## Texas Instruments

1982
alphanumeric index, table of contents, selection guide


EPROM DATA SHEETS 5

ROM DATA SHEETS 6

MEMORY SYSTEMS DATA SHEETS

APPLICATIONS INFORMATION

MECHANICAL DATA

MANUFACTURING FLOW

TESTING/RELIABILITY

GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

LOGIC SYMBOLS

Texas Instruments incorporated
MOS Memory Division, M/S 6946
P. O. Box 1443

Houston, Texas 77001

## TI Sales Offices

Alabama: Huntsville, 500 Wynn Drive, Suite 514. Huntsville. AL 35805, (205) 837-7530
ARIZONA: Phoenix, PO Box 35160.8102 N. 23rd Ave. Suite A. Phoenix, AZ 85069, (602) 249-1313

CALIFORNIA: EI Sequndo, 831 S. Douglas St. EI Sequndo. CA 90245. (213) 973-2571: Irvine, 17620 Fitch Irvine CA 92714 (714) 545-5210: Satramento, 1900 Point West Way. Suite 171 Sacramento, CA 95815. (916) 929-1521: San Diego, 4333 View Ridge Ave., Suite B. . San Diego. CA 92123. (714) 278-9600 Santa Clara, 5353 Betsy Ross Dr. Santa Clara. CA 9505 (408) 748-2300 Woodland Hitls, 21220 Erwin St., Woodland Hills. CA 91367. (213) 704-7759.
COLORADO: Denver, 9725 E. Hampden St., Suite 301, Denver CO 80231. (303) 695-2800
CONNECTICUT: Wallingtord, 9 Barnes Industrial Park Rd Barnes Industrial Park. Wallingford. CT 06492 . (203)
$269-0074$.

FLORIDA: Cleanwater, 2280 U. S. Hwy. 19 N. Suite 232. Clear Water, FL 33515. (813) 796-1926. Ft. Lauderdaie, 2765 N.W 62nd St. Ft Lauderdale. FL 33309. (305) 973-8502: Mait land, 2601 Maitland Center Parkway. Maitland. FL 32751, (305) 646 -9600
GEORGIA: Allanta, 3300 Northeast Expy. Building 9. Atlanta, GA 30341. (404) 452-4600
ILLINOIS: Artington Heights. 515 W . Algonquin. Arlington Heights. IL 60005 . (312) 640.2934
IndIAKA: Ft. Wayne, 2020 Inwood Dr. Ft. Wayne. IN 46805 (219) 424-5174: Indianapotis, 2346 S Lynhurst. Suite J-400 Indianapolis. IN 46241. (317) 248-8555

10WA: Cedar Rapids, 373 Collins Rd NE. Sute 200. Cedar Rapids. IA 52402. (319) 395-9550
MARYLAND: Baltimore, 1 Rutherford PL.. 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600
MASSACHUSETTS: Waltham, 504 Totten Pond Rd.. Waltham MA 02154. (617) 890-7400.
MICHIGAN: Farmington Hills, 33737 W 12 Mile Rd. Farmington Hills, M1 48018, (313) 553-1500.
MINNESOTA: Edina, 7625 Parklawn, Edina, MN 55435. (612) 830-1600
MISSOURI: Kansas City, 8080 Ward Pkwy. Kansas City. MO 64114, (816) 523-2500: St. Louis, 11861 Westline Industrial Drive, St. Louis, M0 63141, (314) 569-7600
NEW JERSEY: Clark, 292 Terminal Ave West. Clark. NJ 07066. (201) 574-9800

NEW MEXICO: Albuquerque, 5907 Alice NSE. Suite E. Albuquerque. NM 871t0. (505) 265-8491
NEW YORK: East Syracuse, 6700 Old Collamer Rd. East Syracuse, NY 13057. (315) 463-9291: Endicott, 112 Nanticoke Ave, PO Box 618, Endicott. NY 13760. (607) 754-3900 Melville, 1 Huntington Quadrangle. Suite 3C10. P.O. Box 2936 Melville, NY 11747. (516) 454-6600. Poughkeepsie, 201 South Ave. Poughkepsie. Rochester NY 14623 (716) 424-5400

NORTH CAROLINA: Charlotte, 8 Woodlawn Green. Woodlawn Rd. Charlotte. NC 28210. (704) 527-0930
OHIO: Beachwood, 23408 Commerce Park Rd. Beachwood OH 44122. (216) 464-6100. Dayton, Kingsley Bldg. 4124

OKLAHOMA: Tulsa, 3105 E Skelly Dr. Suite 110. Tulsa. OK 74105. (918) 749-9547

OREGON: Beaverton, 6700 SW 105th St. Sute 110. Beaver ton, OR 97005, (503) 643-6758
PENNSYLVANIA: Ft. Washington, 575 Virginia Dr. Fi Washington. PA 19034, (215) 643.6450

TENNESSEE: Johnson City, PO Drawer 1255. Erwin Hwy Johnson City. TN 37601. (615) 461-2191

TEXAS: Austin, 12501 Research Blvd. PO Box 2909. Austin IX 78723. (512) 250-7655: Dallas, PO Box 225012. Dallas IX 75265. (214) 995-6531. Houston, 9100 Southwest Frwy. Suite 237. Houston, TX 77036. (713) 778 -6592. San Antonio

UTAH: Salt Lake City, 3672 West 2100 South. Salt Lake City UT 84120. (801) 973-6310

VIRGINIA: Fairfax, 3001 Prosperity Fairtax. VA 22031, (703) 849-1400. Midlothian. 13711 Sutter's Mill Circle. Midlothan VA 23113. (804) 744-1007
WISCONSIN: Brookfield, 205 Bishops Way. Sute 214 Brook. field. WI 53005. (414) 784-3040.

WASHINGTON: Redmond, 2723 152nd Ave . NE Bldg 6 Redmond. WA 98052. (206) 881-3080
CANADA: Ottawa, 436 McClaren St. Ottawa. Canada K2POM8. (613) 233-1177: Richmond Hill, 280 Centre St E Richmond Hill L4C1B1. Ontario. Canada. (416) 884-9181. St St. Laurent. Quebec. Canada H4S1R7. (514) 334-3635 0

## TI Distributors

ALABAMA: Hall-Mark (205) 837-8700
ARIZONA: Phoenix, Kierulff (602) 243-4101. Marshall 1602 968-6181: R.V.Weatherford (602) 272-7144: Wyle (602 249-2232: Jucson, Kıerulff (602) 624-9986

CALIFORNIA: Los Angeles/Orange County, Arrow (213) 701-7500. (714) 851-8961: JACO (714) 540 -5600. (213 998-2200: Kierulff (213) 725-0325. (714) 731-5711: Marshal (213) 999-5001. (213) 686-0141. (714) 556-6400. RPS (213) 744-0355. 1714) 521-5230; R V Weatherford (714) 634-9600. (213) 849-3451. (714) 623-1261: Time (213) 320-0880: Wyle (213) 322-8100. (714) 641-1611: San Diego, Arrow (714) 565-4800: Kierulff (714) 278-2112: Marshall (714) 578-9600: R.V. Weatherford (714) 695-1700. Wyle (714) 565-9171: San 968 -6292. Marshall (408) 732.1100 . Time ( 408 ) 734.9888 United Components (408) 496-6900: Wyle (408) 727-2500 Santa Barbara, RPS 1805) 964-6823: R.V Weathertord (805) 465 -8551.
COLORADO: Arrow (303) 758-2100; Diplomat (303) 740-8300 Kierulff (303) 371.6500: R.V. Weatherford (303) 428-6900 Wyle (303) 457-9953
CONNECTICUT: Arrow (203) 265-7741: Kierulff (203) 265-1115 Marsha!l (203) 265-3822: Milgray (203) 795-0714
FLORIDA: Ft. Lauderdale, Arrow (305) 973-8502; Diploma (305) 971.7160 : Hall-Mark (305) 971-9280: Kierulft (305 652-6950: Oriando. Arrow (305) 725-1480: Diplomat (305 Tampa, Diplomat (813) 443-4514: Kierulff (813) 576-1966.
GEORGIA: Arrow (404) 449-8252: Hall-Mark (404) 447-8000: Marshall (404) 923 -5750
ILLINOIS: Arrow (312) 893-9420: Diplomat (312) 595-1000 Hail-Mark (312) 860-3800: Kserulff (312) 640-0200: Newark (312) $638-4411$

INOIANA: Indianapolis, Arrow (317) 243-9353: Graham (317) 634-8202: FI. Wayne, Graham (219) 423-3422
10WA: Arrow (319) 395-7230: Deeco (319) 365-7551

KANSAS: Kansas City. Component Specialties (913) 492-3555 Hall-Mark (913) 888-4747: Wichita. LCOMP (316) 265-9507. MARYLAND: Arrow (202) 737-1700 (301) 247-5200: Dplomat (301) 995-1226: Hall-Mark (301) 796-9300: Milgray (301)
468.6400 $468 \cdot 6400$
MASSACHUSETTS: Arrow (617) 933-8130: Diplomat (617) 429-4120: Kierulft (617) 667-8331: Marshall (617) 272-8200. Time (617) 935-8080
MICHIGAN: Detroit. Arrow (313) 971.8200: Diplomat (313) 477-3200: Newark (313) 967-0600: Grand Rapids. Newark (616) 241-6681

MINNESOTA: Arrow (612) 830-1800: Diplomat (612) 788-8601 Hall-Mark (612) 854-3223: Kierultt (612) 941-7500
MISSOURI: Kansas City, LCOMP (816) 221-2400: St. Louis, Arrow (314) $567-6888$ : Hall-Mark (314) 291-5350: Kierulff (314) $739-0855$
NEW HAMPSHIRE: AHOW (603) 668-6968
NEW JERSEY: North. Arrow (201) 797-5800: Diplomat (201) 785-1830; JACO (201) 778-4722. Kierulff (201) 575-6750: MarRadio (609) 964-8560: Hali-Mark (609) 424-0880: Milaray (609) 424-1300 609) 424-130

NEW MEXICO: Arrow (505) 243-4566: International Electronics (505) 345-8127

NEW YORK: Long Island. Arrow (516) 231-1000: Diplomat (516) 454-6400: JACO (516) 273-5500: Milgray (516) 546-5600, (800) 645-3986: QPL (516) 467-1200: Rochester, Arrow (716) 275-0300: Marshall (716) 235-7620: Rochester $652-1000$ : Diplomat (315) 652-5000. Marshall (607) 754-1570 NORTH CAROLINA: Arrow (919) 876-3132. (919) 725-8711: Hall-Mark (919) 832-4465: Kierulff (919) 852-6261
OHIO: Cincinnati, Graham (513) 732-1661: Cleveland. Arrow (216) 248-3990: Hall-Mark (216) 473-2907: Kierulff (216) 587-6558: Columbus, Hall-Mark (614) 846-1882: Dayton, Arrow (513) 435-5563: ESCO (513) 226-1133: Marshall (513)
$236-8088$

OKLAHOMA: Component Specialties (918) 664-2820: HallMark (918) 835-8458: Kıerulff (918) 252.7537

DREGON: Almac'Stroum (503) 641-9070: Kierulff (503) 641-9150: Wyle (503) 640-6000

PENNSYLVANIA: Arrow (412) 856-7000
TEXAS: Austin, Arrow (512) 835-4180, Component Specialties (512) 837-8922; Hall-Mark (512) 258-8848: Kierulfi (512) 835-2090 Dallas, Arrow (214) 386-7500: Component Specialties (214) 357-6511: Hali-Mark (214) 341-1147: Internationa Electronics (214) 233-9323: Kieru!ff (214) 343-2400: El Paso, International Electronics (915) 778-9761: Houston, Arrow (713) (713) 781-6100: Harrison Equipment (713) 879-2600: Kierulff (713) $781-6100$

UTAH: Diplomat (801) 486-4134: Kierulff (801) 973-6913: Wyle (801) 974 -9953

WASHINGTON: Almac Stroum (206) 643-9992: Arrow 206 575-0907: Klerulft (206) 575-4420: United Components (206) 643-7444: Wyle (206) 453-8300
WISCONSIN: Arrow (414) 764-6600: Hall-Mark (414) 761-3000; Kierulft (414) 784-8160
CANADA: Calgary Cam Gard Supply (403) 287-0520: Future 403) 259-6408: Varah (403) 230-1235: Downsview, CESCO (416) 661-0220: Edmonton, Cam Gard Supply (403) 426-1805. (416) 561-9311; Kamloops, Cam Gard Supply (604) 372-3338: Moncton. Cam Gard Supply (506) 855-2200: Montreal. CESCO (514) 735-5511: Future (514) 694-7710: Ottawa, CESCO (613) 226-6905; Future (613) 820-8313: Quebec City, CESCO (418) 687-4231: Regina, Cam Gard Supply (306) 525 -1317: Saskatoon. Cam Gard Supply (306) 652-6424: Toronto, Future (416) 663-5563: Vancouver, Cam Gard Supply (604) 291-1441: Future (604) 438-5545: Varah (604) 873-3211: Winnipeg. Cam
Gard Supply (204) 786-8481: Varah (204) 633-6190. AH

## Texas Instruments

# The <br> MOS Memory Data Book 

## 1982



Texas Instruments INCORPORATED

## IMPORTANT NOTICE

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Information contained herein supersedes previously published data on these devices from TI.

ISBN 0.89512-112.3

Library of Congress Catalog Number: 82.60332

Copyright © 1982
Texas Instruments Incorporated

Alphanumeric Index,
Table of Contents, Selection Guide

## ALPHANUMERIC INDEX TO DATA SHEETS

Page Page
TMM10010 ..... 191
TMS 2532-45 ..... 145
TMM20000 ..... 194
TMM30000 ..... 198
TMM40010A ..... 201
TMS 2114 ..... 85
TMS 2114 L ..... 85
TMS 2147H ..... 91
TMS 2149 ..... 99
TMS 2150 ..... 106
TMS 2167 ..... 112
TMS 2168 ..... 119TMS 2169121
TMS 2516-25 ..... 137TMS 2516-35137
TMS 2516-45 ..... 137
TMS 2532-30145
TMS 2532-35 145 ..... 181
TMS 25L32-45 ..... 145
TMS 2564-45 ..... 152
TMS 2708-35 ..... 160
TMS 2708-45 ..... 160
TMS 27LO8-45 ..... 160
TMS 2716-30 ..... 167
TMS 2716-45 ..... 167
TMS 4016 ..... 123
TMS 4044 ..... 129
TMS 40 L44 ..... 129
TMS 4116 ..... 25
TMS 4164 ..... 39
TMS 4416 ..... 55
TMS 4500A ..... 69
TMS 4732 ..... 175

## TABLE OF CONTENTS

Index to Data Book Sections ..... 1
Sales Offices and Distributors ..... 2
Alphanumeric Index to Data Sheets ..... 7
Selection Guide ..... 11
Interchangeability Guide ..... 15
Alternate Vendor Part Number ..... 15
Second Sources ..... 20
Dynamic RAMs ..... 20
Static RAMs ..... 20
EPROMs ..... 22
Dynamic Random-Access Memories and Memory Support
TMS 4116 16,384-bit ( $16 \mathrm{~K} \times 1$ ) ..... 25
TMS $4164 \quad 65,536$-bit $(64 \mathrm{~K} \times 1)$ ..... 39
TMS $4416 \quad 65,536$-bit ( $16 \mathrm{~K} \times 4$ ) ..... 55
TMS 4500A Dynamic RAM Controller ..... 69
Static Random-Access Memories and Memory Support
TMS 2114 4096-bit ( $1 \mathrm{~K} \times 4$ ) ..... 85
TMS 2114 L 4096-bit $(1 \mathrm{~K} \times 4)$ Low Power ..... 85
TMS 2147H 4096 -bit $(4 \mathrm{~K} \times 1$ ) High Speed ..... 91
TMS 2149 4096-bit ( $1 \mathrm{~K} \times 4$ ) ..... 99
TMS 2150 Cache Address Comparator ..... 106
TMS 2167 16,384-bit ( $16 \mathrm{~K} \times 1$ ) ..... 112
TMS 2168 16,384-bit (4K $\times 4$ ) ..... 119
TMS 2169 16,384-bit ( $4 \mathrm{~K} \times 4$ ) ..... 121
TMS 4016 16,384-bit ( $2 \mathrm{~K} \times 8$ ) ..... 123
TMS $4044 \quad$ 4096-bit ( $4 \mathrm{~K} \times 1$ ) ..... 129
TMS 40 L44 4096 -bit ( $4 \mathrm{~K} \times 1$ ) Low Power ..... 129
Erasable Programmable Read-Only Memories
TMS 2516-25 $5 \mathrm{~V} \quad 16,384$-bit ( $2 \mathrm{~K} \times 8$ ) 250 ns ..... 137
TMS 2516-35 $5 \mathrm{~V} \quad 16,384$-bit $(2 \mathrm{~K} \times 8) 350 \mathrm{~ns}$ ..... 137
TMS 2516-45 ..... 5 V
16,384 -bit ( $2 \mathrm{~K} \times 8$ ) 450 ns ..... 137
TMS 2532-30 32,768 -bit ( $4 \mathrm{~K} \times 8$ ) 300 ns ..... 145
TMS 2532-35 $5 \mathrm{~V} \quad 32,768$-bit $(4 \mathrm{~K} \times 8) 350 \mathrm{~ns}$ ..... 145
TMS 2532-45 $5 \mathrm{~V} \quad 32,768$-bit $(4 \mathrm{~K} \times 8) 450 \mathrm{~ns}$ ..... 145
TMS 25L32-45 5 V 32,768 -bit ( $4 \mathrm{~K} \times 8$ ) $450 \mathrm{~ns} /$ Low Power ..... 145
TMS 2564-4 65,536 -bit ( $8 \mathrm{~K} \times 8$ ) 450 ns ..... 152
TMS 2708-35 3-Supply 8192 -bit ( $1 \mathrm{~K} \times 8$ ) 350 ns ..... 160
TMS 2708-45 3-Supply 8192 -bit $(1 \mathrm{~K} \times 8) 450 \mathrm{~ns}$ ..... 160
TMS 27L08-45 3-Supply 8192-bit ( $1 \mathrm{~K} \times 8$ ) $450 \mathrm{~ns} /$ Low Power ..... 160
TMS 2716-30 3-Supply 16,384 -bit $(2 \mathrm{~K} \times 8$ ) 300 ns ..... 167
TMS 2716-45 3-Supply 16,384 -bit $(2 \mathrm{~K} \times 8$ ) 450 ns ..... 167
Read-Only Memories
TMS 4732 5 V 32,768 -bit ( $4 \mathrm{~K} \times 8$ ) ..... 175
TMS 4764 5 V 65,536 -bit $(8 \mathrm{~K} \times 8$ ) ..... 181
Memory Systems
TMM10010 Series Add-In Memory for LSI-11 Computers ..... 191
TMM20000 Series Add-In Memory for PDP Computers ..... 194
TMM30000 Series Add-In Memory for VAX 11/780 Computers ..... 198
TMM40010A Series Memory Modules for Multibus Systems ..... 201
Applications Information
64K Dynamic RAM Architecture ..... 207
64K Dynamic RAM Refresh Analysis System Design Considerations ..... 209
256-Cycle Refresh Conversion ..... 211
TMS 4116 versus TMS 4164 Data Sheet Differences ..... 215
TTL Address Drivers and Line Termination in MOS Memory Arrays ..... 217
TMS 4164 System Power Requirements ..... 221
TMS 4164 Printed Circuit Board Layout ..... 225
TMS 4164 Internal Topology ..... 227
TMS 4416 Internal Topology ..... 231
TMS 4416 16K $\times 4$ DRAM Device Structure ..... 235
The TMS 4500A in an Asynchronous Bus System ..... 237
TMS 4500A Clock Synchronization ..... 239
Memory System Upgrade: 16 K EPROM to 32 K EPROM and 32 K EPROM to 32 K ROM ..... 241
Memory System Upgrade: 16 K and 32 K EPROM to 64 K EPROM and 64 K EPROM to 64 K ROM ..... 251
RAM-EPROM Compatibility (TMS 4016 - TMS 2516) ..... 253
Mechanical Data ..... 257
Manufacturing Flow ..... 265
Hermetic Flow ..... 265
Plastic Flow ..... 266
Testing/Reliability ..... 269
Glossary/Timing Conventions/Data Sheet Structure ..... 277
Logic Symbols ..... 289

| WORDS | BITS PER WORD |  |  |
| :---: | :---: | :---: | :---: |
|  | 1 | 4 | 8 |
| 1K |  |  (4K) <br> SRAMs  <br> TMS 2114  <br> TMS 2114L  <br> TMS 2149  |  (8K) <br> EPROMs  <br> TMS 2708  <br> TMS 27L08  |
| 2K |  |  |  (16K) <br> SRAMs <br> TMS 4016 <br> EPROMs <br> TMS 2516 <br> TMS 2716  |
| 4K | (4K) <br> SRAMs <br> TMS 2147H <br> TMS 4044 <br> TMS 40L44 | (16K) SRAMs TMS 2168 TMS 2169 | ROMs (32K) <br> TMS 4732 <br>  <br>  <br> EPROMS <br> TMS 2532 <br>   |
| 8K |  |  | $\begin{aligned} & \text { (64K) } \\ & \frac{\text { ROMs }}{\text { TMS } 4764} \frac{\text { EPROMs }}{\text { TMS } 2564} \end{aligned}$ |
| 16K | $\quad(16 \mathrm{~K})$  <br> $\frac{\text { SRAMS }}{\text { TMS } 2167}$ DRAMs <br> TMS 4116  | $\begin{aligned} & \quad(64 \mathrm{~K}) \\ & \frac{\text { DRAMs }}{\text { TMS } 4416} \end{aligned}$ |  |
| 64K | $\begin{aligned} & \quad(64 \mathrm{~K}) \\ & \text { DRAMs } \\ & \hline \text { TMS } 4164 \end{aligned}$ |  |  |

[^0]
## Interchangeability <br> Guide

## PART I- ALTERNATE VENDOR PART NUMBERING (EXAMPLES)

TEXAS INSTRUMENTS (TI)


* Inclusion of an "L" in the product identification indicates the device operates at low power.

ADVANCED MICRO DEVICES (AMD)


AMERICAN MICROSYSTEMS, INC. (AMI)

"Can also be "L", usually indicates lower power and/or improved speed

## ELECTRONIC ARRAYS, INC (EA)

 Other ROM

## EMM/SEMI



## FAIRCHILD



## FUJITSU



## HITACHI



## INTEL



## INTERSIL/AMS



## MOSTEK




|  |  |
| :---: | :---: |
|  |  |
|  | ax Acces |
| -55 | 55 ns |
| -70 | 70 ns |
| -1 | 120 ns |
| -2 | 150 ns |
| -3 | 200 ns |
| -4 | 250 ns |
| -16 | 300 ns |
| -11 | 350 ns |
| -6 | $\geq 400 \mathrm{n}$ |

[^1]
## MOTOROLA


" Inclusion of an "L" indicates low power version

## NATIONAL SEMICONDUCTOR



NIPPON ELECTRIC CORPORATION (NEC)


SIGNETICS


## SYNERTEK

TOSHIBA


## INTERCHANGEABILITY GUIDE

## PART II - SECOND SOURCES*

* Based on available published data. (Official second sourcing agreements not necessarily implied.) All devices listed operate over the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ temperature range.


## DYNAMIC RAMS

| ORGANIZATION | MAX ACCESS |  | VENDOR | PART NUMBER |
| :---: | :---: | :---: | :---: | :---: |
|  |  | TI | SECOND SOURCES |  |
| $16 \mathrm{~K} \times 1$ | Max Access $=250 \mathrm{~ns}$ | TI |  | TMS 4116 |
|  |  |  | AMD | AM9026 |
|  |  |  | Fairchild | F4116 |
|  |  |  | Fujitsu | MB8116 |
|  |  |  | Hitachi | HM4716 |
|  |  |  | Intel | 2117 |
|  |  |  | Intersil | IM4116 |
|  |  |  | ITT | ITT4116 |
|  |  |  | Mitsubishi | M5K4116 |
|  |  |  | Mostek | MK4116 |
|  |  |  | Motorola | MCM4116 |
|  |  |  | National | MM5290 |
|  |  |  | NEC | $\mu \mathrm{PD} 416$ |
|  |  |  | OKI | MSM3716 |
|  |  |  | Toshiba | TMM416 |
| $\begin{aligned} & 64 \mathrm{~K} \times 1 \\ & (5 \mathrm{~V}) \end{aligned}$ | Max Access $=250 \mathrm{~ns}$ | TI |  | TMS 4164 |
|  |  |  | Fairchild | F64K |
|  |  |  | Fujitsu | MB8264 |
|  |  |  | Hitachi | HM4864 |
|  |  |  | Intel | 2164 |
|  |  |  | Mitsubishi | M5K4164S |
|  |  |  | Mostek | MK4164 |
|  |  |  | Motorola | MCM6664 |
|  |  |  | National | NMC4164 |
|  |  |  | NEC | $\mu$ PD4 164 |
|  |  |  | OKI | MSM3764 |
|  |  |  | Toshiba | TMM4164 |

STATIC RAMS

| ORGANIZATION | MAX ACCESS |  | VENDOR | PART NUMBER |
| :---: | :---: | :---: | :---: | :---: |
|  |  | TI | SECOND SOURCES |  |
| $4 \mathrm{~K} \times 1$ | Max Access $=120 \mathrm{~ns}$ | TI |  | TMS 4044/TMS 40 L44 |
|  |  |  | AMD | 4044 |
|  |  |  | GTE Micro | 2141/L2141 |
|  |  |  | Intersil | IM7141/IM7141L |
|  |  |  | Intel | 2141/2141L |
|  |  |  | National SC | MM2141 |
|  |  |  | Mitsubishi | M5T4044 |
|  |  |  | Mostek | MK4104 |
|  |  |  | NEC | $\mu$ PD4 104 |
|  |  |  | Synertek | SY2141/SY2141L |

## STATIC RAMS (continued)

| ORGANIZATION | MAX ACCESS | VENDOR |  | PART NUMBER |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 11 | SECOND SOURCES |  |
| $1 \mathrm{~K} \times 4$ | Max Access $=150 \mathrm{~ns}$ | TI | AMD <br> EA <br> EMM/SEMI <br> Fairchild <br> Hitachi <br> Intel <br> intersil <br> Mitsubishi <br> Motorola <br> National SC <br> NEC <br> OKI <br> Synertek | TMS 2114/TMS 2114L 9114/91L14 <br> EA2114L <br> 2114 <br> F2114 <br> HM472114A <br> 2114A/2114AL <br> IM2114/M2114L <br> M5L2114L. <br> MCM2 114/MCM21L. 14 <br> MM21 14/MM2114L <br> $\mu$ PD21 14/ $\mu$ PD2 114 L <br> MSM2114/MSM2114L <br> SY2114/SY2114L |
| $4 \mathrm{~K} \times 1$ | Max Access $=70 \mathrm{~ns}$ | TI | AMD <br> AMI <br> Fujitsu <br> Hitachi <br> Intel <br> Mostek <br> Motorola <br> National SC <br> NEC <br> Toshiba | TMS 2147 <br> 9147 <br> S2147 <br> MBM2 147 <br> HM4847 <br> 2147/2147L <br> MK2147 <br> MCM2 147 <br> MM2147/MM2147L <br> $\mu$ PD2147 <br> TMM315 |
| $1 \mathrm{~K} \times 4$ | Max Access $=70 \mathrm{~ns}$ | TI | Hitachi <br> Intel <br> Motorola <br> National <br> NEC <br> Synertek | TMS 2149 <br> HM6148/HM6148L <br> $2149 \mathrm{H} / 2148 \mathrm{H}$ <br> MCM2 149 <br> NMC2 148 <br> $\mu$ PD2149 <br> SY2 149 |
| $2 \mathrm{~K} \times 8$ | Max Access $=120 \mathrm{~ns}$ | TI | Fairchild <br> Fujitsu <br> Mitsubishi <br> Mostek <br> OKI <br> Toshiba | TMS 4016 <br> F3528 <br> MB8128 <br> M58725 <br> MK4802 <br> MSM2 128 <br> TMM2016 |
| $16 \mathrm{~K} \times 1$ | Max Access $=70 \mathrm{~ns}$ | TI | Fujitsu <br> Hitachi <br> Intel <br> Mitsubishi <br> NEC | TMS 2167 <br> MB8167 <br> HM6167 <br> 2167 <br> M58757 <br> $\mu$ PD21 67 |

## INTERCHANGEABILITY GUIDE

EPROMS

| ORGANIZATION | MAX ACCESS | VENDOR |  | PART NUMBER |
| :---: | :---: | :---: | :---: | :---: |
|  |  | TI | SECOND SOURCES |  |
| $1 K \times 8$ <br> (3 Supply) | Max Access $=450 \mathrm{~ns}$ | TI | AMD <br> EA <br> Fairchild <br> Fujitsu <br> Intel <br> Mitsubishi <br> Motorola <br> National SC <br> OKI <br> Signetics <br> Toshiba |  |
| $2 K \times 8$ <br> (3 Supply) | Max Access $=450 \mathrm{~ns}$ | TI | Motorola | TMS 2716 <br> TMS2716/TMS27A16 |
| $\begin{aligned} & 2 \mathrm{~K} \times 8 \\ & (5 \mathrm{~V}) \end{aligned}$ | Max Access $=450 \mathrm{~ns}$ | TI | AMD <br> Fairchild <br> Fujitsu <br> Hitachi <br> Intel <br> Mitsubishi <br> Mostek <br> Motorola <br> National <br> NEC <br> OKI <br> Synertek <br> Toshiba | ```TMS 2516 2716 F2716 MBM2716 HN462716 2716 M5L2716 MK2716 MCM2716/MCM27L16 MM2716 \(\mu\) PD2716 MSM2716 SY2716 TMM323``` |
| $\begin{aligned} & 4 K \times 8 \\ & (5 \mathrm{~V}) \end{aligned}$ | Max Access $=450 \mathrm{~ns}$ | TI | Hitachi <br> Motorola <br> National | TMS 2532/TMS 25L32 HN62532 <br> MCM2532/MCM25L32 <br> MM2532 |
| $\begin{aligned} & 8 \mathrm{~K} \times 8 \\ & (5 \mathrm{~V}) \end{aligned}$ | Max Access $=450 \mathrm{~ns}$ | TI | Motorola | TMS 2564 MCM68764 |

## Dynamic Ram and Memory Support Data Sheets

## - 16,384 X 1 Organization

- 10\% Tolerance on All Supplies
- All Inputs Including Clocks TTL-Compatible
- Unlatched Three-State Fully TTL-Compatible Output
- 3 Performance Ranges:

|  | ACCESS | ACCESS | READ | READ, |
| :---: | :---: | :---: | :---: | :---: |
|  | TIME | TIME | OR | MODIFY. |
|  | ROW | COLUMN | WRITE | WRITE |
|  | ADDRESS | ADDRESS | CYCLE | CYCLE |
|  | (MAX) | (MAX) | (MIN) | (MIN) |
| TMS 4116-15 | 150 ns | 100 ns | 375 ns | 375 ns |
| TMS 4116-20 | 200 ns | 135 ns | 375 ns | 375 ns |
| TMS 4116-25 | 250 ns | 165 ns | 410 ns | 515 ns |

- Page-Mode Operation for Faster Access Time
- Common I/O Capability with "Early Write" Feature
- Low-Power Dissipation
- Operating 462 mW (max)
- Standby 20 mW (max)
- 1-T Cell Design, N-Channel Silicon-Gate Technology
- 16-Pin 300-Mil ( 7.62 mm ) Package Configuration

| PIN NOMENCLATURE |  |  |  |
| :--- | :--- | :--- | :--- |
| AO-A6 | Address Inputs | $\bar{W}$ | Write Enable |
| $\overline{\text { CAS }}$ | Column address strobe | $V_{B B}$ | $-5-V_{\text {power supply }}$ |
| $D$ | Data input | $V_{C C}$ | $+5-V_{\text {power supply }}$ |
| 0 | Data output | $V_{D D}$ | $+12-V$ power supply |
| $\overline{\text { RAS }}$ | Row address strobe | $V_{S S}$ | $0 V$ ground |

## description

The TMS 4116 series is composed of monolithic high-speed dynamic 16,384-bit MOS random-access memories organized as 16,384 one-bit words, and employs single-transistor storage cells and N -channel silicon-gate technology.

All inputs and outputs are compatible with Series 74 TTL circuits including clocks: Row Address Strobe $\overline{\operatorname{RAS}}$ (or $\overline{\mathrm{R}}$ ) and Column Address Strobe $\overline{\text { CAS }}$ (or $\overline{\mathrm{C}}$ ). All address lines (A0 through A6) and data-in (D) are latched on chip to simplify system design. Data out ( Q ) is unlatched to allow greater system flexibility.

Typical power dissipation is less than 350 milliwatts active and 6 milliwatts during standby ( $\mathrm{V}_{\mathrm{CC}}$ is not required during standby operation). To retain data, only 10 milliwatts average power is required which includes the power consumed to refresh the contents of the memory.

The TMS 4116 series is offered in a 16 -pin dual-in-line plastic (NL suffix) package and is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Package is designed for insertion in mounting-hole rows on $300-\mathrm{mil}(7.62 \mathrm{~mm})$ centers.

## operation

## address (A0 through A6)

Fourteen address bits are required to decode 1 of 16,384 storage cell locations. Seven row-address bits are set up on pins A0 through A6 and latched onto the chip by the row-address strobe ( $\overline{\mathrm{RAS}}$ ). Then the seven column-address bits are set up on pins A0 through A6 and latched onto the chip by the column-address strobe ( $\overline{C A S}$ ). All addresses must be stable on or before the falling edges of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$. $\overline{\mathrm{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

[^2]write enable ( $\bar{W}$ )
The read or write mode is selected through the write enable $(\bar{W})$ input. A logic high on the $\bar{W}$ input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\bar{W}$ goes low prior to $\overline{C A S}$, data-out will remain in the high-impedance state for the entire cycle permitting common I/O operation.
data-in (D)
Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of $\overline{\mathrm{CAS}}$ or $\bar{W}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle $\bar{W}$ is brought low prior to $\overline{C A S}$ and the data is strobed in by $\overline{C A S}$ with setup and hold times referenced to this signal. In a delayed write or read-modify write cycle, $\overline{\mathrm{CAS}}$ will already be low, thus the data will be strobed in by $\bar{W}$ with setup and hold times referenced to this signal.

## data-out ( O )

The three state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until $\overline{\mathrm{CAS}}$ is brought low. In a read cycle the output goes active after the enable time interval $\mathrm{ta}_{\mathrm{a}}(\mathrm{C})$ that begins with the negative transition of $\overline{\mathrm{CAS}}$ as long as $\mathrm{t}_{\mathrm{a}}(\mathrm{R})$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\mathrm{CAS}}$ is low; $\overline{\mathrm{CAS}}$ going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed write or read-modify-write cycle, the output will follow the sequence for the read cycle.

## refresh

A refresh operation must be performed at least every two milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\mathrm{CAS}}$ is applied, the $\overline{\mathrm{RAS}}$ only refresh sequence avoids any output during refresh. Strobing each of the 128 row addresses (A0 through A6) with $\overline{\text { RAS }}$ causes all bits in each row to be refreshed. CAS remains high (inactive) for this refresh sequence, thus conserving power.

## page mode

Page mode operation allows effectively faster memory access by keeping the same row address and strobing successive columin addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses on the same page is eliminated. To extend beyond the 128 column locations on a single RAM, the row address and $\overline{\mathrm{RAS}}$ is applied to multiple 16 K RAMs $\overline{\text { CAS }}$ is decoded to select the proper RAM.

## power-up

$V_{B B}$ must be applied to the device either before or at the same time as the other supplies and removed last. Failure to observe this precaution will cause dissipation in excess of the absolute maximum ratings due to internal forward bias conditions. This also applies to system use, where failure of the $\mathrm{V}_{\mathrm{BB}}$ supply must immediately shut down the other supplies. After power up, eight $\overline{\mathrm{RAS}}$ cycles must be performed to achieve proper device operation.

## logic symboi ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.
funtional block diagram


## TMS 4116 NL

## 16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*


## recommended operating conditions

| PARAMETER |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{BB}}$ |  | -4.5 | -5 | -5.5 | V |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ |  | 4.5 | 5 | 5.5 | V |
| Supply voltage, VDD |  | 10.8 | 12 | 13.2 | V |
| Supply voltage, VSS |  |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | All inputs except $\overline{\text { RAS }}$, $\overline{\mathrm{CAS}}, \overline{\text { WRITE }}$ | 2.4 |  | 7 | V |
|  | $\overline{\text { RAS }}$, CAS , WRITE | 2.7 |  | 7 |  |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ (see Note 2) |  | -1 | 0 | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)



* VCC is applied only to the output buffer, so ICC depends on output loading.
**Output loading two standard TTL loads.
capacitance over recommended supply voltage range and operating free-air temperature range, $f=1 \mathrm{MHz}$

|  | PARAMETER | TYP $\dagger$ MAX | UNIT |
| :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{i}(\mathrm{A})}$ | Input capacitance, address inputs | 4 | 5 |
| $\mathrm{C}_{\mathrm{i}}(\mathrm{D})$ | Input capacitance, data input | pF |  |
| $\mathrm{C}_{\mathrm{i}(\mathrm{RC})}$ | Input capacitance, strobe inputs | 4 | 5 |
| $\mathrm{C}_{\mathrm{i}}(\mathrm{WF})$ | Input capacitance, write enable input | 8 | 10 |
| $\mathrm{C}_{\mathrm{O}}$ | Output capacitance | pF |  |

switching characteristics over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS | ALT. <br> SYMBOL | TMS 4116.15 |  | TMS 4116-20 |  | TMS 4116-25 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | MAX | MIN | MAX | MIN | MAX |  |
| $t_{a}(\mathrm{C})$ | Access time from $\overline{\mathrm{CAS}}$ |  | $C_{L}=100 \mathrm{pF},$ <br> Load $=2$ Series 74 TTL gates | ${ }^{\text {t }}$ CAC |  | 100 |  | 135 |  | 165 | ns |
| $t_{a}(\mathrm{R})$ | Access time from RAS | $\begin{aligned} & \mathrm{t}_{\mathrm{RLCL}}=\mathrm{MAX}, \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ & \text { Load }=2 \text { Series } 74 \text { TTL gates } \end{aligned}$ | ${ }^{\text {R RAC }}$ |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{CH})$ | Output disable time after $\widehat{\mathrm{CAS}}$ nigh | $C_{L}=100 \mathrm{pF},$ <br> Load $=2$ Series 74 TTL gates | ${ }^{\text {t O }}$ OF | 0 | 40 | 0 | 50 | 0 | 60 | ns |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltages.

## TMS 4116 NL

16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY
timing requirements over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | ALT. <br> SYMBOL | TMS4416.15 | TMS4416-20 | TMS4116-25 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX | MIN MAX |  |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{P})$ | Page mode cycle time |  | ${ }_{\text {t }}$ | 170 | 225 | 275 | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{rd})$ | Read cycle time | ${ }^{\text {t }} \mathrm{RC}$ | 375 | 375 | 410 | ns |
| ${ }^{t} \mathbf{c}(\mathrm{~W})$ | Write cycle time | twC | 375 | 375 | 410 | ns |
| $t_{c}$ (rdW) | Read, modify-write cycle time | trwC | 375 | 375 | 515 | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{CH})}$ | Pulse width, CAS high (percharge time) | ${ }^{\text {t }} \mathrm{C}$ | 60 | 80 | 100 | ns |
| ${ }^{\text {w }}$ (CL) | Pulse width, CAS low | ${ }^{\text {t }}$ CAS | $100 \quad 10,000$ | 13510,000 | 165 10,000 | ns |
| $t_{w}(\mathrm{RH})$ | Pulse width RAS high (precharge time) | $\mathrm{t}_{\mathrm{R} P}$ | 100 | 120 | 150 | ns |
| $t_{\text {w }}$ (RL) | Pulse width, $\overline{\mathrm{RAS}}$ low | tras | 150 10,000 | 20010,000 | 250 10,000 | ns |
| $t_{W}(W)$ | Write pulse width | tWP | 45 | 55 | 75 | ns |
| $t_{t}$ | Transition times (rise and fall) for $\overline{\text { RAS }}$ and CAS | tT | 3 35 | 3 50 | $3 \quad 50$ | ns |
| $t_{\text {su }}(\mathrm{CA})$ | Column address setup time | tASC | -10 | -10 | -10 | ns |
| $t_{\text {su }}$ (RA) | Row address setup time | ${ }^{\text {t }}$ ASR | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Data setup time | ${ }_{\text {t }}$ S | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {su }}$ (rd) | Read command setup time | $\mathrm{t}_{\mathrm{RCS}}$ | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {su }}$ (WCH) | Write command setup time before CAS high | ${ }^{\text {t CWL }}$ | 60 | 80 | 100 | ns |
| $\mathrm{t}_{\text {Su }}(\mathrm{WRH})$ | Write command setup time before $\overline{\mathrm{RAS}}$ high | trwL | 60 | 80 | 100 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (CLCA) | Column address hold time after $\overline{\mathrm{CAS}}$ low | ${ }^{\text {t }} \mathrm{CAH}$ | 45 | 55 | 75 | ns |
| th(RA) | Row address hold time | ${ }_{\text {t }}$ | 20 | 25 | 35 | ns |
| $t_{\text {h (RLCA) }}$ | Column address hold time after $\overline{\mathrm{RAS}}$ low | ${ }_{\text {t }}$ AR | 95 | 120 | 160 | ns |
| th(CLD) | Data hold time after $\overline{\text { CAS }}$ low | $t_{\text {DH }}$ | 45 | 55 | 75 | ns |
| th(RLD) | Data hold time after $\overline{\mathrm{RAS}}$ low | tDHR | 95 | 120 | 160 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WLD) | Data hold time after $\bar{W}$ low | ${ }^{\text {t }} \mathrm{DH}$ | 45 | 55 | 75 | ns |
| th(rd) | Read command hold time | $\mathrm{t}_{\mathrm{RCH}}$ | 0 | 0 | 0 | ns |
| th(CLW) | Write command hold time after $\overline{\text { CAS }}$ low | tWCH | 45 | 55 | 75 | ns |
| th(RLW) | Write command hold time after $\overline{\mathrm{RAS}}$ low | tWCR | 95 | 120 | 160 | ns |
| $t_{\text {RLCH }}$ | Delay time, $\overline{\mathrm{RAS}}$ low to $\overline{\mathrm{CAS}}$ high | ${ }^{\text {t }}$ CSH | 150 | 200 | 250 | ns |
| ${ }^{\text {t }}$ CHRL | Delay time, $\overline{\text { CAS }}$ high to $\overline{\mathrm{RAS}}$ low | ${ }^{\text {t CRP }}$ | -20 | -20 | -20 | ns |
| ${ }^{\text {t CLRH }}$ | Delay time, CAS low to RAS high | $\mathrm{t}_{\text {RSH }}$ | 100 | 135 | 165 | ns |
| ${ }^{\text {t CLWL }}$ | Delay time, CAS low to $\bar{W}$ low (read, modify-write-cycle only) | ${ }^{\text {t }}$ CWD | 70 | 95 | 125 | ns |
| ${ }^{\text {t } R L C L}$ | Delay time, $\overline{\text { RAS }}$ low to $\overline{\text { CAS }}$ low (maximum value specified only to guarantee access time) | ${ }^{\text {t }}$ RCD | 2050 | 2565 | $35 \quad 85$ | ns |
| ${ }_{\text {t } R L W L}$ | Delay time, $\overline{\mathrm{RAS}}$ low to $\bar{W}$ low (read, modify-write-cycle only) | trWD | 120 | 160 | 200 | ns |
| tWLCL | Delay time, $\bar{W}$ low to $\overline{\text { CAS }}$ low (early write cycle) | tWCS | -20 | -20 | -20 | ns |
| $\mathrm{t}_{\mathrm{rf}}$ | Refresh time interval | treF | 2 | 2 | 2 | ms |

read cycle timing


## 16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

early write cycle timing

write cycle timing
$\overline{\text { RAS }}$
$\overline{A S}$

ADDRESSES
$\bar{w}$

DI


## TMS 4116 NL <br> 16,384-BIT DYNAMIC RANDOM-ACCESS MEMORY

read-write/read-modify-write cycle timing
$\overline{\mathbf{R A S}}$
$\overline{\mathbf{C A S}}$

ADDRESSES
$\overline{\mathbf{w}}$

DI

DO

page-mode read cycle timing

page-mode write cycle timing

$\overline{\text { RAS-only refresh timing }}$


## CYCLE RATE (\& TIME) VS TEMPERATURE

$$
t_{c}(r d) \text { - Cycle Time - ns }
$$



CYCLE RATE (\& TIME) vs MAX SUPPLY CURRENT, IDD3
$t_{c}(\mathbf{r d})$ - Cycle Time - ns


CYCLE RATE (\& TIME) vS MAX SUPPLY CURRENT, IDD1
$\mathbf{t}_{\mathbf{c}(\mathrm{rd}) \text { - Cycle Time - } \mathrm{ns}}$

$10^{3} / \mathrm{t}_{\mathrm{c}}(\mathrm{rd})-$ Cycle Rate -MHz

PAGE-MODE CYCLE RATE (\& TIME) vs MAX SUPPLY CURRENT, IDD4

$10^{3 /} / \mathrm{t}_{\mathrm{c}}(\mathrm{p})$ - Page-Mode Cycle Rate -MHz

- 65,536 X 1 Organization
- Single +5 V Supply (10\% Tolerance)
- JEDEC Standardized Pin Out in Dual-In-Line Packages
- Upward Pin Compatible with TMS 4116 (16K Dynamic RAM)
- Performance Ranges:

|  | ACCESS | ACCESS | READ | READ, |
| :--- | :---: | :---: | :---: | :---: |
|  | TIME | TIME | OR | MODIFY, |
|  | ROW | COLUMN | WRITE | WRITE |
|  | ADDRESS | ADDRESS | CYCLE | CYCLE |
| (MAX) | (MAX) | (MIN) | (MIN) |  |
| TMS 4164-12 | 120 ns | 75 ns | 230 ns | 260 ns |
| TMS 4164-15 | 150 ns | 100 ns | 260 ns | 285 ns |
| TMS 4164-20 | 200 ns | 135 ns | 330 ns | 345 ns |
| TMS 4164-25 | 250 ns | 165 ns | 410 ns | 455 ns |

- Long Refresh Period . . . 4 milliseconds
- Low Refresh Overhead Time . . . As Low As
1.8\% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL. Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
- Operating . . . 125 mW (typ.)
- Standby . . . 17.5 mW (typ.)
- New SMOS (Scaled-MOS) N-Channel Technology

16-PIN CERAMIC AND PLASTIC
DUAL-IN-LINE PACKAGES
(TOP VIEW)

| NC $\square 1$ | O16 | $V_{\text {SS }}$ |
| :---: | :---: | :---: |
| D $\square_{2}$ | 15 | $\overline{C A S}$ |
| W $\square 3$ | 14 | 0 |
| $\overline{\mathrm{RAS}} \square_{4}$ | 13 | A6 |
| AO 5 | 12 | A3 |
| A2 6 | 11 | A4 |
| A1 7 | 10 | A5 |
| VDD 8 | 9 | ] A |

18-PIN PLASTIC CHIP CARRIER PACKAGE (TOP VIEW)


| PIN NOMENCLATURE |  |
| :--- | :--- |
| AO-A7 | Address Inputs |
| $\overline{\text { CAS }}$ | Column Address Strobe |
| D | Data In |
| NC | No-Connect |
| $\mathbf{Q}$ | Data Out |
| $\overline{R A S}$ | Row Address Strobe |
| $\bar{W}$ | Write Enable |
| $V_{D D}$ | $+5 V$ Supply |
| $V_{S S}$ | Ground |

## description

The TMS 4164 is a high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N -channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.
The TMS 4164 features $\overline{\mathrm{RAS}}$ access times of $120 \mathrm{~ns}, 150 \mathrm{~ns}, 200 \mathrm{~ns}$, or 250 ns maximum. Power dissipation is 125 mW typical operating, 17.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\mathrm{RAS}}$ in order to retain data. $\overline{\mathrm{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data-in are latched on chip to simplify system design. Data-out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64 K RAMs that use this pin for an additional function.

The TMS 4164 is offered in a 16 -pin dual-in-line ceramic sidebraze package or plastic package and is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. These packages are designed for insertion in mounting-hole rows on $300 \mathrm{mil}(7.62 \mathrm{~mm})$ centers. An 18-pin plastic chip carrier (FP suffix) package is also available.

## operation

## address (AO through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins AO through A7 and latched onto the chip by the row-address strobe ( $\overline{\mathrm{RAS}}$ ). Then the eight column-address bits are set up on Pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{\mathrm{CAS}}$ ). All addresses must be stable on or before the falling edges of $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}} . \overline{\mathrm{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\mathrm{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers.

## write enable ( $\bar{W}$ )

The read or write mode is selected through the write enable $(\bar{W})$ input. A logic high on the $\bar{W}$ input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\bar{W}$ goes low prior to $\overline{\mathrm{CAS}}$, data-out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

## data-in (D)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of $\overline{\text { CAS }}$ or $\bar{W}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, $\bar{W}$ is brought low prior to $\overline{C A S}$ and the data is strobed in by $\overline{C A S}$ with setup and hold times referenced to this signal. In a delayed write or read-modify write cycle, $\overline{\mathrm{CAS}}$ will already be low, thus the data will be strobed in by $\bar{W}$ with setup and hold times referenced to this signal.

## data-out ( Q )

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until $\overline{C A S}$ is brought low. In a read cycle the output goes active after the access time interval $\mathrm{ta}_{\mathrm{a}}(\mathrm{C})$ that begins with the negative transition of $\overline{C A S}$ as long as $t_{a}(R)$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\mathrm{CAS}}$ is low; $\overline{\mathrm{CAS}}$ going high returns it to a high-impedance state. In an early-write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

## refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\mathrm{CAS}}$ is applied, the $\overline{\mathrm{RAS}}$-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (AO through A7) with $\overline{R A S}$ causes all bits in each row to be refreshed. $\overline{C A S}$ can remain high (inactive) for this refresh sequence to conserve power.

## page-mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and $\overline{\mathrm{RAS}}$ are applied to multiple 64 K RAMs. $\overline{\mathrm{CAS}}$ is then decoded to select the proper RAM.

## power-up

After power-up, the power supply must remain at its steady-state value for 1 ms . In addition, $\overline{\mathrm{RAS}}$ must remain high for $100 \mu$ s immediately prior to initialization. Initialization consists of performing eight $\overline{\mathrm{RAS}}$ cycles before proper device operation is achieved.
logic symbol ${ }^{\dagger}$

${ }^{\dagger}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

| Voltage on any pin except VDD and data out (see Note 1) | 1.5 to 10 V |
| :---: | :---: |
| Voltage on $\mathrm{V}_{\text {DD }}$ supply and data out with respect to $\mathrm{V}_{\text {SS }}$ | -1 to 6 V |
| Short circuit output current | 50 mA |
| Power dissipation | 1 W |
| Operating free-air temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

NOTE 1: All voltage values in this data sheet are with respect to $\mathrm{V}_{\text {SS }}$.
"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.5 | 5 | 5.5 | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2.4 |  | $\mathrm{V}_{\text {DD }}+0.3$ | V |
| Low-level input voltage, $\mathrm{V}_{1 \mathrm{~L}}$ (see Note 2) | -1 |  | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | C |

[^3]
## TMS 4164 JDL, NL, FPL 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | TMS 4164-12 |  |  | TMS 4164-15 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{IOH}^{\prime}=-5 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{OLL}=4.2 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | V |
| 1 | Input current (leakage) | $\begin{aligned} & \mathrm{V}_{1}=0 \mathrm{~V} \text { to } 5.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \\ & \text { All other pins }=0 \mathrm{~V} \end{aligned}$ |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 10 | Output current (leakage) | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0.4 \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \\ & \mathrm{CAS} \text { high } \end{aligned}$ |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {D D } 1 * ~}$ | Average operating current during read or write cycle | $\mathrm{t}_{\mathrm{c}}=$ minimum cycle |  | 35 | 45 |  | 28 | 39 | mA |
| IDD2** | Standby current | After 1 memory cycle, $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ high |  | 3.5 | 5 |  | 3.5 | 5 | mA |
| IDD3* | Average refresh current | $\begin{aligned} & \mathrm{t}_{\mathrm{c}}=\text { minimum cycle, } \\ & \text { RAS low, } \\ & \hline \text { CAS high } \end{aligned}$ |  | 25 | 35 |  | 22 | 30 | mA |
| IDD4 | Average page-mode current | $\begin{aligned} & \mathrm{t}_{\mathrm{c}(\mathrm{P})}=\text { minimum cycle, } \\ & \frac{\mathrm{RAS}}{\mathrm{CAS}} \text { cycling } \end{aligned}$ |  | 25 | 35 |  | 22 | 30 | mA |


| PARAMETER |  | TEST CONDITIONS | TMS 4164-20 |  |  | TMS 4164-25 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  | V |
| VOL | Low-level output voltage | $1 \mathrm{OL}=4.2 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | V |
| 1 | Input current (leakage) | $\begin{aligned} & \mathrm{V}_{1}=0 \mathrm{~V} \text { to } 5.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \text { All other pins }=0 \mathrm{~V} \end{aligned}$ |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 10 | Output current (leakage) | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0.4 \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} . \\ & \text { CAS high } \\ & \hline \end{aligned}$ |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IDD1* | Average operating current during read or write cycle | $\mathrm{t}_{\mathrm{c}}=$ minimum cycle |  | 24 | 34 |  | 21 | 29 | mA |
| IDD2** | Standby current | After 1 memory cycle, $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ high |  | 3.5 | 5 |  | 3.5 | 5 | mA |
| IDD3* | Average refresh current | $\begin{aligned} & \mathbf{t}_{\mathrm{c}}=\text { minimum cycle, } \\ & \text { RAS } \text { low, } \\ & \text { CAS high } \\ & \hline \end{aligned}$ |  | 19 | 26 |  | 16 | 22 | mA |
| 'DD4 | Average page-mode current | $t_{c}(P)=$ minimum cycle, RAS low, $\overline{\mathrm{CAS}}$ cycling |  | 19 | 26 |  | 16 | 22 | mA |

$\dagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.

* Additional information on last page.
** $\mathrm{V}_{\mathrm{IL}}>-0.6 \mathrm{~V}$.
capacitance over recommended supply voltage range and operating free-air temperature range, $f=1 \mathrm{MHz}$

| PARAMETER |  | TYp ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {i }}(\mathrm{A})$ | Input capacitance, address inputs | 4 | 7 | pF |
| $\mathrm{C}_{\text {i }}(\mathrm{D})$ | Input capacitance, data input | 4 | 7 | pF |
| $\mathrm{Cil}_{\text {i }} \mathrm{R}$ C) | Input capacitance strobe inputs | 8 | 10 | pF |
| $\mathrm{C}_{\text {i }}(\mathrm{W})$ | Input capacitance, write enable input | 8 | 10 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | 5 | - | pF |

${ }^{\dagger}$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
switching characteristics over recommended supply voltage range and operating free-air temperature range

| PARAMTER |  | TEST CONDITIONS | ALT. SYMBOL | TMS 4164-12 |  | TMS 4164-15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | MAX | MIN | MAX |  |
| $t_{a}(C)$ | Access time from $\overline{\mathrm{CAS}}$ |  | $\begin{aligned} & C_{L}=100 \mathrm{pF}, \\ & \text { Load }=2 \text { Series } 74 \text { TTL gates } \end{aligned}$ | ${ }^{t} \mathrm{CAC}$ |  | 75 |  | 100 | ns |
| $t_{a}(\mathrm{R})$ | Access time from $\overline{\mathrm{RAS}}$ | $\begin{aligned} & { }^{{ }^{\text {RLLCL }}=}=\text { MAX, } \\ & \text { Load }=2 \text { Series } 74 \text { TTL gates } \end{aligned}$ | trac |  | 120 |  | 150 | ns |
| ${ }^{\text {d }}$ dis(CH) | Output disable time after $\overline{\text { CAS }}$ high | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ & \text { Load }=2 \text { Series } 74 \mathrm{TTL} \text { gates } \end{aligned}$ | toff | 0 | 40 | 0 | 40 | ns |


| PARAMETER |  | TEST CONDITIONS | ALT. SYMBOL | TMS $4164-20$ |  | TMS 4164-25 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{C})$ | Access time from CAS |  | $\begin{aligned} & C_{\mathrm{L}}=100 \mathrm{pF}, \\ & \text { Load }=2 \text { Series } 74 \mathrm{TTL} \text { gates } \end{aligned}$ | ${ }^{t} \mathrm{CAC}$ |  | 135 |  | 165 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{R})$ | Access time from $\overline{\mathrm{RAS}}$ | $\begin{aligned} & \text { t RLCL }=\text { MAX, } \\ & \text { Load }=2 \text { Series } 74 \text { TTL gates } \end{aligned}$ | ${ }^{\text {trac }}$ |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{dis}}(\mathrm{CH})$ | Output disable time after $\overline{\mathrm{CAS}}$ high | $\begin{aligned} & C_{\mathrm{L}}=100 \mathrm{pF}, \\ & \text { Load }=2 \text { Series } 74 \mathrm{TTL} \text { gates } \end{aligned}$ | tofF | 0 | 50 | 0 | 60 | ns |

## TMS 4164 JDL, NL, FPL 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | ALT. <br> SYMBOL | TMS 4164-12 | TMS 4164-15 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX |  |
| $t_{c}(P)$ | Page mode cycle time |  | tPC | 140 | 160 | ns |
| $t_{c}(\mathrm{rd})$ | Read cycle time* | ${ }^{\text {trac }}$ | 230 | 260 | ns |
| ${ }^{t} \mathrm{c}(\mathrm{W})$ | Write cycle time | twC | 230 | 260 | ns |
| $\mathrm{t}_{\mathrm{c}(\mathrm{rdW}}$ ) | Read-write/read-modify-write cycle time | trwC | 260 | 285 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CH})$ | Pulse width, $\overline{\mathrm{CAS}}$ high (precharge time) ${ }^{* *}$ | ${ }^{1} \mathrm{CP}$ | 50 | 50 | ns |
| ${ }^{\text {w }}$ (CL) | Pulse width, CAS low ${ }^{\dagger}$ | ${ }^{\text {t }}$ CAS | $75 \quad 10,000$ | $100 \quad 10,000$ | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{RH})$ | Pulse width, $\widehat{\mathrm{RAS}}$ high (precharge time) | tRP | 100 | 100 | ns |
|  | Pulse width, $\overline{\text { RAS }}$ low ${ }^{\ddagger}$ | tRAS | 120 10,000 | 150 10,000 | ns |
| $t_{w}(W)$ | Write pulse width | tWP | 45 | 45 | ns |
| $\mathrm{t}_{\mathrm{t}}$ | Transition times (rise and fall) for $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ | tT | $3 \quad 50$ | 350 | ns |
| $t_{\text {su }}(C A)$ | Column address setup time | tasc | 0 | -5 | ns |
| $t_{\text {su }}$ (RA) | Row address setup time | tASR | 0 | 0 | ns |
| $t_{\text {su }}$ (D) | Data setup time | ${ }^{\text {t }}$ S | 0 | 0 | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{rd})$ | Read command setup time | tres | 0 | 0 | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{WCH})$ | Write command setup time before $\overline{\text { CAS }}$ high | ${ }^{\text {t }}$ CWL | 50 | 60 | ns |
| $t_{\text {su }}$ (WRH) | Write command setup time before RAS high | $\mathrm{t}_{\text {RWL }}$ | 50 | 60 | ns |
| th(CLCA) | Column address hold time after $\overline{\mathrm{CAS}}$ low | ${ }^{\text {t }}$ CAH | 45 | 45 | ns |
| th(RA) | Row address hold time | $t_{\text {RAH }}$ | 15 | 20 | ns |
| $t_{\text {h }}$ (RLCA) | Column address hold time after $\overline{\mathrm{RAS}}$ low | ${ }^{\text {taR }}$ | 90 | 95 | ns |
| $t_{\text {( }}$ (CLD) | Data hold time after CAS low | ${ }^{\text {t }} \mathrm{DH}$ | 50 | 60 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (RLD) | Data hold time after RAS low | tDHR | 95 | 110 | ns |
| $t_{\text {h (WLD) }}$ | Data hold time after $\bar{W}$ low | t DH | 45 | 45 | ns |
| $t_{\text {th }}(\mathrm{CH}$ rd) | Read command hold time after CAS high | $\mathrm{t}_{\mathrm{RCH}}$ | 0 | 0 | ns |
| $\mathrm{th}_{\text {(RHrd) }}$ | Read command hold time after $\overline{\text { RAS }}$ high | ${ }_{\text {t }}$ RRH | 5 | 5 | ns |
| th(CLW) | Write command hold time after $\overline{\text { CAS }}$ low | tWCH | 50 | 60 | ns |
| th(RLW) | Write command hold time after $\overline{\text { RAS }}$ low | tWCR | 95 | 110 | ns |
| ${ }^{\text {tRLCH }}$ | Delay time, $\overline{R A S}$ low to CAS high | tcSH | 120 | 150 | ns |
| ${ }^{\text {t }} \mathrm{CHRL}$ | Delay time, $\overline{\text { CAS }}$ high to $\overline{\mathrm{RAS}}$ low | ${ }^{\text {t }}$ CRP | 0 | 0 | ns |
| tCLRH | Delay time, CAS low to $\overline{\text { RAS }}$ high | $\mathrm{t}_{\text {RSH }}$ | 80 | 100 | ns |
| ${ }^{\text {t CLW }}$ | Delay time, $\overline{\mathrm{CAS}}$ low to $\bar{W}$ low (read, modify-write-cycle only) | ${ }^{\text {t }}$ CWD | 50 | 60 | ns |
| ${ }^{\text {tr }}$ LCL | Delay time, $\overline{\mathrm{RA} \bar{S}}$ low to $\overline{\mathrm{CAS}}$ low (maximum value specified only to guarantee access time) | ${ }^{\text {tRCD }}$ | 1545 | 2050 | ns |
| ${ }^{\text {tr }}$ LWL | Delay time, $\overline{\mathrm{RAS}}$ low to $\bar{W}$ low (read, modify-write-cycle only) | ${ }^{\text {tRWD }}$ | 95 | 110 | ns |
| tWLCL | Delay time, $\bar{W}$ low to $\overline{\text { CAS }}$ low (early write cycle) | twCS | -5 | -5 | ns |
| trff | Refresh time interval | treF | 4 | 4 | ms |

NOTE: Timing measurements are made at the $10 \%$ and $90 \%$ points of input and clock transitions. In addition, $V_{\text {IL }}$ max and $V_{\text {IH }}$ min must be met at the $10 \%$ and $90 \%$ points.

* All cycle times assume $t_{\mathrm{t}}=5 \mathrm{~ns}$.
*     * Page mode only.
$t$ In a read-modify-write cycle, $\mathrm{t}_{\mathrm{CLWL}}$ and $\mathrm{t}_{\text {Su(WCH) }}$ must be observed. Depending on the user's transition times, this may require additional $\overline{\mathrm{CAS}}$ low time ( $\mathrm{t}_{\mathrm{w}}(\mathrm{CL})$ ). This applies to page mode read-modify-write also.
$\ddagger \quad$ In a read-modify-write cycle, $t_{\text {RLWL }}$ and $t_{\text {Su }}(W R H)$ must be observed. Depending on the user's transition times, this may require additional $\overline{R A S}$ low time $\left(\mathrm{t}_{\mathrm{w}}(\mathrm{RL})\right.$ ).

TMS 4164 JDL, NL, FPL
65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY
timing requirements over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | ALT. SYMBOL | TMS 4164-20 | TMS 4164-25 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX |  |
| ${ }^{t}$ c (P) | Page mode cycle time |  | tpC | 225 | 275 | ns |
| $\mathrm{t}_{\mathrm{c}(\mathrm{rd})}$ | Read cycle time* | trC | 330 | 410 | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{W})$ | Write cycle time | twC | 330 | 410 | ns |
| $t_{c}(\mathrm{rdW})$ | Read-write/read-modify-write cycle time | trWC | 345 | 455 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CH})$ | Pulse width, CAS high (precharge time)** | tCP | 80 | 100 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CL})$ | Pulse width, $\overline{\text { CAS }}$ low ${ }^{\dagger}$ | ${ }^{\text {t }}$ CAS | $135 \quad 10,000$ | 165 10,000 | ns |
| $t_{w}(\mathrm{RH})$ | Pulse width, $\overline{\text { RAS }}$ high (precharge time) | tRP | 120 | 150 | ns |
| $t_{w}(\mathrm{RL})$ | Pulse width, $\overline{\text { RAS }}$ low ${ }^{\ddagger}$ | tRAS | 200 10,000 | 250 10,000 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{W})$ | Write pulse width | tWP | 55 | 75 | ns |
| $t_{t}$ | Transition times (rise and fall) for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ | t | $3 \quad 50$ | $3 \quad 50$ | ns |
| $t_{\text {su }}(C A)$ | Column address setup time | ${ }^{\text {t }}$ ASC | -5 | -5 | ns |
| $t_{\text {su }}$ (RA) | Row address setup time | ${ }^{\text {t }}$ ASR | 0 | 0 | ns |
| ${ }^{\text {t }}$ su(D) | Data setup time | tDS | 0 | 0 | ns |
| $\mathrm{t}_{\text {su(rd) }}$ | Read command setup time | tres | 0 | 0 | ns |
| ${ }^{\text {t su }}$ (WCH) | Write command setup time before $\overline{\text { CAS }}$ high | tCWL | 80 | 100 | ns |
| $\mathrm{t}_{\text {su }}$ (WRH) | Write command setup time before $\overline{\text { RAS }}$ high | trWL | 80 | 100 | ns |
| $\mathrm{th}_{\mathrm{h}}$ (CLCA) | Column address hold time after $\overline{\mathrm{CAS}}$ low | ${ }^{\text {t }}$ CAH | 55 | 75 | ns |
| $t_{\text {h }}$ (RA) | Row address hold time | ${ }^{\text {t }}$ RAH | 25 | 35 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (RLCA) | Column address hold time after $\overline{\mathrm{RAS}}$ low | ${ }^{\text {t AR }}$ | 140 | 190 | ns |
| $t_{\text {h }}(\mathrm{CLD}$ ) | Data hold time after CAS low | tDH | 80 | 110 | ns |
| th(RLD) | Data hold time after $\overline{\text { RAS }}$ low | tohR | 145 | 195 | ns |
| $t_{\text {h (WLD) }}$ | Data hold time after $\bar{W}$ low | tDH | 55 | 75 | ns |
| th(CHrd) | Read command hold time after $\overline{\text { CAS }}$ high | ${ }_{\text {treH }}$ | 0 | 0 | ns |
| $\mathrm{th}_{\text {(RHrd) }}$ | Read command hold time after $\overline{\text { RAS }}$ high | ${ }_{\text {tr }}$ RH | 5 | 5 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (CLW) | Write command hold time after $\overline{\text { CAS }}$ low | tWCH | 80 | 110 | ns |
| $t_{\text {l }}$ (RLW) | Write command hold time after $\overline{\mathrm{RAS}}$ low | tWCR | 145 | 195 | ns |
| trLCH | Delay time, $\overline{\mathrm{RAS}}$ low to $\overline{\mathrm{CAS}}$ high | ${ }^{\text {t }}$ CSH | 200 | 250 | ns |
| ${ }^{\text {t }}$ CHRL | Delay time, CAS high to $\overline{\mathrm{RAS}}$ low | ${ }^{\text {t CRP }}$ | 0 | 0 | ns |
| ${ }^{\text {t }}$ CLRH | Delay time, $\overline{\text { CAS }}$ low to $\overline{\mathrm{RAS}}$ high | trSH | 135 | 165 | ns |
| ${ }^{\text {t }}$ CLWL | Delay time, CAS low to W low (read, modify-write-cycle only) | t ${ }^{\text {CWD }}$ | 65 | 105 | ns |
| ${ }^{\text {t }} \mathrm{RLCL}$ | Delay time, $\overline{\text { RAS }}$ low to $\overline{\text { CAS }}$ low (maximum value specified only to guarantee access time) | ${ }^{\text {trab }}$ | 2565 | $35 \quad 85$ | ns |
| ${ }^{\text {t }}$ RLWL | Delay time, $\overline{\mathrm{RAS}}$ low to $\overline{\mathrm{W}}$ low (read, modify-write-cycle only) | tRWD | 130 | 190 | ns |
| ${ }^{\text {tWLCL }}$ | Delay time, $\bar{W}$ low to $\overline{\mathrm{CAS}}$ low (early write cycle) | twCS | -5 | -5 | ns |
| $t_{\text {rf }}$ | Refresh time interval | tREF | 4 | 4 | ms |

NOTE: Timing measurements are made at the $10 \%$ and $90 \%$ points of input and clock transitions. In addition, $\mathrm{V}_{\mathrm{IL}}$ max and $\mathrm{V}_{\mathrm{IH}}$ min must be met at the $10 \%$ and $90 \%$ points.

* All cycle times assume $t_{t}=5 \mathrm{~ns}$.
** Page mode only.
$\dagger$ In a read-modify-write cycle, t CLWL and $\mathrm{t}_{\mathrm{su}}(\mathrm{WCH})$ must be observed. Depending on the user's transition times, this may require additional $\overline{\mathrm{CAS}}$ low time ( $\mathrm{t}_{\mathrm{w}(\mathrm{CL}}$ ). This applies to page mode read-modify-write also.
$\ddagger$ In a read-modify-write cycle, $\mathrm{t}_{\text {RLWL }}$ and $\mathrm{t}_{\text {su( }}(\mathrm{WRH})$ must be observed. Depending on the user's transition times, this may require additional $\overline{\text { RAS }}$ low time ( $\left.t_{w(R L)}\right)$.

[^4]

## early write cycle timing



# TMS 4164 JDL, NL, FPL 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY 

write cycle timing


[^5]
## read-write/read-modify-write cycle timing

$\overline{\text { RAS }}$
$\overline{\mathbf{w}}$

D

0


TMS 4164 JDL, NL, FPL 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY
page-mode read cycle timing




NOTE: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

$\overline{\text { RAS-only }}$ refresh timing


- $16,384 \times 4$ Organization
- Single +5 V Supply ( $10 \%$ Tolerance)
- Performance Ranges:

|  | ACCESS | ACCESS | READ | READ, |
| :---: | :---: | :---: | :---: | :---: |
|  | TIME | TIME | OR | MODIFY, |
|  | ROW | COLUMN | WRITE | WRITE |
|  | ADDRESS | ADDRESS | CYCLE | CYCLE |
|  | (MAX) | (MAX) | (MIN) | (MIN) |
| TMS $4416-15$ | 150 ns | 80 ns | 260 ns | 360 ns |
| TMS $4416-20$ | 200 ns | 120 ns | 330 ns | 460 ns |

- Long Refresh Period . . 4 milliseconds
- Low Refresh Overhead Time . . . As Low As 1.7\% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or $\overline{\mathbf{G}}$ to Control Output Buffer Impedance
- Page-mode Operation for Faster Access
- Low Power Dissipation
- Operating . . 130 mW (typ)
- Standby . . . 17.5 mW (typ.)
- New SMOS (Scaled-MOS) N-Channel Technology

18-PIN PLASTIC
DUAL-IN-LINE PACKAGE
(TOP VIEW)


## description

The TMS 4416 NL is a high speed, 65,536 -bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS 4416 NL features $\overline{\mathrm{RAS}}$ access times to 150 ns maximum. Power dissipation is 125 mW typical operating, 17.5 mW typical standby.

New SMOS technology permits operation from a single +5 V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks have been reduced to 60 mA typical, and a -1 V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\mathrm{RAS}}$ in order to retain data. $\overline{\mathrm{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data-in are latched on chip to simplify system design. Data-out is unlatched to allow greater system flexibility.

The TMS 4416 NL is offered in an 18 -pin dual-in-line plastic package and is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Packages are designed for insertion in mounting-hole rows on $300 \mathrm{mil}(7.62 \mathrm{~mm})$ centers.

## operation

## address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{\mathrm{RAS}})$. Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ( $\overline{\mathrm{CAS}})$. All addresses must be stable on or before the falling edges of $\overline{\text { RAS }}$ and $\overline{\mathrm{CAS}}$. $\overline{\text { RAS }}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text { CAS }}$ is used as a chip select activating the column decoder and the input and output buffers.
write enable ( $\bar{W}$ )
The read or write mode is selected through the write enable $\overline{(W)}$ input. A logic high on the $\bar{W}$ input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When $\bar{W}$ goes low prior to $\overline{\text { CAS }}$, data-out will remain in the high-impedance state allowing a write cycle with $\overline{\mathrm{G}}$ grounded.

## data-in (DQ1 through DO4)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of $\overline{\mathrm{CAS}}$ or $\bar{W}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, $\bar{W}$ is brought low prior to $\overline{C A S}$ and the data is strobed in by $\overline{\mathrm{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{C A S}$ will already be low, thus the data will be strobed in by $\bar{W}$ with setup and hold times referenced to this signal. In delayed or read-modify-write, $\bar{G}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

## data-out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until $\overline{\mathrm{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $\mathrm{t}_{\mathrm{a}}(\mathrm{C})$ that begins with the negative transition of $\overline{\mathrm{CAS}}$ as long as $\mathrm{t}_{\mathrm{a}}(\mathrm{R})$ and $\mathrm{t}_{\mathrm{a}}(\mathrm{E})$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{G}}$ are low. $\overline{\mathrm{CAS}}$ or $\overline{\mathrm{G}}$ going high returns it to a high impedance state. In an early-write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing $\overline{\mathrm{G}}$ high prior to applying data, thus satisfying tGHD.

## output enable ( $\overline{\mathbf{G}}$ )

The $\overline{\mathrm{G}}$ controls the impedance of the output buffers. When $\overline{\mathrm{G}}$ is high, the buffers will remain in the high impedance state. Bringing $\overline{\mathrm{G}}$ low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will remain in the low impedance state until $\overline{\mathrm{G}}$ or $\overline{\mathrm{CAS}}$ is brought high.

## refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\mathrm{CAS}}$ is applied, the $\overline{\mathrm{RAS}}$-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (AO through A7) with $\overline{\mathrm{RAS}}$ causes all bits in each row to be refreshed. $\overline{\mathrm{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

## page mode

Page mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and $\overline{\mathrm{RAS}}$ are applied to multiple $16 \mathrm{~K} \times 4$ RAMs. $\overline{\mathrm{CAS}}$ is then decoded to select the proper RAM.

## power-up

After power-up, the power supply must remain at its steady-state value for 1 ms . In addition, the $\overline{\mathrm{RAS}}$ input must remain high for $100 \mu$ s immediately prior to initialization. Initialization consists of performing eight $\overline{\text { RAS }}$ cycles before proper device operation is achieved.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.
functional block diagram


## TMS 4416 NL

## 16,384-WORD BY 4-BIT DYNAMIC RAM

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

> Voltage on any pin except $V_{D D}$ and data out (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\quad-1.5$ to 10 V
> Voltage on VDD supply and data out with respect to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 to 6 V
> Short circuit output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
> Power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W
> Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
> Storage temperature range
> $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

NOTE 1: All voltage values in this data sheet are with respect to $V_{\text {SS }}$.
-Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {DD }}$ | 4.5 | 5 | 5.5 | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{1 H}$ | 2.7 |  | $\mathrm{VOD}^{+0.3}$ | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ (see Note 2) | $V_{\text {IK }}$ |  | 0.8 | V |
| Input clamp voltage, $\mathrm{V}_{1 \mathrm{~K}}\left(I_{1}=-15 \mathrm{~mA}\right)$ (see Note 3) | -1.2 |  |  | V |
| Operating free-air temperature, TA | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
3. $V_{I K}$ is the guaranteed minimum DC clamp voltage with a forced input current of -15 mA (See Figure 1)
electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | TMS 4416-15 |  |  | TMS 4416-20 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  | V |
| VOL | Low-level output voltage | $1 \mathrm{OL}=4.2 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | V |
| 11 | Input current (leakage) | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \text { to } 5.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \text { All other pins }=0 \mathrm{~V} \end{aligned}$ |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 10 | Output current (leakage) | $\begin{aligned} & V_{O}=0.4 \text { to } 5.5 \mathrm{~V}, \\ & V_{D D}=5 \mathrm{~V}, \frac{\mathrm{CAS}}{} \mathrm{high} \end{aligned}$ |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IDD1 | Average operaing current during read or write cycle | At $\mathrm{t}_{C}=$ minimum cycle |  | 30 | 39 |  | 26 | 33 | mA |
| IDD2* | Standby current | After 1 memory cycle, $\overline{R A S}$ and $\overline{C A S}$ high |  | 3.5 | 5 |  | 3.5 | 5 | mA |
| IDD3 | Average refresh current | $\mathrm{t}_{\mathrm{c}}=$ minimum cycle, $\overline{R A S}$ cycling, $\overline{C A S}$ high |  | 25 | 34 |  | 21 | 28 | mA |
| IDD4 | Average page-mode current | ${ }^{t_{c}(P)}=$ minimum cycle . RAS low, CAS cycling |  | 25 | 34 |  | 21 | 28 | mA |

[^6]
## TMS 4416 NL <br> 16,384-WORD BY 4-BIT DYNAMIC RAM

capacitance over recommended supply voltage range and operating free-air temperature range, $\mathrm{f}=\mathbf{1 ~ M H z}$

|  | PARAMETER | TYP | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{i}}(\mathrm{A})$ | Input capacitance, address inputs | 5 | 7 | pF |
| $\mathrm{C}_{\mathrm{i}}(\mathrm{RC})$ | Input capacitance, strobe inputs | 8 | 10 | pF |
| $\mathrm{C}_{\mathrm{i}}(\mathrm{W})$ | Input capacitance, write enable input | 8 | 10 | pF |
| $\mathrm{C}_{\mathrm{i}} / \mathrm{o}$ | Input/output capacitance, data ports | 8 | 10 | pF |

${ }^{\dagger}$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
switching characteristics over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS | ALT. <br> SYMBOL | TMS 4416.15 |  | TMS 4416-20 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | MAX | MIN | MAX |  |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{C})$ | Access time from $\overline{\mathrm{CAS}}$ |  | $C_{L}=100 \mathrm{pF}$ <br> Load $=2$ Series 74 TTL gates | ${ }^{\text {t }}$ CAC |  | 80 |  | 120 | ns |
| $t_{a}(R)$ | Access time from $\overline{\mathrm{RAS}}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{RLCL}}=\mathrm{MAX}, \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ <br> Load $=2$ Series 74 TTL gates | ${ }^{\text {t }}$ RAC |  | 150 |  | 200 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{G})$ | Access time after $\overline{\mathrm{G}}$ low | $C_{L}=100 \mathrm{pF},$ <br> Load $=2$ Series 74 TTL gates |  |  | 40 |  | 50 | ns |
| $t_{\text {dis }}(\mathrm{CH})$ | Output disable time after $\overline{\mathrm{CAS}}$ high | $C_{L}=100 \mathrm{pF}$ <br> Load $=2$ Series 74 TTL gates | ${ }^{\text {tof }}$ | 0 | 30 | 0 | 40 | ns |
| ${ }^{\text {dis }}$ (G) | Output disable time after $\bar{G}$ high | $C_{L}=100 \mathrm{pF}$ <br> Load $=2$ Series 74 TTL gates |  | 0 | 30 | 0 | 40 | ns |

## 16,384-WORD BY 4-BIT DYNAMIC RAM

timing requirements over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | ALT. SYMBOL | TMS4416-15 | TMS4416-20 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX |  |
| $\mathrm{t}_{\mathrm{c}(\mathrm{P})}$ | Page mode cycle time |  | tPC | 140 | 210 | ns |
| ${ }^{t} \mathrm{C}(\mathrm{rd})$ | Read cycle time* | tre | 260 | 330 | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{W})$ | Write cycle time | tWC | 260 | 330 | ns |
| ${ }^{\text {t }}{ }^{\text {c }}$ (rdw) | Read-write/read-modify-write cycle time | trwC | 360 | 460 | ns |
| $t_{w}(\mathrm{CH})$ | Pulse width, $\overline{\mathrm{CAS}}$ high (precharge time) ${ }^{* *}$ | ${ }_{\text {t }} \mathrm{CP}$ | 50 | 80 | ns |
| $t_{w}(C L)$ | Pulse width, $\overline{\text { CAS }}$ low | ${ }^{\text {t }}$ CAS | 80 10,000 | 12010,000 | ns |
| $t_{w}$ (RH) | Pulse width $\overline{\mathrm{RAS}}$ high (precharge time) | ${ }^{\text {tRP }}$ | 100 | 120 | ns |
| $t_{w(R L)}$ | Pulse width, RAS low | $t_{\text {RAS }}$ | 15010,000 | 200 10,000 | ns |
| $t_{w}(W)$ | Write pulse width | tWP | 40 | 50 | ns |
| $t_{t}$ | Transition times (rise and fall) for $\overline{\text { RAS }}$ and CAS | t ${ }_{\text {T }}$ | 350 | 350 | ns |
| $t_{\text {su( }}$ | Column address setup time | tASC | 0 | 0 | ns |
| $t_{\text {sui }}$ (RA) | Row address setup time | ${ }^{\text {t }}$ ASR | 0 | 0 | ns |
| $t_{\text {su }}$ (D) | Data setup time | tDS | 0 | 0 | ns |
| $\mathrm{t}_{\text {su(rd) }}$ | Read command setup time | ${ }^{\text {t }}$ RCS | 0 | 0 | ns |
| $t_{\text {su }}$ (WCH) | Write command setup time before CAS high | ${ }^{\text {t }}$ CWL | 60 | 80 | ns |
| $\mathrm{t}_{\text {su }}$ (WRH) | Write command setup time before $\overline{\mathrm{RAS}}$ high | ${ }^{\text {tRWL }}$ | 60 | 80 | ns |
| $t_{\text {h (CLCA }}$ | Column address hold time after CAS low | ${ }^{\text {t }} \mathrm{CAH}$ | 40 | 50 | ns |
| th(RA) | Row address hold time | $\mathrm{t}_{\text {RAH }}$ | 20 | 25 | ns |
| th(RLCA) | Column address hold time after $\overline{\mathrm{RAS}}$ low | tAR | 110 | 130 | ns |
| $t_{\text {h }}$ (CLD) | Data hold time after CAS low | ${ }^{\text {t }}$ DH | 60 | 80 | ns |
| th(RLD) | Data hold time after RAS low | t ${ }_{\text {DHR }}$ | 130 | 160 | ns |
| th(WLD) | Data hold time after $\bar{W}$ low | ${ }^{\text {t }} \mathrm{DH}$ | 40 | 50 | ns |
| th(RHrd) | Read command hold time after RAS high | ${ }^{\text {t }}$ RRH | 10 | 10 | ns |
| $t_{\text {th }}$ (CHrd) | Read command hold time after CAS high | ${ }^{\text {t }} \mathrm{RCH}$ | 0 | 0 | ns |
| th(CLW) | Write command hold time after $\overline{\text { CAS }}$ low | tWCH | 60 | 80 | ns |
| $\mathrm{t}_{\text {h }}$ (RLW) | Write command hold time after $\overline{\text { RAS }}$ low | tWCR | 130 | 160 | ns |
| ${ }_{\text {t }}$ LCCH | Delay time RAS low to CAS high | ${ }^{\text {t }}$ CSH | 150 | 200 | ns |
| ${ }^{\text {t }}$ CHRL | Delay time, CAS high to RAS low | ${ }^{\text {t }}$ CRP | 0 | 0 | ns |
| ${ }^{\text {t CLRH }}$ | Delay time, CAS low to RAS high | $\mathrm{t}_{\mathrm{RSH}}$ | 80 | 120 | ns |
| ${ }^{\text {t CLWL }}$ | Delay time, $\overline{\mathrm{CAS}}$ low to $\overline{\mathrm{W}}$ low (read, modify-write-cycle only) | ${ }^{t}$ CWD | 120 | 150 | ns |
| ${ }^{\text {t } R L C L}$ | Delay time, $\overline{R A S}$ low to $\overline{\text { CAS }}$ low (maximum value specified only to guarantee access time) | ${ }^{\text {t } R C D}$ | 2070 | 2580 | ns |
| ${ }^{\text {tr LWL }}$ | Delay time, $\overline{\mathrm{RAS}}$ low to $\bar{W}$ low (read, modify-write-cycle only) | ${ }^{\text {t }}$ WWD | 190 | 250 | ns |
| tWLCL | Delay time, $\bar{W}$ low to $\overline{\text { CAS }}$ low (early write cycle) | twCs | -5 | -5 | ns |
| ${ }^{\text {tGHD }}$ | Delay time, $\overline{\mathrm{G}}$ high before data applied at DQ |  | 30 | 40 | ns |
| $t_{\text {rf }}$ | Refresh time interval | $\mathrm{t}_{\text {REF }}$ | 4 | 4 | ms |

* Note: All cycle times assume $\boldsymbol{t}_{\mathbf{t}}=5 \mathrm{~ns}$.
* Page mode only
*** Necessary to ensure $\overline{\mathrm{G}}$ has disabled the output buffers prior to applying data to the device.

PARAMETER MEASUREMENT INFORMATION


NOTE: Each input is tested separately.
FIGURE 1 - INPUT CLAMP VOLTAGE TEST CIRCUIT
read cycle timing


TMS 4416 NL

## 16,384-WORD BY 4-BIT DYNAMIC RAM

early write cycle timing

write cycle timing


## TMS 4416 NL <br> 16,384-WORD BY 4-BIT DYNAMIC RAM

read-write/read-modify-write cycle timing


TMS 4416 NL 16,384-WORD BY 4-BIT DYNAMIC RAM page-mode read cycle timing

NOTE: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

TEXAS INSTRRUMENTS
INCORPORATED
POST OFFICE BOX 225012 • DALLAS，TEXAS 75265


NOTE：A read cycle or a write cycle can be intermixed with read－modify－write cycles as long as read and write timing specifications are not violated．

RAS-only refresh timing


- Controls Operation of $8 \mathrm{~K} / 16 \mathrm{~K} / 32 \mathrm{~K} / 64 \mathrm{~K}$

Dynamic RAMs

- Creates Static RAM Appearance
- One Package Contains Address Multiplexer, Refresh Control, and Timing Control
- Directly Addresses and Drives Up to 256 K Bytes of Memory Without External Drivers
- Operates from Microprocessor Clock
- No Crystals, Delay Lines, or RC Networks
- Eliminates Arbitration Delays
- Refresh May Be Internally or Externally Initiated
- Versatile
- Strap-Selected Refresh Rate
- Synchronous, Predictable Refresh
- Selection of Distributed, Transparent, and Cycle-Steal Refresh Modes
- Interfaces Easily to Popular Microprocessors
- Strap-Selected Wait State Generation for Microprocessor/Memory Speed Matching
- Ability to Synchronize or Interleave Controller with the Microprocessor System (Including Multiple Controllers)
- Three-State Outputs Allow Multiport Memory Configuration

TMS 4500A
40-PIN 600-MI L PLASTIC
DUAL-IN-LINE PACKAGE (TOP VIEW)

## description

The TMS 4500A is a monolithic DRAM system controller designed to provide address multiplexing, timing, control and refresh/access arbitration functions to simplify the interface of dynamic RAMs to microprocessor systems.

The controller contains a 16 -bit multiplexer that generates the address lines for the memory device from the 16 system address bits and provides the strobe signals required by the memory to decode the address. An 8 -bit refresh counter generates the 256 -row addresses required for refresh.

A refresh timer is provided that generates the necessary timing to refresh the dynamic memories and assure data retention.
The TMS 4500A also contains refresh/access arbitration circuitry to resolve conflicts between memory access requests and memory refresh cycles. The TMS 4500A is offered in a 40-pin, 600 -mil dual-in-line plastic package and is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

pin descriptions

| RAO - RA7 | Input | Row Address - These address inputs are used to generate the row address for <br> the multiplexer. |
| :--- | :--- | :--- |
| CAO-CA7 | Input | Column Address - These address inputs are used to generate the column address <br> for the multiplexer. |
| MAO-MA7 | Output | Memory Address - These three-state outputs are designed to drive the addresses <br> of the dynamic RAM array. |
| ALE | Address Latch Enable - This input is used to latch the 16 address inputs, $\overline{C S}$ and <br> REN1. This also initiates an access cycle if chip select is valid. The rising edge <br> (low level to high level) of ALE returns $\overline{\text { RAS }}$ to the high level. |  |

## TMS 4500A NL DYNAMIC RAM CONTROLLER

## pin descriptions (continued)

| $\overline{\text { CS }}$ | Input | Chip Select - A low on this input enables an access cycle. The trailing edge of ALE latches the chip select input. |
| :---: | :---: | :---: |
| REN1 | Input | RAS Enable 1 - This input is used to select one of two banks of RAM via the $\overline{\text { RAS }} 0$ and $\overline{\text { RAS }} 1$ outputs when chip select is present. |
| $\overline{\text { ACR }}, \overline{\mathrm{ACW}}$ | Input | Access Control, Read; Access Control, Write - A low on either of these inputs causes the column address to appear on MAO - MA7 and the column address strobe. The rising edge of $\overline{\mathrm{ACR}}$ or $\overline{\mathrm{ACW}}$ terminates the cycle by ending $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ strobes. When $\overline{\mathrm{ACR}}$ and $\overline{\mathrm{ACW}}$ are both low, MA0-MA7, $\overline{\mathrm{RAS}} 0, \overline{\mathrm{RAS}} 1$, and $\overline{\mathrm{CAS}}$ go into a high-impedance (floating) state. |
| CLK | Input | System Clock - This input provides the master timing to generate refresh cycle timings and refresh rate. Refresh rate is determined by the TWST, FS1, FSO inputs. |
| REFREQ | Input/Output | Refresh Request - (This input should be driven by an open-collector output.) On input, a low-going edge initiates a refresh cycle and will cause the internal refresh timer to be reset on the next falling edge of the CLK. As an output, a low-going edge signals an internal refresh request and that the refresh timer will be reset on the next low-going edge of CLK. REFREO will remain low until the refresh cycle is in progress and the current refresh address is present on MAO-MA7. |
| $\overline{\mathrm{RAS}} 0, \overline{\mathrm{RAS}} 1$ | Output | Row Address Strobe - These three-state outputs are used to latch the row address into the bank of DRAMs selected by REN1. On refresh both signals are driven. |
| $\overline{\text { CAS }}$ | Output | Column Address Strobe - This three-state output is used to latch the column address into the DRAM array. |
| RDY | Output | Ready - This totem-pole output synchronizes memories that are too slow to guarantee microprocessor access time requirements. This output is also used to inhibit access cycles during refresh when in cycle-steal mode. |
| TWST | Input | Timing/Wait Strap - A high on this input indicates a wait state should be added to each memory cycle. In addition it is used in conjunction with FSO and FS1 to determine refresh rate and timing. |
| FSO, FS1 | Inputs | Frequency Select 0; Frequency Select 1 - These are strap inputs to select Mode and Frequency of operation as shown in Table 1. |

TABLE 1 - STRAP CONFIGURATION

| STRAP INPUT MODES |  |  | WAIT <br> STATES FOR MEMORY ACCESS | REFRESH RATE | MINIMUM CLK FREQ. (MHz) | REFRESHFREQ. $(\mathrm{kHz})$ | CLOCK <br> CYCLES FOR EACH REFRESH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TWST | FS1 | FSO |  |  |  |  |  |
| L | L | $L^{\dagger}$ | 0 | EXTERNAL | - | REFREQ | 4 |
| L | L | H | 0 | CLK $\div 31$ | 1.984 | 64.95 ${ }^{\text { }}$ | 3 |
| L | H | L | 0 | CLK $\div 46$ | 2.944 | 64-85 ${ }^{\text { }}$ | 3 |
| L | H | H | 0 | -CLK $\div 61$ | 3.904 | 64-82§ | 4 |
| H | L | L | 1 | CLK $\div 46$ | 2.944 | 64-85 ${ }^{\ddagger}$ | 3 |
| H | L | H | 1 | CLK $\div 61$ | 3.904 | 64-80 ${ }^{\ddagger}$ | 4 |
| H | H | L | 1 | CLK $\div 76$ | 4.864 | 64-77 ${ }^{\text { }}$ | 4 |
| H | H | H | 1 | CLK $\div 91$ | 5.824 | 64-884 | 4 |

${ }^{\dagger}$ This strap configuration resets the Refresh Timer circuitry.
\# Upper figure in refresh frequency is the frequency that is produced if the minimum CLK frequency of the next select state is used.
§ Refresh frequency if CLK frequency is 5 MHz .
I Refresh frequency if CLK frequency is 8 MHz .

## functional description

The TMS 4500A consists of six basic blocks; address and select latches, refresh rate generator, refresh counter, the multiplexer, the arbiter, and the timing and control block.

## address and select latches

The address and select latches allow the DRAM controller to be used in systems that multiplex address and data on the same lines without external latches. The row address latches are transparent, meaning that while ALE is high, the output at MAO-MA7 follows the inputs RAO-RA7.

## refresh rate generator

The refresh rate generator is a counter that indicates to the arbiter that it is time for a refresh cycle. The counter divides the clock frequency according to the configuration straps as shown in Table 1. The counter is reset when a refresh cycle is requested or when TWST, FS1 and FSO are low. The configuration straps allow the matching of memories to the system access time.
Upon Power-Up it is necessary to provide a reset signal by driving all three straps to the controller low to initialize internal counters. A system's low-active, power-on reset ( $\overline{\mathrm{RESET}}$ ) can be used to accomplish this by connecting it to those straps that are desired high during operation.
refresh counter
The refresh counter contains the address of the row to be refreshed. The counter is decremented after each refresh cycle.

## multiplexer

The multiplexer provides the DRAM array with row, column, and refresh addresses at the proper times. Its inputs are the address latches and the refresh counter. The outputs provide up to 16 multiplexed addresses on eight lines.

## TMS 4500A NL DYNAMIC RAM CONTROLLER

## arbiter

The arbiter provides two operational cycles: access and refresh. The arbiter resolves conflicts between cycle requests and cycles in execution, and schedules the inhibited cycle when used in cycle-steal mode.

## timing and control block

The timing and control block executes the operational cycle at the request of the arbiter. It provides the DRAM array with $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ signals. It provides the CPU with a RDY signal. It controls the multiplexer during all cycles. It resets the refresh rate generator and decrements the refresh counter during refresh cycles.

## absolute maximum ratings over operating ambient ${ }^{\dagger}$ temperature range (unless otherwise noted)*


recommended operating conditions

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5 | 5.5 | $\checkmark$ |
| High-level input voltage, $\mathrm{V}_{1 H}$ (except REFREQ) | 2 |  | 6 | V |
| High-level input voltage, $\mathrm{V}_{1 H}$ (REFREQ) | 2.4 |  | 6 | $V$ |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ (except REFREQ) | $-1^{\ddagger}$ |  | 0.8 | $\checkmark$ |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ ( $\overline{\text { REFREO }}$ ) | $-1^{\ddagger}$ |  | 1.2 | V |
| Operating ambient ${ }^{\dagger}$ temperature, $\mathrm{T}^{\boldsymbol{A}}$ | 0 |  | 70 | C |

[^7]electrical characteristics over recommended operating ambient temperature ${ }^{\dagger}$ range (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS ${ }^{\dagger}$ |  | MIN | TYP ${ }^{\ddagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | MAO-MAT, RDY | ${ }^{\prime} \mathrm{OH}=-1 \mathrm{~mA}$ | $V_{C C}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
|  |  | $\overline{\text { RASO}}$, $\overline{\mathrm{RAS1}}, \overline{\mathrm{CAS}}$ |  |  | 2.7 |  |  |  |
|  |  | $\overline{\text { REFREQ }}$ | ${ }^{1} \mathrm{OH}=100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ |  |  | 0.4 | V |
| ${ }^{1} \mathrm{H}$ | High-level input current | REFREO | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | All others |  |  |  |  | 10 |  |
|  | Low-level | REFREO | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  |  | -1.25 | mA |
| IL | input current | All others |  |  |  |  | -10 | UA |
| $\mathrm{l}_{02}$ | Off-state output current |  | $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC | Operating supply current |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |  | 100 | 140 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance |  | $\mathrm{V}_{1}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 |  | pF |
| $\mathrm{C}_{0}$ | Output capacitance |  | $\mathrm{V}_{0}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 6 |  | pF |

${ }^{\dagger}$ The ambient temperature conditions assume alr moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$ with the device under test soldered to a $4 \times 6 \times 0.062$-inch ( $102 \times 152 \times 1.6-\mathrm{mm}$ ) double-sided 2-ounce copper-clad circuit board (plating thickness 0.07 mm ).
${ }^{\ddagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ except where otherwise noted.

## timing requirements over recommended supply voltage range and operating ambient ${ }^{\dagger}$ temperature range

| PARAMETER |  |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c}(\mathrm{C})}$ | CLK cycle time |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CH})$ | CLK high pulse width |  |  | 20 | ns |
| $t_{w}(\mathrm{CL})$ | CLK low pulse width |  |  | 35 | ns |
| $t_{t}$ | Transition time, all inputs |  |  | 50 | ns |
| tAEL-CL | Time delay, ALE low to CLK starting low (see Note 1) |  |  | 10 | ns |
| ${ }^{\text {t }}$ CL-AEL | Time delay, CLK low to ALE starting low (see Note 1) |  |  | 10 | ns |
| ${ }^{\text {t }}$ CL-AEH | Time delay, CLK low to ALE starting high (see Note 2) |  |  | 10 | ns |
| $t_{\text {w }}(\mathrm{AEH})$ | Pulse width ALE high |  |  | 35 | ns |
| tAV-AEL | Time delay, address, REN1, CS valid to ALE low |  |  | 10 | ns |
| ${ }^{\text {taEL-AX }}$ | Time delay, ALE low to address not valid |  |  | 10 | ns |
| ${ }^{\text {t AEL }}$-ACL | Time delay, ALE low to $\overline{\mathrm{ACX}}$ low (see Notes 3 and 7) | th $(\mathrm{RA}) \geqslant 30 \mathrm{~ns}$ | $C_{L}=80 \mathrm{pF}$ | $t_{h(R A)}+20$ |  |
|  |  | $\mathrm{th}_{\mathrm{h}}(\mathrm{RA}) \geqslant 30 \mathrm{~ns}$ | $C_{L}=160 \mathrm{pF}$ | th(RA) +30 | ns |
|  |  | $t_{\text {h }}($ RA) $<30 \mathrm{~ns}$ |  | see Note 4 |  |
| ${ }^{\text {t }} \mathrm{ACH}-\mathrm{CL}$ | Time delay, $\overline{\text { ACX }}$ high to CLK low (see Notes 5 and 7) |  |  | 20 | ns |
| ${ }^{\text {t } A C L}$-CH | Time delay, $\overline{A C X}$ low to CLK starting high (to remove RDY) |  |  | 30 | ns |
| ${ }^{\text {t }}$ ( ${ }_{\text {cl-CL }}$ | Time delay, REFREQ low to CLK starting low (see Note 6) |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{W} \text { (RQL) }}$ | Pulse width, REFREQ Iow |  |  | 20 | ns |

NOTES: 1. Coincidence of the trailing edge of CLK and the trailing edge of ALE should be avoided, as the refresh/access arbitration occurs on the trailing CLK edge. A trailing edge of CLK should occur during the interval from $\overline{A C X}$ high to ALE low.
2. If ALE rises before $\overline{A C X}$ and a refresh request is present, the falling edge of CLK after CL -AEH will output the refresh address to MAO-MA7 and initiate a refresh cycle.
3. $t_{h}(R A)$ is the dynamic memory Row Address hold time. Capacitive loading is on $\overline{R A S}$ output.
4. Internal interlocking provides 30 ns minimum Row Address hold time. $\overline{A C X}$ may occur prior to or coincident with ALE going low.
5. Minimum of 20 ns is specified to ensure arbitration will occur on falling CLK edge. $\mathrm{t}_{\mathrm{ACH}} \mathrm{CL}$ also affects precharge time such that the minimum ${ }^{t} A C H-C L$ should be equal or greater than: $t_{w}(R H)-t_{w}(C L)+30$ ns (for cycle where $\overline{A C X}$ high occurs prior to $A L E$ high) where $t_{w}(R H$ ) is $t$ te DRAM $\overrightarrow{R A S}$ precharge time.
6. This parameter is necessary only if refresh arbitration is to occur on this low-going CLK edge in systems where refresh is synchronized to external events).
7. These specifications relate to system timings and do not directly reflect device performance.
$\dagger$ The amblent temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$ with the device under test soldered to a $4 \times 6 \times 0.062-\mathrm{Inch}(102 \times 152 \times 1.6-\mathrm{mm})$ double-sided 2-ounce copper-clad circuit board (plating thickness 0.07 mm ).

## TMS 4500A NL DYNAMIC RAM CONTROLLER

switching characteristics over recommended supply voltage range and operating ambient ${ }^{\dagger}$ temperature range

|  | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ AEL-REL | Time delay, ALE low to $\overline{\mathrm{RAS}}$ starting low |  | 40 | ns |
| ${ }^{t}$ ( (REL) | $\overline{\mathrm{RASS}}$ fall time | $\overline{\text { RAS load }=40 \mathrm{pF}}$ | TBD | ns |
|  |  | $\overline{\text { RAS }}$ load $=160 \mathrm{pF}$ | 25 |  |
| trav-MAV | Time delay, row address valid to memory address valid | Address load $=40 \mathrm{pF}$ | TBD | ns |
|  |  | Address load $=160 \mathrm{pF}$ | 55 |  |
| ${ }^{\text {t }}$ AEH-MAV | Time delay, ALE high to | Address load $=40 \mathrm{pF}$ | TBD | ns |
|  | valid memory address | Address load $=160 \mathrm{pF}$ | 70 |  |
| ${ }^{\text {t }}$ AEL-RYL | Time delay, ALE to RDY starting low (TWST = 1 or refresh in progress) |  | 30 | ns |
| ${ }^{\text {t }}$ AEL-CEL | Time delay, ALE low to $\overline{\text { CAS }}$ starting low | Address load $=40 \mathrm{pF}$ | TBD | ns |
|  |  | Address load $=160 \mathrm{pF}$ | 190 |  |
| ${ }^{\text {ta }}$ AEH-REH | Time delay, ALE high to $\overline{\text { RAS }}$ starting high |  | 40 | ns |
| $\mathrm{t}_{\mathrm{t}}$ (MAV) | Address transition time | Address load $=40 \mathrm{pF}$ | TBD | ns |
|  |  | Address load $=160 \mathrm{pF}$ | 25 |  |
| ${ }^{\text {t }}$ ACL-MAX | Row address hold from $\overline{\text { ACX }}$ low |  | 20 | ns |
| ${ }^{\text {t MAV-CEL }}$ | Time delay, memory address valid to $\overline{\mathrm{CAS}}$ starting low |  | 0 | ns |
| ${ }^{t}$ ( ${ }^{\text {CEL }}$ ) | $\overline{\text { CAS }}$ fall time | $\overline{\text { CAS }}$ load $=80 \mathrm{pF}$ | TBD | ns |
|  |  | $\overline{\text { CAS }}$ load $=320 \mathrm{pF}$ | 25 |  |
| ${ }^{\text {t }}$ ACL-CEX | Time delay, $\overline{\mathrm{ACX}}$ low to $\overline{\mathrm{CAS}}$ starting low | Address load $=80 \mathrm{pF}$ | TBD | ns |
|  |  | Address load $=320 \mathrm{pF}$ | $30 \quad 125$ |  |
| ${ }^{\text {taCH-REH }}$ | Time delay, $\overline{A C X}$ to $\overline{R A S}$ starting high | $\overline{\text { RAS }}$ load $=160 \mathrm{pF}$ | 50 | ns |
| ${ }^{t}$ ( (REH) | $\overline{\mathrm{RAS}}$ rise time | $\overline{\text { RAS }}$ load $=40 \mathrm{pF}$ | TBD | ns |
|  |  | $\overline{\text { RAS }}$ load $=160 \mathrm{pF}$ | 25 |  |
| ${ }^{\text {t }}$ ACH-CEH | Time delay, $\overline{\mathrm{ACX}} \overline{\mathrm{X}}$ high to $\overline{\mathrm{CAS}}$ starting high |  | 1040 | ns |
| $\mathrm{t}_{\mathbf{t} \text { (CEH) }}$ | $\overline{\mathrm{CAS}}$ rise time | $\overline{\text { CAS }}$ load $=80 \mathrm{pF}$ | TBD | ns |
|  |  | $\overline{\text { CAS }}$ load $=320 \mathrm{pF}$ | 35 |  |
| ${ }^{\text {t }}$ ACH-MAX | Column address hold from $\overline{\mathrm{ACX}}$ high |  | 20 | ns |
| ${ }^{\text {t }} \mathrm{CH}$-RYH | Time delay, CLK high to RDY starting high (after $\overline{A C X}$ low) |  | 45 | ns |

$T B D=$ to be determined.
(continued next page)
switching characteristics over recommended supply voltage range and operating ambient ${ }^{\dagger}$ temperature range

|  | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {trabL-RFL }}$ | Time delay, $\overline{R E F R E O}$ external till supported by $\overline{\text { REFREO }}$ internal |  |  | 20 | ns |
| ${ }^{\text {t }} \mathrm{CH}$-RFL | Time delay, CLK high till $\overline{\text { REFRED }}$ internal starting low |  |  | 35 | ns |
| ${ }^{\text {t }}$ LL-MAV | Time delay, CLK low till refresh address valid | Address load $=40 \mathrm{pF}$ |  | TBD | ns |
|  |  | Address load $=160 \mathrm{pF}$ |  | 100 |  |
| ${ }^{\text {t }}$ CH-RRL | Time delay, CLK high till refresh $\overline{\text { RAS }}$ starting low |  | 15 | 60 | ns |
| ${ }^{\text {m MAV-RRL }}$ | Time delay, refresh address valid till refresh $\overline{\mathrm{RAS}}$ low |  | 5 |  | ns |
| ${ }^{\text {t }} \mathrm{CL}$-RFH | Time delay; CLK low to REFREQ starting high ( 3 cycle refresh) |  |  | 55 | ns |
| ${ }^{\text {t }} \mathrm{CH}$-RFH | Time delay, CLK high to REFREO starting high (4 cycle refresh) |  |  | 55 | ns |
| ${ }^{\text {t }} \mathrm{CH}-\mathrm{RRH}$ | Time delay, CLK high to refresh $\overline{\mathrm{RAS}}$ starting high |  | 10 | 45 | ns |
| ${ }^{\text {t }}$ CH-MAX | Time delay, refresh address hold after CLK high |  | 20 |  | ns |
| ${ }^{\text {t }}$ CH-REL | Time delay, CLK high till access $\overline{\mathrm{AAS}}$ starting low |  |  | 70 | ns |
| ${ }^{\text {t CL-CEL }}$ | Time delay, CLK low to access $\overline{\mathrm{CAS}}$ starting low (see Note 8) |  |  | 170 | ns |
| t CL-MAX | Row address hold after CLK low |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{ACL})$ | $\overline{\mathrm{ACX}}$ low width |  | 30 |  | ns |
| treL-MAX | Row address hold from $\overline{\text { RAS }}$ low |  | 30 |  | ns |
| $t_{t}$ (RYL) | RDY fall time | 40 pF load |  | 15 | ns |
| $\mathrm{t}_{\mathrm{t}}$ (RYH) | RDY rise time | 40 pF load |  | 25 | ns |
| $\mathrm{t}_{\text {dis }}$ | Output disable time (3-state outputs) |  | 55 | 125 | ns |
| taEh-MAX | Column address hold from ALE high |  | 15 |  | ns |
| $\mathrm{t}_{\text {en }}$ | Output enable time (3-state outputs) |  | 0 | 80 | ns |
| ${ }^{\text {t }}$ CAV-CEL | Column address setup to $\overline{\mathrm{CAS}}$ after refresh |  | 0 |  | ns |
| ${ }^{\text {t }} \mathrm{CH}-\mathrm{CEL}$ | Time delay, CLK high to access $\overline{\mathrm{CAS}}$ starting low (see Note 8) |  |  | 170 | ns |

NOTE 8: On the access grant cycle following refresh, the occurrence of $\overline{C A S}$ low depends on the relative occurrence of ALE low and $\overline{A C X}$ low. If $\overline{A C X}$ occurs prior to or coincident with ALE then $\overline{\mathrm{CAS}}$ is timed from the CLK high transition. If $\overline{\mathrm{ACX}}$ occurs 20 ns after ALE then $\overline{\mathrm{CAS}}$ is timed from the CLK low transition.
$\dagger$ The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$ with the device under test soldered to a $4 \times 6 \times 0.062$ - inch ( $102 \times 152 \times 1.6-\mathrm{mm}$ ) double-sided 2-ounce copper-clad circuit board (plating thickness 0.07 mm ).

TMS 4500A N! DYNAMIC RAM CONTROLLER
access cycle timing

refresh request timing


Texas Instruments
output three-state timing

refresh cycle timing
(three cycle)

refresh cycle timing
(four cycle)

typical access/refresh/access cycle
(three cycle, TWST $=0$ )


TMS 4500A NL
DYNAMIC RAM CONTROLLER
typical access/refresh/access cycle (four cycle, TWST $=0$ )

typical access/refresh/access cycle
(three cycle, TWST = 1)

typical access/refresh/access cycle
(four cycle, TWST = 1)


## Static RAM and Memory Support Data Sheets

- Previously Called TMS 4045/TMS 40 L45
- $1024 \times 4$ Organization
- Single +5 V Supply
- High Density $\mathbf{3 0 0}$-mil ( 7.62 mm ) 18-Pin Package
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- 4 Performance Ranges:

ACCESS READ OR WRITE
TIME CYCLE (MAX) (MIN)
TMS 2114-15, TMS 2114L-15 $150 \mathrm{~ns} \quad 150 \mathrm{~ns}$
TMS 2114-20, TMS 2114L-20 200 ns 200 ns
TMS 2114-25, TMS 2114L-25 250 ns 250 ns
TMS 2114-45, TMS 2114L-45 $450 \mathrm{~ns} \quad 450 \mathrm{~ns}$

- 400-mV Guaranteed DC Noise Immunity with Standard TTL Loads - No Pull-Up Resistors Required
- Common I/O Capability
- 3-State Outputs and Chip Select Control for OR-Tie Capability
- Fan-Out to 2 Series 74, 1 Series 74S, or 8 Series 74LS TTL Loads
- Low Power Dissipation

MAX
(OPERATING)

| TMS 2114 | 550 mW |
| :--- | :--- |
| TMS 2114L | 330 mW |

TMS 2114/TMS 2114L 18-PIN PLASTIC
DUAL-IN-LINE PACKAGE
(TOP VIEW)
A6 $\square 1$
A5 $\square 2$

| PIN NAMES |  |
| :--- | :--- |
| A0-A9 | Addresses |
| DQ | Data In/Data Out |
| $\bar{S}$ | Chip Select |
| $V_{\mathrm{CC}}$ | +5 V Supply |
| $V_{\mathrm{SS}}$ | Ground |
| $\overline{\mathrm{W}}$ | Write Enable |

## description

This series of static random-access memories is organized as 1024 words of 4 bits each. Static design results in reducing overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Because this series is fully static, chip select may be tied low to further simplify system timing. Output data is always available during a read cycle.

All inputs and outputs are fully compatible with Series $74,74 \mathrm{~S}$ or 74 LS TTL. No pull-up resistors are required. This 4 K Static RAM series is manufactured using TI's reliable N -channel silicon-gate technology to optimize the cost/performance relationship.

The TMS 2114/2114L series is offered in the 18 -pin dual-in-line plastic (NL suffix) package designed for insertion in mounting-hole rows on $300-\mathrm{mil}(7.62 \mathrm{~mm})$ centers. The series is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

## addresses (A0-A9)

The ten address inputs select one of the 1024 4-bit words in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series $54 / 74$ TTL with no external pullup resistors.
chip select ( $\overline{\mathbf{S}}$ )
The chip-select terminal, which can be driven directly from standard TTL circuits, affects the data-in and data-out terminals. When chip select is at a logic low level, both terminals are enabled. When chip select is high, data-in is inhibited and data-out is in the floating or high-impedance state.
write enable ( $\bar{W}$ )
The read or write mode is selected through the write enable terminal. A logic high selects the read mode; a logic low selects the write mode. $\bar{W}$ or $\bar{S}$ must be high when changing addresses to prevent erroneously writing data into a memory location. The $\bar{W}$ input can be driven directly from standard TTL circuits.

## data-in/data-out (DQ1-DQ4)

Data can be written into a selected device when the write enable input is low. The DO terminal can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates, one Series 74S TTL gate, or eight Series 74LS TTL gates. The DO terminals are in the highimpedance state when chip select $(\overline{\mathrm{S}}$ ) is high or whenever a write operation is being performed. Data-out is the same polarity as data-in.

# TMS 2114 NL; TMS 2114L NL 1024-WORD BY 4-BIT STATIC RAMS 

## logic symbol $\dagger$



| $\bar{W}$ FUNCTION TABLE |  |  |  |
| :---: | :---: | :---: | :---: |
| L | $\bar{S}$ | DQ1-DQ4 | MODE |
| H | L | VALID DATA | WRITE |
| X | H | HI-Z | READ |

absolute maximum ratings over operating free-air temperature (unless otherwise noted)*


NOTE 1: Voltage values are with respect to the ground material.
*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

| PARAMETER | TMS 2114-15, TMS 2114L-15 TMS 2114-20, TMS 2114L-20 TMS 2114-25, TMS 2114L-25 |  |  | TMS 2114-45, TMS 2114L-45 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{1 H}$ | 2 |  | 5.5 | 2 |  | 5.25 | V |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ (see Note 2) | -1 |  | 0.8 | -0.3 |  | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS ${ }^{\dagger}$ |  |  | MIN | TYP ${ }^{\ddagger}$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}^{* *}$ | $\mathrm{V}_{\text {CC }}=$ MIN (operating) |  | 2. |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level voltage | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{mA**}$ | $\mathrm{V}_{\text {CC }}=$ MIN (operating) |  |  | 0.4 | V |
| $1 /$ | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ to MAX |  |  |  | 10 | $\mu \mathrm{A}$ |
| 102 | Off-state output current | $\begin{aligned} & \vec{S} \text { at } 2 \mathrm{~V} \text { or } \\ & \bar{W} \text { at } 0.8 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to MAX |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{Cc}$ | Supply current from $\mathrm{V}_{\text {CC }}$ | $10=0 \mathrm{~mA}$, | TMS 2114 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |  | $90 \quad 100$ | mA |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ (worst case) | TMS 2114L | $\mathrm{V}_{C C}=\mathrm{MAX}$ |  | $50 \quad 60$ |  |
| $c_{i}$ | Input capacitance | $\begin{aligned} & V_{1}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ |  |  |  | 8 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\begin{aligned} & V_{O}=0 \mathrm{~V}, \\ & f=1 \mathrm{MHz} \end{aligned}$ |  |  |  | 8 | pF |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
${ }^{\ddagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

* TMS 2114/TMS 2114L-15, -20, -25 only.
** TMS 2114/TMS 2114L-45: $I_{O H}=-200 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$.
timing requirements over recommended supply voltage range, $\mathrm{TA}_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} 1$ Series 74 TTL load $C_{L}=100 \mathrm{pF}$

|  | PARAMETER | TMS 2114.15 <br> TMS 2114L-15 |  | $\begin{aligned} & \hline \text { TMS 2114-20 } \\ & \text { TMS 2114L-20 } \\ & \hline \end{aligned}$ |  | TMS 2114-25 <br> TMS 2114L-25 |  | TMS 2114.45 <br> TMS 2114L.45 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{t_{c}(\mathrm{rd})}$ | Read cycle time | 150 |  | 200 |  | 250 |  | 450 |  | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{wr})$ | Write cycle time | 150 |  | 200 |  | 250 |  | 450 |  | ns |
| $\mathrm{t}_{\mathrm{W}}(\mathrm{W})$ | Write pulse width | 80 |  | 100 |  | 100 |  | 200 |  | ns |
| $\mathrm{t}_{\mathrm{su}}(\mathrm{A})$ | Address set up time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{su}}(\mathrm{S})$ | Chip select set up time | 80 |  | 100 |  | 100 |  | 200 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Data set up time | 80 |  | 100 |  | 100 |  | 200 |  | ns |
| th(D) | Data hold time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{h}(\mathrm{~A})$ | Address hold time | 0 |  | 0 |  | 0 |  | 20 |  | ns |

## TMS 2114 NL; TMS 2114L NL 1024-WORD BY 4-BIT STATIC RAMS

switching characteristics over recommended voltage range, $\mathrm{TA}_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, 1$ Series 74 TTL load, $C_{L}=100 \mathrm{pF}$

| PARAMETER |  | $\begin{array}{\|l\|} \hline \text { TMS 2114-15 } \\ \text { TMS 2114L-15 } \\ \hline \end{array}$ |  | TMS 2114-20 TMS 2114L-20 |  | $\begin{aligned} & \text { TMS } 2114-25 \\ & \text { TMS 2114L-25 } \end{aligned}$ |  | $\begin{aligned} & \text { TMS } 2114.45 \\ & \text { TMS 2114L.45 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{A})$ | Access time from address |  | 150 |  | 200 |  | 250 |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{S})$ | Access time from chip select (or output enable) low |  | 70 |  | 85 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{W})$ | Access time from write enable high |  | 70 |  | 85 |  | 100 |  | 120 | ns |
| $t_{v}(A)$ | Output data valid after address change | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{S})$ | Output disable time after chip select (or output enable) high |  | 50 |  | 60 |  | 60 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{dis}(\mathrm{W})}$ | Output disable time after write enable low |  | 50 |  | 60 |  | 60 |  | 100 | ns |

read cycle timing**


All timing reference points are 0.8 V and 2.0 V on inputs and 0.6 V and 2.2 V on outputs ( $90 \%$ points). Input rise and fall times equal 10 nanoseconds.

- Write enable ls high for a read cycle.
early write cycle timing

read-write cycle timing

applications data
Early write cycle avoids DO conflicts by controlling the write time with $\overline{\mathrm{S}}$. On the diagram above, the write operation will be controlled by the leading edge of $\bar{S}$, not $\bar{W}$. Data can only be written when both $\bar{S}$ and $\bar{W}$ are low. Either $\bar{S}$ or $\bar{W}$ being high inhibits the write operation. To prevent erroneous data being written into the array, the addresses must be stable during the write cycle as defined by $t_{s u}(A), t_{w}(W)$, and $t_{h}(A)$.
- $4096 \times 1$ Organization
- Single +5 V Supply $( \pm \mathbf{1 0 \%}$ Tolerance)
- High-Density $\mathbf{3 0 0}$-mil ( 7.62 mm ) Packages
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- Fast . . . 4 Performance Ranges:

|  | ACCESS <br> TIME <br> (MAX) | READ OR WRITE <br> CYCLE <br> (MIN) |
| :--- | :---: | :---: |
| TMS 2147H-3 | 35 ns | 35 ns |
| TMS 2147H-4 | 45 ns | 45 ns |
| TMS 2147H-5 | 55 ns | 55 ns |
| TMS 2147H-7 | 70 ns | 70 ns |

- Inputs and Outputs TTL Compatible
- Common I/O Capability
- 3-State Outputs and Chip Enable Control for OR-Tie Capability
- Automatic Chip Enable/Power Down Operation
- Reliable SMOS (Scaled-MOS) N-Channel Technology
- Direct Performance Upgrade for Industry Standard 2147

TMS 2147H
18-PIN PLASTIC AND CERAMIC DUAL-IN-LINE PACKAGES
(TOP VIEW)

| AO $\square 1$ | $\square_{18}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| A1 $\square_{2}$ | 17 | A6 |
| A2 $\square^{2}$ | 16 | A7 |
| A3 4 | 15 | A8 |
| A4 5 | 14 | A9 |
| A5 $\square 6$ | 13 | A10 |
| $Q \square$ | 12 | A11 |
| $\bar{W} \square$ | 11 | $\square$ |
| $v_{\text {SS }} \square 9$ | 10 | $\overline{\mathrm{E}}$ |

18-PIN PLASTIC CHIP CARRIER PACKAGE (TOP VIEW)


PIN NAMES

| A0-A11 | Addresses |
| :--- | :--- |
| $D$ | Data In |
| $\mathbf{Q}$ | Data Out |
| $\bar{E}$ | Chip Enable/Power Down |
| $V_{\text {CC }}$ | +5 V Supply |
| $V_{\text {SS }}$ | Ground |
| $\bar{W}$ | Write Enable |

## description

These high-speed static random-access memories are organized as 4096 words of 1 bit. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Automatic chip enable/power down allows devices to be placed in the reduced-power mode whenever deselected.

All inputs and outputs are fully compatible with Series 74, 74S or 74LS TTL. No pull-up resistors are required. These 4 K static RAM series are manufactured using TI's reliable state-of-the-art SMOS (scaled MOS) N-channel silicon-gate technology to optimize the cost/performance relationship.

The TMS 2147H is offered in 18-pin dual-in-line plastic (NL suffix) and ceramic (JL suffix) packages designed for insertion in mounting-hole rows on $300-\mathrm{mil}(7.62 \mathrm{~mm})$ centers. An 18 -pin plastic chip carrier (FP suffix) is also available. The series is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

addresses (AO-A11)
The 12 address inputs select one of the 4096 storage locations in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series $54 / 74$ TTL with no external pull-up resistors.
chip enable/power down ( $\bar{E}$ )
The chip enable/power down terminal, which can be driven directly by standard TTL circuits, affects the data-in and data-out terminals and the internal functioning of the chip itself. Whenever the chip enable/power down is low (enabled), the device is operational, input and output terminals are enabled, and data can be read or written. When the chip enable/power down terminal is high (disabled), the device is deselected and put into a reduced-power standby mode. Data is retained during standby.
write-enable ( $\bar{W}$ )
The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode. $\bar{W}$ must be high when changing addresses to prevent erroneously writing data into a memory location. The $\bar{W}$ input can be driven directly from standard TTL circuits.

## data-in (D)

Data can be written into a selected device when the write-enable input is low. The data-in terminal can be driven directly from standard TTL circuits.

## data-out (Q)

The three-state output buffer provides direct TTL compatibility. The output is in the high-impedance state when chip enable/power down ( $\bar{E}$ ) is high or whenever a write operation is being performed, facilitating device operation in common I/O systems. Data-out is the same polarity as data-in.


FUNCTION TABLE

| INPUTS |  | OUTPUT <br> 0 | MODE |
| :---: | :---: | :---: | :---: |
| $\stackrel{\rightharpoonup}{E}$ | W |  |  |
| H | X | $\mathrm{Hi}-\mathrm{Z}$ | POWER DOWN |
| L | L | $\mathrm{Hi}-\mathrm{Z}$ | WRITE |
| L | H | DATA OUT | READ |

${ }^{\dagger}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

# TMS 2147H JL, NL, FPL <br> FAST 4096-WORD BY 1-BIT STATIC RAM 

functional block diagram

absolute maximum ratings over operating ambient temperature ${ }^{\dagger}$ range (unless otherwise noted) ${ }^{\ddagger}$

| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) | -1.5 V to 7 V |
| :---: | :---: |
| Input voltage (any input) (see Note 1) | -1.5 V to 7 V |
| Continuous power dissipation | W |
| Operating ambient temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

| PARAMETER | MIN | NOM |
| :--- | :---: | :---: |
| Supply voltage, $V_{C C}$ | 4.5 | 5 |
| Supply voltage, $V_{S S}$ | 5.5 | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 0 | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | 2 | 6 |
| Operating ambient temperature ${ }^{\dagger}, \mathrm{T}_{\mathrm{A}}$ | -18 | 0.8 |

${ }^{\dagger}$ The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$ with the device under test soldered to a $4 \times 6 \times 0.062$-inch ( $102 \times 152 \times 1.6-\mathrm{mm}$ ) double-sided 2-ounce copper-clad circuit board (plating thickness 0.07 mm ).
\# Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods mav affect device reliability. §The algebraic convention, where the more negative limit is designated as minimum, is used in this data sheet for logic voltage levels only. NOTE 1: Voltage values are with respect to the ground terminal.

## TMS 2147H JL, NL, FPL

FAST 4096-WORD BY 1-BIT STATIC RAM
electrical characteristics over recommended operating ambient temperature ${ }^{\dagger}$ range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\ddagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{IOL}^{\prime}=8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| $1 /$ | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ to 5.5 |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| Ioz | Off-state output current | $\underline{E}$ at 2 V , | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 4.5 V . | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC1 }}$ | Standby supply current from $V_{C C}$ | $\bar{E}$ at $V_{1 H}$ |  |  |  | 18 | 30 | mA |
| ${ }^{\prime} \mathrm{CC} 2$ | Operating supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & I_{0}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \\ & \text { (worst case) } \end{aligned}$ |  |  |  | 90 | 120 | mA |
|  |  | $\begin{aligned} & \bar{E} \text { at } V_{1 L} \\ & 10=0 \mathrm{~mA} \\ & T_{A}=70^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  | 100 | mA |
| Ipo | Peak power-on current (see Note 2) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ min, <br> $\bar{E}$ at lower of $V_{C C}$ or $V_{I H}$ min |  |  |  |  | 70 | mA |
| $\mathrm{C}_{i}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$, | $f=1 \mathrm{MHz}$ |  |  |  | 5 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 6 | pF |

## ac test conditions

$\qquad$
Input rise and fall times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns
Input timing reference levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Output timing reference level (2147H-3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Output timing reference high level (2147H-4, -5, -7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 V
Output timing reference, low level (2147H-4, -5, -7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 V
Output loading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Figure 1
timing requirements over recommended supply voltage range and operating ambient temperature ${ }^{\dagger}$ range

| PARAMETER |  | TMS 2147H-3 |  | TMS 2147H-4 |  | TMS 2147H-5 |  | TMS 2147H-7 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {t }} \mathrm{C}$ (rd) | Read cycle time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| ${ }^{t}{ }^{\text {c }}$ (wr) | Write cycle time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| $t_{w}(W)$ | Write pulse width | 20 |  | 25 |  | 25 |  | 40 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{A})$ | Address setup time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{E})$ | Chip enable setup time | 35 |  | 45 |  | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Data setup time | 20 |  | 25 |  | 25 |  | 30 |  | ns |
| th(D) | Data hold time | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $t h(A)$ | Address hold time | 0 |  | 0 |  | 10 |  | 15 |  | ns |
| tAVWH | Address valid to write enable high | 35 |  | 45 |  | 45 |  | 55 |  | ns |

$t$ The ambient temperature conditions assume air moving at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$.
$\neq$ All typical values are at $V_{C C}=5, T_{A}=25^{\circ} \mathrm{C}$.

NOTE 2: IpO exceeds ICC1 maximum during power on. A pull-up resistor to $V_{C C}$ on the $\bar{E}$ input is required to keep the device deselected; otherwise, power-on current approaches ICC2.
switching characteristics over recommended supply voltage range and operating ambient temperature ${ }^{\dagger}$ range

| PARAMETER |  | TEST CONDITIONS | TMS 2147H-3 |  | TMS 2147H-4 |  | TMS 2147H-5 |  | TMS 2147H-7 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{a}(\mathrm{~A})$ | Access time from address |  | $\begin{aligned} & R_{\mathrm{L}}=510 \Omega \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ <br> See Figure 1 |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{E})$ | Access time from chip enable |  |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| $t_{v}(A)$ | Output data valid after address change | 5 |  |  | 5 |  | 5 |  | 5 |  | ns |
| ${ }^{\text {dis }}$ (W) | Output disable time from write enable ${ }^{\ddagger}$ |  |  | 20 |  | 25 |  | 25 |  | 35 | ns |
| $t_{\text {en }}(W)$ | Output enable time from write enable ${ }^{\ddagger}$ | 0 |  |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }} \mathbf{d i s}(E)$ | Output disable time from chip enable ${ }^{\ddagger}$ |  |  | 30 |  | 30 |  | 30 |  | 40 | ns |
| $\operatorname{ten}(\mathrm{E})$ | Output enable time from chip enable ${ }^{\ddagger}$ | 5 |  |  | 5 |  | 10 |  | 10 |  | ns |
| ${ }^{\text {tpwrdn }}$ | Power down time from chip select |  |  | 20 |  | 20 |  | 20 |  | 30 | ns |

${ }^{\dagger}$ The ambient temperature conditions assume air moving at a velocity of $\mathbf{4 0 0} \mathbf{f t} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$.
$\neq$ Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 1 .

## PARAMETER MEASUREMENT INFORMATION


figure 1 - load circuit
read cycle timing
from address

$\bar{W}$ is high, $\bar{E}$ is low.
from chip select

$\bar{W}$ is high, address is valid prior to or simultaneously with the high-to-low transition of $\bar{E}$.

## TMS 2147H JL, NL, FPL FAST 4096-WORD BY 1-BIT STATIC RAM

write cycle timing
controlled by write enable ${ }^{\dagger}$

controlled by chip enable ${ }^{\dagger}$


[^8]
## TYPICAL CHARACTERISTICS


figure 2

figure 4


FIGURE 6


FIGURE 3


FIGURE 5


FIGURE 7
${ }^{\dagger}$ The ambient temperature conditions assume air moving at a velocity of $\mathbf{4 0 0}$ feet per minute.

TMS 2149
18-PIN PLASTIC AND CERAMIC DUAL-IN-LINE PACKAGES
(TOP VIEW)

| A3 1 | $\cup_{18}$ | $\mathrm{V}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| A2 2 | 17 | 成 |
| ${ }^{1} 1{ }^{3}$ | 16 | A4 |
| A0 4 | 15 | A5 |
| A9 5 | 14 | 万oi |
| A7 6 | 13 | DQ2 |
| A6 7 | 12 | D03 |
| ड $\square^{8}$ | 11 | -04 |
| $\mathrm{v}_{\mathrm{SS}} \mathrm{C}_{9}$ | 10 | $\bar{W}$ |

18-PIN PLASTIC CHIP CARRIER PACKAGE (TOP VIEW)


PIN NAMES

| AO - A9 | Addresses |
| :--- | :--- |
| DQ | Data In/Data Out |
| $\bar{S}$ | Chip Select |
| $V_{\text {CC }}$ | +5 V Supply |
| VSS | Ground |
| $\bar{W}$ | Write Enable |

## description

These high-speed static random-access memories are organized as 1024 words of four bits each. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements.

All inputs and outputs are fully compatible with Series $74,74 \mathrm{~S}$, or 74 LS TTL. No pull-up resistors are required. These 4K static RAM series are manufactured using TI's reliable state-of-the-art SMOS (scaled MOS) N-channel silicon-gate technology to optimize the cost/performance relationship.

The TMS 2149 is offered in 18 -pin dual-in-line plastic (NL suffix) and ceramic (JL suffix) packages designed for insertion in mounting-hole rows on $300-\mathrm{mil}(7.62-\mathrm{mm}$ ) centers. An 18 -pin plastic chip carrier (FP suffix) package is also available. The series is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## TMS 2149 JL, NL, FPL

FAST 1024-WORD BY 4-BIT STATIC RAM

## operation

## addresses (A0-A9)

The 10 address inputs select one of the 10244 -bit words in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

## chip-select ( $\overline{\mathbf{S}}$ )

The chip-select terminal, which can be driven directly by standard TTL circuits, affects the data-in/data-out (DQ) terminals and the internal functioning of the chip itself. Whenever the chip-select terminal is low (enabled), the device is operational. DQ terminals function as data-in or data-out depending on the level of the write enable terminal. When the chip-select terminal is high (disabled), the device is deselected, data-in is inhibited and data-out is in the floating or high impedance state.

## write enable ( $\bar{W}$ )

The read or write mode is selected through the write enable terminal. If chip-select is low (enabled), a logic high on write enable selects the read mode and activates data-out on the DQ terminals. A logic low on write enable selects the write mode and accepts data-in from the DQ terminals. $\bar{W}$ or $\bar{S}$ must be high when changing addresses to prevent erroneously writing data into a memory location.

## data-in/data-out (DQ1-DO4)

The DQ terminals can be driven directly from standard TTL circuits. The DQ terminals are in the high impedance state when chip-select $(\overline{\mathrm{S}})$ is high. Data-out is the same polarity as data-in.

## logic symbol $\dagger$



FUNCTION TABLE

| $\vec{W}$ | $\bar{S}$ | DQ1-DQ4 | MODE |
| :---: | :---: | :---: | :---: |
| L | L | VALID DATA | WRITE |
| $H$ | L | DATA OUTPUT | READ |
| $\mathbf{X}$ | H | HI-Z | DEVICE DISABLED |

[^9]
# TMS 2149 JL, NL, FPL FAST 1024-WORD BY 4-BIT STATIC RAM 

## functional block diagram


absolute maximum ratings over operating ambient temperature ${ }^{\dagger}$ range (unless otherwise noted) $\ddagger$
Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) ..... -1.5 V to 7 V
Input voltage (any input) (see Note 1) ..... -1.5 V to 7 V
Continuous power dissipation ..... 1 W
Operating ambient temperature range ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$Storage temperature range$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

[^10]recommended operating conditions

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ | 4.5 | 5 | 5.5 | V |
| Supply voltage, VSS |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2 |  | 6 | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | $-1^{\ddagger}$ |  | 0.8 | V |
| Operating ambient temperature ${ }^{\text {T, }} \mathrm{TA}_{\text {A }}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating ambient temperature ${ }^{\dagger}$ range (unless otherwise ${ }^{3}$ noted)

| PARAMETER |  | TEST CONDITIONS |  | min | TYP§ | max | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 |  |  | v |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $1{ }^{1} \mathrm{OL}=8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{v}$ |  |  | 0.4 | v |
| 1 | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ to 5.5 |  |  |  | 10 | $\mu \mathrm{A}$ |
| 102 | Off-state output current | $\overline{\text { Sat } 2 \mathrm{~V} \text {, }}$ | $\mathrm{V}_{\mathrm{O}}=0.2 \mathrm{~V}$ to $4.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC} 2$ | Operating supply current from Vcc | $\begin{aligned} & \bar{S} \text { at } V_{\text {IL }} \\ & 10=0 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { (worst case) } \end{aligned}$ |  |  | 90 | 120 | mA |
|  |  | $\begin{aligned} & \bar{s}_{\text {at }} V_{I L}, \\ & I_{0}=0 \mathrm{~mA}, \\ & T_{A}=70^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  |  | 100 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 5 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | pF |

\footnotetext{
${ }^{\dagger}$ The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$ with the device under test soldered to a $4 \times 6 \times 0.062$-inch ( $102 \times 152 \times 1.6-\mathrm{mm}$ ) double-sided 2 -ounce copper-clad circuit board (plating thickness 0.07 mm ).
\# The algebralc convention, where the more negative limit is designated as minimum, is used in this data sheet for logic voltage levels only.
$\S_{\text {All typical values are at }} \mathrm{V}_{\mathrm{CC}}=5, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
ac test conditions


TMS 2149 JL, NL, FPL
FAST 1024-WORD BY 4-BIT STATIC RAM
timing requirements over recommended supply voltage range and operating ambient temperature ${ }^{\dagger}$ range

|  | PARAMETER | TMS 2149-3 |  | TMS 2149-4 |  | TMS 2149-5 |  | TMS 2149-7 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {t }}$ ( rd ) | Read cycle time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| ${ }_{\text {t }}^{\text {c }}$ (wr) | Write cycle time | 35 |  | 45 |  | 55 |  | 70 |  | ns |
| $t_{\text {w }}(\mathrm{W})$ | Write pulse width | 30 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{A})$ | Address setup time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{S})$ | Chip select setup time | 30 |  | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {su }}$ (D) | Data setup time | 20 |  | 20 |  | 20 |  | 25 |  | ns |
| $t_{h}(\mathrm{D})$ | Data hold time | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| th(A) | Address hold time | 0 |  | 5 |  | 5 |  | 5 |  | ns |
| tAVWH | Address valid to write enable high | 35 |  | 40 |  | 50 |  | 65 |  | ns |

switching characteristics over recommended supply voltage range and operating ambient temperature ${ }^{\dagger}$ range

| PARAMETER |  | TEST CONDITIONS | TMS 2149-3 | TMS 2149-4 | TMS 2149.5 | TMS 2149-7 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX | MIN MAX | MIN MAX |  |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{A})$ | Access time from address |  | $\begin{aligned} & R_{L}=480 \Omega, \\ & C_{L}=30 \mathrm{pF}, \\ & \text { See Figure } 1 \end{aligned}$ | 35 | 45 | 55 | 70 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{S})$ | Access time from chip select | 15 |  | 20 | 25 | 30 | ns |
| $t_{v}(A)$ | Output data valid after address change | 5 |  | 5 | 5 | 5 | ns |
| ${ }^{\text {d }}$ dis $(W)$ | Output disable time from write enable ${ }^{\ddagger}$ | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =480 \Omega, \\ \mathrm{C}_{\mathrm{L}} & =5 \mathrm{pF}, \end{aligned}$ <br> See Figure 2 | 10 | 10 | 20 | 25 | ns |
| ten(W) | Output enable time from write enable ${ }^{\ddagger}$ |  | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{S})$ | Output disable time from chip select ${ }^{\ddagger}$ |  | 10 | 10 | 15 | 15 | ns |
| $\mathrm{t}_{\mathrm{en}}(\mathrm{S})$ | Output enable time from chip select ${ }^{\ddagger}$ |  | 5 | 5 | 5 | 5 | ns |

${ }^{\dagger}$ The ambient temperature conditions assume air moving at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$.
${ }^{\ddagger}$ Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not $100 \%$ tested.

## PARAMETER MEASUREMENT INFORMATION



FIGURE 1 - LOAD CIRCUIT


FIGURE 2 - LOAD CIRCUIT

## AC CHARACTERISTICS

read cycle timing
from address

$\bar{W}$ is high, $\bar{S}$ is low.
from chip select

$\bar{W}$ is high.

## AC CHARACTERISTICS

write cycle timing
controlled by write enable ${ }^{\dagger}$

controlled by chip select ${ }^{\dagger}$

${ }^{\dagger} \overline{\mathrm{S}}$ or $\overline{\mathrm{W}}$ must be high during address transitions
NOTE: If $\bar{S}$ goes high simultaneously with $\bar{W}$ going high, the output remains in the high-impedance state.

- Fast Address to Match Valid Delay - Four Speed Ranges: $45 \mathrm{~ns}, 55 \mathrm{~ns}, 70 \mathrm{~ns}, 90 \mathrm{~ns}$
- $512 \times 9$ Internal RAM
- 300-Mil 24-Pin Ceramic DIP
- Max Power Dissipation: 660 mW
- On-Chip Parity Generation and Checking
- Parity Error Output/Force Parity Error Input
- On-Chip Address/Data Comparator
- Asynchronous, Single-Cycle Reset
- Easily Expandable
- Fully Static, TTL Compatible
- Reliable SMOS (Scaled NMOS) Technology

J PACKAGE
(TOP VIEW)

| RESET ${ }^{1}$ | $\cup_{24} \mathrm{P}^{\text {bcc }}$ |
| :---: | :---: |
| ${ }^{\text {A5 }}{ }^{\text {a }}$ | 23.11 |
| $\mathrm{A}_{4} \mathrm{Cl}^{3}$ | 22.10 |
| $\mathrm{A}^{4} \mathrm{C}_{4}$ | 21.48 |
| A2 ${ }^{\text {a }}$ | 20 A7 |
| D3 ${ }^{\text {¢ }}$ | 19 A6 |
| -0С7 | 18 D5 |
| D1-8 | 17 D4 |
| D2 ${ }^{\text {co }}$ | 16 D7 |
| w ${ }^{\text {w }} 10$ | 15 D6 |
| PEC11 | 14 match |
| vss[12 | 13] ${ }^{\text {s }}$ |

## description

The 8-bit-slice cache address comparator consists of a high-speed $512 \times 9$ static RAM array, parity generator, and parity checker, and 9 -bit high-speed comparator. It is fabricated using N -channel silicon gate technology for high speed and simple interface with MOS and bipolar TTL circuits. The cache address comparator is easily cascadable for wider tag addresses or deeper tag memories. Significant reductions in cache memory component count, board area, and power dissipation can be achieved with this device.

When $\overline{\mathrm{S}}$ is low and $\overline{\mathrm{W}}$ is high, the cache address comparator compares the contents of the memory location addressed by AO-A8 with the data on DO-D7 plus generated parity. An equality is indicated by a high level on the MATCH output. A low-level output from $\overline{P E}$ signifies a parity error in the internal RAM data. $\overline{P E}$ is an $N$-channel open-drain output for easy OR-tieing. During a write cycle ( $\bar{S}$ and $\bar{W}$ low), data on DO-D7 plus generated even parity are written in the 9 -bit memory location addressed by AO-A8. Also during write, a parity error may be forced by holding PE low.

A $\overline{\operatorname{RESET}}$ input is provided for initialization. When $\overline{\operatorname{RESET}}$ goes low, all $512 \times 9$ RAM locations will be cleared and the MATCH output will be forced high.
The cache address comparator operates from a single +5 V supply and is offered in a 24 -pin 300 -mil CERPAK. The device is fully TTL compatible and is guaranteed to operate from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## MATCH OUTPUT DESCRIPTION

$$
\begin{aligned}
& \text { MATCH }=V_{O H} \text { if: } \quad[A O-A 8]=\text { DO-D7 + parity, } \\
& \text { or: } \quad \text { लिESET }=V_{I L} \text {. } \\
& \text { or: } \quad \overline{\mathbf{S}}=\mathrm{V}_{\mathrm{IH}} \text {, } \\
& \text { or: } \quad \bar{W}=V_{I L} \\
& \text { MATCH }=V_{O L} \text { if: } \quad[A O-A 8] \neq D O-D 7+\text { parity }, \\
& \text { with } \overline{\text { RESET }}=\mathrm{V}_{1 \mathrm{H}} \text {, } \\
& \bar{s}=V_{I L} \text {, and } \bar{W}=V_{I H}
\end{aligned}
$$

FUNCTION TABLE

| OUTPUT |  | FUNCTION <br> DESCRIPTION |
| :---: | :---: | :---: |
| MATCH | $\overline{\text { PE }}$ |  |
| L | L | Not Equal |
| L | H | Undefined Error |
| H | L | Equal |
| H | H |  |

[^11]Texas Instruments<br>INCORPORATED

## TMS 2150 JL CACHE ADDRESS COMPARATOR

## functional block diagram (positive logic)



## PIN FUNCTION

AO-A8, Address Inputs
DO-D7, Data Inputs

RESET, Input
$\overline{\mathbf{S}}$, Chip Select Input
$\bar{W}$, Write Control Input
$\overline{P E}$, Parity Error Input/Output

MATCH, Output

VSS
VCC

DESCRIPTION
Address 1 of 512-by-9-bit random-access memory locations.
Compared with memory location addressed by AO-A8 when $\bar{W}=V_{I H}$ and $\overline{\mathrm{S}}=\mathrm{V}_{\mathrm{IL}}$. Provides input data to RAM when $\bar{W}=V_{I L}$ and $\overline{\mathrm{S}}=\mathrm{V}_{\mathrm{IL}}$.

Asynchronously clears entire RAM array and forces MATCH high when $\overline{\text { RESET }}=V_{I L}$ and $\bar{W}=V_{I H}$.
Enables device when $\overline{\mathrm{S}}=\mathrm{V}_{\mathrm{IL}}$. Deselects device and forces MATCH high when $\overline{\mathrm{S}}=\mathrm{V}_{\mathrm{IH}}$.
Writes DO-D7 + generated parity into RAM and forces MATCH high when $\bar{W}=V_{I L}$ with $\bar{S}=V_{\text {IL }}$. Places selected device in compare mode if $\bar{W}=V_{I H}$.
During write cycles $\overline{\mathrm{PE}}$ can force a parity error into the 9 -bit location specified by $A O-A 8$ when $\overline{P E}=V_{I L}$. For compare cycles, $\overline{\overline{P E}}=V_{O L}$ indicates a parity error in the stored data. $\overline{P E}$ is an open-drain output so an external pull-up resistor is required.
When MATCH $=\mathrm{V}_{\mathrm{OH}}$ during a compare cycle, DO-D7 + parity equal the contents of the 9 -bit memory location addressed by AO-A8.

Circuit GND potential.
+5 V circuit power supply.

## TMS 2150 JL

CACHE ADDRESS COMPARATOR
absolute maximum ratings over operating free-air temperature range (unless otherwise specified)


NOTE1: All voltage values are with respect to $\mathrm{V}_{\text {SS }}$.
recommended operating conditions

| PARAMETER | MIN | NOM | MAX |
| :--- | ---: | ---: | ---: |
| UNIT |  |  |  |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5 | 5.5 |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2 | V |  |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ (See Note 2) | $\mathbf{6}$ | V |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | -1 | 0.8 | V |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left.\mathrm{VOH}_{\mathrm{OH}} \mathrm{M}\right)$ | MATCH high-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$, | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{M})}$ | MATCH low-level output voltage | $\mathrm{IOL}^{\prime}=4 \mathrm{~mA}$, | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {OL }}(\mathrm{PE})$ | $\overline{\text { PE }}$ low-level output voltage | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$, | $V_{C C}=4.5 \mathrm{~V}$ |  |  | 0.4 | V |
| 11 | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ to 5.5 |  |  |  | 10 | $\mu \mathrm{A}$ |
| $1 \mathrm{OL}(\mathrm{PE})$ | $\overline{P E}$ output sink current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$, | $V_{C C}=4.5 \mathrm{~V}$ | 12 |  |  | mA |
| Ios | Short-circuit MATCH output current | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ |  |  | -150 | mA |
| ${ }^{\text {I CC1 }}$ | Supply current (operative) | $\overline{\text { RESET }}=\mathrm{V}_{1} \mathrm{H}$ |  |  | 85 | 120 | mA |
| ${ }^{\text {I CC2 }}$ | Supply current (reset) | RESET $=\mathrm{V}_{\text {IL }}$ |  |  | 110 | 140 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $V_{1}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 5 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, | $f=1 \mathrm{MHz}$ |  |  | 6 | pF |

## ac test conditions



TMS 2150 JL CACHE ADDRESS COMPARATOR
switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| PARAMETER |  | TMS 2150-4 |  | TMS 2150-5 |  | TMS 2150.7 |  | TMS 2150-9 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{a}(\mathrm{~A})$ | Access time from address to MATCH |  | 45 |  | 55 |  | 70 |  | 90 | ns |
| ${ }^{t} a(A-P)$ | Access time from address to $\overline{P E}$ |  | 55 |  | 65 |  | 80 |  | 90 | ns |
| ${ }^{\text {ta }}$ (S) | Access time from $\overline{\mathrm{S}}$ to MATCH |  | 25 |  | 35 |  | 45 |  | 60 | ns |
| ${ }^{t} \mathrm{p}(\mathrm{D})$ | Propagation time, data inputs to MATCH |  | 35 |  | 45 |  | 55 |  | 70 | ns |
| ${ }^{t} \mathrm{p}(\mathrm{R}-\mathrm{MH})$ | Propagation time, $\overline{\text { RESET }}$ low to MATCH high |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| ${ }^{t} \mathrm{p}(\mathrm{S}-\mathrm{MH})$ | Propagation time, $\overline{\mathrm{S}}$ high to MATCH high |  | 30 |  | 40 |  | 50 |  | 60 | ns |
| ${ }^{t} \mathrm{p}(\mathrm{W}-\mathrm{MH})$ | Propagation time, $\bar{W}$ low to MATCH high |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $t_{p}(\mathrm{~W}-\mathrm{PH})$ | Propagation time, $\bar{W}$ low to $\overline{\text { PE high }}$ |  | 25 |  | 35 |  | 45 |  | 55 | ns |
| $t_{v}(A)$ | MATCH valid time after change of address | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $t_{v}(A-P)$ | $\overline{\text { PE }}$ valid time after change of address | 15 |  | 15 |  | 15 |  | 15 |  | ns |

timing requirements over recommended ranges of supply voltage and operating free-air temperature

| PARAMETER |  | TMS 2150-4 |  | TMS 2150-5 |  | TMS 2150-7 |  | TMS 2150-9 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {c }}$ ( ${ }^{\text {W }}$ ) | Write cycle time | 45 |  | 55 |  | 70 |  | 90 |  | ns |
| ${ }^{\text {t }}$ ( rd) | Read cycle time | 45 |  | 55 |  | 70 |  | 90 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{RL}$ ) | Pulse duration, RESETT low | 35 |  | 45 |  | 55 |  | 55 |  | ns |
| ${ }^{\text {w }}$ (WL) | Pulse duration, $\bar{W}$ low | 25 |  | 35 |  | 45 |  | 55 |  | ns |
| ${ }^{t} \mathrm{su}(\mathrm{A})$ | Address setup time before $\bar{W}$ low | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Data setup time before $\bar{W}$ high | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| $t_{\text {su }}(\mathrm{P})$ | $\overline{\mathrm{PE}}$ setup time before $\bar{W}$ high | 25 |  | 30 |  | 35 |  | 40 |  | ns |
| ${ }^{\text {t }}$ u (S) | Chip select setup time before $\bar{W}$ high | 25 |  | 35 |  | 45 |  | 50 |  | ns |
| $t_{\text {su }}(\mathrm{RH})$ | $\overline{\text { RESET }}$ inactive setup time before first tag cycle | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{h}(\mathrm{~A})$ | Address hold time after $\bar{W}$ high | 0 |  | 5 |  | 10 |  | 15 |  | ns |
| th(D) | Data hold time after $\bar{W}$ high | 5 |  | 10 |  | 20 |  | 25 |  | ns |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{P})$ | $\overline{P E}$ hold time after $\bar{W}$ high | 0 |  | 5 |  | 10 |  | 15 |  | ns |
| th(S) | Chip select hold time after $\bar{W}$ high | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {t }}$ AVWH | Address valid to write enable | 45 |  | 50 |  | 60 |  | 75 |  | ns |

## TMS 2150 JL <br> CACHE ADDRESS COMPARATOR

## PARAMETER MEASUREMENT INFORMATION



FIGURE 1A- PE OUTPUT LOAD CIRCUIT


FIGURE 1B - MATCH OUTPUT LOAD CIRCUIT
compare cycle timing


NOTE: Input pulse levels are 0 V and 3 V , with rise and fall times of 5 ns . The timing reference levels on the input pulses are 0.8 V and 2.0 V . The timing reference level for output pulses is 1.5 V . See Figures 1 A and 1 B for output loading.
write cycle timing

reset cycle timing


NOTE: Input pulse levels are 0 V and 3 V , with rise and fall times of 5 ns . The timing reference levels on the input pulses are 0.8 V and 2.0 V . The timing reference level for output pulses is 1.5 V . See Figures 1 A and 1 B for output loading.

16K X 1 Organization

- Single +5 V Supply ( $\pm 10 \%$ Tolerance)
- High-Density $\mathbf{3 0 0}$-mil ( 7.62 mm ) Packages
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- 3 Fast Performance Ranges:

|  | ACCESS |  |
| :---: | :---: | :---: |
|  | READ OR WRITE <br> (MAX) | CYCLE <br> (MIN) |
|  | 45 ns | 45 ns |
| TMS 2167-4 | 55 ns | 55 ns |
| TMS 2167-5 | 70 ns | 70 ns |

- Inputs and Outputs TTL Compatible
- Common I/O Capability
- 3-State Outputs and Chip-Enable Control for OR-Tie Capability
- Automatic Chip-Enable/Power-Down Operation
- Reliable SMOS (Scaled-MOS) N-Channel Technology

TMS 2167
20-PIN PLASTIC AND CERAMIC
DUAL-IN-LINE PACKAGES
(TOP VIEW)


## description

These high-speed static random-access memories are organized as 16,384 words by 1 bit. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Automatic chip-enable/power-down allows devices to be placed in the reduced-power mode whenever deselected.

All inputs and outputs are fully compatible with Series $74,74 \mathrm{~S}$ or 74 LS TTL. No pull-up resistors are required. These 16 K static RAM series are manufactured using TI's reliable state-of-the-art SMOS (scaled MOS) N-channel silicon-gate technology to optimize the cost/performance relationship.

The TMS 2167 is offered in 20-pin dual-in-line plastic (NL suffix) and ceramic (JL suffix) packages designed for insertion in mounting-hole rows on $300-\mathrm{mil}(7.62 \mathrm{~mm})$ centers. The series is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

addresses (A0-A13)
The 14 address inputs select one of the 16,384 storage locations in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.
chip-enable/power-down ( $\bar{E}$ )
The chip-enable/power-down terminal, which can be driven directly by standard TTL circuits, affects the data-in and data-out terminals and the internal functioning of the chip itself. When the chip-enable/power-down terminal is low (enabled), the device is operational, input and output terminals are enabled, and data can be read or written. When the chip-enable/power-down terminal is high (disabled), the device is deselected and put into a reduced power standby mode. Data is retained during standby.
write-enable ( $\bar{W}$ )
The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode. $\bar{W}$ must be high when changing addresses to prevent erroneously writing data into a memory location. The $\bar{W}$ input can be driven directly from standard TTL circuits.
data-in (D)
Data can be written into a selected device when the write-enable input is low. The data-in terminal can be driven directly from standard TTL circuits.
data-out ( Q )
The three-state output buffer provides direct TTL compatibility. The output is in the high-impedance state when chip-enable/power-down ( $\vec{E}$ ) is high or whenever a write operation is being performed, facilitating device operation in common I/O systems. Data-out is the same polarity as data-in.
logic symbolt

function table

| INPUTS |  | OUTPUT <br> 0 | MODE |
| :---: | :---: | :---: | :---: |
| $\bar{E}$ | W |  |  |
| H | X | Hi-Z | POWER DOWN |
| L | L | $\mathrm{Hi}-\mathrm{Z}$ | WRITE |
| L | H | DATA OUT | READ |

[^12]functional block diagram

absolute maximum ratings over operating ambient temperature ${ }^{\dagger}$ range (unless otherwise noted) ${ }^{\ddagger}$

| Supply voltage, VCC (see Note 1) | -1.5 V to 7 V |
| :---: | :---: |
| Input voltage (any input) (see Note 1) | -1.5 V to 7 V |
| Continuous power dissipation | 1 W |
| Operating ambient temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ | 4.5 | 5 | 5.5 | $V$ |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{1} \mathrm{H}$ | 2 |  | 6 | $V$ |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | -1 |  | 0.8 | $\checkmark$ |
| Operating ambient temperature ${ }^{\dagger}, \mathrm{T}_{\text {A }}$ | 0 |  | 70 | C |

[^13]
# TMS 2167 JL, TMS 2167 NL FAST 16,384-WORD BY 1-BIT STATIC RAM 

electrical characteristics over recommended operating ambient temperature ${ }^{\dagger}$ range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {1 }}$ | MAX | $\frac{\text { UNIT }}{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.4 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{I}^{\mathrm{OL}}=8 \mathrm{~mA}$, | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| II | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ to 5.5 |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| Ioz | Off-state output current | $\bar{E}$ at 2 V , | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 4.5 V | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ${ }^{\text {' CC1 }}$ | Standby supply current from $V_{C C}$ | $\bar{E}_{\text {at }} V_{\text {IH }}$ |  |  |  | 9 | 20 | mA |
| ${ }^{\text {ICC2 }}$ | Operating supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & \bar{E} \text { at } V_{I L} \\ & I^{\prime}=0 \mathrm{~mA}, T_{A}=0^{\circ} \mathrm{C} \\ & \text { (worst case) } \end{aligned}$ |  |  |  | 70 | 120 | mA |
|  |  | $\begin{aligned} & \bar{E} \text { at } V_{I L} \\ & I_{O}=0 \mathrm{~mA} \\ & T_{A}=70^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  | 90 | mA |
| Ipo | Peak power-on current (see Note 2) | $V_{C C}=G N D$ to $V_{C C} \min$, <br> $\overline{\mathrm{E}}$ at lower of $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{IH}} \mathrm{min}$ |  |  |  |  | 70 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$, | $f=1 \mathrm{MHz}$ |  |  |  | 5 | pF |
| $\mathrm{C}_{\mathrm{O}}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 6 | pF |

ac test conditions

| Input pulse levels | GND to 3 V |
| :---: | :---: |
| Input rise and fall times | 5 ns |
| Input timing reference levels | 1.5 V |
| Output timing reference, high level ( $2167-4,-5,-7)$ | 2 V |
| Output timing reference, low level ( $2167-4,-5,-7)$ | 0.8 V |
| Output loading | See Figure 1 |

timing requirements over recommended supply voltage range and operating ambient temperature ${ }^{\dagger}$ range

| PARAMETER |  | TMS 2167-4 |  | TMS 2167-5 |  | TMS 2167-7 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{c}(\mathrm{rd})}$ | Read cycle time | 45 |  | 55 |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{wr})$ | Write cycle time | 45 |  | 55 |  | 70 |  | ns |
| ${ }^{\text {w }}$ (W) | Write pulse width | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{A})$ | Address setup time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{E})$ | Chip-enable setup time | 30 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\text {su (D) }}$ | Data setup time | 15 |  | 15 |  | 25 |  | ns |
| $t_{\text {h }}(\mathrm{D})$ | Data hold time | 5 |  | 5 |  | 5 |  | ns |
| $t_{h}(\mathrm{~A})$ | Address hold time | 0 |  | 5 |  | 5 |  | ns |
| taVWH | Address valid to write enable high | 35 |  | 45 |  | 55 |  | ns |

${ }^{\dagger}$ The ambient temperature conditions assume air moving at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min}$.).
${ }^{\ddagger}$ All typical values are at $V_{C C}=5, T_{A}=25^{\circ} \mathrm{C}$.
NOTE 2: IPO exceeds ICC1 maximum during power on. A pull-up resistor to $V_{C C}$ on the $\bar{E}$ input is required to keep the device deselected; otherwise, poweron current approaches ICC2
switching characteristics over recommended supply voltage range and operating ambient temperature $\ddagger$ range

| PARAMETER |  | TEST CONDITIONS | TMS 2167-4 | TMS 2167-5 | TMS 2167-7 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX | MIN MAX |  |
| $t a(A)$ | Access time from address |  | $\begin{aligned} & R_{\mathrm{L}}=510 \mathrm{Q}, \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \end{aligned}$ <br> See Figure 1 | 45 | 55 | 70 | ns |
| $t_{\text {a }}(\mathrm{E})$ | Access time from chip enable | 45 |  | 55 | 70 | ns |
| $t_{v}(A)$ | Output data valid after address change | 5 |  | 5 | 5 | ns |
| ${ }^{\text {dis }}$ (W) | Output disable time from write enable ${ }^{\ddagger}$ | 20 |  | 25 | 25 | ns |
| $t_{e n}(W)$ | Output enable time from write enable ${ }^{\ddagger}$ | 5 |  | 5 | 5 | ns |
| ${ }^{\text {d }}$ dis(E) | Output disable time from chip enable ${ }^{\ddagger}$ | 20 |  | 25 | 25 | ns |
| $t_{\text {en }}(E)$ | Output enable time from chip enable ${ }^{\ddagger}$ | 5 |  | 5 | 5 | ns |
| ${ }^{\text {tpwrdn }}$ | Power down time from chip enable | 20 |  | 20 | 30 | ns |

[^14]
## PARAMETER MEASUREMENT INFORMATION



FIGURE 1 - LoAd CIRCUIT

## TMS 2167 JL, TMS 2167 NL FAST 16,384-WORD BY 1-BIT STATIC RAM

read cycle timing

## from address


$\bar{W}$ is high, $\bar{E}$ is low.
from chip enable

$\bar{W}$ is high, address is valid prior to or simultaneously with the high-to-low transition of $\bar{E}$.
write cycle timing
controlled by write enable ${ }^{\dagger}$

controlled by chip enable ${ }^{\dagger}$

$\dagger \bar{E}$ or $\bar{W}$ must be high during address transitions.
NOTE: If $\bar{E}$ goes high simultaneously with $\bar{W}$ going high, the output remains in the high-impedance state.

- $4096 \times 4$ Organization
- Single +5 V Supply ( $\pm 10 \%$ Tolerance)
- High-Density $\mathbf{3 0 0}$ mil ( 7.62 mm) Packages
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- Fast . . . 3 Performance Ranges:
$\left.\begin{array}{ccc} & \text { ADDRESS } \\ & \text { RECESS } \\ & \text { TIME } & \text { WRITE } \\ \text { (MAX) } & \text { CYCLE } \\ \text { (MIN) }\end{array}\right\}$
- Inputs and Outputs TTL Compatible
- Automatic Chip-Enable/Power-Down Operation
- 3-State Outputs
- Reliable SMOS (Scaled-MOS) N-Channel Technology
- Industry Standard 4K X 4 Pinout


## description

These static random-access memories are organized as 4096 words of four bits each. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Automatic chip enable/power down allows devices to be placed in the reduced-power mode whenever deselected.
All inputs and outputs are fully compatible with Series 74, 74S, or 74LS TTL. No pull-up resistors are required. These 16 K static RAM series are manufactured using TI's reliable state-of-art SMOS (scaled MOS) N-channel silicon gate technology to optimize the cost/performance relationship.

The TMS 2168 is offered in 20-pin dual-in-line plastic (NL suffix) and ceramic (JL suffix) packages designed for insertion in mounting-hole rows on 300 -mil ( 7.62 mm ) centers. The series is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

addresses (AO-A11)
The 12 address inputs select one of the 40964 -bit words in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pullup resistors.

POST OFFICE BOX 225012 - DALLAS, TEXAS 75265

| PIN NAMES |  |
| :--- | :--- |
| AO-A11 | Addresses |
| DQ | Data In/Data Out |
| $\bar{E}$ | Chip Enable/Power Down |
| $V_{\text {CC }}$ | +5 V Supply |
| $V_{\text {SS }}$ | Ground |
| W | Write Enable |

TMS 2168<br>20-PIN PLASTIC AND CERAMIC dUAL-IN-LINE PACKAGES (TOP VIEW)

| ${ }^{\text {A7 }} 1$ | $\mathrm{U}_{20}$ | $\mathrm{V}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| A6 2 | 19 | A8 |
| A5 ${ }^{3}$ | 18 | A9 |
| A4 4 | 17 | A10 |
| AO 5 | 16 | A11 |
| A1-6 | 15 | D01 |
| A2 $\square^{-7}$ | 14 | D02 |
| A3-8 | 13 | ] DO |
| E-9 | 12 | D04 |
| $\mathrm{v}_{\mathrm{SS}} \mathrm{l}_{10}$ | $0 \quad 11$ | ] $\bar{w}$ |

logic symbol ${ }^{\dagger}$

$\dagger$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

## 4096 X 4 Orgarization

- Single +5 V Supply $( \pm 10 \%$ Tolerance)
- High-Density 300 mil ( 7.62 mm) Packages
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- Fast . . . 3 Performance Ranges:

|  | ADDRESS | CS | READ OR |
| :---: | :---: | :---: | :---: |
|  | ACCESS | ACCESS | WRITE |
|  | TIME | TIME | CYCLE |
|  | (MAX) | (MAX) | (MIN) |
| TMS 2169-4 | 45 ns | 25 ns | 45 ns |
| TMS 2169-5 | 55 ns | 30 ns | 55 ns |
| TMS 2169-7 | 70 ns | 35 ns | 70 ns |

- Inputs and Outputs TTL Compatible
- Common I/O
- 3-State Outputs
- Reliable SNiOS (Scaled-MOS) N-Channel Technology
- Industry Standard 4K X 4 Pinout


## description

These high-speed static random-access memories are organized as 4096 words of four bits each. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements.

All inputs and outputs are fully compatible with Series 74, 74S, or 74LS TTL. No pull-up resistors are required. These 16 K static RAM series are manufactured using TI's reliable state-of-art SMOS (scaled MOS) N-channel silicon gate technology to optimize the cost/performance relationship.
The TMS 2169 is offered in 20 -pin dual-in-line plastic (NL suffix) and ceramic (JL suffix) packages designed for insertion in mounting-hole rows on $300-\mathrm{mil}(7.62 \mathrm{~mm})$ centers. The series is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

addresses (AO-A11)
The 12 address inputs select one of the 40964 -bit words in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pullup resistors.

## chip-select ( $\overline{\mathbf{S}}$ )

The chip-select terminal, which can be driven directly by standard TTL circuits, affects the data-in/data-out (DQ) terminals and the internal functioning of the chip itself. Whenever the chip-select terminal is low (enabled), the device is operational. DQ terminals function as data-in or data-out depending on the level of the write enable terminal. When the chip-select terminal is high (disabled), the device is deselected, data-in is inhibited and data-out is in the floating or high impedance state.

Texas instruments
logic symbol ${ }^{\dagger}$

${ }^{\dagger}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

- 2K X 8 Organization, Common I/O
- Single +5 V Supply
- Fully Static Operation (No Clocks, No Refresh)
- JEDEC Standard Pinout
- 24-Pin 600 Mil ( 15.2 mm ) Package Configuration
- Plug-in Compatible with 16K 5 V EPROMs
- 8-Bit Output for Use in MicroprocessorBased Systems
- 3-State Outputs with $\overline{\mathbf{S}}$ for OR-ties
- $\bar{G}$ Eliminates Need for External Bus Buffers
- All Inputs and Outputs Fully TTL Compatible
- Fanout to Series 74, Series 74S or Series 74LS TTL Loads
- N-Channel Silicon-Gate Technology
- Power Dissipation Under 385 mW Max
- Guaranteed dc Noise Immunity of 400 mV with Standard TTL Loads
- 4 Performance Ranges:


## ACCESS TIME (MAX)

TMS 4016-12
120 ns
TMS 4016-15
150 ns
TMS 4016-20
200 ns
TMS 4016-25
250 ns

TMS 4016
24-PIN PLASTIC
DUAL-IN-LINE PACKAGE
(TOP VIEW)

| A7 ${ }^{1}$ | $\mathrm{U}_{24} \mathrm{l}^{\text {ccc }}$ |
| :---: | :---: |
| ${ }^{\text {a }}$ [ 2 | ${ }^{23}$ - ${ }^{\text {A8 }}$ |
| A5 ${ }^{\text {a }}$ | 22.1 a9 |
| A4 ${ }^{4}$ | 21 WW |
| A3 ${ }^{5}$ | 20 |
| A2 ${ }^{\text {a }}$ | 19 A10 |
| A1 ${ }^{\text {a }}$ | 18 ¢ $\bar{s}$ |
| Aо[] | 17 Dos |
| D01[9 | 16 Da7 |
| 002[10 | 15-Da6 |
| D03口11 | 14 Dos |
| $\mathrm{vss}^{\text {[12 }}$ | 13 D04 |

## description

The TMS 4016 static random-access memory is organized as 2048 words of 8 bits each. Fabricated using proven N -channel, silicon-gate MOS technology, the TMS 4016 operates at high speeds and draws less power per bit than 4 K static RAMs. It is fully compatible with Series 74, 74S, or 74LS TTL. Its static design means that no refresh clocking circuitry is needed and timing requirements are simplified. Access time is equal to cycle time. A chip select control is provided for controlling the flow of data-in and data-out and an output enable function is included in order to eliminate the need for external bus buffers.

Of special importance is that the TMS 4016 static RAM has the same standardized pinout as Tl's compatible EPROM family. This, along with other compatible features, makes the TMS 4016 plug-in compatible with the TMS 2516 (or other 16 K 5 V EPROMs). Minimal, if any modifications are needed. This allows the microprocessor system designer complete flexibility in partitioning his memory board between read/write and non-volatile storage.

The TMS 4016 is offered in the plastic (NL suffix) 24-pin dual-in-line package designed for insertion in mounting hole rows on $600-\mathrm{mil}(15.2 \mathrm{~mm})$ centers. It is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

See page 253 for explanation of TMS 4016-16K 5 V EPROM compatibility.

## operation

addresses (A0-A10)
The eleven address inputs select one of the 20488 -bit words in the RAM. The address-inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.
output enable ( $\overline{\mathrm{G}}$ )
The output enable terminal, which can be driven directly from standard TTL circuits, affects only the data-out terminals. When output enable is at a logic high level, the output terminals are disabled to the high-impedance state. Output enable provides greater output control flexibility, simplifying data bus design.

## chip select (S)

The chip-select terminal, which can be driven directly from standard TTL circuits, affects the data-in/data-out terminals. When chip select and output enable are at a logic low level, the D/Q terminals are enabled. When chip select is high, the $D / Q$ terminals are in the floating or high-impedance state and the input is inhibited.

## write enable ( $\bar{W}$ )

The read or write mode is selected through the write enable terminal. A logic high selects the read mode; a logic low selects the write mode. $\bar{W}$ must be high when changing addresses to prevent erroneously writing data into a memory location. The $\bar{W}$ input can be driven directly from standard TTL circuits.

## data-in/data-out (DQ1-DO8)

Data can be written into a selected device when the write enable input is low. The $\mathrm{D} / \mathrm{Q}$ terminal can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fan-out of one Series 74 TTL gate, one Series 74S TTL gate, or five Series 74LS TTL gates. The D/Q terminals are in the high impedance state when chip select $(\overline{\mathrm{S}})$ is high, output enable $(\overline{\mathrm{G}})$ is high, or whenever a write operation is being performed. Data-out is the same polarity as data-in.

## logic symbol ${ }^{\dagger}$



[^15]absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*


NOTE 1: Voltage values are with respect to the $\mathrm{V}_{\mathrm{SS}}$ terminal.

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

| PARAMETER | MIN | NOM |
| :--- | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | MAX | UNIT |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ | 4.5 | 5 |
| High-level input voltage, $\mathrm{V}_{1 \mathrm{H}}$ | 5.5 | V |
| Low-level input voltage, $\mathrm{V}_{1 \mathrm{~L}}$ (algebraic limits) | 0 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 2 | 5.5 |

## TMS 4016 NL

## 2048-WORD BY 8-BIT STATIC RAM

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP ${ }^{\dagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | High level voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$, | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ |  |  | 0.4 | V |
| $1 /$ | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ to 5.5 |  |  |  | 10 | $\mu \mathrm{A}$ |
| Ioz | Off-state output current | $\begin{aligned} & \bar{S} \text { or } \bar{G} \text { at } 2 \mathrm{Vo} \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5 . \end{aligned}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CC }}$ | Supply current from $\mathrm{V}_{\text {CC }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \text { (wors } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, |  | 40 | 70 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 12 | pF |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | TMS 4016.12 |  | TMS 4016-15 |  | TMS 4016-20 |  | TMS 4016-25 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{rd})$ | Read cycle time | 120 |  | 150 |  | 200 |  | 250 |  | ns |
| ${ }^{t} \mathrm{c}(\mathrm{wr})$ | Write cycle time | 120 |  | 150 |  | 200 |  | 250 |  | ns |
| $t_{w}(W)$ | Write pulse width | 60 |  | 80 |  | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{A})$ | Address setup time | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{S})$ | Chip select setup time | 60 |  | 80 |  | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Data setup time | 50 |  | 60 |  | 80 |  | 100 |  | ns |
| th(A) | Address hold time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| ${ }^{\text {th}}$ ( D$)$ | Data hold time | 5 |  | 10 |  | 10 |  | 10 |  | ns |

switching characteristics over recommended voltage range, $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ with output loading of Figure 1 (see notes 2, 3)

| PARAMETER |  | TMS 4016-12 |  | TMS 4016-15 |  | TMS 4016-20 |  | TMS 4016-25 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN. | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{A})$ | Access time from address |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{S})$ | Access time from chip select low |  | 60 |  | 75 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{G})$ | Access time from output enable low |  | 50 |  | 60 |  | 80 |  | 100 | ns |
| $t_{v}(\mathrm{~A})$ | Output data valid after address change | 10 |  | 15 |  | 15 |  | 15 |  | ns |
| ${ }^{\text {dis }}$ (S) | Output disable time after chip select high |  | 40 |  | 50 |  | 60 |  | 80 | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{G})$ | Output disable time after output enable high |  | 40 |  | 50 |  | 60 |  | 80 | ns |
| ${ }^{\text {t }}$ dis(W) | Output disable time after write enable low |  | 50 |  | 60 |  | 60 |  | 80 | ns |
| $t_{\text {en }}(\mathrm{S})$ | Output enable time after chip select low | 5 |  | 5 |  | 10 |  | 10 |  | ns |
| $t_{\text {en }}(G)$ | Output enable time after output enable low | 5 |  | 5 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{en}}(\mathrm{W})$ | Output enable time after write enable high | 5 |  | 5 |  | 10 |  | 10 |  | ns |

NOTES: 2. $C_{L}=100 \mathrm{pF}$ for all measurements except $\mathrm{t}_{\mathrm{d}}$ is
$C_{L}=5 \mathrm{pF}$ for $\mathrm{t}_{\text {dis }}$.
3. $\mathbf{t}_{\mathrm{dis}}$ and $\mathrm{t}_{\mathrm{e}}$ parameters are sampled and not $\mathbf{1 0 0 \%}$ tested.

## TMS 4016 NL 2048-WORD BY 8-BIT STATIC RAM

timing waveform of read cycle (see note 4)


All timing reference points are 0.8 V and 2.0 V on inputs and 0.6 V and 2.2 V on outputs ( $90 \%$ points). Input rise and fall times equal 10 ns .

NOTE 4: $\bar{W}$ is high for Read Cycle.


FIGURE 1 - OUTPUT LOAD

## 2048-WORD BY 8-BIT STATIC RAM

## timing waveform of write cycle no. 1 (see note 5)


timing waveform of write cycle no. 2 (see notes 5, 10)


All timing reference points are 0.8 V and 2.0 V on inputs and 0.6 V and 2.2 V on outputs $(90 \%$ points). Input rise and fall times equal 10 nanoseconds.
NOTES: 5. $\bar{w}$ must be high during all address transitions.
6. A write occurs during the overlap of a low $\overline{\mathrm{S}}$ and a low $\overline{\mathrm{W}}$.
7. $t_{h}(A)$ is measured from the earlier of $\bar{S}$ or $\bar{W}$ going high to the end of the write cycle.
8. During this period, $1 / O$ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
9. If the $\overline{\mathrm{S}}$ low transition occurs simultaneously with the $\overline{\mathrm{W}}$ low transitions or after the $\overline{\mathrm{W}}$ transition, output remains in a high impedance state.
10. $\bar{G}$ is continuously low ( $\bar{G}=V_{I L}$ ).
11. If $\overline{\mathrm{S}}$ is low during this period, $\mathrm{I} / \mathrm{O}$ pins are in the output state. Data input signals of opposite phase to the outputs must not be applied.
12. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
13. If the $\bar{S}$ low transition occurs before the $\bar{W}$ low transition, then the data input signals of opposite phase to the outputs must not be applied for the duration of $\mathrm{t}_{\mathrm{dis}}(\mathrm{W})$ after the $\bar{W}$ low transition.

- Single +5 V Supply ( $\pm 10 \%$ Tolerance)
- High Density $300-\mathrm{mil}(7.62 \mathrm{~mm}$ ) 18-Pin Package
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- 4 Performance Ranges:

|  | ACCESS READ OR WRITE |  |
| :--- | :---: | :--- |
|  | TIME | CYCLE |
|  | (MAX) | (MIN) |
| TMS 4044-12, TMS 40L44-12 | 120 ns | 120 ns |
| TMS 4044-20, TMS 40L44-20 | 200 ns | 200 ns |
| TMS 4044-25, TMS 40L44-25 | 250 ns | 250 ns |
| TMS 4044-45, TMS 40L44-45 | 450 ns | 450 ns |

- $400-\mathrm{mV}$ Guranteed DC Noise Immunity with Standard TTL Loads - No Pull-Up Resistors Required
- Common I/O Capability
- 3-State Outputs and Chip Select Control for OR-Tie Capability
- Fan-Out to 2 Series 74, 1 Series 74S, or 8 Series 74LS TTL Loads
- Low Power Dissipation

| MAX | MAX |
| :---: | :---: |
| (OPERATING) | (STANDBY) |
| 303 mW | 84 mW |
| 220 mW | 60 mW |

303 mW 60 mW

## description

This series of static random-access memories is organized as 4096 words of 1 bit. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Because this series is fully static, chip select may be tied low to further simplify system timing. Output data is always available during a read cycle.

All inputs and outputs are fully compatible with Series 74,74 S or 74 LS TTL. No pull-up resistors are required. This 4 K Static RAM series is manufactured using TI 's reliable N -channel silicon-gate technology to optimize the cost/performance relationship. All versions are characterized to retain data at $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}$ to reduce power dissipation.
The TMS 4044/40L44 series is offered in the 18 -pin dual-in-line plastic (NL suffix) packages designed for insertion in mounting-hole rows on $300 \cdot \mathrm{mil}(7.62 \mathrm{~mm})$ centers. The series is guaranteed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

addresses (A0-A11)
The twelve address inputs select one of the 4096 storage locations in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.
chip select ( $\overline{\mathbf{S}}$ )
The chip-select terminal, which can be driven directly from standard TTL circuits, affects the data-in and data-out terminals. When chip select is at a logic low level, both terminals are enabled. When chip select is high, data-in is inhibited and data-out is in the floating or high-impedance state.
write enable ( $\bar{W}$ )
The read or write mode is selected through the write enable terminal. A logic high selects the read mode; a logic low selects the write mode. $\bar{W}$ must be high when changing addresses to prevent erroneously writing data into a memory location. The $\bar{W}$ input can be driven directly from standard TTL circuits.
data-in (D)
Data can be written into a selected device when the write enable input is low. The data-in terminal can be driven directly from standard TTL circuits.

## data-out ( Q )

The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates, one Series 74S TTL gate, or eight Series 74LS TTL gates. The output is in the high-impedance state when chip select ( $\overline{\mathrm{S}}$ ) is high or whenever a write operation is being performed, facilitating device operation in common I/O systems. Data-out is the same polarity as data-in.

## standby operation

The standby mode, which will retain data while reducing power consumption, is attained by recuding the $V_{\text {CC }}$ supply from 5 volts to 2.4 volts. When reducing supply voltage during the standby mode, $\overline{\mathrm{S}}$ and $\bar{W}$ must be high to retain data. The $V_{\text {CC }}$ transition rate should not exceed $26 \mathrm{mV} / \mathrm{ms}$. During standby operation, data can not be read or written into the memory. When resuming normal operation, five cycle times must be allowed after normal supplies are returned for the memory to resume steady state operating conditions.

## TMS 4044 NL; TMS $40 L 44$ NL 4096-WORD BY 1-BIT STATIC RAMS

logic symbol ${ }^{\dagger}$


| INPUTS |  | OUTPUT |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{S}}$ | $\bar{W}$ | $\mathbf{Q}$ | MODE |
| H | X | $\mathrm{HI}-\mathrm{Z}$ |  |
| L | L | HI-Z | WRITE |
| L | $H$ | DATA OUT | READ |

${ }^{t}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.
absolute maximum ratings over operating free-air temperature (unless otherwise noted)*


NOTE 1: Voltage values are with respect to the ground terminal.

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

| PARAMETER |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | TMS 4044-12 TMS 40L44-12 | Operating | 4.5 | 5 | 5.5 | V |
|  |  | Standby | 2.4 |  | 5.5 |  |
|  | $\begin{aligned} & \hline \text { TMS 4044-20 } \\ & \text { TMS 40L44-20 } \\ & \hline \end{aligned}$ | Operating | 4.5 |  | 5.5 |  |
|  |  | Standby | 2.4 |  | 5.5 |  |
|  | $\begin{aligned} & \text { TMS 4044-25 } \\ & \text { TMS 40L44-25 } \\ & \text { TMS 40L44-45 } \end{aligned}$ | Operating | 4.5 |  | 5.5 |  |
|  |  | Standby | 2.4 |  | 5.5 |  |
|  | TMS 4044-45 | Operating | 4.5 |  | 5.5 |  |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  |  |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{1 \mathrm{H}}$ |  |  | 2 |  | 5.5 | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ (see Note 2) |  |  | -1 |  | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ |  |  | 0 |  | 70 | C |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
electrical characteristics over recommended operating free-air temperature ranges (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\ddagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High level voltage | $1 \mathrm{OH}=-1.0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level voltage | ${ }^{1} \mathrm{OL}=3.2 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| $1 /$ | Input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ to 5.5 V |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {I OZ }}$ | Off-state output current | $\begin{aligned} & \overline{\mathrm{S}} \text { at } 2 \mathrm{~V} \text { or } \\ & \overrightarrow{\mathrm{W}} \text { at } 0.8 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to 5.5 V |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC}$ | Supply current from VCC | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { (worst case) } \end{aligned}$ | TMS 40L44 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |  | 25 | 40 | mA |
|  |  |  |  | $\mathrm{V}_{C C}=2.4 \mathrm{~V}$ |  | 15 | 25 |  |
|  |  |  | TMS 4044-12 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |  | 50 | 55 |  |
|  |  |  | TMS 4044-25 | $V_{C C}=2.4 \mathrm{~V}$ |  | 25 | 35 |  |
|  |  |  | TMS 4044-45 | $V_{C C}=\mathrm{MAX}$ |  | 50 | 55 |  |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\begin{aligned} & V_{1}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ |  |  |  |  | 8 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\begin{aligned} & V_{O}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ |  |  |  |  | 8 | pF |

${ }^{\ddagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended supply voltage range, $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} 1$ Series 74 TTL load, $C_{L}=100 \mathrm{pF}$

| PARAMETER |  | TMS 4044-12 <br> TMS 40L44-12 |  | $\begin{aligned} & \text { TMS 4044-20 } \\ & \text { TMS 40L44-20 } \end{aligned}$ |  | TMS 4044-25 TMS 40L44-25 |  | TMS 4044.45 TMS 40L44-45 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {c }}$ ( rd) | Read cycle time | 120 |  | 200 |  | 250 |  | 450 |  | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{wr})$ | Write cycle time | 120 |  | 200 |  | 250 |  | 450 |  | ns |
| $t_{v}(w)$ | Address valid to end of write | 110 |  | 180 |  | 230 |  | 230 |  | ns |
| $t_{w}(W)$ | Write pulse width | 60 |  | 60 |  | 75 |  | 200 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{A})$ | Address set up time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{S})$ | Chip select set up time | 60 |  | 60 |  | 75 |  | 200 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Data set up time | 50 |  | 60 |  | 75 |  | 200 |  | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{D})$ | Data hold time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{h}(\mathrm{~A})$ | Address hold time | 0 |  | 0 |  | 0 |  | 0 |  | ns |

TMS 4044 NL; TMS $40 L 44$ NL 4096-WORD BY 1-BIT STATIC RAMS
switching characteristics over recommended voltage range, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} 1$ Series 74 TTL load, $C_{L}=100 \mathrm{pF}$

| PARAMETER |  | TMS 4044-12 <br> TMS 40L44-12 |  | $\begin{aligned} & \text { TMS 4044-20 } \\ & \text { TMS 40L44-20 } \end{aligned}$ |  | TMS 4044-25 TMS 40L44-25 |  | TMS 4044-45 TMS 40L44-45 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{A})$ | Access time from address |  | 120 |  | 200 |  | 250 |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{S})$ | Access time from chip select low |  | 70 |  | 70 |  | 100 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{W})$ | Access time from write enable high |  | 70 |  | 70 |  | 100 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{v}}(\mathrm{A})$ | Output data valid after address change | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{S})$ | Output disable time after chip select high |  | 50 |  | 60 |  | 60 |  | 80 | ns |
| ${ }^{\text {dis }}$ (W) | Output disable time after write enable low |  | 50 |  | 60 |  | 60 |  | 80 | ns |

read cycle timing **


All timing reference points are 0.8 V and 2.0 V on inputs and 0.6 V and 2.2 V on outputs ( $90 \%$ points). Input rise and fall times $=10 \mathrm{~ns}$.

* *Write enable is high for a read cycle.


## TMS 4044 NL; TMS $40 L 44$ NL

4096-WORD BY 1-BIT STATIC RAMS
 output, ${ }^{\mathrm{V}_{\mathrm{OH}}} \mathrm{V}_{\mathrm{OL}}$ $\qquad$
read-write cycle timing


## EPROM <br> Data Sheets

- Organization . . . $2048 \times 8$
- Single +5V Power Supply
- Pin Compatible with Existing ROMs and EPROMs (16K, 32K, and 64K)
- JEDEC Standard Pinout
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time
- TMS 2516-25 . . . 250 ns
- TMS 2516-35 . . . 350 ns
- TMS 2516-45 . . 450 ns
- 8-Bit Output for Use in Microprocessor-Based Systems
- N-Channel Silicon-Gate Technology
- 3-State Output Buffers
- Low Power
- Active . . . 285 mW Typical
- Standby . . . 50 mW Typical
- Guaranteed DC Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required



## description

The TMS 2516 series are 16,384 -bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using N -channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS 2516 is plug-in compatible with the TMS 401616 K static RAM. It is offered in a dual-in-line cerpak package ( JL suffix) rated for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

Since these EPROMs operate from a single +5 V supply (in the read mode), they are ideal for use in microprocessor systems. One other ( +25 V ) supply is needed for programming but all programming signals are TTL level, requiring a single $50-\mathrm{ms}$ pulse. For programming outside of the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 100 seconds.

## operation

| FUNCTION (PINS) | MODE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read | Output Disable | Power Down | Start <br> Programming | Inhibit Programming | Program Verification |
| $\begin{aligned} & \text { PD/PGM } \\ & (18) \end{aligned}$ | VIL | Don't Care | $V_{1 H}$ | Pulsed VIL <br> to $V_{I H}$ | $V_{\text {IL }}$ | VIL |
| $\overline{\mathrm{CS}}$ <br> (20) | VIL | $\mathrm{V}_{\text {IH }}$ | Don't <br> Care | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | VIL |
| VPP <br> (21) | +5V | +5V | +5 V | +25V | +25 V | $\begin{gathered} +25 \mathrm{~V} \\ (\mathrm{or}+5 \mathrm{~V}) \end{gathered}$ |
| $\begin{aligned} & V_{C C} \\ & (24) \end{aligned}$ | +5V | +5V | +5 V | +5 V | +5 V | +5 V |
| $\begin{aligned} & Q \\ & (9 \text { to } 11, \\ & 13 \text { to } 17) \end{aligned}$ | Q | HI-Z | HI-Z | D | HI-Z | Q |

## read/output disable

When the outputs of two or more TMS 2516's are connected to the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. The device whose output is to be read should have a low-level TTL signal applied to the $\overline{C S}$ and PD/PGM pins. All other devices in the circuit should have their outputs disabled by applying high-level signals to these same pins. PD/PGM can be left low, but it may be advantageous to power down the device during output disable. Output data is accessed at pins 01 through Q8. On the TMS 2516-45 data can be accessed in 450 ns and access time from $\overline{\mathrm{CS}}$ is 150 ns . On the TMS 2516-35 and TMS 2516-25 data can be accessed in 350 and 250 (respectively) and access time from $\overline{\mathrm{CS}}$ is 120 ns . These access times assume that the addresses are stable.

## power down

Active power dissipation can be cut by $80 \%$ by applying a high TTL signal to the PD/PGM pin. In this mode all outputs are in a high-impedance state.

## erasure

Before programming, the TMS 2516 is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light having a wavelength of 253.7 nm ( 2537 angstroms). The recommended minimum exposure dose (UV intensity times exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 12 -milliwatt per-squarecentimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the " 1 " state (assuming a high-level output corresponds to logic " 1 ").

## start programming

After erasure (all bits in logic " 1 " state), logic " 0 ' $s$ " are programmed into the desired locations. A " 0 " can be erased only by ultraviolet light. The programming mode is achieved when $V_{P P}$ is 25 V and $\overline{\mathrm{CS}}$ is at $\mathrm{V}_{1 H}$. Data is presented in parallel ( 8 bits) on pins $\mathbf{Q 1}$ through $\mathbf{0 8}$. Once addresses and data are stable, a 50 -millisecond TTL high-level pulse should be applied to the PGM pin at each address location to be programmed. Maximum pulse width is 55 milliseconds. Locations can be programmed in any order. Several TMS 2516's can be programmed simultaneously when the devices are connected in parallel.

# TMS 2516-25 JL, TMS 2516-35 JL AND TMS 2516-45 JL 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES 

## inhibit programming

When two or more devices are connected in parallel, data can be programmed into all devices or only chosen devices. TMS 2516 's not intended to be programmed (i.e., inhibited) should have a low level applied to the PD/PGM pin and a high-level applied to the CS pin

## program verification

A verification is done to see if the device was programmed correctly. A verification can be done at any time. It can be done on each location immediately after that location is programmed. To do a verification, VPp may be kept at +25 V .

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*


NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, $\mathrm{V}_{\mathrm{SS}}$ (substrate).

[^16]
## TMS 2516-25 JL, TMS 2516-35 JL AND TMS 2516-45 JL 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

recommended operating conditions

| PARAMETER | TMS 2516-25 |  |  | TMS 2516-35 |  |  | TMS 2516-45 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 2) | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | V |
| Supply voltage, VPP (see Note 3) | VCC |  |  | $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\mathrm{V}_{\mathrm{Cc}}$ |  |  | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ | 0 |  |  | 0 |  |  | 0 |  |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | 2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | 2 |  | $\mathrm{VCC}+1$ | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | -0.1 |  | 0.8 | -0.1 |  | 0.8 | -0.1 |  | 0.8 | V |
| Read cycle time, $\mathrm{t}_{\mathrm{c}}(\mathrm{rd})$ | 250 |  |  | 350 |  |  | 450 |  |  | ns |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | 0 |  | 70 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 2. $V_{C C}$ must be applied before or at the same time as $V_{P P}$ and removed after or at the same time as $V_{P P}$. The device must not be inserted into or removed from the board when $V_{P P}$ or $V_{C C}$ is applied.
3. $V_{P P}$ can be connected to $V_{C C}$ directly (except in the program mode). $V_{C C}$ supply current in this case would be $I_{C C}+I_{P P}$. During programming, $V_{P P}$ must be maintained at $25 \mathrm{~V}( \pm 1 \mathrm{~V})$.
electrical characteristics over full ranges of recommended operating conditions

| PARAMETER |  | TEST CONDITIONS | MIN | TYP ${ }^{+}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage* | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage* | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| 11 | Input current (leakage) | $\mathrm{V}_{1}=0 \mathrm{~V}$ to 5.25 V |  |  | 10 | $\mu \mathrm{A}$ |
| 10 | Output current (leakage) | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ to 5.25 V |  |  | 10 | $\mu \mathrm{A}$ |
| IPP1 | Vpp supply current | $\mathrm{VPP}=5.25 \mathrm{~V}, \quad \mathrm{PD} / \mathrm{PGM}=\mathrm{V}_{1} \mathrm{~L}$ |  |  | 6 | mA |
| 1PP2 | VPP supply current (during program pulse) | PD/PGM $=\mathrm{V}_{\text {IH }}$ |  |  | 30 | mA |
| ICC1 | $V_{\text {CC }}$ supply current (standby) | $\mathrm{PD} / \mathrm{PGM}=\mathrm{V}_{\mathbf{I H}}$ |  | 10 | 25 | mA |
| ICC2 | $\mathrm{V}_{\mathrm{CC}}$ supply current (active) | $\overrightarrow{C S}=P D / P G M=V_{I L}$ |  | 57 | 100 | mA |

${ }^{\dagger}$ Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage.
*All AC and DC measurements are made at $10 \%$ and $90 \%$ points. with a $50 \%$ pattern.
capacitance over recommended supply voltage and operating free-air temperature ranges, $\mathrm{f}=1 \mathrm{MHz}$ *

| PARAMETER | TEST CONDITIONS | TYP $\dagger$ | MAX |
| :---: | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{i}}$ UNIT |  |  |  |
| $\mathrm{C}_{0}$ Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 4 | 6 |

${ }^{\dagger}$ All typical values are $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltage
*Capacitive measurements are made on sample basis only

## TMS 2516-25 JL, TMS 2516-35 JL AND TMS 2516-45 JL 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

switching characteristics over full ranges of recommended operating conditions (see Note 4)

| PARAMETER | TEST CONDITIONS (SEE NOTES 4 AND 5) | TMS 2516-25 MIN TYP ${ }^{\dagger}$ MAX | $\begin{aligned} & \text { TMS } 2516-35 \\ & \text { MIN TYP }{ }^{\dagger} \text { MAX } \end{aligned}$ | $\begin{aligned} & \text { TMS } 2516-45 \\ & \text { MIN TYP }{ }^{\dagger} \text { MAX } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{a}(A)$ Access time from address | $\begin{gathered} C_{L}=100 \mathrm{pF} \\ 1 \text { Series } 74 \mathrm{TTL} \text { load, } \end{gathered}$ | $230 \quad 250$ | $250 \quad 350$ | 280450 | ns |
| $\mathrm{t}_{\text {a (CS }}$ ( Access time from chip select |  | 120 | 120 | 150 | ns |
| $\mathrm{ta}_{\mathrm{a}(P R)}$ Access time from PD/PGM |  | $230 \quad 250$ | $250 \quad 350$ | $280 \quad 450$ | ns |
| Output data valid after <br> $t_{v}(A)$ address change |  | 0 | 0 | 0 | ns |
| Output disable time from chip $\mathrm{t}_{\text {dis }}(\mathrm{CS})$ select during read only ${ }^{\ddagger}$ |  | $0 \quad 100$ | 0100 | $0 \quad 100$ | ns |
| Output disable time from chip ${ }^{t_{\text {dis }}(C S)}$ select during program and program verify ${ }^{\ddagger}$ |  | 120 | 120 | 120 | ns |
| Output disable time ${ }^{t_{d i s}(P R)}$ from PD/PGM ${ }^{\ddagger}$ |  | 0100 | $0 \quad 100$ | 100 | ns |

${ }^{\dagger}$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
$\ddagger$ Value calculated from 0.5 volt delta to measured output level.
recommended timing requirements for programming $T_{A}=25^{\circ} \mathrm{C}$ (see Note 4)

|  | PARAMETER | MIN | TYP ${ }^{+}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{PR})$ | Pulse width, program pulse | 45 | 50 | 55 | ms |
| ${ }^{t_{r}(P R)}$ | Rise time, program pulse | 5 |  |  | ns |
| $t_{f}(\mathrm{PR})$ | Fall time, program pulse | 5 |  |  | ns |
| ${ }^{\text {t }}$ su(A) | Address setup time | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {su }}$ (CS) | Chip-select setup time | 2 |  |  | $\mu \mathrm{s}$ |
| ${ }_{\text {tsu }}(\mathrm{D})$ | Data setup time | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {su }}(\mathrm{VPP})$ | Setup time from VPP | 0 |  |  | ns |
| $t_{h}(A)$ | Address hold time | 2 |  |  | $\mu \mathrm{s}$ |
| th(CS) | Chip-select hold time | 2 |  |  | $\mu \mathrm{s}$ |
| th(D) | Data hold time | 2 |  |  | $\mu \mathrm{s}$ |

${ }^{\dagger}$ Typical values are at nominal voltages.
NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.65 V to $2.2 \vee$ and $V_{P P}=25 \vee \pm 1 \mathrm{~V}$ during programming. All AC and DC measurements are made at $10 \%$ and $90 \%$ points with a $50 \%$ pattern.
5. Common test conditions apply for $t_{\text {dis }}$ except during programming. For $\left.t_{a}(A), t_{a(C S}\right)$, and $t_{d i s}, P D / P G M=\overline{C S}=V_{I L}$.

## PARAMETER MEASUREMENT INFORMATION



FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT

## TMS 2516-25 JL, TMS 2516-35 JL AND TMS 2516-45 JL 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

read cycle timing

standby mode


NOTE: $\overline{\mathrm{CS}}$ must be in low state during Active Mode, "Don't Care" otherwise.
${ }^{\dagger}{ }^{t_{a}(P R)}$ referenced to PD/PGM or the address, whichever occurs last.

All timing reference points in this data sheet (inputs and outputs) are $90 \%$ points. 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES


## TMS 2516-25 JL, TMS 2516-35 JL AND TMS 2516-45 JL 16,384-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

typical device characteristics (read mode)
TMS 2516-45
TMS 2516-35
TMS 2516-25
ICC CURRENT
vs
TEMPERATURE


TMS 2516-45
TMS 2516-35
TMS 2516-25
ACCESS TIME
vs
TEMPERATURE


- Organization . . . $4096 \times 8$
- Single +5 V Power Supply
- Pin Compatible with Existing ROMs and EPROMs ( $8 \mathrm{~K}, 16 \mathrm{~K}, 32 \mathrm{~K}$, and 64 K )
- JEDEC Standard Pinout
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time:

| TMS 2532-30 | 300 ns |
| :--- | :--- |
| TMS 2532-35 | 350 ns |
| TMS 2532-45 | 450 ns |
| TMS 25L32-45 | 450 ns |

- 8-Bit Output for Use in MicroprocessorBased Systems
- N-Channel Silicon-Gate Technology
- 3-State Output Buffers
- 40\% Lower Power

TMS 25L32 . . 500 mW Max Active TMS 2532 . . 840 mW Max Active

- Guaranteed DC Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required



## description

The TMS 2532 series (TMS 2532-30 JL, TMS 2532-35 JL, TMS 2532-45 JL, and TMS 25L32-45 JL) are 32,768-bit, ultraviolet-light-erasable, electrically programmable read-only memories. These devices are fabricated using N -channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS 2532 series are plug-in compatible with the TMS 473232 K ROM. The devices are offered in a dual-in-line ceramic package (JL suffix) rated for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

Since these EPROMs operate from a single +5 V supply (in the read mode), they are ideal for use in microprocessor systems. One other ( +25 V ) supply is needed for programming but all programming signals are TTL level, requiring a single 50 ms pulse. For programming outside of the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. Total programming time for all bits is 200 seconds.

TMS 2532-30 JL, TMS 2532-35 JL, TMS 2532-45 JL, TMS 25L32-45 JL 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

## operation

| FUNCTION (PINS) | MODE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read | Output Disable | Power Down | Start Programming | Inhibit Programming |
| $\begin{gathered} \hline \text { PD/PGM } \\ (20) \\ \hline \end{gathered}$ | VIL | V IH | V IH | $\begin{aligned} & \text { Pulsed } V_{1 H} \\ & \text { to } V_{1 L} \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ |
| $\begin{aligned} & \hline \text { VPp } \\ & (21) \\ & \hline \end{aligned}$ | +5V | +5V | +5V | +25 V | +25 V |
| $\begin{aligned} & V_{C c} \\ & (24) \end{aligned}$ | +5V | $+5 \mathrm{~V}$ | +5V | +5V | +5V |
| $\begin{aligned} & Q \\ & \text { (9 to } 11 \text {, } \\ & 13 \text { to } 17 \text { ) } \end{aligned}$ | Q | HI-Z | HI.Z | D | HI-Z |

## read/output disable

When the outputs of two or more TMS 2532's are connected on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. The device whose output is to be read should have a low-level TTL signal applied to the PD/ $\overline{\mathrm{PGM}}$ Pin. All other devices in the circuit should have their outputs disabled by applying a high-level signal to this pin. Output data is accessed at pins Q1 through Q8. Data can be accessed in $450 \mathrm{~ns}=\mathrm{t}_{\mathrm{a}}(\mathrm{A})$.

## power down

Active power dissipation can be cut by over $70 \%$ by applying a high TTL signal to the PD/PGM pin. In this mode all outputs are in a high-impedance state.

## erasure

Before programming, the TMS 2532 is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light having a wavelength of 253.7 nm ( 2537 angstroms). The recommended minimum exposure dose (UV intensity times exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the " 1 " state (assuming high-level output corresponds to logic " 1 ").

## start programming

After erasure (all bits in logic " 1 " state), logic " 0 ' $s$ " are programmed into the desired locations. A " 0 " can be erased only by ultraviolet light. The programming mode is achieved when VPP is 25 V . Data is presented in parallel ( 8 bits) on pins Q1 through 08. Once addresses and data are stable, a 50 -millisecond TTL low-level pulse should be applied to the $\overline{\text { PGM }}$ pin at each address location to be programmed. Maximum pulse width is 55 -milliseconds. Locations can be programmed in any order. Several TMS 2532's can be programmed simultaneously when the devices are connected in parallel.
inhibit programming
When two or more devices are connected in parallel, data can be programmed into all devices or only chosen devices. Any TMS 2532's not intended to be programmed should have a high level applied to PD/ $\overline{\mathrm{PGM}}$.

## program verification

The TMS 2532 program verification is simply the read operation, which can be performed as soon as VPP returns to +5 V ending the program cycle.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) | -0.3 to 6 V |
| :---: | :---: |
| Supply voltage, VPP (see Note 1) | -0.3 to 28 V |
| All input voltages (see Note 1) | -0.3 to 6 V |
| Output voltage (operating with respect to $\mathrm{V}_{\mathrm{SS}}$ ) | -0.3 to 6 V |
| Operating free-air temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $5^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, $\mathrm{V}_{\mathrm{SS}}$ (substrate).
"Stresses beyond those llisted under Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## TMS 2532-30 JL, TMS 2532-35 JL, TMS 2532-45 JL, TMS 25L32-45 JL 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

## recommended operating conditions

|  |  | S 253 | -45 |  |  | $\begin{aligned} & 32-30 \\ & 32-35 \\ & 32-45 \\ & \hline \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Supply voltage, VCC (see Note 2) | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | V |
| Supply voltage, VPP (see Note 3) |  | VCC |  |  | VCC |  | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | 2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | -0.1 |  | 0.65 | -0.1 |  | 0.8 | V |
| Read cycle time, $\mathrm{t}_{\mathrm{c}}(\mathrm{rd})$ | 450 |  |  | 450 |  |  | ns |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES 2. $V_{\text {CC }}$ must be applied before or at the same time as $V_{P P}$ and removed after or at the same time as $V_{P P}$. The device must not be inserted into or removed from the board when $V_{P P}$ is applied.
3. $\mathrm{V}_{\mathrm{PP}}$ can be connected to $\mathrm{V}_{\mathrm{CC}}$ directly (except in the program mode). $\mathrm{V}_{\mathrm{CC}}$ supply current in this case would be $\mathrm{I}_{\mathrm{CC}}+\mathrm{I}_{\mathrm{Pp}}$. During programming, $\mathrm{V}_{\mathrm{PP}}$ must be maintained at $25 \mathrm{~V}( \pm 1 \mathrm{~V})$.
electrical characteristics over full ranges of recommended operating conditions

| PARAMETER |  | TEST CONDITIONS | TMS 2532-30TMS 2532-35TMS 2532-45 |  |  | TMS 25L32-45 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage* |  | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage* | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 |  |  | 0.45 | V |
| 1 | Input current (leakage) | $\mathrm{V}_{1}=0 \mathrm{~V}$ or 5.25 V |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Io | Output current (leakage) | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ or 5.25 V |  |  | $\pm 10$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IPP1 | VPP supply current | $\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}$, $\mathrm{PD} / \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IL }}$ |  |  | 12 |  |  | 12 | mA |
| IPP2 | VPP supply current (during program pulse) | $P D / \overline{P G M}=V_{\text {IL }}$ |  |  | 30 |  |  | 30 | mA |
| ${ }^{\text {I CC1 }}$ | $V_{C C}$ supply current (standby) | $\mathrm{PD} / \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IH }}$ |  | 10 | 25 |  | 10 | 25 | mA |
| ICC2 | $V_{C C}$ supply current (active) | $\mathrm{PD} / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}}$ |  | 80 | 160 |  | 65 | 95 | mA |

*AC and DC measurements are made at $10 \%$ and $90 \%$ points using a $50 \%$ pattern.
capacitance over recommended supply voltage and operating free-air temperature ranges, $f=1 \mathbf{M H z} \ddagger$

| PARAMETER |  | TEST CONDITIONS | TYP ${ }^{\text { }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 4 | 6 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 8 | 12 | pF |

[^17]
## TMS 2532-30 JL, TMS 2532-35 JL, TMS 2532-45 JL, TMS 25L32-45 JL 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

switching characteristics over full ranges of recommended operating conditions (see note 4)

| PARAMETER |  | TEST CONDITIONS (See Notes 4 \& 5) | TMS 2532-30 | TMS 2532-35 | TMS 25L32-45 TMS 2532-45 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN TYP ${ }^{\dagger}$ MAX | MIN TYP ${ }^{\dagger}$ MAX | MIN TYP ${ }^{\dagger}$ MAX |  |
| $t_{a}(A)$ | Access time from address |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ 1 \text { Series } 74 \\ \mathrm{TTL} \text { load, } \end{gathered}$ | 300 | 350 | 280450 | ns |
| $t_{\text {a }}(\mathrm{PR})$ | Access time from PD/ $\overline{\text { PGM }}$ | 300 |  | 350 | 280450 | ns |
| $t_{v}(\mathrm{~A})$ | Output data valid after address change | $\begin{gathered} \mathrm{t}_{\mathrm{r}} \leqslant 20 \mathrm{~ns}, \\ \mathrm{t}_{\mathrm{f}} \leqslant 20 \mathrm{~ns}, \\ \text { See Figure } 1 \end{gathered}$ |  |  | 0 | ns |
| $\mathrm{t}_{\text {dis }}$ | Output disable time from PD/ $\overline{\mathrm{PGM}}{ }^{\ddagger}$ |  | 100 | 100 | $0 \quad 100$ | ns |

${ }^{\dagger}$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
$\neq$ Value calculated from 0.5 volt delta to measured output level.
recommended timing requirements for programming $T_{A}=25^{\circ} \mathrm{C}$ (see note 4)

| PARAMETER |  | MIN | TYP ${ }^{\dagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (PR) | Pulse width, program pulse | 45 | 50 | 55 | ms |
| $\mathrm{tr}_{\mathrm{r}}$ (PR) | Rise time, program pulse | 5 |  |  | ns |
| $\mathrm{t}_{\text {f }}$ (RR) | Fall time, program pulse | 5 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ (A) | Address setup time | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Data setup time | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Su }}$ (VPP) | Setup time from VPP | 0 |  |  | ns |
| th(A) | Address hold time | 2 |  |  | $\mu \mathrm{s}$ |
| th(D) | Data hold time | 2 |  |  | $\mu \mathrm{s}$ |
| th(PR) | Program pulse hold time | 0 |  |  | ns |
| th(VPP) | VPP hold time | 0 |  |  | ns |

${ }^{\dagger}$ Typical values are at nominal voltages.
NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.65 V to 2.2 V and $\mathrm{VPP}=25 \mathrm{~V} \pm 1 \mathrm{~V}$ during programming. All AC and DC measurements are made at $10 \%$ and $90 \%$ points with a $50 \%$ pattern.
5. Common test conditions apply for $\mathrm{t}_{\text {dis }}$ except during programming. For $\mathrm{t}_{\mathrm{a}}(\mathrm{A})$ and $\mathrm{t}_{\text {dis }}, \mathrm{PD} / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}}$.

PARAMETER MEASUREMENT INFORMATION


FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT
read cycle timing


NOTE: There is no chip select pin on the TMS 2532.
The chip-select function is incorporated in the power-down mode.
standby mode


All timing reference points in this data sheet (inputs and outputs) are 90\% points.

TMS 2532-30 JL, TMS 2532-35 JL, TMS 2532-45 JL, TMS 25L32-45 JL 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
program cycle timing

*Program verify equivalent to read mode.

- Organization... 8K X 8
- Single +5 V Power Supply
- Pin Compatible with Existing ROMs and EPROMs ( $8 \mathrm{~K}, 16 \mathrm{~K}, 32 \mathrm{~K}$, and 64 K )
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time . . . 450 ns
- 8-Bit Output for Use in MicroprocessorBased Systems
- N-Channel Silicon-Gate Technology
- 3-State Output Buffers
- Guaranteed DC Noise Immunity with Standard TTL Loads
- No Pull-Up Resistors Required
- Low Power Dissipation:

Active . . . 400 mW Typical Standby . . . 75 mW Typical


|  | PIN NOMENCLATURE |
| :--- | :--- |
| $\mathrm{A}(\mathrm{N})$ | Address inputs |
| $\overline{\mathrm{CS}}(\mathrm{N})$ | Chip Selects |
| $\mathrm{PD} / \overline{\text { PGM }}$ | Power Down/Program |
| $\mathrm{Q}(\mathrm{N})$ | Input/Output |
| $V_{C C}$ | $+5 V$ Power Supply |
| $V_{\text {PP }}$ | $+25 V$ Power Supply |
| $V_{\text {SS }}$ | $0 V$ Ground |

## description

The TMS 2564 is a 65,536 -bit, ultraviolet-light-erasable, electrically programmable read-only memory. This device is fabricated using N -channe! silicon-gate technology for high-speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS 2564 is offered in a dual-in-line ceramic package (JL or JDL suffix)* rated for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

Since this EPROM operates from a single +5 V supply (in the read mode), it is ideal for use in microprocessor systems. One other supply ( +25 V ) is needed for programming. Programming requires a single TTL level pulse per location. For programming outside of the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

The TMS 2564 is compatible with other 5 -volt ROMs and EPROMs, including those in a 24 -pin package.

## operation

| FUNCTION (PINS) | MODE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read | Output Disable |  |  | Power Down | Start Programming | Inhibit <br> Programming |  |  |
| $\begin{aligned} & \mathrm{PD} / \overline{\mathrm{PGM}} \\ & (22) \\ & \hline \end{aligned}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | X | $\mathrm{V}_{1 \mathrm{H}}$ | $\begin{aligned} & \text { Pulsed } V_{\text {IH }} \\ & \text { to } V_{\text {IL }} \end{aligned}$ | $\mathrm{V}_{1} \mathrm{H}$ | X | X |
| $\begin{aligned} & \hline \overline{\mathrm{CS} 1} \\ & (21) \\ & \hline \end{aligned}$ | $V_{\text {IL }}$ | X | $V_{\text {IH }}$ | X | X | $V_{\text {IL }}$ | X | $V_{\text {IH }}$ | X |
| $\begin{aligned} & \hline \overline{\mathrm{CS}} 2 \\ & (27) \\ & \hline \end{aligned}$ | $V_{\text {IL }}$ | X | X | $\mathrm{V}_{\text {IH }}$ | X | $V_{\text {IL }}$ | X | X | $\mathrm{V}_{1 H}$ |
| $V_{P P}$ <br> (1) | $+5 \mathrm{~V}$ | +5V |  |  | +5V | +25V | +25 V |  |  |
| $\begin{aligned} & V_{C C^{*}} \\ & (26 / 28) \\ & \hline \end{aligned}$ | +5 V | +5 V |  |  | +5V | +5V | +5V |  |  |
| $\begin{aligned} & Q \\ & (11 \text { to } 13, \\ & 15 \text { to } 19) \end{aligned}$ | Q | HI-Z |  |  | HI.Z | D | HI-Z |  |  |

X=Don't care.

* Do not use the internal jumper of $26-28$ to conduct $P C$ board currents.


## read/output disable

When the outputs of two or more TMS 2564's are paralled on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS 2564, the low-level signal is applied to the PD/ $\overline{P G M}$ and $\overline{\mathrm{CS}}$ pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8. Data can be accessed in $450 \mathrm{~ns}=\mathrm{t}_{\mathrm{a}}(\mathrm{A})$.

## power down

Active power dissipation can be cut by over 80 percent by applying a high TJL signal to the PD $\overline{\mathrm{PPGM}}$ pin. In this mode all outputs are in a high-impedance state.

## erasure

Before programming, the TMS 2564 is erased by exposing the chip through the transparent lid to high intensity ultraviolet (wavelength 2537 angstroms). The recommended minimum exposure dose ( $=U V$ intensity $X$ exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in about 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state.

## start programming

After erasure (all bits in logic high state), logic " 0 's" are programmed into the desired locations. A low can be erased only by ultraviolet light. The programming mode is achieved when VPP is 25 V . Data is presented in parallel ( 8 bits) on pins Q1 to Q8. Once addresses and data are stable, a 50 millisecond low TTL pulse should be applied to the $\overline{\text { PGM }}$ pin at each address location to be programmed. Maximum pulse width is 55 milliseconds. Locations can be programmed in any order. More than one TMS 2564 can be programmed when the devices are connected in parallel. During programming both chip select signals should be held low unless program inhibit is desired.

TMS 2564-45 JL

## 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

inhibit programming
When two or more TMS 2564's are connected in parallel, data can be programmed into all devices or only chosen devices. TMS 2564's not intended to be programmed should have a high level applied to PD/PGM or $\overline{\mathrm{CS}} 1$ or $\overline{\mathrm{CS}} 2$.
logic symbol ${ }^{\dagger}$

$\dagger$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*


NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, $V_{S S}$ (substrate).

* Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


## TMS 2564-45 JL 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## recommended operating conditions

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ (see Note 2) | 4.75 | 5 | 5.25 | V |
| Supply voltage, $\mathrm{V}_{\text {PP }}$ (see Note 3) | $\mathrm{V}_{\mathrm{Cc}}$ |  |  | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ | 0 |  |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | -0.1 ${ }^{\text {¢ }}$ |  | 0.8 | V |
| Read cycle time, $\mathrm{t}_{\mathrm{c}}$ (rd) | 450 |  |  | ns |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | C |

NOTES: 2. $V_{C C}$ must be applied before or at the same time as $V_{P P}$ and removed after or at the same time as $V_{P P}$. The device must not be inserted into or removed from the board when $V_{P P}$ or $V_{C C}$ is applied so that the device is not damaged.
3. $V_{P P}$ can be connected to $V_{C C}$ directly (except in the program mode). $V_{C C}$ supply current in this case would be $I_{C C}+I_{P P}$. During programming, $\mathrm{V}_{\mathrm{PP}}$ must be maintained at $25 \mathrm{~V}( \pm 1 \mathrm{~V})$.
$\dagger$ The algebraic convention, where the more negative limit is designated as minimum, is used in this data sheet for logic voltage levels and time intervals.
electrical characteristics over full ranges of recommended operating conditions

| PARAMETER |  | TEST CONDITIONS | TMS 2564 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\text {t }}$ | MAX |  |
| VOH | High-level output voltage* |  | $\mathrm{IOH}^{\text {O }}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage* | ${ }^{1} \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| 11 | Input current (leakage) | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| 10 | Output current (leakage) | $\mathrm{V}_{\mathrm{O}}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IpP1 | $V_{\text {PP }}$ supply current | $V_{P P}=5.25 \mathrm{~V} \quad \mathrm{PD} / \overline{\mathrm{PGM}}=\mathrm{V}_{\text {IL }}$ |  |  | 18 | mA |
| IPP2 | VPP supply current (during program pulse) | $P D / \overrightarrow{P G M}=V_{1 L}$ |  |  | 30 | mA |
| ICC1 | $V_{C C}$ supply current (standby) | $\mathrm{PD} / \overline{\mathrm{PGM}}=\mathrm{V}_{1} \mathrm{H}$ |  | 15 | 30 | mA |
| ${ }^{\text {I CC2 }}$ | $V_{\text {CC }}$ supply current (active) | $\mathrm{PD} / \overline{\mathrm{PGM}}=\mathrm{V}_{\mathrm{IL}}$ |  | 80 | 160 | mA |



* AC and DC tests are made at $\mathbf{1 0 \%}$ and $90 \%$ points using a $\mathbf{5 0 \%}$ pattern.
capacitance over recommended supply voltage and operating free-air temperature range


## $\mathrm{f}=1 \mathrm{MHz}^{*}$

| PARAMETER | TEST CONDITIONS | TYP $\dagger$ | MAX |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{i}}$ Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 4 | 6 |
| $\mathrm{C}_{\mathrm{O}}$ Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | pF |  |

t All typical values are $\top_{A}=25^{\circ} \mathrm{C}$ and nominal voltage.

* This parameter is tested on sample basis only.


## 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

switching characteristics over full ranges of recommended operating conditions (see note 4)

| PARAMETER | TEST CONDITIONS (SEE NOTES 4 AND 5) | MIN TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{t}} \mathrm{a}(\mathrm{A})$ Access time from address | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ 1 \text { Series } 74 \mathrm{TTL} \text { load, } \\ \mathrm{t}_{\mathrm{r}} \leqslant 20 \mathrm{~ns}, \\ \mathrm{t}_{\mathrm{f}} \leqslant 20 \mathrm{~ns} \\ \text { See Figure } 1 \end{gathered}$ | 280 | 450 | ns |
| $t_{a(S)} \quad$Access time from $\overline{\mathrm{CS}} 1$ and $\overline{\mathrm{CS}} 2$ <br> (whichever occurs last) |  |  | 120 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{PR})$ Access time from PD/ $/ \overline{\mathrm{PGM}}$ |  | 280 | 450 | ns |
| $t_{V}(\mathrm{~A})$ Output data valid after address change |  | 0 |  | ns |
| Output disable time from chip select <br> ${ }^{t_{d i s}(S)}$ during read only (whichever occurs last) ${ }^{\ddagger}$ |  | 0 | 100 | ns |
| ${ }^{\text {dis }}$ (PR) Output disable time from PD/PGM ${ }^{\text {during standby }}{ }^{\ddagger}$ |  | 0 | 100 | ns |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
$\neq$ Value calculated from 0.5 volt delta to measured output level.
recommended timing requirements for programming $T_{A}=25^{\circ} \mathrm{C}$ (see note 4)

| PARAMETER |  | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{w}(P R)$ | Pulse width, program pulse | 45 | 50 | 55 | ms |
| $\mathrm{tr}_{\mathrm{r}}$ (PR) | Rise time, program pulse | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{f}}(\mathrm{PR})$ | Fall time, program pulse | 5 |  |  | ns |
| $t_{\text {su }}(\mathrm{A})$ | Address setup time | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {su }}(\mathrm{D})$ | Data setup time | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su }}$ (VPP) | Setup time from VPP | 0 |  |  | ns |
| $t_{h}(\mathrm{~A})$ | Address hold time | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{h}(D)$ | Data hold time | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{PR})$ | Program pulse hold time | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (VPP) | VPP hold time | 0 |  |  | ns |

${ }^{\dagger}$ Typical values are at nominal voltages.
NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.65 V to 2.2 V and $\mathrm{V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$ during programming. $A C$ and DC timing measurements are made at $90 \%$ points using a $50 \%$ pattern.
5. Common test conditions apply for $t_{d i s}$ except during programming. For $t_{a}(A), t_{a}(S)$, and $t_{d i s}, P D / \overline{P G M}=V_{I L}$.

PARAMETER MEASUREMENT INFORMATION


FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT
read cycle timing

standby mode

${ }^{\dagger}{ }^{t_{a}}($ PR $)$ referenced to PD/ $\overline{\text { PGM }}$ or the address, whichever occurs last.
$\overline{\mathrm{CS}} 1$ and $\overline{\mathrm{CS}} 2$ in Don't Care State in Standby Mode.

TMS 2564-45 JL
65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY
program cycle timing


- Equivalent to read mode.
typical device characteristics (read mode)

SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE

$t_{a}$ - ACCESS TIME FROM ADDRESS OR POWER DOWN - ns
ACCESS TIME
vs
FREE-AIR TEMPERATURE


$$
\text { TA }_{A} \text { - FREE-AIR TEMPERATURE }-{ }^{\circ} \mathrm{C}
$$

- $1024 \times 8$ Organization
- All Inputs and Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Performance Ranges:

| Max Access | Min Cycle |
| :---: | :---: |
| 350 ns | 350 ns |
| 450 ns | 450 ns |
| 450 ns | 450 ns |

- 3-State Outputs for OR-Ties
- N-Channel Silicon-Gate Technology
- 8-Bit Output for Use in MicroprocessorBased Systems
- Low Power on TMS 27L08-45 . . . 245 mW (Typ)
- 10\% Power Supply Tolerance (TMS 27L08-45 Only)
- Plug-Compatible Pin-Outs Allowing Interchangeability/Upgrade to 16K With Minimum Board Change

24-PIN CERPAK
DUAL-IN-LINE PACKAGE
(TOP VIEW)


## description

The TMS 2708-35, TMS 2708-45, and TMS 27L08-45 JL are ultra-violet light-erasable, electrically programmable read only memories. They have 8,192 bits organized as 1024 words of 8 -bit length. The devices are fabricated using N -channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 or 74LS TTL circuit without external resistors. The TMS 27 L 08 guarantees 200 mV dc noise immunity in the high state and 250 mV in the low state. The data outputs for the TMS 2708-35, TMS 2708-45, and TMS 27L08-45 are three-state for OR-tying multiple devices on a common bus.

These EPROMs are designed for high-density fixed-memory applications where fast turn arounds and/or program changes are required. They are supplied in a 24 -pin dual-in-line ceramic cerdip (JL suffix) package designed for insertion in mounting-hole rows on $600-\mathrm{mil}(15.2 \mathrm{~mm})$ centers. They are designed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation (read mode)

## address (AO-A9)

The address-valid interval determines the device cycle time. The 10 -bit positive-logic address is decoded on-chip to select one of the 1024 words of 8 -bit length in the memory array. A0 is the least-significant bit and A9 is the most-significant bit of the word address.
chip select, program enable [ $\overline{C S}$ (PE)]
When the chip select is low, all eight outputs are enabled and the eight-bit addressed word can be read. When the chip select is high, all eight outputs are in a high-impedance state.

## TMS 2708-35 JL, TMS 2708-45 JL, TMS 27L08-45 JL 1024-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

## data out (Q1-Q8)

The chip must be selected before the eight-bit output word can be read. Data will remain valid until the address is changed or the chip is deselected. When deselected, the three-state outputs are in a high-impedance state. The outputs will drive TTL circuits without external components.

## program

The program pin must be held below $V_{C C}$ in the read mode.

## operation (program mode)

erase
Before programming, the TMS 2708-35, TMS 2708-45, or TMS 27L08-45 is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose ( $=$ UV intensity $\times$ exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state.

## programming

Programming consists of successively depositing a small amount of charge to a selected memory cell that is to be changed from the erased high state to the low state. A low can be changed to a high only by erasure. Programming is normally accomplished on a PROM or EPROM Programmer, an example of which is TI's Universal PROM Programming Module in conjunction with the 990 prototyping system. Programming must be done at room temperature $\left(25^{\circ} \mathrm{C}\right)$ only.

## to start programming (see program cycle timing diagram)

First bring the $\overline{\mathrm{CS}}(\mathrm{PE})$ pin to +12 V to disable the outputs and convert them to inputs. This pin is held high for the duration of the programming sequence. The first word to be programmed is addressed (it is customary to begin with the " 0 " address) and the data to be stored is placed on the $01-08$ program inputs. Then a +25 V program pulse is applied to the program pin. After 0.1 to 1.0 milliseconds the program pin is brought back to 0 V . After at least one microsecond the word address is sequentially changed to the next location, the new data is set up and the program pulse is applied.

Programming continues in this manner until all words have been programmed. This constitutes one of N program loops. The entire sequence is then repeated $N$ times with $N \times t_{w}(P R) \geqslant 100 \mathrm{~ms}$. Thus, if $t_{w}(P R)=1 \mathrm{~ms}$; then $N=100$, the minimum number of program loops required to program the EPROM.

## to stop programming

After cycling through the N program loops, the last program pulse is brought to 0 V , then Program Enable [ $\overline{\mathrm{CS}}$ (PE)] is brought to $V_{I L}$ which takes the device out of the program mode. The data supplied by the programmer must be removed before the address is changed since the program inputs are now data outputs and change of address could cause a voltage conflict on the output buffer. Q1-Q8 outputs are invalid up to 10 microseconds after the program enable pin is brought from $V_{I H}(P E)$ to $V_{I L}$.
logic symbol ${ }^{\dagger}$

t This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

| Supply voltage, $\mathrm{V}_{C}$ (see Note 1) | -0.3 to 15 V |
| :---: | :---: |
| Supply voltage, VDD (see Note 1) | -0.3 to 20 V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ (see note 1) | -0.3 to 15 V |
| All input voltage (except program) (see Note 1) | -0.3 to 20 V |
| Program input (see Note 1) | -0.3 to 35 V |
| Output voltage (operating, with respect to $\mathrm{V}_{\text {SS }}$ ) | -2 to 7V |
| Operating free-air temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $5^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, $\mathrm{V}_{\mathrm{BB}}$ (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to $\mathrm{V}_{\text {SS }}$.

[^18]
## TMS 2708-35 JL, TMS 2708-45 JL, TMS 27L08-45 JL 1024-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

recommended operating conditions

| PARAMETER | TMS2708-35, TMS2708-45 |  |  | TMS27L08-45 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Supply voltage, $\mathrm{V}_{\mathrm{BB}}$ | -4.75 | -5 | -5.25 | -4.5 | -5 | -5.5 | V |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ | 4.75 | 5 | 5.25 | 4.5 | 5 | 5.5 | V |
| Supply voltage, VDD | 11.4 | 12 | 12.6 | 10.8 | 12 | 13.2 | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ | 0 |  |  | 0 |  |  | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ (except program and program enable) | 2.4 | $\mathrm{V}_{\mathrm{CC}}+1$ |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+1$ |  | V |
| High-level program enable input voltage, $\mathrm{V}_{1 \mathrm{H}}(\mathrm{PE})$ | 11.4 | 12 | 12.6 | 10.8 | 12 | 13.2 | V |
| High-level program input voltage, $\mathrm{V}_{\mathbf{I H}(\mathrm{PR})}$ | 25 | 26 | 27 | 25 | 26 | 27 | V |
| Low-level input voitage, $\mathrm{V}_{\text {IL }}$ (except program) | $\mathrm{V}_{\text {SS }}$ |  | 0.65 | VSS |  | 0.65 | V |
| Low-level program input voltage, $\mathrm{V}_{\mathrm{IL}}(\mathrm{PR})$ <br> Note: $\mathrm{V}_{\mathrm{IL}(\mathrm{PR})}$ max $\leq \mathrm{V}_{\mathrm{IH}(\mathrm{PR})}-25 \mathrm{~V}$ | VSS |  | 1 | VSS |  | 1 | V |
| High-level program pulse input current (sink), $\mathrm{I}_{\mathrm{H}(\mathrm{PR})}$ |  |  | 40 |  |  | 40 | mA |
| Low-level program pusle input current (source), IIL(PR) |  |  | 3 |  |  | 3 | mA |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

${ }^{\dagger}$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
capacitance over recommended supply voltage range and operating free-air temperature range, $f=1 \mathrm{MHz}$

|  | PARAMETER | TYP $\dagger$ | MAX |
| :--- | ---: | ---: | ---: |
| $\mathrm{C}_{\mathrm{i}}$ | Unput capacitance | 4 | 6 |
| $\mathrm{C}_{\mathrm{o}}$ | Output capacitance | pF |  |

tAll typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
switching characteristics over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS | TMS2708-35 |  | TMS2708 <br> TMS27L08 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{ta}_{\mathrm{a} \text { (ad) }}$ | Access time from address |  | $\begin{gathered} C_{L}=100 \mathrm{pF} \\ 1 \text { Series } 74 \mathrm{TTL} \text { load } \\ \mathrm{t}_{\mathrm{f}(\mathrm{CS}), \mathrm{t}_{\mathrm{f}}(\mathrm{ad})}=20 \mathrm{~ns} \end{gathered}$ |  | 300 |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{CS})$ | Access time from $\overline{\mathrm{CS}}$ |  |  | 120 |  | 120 | ns |
| $t_{v}(\mathrm{~A})$ | Output data valid after address change | 0 |  |  | 0 |  | ns |
| $\mathrm{t}_{\text {dis }}$ | Output disable time ${ }^{\dagger}$ | 0 |  | 120 | 0 | 120 | ns |
| $\mathrm{t}_{\mathrm{c}(\mathrm{rd})}$ | Read cycle time | 300 |  |  | 450 |  | ns |

${ }^{\dagger}$ Value calculated from 0.5 volt delta to measured output level.
$\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$ program characteristics over recommended supply voltage range

|  | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{W}(\mathrm{PR})$ | Pulse width, program pulse | 0.1 | 1 | ms |
| t | Transition times (except program pulse) |  | 20 | ns |
| tT(PR) | Transition times, program pulse | 50 | 2000 | ns |
| $t_{\text {su }}$ (ad) | Address setup time | 10 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su }}$ (da) | Data setup time | 10 |  | $\mu \mathrm{S}$ |
| $t_{\text {su }}$ (PE) | Program enable setup time | 10 |  | $\mu \mathrm{s}$ |
| th(ad) | Address hold time | 1000 |  | ns |
| th(ad, da R) | Address hold time after program input data stopped | 0 |  | ns |
| th(da) | Data hold time | 1000 |  | ns |
| th(PE) | Program enable hold time | 500 |  | ns |
| ${ }^{\text {t }}$ LL, adX | Delay time, CS(PE) low to address change | 0 |  | ns |

PARAMETER MEASUREMENT INFORMATION


FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT

## TMS 2708-35 JL, TMS 2708-45 JL, TMS 27L08-45 JL 1024-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

read cycle timing

program cycle timing


* $\overline{C S}(P E)$ is at +12 V through N program loops where $\mathrm{N} \geqslant 100 \mathrm{~ms} / \mathrm{tw}$ (PR).

NOTE: $01-\mathrm{Q8}$ outputs are invalid up to $10 \mu \mathrm{sec}$ after programming [ $\overline{\mathrm{CS}}(\mathrm{PE})$ gaes low].

All timing reference points in this data sheet (inputs and outputs) are $90 \%$ points.

TYPICAL TMS 27L08-45 CHARACTERISTICS


- $2048 \times 8$ Organization
- All Inputs and Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Performance Ranges:

|  | ACCESS TIME | CYCLE TIME |
| :---: | :---: | :---: |
| (MAX) | (MIN) |  |
| TMS 2716-30 | 300 ns | 300 ns |
| TMS 2716-45 | 450 ns | 450 ns |

- 3-State Outputs for OR-Ties
- N-Channel Silicon-Gate Technology
- 8-Bit Output for Use in MicroprocessorBased Systems
- Low Power . . . 315 mW (Typical)


## description

The TMS 2716 is an ultra-violet light-erasable, electrically programmable read only memory. It has 16,384 bits organized as 2048 words of 8 -bit length. The device is fabricated using N -channel silicon-gate technology for highspeed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 circuits without the use of external pull-up resistors and each output can drive one Series 74 or 74LS TTL circuit without external resistors. The TMS 2716 guarantees 250 mV dc noise immunity in the low state. Data outputs are three-state for OR-tying multiple devices on a common bus. The TMS 2716 is plug-in compatible with the TMS 2708 and the TMS 27LO8. Pin compatible mask programmed ROMs are available for large volume requirements.

This EPROM is designed for high-density fixed-memory applications where fast turn arounds and/or program changes are required. It is supplied in a 24 -pin dual-in-line cerpak (JL suffix) package designed for insertion in mounting-hole rows on 600 -mil $(15.2 \mathrm{~mm})$ centers. It is designed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation (read mode)

## address (AO-A10)

The address-valid interval determines the device cycle time. The 11 -bit positive-logic address is decoded on-chip to select one of 2048 words of 8 -bit length in the memory array. AO is the least-significant bit and A10 most-significant bit of the word address.
chip select, program [ $\overline{\mathbf{C S}}$ (Program)]
When the chip select is low, all eight outputs are enabled and the eight-bit addressed word can be read. When the chip select is high, all eight outputs are in a high-impedance state.

## program

In the program mode, the chip select feature does not function as pin 18 inputs only the program pulse. The program mode is selected by the $V_{C C}(P E)$ pin. Either 0 V or +12 V on this pin will cause the $T M S 2716$ to assume program cycle.

## data out (Q1-08)

The chip must be selected before the eight-bit output word can be read. Data will remain valid until the address is changed or the chip is deselected. When deselected, the three-state outputs are in a high-impedance state. The outputs will drive TTL. circuits without external components.

## operation (program mode)

## erase

Before programming, the TMS 2716 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose ( $=$ UV intensity $\times$ exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state.

## programming

Programming consists of successively depositing a small amount of charge to a selected memory cell that is to be changed from the erased high state to the low state. A low can be changed to a high only by erasure. Programming is normally accomplished on a PROM or EPROM Programmer, an example of which is TI's Universal PROM Programming Module in conjunction with the 990 prototyping system. Programming must be done at room temperature $\left(25^{\circ} \mathrm{C}\right)$ only.

## to start programming (see program cycle timing diagram)

First bring the $\mathrm{V}_{\mathrm{CC}}(\mathrm{PE})$ pin to +12 V or 0 V to disable the outputs and convert them to inputs. This pin is held high for the duration of the programming sequence. The first word to be programmed is addressed (it is customary to begin with the " 0 " address) and the data to be stored is placed on the $01-08$ program inputs. Then a +26 V program pulse is applied to the program pin. After 0.1 to 1.0 milliseconds the program pin is brought back to 0 V . After at least one microsecond the word address is sequentially changed to the next location, the new data is set up and the program pulse is applied.

Programming continues in this manner until all words have been programmed. This constitutes one of N program loops. The entire sequence is then repeated $N$ times with $N \times t_{w}(P R) \geqslant 100 \mathrm{~ms}$. Thus, if $t_{w}(P R)=1 \mathrm{~ms}$; then $N=100$, the minimum number of program loops required to program the EPROM.
to stop programming
After cycling through the N program loops, the last program pulse is brought to 0 V , then Program Enable $\mathrm{V}_{\mathrm{CC}}(\mathrm{PE})$ is brought back to $\pm 5$ volts which takes the device out of the program mode. The data supplied by the programmer must be removed before the address is changed since the program inputs are now data outputs and a change of address could cause a voltage conflict on the output buffer. Q1-Q8 outputs are invalid up to 10 microseconds after the program enable pin is brought from $\mathrm{V}_{\mathrm{IH}}(\mathrm{PE})$ to $\mathrm{V}_{\mathrm{IL}}(\mathrm{PE})$.

## logic symbol ${ }^{\dagger}$



[^19]
## TMS 2716-30 JL AND TMS 2716-45 JL 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) | 0.3 to 15 V |
| :---: | :---: |
| Supply voltage, VDD (see Note 1) | 0.3 to 20 V |
| Supply voltage, $\mathrm{V}_{\text {SS }}($ see Note 1). | 0.3 to 15 V |
| All input voltage (except program) (see Note 1) | -0.3 to 20 V |
| Program input (see Note 1) | -0.3 to 35 V |
| Output voltage (operating, with respect to $\mathrm{V}_{\mathrm{SS}}$ ) | -2 to 7 V |
| Operating free-air temperture range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $5^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operating of the device at these or any other conditions beyond those indicated in the "Recommended Operting Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, $\mathrm{V}_{\mathrm{BB}}$ (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to $\mathrm{V}_{\text {SS }}$.
recommended operating conditions

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, VBB | -4.75 | -5 | -5.25 | V |
| Supply voltage, VCC | 4.75 | 5 | 5.25 | V |
| Supply voltage, VDD | 11.4 | 12 | 12.6 | V |
| Supply voltage, V ${ }_{\text {SS }}$ |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ (except program and program enable) | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| High-level program enable input voltage, $\mathrm{V}_{\mathrm{IH}}(\mathrm{PE})$ | 11.4 | 12 | 12.6 | V |
| High-level program input voltage, $\mathrm{V}_{(H}(\mathrm{PR})$ | 25 | 26 | 27 | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ (except program) | $\mathrm{V}_{\text {SS }}$ |  | 0.65 | V |
| Low-level program input voltage, $\mathrm{V}_{\text {IL }}(P R)$ <br> Note: $\mathrm{V}_{\mathrm{IL}}(\mathrm{PR}) \max \leqslant \mathrm{V}_{\mathrm{IH}(\mathrm{PR})}-25 \mathrm{~V}$ | $V_{S S}$ |  | 1 | V |
| High-level program pulse input current (sink), IIH(PR) |  |  | 40 | mA |
| Low-level program pulse input current (source), IIL(PR) |  |  | 3 | mA |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP ${ }^{\text { }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {O }}$ | High-level output voltage | $\mathrm{IOH}^{\text {O }}=-100 \mu \mathrm{~A}$ | 3.7 |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{OL}=1.6 \mathrm{~mA}$ |  |  | 0.45 | V |
| 1 | Input current (leakage) | $\mathrm{V}_{1}=0 \mathrm{~V}$ to 5.25 V |  | 1 | 10 | $\mu \mathrm{A}$ |
| 10 | Output current (leakage) | CS (Program) $=5 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ to 5.25 V |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {BB }}$ | Supply current from $\mathrm{V}_{\text {B }}$ | All inputs high, $\overline{\mathrm{CS}}($ Program $)=5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ <br> (worst case) |  | 10 | 20 | mA |
| ICC | Supply current from $\mathrm{V}_{\text {CC }}$ |  |  | 1 | 8 | mA |
| IDD | Supply current from VDD |  |  | 26 | 45 | mA |
| IPE | Supply current from PE on VCC Pin | $\mathrm{V}_{\mathrm{PE}}=\mathrm{V}_{\mathrm{DD}}$ |  | 2 | 4 | mA |
| $\mathrm{PD}(\mathrm{AV})$ | Power Dissipation | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  |  | 540 | mW |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \quad \overline{\mathrm{CS}}=0 \mathrm{~V}$ |  | 315 | 595 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \quad \overline{\mathrm{CS}}=+5 \mathrm{~V}$ |  | 375 | 720 |  |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
capacitance over recommended supply voltage range and operating free-air temperature range, $f=1 \mathbf{M H z}$

|  | PARAMETER | TYP $\dagger$ | MAX |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbf{i}}$ | Input capacitance [except CS (Program)] | 4 | 6 |
| $\mathrm{C}_{\mathbf{i}}(\mathrm{CS})$ | $\overline{\mathrm{CS}}$ (Program) input capacitance | pF |  |
| $\mathrm{C}_{\mathbf{0}}$ | Output capacitance | 20 | 30 |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
switching characteristics over recommended supply voltage range and operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS | TMS2716-30 |  | TMS2716.45 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $t_{a(a d)}$ | Access time from address |  | $C_{L}=100 p F$ <br> 1 Series 74 TTL Load $\mathrm{t}_{\mathrm{f}}(\mathrm{CS}), \mathrm{t}_{\mathrm{f}(\mathrm{ad})}=20 \mathrm{~ns}$ See Figure 1 |  | 300 |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{CS})$ | Access time from $\overline{C S}$ |  |  | 120 |  | 120 | ns |
| $t_{v}(A)$ | Output data valid after address change | 0 |  |  | 0 |  | ns |
| $\mathrm{t}_{\text {dis }}$ | Output disable time ${ }^{\dagger}$ | 0 |  | 120 | 0 | 120 | ns |
| ${ }^{\text {c }}$ ( rd ) | Read cycle time | 300 |  |  | 450 |  | ns |

$\dagger$ Value calculated from 0.5 volt delta to measured output level.
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ program characteristics over recommended supply voltage range

| PARAMETER |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{PR})$ | Pulse width, program pulse | 0.1 | 1 | ms |
| ${ }_{T}$ | Transition times (except program pulse) |  | 20 | ns |
| ${ }_{\text {t }}$ (PRR) | Transition times, program pulse | 30 | 2000 | ns |
| $\mathrm{t}_{\text {su(ad) }}$ | Address setup time | 10 |  | $\mu \mathrm{s}$ |
| $t_{\text {sulda) }}$ | Data setup time | 10 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ su(PE) | Program enable setup time | 10 |  | $\mu \mathrm{S}$ |
| th(ad) | Address hold time | 1000 |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (ad, da R) }}$ | Address hold time after program input data stopped | 0 |  | ns |
| th(da) | Data hold time | 1000 |  | ns |
| $\mathrm{th}_{\text {(PE) }}$ | Program enable hold time | 500 |  | ns |
| ${ }^{\text {t }} \mathrm{CL}, \mathrm{adX}$ | Delay time, CS (Program) low to address change | 0 |  | ns |

PARAMETER MEASUREMENT INFORMATION


FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT
read cycle timing

program cycle timing

${ }^{*} V_{\text {CC }}{ }^{(P E)}$ is at $\mathbf{0} \mathrm{V}$ or +12 V through N program loops where $\mathrm{N} \geqslant 100 \mathrm{~ms} / \mathrm{tw}$ (PR).
NOTE: $\mathbf{Q 1} 1-08$ outputs are invalid up to $10 \mu \mathrm{sec}$ after programing ( $\mathrm{V}_{\mathbf{C C}}(\mathrm{PE})$ goes low).

## ROM <br> Data Sheets

- $4096 \times 8$ Organization
- All Inputs and Outputs TTL-Compatible
- Fully Static (No Clocks, No Refresh)
- Single 5 V Power Supply
- Maximum Access Time from Address . . . 300 ns
- Minimum Access Time from Power Down . . . 300 ns
- Typical Power Dissipation . . . 275 mW
- 3-State Outputs for OR-Ties
- Pin-Compatible with TMS 2532 EPROM
- Two Output Enable Controls for Chip Select Flexibility

24-PIN CERAMIC AND PLASTIC
DUAL-IN-IIINE PACKAGES (TOP VIEW)

## description

The TMS 4732 is a 32,768 -bit read-only memory organized as 4096 words of 8 -bit length. This makes the TMS 4732 ideal for microprocessor based systems. The device is fabricated using $N$-channel silicon-gate technology for high speed and simple interface with bipolar circuits.

All inputs can be driven directly by Series 74 TTL circuits without the use of any external pull-up resistor. Each output can drive one Series 74 or 74 S load without external resistors. The data outputs are three-state for OR-tieing multiple devices on a common bus. Two chip select controls allow data to read. These controls are programmable, providing additional system decode flexibility. The data is always available, it is not dependent on external clocking of the control pins.

The TMS 4732 is designed for high-density fixed-memory applications such as logic function generation and microprogramming. The part is pin compatible with the TMS $25324096 \times 8$ EPROM, which aids in prototyping and code verification.

This ROM is supplied in 24 -pin dual-in-line plastic (NL suffix) or ceramic (JL suffix) packages designed for insertion in mounting-hold rows on $600-\mathrm{mil}$ centers. The device is designed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

address (A0-A11)
The address-valid interval determines the device cycle time. The 12 -bit positive-logic address is decoded on-chip to select one of 4096 words of 8 -bit length in the memory array. A0 is the least-significant bit and A11 the most-significant bit of the word address.
chip select/output enable (pins 20 and 21)
Each of these pins can be programmed during mask fabrication to be active with either a high or a low level input. When both signals are active, all eight outputs are enabled and the eight-bit addressed word can be read. When either signal is not active, all eight outputs are in a high-impedance state.

## power down ( $\overline{\mathrm{E}}$ )

A mask programmable option is to utilize pin 20 in a power-down mode. In this mode, pin 20 is clocked. When it is high, the chip is put into a standby mode. This reduces I CC1, which in the active state is 80 mA maximum, to a standby I CC2 of 20 mA maximum.

## data out (Q1-Q8)

The eight outputs must be enabled by both pins 20 and 21 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q 1 is considered the least-significant bit, Q 8 the most-significant bit.

The outputs will drive two Series 54/74 TTL circuits without external components.

## logic symbol ${ }^{\dagger}$



Pins 20 and 21 can be active-high as shown in the upper symbol or active-low as shown in the lower (partial) symbol. Pin 20 can be either a chip select ( $S$ or $\bar{S}$ ) or a chip enable/power down ( $\bar{E}$ ).

[^20]
## TMS 4732 JL , NL 4096-WORD BY 8-BIT READ-ONLY MEMORY

functional block diagram

absolute maximum ratings


Note 1: Voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$
recommended operating conditions

|  | PARAMETER | MIN | NOM |
| :--- | :---: | :---: | :---: |
| Supply voltage, $V_{C C}$ | 4.5 | 5 | 5.5 |
| High-level input voltage, $\mathrm{V}_{1 \mathrm{H}}$ | 2 | 2.4 | $\mathrm{~V}_{\mathrm{CC}}+1$ |
| Low-level input voltage, $\mathrm{V}_{1 \mathrm{~L}}$ | V |  |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0.5 | .8 | V |

## TMS 4732 JL, NL

4096-WORD BY 8-BIT READ-ONLY MEMORY
electrical characteristics, $\mathrm{T}_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V} D \mathrm{D}=5 \mathrm{~V} \pm 10 \%$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ High-level output voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 | V |
| $\mathrm{V}_{\mathrm{OL}}$ Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | 0.4 | V |
| II Input current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{O}_{\mathrm{V}} \leqslant \mathrm{V}_{\text {IN }} \leqslant 5.5 \mathrm{~V}$ | 10 | $\mu \mathrm{A}$ |
| 10 Output leakage current | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$, | Chip deselected | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC1 Supply current from $\mathrm{V}_{\text {CC }}$ (active) | $V_{C C}=5.5 \mathrm{~V}$. | $V_{1}=V_{\text {CC }}$ Output not loaded | 80 | mA |
| ${ }^{\text {CCC2 }}$ Supply current from $\mathrm{V}_{\text {CC }}$ (power down) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 20 | mA |
| $C_{i} \quad$ Input capacitance | $\begin{aligned} & V_{O}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ | ${ }^{\top} A=25^{\circ} \mathrm{C}$, | 6 | pF |
| Co Output capacitance | $\begin{aligned} & V_{O}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | 12 | pF |

switching characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{0}^{\circ} \mathrm{C}$ to $\mathbf{7 0 ^ { \circ }} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, 2$ series 74 TTL loads, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ *

|  | PARAMETER | MIN |
| :--- | :---: | :---: |
| $t_{s}(A D)$ Access time from address | MAX | UNIT |
| $t_{a}(S)$ Access time from chip select | 300 |  |
| $t_{a}(P D)$ Access time from power down | $\mathbf{n s}$ |  |
| $t_{v}(A)$ Output data valid after address change | $\mathbf{n s}$ |  |
| $t_{\text {dis }}$ Output disable time from chip select | $\mathbf{n s}$ |  |

- All AC measurements are made at $\mathbf{1 0 \%}$ and $90 \%$ points.
read cycle timing

standby mode



## TMS 4732 JL, NL 4096-WORD BY 8-BIT READ-ONLY MEMORY

## PROGRAMMING DATA

PROGRAMMING REQUIREMENTS: The TMS 4732JL, NL is a fixed program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer inputs supplied in the format below. The device is organized as 40968 -bit words with address locations numbered 0 to 4095 . The 8 -bit words can be coded as a 2-digit hexadecimal number between 00 and FF. All data words and addresses in the following format are coded in hexadecimal numbers. In coding all binary words must be in positive logic before conversion to hexadecimal. Q 1 is considered the least significant bit and Q8 the most significant bit. For addresses, AO is least significant bit and A11 is the most significant.

The input media containing the programming data can be in the form of cards or EPROMs.
Either $16 \mathrm{~K}, 32 \mathrm{~K}$, or 64 K EPROMs can be used or any combination of them.
The following is a description of how the cards must be formatted, should they be used instead of EPROMs.

## INPUT CARD FORMAT

Each code deck submitted by customer shall consist of the following:

1. Title Card
2. Comment Cards
3. Start of Data Card
4. Data Cards

The cards shall be standard 80 column cards with the information in the following format:

## TITLE CARD

| Card Column | Information |
| :---: | :---: |
| 1-5 | The word 'TITLE' shall be punched in these columns. |
| 6 | Blank |
| 7,8 | The letters ' $Z A$ ' shall be punched in these columns. |
| 9-14 | Leave blank. A special device code number will be assigned by Texas Instruments. (left justified) |
| 15 | Blank |
| 16-30 | Customer's Part Number, if required. (left justified) |
| 31 | Blank |
| 32 | Customer's Part Number to be included as part of device symbolization. Options: $\begin{aligned} & Y=Y e s \\ & N=N o \end{aligned}$ |
| 33-36 | Blank |
| 37 | Type of Package Options: $\begin{aligned} & C=\text { ceramic } \\ & P=\text { plastic } \end{aligned}$ |
| 38 | Blank |
| 39-40 | Customer Defined Option for Device Mode. <br> Options: <br> PD = power down mode <br> CS = chip select mode |

Card Column
41

42

43
44
45-49

## Information

Logic Level for device pin 20. Options:

Blank = power down mode
1 = chip select mode, outputs enabled with high level.
$0=$ chip select mode, outputs enabled with low level.
Logic Level for device pin 21. Options:

Blank $=$ NC
$1=$ chip select mode, outputs enabled with high level.
$0=$ chip select mode, outputs enabled with low level.
Blank.
Blank
Texas Instruments Device Series (4732A, 4732AI, etc.) (left justified)

## COMMENT CARDS

Any number of comment cards may be used for specifying the customer's name, individual to contact, telephone number, address, any special instructions, etc. The format for these cards is as follows: The letter ' C ' (for comment) must be punched in column 1, columns 2-4 must be blank, and comments can be punched in columns 5-80.

## START OF DATA CARD

This card is to identify that the next card will be the beginning of customer's code. Format is as follows: Columns $1-4$ must have '\&ROM' punched in them. The remainder of card is blank.

## DATA CARDS

There will be 128 data cards supplied for each customer code. Each card will contain (in hexidecimal) the data for 32 memory locations. Each data card shall be in the following format:

| Card Column | Hexadecimal Information |
| :--- | :--- |
| $1-3$ | Hexidecimal address of first word on the card, four bits in length. <br> 4 |
| Blank. <br> Data. Each 8 -bit data byte is represented by two ASCII characters to represent a hexidecimal <br> value of ' 00 ' to 'FF'. |  |
| Checksum. The checksum is the negative of the sum of all 8 -bit bytes in the record from |  |
| columns 1 to 68 , evaluate modulo 256 (carry from high order bit ignored). For purposes of |  |
| calculating the checksum, the value of column 4 is defined as zero.) Adding together, modulo |  |
| 256, all 8 -bit bytes from column 1 to 68 (column $4=0$ ), then adding the checksum, results in |  |
| zero. |  |

EXAMPLE JCL DECK TO RUN GATE PLACEMENT
// CIC JOB CARD
// EXEC GATEPLM, DEV=TM4732A, DOMTAPE=volume serial number
Input Cards
/ / The input card to PFP is: / / PFP DD DSN=\&\&PFPIN, DISP=OLD

## - 8192 X 8 Organization

- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Single 5 V Power Supply
- Optional Power-down or Chip-Select
- Maximum Access Time from Address . . . 300 ns
- Maximum Access Time from Power down . . . 300 ns
- Typical Active Power Dissipation . . . 275 mW
- Typical Standby Power Dissipation . . . 65 mW


## 24-PIN CERAMIC AND PLASTIC <br> DUAL-IN-LINE PACKAGES <br> (TOP VIEW)



## description

The TMS 4764 is a 65,536 -bit read-only memory organized as 8192 words of 8 -bit length. This makes the TMS 4764 ideal for microprocessor based systems. The device is fabricated using N -channel silicon-gate technology for high speed and simple interface with bipolar circuits.

All inputs can be driven directly by Series 74 TTL circuits without the use of any external pull-up resistor. Each output can drive two Series 74 or 74 S loads without external resistors. The data outputs are three-state for OR-tieing multiple devices on a common bus. Pin 20 is programmable, providing additional system flexibility. The data is always available, it is not dependent on external clocking of pin 20.

The TMS 4764 is designed for high-density fixed-memory applications such as logic function generation and microprogramming. It is pin compatible with TI's full line of ROMs and EPROMs.

This ROM is supplied in 24 -pin dual-in-line plastic (NL suffix) or ceramic (JL suffix) packages designed for insertion in mounting-hold rows on $600-\mathrm{mil}$ centers. The device is designed for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## operation

address (AO-A12)
The address-valid interval determines the device cycle time. The 13 -bit positive-logic address is decoded on-chip to select one of 8192 words of 8 -bit length in the memory array. A0 is the least-significant bit and A12 the most-significant bit of the word address.
chip select ( $\mathbf{S}$ or $\overline{\mathbf{S}}$ )
Pin 20 can be programmed during mask fabrication to be active with eighter a high- or a low-level input. When the signal is active, all eight outputs are enabled and the eight-bit addressed word can be read. When the signal is not active, all eight outputs are in a high-impedance state.

## power down ( $\bar{E}$ )

A mask programmable option is to utilize pin 20 in a power-down mode. In this mode, pin 20 is clocked. When it is high, the chip is put into a standby mode. This reduces ICC1, which in the active state is 80 mA maximum, to a standby $\mathrm{I}_{\mathrm{CC}}$ of 20 mA .
data out (Q1-Q8)
The eight outputs must be enabled by pin 20 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a highimpedance state. Q 1 is considered the least-significant bit, Q 8 the most-significant bit.

The outputs will drive two Series 54/74 TTL circuits without external components.

## logic symbol ${ }^{\dagger}$



Pin 20 can be active-high as shown in the upper symbol or active-low as shown in the lower (partial) symbol. It can be either a chip select (S or S̃) or a chip enable/power down ( $\mathbf{E}$ ).

[^21]
## TMS 4764 JL, NL 8192-WORD BY 8-BIT READ-ONLY MEMORY

functional block diagram
$\longrightarrow V_{\text {cc }}$

absolute maximum ratings


Note 1: Voltage values are with respect to $V_{\text {SS }}$.
recommended operating conditions

| PARAMETER | MIN | NOM |
| :--- | :---: | :---: |
| Supply voltage, $V_{C C}$ | 4.5 | 5 |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 5.5 | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | 2 | $\mathrm{VCC}^{+1}$ |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | V |  |

TMS 4764 JL, NL

## 8192-WORD BY 8-BIT READ-ONLY MEMORY

electrical characteristics, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ High-level output voltage | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ | 2.4 | V |
| $V_{\text {OL }}$ Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | ${ }^{1} \mathrm{OL}=3.2 \mathrm{~mA}$ | 0.4 | V |
| $I_{1} \quad$ Input current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{O}_{\mathrm{V}} \leqslant \mathrm{V}_{\text {IN }} \leqslant 5.5 \mathrm{~V}$ | 10 | $\mu \mathrm{A}$ |
| Io Output leakage current | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$, | Chip deselected | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC1 Supply current from $\mathrm{V}_{\text {CC }}$ (active) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ Output not loaded | 80 | mA |
| ICC2 Supply current from $\mathrm{V}_{\mathrm{CC}}$ (power down) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 20 | mA |
| $\mathrm{C}_{\mathrm{i}} \quad$ Input capacitance | $\begin{aligned} & V_{O}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | 6 | pF |
| $\mathrm{C}_{0} \quad$ Output capacitance | $\begin{aligned} & V_{O}=0 \mathrm{~V}, \\ & f=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | 12 | pF |

switching characteristics, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V} C \mathrm{C}=5 \mathrm{~V} \pm 10 \%, 2$ series 74 TTL loads, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ *

| PARAMETER | MIN MAX | UNIT |
| :---: | :---: | :---: |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ Access time from address | 300 | ns |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{S})$ Access time from chip select | 120 | ns |
| $\mathrm{ta}_{\mathrm{a}(\mathrm{PD})}$ Access time from power down | 300 | ns |
| $t_{v}(\mathrm{~A})$ Output data valid after address change | 20 | ns |
| $\mathrm{t}_{\text {dis }}$ Output disable time from chip select | 100 | ns |

* All AC measurements are made at $10 \%$ and $90 \%$ points
read cycle timing

standby mode



## TMS 4764 JL, NL 8192-WORD BY 8-BIT READ-ONLY MEMORY

## PROGRAMMING DATA

PROGRAMMING REQUIREMENTS: The TMS 4764JL, NL is a fixed program memory in which the programming is per formed by TI at the factory during manufacturing cycle to the specific customer inputs supplied in the format below. The device is organized as 81928 -bit words with address locations numbered 0 to 8191 . The 8 -bit words can be coded as a 2 -digit hexadecimal number between 00 and FF. All data words and addresses in the following format are coded in hexadecimal numbers. In coding all binary words must be in positive logic before conversion to hexadecimal. Q1 is considered the least significant bit and Q8 the most significant bit. For addresses, A0 is least significant bit and A12 is the most significant.

The input media containing the programming data can be in the form of cards or EPROMs.
Either $16 \mathrm{~K}, 32 \mathrm{~K}$, or 64 K EPROMs can be used, or any combination of them.

The following is a description of how the cards must be formatted, should they be used instead of EPROMs.

## PROGRAMMING INSTRUCTIONS - 64K ROM

Each code deck submitted by customer shall consist of the following:

1. Title Card
2. Comment Cards
3. Start of Data Card
4. Data Cards

The cards shall be standard 80 column cards with the information in the following format:

## TITLE CARD

| Card Column | Information |
| :---: | :---: |
| 1-5 | The word 'TITLE' shall be punched in these columns. |
| 6 | Blank |
| 7.8 | The letters ' $Z \mathrm{~A}$ ' shall be punched in these columns. |
| 9-14 | Leave blank. A special device code number will be assigned by Texas Instruments. (left justified) |
| 15 | Blank |
| 16-30 | Customer's Part Number, if required. (left justified) |
| 31 | Blank |
| 32 | Customer's Part Number to be included as part of device symbolization. Options: $\begin{aligned} & Y=Y e s \\ & N=N o \end{aligned}$ |
| 33 | Blank |
| 34-35 | \# of Pins on Device Package Options: <br> $24=24$-pin package <br> $28=28$-pin package |
| 36 | Blank |


| Card Column | Information |
| :---: | :---: |
| 37 | Type of Package |
|  | Options: |
|  | $\mathrm{C}=$ ceramic |
|  | $\mathrm{P}=$ plastic |
| 38 | Blank |
| 39-40 | Customer Defined Option for Device Mode. |
|  | Options: |
|  | $\mathrm{PD}=$ power down mode |
|  | CS = chip select mode |
| 41 | Logic Level for pin 20 on 24-pin package or pin 23 on 28 -pin package. Options: |
|  | Blank = power down mode |
|  | 1 = chip select mode, outputs enabled with high level. |
| 42 |  |
|  | Logic Level for pin 27 on 28 -pin package. Options: |
|  | Blank $=$ for 24-pin package (see columns 34-35) |
|  | $1=$ chip select mode, outputs enabled with high level. <br> $0=$ chip select mode, outputs enabled with low level. |
| 43 | Logic Level for pin 2 on 28 -pin package. Options: |
|  | Blank $=$ for 24-pin package (see columns 34-35) |
|  | $1=$ chip select mode, outputs enabled with high level. |
|  | $0=$ chip select mode, outputs enabled with low level. |
| 44 | Blank |
| 45-49 | Texas Instruments Device Series (ie. 4764, 4864, etc.) (left justified) |

## COMMENT CARDS

Any number of comment cards may be used for specifying the customer's name, individual to contact, telephone number, address, any special instructions, etc. The format for these cards is as follows: The letter ' C ' (for comment) must be punched in column 1, columns 2-4 must be blank, and comments can be punched in columns 5-80.

## START OF DATA CARD

This card is to identify that the next card will be the beginning of customer's code. Format is as follows: Columns 1.4 must have '\&ROM' punched in them. The remainder of card is blank.

## TMS 4764 JL, NL 8192-WORD BY 8-BIT READ-ONLY MEMORY

## DATA CARDS

There will be 256 data cards supplied for each customer code. Each card will contain (in hexadecimal) the data for 32 memory locations. Each data card shall be in the following format:

| Card Column | Information |
| :---: | :---: |
| 1-4 | Hexadecimal address of first word on the card, four bits in length. |
| 5,6 | Blank |
| 7-70 | Data. Each 8 -bit data byte is represented by two ASCII characters to represent a hexadecimal value of ' 00 ' to ' FF '. |
| 71,72 | Checksum. The checksum is the negative of the sum of all 8 -bit bytes in the record from columns 1 to 70 , evaluate modulo 256 (carry from high order bit ignored). For purposes of calculating the checksum, the value of columns 5 and 6 are defined to be zero. Adding together, modulo 256, all 8 -bit bytes from columns 1 to 70 (columns 5 and $6=0$ ), then adding the checksum, results in zero. |
| 73-76 | Blank |
| 77-80 | Card sequence number, in decimal. (right justified). |

## Memory Systems Data Sheets

- High Density: 128K and 256K Bytes X 16/18 Bits on Dual Wide Board
- Implements All Parity Detection, Control and Logging Functions (Optional)
- Low Power Consumption, Single +5 Volt Supply
- Hardware/Software Compatible with LSI-11 Systems, Q-Bus Plus*
- Control and Status Register Stores Parity Error Information
- 18 to 22 Address Lines (1/4 to 4 Megabytes), User Selectable with 4 K Word Granularity
- Internal, Transparent Refresh
- Compatible with Existing Memory and Parity Diagnostic Programs



## description

The TMM10010 Series add-in memory modules are offered in four high-density versions. Each is fully compatible with the Q-Bus Plus* (LSI-11/23).

All modules use a single 5-volt power supply to ensure low power consumption and high performance.

The TMM10010 memories undergo $100 \%$ testing at the component level, as well as the board level.
Battery backup is jumper selectable.
Internal distributed refresh cycles are transparent to the external system bus.

[^22]
## ADD-IN MEMORY MODULES

## operating modes

The TMM10010 has two basic modes of operation, memory and I/O. Memory operations involve data transfers to and from memory and the refreshing of memory. I/O operations use data transfers to and from the Control and Status Register.

## specifications

memory capacity

| MODEL | CAPACITY | BITS/WORD |
| :---: | :---: | :---: |
| TMM10010-01 | 128 K Bytes $(131,072) *$ | $16+2$ parity bits |
| TMM10010-02 | 128 K Bytes $(131,072)$ | 16 |
| TMM10010-05 | 256 K Bytes $(262,144)$ | $16+2$ parity bits |
| TMM10010-06 | 256 K Bytes $(262,144)$ | 16 |

*K=1024
memory access and cycle times

| OPERATION | ACCESS TIME (ns) |  | CYCLE TIME (ns) |  |
| :---: | ---: | ---: | ---: | ---: |
|  | TYP |  | MAX | TYP |
| MAX |  |  |  |  |
| DATI (Memory Read) | 175 | 195 | 360 | 395 |
| DATO(B) (Memory Write) | 75 | 95 | 360 | 395 |

power requirements (supply voltage $=5 \mathrm{~V} \pm 5 \%$ )

| MODE | MODEL | POWER (WATTS) |  | CURRENT (AMPS) |  |
| :--- | :--- | ---: | ---: | ---: | ---: |
|  |  | TYP | MAX | TYP | MAX |
| Operating | $-01,-05$ | 13.5 | 16.2 | 2.7 | 3.1 |
|  | $-02,-06$ | 11.4 | 13.7 | 2.3 | 2.6 |
| Battery Backup | $-01,-05$ | 11.8 | 14.2 | 2.4 | 2.7 |
|  | $-02,-06$ | 10.8 | 12.0 | 2.2 | 2.3 |

environmental conditions

| MODE | TEMPERATURE | RELATIVE HUMIDITY |
| :---: | :---: | :---: |
| Operating | $5^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ | $10 \%$ to $95 \%$ (Noncondensing) |
| Storage | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |

## dimensions

$8.43 \mathrm{in} .(21.07 \mathrm{~cm}) \times 5.187 \mathrm{in}$. ( 12.967 cm ), single width, double height.

## TMM10010 SERIES <br> ADD-IN MEMORY MODULES

pin list

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| AA1 | NOT USED | BA1 | BDCOK H |
| AB1 | NOT USED | BB1 | NOT USED |
| AC1 | BDAL <16> L | BC1 | BDAL <18> L |
| AD1 | BDAL <17> L | BD1 | BDAL <19>L |
| AE1 | NOT USED | BE1 | BDAL <20>L |
| AF1 | NOT USED | BF1 | BDAL <21>L |
| AH1 | NOT USED | BH1 | NOT USED |
| AJ1 | GROUND | BJ1 | GROUND |
| AK1 | NOT USED | BK1 | REFR OSC OUT |
| AL1 | NOT USED | BL1 | REFR REQ IN |
| AM1 | GROUND | BM1 | GROUND |
| AN1 | NOT USED | BN1 | NOT USED |
| AP1 | NOT USED | BP1 | NOT USED |
| AR1 | BREF L | BR1 | NOT USED |
| AS1 | NOT USED | BS1 | NOT USED |
| AT1 | GROUND | BT1 | NOT USED |
| AU1 | NOT USED | BU1 | NOT USED |
| AV1 | + 5 V BATTERY | BV1 | +5 V POWER |
| AA2 | + 5 V POWER | BA2 | + 5 V POWER |
| AB2 | NOT USED | BB2 | NOT USED |
| AC2 | GROUND | BC2 | GROUND |
| AD2 | NOT USED | BD2 | NOT USED |
| AE2 | BDOUT L | BE2 | BDAL <2> L |
| AF2 | BRPLY L | BF2 | BDAL $<3>$ L |
| AH2 | BDIN L | BH2 | BDAL <4> L |
| AJ2 | BSYNC L | BJ2 | BDAL $<5>$ L |
| AK2 | BWTBT L | BK2 | BDAL $<6>$ L |
| AL2 | NOT USED | BL2 | BDAL <7> L |
| AM2 | BIAKI L | BM2 | BDAL <8> L |
| AN2 | BIAKO L | BN2 | BDAL <9> L |
| AP2 | BBS 7 L | BP2 | BDAL <10>L |
| AR2 | BDMGIL | BR2 | BDAL <11>L |
| AS2 | BDMGO L | BS2 | BDAL <12>L |
| AT2 | BINIT L | BT2 | BDAL <13> L |
| AU2 | BDAL <0> L | BU2 | BDAL <14> L |
| AV2 | BDAL $<1>L$ | BV2 | BDAL <15> L |

options (switch/jumper selectable)

| Address Space | $18-22$ bits (1/4 to 4 Megabytes) |
| :--- | :--- |
| Starting Address | Any 4 K word boundary |
| l/O Page Size | $1024,2048,3584$ or 4096 words |
| Parity (Controller) | All functions implemented on board |
| Battery Backup | User selectable |

- Fully Compatible with PDP-11 UNIBUS* (Modified or Extended) Systems
- High Density . . . 1 Megabyte . . . 512K (16 Bit) Words Plus 6 Bits for Error Detection and Correction
- Single-Bit Error Correction, Double Bit Error Detection Greatly Enhance System Reliability
- Twenty-two Address Lines Allow for Expansion to 2M Words
- Single +5-Volt Supply, Low Power Consumption
- Error Logging Capability Isolates Failures to Individual Memory Components



## description

The TMM20000 high-density, high-speed add-in modules are completely compatible with the DEC* PDP-11 family of UNIBUS* computers. System dependability is markedly improved using the single-bit error correction, double-bit error detection feature.

The TMM20000 Series modules' 22 address lines permit expansion to 2 M words. These modules operate from a single +5 -volt power supply with low power consumption.

[^23]error detection and correction (EDAC)
On-board circuitry performs single-bit error correction and double-bit error detection. Control (CSR) and error (ESR) status registers, with single- and double-bit error display, can capture in real time all information necessary to pinpoint any single-bit failure to the exact location of the failing memory component. All error detection and correction operations are transparent to the operating system.

Battery backup is jumper selectable.
system reliability
The TMM20000 modules undergo $100 \%$ testing, not only at board level but at memory component level as well. All modules and memory components are burned-in for improved reliability.

## specifications

memory capacity

| MODEL | WORDS | BITS/WORD |
| :---: | :---: | :---: |
| TMM20000-01 | 256 K words $\times 22$ bits ( 262,144 words) | 16 data bits plus 6 error-detection bits |
| TMM20000-02 | 128 K words $\times 22$ bits (131,072 words) | 16 data bits plus 6 error-detection bits |
| TMM20000-04 | 512 K words $\times 22$ bits ( 524,288 words) | 16 data bits plus 6 error-detection bits |

access and cycle times (see Note 1)

| OPERATION |  | STATUS REGISTERS ACCESS TIME (ns) |  | MEMORY REGISTERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ACCESS TIME (ns) | CYCLE TIME (ns) |  |
|  |  | TYP | MAX | TYP | MAX | TYP | MAX |
| DATI (Memory Read) | No error detected (see Note 2) |  |  |  | 125 | 400 | 430 | 620 | 665 |
|  | Error detected (see Note 2) |  | 125 |  | 540 |  | 965 |
| DATO (Memory Write) |  |  | 125 | 40 | 60 | 620 | 665 |
| DATOB (Memory Write/Byte) |  |  | 125 | 40 | 60 | 920 | 965 |

## power requirements

| MODE | CONDITIONS | 128K WORDS |  | 256K WORDS |  | $\begin{aligned} & \hline \text { 512K WORDS } \\ & \hline \text { POWER (W) } \end{aligned}$ |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | POWER (W) |  | POWER (W) |  |  |  |  |
|  |  | TYP | MAX | TYP | MAX | TYP | MAX |  |
| Operating | +5 V ( $\pm 5 \%$ ) | 16 | 20 | 17 | 20 | 17 | 20 | Continuous read/write cycles |
| Standby |  | 15 | 18 | 16 | 19 | 16 | 19 | Memory ready and refresh every $15 \mu \mathrm{~s}$ |
| Battery backup | Standby | 9 | 12 | 10 | 12 | 10 | 12 | Memory array and refresh support cycles operating in standby modes |

environmental conditions

| MODE | TEMPERATURE | RELATIVE HUMIDITY |
| :---: | :---: | :---: |
| Operating | $5^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ | $10 \%$ to $95 \%$ (Noncondensing) |
| Storage | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |

## dimensions

15.68 in . ( $39,2 \mathrm{~cm}$ ) $\times 8.47 \mathrm{in}$. $(21.0 \mathrm{~cm})$, single width, hex height.

NOTES: 1. Access and cycle times are measured from recejpt of Bus MSYN to transmission of Bus SSYN.
2. Access and cycle times are extended when an error is detected and corrected.

## TMM20000 SERIES ADD-IN MEMORY FOR PDP-11 COMPUTERS

pin list (UNIBUS pin assignments)

| PIN | STANDARD | MODIFIED | EXTENDED | PIN | STANDARD | MODIFIED | EXTENDED |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AA1 | INIT L |  |  | BE2 | NOT USED | NOT USED | A18L |
| AA2 | NOT USED |  |  | BF1 | NOT USED |  |  |
| AB1 | NOT USED |  |  | BF2 | DCLO L |  |  |
| AB2 | NOT USED |  |  | BH1 | A01 L |  |  |
| AC1 | DOOL |  |  | BH2 | A00 L |  |  |
| AC2 | GROUND |  |  | BJ1 | A03 L |  |  |
| AD1 | D02 L |  |  | BJ2 | A02 L |  |  |
| AD2 | D01 L |  |  | BK1 | A05 L |  |  |
| AE1 | D04 L |  |  | BK2 | A04 L |  |  |
| AE2 | D03 L |  |  | BL1 | A07 L |  |  |
| AF1 | D06 L |  |  | BL2 | A06 L |  |  |
| AF2 | D05 L |  |  | BM1 | A09 L |  |  |
| AH1 | D08 L |  |  | BM2 | A08 L |  |  |
| AH2 | D07 L |  |  | BN1 | A11 L |  |  |
| AJ1 | D10 L |  |  | BN2 | A10 L |  |  |
| AJ2 | D09 L |  |  | BP1 | A13 L |  |  |
| AK1 | D12 L |  |  | BP2 | A12 L |  |  |
| AK2 | D11 L |  |  | BR1 | A15 L |  |  |
| AL1 | D14 L |  |  | BR2 | A14 L. |  |  |
| AL2 | D13L |  |  | BS1 | A17 L |  |  |
| AM1 | NOT USED |  |  | BS2 | A16 L |  |  |
| AM2 | D15 L |  |  | BT1 | GROUND |  |  |
| AN1 | NOT USED | NOT USED | A21 L | BT2 | C1 L |  |  |
| AN2 | PB L |  |  | BU1 | SSYN L |  |  |
| AP1 | NOT USED | NOT USED | A20 L | BU2 | COL |  |  |
| AP2 | NOT USED |  |  | BV1 | MSYN L |  |  |
| AR1 | NOT USED |  |  | BV2 | NOT USED |  |  |
| AR2 | NOT USED |  |  | CA1 | NPG IN/OUT |  |  |
| AS1 | NOT USED |  |  | CA2 | +5V |  |  |
| AS2 | NOT USED |  |  | CB1 | NPG IN/OUT |  |  |
| AT1 | GROUND |  |  | CT1 | GROUND |  |  |
| AT2 | NOT USED |  |  | DA2 | + 5 V |  |  |
| AU1 | NOT USED |  |  | DK2 | BG7 IN/OUT |  |  |
| AU2 | NOT USED |  |  | DL2 | BG7 IN/OUT |  |  |
| AV1 | NOT USED |  |  | DM2 | BG6 IN/OUT |  |  |
| AV2 | NOT USED |  |  | DN2 | BG6 IN/OUT |  |  |
| BA1 | NOT USED |  |  | DP2 | BG5 IN/OUT |  |  |
| BA2 | + 5 V |  |  | DR2 | BG5 IN/OUT |  |  |
| BB1 | NOT USED |  |  | DS2 | BG4 IN/OUT |  |  |
| BB2 | NOT USED |  |  | DT1 | GROUND |  |  |
| BC1 | NOT USED |  |  | DT2 | BG4 IN/OUT |  |  |
| BC2 | GROUND |  |  | EA2 | + 5 V |  |  |
| BD1 | NOT USED | +5 BATT | +5 8ATT | ET1 | GROUND |  |  |
| BD2 | NOT USED |  |  | FA2 | +5V |  |  |
| BE1 | NOT USED | NOT USED | A19L | FT1 | GROUND |  |  |

## selectable options

- Modified or extended UNIBUS: switch select
- I/O page size: $2 \mathrm{~K}, 4 \mathrm{~K}$, or 8 K words (switch select)
- Starting address (switch select): any 16K word boundary
- Total address space (switch select):
modified UNIBUS -128 K words ( 256 K bytes)
extended UNIBUS - 2048K words (4M bytes)
- Control and status register (CSR) address location (switch select): 1 of 16
- Error status register (ESR): on or off
- Battery backup: enable or disable (jumper)
- Fully Compatible with VAX 11/780* Computer, Including Battery Backup Option
- Very-High Density . . . 1/2 Megabyte, 1 Megabyte on a Single Board
- Extensive Testing and Burn-In Ensure High Reliability
- Single +5-Volt Supply, Low-Power Consumption
- Replaces Two to Four VAX M8210* Memory Boards; Greatly Improving System Reliability Due to Reduced TTL and High Reliability 64K Technology
- $\mathbf{+ 5}$-Volt LED and +5-Volt Battery LED
- Board Select LED
- On-Line/Off-Line Switch
- Full One Year Warranty



## description

The TMM30000 high-density, high-speed add-in modules are hardware/software-compatible with the DEC VAX 11/780* computer.

TI high-temperature burn-in and module test procedures enhance system dependability.
The TMM30000 Series modules require memory sizing boards to replace the equivalent number of M8210 memory boards, e.g.; TMM30000-01 needs three and the TMM30000-03 needs one. These memory sizing boards are furnished with the TMM30000 Series Modules.

LEDs indicate when +5 -volt power or +5 -volt battery power is applied, or when +5 -volt power is applied and the battery backup is not used. The board select LED indicates only when a memory bank is accessed.

[^24]
## specifications

memory capacity

| MODEL | WORDS | BITS/WORD | MEMORY SIZING BOARDS <br> REQUIRED |
| :---: | :---: | :---: | :---: |
| TMM30000-01 | 131,072 | $72(64+8 E D A C)$ | 3 |
| TMM30000-03 | 65,536 | $72(64+8 E D A C)$ | 1 |

timing (typical)
Access time: 250 ns
Cycle time: 530 ns
(System cycle time determined by memory controller)
power (typical)

| MODEL | WATTS (Operating)* | WATTS (Standby)** |
| :---: | :---: | :---: |
| TMM30000-01 | 20.5 | 16.5 |
| TMM30000-03 | 15.5 | 13.5 |

- Back-to-back memory cycles, distributed refresh, +5 volts at $25^{\circ} \mathrm{C}$
- Distributed refresh, +5 volts at $25^{\circ} \mathrm{C}$
environmental conditions

| MODE | TEMPERATURE | RELATIVE HUMIDITY |
| :---: | :---: | :---: |
| Operating | $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ | $10 \%$ to $95 \%$ (Noncondensing) |
| Storage | $-40^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |

dimensions
$11.95 \mathrm{in} .(19.87 \mathrm{~cm}) \times 15.688 \mathrm{in} .(39.22 \mathrm{~cm})$

## VAX $11 / 780$ BACKPLANE DESIGNATION (TYPICAL INSTALLATION)

(Each array module slot is assigned $\mathbf{1 / 4}$ megabyte of MOS memory)
1 Megabyte Boundaries

| 20 | 19 | 18 | 1 | 16 | 15 | 14 | $\frac{1}{13}$ | 12 | 11 | 10 | $1$ | 8 | 7 | 6 | $\frac{1}{5}$ | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | TERM |
| M | M | M | T | V | M | M | $T$ | $v$ | $v$ | M | T | V | V | V | T | $v$ | $V$ | V |  |
| 8 | 8 | 8 | M | A | 8 | 8 | M | A | A | 8 | M | A | A | A | M | A | A | A |  |
| 2 | 2 | 2 | M | $\times$ | 2 | 2 | M | X | X | 2 | M | X | X | X | M | X | X | X |  |
| 1 | 1 | 1 | 3 | S | 1 | 1 | 3 | S | S | 1 | 3 | S | S | S | 3 | S | s | S |  |
| 4 | 3 | 2 | 0 | S | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  |
| S | c | D | 0 | 7 |  |  | 0 | 2 | z | or | 0 | z | z | z | 0 | z | z | z |  |
| S | c | A | 0 | 1 |  |  | 0 | 1 | 1 | or | 0 | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ | 1 | $1$ | 0 | 1 | 1 | 1 |  |
| B | N | A | 0 | N |  |  | 0 | N | $N$ | equal | 0 | N | N | N | 0 | N | N | N |  |
| (1) | T | A | - | G |  |  | - | G | G |  | - | G | G | G | - | G | G | G |  |
|  | R |  | 0 | - |  |  | 0 | - |  |  | 0 |  |  |  | 0 |  |  |  |  |
|  | $\begin{aligned} & R \\ & 0 \end{aligned}$ |  | 3 | B |  |  | 2 | B | B |  | 1 | B | B | B | 1 | B | B | B |  |
|  | - |  | (2) | 0 |  |  | (3) | 0 | 0 |  | (3) | 0 | 0 | 0 | (3) | 0 | 0 | 0 |  |
|  | L |  |  | A |  |  |  | A | A |  |  | A | A | A |  | A | A | A |  |
|  | E |  |  | R |  |  |  | R | R |  |  | R | R | R |  | R | R | R |  |
|  | R |  |  | D |  |  |  | D | D |  |  | D | D | D |  | D | D | D |  |
| $4 \text { 1/2 Megabyte Boundaries }$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

NOTES: 1. Synchronous backplane interconnect interface
2. Place on 1/2-megabyte boundaries. (No more than one set per backplane.)
3. Place on 1-megabyte boundaries

- Very High Density . . . 64K Bytes to 512K Bytes on One Board
- Completely Compatible with Intel Multibus* Protocol
- Single-Bit Error Correction and Double-Bit Detection with Inhibit Capability
- Lower and Upper Memory Addresses Are Independently Selectable with 4K-Byte Granularity
- Single $\mathbf{+ 5}$-Volt Supply for Low Power Consumption
- Control-Status and Error-Status Registers (Accessible via Two I/O Ports)
- Battery Backup and ROM Overlay Capability
- LEDs Indicate Type of Error and Exact Location of Failing DRAM
- Switch Selectable 20 or 24-Bit Address Bus
- Holes Provided for Pull-Up SIP Resistor for Those Desiring 21, 22, or 23 Address Lines



## description

The TMM40010A Series memory modules are available in four high-density versions all of which are compatible with the Intel Multibus*. All modules employ three types of error logging: vișual, processor polling, and nonvectored interrupt.

The TMM40010A supports word transfer and high, swap, and low byte transfers.
The power-fail sense flip-flop on the power supply may be read and reset via the control status register.

[^25]
## specifications

memory capacity

| MODEL NO. | CAPACITY |
| :---: | :---: |
| TMM40010A-01 | $256 \mathrm{~K}(262,144)$ Bytes |
| TMM40010A-02 | $128 \mathrm{~K}(131,072)$ Bytes |
| TMM40010A-04 | $512 \mathrm{~K}(524,288)$ Bytes |
| TMM40010A-07 | $64 \mathrm{~K}(65,536)$ Bytes |

operating voltage: $5 \mathrm{~V} \pm \mathbf{5 \%}$
typical power (supply voltage $=5 \mathrm{~V}$ )

| MODEL NO. | OPERATING <br> (WATTS) | REFRESH ONLY <br> (WATTS) | BATTERY BACKUP <br> (WATTS) |
| :---: | :---: | :---: | :---: |
| TMM40010A-01 | 14 | 12.7 | 7.5 |
| TMM40010A-02 | 12 | 11.8 | 6.5 |
| TMM40010A-04 | 14 | 12.7 | 7.5 |
| TMM40010A-07 | 12.1 | 11.3 | 4.8 |

system timing

| PARAMETER |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{RD})!$ | Time from MRDC active ${ }^{\dagger}$ to valid read data |  |  | 325 | 355 | ns |
| $t_{\text {a }}(W T)$ | Time from MWTC active ${ }^{\dagger}$ to write data latched |  |  | 90 | 130 | ns |
| ${ }_{\text {t }}^{\text {c ( }}$ (RD,WT) | Cycle time, read or write |  |  | 700 | 730 | ns |
| ${ }^{\text {t }}$ (REFRESH) | Cycle time, refresh |  |  | 750 | 850 | ns |
| tXACK(RD) | Time from MRDC active ${ }^{\dagger}$ to XACK active |  |  | 390 | 420 | ns |
| ${ }^{\text {t } X A C K(W T) ~}$ | Time from MWTC active ${ }^{\dagger}$ to XACK active |  | 92 | 132 | 158 | ns |
| ${ }^{\text {t }}$ AACK(RD) | Time from MRDC active ${ }^{\dagger}$ to AACK active | Tap 2 |  | 285 |  | ns |
|  |  | Tap 3 |  | 250 |  |  |
|  |  | Tap 4 |  | 215 |  |  |
|  |  | Tap 5 |  | 110 |  |  |
| ${ }^{\text {t }}$ AACK(WT) | Time from MWTC active ${ }^{\dagger}$ to AACK active |  | 92 | 132 | 158 | ns |
| t $\times$ ACK(I/O) | Time from IORC or IOWC active to XACK active |  | 26 | 45 | 79 | ns |
| ${ }^{\text {t } A A C K}$ | Time from IORC or IOWC active to AACK active |  | 26 | 45 | 79 | ns |

${ }^{\dagger}$ No refresh
NOTE: Advanced acknowledge (AACK/) may be used to provide acknowledges of $74 \mathrm{~ns}, 110 \mathrm{~ns}, 147 \mathrm{~ns}$, and 257 ns in advance of valid read data (worst case).
environmental conditions

| MODE | TEMPERATURE | RELATIVE HUMIDITY |
| :---: | :---: | :---: |
| Operating | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} \ddagger$ | $10 \%$ to $95 \%$ (Noncondensing) |
| Storage | $-40^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |  |

$\ddagger$ With adequate air flow

## dimensions

12.0 in . $(30,48 \mathrm{~cm}) \times 6.75 \mathrm{in} .(17,15 \mathrm{~cm})$

## TMM40010A SERIES <br> MEMORY MODULES FOR MULTIBUS* SYSTEMS

## additional features

- $\quad 256$ byte or 4 K byte I/O may be selected
- Interrupts strappable to any nonvectored interrupt line
- Save first error/last error selectable via Control Status Register
- LEDs may be cleared in software by writing to Error Status Register
- Normally asynchronous transparent refresh may be synchronized with the processor, or boards may be synchronized with each other in multiboard systems.
- Corrected data is written back into memory when a single-bit error is detected.


## pin assignments

CONNECTOR P1

|  | COMPONENT SIDE |  |  | CIRCUIT SIDE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIN | MNEMONIC | DESCRIPTION | PIN | MNEMONIC | DESCRIPTION |
| Power Supplies | 1 | GND | Signal ground | 2 | GND | Signal ground |
|  | 3 | +5V | +5V | 4 | +5 V | +5V |
|  | 5 | +5V | +5V | 6 | +5V | $+5 \mathrm{~V}$ |
|  | 7 | +12V | +12V | 8 | +12V | +12V |
|  | 9 | -5V | $-5 \mathrm{~V}$ | 10 | -5 V | $-5 \mathrm{~V}$ |
|  | 11 | GND | Signal ground | 12 | GND | Signal ground |
| Bus <br> Controls | 13 | BCLK/ | Bus clock | 14 | INIT] | Initialize |
|  | 15 | BPRN/ | Bus priority in | 16 | BPRO/ | Bus priority out |
|  | 17 | BUSY/ | Bus busy | 18 | BREQ/ | Bus request |
|  | 19 | MRDC/ | Memory read command | 20 | MWTC/ | Memory write command |
|  | 21 | IORC/ | 1/O read command | 22 | IOWC/ | I/O write command |
|  | 23 | XACK/ | Transfer acknowledge | 24 | INH1/ | Inhibit 1 disable RAM |
| Bus <br> Controls and Address | 25 | AACK/ | Advanced acknowledge | 26 | INH2I | Inhibit 2 disable PROM or ROM |
|  | 27 | BHEN/ | Byte high enable | 28 | AD10/ | Address bus |
|  | 29 | CBRQ/ | Common bus request | 30 | AD11/ |  |
|  | 31 | CCLK/ | Constant clock | 32 | AD12/ |  |
|  | 33 | INTA/ | Interrupt acknowledge | 34 | AD13/ |  |
| Interrupts | 35 | INT6/ | Parallel interrupt requests | 36 | [NT7] | Parallel interrupt requests |
|  | 37 | INT4/ |  | 38 | INT5/ |  |
|  | 39 | INT2/ |  | 40 | INT3/ |  |
|  | 41 | INTO/ |  | 42 | INT1/ |  |
| Address | 43 | ADRE/ | Address bus | 44 | ADRF/ | Address bus |
|  | 45 | ADRC/ |  | 46 | ADRD/ |  |
|  | 47 | ADRA/ |  | 48 | ADRB/ |  |
|  | 49 | ADR8/ |  | 50 | ADR9/ |  |
|  | 51 | ADR6/ |  | 52 | ADR7/ |  |
|  | 53 | ADR4/ |  | 54 | ADR5/ |  |
|  | 55 | ADR2/ |  | 56 | ADR3/ |  |
|  | 57 | ADR0/ |  | 58 | ADR1/ |  |
| Data | 59 | DATE/ | Data bus | 60 | DATF/ | Data bus |
|  | 61 | DATC/ |  | 62 | DATD/ |  |
|  | 63 | DATA/ |  | 64 | DATB/ |  |
|  | 65 | DAT8/ |  | 66 | DAT9/ |  |
|  | 67 | DAT6/ |  | 68 | DAT7/ |  |
|  | 69 | DAT4/ |  | 70 | DAT5/ |  |
|  | 71 | DAT2/ |  | 72 | DAT3/ |  |
|  | 73 | DATO/ |  | 74 | DAT1/ |  |

CONNECTOR P1 (Continued)

|  | COMPONENT SIDE |  |  | CIRCUIT SIDE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PIN | MNEMONIC | DESCRIPTION | PIN | MNEMONIC | DESCRIPTION |
| Power <br> Supplies | 75 | GND | Signal GND | 76 | GND | Signal ground |
|  | 77 | Reserved |  | 78 | Reserved |  |
|  | 79 | -12 V | -12 V | 80 | -12 V | -12 V |
|  | 81 | +5V | +5V | 82 | +5V | +5V |
|  | 83 | +5V | +5V | 84 | +5 V | +5 V |
|  | 85 | GND | Signal GND | 86 | GND | Signal ground |

pin assignments (continued)
CONNECTOR P2

| COMPONENT SIDE |  |  | CIRCUIT SIDE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PIN | MNEMONIC | DESCRIPTION | PIN | MNEMONIC | DESCRIPTION |
| 1 | GND | Signal ground | 2 | GND | Signal ground |
| 3 | 5VB | +5-volt battery | 4 | +5VB | +5-volt battery |
| 5 |  | Reserved | 6 | VCCPP | +5-volt pulsed power |
| 7 | -5VB | -5-volt battery | 8 | -5VB | -5-volt battery |
| 9 |  | Reserved | 10 |  | Reserved |
| 11 | 12VB | +12-volt battery | 12 | 12VB | +12-volt battery |
| 13 | PFSR/ | Power failure sense reset | 14 |  | Reserved |
| 15 | -12VB | -12-volt battery | 16 | -12VB | -12-volt battery |
| 17 | PFSN/ | Power failure sense | 18 | ACLO | AC low |
| 19 | PFIN | Power failure interrupt | 20 | MPRO/ | Memory protect |
| 21 | GND | Signal ground | 22 | GND | Signal ground |
| 23 | +15 V | +15 V | 24 | +15V | +15 V |
| 25 | -15 V | -15 V | 26 | -15V | -15 V |
| 27 | PAR1/ | Parity 1 | 28 | HALT/ | Bus master halt |
| 29 | PAR2/ | Parity 2 | 30 | WAIT | Bus master wait state |
| 31 |  |  | 32 | ALE | Bus master ALE |
| 33 | Reserved |  | 34 |  | Reserved |
| 35 | Reserved |  | 36 |  | Reserved |
| 37 |  |  | 38 | AUX RESET/ | Reset switch |
| 39 | REFR1/ | Refresh option | 40 | REFR2/ | Refresh test |
| 41 |  |  | 42 |  |  |
| 43 |  |  | 44 |  |  |
| 45 |  |  | 46 |  |  |
| 47 | Reserved |  | 48 |  | Reserved |
| 49 |  |  | 50 |  |  |
| 51 |  |  | 52 |  |  |
| 53 |  |  | 54 |  |  |
| 55 | ADR16/ | Address bus | 56 | ADR17/ | Address bus |
| 57 | ADR14/ | Address bus | 58 | ADR15/ | Address bus |
| 59 |  |  | 60 |  |  |

/Indicates board interprets electrical low on the bus as a Logical One.

## Applications Information

# Applications Brief 

JUNE 1980

64K DYNAMIC RAM ARCHITECTURE


Of the two basic 64K Dynamic RAM architectures illustrated above, TI chose the historically successful industry standard organization for its TMS 4164. This 256 -column by 256 -row square array results in the following attributes:

- Superior Performance - The 256-cycle approach requires only half the number of sense amplifiers as the 128 -cycle approach. Fewer sense amplifiers means lower power dissipation ( 125 mW typical) and lower junction temperatures (parameters which limit cycle time for many 16K Dynamic RAMs). The TMS 4164-15 is thus able to operate at a dramatically improved 280-ns cycle time versus 375 ns for 16 K circuits.
- Improved Reliability - Another advantage resulting from the utilization of only 256 sense amplifiers is the increased chip area which can be devoted to the memory array (array area/bar size $=0.52$ ). This allows each cell to store greater charge and, coupled with the reduced on-chip temperatures, ensures a decreased refresh rate ( 4 ms per cell versus 2 ms ). In addition, current transients and system noise levels are reduced by as much as 2 to 1.
- Low Cost - With only 256 sense amplifiers and reduced on-chip routing, the TMS 4164 organization optimizes bar size and yields a cost-effective, reliable, and producible memory component.


# Applications Brief 

JULY 1980

## 64K DYNAMIC RAM REFRESH ANALYSIS SYSTEM DESIGN CONSIDERATIONS

## 64K SYSTEM HARDWARE



- 8 bit address multiplexing and 8 bit address bus are needed for either 256 or 128 cycle refresh on 64 K .
- 128 cycle 64 K s require 1 less counter bit ( 7 vs .8 ). This is, however, unlikely to be a practical saving since counters/multiplexers come in 4 and 8 bit multiples.
- 256 cycle/4 ms refresh approach allows the same oscillator timing ( 64 kHz ) to be used when upgrading from 16K s (128 cycle/ 2 ms period).
- Systems designed for 256 cycle 64 K s can easily use 128 cycle 64 K s.

Compatibility among all 64K Dynamic RAM vendors can be achieved by designing to Tl 's 4164 $64 \mathrm{~K} \times 1$ Dynamic RAM. The TMS 4164 requires all 256 rows to be refreshed within 4 ms . Competitive 64K DRAMs which are not able to achieve the 256 cycle, 4 ms refresh rate require twice the number of sense amplifiers as the TMS 4164 and half the number of refresh addresses. A 64 K DRAM which requires the 128 cycle, 2 ms refresh treats the 256 cycle, 4 ms refresh as two refresh events in 2 ms each.

Simply: 256 cycle in $4 \mathrm{~ms}=2$ ( 128 cycle in 2 ms )
The extra address bit, A7, during refresh is treated by these vendors as a don't care situation.
The TMS 4164 has the same refresh rate as the $4116,16 \mathrm{~K} \times 1$ Dynamic RAM, which requires 128 rows to be refreshed in 2 ms . Most 4116 based systems already contain the extra refresh counter bit required for upgrading to the 64K. Those implemented with the 74LS393, 8 -bit counter already do.

For a given cycle time, say 280 ns, the 256 cycle 4 ms refresh architecture of the TMS 4164 requires the same refresh overhead as the 128 cycle 2 ms approach as can be seen by the following calculations:

Refresh overhead $=\frac{\text { refresh cycles in given time }}{\text { available cycles in given time }}=\frac{256 \text { cycles }}{4 \mathrm{~ms} / 280 \mathrm{~ns} \mathrm{per} \mathrm{cycle}}=\frac{128 \mathrm{cycles}}{2 \mathrm{~ms} / 280 \mathrm{~ns} \mathrm{per} \mathrm{cycle}}=1.8 \%$

However, the TMS 4164 provides the user with the following advantages:

- Half the number of sense amplifiers, small chip size, low cost.
- Lower power yielding lower temperature and increased reliability.
- More chip area devoted to memory array allowing greater detectable cell charge and improved performance.

In summary, the TMS 4164 is compatible with 16 K DRAMs and other 64K DRAMs since they are all refreshed at the same rate. An extra counter bit A7, introduced to the TMS 4164 during refresh will insure compatibility among all 64K DRAMs.

# Applications Brief 

## AUGUST 1981

256-CYCLE REFRESH CONVERSION


This may tre implemented in discrete logic, with an SN74LS157 or other scheme.

> CIRCUIT TO CONVERT 280 128-CYCLE REFRESH TO 256 -CYCLE REFRESH REQUIRED BY TMS 4164

Adding the circuit above to $Z 80$-based systems increases availability and competitive pricing among those vendors who have announced 64 K dynamic RAMs ${ }^{1}$ including

* TEXAS INSTRUMENTS
- Fairchild
- Inmos
- National
- Signetics

Z80 users who are considering an upgrade in dynamic memory from 16 K to 64 K have much to gain by modifying the $Z 80$ 128-cycle refresh. The circuit shown above converts the Z80 128-cycle refresh to the 256 -cycle refresh required by TI's TMS 416464 K dynamic RAM. Designing in the 256 -cycle refresh results in broader choice of 64 K dynamic memory available to the designer. Designing with only 128 -cycle capability severely limits the potential sources for 64 K dynamic RAMs.

Adding the circuit shown above to the Z80-based system also allows the designer to take advantage of the TMS 4164's low cost and low power dissipation that result from using only half as many sense amplifiers as the 128-cycle approach.

[^26]
## EXPANSION OF 3242 FOR 256-CYCLE REFRESH



Adding the above circuit to those systems which utilize a 3242 allows the use of 256 -cyclerefresh parts. The circuit on the following page may also be incorporated into designs using the 3242A where the zero-detect output is not available.

These designs are presented to demonstrate possible implementation, however, particular system requirements may suggest alternate circuits to optimize component layout.

NOTE: The SN74LS153 may be replaced with an SN74LS352 to obtain inverted signal for all memory addresses.

## EXPANSION OF 3242A FOR 256-CYCLE REFRESH



* This output may be used to implement 256 -cycle refresh for 3232 devices in conjunction with the other half of the SN74LS153.

In summary, these circuits show how to convert a system to a design with maximum flexibility that can use either 128 -cycle or 256 -cycle 64 K dynamic RAMs. Meeting this requirement allows the use of any 64 K RAM which will ultimately result in the lowest cost and most reliable system.

MOS Memory
Applications Engineering

## Applications Brief

TMS 4116 VS. TMS 4164 DATA SHEET DIFFERENCES

|  |  | -15 |  | -20 |  | -25 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPECIFICATION | SYMBOL | 4116 | 4164 | 4116 | 4164 | 4116 | 4164 |
| Page Mode Cycle Time | $\mathrm{t}_{\mathrm{c}}(\mathrm{P})$ | 170 | 160 | 225 | 225 | 275 | 275 |
| Read or Write Cycle Time | $\begin{aligned} & \mathrm{t}_{\mathrm{c}}(\mathrm{rd}) \\ & \mathrm{t}_{\mathrm{c}}(\mathrm{~W}) \end{aligned}$ | 375 | 260 | 375 | 330 | 410 | 410 |
| Read-Modify-Write Cycle Time | $\mathrm{t}_{\mathrm{c}(\mathrm{rdW}}$ | 375 | 285 | 375 | 345 | 515 | 455 |
| Pulse Width, $\overline{\mathrm{CAS}}$ High | $\mathrm{t}_{\mathrm{w}}(\mathrm{CH})$ | 60 | 50 | 80 | 80 | 100 | 100 |
| Pulse Width, $\overline{\mathrm{RAS}}$ Low | $\mathrm{t}_{\mathrm{w}}(\mathrm{RL}$ ) | 150 | 150 | 200 | 200 | 250 | 250 |
| Column Address Setup Time | $t_{\text {su }}(C A)$ | -10 | -5 | -10 | -5 | -10 | -5 |
| Delay Time, $\overline{\mathrm{CAS}}$ High to $\overline{\mathrm{RAS}}$ Low | tchri | -20 | 0 | -20 | 0 | -20 | 0 |
| Delay Time, $\overline{\mathrm{RAS}}$ Low to $\bar{W}$ Low (RMW) Cycle) | trLWL | 120 | 110 | 160 | 130 | 200 | 190 |
| Delay Time, $\overline{\mathrm{W}}$ Low to $\overline{\mathrm{CAS}}$ Low (Early W) | tWLCL | -20 | -5 | -20 | -5 | -20 | -5 |
| Delay Time, $\overline{\mathrm{CAS}}$ Low to $\bar{W}$ Low (RMW Cycle) | ${ }^{t}$ (CLWL) | 70 | 60 | 95 | 65 | 125 | 105 |
| Refresh Period | trf | 2 ms | 4 ms | 2 ms | 4 ms | 2 ms | 4 ms |
| Data Hold Time After $\overline{\mathrm{CAS}}$ Low | th(CLD) | 45 | 60 | 55 | 80 | 75 | 110 |
| Data Hold Time After $\overline{\mathrm{RAS}}$ Low | th(RLD) | 95 | 145 | 120 | 180 | 160 | 210 |
| Write Hold Time After $\overline{\mathrm{CAS}}$ Low | th(CLW) | 45 | 60 | 55 | 80 | 75 | 110 |
| Write Hold Time After $\overline{\mathrm{RAS}}$ Low | th(RLW) | 95 | 110 | 120 | 145 | 160 | 195 |
| Column Address Hold Time After RAS Low | th(RLCA) | 95 | 95 | 120 | 140 | 160 | 190 |

All times are in nanoseconds unless otherwise noted.
Here's what these specification differences mean when upgrading to the TMS 4164.
Memory cycle times are reduced in all modes: page mode cycle time as low as 160 ns , read or write cycle time to 280 ns , and read-modify-write cycle time as low as 280 ns .

The TMS 4164 has a 2 cycle, 4 ms refresh which results in the same refresh rate as the 4116 's 128 cycle; 2 ms refresh. With the same refresh rate, the faster cycle time of the 64 K is the key to lower refresh overhead. The result is refresh overhead reduced from $2.4 \%$ (16K) to $1.8 \%$ ( 64 K ).


Column address setup time is longer on all speed range parts and column address hold time is increased on -20 and -25 parts. This means column address must be presented sooner and held longer when using the TMS 4164.

Data In, Write Command, and RAS low have longer hold times with the 4164. The removal of these signals is late in the cycle and usually a "cleanup" operation. For this reason, the longer hold times do not affect system performance as the access time from RAS remains the same as the 4116.

Other differences include a shorter delay time from $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ to $\bar{W}$ low on the read-modifywrite cycle and a shorter delay time from $\bar{W}$ low to $\overline{C A S}$ low on an early write cycle. These differences are expected with the shorter cycle times of the 4164.

Overall the TMS 4164 specifications show significant improvements over the TMS 4116. These improvements mean upgrading to the 4164 not only yields a denser memory layout but also significant speed advantage.

# Applications Brief 

## AUGUST 1981

## TTL ADDRESS DRIVERS AND LINE TERMINATION IN MOS MEMORY ARRAYS

State-of-the-art MOS memory logic levels are compatible with the voltage levels of TTL logic families. MOS inputs require very little current, so that a standard TTL output is capable of driving up to 32 memory devices on a bus line. However, the extremely high speeds of the TTL devices (from 2 to 3 nanoseconds transition time) can induce ringing due to transmission-line effects even on printed circuit lines only 7 inches long.

A printed circuit trace 0.015 inches wide on 0.062 -inch double-sided board can be represented by a transmission line with distributed capacitance ( $C_{D}$ ) and inductance ( $L_{D}$ ) of 15 picofarads and 0.2 microhenries per foot. From this, we can calculate the characteristic impedance of the transmission line.

$$
\begin{aligned}
Z_{0} & =\sqrt{\frac{L}{C}}=\sqrt{\frac{0.20 \times 10^{-6}}{15 \times 10^{-12}}} \\
& =115 \Omega
\end{aligned}
$$

Adding an MOS memory input ( $C_{\mid}=5$ picofarads) every half inch, as shown in Figure 1 below, will increase the distributed capacitance effectively to 135 picofarads per foot.


FIGURE 1 - EQUIVALENT CIRCUIT OF MEMORY ARRAY
Characteristic impedance of the transmission line can then be calculated in the following manner:

$$
Z_{0}=\sqrt{\frac{0.20 \times 10^{-6}}{135 \times 10^{-12}}}=39 \Omega
$$

The equivalent impedance of the line with 1 memory input every half inch is only $39 \Omega$.

Whenever a discontinuity occurs in a transmission line, a portion of the signal traveling down the line will be reflected. These reflections add to the original waveform and cause distortion of the rising and falling edges in the form of plateaus, undershoot, and ripple.

One method that could be used to reduce this distortion is parallel termination. This involves tying a resistor between a point at the end of the array and another voltage source as shown in Figure 2.


Typically, +5 V would be used for $\mathrm{V}_{\boldsymbol{T}}$ because it is always available in systems using TTL devices. The problem with this type of termination is the amount of current required to pull the line low. For $\mathrm{RT}=39 \Omega$, the current calculations for a low level would be:

$$
\mathrm{I}_{\mathrm{OL}}=\frac{5 \mathrm{~V}-0.4 \mathrm{~V}}{39 \Omega}=118 \mathrm{~mA}
$$

This obviously eliminates this configuration for such a low value of terminating resistor. Even if $\mathrm{V}_{\mathrm{T}}=\mathbf{2} \mathrm{V}$, the current values are still not acceptable for TTL drivers.

$$
\begin{aligned}
\mathrm{I}_{\mathrm{OL}} & =\frac{2 \mathrm{~V}-0.4 \mathrm{~V}}{39 \Omega}=41 \mathrm{~mA} \\
\mathrm{IOH}^{2} & =\frac{2 \mathrm{~V}-2.4 \mathrm{~V}}{39 \Omega}=10 \mathrm{~mA}
\end{aligned}
$$

The alternative in this case is a series terminator at the source, as shown in Figure 3. This places a resistor directly in series with the TTL output.


FIGURE 3
This configuration does two things. First, the added series resistance slows the rise and fall times of the signals driving the memory array. Also, the series resistor matches the TTL output to the transmission line. With RT in place, reflections will still occur because of the discontinuity at the end of the line, but primary reflections will be dissipated by the terminating resistor so secondary reflections will not occur. The effect of the primary reflections can be minimized by the proper selection of RT. The resistor in series does not add to the dc current requirement to drive the line.

A perfect match is not possible, however, because of the different output impedances of the driver at high and low levels. Rout is approximately $10 \Omega$ in the low state and approximately $80 \Omega$ in the high state. Considering the different output impedances and the increased rise and fall times caused by the added resistance, the best value of $\mathrm{R}_{\mathrm{T}}$ is chosen by trial and error.

Finally, consideration must be given to the routing of the lines through the array. If the driver is driving more than one row so that several parallel branches are formed, care should be taken to keep each of the paths to the same length. The arrangement shown in Figure 4 is one way to achieve this in a multiple row layout.


FIGURE 4
As an example, a memory system with 32 TMS4116's arranged as 4 rows by 8 devices was driven with a SN74S240 driver and a series terminator. The responses for no termination; $15 \Omega, 22 \Omega, 33 \Omega, 47 \Omega$, and $68 \Omega$ are shown in Figures 5 through 10. The high-to-low transitions showed undershoot and ringing that decreased as the terminator increased. The best high-to-low transition; (considering undershoot, ringing, and edge time) was achieved at $47 \Omega$. The low-to-high response looked good even with no termination. This can be explained best by the fact that the TTL output impedance in the high level is $80 \Omega$. As the termination increased, the low-to-high transition time increased.



FIGURE 6 - $15 \cdot \Omega$ SERIES TERMINATION


FIGURE 7 - $\mathbf{2 2} \cdot \Omega$ SERIES TERMINATION


FIGURE 8 - 33- $\Omega$ SERIES TERMINATION


FIGURE 9 - 47- $\Omega$ SERIES TERMINATION


FIGURE $10-68-\Omega$ SERIES TERMINATION

The photographs in this article show how the series terminating resistor affects both the rising and falling edges in a typical system. Since every layout will vary because of type of memory used, number of devices in the array, and actual memory layout, the method of trial and error should be followed for each memory design.

MOS Memory
Application Engineering

## Applications Brief

## TMS 4164 SYSTEM POWER REQUIREMENTS

The TMS 4164 dissipates considerably less power than the TMS 4116. On a per-bit basis, the average operating power of the 64 K is less than one-eighth of the 16 K . To take advantage of this low power dissipation, it is necessary to calculate the maximum average current a memory system will consume. Worst-case power supply requirements can be determined through the use of the following equations:

| IDD | $=\mathrm{N}[\mathrm{R} \times \operatorname{IDD} 3+(1-\mathrm{R})(\mathrm{A} \times \operatorname{IDD1}+(1-\mathrm{A}) \cdot \operatorname{IDD} 2)]$ |
| ---: | :--- |
| where IDD | $=$ maximum average current of system |
| $N$ | $=$ number of devices in system |
| $R$ | $=$ refresh overhead |
| $A$ | $=$ relative time memory is active |
| IDD3 | $=$ average refresh current (Table 1 or Figure 1) |
| IDD2 | $=$ average standby current (Table 1) |
| IDD1 | $=$ average active current (Table 1 or Figure 1) |

Parameter $A$ is calculated by dividing the word size by the number of devices in the system. This assumes only one word of memory can be accessed at one time.

$$
A=\frac{\# \text { devices/word }}{\# \text { devices/system }}
$$

Parameter R is the ratio of the time required to refresh the memory to the time the memory is available to be accessed. This can be calculated by multiplying the cycle time and refresh rate.

$$
R=\text { cycle time } X \text { refresh rate }
$$

As an example, examine a system with 644164 's organized as 512 kilobytes of memory. Assume cycle time of 350 ns and minimum refresh rate ( 64 kHz ).

$$
\begin{aligned}
\mathrm{N} & =64 \\
\mathrm{~A} & =\frac{8}{64}=.125 \\
\mathrm{R} & =350 \times 10^{-9} \times 64 \times 10^{3}=.022 \\
\text { IDD } & =37 \times 10^{-3} \mathrm{~A} \\
\text { IDD2 } & =5 \times 10^{-3} \mathrm{~A} \\
\text { IDD3 } & =32 \times 10^{-3} \mathrm{~A}
\end{aligned}
$$

TABLE 1 - IDD ELECTRICAL CHARACTERISTICS FOR TMS 4164-20

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD1 | Average operating current during read or write cycle | $\mathrm{t}_{\mathrm{C}}=$ minimum cycle |  | 24 | 34 | mA |
| IDD2 | Standby current | After 1 memory cycle, $\overline{R A S}$ and $\overline{\text { CAS }}$ high |  | 3.5 | 5 | mA |
| ${ }^{1} \mathrm{DD} 3$ | Average refresh current | $\begin{aligned} & \frac{t_{\mathrm{c}}}{}=\text { minimum cycle } \\ & \frac{\mathrm{RAS}}{\mathrm{CAS}} \text { high } \end{aligned}$ |  | 19 | 26 | mA |



FIGURE 1 - IDD vs CYCLE TIME

Substituting into original equation
$I_{D D}=64\left[022\left(26 \times 10^{-3}\right)+(1-.022)\left[(.125)\left(34 \times 10^{-3}\right)+(1-.125)\left(5 \times 10^{-3}\right)\right]\right]$
$=64\left[5.72 \times 10^{-4}+.978\left[4.25 \times 10^{-3}+4.375 \times 10^{-3}\right]\right]$
$=64\left[5.72 \times 10^{-4}+8.435 \times 10^{-3}\right]$
$=5.77 \times 10^{-1} \mathrm{~A}=577 \mathrm{~mA}$ maximum average current
To determine the maximum average current with the system on standby, let $A=0$

$$
\begin{aligned}
\text { IDD } & =64\left[022\left(26 \times 10^{-3}\right)+(1-.022)\left[0+5 \times 10^{-3}\right]\right] \\
& =64\left[5.72 \times 10^{-4}+4.89 \times 10^{-3}\right] \\
& =3.50 \times 10^{-1}=350 \mathrm{~mA} \text { maximum average current standby mode. }
\end{aligned}
$$



The graph in Figure 2 was plotted using the equation for maximum average current. This graph shows the maximum amount of current a memory system could draw with the memory organized in different word sizes. The graph also shows the effect of increasing cycle and refresh time on system power requirements. Finally, the graph shows the difference between maximum average current and typical average current.


Figure 3 shows the current necessary to operate various system sizes in the standby mode. The current required at refresh rate 8 X higher is also plotted to show the effect of refresh rate on system power requirements. The dotted line shows the calculations of typical average current using minimum refresh time.

These calculations make it possible to properly match power supply ratings to memory system requirements. They are also necessary in designing a battery-backup system for which worst-case standby current requirements would be needed. These calculations emphasize the low power requirements of the TMS 4164 in a system environment.

MOS Memory<br>Applications Engineering

# Applications Brief 

APRIL 1981


Figure 1 is an X-Ray view of a universal memory layout that can use either dynamic RAMs requiring three supply voltages, such as the 4116 or those requiring only a single 5 -volt supply, such as the 4164 . The spacing between chips is large enough to facilitate different capacitor placement for each layout type.

To use this layout for 4116 's, jumpers would be placed at J 1 to connect pin 9 to +5 volts. The bus that is connected to pin 1 should be at -5 volts for 4116 's. Capacitors would be placed between -5 volts and ground in the spaces provided on every other chip (A). Remaining chips would have capacitors placed between the +12 -volt line and ground (B). Bypass capacitors for the +5 -volt line are not as critical so they can be placed around the periphery of the array.

A different jumper setting and capacitor placement must be used for a 4164 array. Jumpers J2 would connect pin 9 to A7 and J1 would be left open. Pin 1 no longer needs to be -5 volts since pin 1 on the 4164 is not connected internally. This line could be grounded to reduce crosstalk between $\overline{\mathrm{CAS}}$ and the power supply line. Capacitors can now be placed between +5 volts and ground ( $B$ ) on every chip to yield a quiet memory layout.


FIGURE 2 - PC BOARD LAYOUT FOR TMS 4164
(SHOWN 2X)

Figure 2 shows a high density PC board layout for the TMS 4164. This layout features gridded power supply buses and one bypass capacitor per dynamic RAM to achieve low-noise supply voltages. The spacing used would allow 64-4164's ( 512 Kilobytes) to occupy an area of $3.6^{\prime \prime} \times 8^{\prime \prime}$ ( 28.8 square inches). Even smaller spacing between chips could be used if capacitors and sockets were carefully chosen.

Both layouts (Figure 1 and Figure 2) would also need some type of bulk decoupling to filter low frequency noise from the power supplies. The array in Figure 1 would probably not be used in arrays of greater than 32 chips for two reasons. First the added capacitance of the wide trace would increase the rise and fall time of the signal on pin 9 . Secondly, the greater spacing between chips means the layout uses more board area. For arrays larger than 32 chips it would be worthwhile to design a separate board for 4116 's and 4164 's. For a smaller board in a system in which memory requirements would be expected to increase, the universal layout could save the step of redesigning the memory board.

MOS Memory<br>Applications Engineering

## Applications Brief



## TMS 4164 INTERNAL TOPOLOGY

For complete testing and characterization of the TMS 4164 with respect to cell pattern sensitivity, it is necessary to know its true address bit significance. The sixteen address bits required to access the 65,536 cell locations are multiplexed onto eight inputs as eight row (entered by falling edge of $\overline{\mathrm{RAS}}$ ) and eight column (entered by falling edge of $\overline{\mathrm{CAS}}$ ) addresses.

The pinout of the TMS 4164 (Figure 1A) shows these address lines as AO-A7. The pinout uses this particular address arrangement to maintain compatibility to earlier ( 4 K and 16 K ) Dynamic RAM memories, although the TMS 4164 uses a different binary weighting on these lines internally. In a system there is no particular advantage to this order of addressing since the device requires no special sequencing to read or write a given memory location.

The bit map of the TMS 4164 array can be obtained using the true address bit significance as shown below for both row and column addressing.

| DESIRED ROW OR COLUMN ADDRESS |  | WEIGHT | TMS 4164 PIN NAME | PIN \# |
| :---: | :---: | :---: | :---: | :---: |
| (MSB) | A7 | 27 | A7 | 9 |
|  | A6 | 26 | AO | 5 |
|  | A5 | 25 | A2 | 6 |
|  | A4 | 24 | A1 | 7 |
|  | A3 | 23 | A5 | 10 |
|  | A2 | 22 | A4 | 11 |
|  | A1 | 21 | A3 | 12 |
| (LSB) | AO | 20 | A6 | 13 |

## 16-PIN PLASTIC AND CERAMIC

DUAL-IN-LINE PACKAGES
(TOP VIEW)


FIGURE 1B - ARRAY ORGANIZATION


Row ADDRESS


FIGURE 1C-TMS 4164 ARRAY BIT MAP


FIGURE 1D-UPPER AND LOWER ARRAY CELL TOPOLOGY

Figure 1 A shows the chip pinout, Figure 1 B is a closeup of the array, Figure 1 C shows the bit map for the rows and columns, and Figure 1D is a closeup of the cell topology in the array.

Internally the cells are arranged so as to maximize the cell size within the available area. This layout is shown in Figure 1D. The neighboring cells surrounding any particular cell are considered here for their degree of influence on that cell. Each cell has two nearest neighbor cells located in an adjacent column. These have a greater degree of influence upon the cell than do the near neighbors. The near and nearest neighbors for a specific cell can be obtained using the algorithm given below and Figure 1D.

Let $(\mathrm{R}, \mathrm{C})$ represent any cell location where $\mathrm{R}=$ row address and $\mathrm{C}=$ column address.
If row and column addresses are either both even or both odd:

Row Address $\leqslant 7 \mathrm{FH}_{\mathrm{H}}$
Row Address $\geqslant 80^{H}$

## Nearest Neighbors

$$
\begin{array}{ll}
R-2 & C+1 \\
R+0 & C+1
\end{array}
$$

$$
\begin{array}{ll}
\mathrm{R}-2 & \mathrm{C}-1 \\
\mathrm{R}+0 & \mathrm{C}-1
\end{array}
$$

Near Neighbors

$$
\begin{array}{ll}
R-2 & C+0 \\
R+2 & C+0 \\
R-1 & C+2
\end{array}
$$

$$
R-2 \quad C+0
$$

$$
R+2 \quad C+0
$$

$$
\begin{array}{ll}
R-1 & C-2
\end{array}
$$

If row and column addresses are neither both even nor both odd:
Row Address $\leqslant 7 \mathrm{~F}_{\mathrm{H}}$
Row Address $\geqslant 80^{H}$

## Nearest Neighbors

$$
\begin{array}{ll}
R+0 & C-1 \\
R+2 & C-1
\end{array}
$$

Near Neighbors

$$
\begin{array}{ll}
R-2 & C+0 \\
R+2 & C+0 \\
R+1 & C-2
\end{array}
$$

$$
\begin{array}{ll}
R+0 & C+1 \\
R+2 & C+1
\end{array}
$$

$$
\begin{array}{ll}
R-2 & C+0 \\
R+2 & C+O \\
R+1 & C+2
\end{array}
$$

Note that the algorithm changes for each half of the array due to the fact that the top half is laid out as the mirror image of the bottom half. Data in the top half of the array (as shown in Figure 1 C ) is stored in inverted form (absence of charge $=1$ ), while data in the lower half is stored in true form (charge $=1$ ). Therefore, row address bit seven is the bit which selects between true and inverted array. This may be transformed using the circuit shown in Figure 2 to compensate for this internal data inversion.


FIGURE 2 - CIRCUIT FOR COMPENSATION OF INTERNAL DATA INVERSION

# Applications Brief 

APRIL 1982

## TMS 4416 INTERNAL TOPOLOGY

The TMS $441616 \mathrm{~K} \times 4$ DRAM internal topology very closely resembles that of the TMS $416464 \mathrm{~K} \times 1$ DRAM. Within the TMS 4164, the six highest order latched internal column addresses select one of 64 sense amplifier banks which activate four adjacent cells within the selected row. The data to or from these cells is carried along four I/O lines to a 4 -line to 1 -line multiplexer. The two lowest order latched internal column address bits select which of the four I/O lines is to be activated. The TMS 4416 differs from the TMS 4164 in that the TMS 4416 has no multiplexer circuitry on the data I/O lines. Instead all four lines are buffered and brought out to external pins. The fact that data is presented in 4-bit wide words must be taken into consideration when developing cell pattern sensitivity test algorithms. Presented here are the true binary weighting of the address lines, a bit map of the array showing cell topology, an algorithm for finding "near" and "nearest" neighbor cells, and circuit for compensating for internal data inversion.

Table 1 shows the true address bit significance for the TMS 4416. This information can be used in conjunction with Figure 1c to write various data patterns to the array.

TABLE 1 - TMS 4416 ADDRESS BIT SIGNIFICANCE

| ROW |  | PACKAGE |  | COLUMN |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL | BINARY | PIN | PIN | BINARY | INTERNAL |
| ADDRESS | WEIGHT | NAME | NUMBER | WEIGHT | ADDRESS |
| RA7 | 27 | A7 | 10 |  |  |
| RA6 | $2^{6}$ | A6 | 6 | 25 | CA5 |
| RA5 | $2^{5}$ | A5 | 7 | $2^{4}$ | CA4 |
| RA4 | 24 | A4 | 8 | 23 | CA3 |
| RA3 | 23 | A3 | 11 | 2 | CA2 |
| RA2 | $2^{2}$ | A2 | 12 | 21 | CA1 |
| RA1 | $2^{1}$ | A1 | 13 | 20 | CAO |
| RAO | 20 | AO | 14 |  |  |

Figure 1 depicts step-by-step magnification of the TMS 4416 from a veiw of the entire package to a closeup of the array topology. The cells are arranged so as to maximize the cell size within the available area. A portion of the cell layout is shown in Figure 1d, with the address of each cell labeled as ( $R, C D$ ) where $R$ is the internal row address, and CD is the internal column/databit address.* Cells that surround any one given cell are called neighboring cells or neighbors, and are considered here for their degree of influence.

[^27]

FIGURE 1A - TMS 4416 PINOUT


FIGURE 1B-ARRAY ORGANIZATION


ROW adoress


FIGURE 1C-TMS 4416 ARRAY BIT MAP


FIGURE 1D-UPPER AND LOWER ARRAY CELL TOPOLOGY

Figure 1A shows the chip pinout, Figure 1B is a closeup of the array, Figure 1C shows the bit map for the rows and columns, and Figure 1D is a closeup of the cell topology in the array.

There are two types of neighbors - near and nearest. Nearest cells are adjacent to a given cell and are not separated by any silicon processing from that cell. For this reason, nearest neighbors have the greatest influence. Near neighbors are adjacent to but separated by the bit line diffusion from a given cell. Near neighbors have a lesser degree of influence on a given cell than do nearest neighbors.

The algorithm for finding near and nearest neighbors is given below:
Let ( $R, C D$ ) represent any cell location where $R=$ row address and $C D=$ column/data bit address.
If row and column addresses are either both even or both odd:
Row Address $\leqslant 7 \mathrm{~F}_{\mathrm{H}}$
Row Address $\mathbf{\geqslant 8 0} \mathbf{H}$
Nearest Neighbors

$$
\begin{array}{llll}
\mathrm{R}-2 & \mathrm{CD}+1 & \mathrm{R}-2 & \mathrm{CD}-1 \\
\mathrm{R}+0 & \mathrm{CD}+1 & \mathrm{R}+0 & \mathrm{CD}-1
\end{array}
$$

## Near Neighbors

| $R-2$ | $C D+0$ | $R-2$ | $C D+0$ |
| :--- | :--- | :--- | :--- |
| $R+2$ | $C D+0$ | $R+2$ | $C D+0$ |
| $R-1$ | $C D+2$ | $R-1$ | $C D-2$ |

If row and column addresses are neither both even nor both odd:
Row Address $\leqslant 7 \mathrm{~F}_{\mathrm{H}}$
Row Address $\geqslant 80^{\mathbf{H}}$

## Nearest Neighbors

| $R+0$ | $C D-1$ | $R+0$ | $C D+1$ |
| :--- | :--- | :--- | :--- |
| $R+2$ | $C D-1$ | $R+2$ | $C D+1$ |

## Near Neighbors

| $\mathrm{R}-2$ | $\mathrm{CD}+0$ | $\mathrm{R}-2$ | $\mathrm{CD}+0$ |
| :--- | :--- | :--- | :--- |
| $\mathrm{R}+2$ | $\mathrm{CD}+0$ | $\mathrm{R}+2$ | $\mathrm{CD}+\mathrm{O}$ |
| $\mathrm{R}+1$ | $\mathrm{CD}-2$ | $\mathrm{R}+1$ | $\mathrm{CD}+2$ |

Note that the algorithm changes for each half of the array due to the fact that the top half is laid out as the mirror image of the bottom half. Data in the top half of the array (as shown in Figure 1C) is stored in inverted form (absence of charge $=1$ ), while data in the lower half is stored in true form (charge $=1$ ). Therefore, row address bit seven is the bit which selects between true and inverted array. This may be transformed using the circuit shown in Figure 2 to compensate for this internal data inversion.


FIGURE 2-CIRCUIT FOR COMPENSATION OF INTERNAL DATA INVERSION

When row address 7 is high, the true array is being accessed and data is passed without inversion. When row address 7 is low, the inverted array is being accessed and data is inverted as it is written to or read from the memory. In this way, true data is always presented. Also, the 74LS241 remains ready to write data to the TMS 4416 until $\bar{G}$ goes low. When this occurs, data is transferred from the TMS 4416 to the system databus for read operations.

MOS Memory
Applications Engineering

## Applications Brief



APRIL 1982

## TMS 4416 16K $\times 4$ DRAM DEVICE STRUCTURE

Upon initial inspection of the TMS 4416 pin configuration, a few departures from previous dynamic memory design formats are observed. In order to better illustrate this, the TMS 4416 pin configuration is shown below.

| $\begin{array}{r} 18-\mathrm{P} \\ \text { DUAL-IN- } \mathrm{ITO} \end{array}$ | PIN PLAS N-LINE PA TOP VIEW |  |
| :---: | :---: | :---: |
| $\overline{\mathrm{G}}$ | $U_{18}$ | $\mathrm{v}_{\text {S }}$ |
| DQ1 | $2 \quad 17$ | DO4 |
| DO2 | 16 | $\overline{C A S}$ |
| $\overline{\text { w }}$ | 15 | Do3 |
| $\overline{\text { RAS }}$ | 14 | a |
| A6 | $6 \quad 13$ | A1 |
| A5 | 712 | A2 |
| ${ }^{4} 4$ | 811 | A3 |
| $\mathrm{v}_{\mathrm{DD}}$ | $9 \quad 10$ | A7 |

FIGURE 1 - TMS 4416 PIN CONFIGURATION

One feature that is noted is the inclusion of an output enable pin, $\overline{\mathrm{G}}$. With common I/O, data must be latched in order to avoid bus conflicts unless an early write signal can be provided. Since most processors do not have this early write capability, the output enable pin has been included on the TMS 4416 . This feature precludes the need for an output data latch and makes the late-write operation possible. In addition, $\bar{G}$ provides read-modify-write operation.

Another key point is the $8 \times 6$ (row $\times$ column)) addressing scheme. This scheme takes advantage of the reliable, time-proven architecture of Tl's $64 \mathrm{~K} \times 1$ dynamic RAM. Using half as many sense amplifiers provides lower power dissipation and reduced system cost with improved reliability. The $8 \times 6$ addressing scheme will also provide complete pin-for-pin upward compatibility for future intended DRAM generations. Since the pinout and refresh addressing schemes for the TMS 4416 can accommodate a 256 K device, system upgrade capability is greatly simplified. The $8 \times 6$ format is also compatible to the $7 \times 7$ format as shown in the multiplex circuit below*.


FIGURE $2-8 \times 6$ VS. $7 \times 7$ ADDRESSING COMPATIBILITY

The row and column address inputs are all connected to the multiplexer (MUX) in a straightforward manner except that A7 connects both to the most significant row input and the least significant column input, R8 and C1, respectively. At the multiplexer output, the most significant address line Y8 connects to pin 10 of the $16 \mathrm{~K} \times 4$ device. This corresponds to $A 7$ on the TMS 4416 and N.C. of the $7 \times 7$ addressed device.

As a final note, it should be mentioned that a 64 K DRAM had previously been considered in an $8 \mathrm{~K} \times 8$ version. This was rejected however, since this would increase the package size to 22 pins and result in an increase in board area of over $20 \%$.
"For processors such as the $\mathbf{Z 8 0}$ which generate a 7-bit, 128 cycle refresh address see Applications Brief DR-7, " 256 -Cycle Refresh Conversion".

MOS Memory
Applications Engineering

# Applications Brief 

APRIL 1982

## THE TMS 4500A IN AN ASYNCHRONOUS BUS SYSTEM

This application brief details the logic required to implement a TMS 4500A DRAM Controller within an asynchronous bus system. The particular bus to be considered has a bus protocol such that any memory must respond with an acknowledge ( $\overline{\mathrm{ACK}}$ ) when data is valid on the data bus. In addition to the 21 address lines ( $\overline{\mathrm{AO}}-\overline{\mathrm{A} 20}$ ) and the 16 data lines ( $\overline{\mathrm{DO}}-\overline{\mathrm{D} 15}$ ) the bus provides:

- A power-on initialization signal ( $\overline{R E S E T}$ )
- Memory read ( $\overline{\mathrm{MEMRD}}$ )
- Memory write ( (MEMWR)
- A bus clock at about 8 MHz (BUSCLK).

A schematic diagram showing the TMS 4500A in an asynchronous bus system is given in Figure 1 . The logic required to decode addresses in order to provide the board select and the acknowledge signals is shown in the figure. Address lines $\overline{\mathrm{A} 20}$ thru $\overline{\mathrm{A} 17}$ are buffered by a 74 S 240 buffer to minimize bus loading and then decoded to allow selection of any of four memory block positions by jumper J1 (each block containing up to 512 K words). Using the 74S139 allows a minimum of 25 ns setup on address lines prior to the occurrence of $\overline{\mathrm{MEMRD}}$ or $\overline{\mathrm{MEM}}-$ $\overline{W R}$ to guarantee no false triggers are placed on the $\overline{A C K}$ line. The 74LS164 8-bit shift register is held cleared until the board becomes active. The outputs are sequentially set high as $\overline{B U S C L K}$ shifts the input at $A$ and $B$ thru the register. Jumper J 2 is placed dependent upon the frequency of $\overline{\text { BUSCLK }}$ and the access time of the memory. If this clock is not synchronous to the occurrence of $\overline{M E M R D}$ and $\overline{M E M W R}$ (as in the system under consideration), the $\overline{\mathrm{ACK}}$ will have to be selected assuming the board becomes active just prior to shifting the 74LS164. As drawn the jumper assumes 3 to 4 clock periods are sufficient to guarantee data valid. The shift register also controls the generation of the ALE signal to be used the TMS 4500A. The clock input of the shift register is gated by the ready signals from the DRAM controllers so that if a refresh were to be in progress when the system attempted an access the $\overline{A C K}$ would be delayed until after completion of the access grant by the DRAM controller.

Two 74LS640's provide the buffering of the data bus and are controlled by the board select and read lines.
The remaining half of the 74 S 139 is used to select one of four TMS 4500A's each controlling 128 K words of RAM. Up to four TMS 4500A's could be configured as shown in the figure. $\overline{\text { SEL1 }}$ provides the chip select signal for one block of memory and RDY1 is used to gate the $\overline{\mathrm{ACK}}$ signal onto the system bus ( $\overline{\mathrm{SEL2}}, \overline{\mathrm{SEL3}}$, and $\overline{\mathrm{SEL4}}$ provide chip select signals for memory blocks 2,3 , and 4 ; RDY 2, RDY3, and RDY4 provide similar gating functions for blocks 2, 3, and 4). ALE, $\overline{A C R}, \overline{A C W}$, REN1, CLK, RAO-RA7, CAO-CA7, FSO, FS1, and TWST lines on any additional controllers would be connected in parallel with corresponding lines on the TMS 4500A. Although there are multiple connections, the load on those lines is minimal since the input current required by the TMS 4500 A is less than $10 \mu \mathrm{~A}$ in either the low or high state.

Although a single board containing one megabyte of memory may be ambitious in most systems the same design can be adapted to a variety of asynchronous bus structures and memory requirements.

Mos Memory
Applications Engineering


# Applications Brief 

APRIL 1982

## TMS 4500A CLOCK SYNCHRONIZATION

A simple clock synchronization circuit for use in asynchronous systems utilizing the TMS 4500A DRAM controller is described in this brief. Synchronization is accomplished by gating whatever signal is used to drive ALE with the clock signal. The first example assumes that an asynchronous clock with a frequency of less than 10 MHz is available (see Figure 1).


The critical synchronization point is where the trailing edges of ALE and CLK occur. The falling edges of these two signals must not coincide within 10 nanoseconds of each other. The above circuit gates ALE in on a rising clock edge, thus eliminating any conflicts.

For systems that supply an asynchronous clock of frequencies greater than 10 MHz , the same principle is applied. This time however, (in addition to synchronizing ALE and CLK), the clock must be divided down to derive a signal less than 10 MHz to drive the TMS 4500A. Two possible configurations are illustrated in Figure 2.


FIGURE 2a-TMS 4500A FAST CLOCK ${ }^{\text {- }} \mathbf{1 0} \mathbf{~ M H z )}$ SYNCHRONIZATION INTERFACE


FIGURE 2b-TMS 4500A FAST CLOCK FAST SYNCHRONIZATION INTERFACE

In Figure 2a, a 16 MHz clock signal is divided down to 8 MHz by a D-type flip-flop. This signal is used both as the CLK input to the TMS 4500A and as a gating signal for the ALE input. This circuit has the advantage of lower complexity but can delay ALE by more than 125 nanoseconds. With the circuit of Figure 2b, this delay is reduced by nearly half with the addition of an inverter. Either schottky or advanced schottky devices should be used to minimize propagation delays and skewing.

Finally, it should be noted that the circuits in Figure 2 can be used in cases where a clock signal must be generated exclusively for the TMS 4500A. In this case, higher clock frequencies can be generated and appropriately divided down in order to minimize the synchronization delay.

# Applications Brief 

## MEMORY SYSTEM UPGRADE: 16K EPROM TO 32K EPROM AND 32K EPROM TO 32K ROM

This application brief describes, in detail, how to upgrade from the TMS 2516 (as well as other, compatible 16 K 5 V EPROMs such as the Intel 2716 ) to the TMS 253232 K 5 V EPROM. Also described is the upgrade from the TMS 2532 to the TMS 4732 32K ROM.

By designing or modifying a system to enable the upgrade from the 16 K to the 32 K EPROM, time and money can be saved when increasing EPROM memory size. How? Costly redesign is eliminated since devices can be plugged in using one or more jumpers. Also extra board space is not needed in order to double board density. Additionally, TMS 2532's can be replaced with cost-effective TMS 4732s (or any other compatible 32 K 5 V ROMs).

This last point especially deserves elaboration. By being able to replace the TMS 2532 with the TMS 4732 the user has the option of prototyping using 32 K EPROMs and then plugging in costeffective, production proven 32 K ROMs. The EPROMs, once replaced by ROMs, can be erased and programmed again, and then used to prototype other systems thus providing additional benefits. And, to make matters easy, no modifications are needed to allow this upgrade. The TMS 4732 is directly plug-in compatible.

It can be seen that there are significant savings to be made by planning ahead for upgrades, both from 16 K to 32 K EPROMs and from 32 K EPROMs to 32 K ROMs. In this brief you will find a number of schemes which facilitate these upgrades. They are presented as follows:
I. System Upgrades Involving Read Mode Only
A. Upgrade: TMS 2516 to TMS 2532
B. Upgrade: TMS 2532 to TMS 4732
II. System Upgrades Involving Read and Program Modes, TMS 2516 to TMS 2532
A. When Both Modes are Available on the TMS 2516 Circuit But No In-System Programming is Intended on the TMS 2532 Upgrade
B. When No In-System Programming is Intended on the TMS 2516 Circuit But Both Modes are to be Available on the TMS 2532 Upgrade
C. When Both Modes are to be Available on the TMS 2516 Circuit and the TMS 2532 Upgrade

1. Scheme 1
2. Scheme 2

## I. SYSTEM UPGRADES INVOLVING READ MODE ONLY

## A. Upgrade: TMS 2516 To TMS 2532

Most users will probably program both TMS 2516 s and TMS 2532 s on 5 V EPROM programmers. A list of suggested programmers which can be used for these devices is given at the end of the brief. If, however, you do presently program or plan to program your 16 K 5 VEPROMs in system and/or would like the TMS 2532 upgrade circuit to be conducive to in-system programming, please read the upgrade schemes discussed later.

As long as no in-system programming is intended, though, the TMS 2516 circuit can be arranged as follows:


Note that Pin 21, $\mathrm{V}_{\mathrm{PP}}$ can be commoned to the $\mathrm{V}_{\mathrm{CC}}+5 \mathrm{~V}$ supply since no programming (which requires $\mathrm{V}_{\text {Pp }}$ to be +25 V ) is planned. Also Pin 18, PD/PGM, can be commoned to the $\overline{\mathrm{CS}}$ PC run. This latter connection causes the device to be powered down whenever it is deselected. (More specifically, for any device not being read (i.e., CS high), PD/PGM will also be high.) The result is a significant savings in power.

In order to replace some or all of the TMS 2516 s with TMS 2532s only one small modification needs to be made, that is to have an A11 bus and jumpers near pin 18. To upgrade simply disconnect pin 18 from the CS PC run and reconnect to the A11 bus. That's it I The PD/PGM signal applied to the TMS 2532 during the non programming modes is functionally identical to the $\overline{C S}$ signal applied to the TMS 2516 thus maintaining timing compatibility. All other pins on the TMS 2516 and TMS 2532 are identical. The resultant TMS 2532 upgrade circuit is as follows:


## B. Upgrade: TMS 2532 To TMS 4732

When upgrading to the TMS 4732 it would be most economical to start from the TMS 2532 circuit just discussed where the VPP and VCC share a common supply of +5 V . However, regardless of the external circuitry, the TMS 4732 can be directly plugged into the TMS 2532 socket with no modifications. Both devices have 600 mil packages and both have the same pinout (pins 20 and 21 are capable of compatible signal levels though appearing different between devices). For direct plug-in compatibility all that is required is to select the ROM chip selects so that pin 20 chip select 1 is active low ( $\overline{\mathrm{CS}} 1$ ) and pin 21 chip select 2 is active high (CS2).

|  | TMS 2532 |  | TMS 4732 |  |
| :---: | :---: | :---: | :---: | :---: |
| Pin 20 | FCN: | PD $/ \overline{\text { PGM }}$ (Performs $\overline{\text { CS }}$ Function) <br> $\mathrm{t}_{\mathrm{a}}(\mathrm{PD})=450 \mathrm{~ns}$ Max. <br> $\mathrm{t}_{\mathrm{a}}(\mathrm{A})=450 \mathrm{~ns}$ Max. <br> $V_{V L}$ to Read <br> $\mathrm{V}_{\mathrm{IL}}=0.65 \vee$ Max. | FCN: | $\overline{\mathrm{CS}} 1$ <br> $\mathrm{t}_{\mathrm{a}}(\mathrm{cs})=200$ ns Max. <br> $\mathrm{t}_{\mathrm{a}}(\mathrm{A})=450 \mathrm{~ns}$ Max. <br> $\mathrm{V}_{\mathrm{IL}}$ to Read <br> $\mathrm{V}_{\mathrm{IL}}=0.65 \mathrm{~V}$ Max. |
| Pin 21 | FCN: | $V_{\text {PP }}$ <br> $V_{c c}$ to Read $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%(4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V})$ | FCN: | CS2 <br> $V_{I H}$ to Read $V_{I H}=2.0 \mathrm{~V} \text { to } 5.25 \mathrm{~V}$ |

TMS 2532


[^28]
## II. SYSTEM UPGRADES INVOLVING READ AND PROGRAM MODES, TMS 2516 TO TMS 2532

## A. When Both Modes are Available on the TMS 2516 Circuit But No In-System Programming is Intended on the TMS 2532 Upgrade

If only reading is to be done from the upgraded TMS 2532 circuit, but the present or planned TMS 2516 (or other compatible 16 K 5 V EPROM) circuit also offers in-system programming only one modification is needed to upgrade and it is the same as in the scheme just discussed, i.e., disconnect pin 18 from the PD/PGM run and jumper it to the A11 bus. The only difference between the upgrade here and the upgrade already discussed is that $\mathrm{V}_{\mathrm{Pp}}$ and $\mathrm{V}_{\mathrm{Cc}}$ are now not commoned to the same +5 V bus. Instead, $V_{\text {pp }}$ will now be commoned to its own bus to allow it to vary from +5 V to +25 V needed for in system programming.
B. When No In-System Programming is Intended on the TMS 2516 Circuit But Both Modes are to be Available on the TMS 2532 Upgrade

If your TMS 2516 (or other compatible 16 K 5 V EPROM) circuit is or is planned to be set up only for reading (i.e., programming is external) but you would like the upgraded TMS 2532 circuit to allow insystem programming as well as reading, then the following upgrade applies:

ORIGINAL TMS 2516 CIRCUIT


UPGRADED TMS 2532 CIRCUIT


Three modifications need to be made here when upgrading to the TMS 2532: 1) disconnect pin 18 from the $\overline{C S} P C$ run and jumper it to the $A 11$ bus; 2 ) disconnect pin 20 from the $\overline{C S} P C$ run and jumper it to a $\mathrm{PD} / \overline{\mathrm{PGM}} \mathrm{PC}$ run (or use the existing $\overline{\mathrm{CS}}$ run, and change the function to $\mathrm{PD} / \overline{\mathrm{PGM}}$ ); and 3) disconnect $\mathrm{V}_{\text {pp }}$ from the $\mathrm{V}_{\mathrm{cc}}+5 \mathrm{~V}$ supply and jumper to the $\mathrm{V}_{\mathrm{Pp}}$ signal. All other pins are identical.

## C. When Both Modes are to be Available on the TMS 2516 Circuit and on the TMS 2532 Upgrade

If you would like to be able to upgrade to a TMS 2532 circuit which allows both reading and programming from a TMS 2516 (or compatible 5 V EPROM) circuit also set up for both reading and programming, there are two upgrade schemes which will be of interest.

The first upgrade scheme looks as follows:


NOTE: For both the original and upgrade circuit $V_{p p}$ (pin 20 ) and $V_{c c}(p i n 21)$ are not commoned.
This scheme requires only two modifications in order to upgrade: 1) disconnect pin 18 from the PD/PGM run and jumper to the A11 bus and 2) disconnect pin 20 from the $\overline{\mathrm{CS}}$ run and jumper it to a $\mathrm{PD} / \overline{\mathrm{PGM}}$ run (or use the existing $\overline{\mathrm{CS}}$ run, and change the function to PD/PGM).

The second possible upgrade (below) is more complicated but generates the full PD $/ \overline{\mathrm{PGM}}$ function automatically from the PD/PGM signal.


[^29]The original TMS 2516 circuit in the scheme is the same as earlier schemes except for the addition of a control circuit consisting of one PNP transistor (e.g., the TIS91), one diode (e.g., a 1N914), and one resistor; and, for each device, a small decision circuit. So that the transistor is not turned on, either the base or the emitter should not be connected. However, a connection can be made from the collector to each decision circuit input. The operation of the decision circuit will be explained shortly.

When upgrading the following should be done for each device:

1. Disconnect PD/PGM from pin 18 and jumper PD/PGM to the decision circuit as an input.
2. Reconnect pin 18 to the A11 bus.
3. Disconnect pin 20 from $\overline{C S}$ and jumper pin 20 to the output of the decision circuit (PD / $\overline{\mathrm{PGM}}$ ).
4. Connect the $V_{P P}$ supply (or the $V_{C C}$ supply if it was originally disconnected) to the transistor.

Note that only one transistor/diode/resistor control circuit is needed for each array of TMS 2532s being used together. A decision circuit, though, is needed for each TMS 2532 unless a 16-bit word configuration is being used. In this case just one decision circuit is required per each pair of devices whose pin 20 s are commoned.

Now, why the transistor and the decision circuits? They enable PD/PGM to become PD/PGM. How? Whenever $V_{p p}$ is $\cdot 5 \mathrm{~V}$ (read mode), the transistor is turned on, and the +5 V (minus any drop across the transistor) supplied by $V_{C C}$ is supplied as the CNTL signal output. Whenever $V_{p p}$ is +25 V (program mode) the transistor is turned off and the voltage at CNTL is zero volts. This CNTL voltage of either +5 V or $O V$ thus serves as a signal to indicate which mode (read or program) the TMS 2532 array is in.

This control signal (CNTL) along with PD/PGM is fed into a decision circuit for each device. The decision circuit is simply a 3-state buffer switch consisting of an inverter and a non-inverter (e.g., the TI SN74LS240 Series).


The function is thus:

If CNTL is +5 V (read mode), the inverter buffer is disabled and the non-inverter buffer is enabled. This provides the PD function at the circuits output. If CNTL is 0 V (program mode), the inverter buffer is enabled and the non-inverter buffer is disabled, thus providing the inverted program function, $\overline{\mathrm{PG}} \mathrm{M}$ at the circuit's output. The net result is the PD/ $\overline{\mathrm{PGM}}$ signal required for the TMS 2532.

## Timing:

For programming upgrade compatibility (regarding this last upgrade) VPP for the TMS 2516 must adhere to the same timing requirements as it does for the TMS 2532. Typically VPP remains at +25 V for the TMS 2516 during all programming modes. However it also can be at +5 V during the read/verify mode. This option must be taken to satisfy the TMS 2532 VPP timing requirements (VPP has to be +5 V during the read mode). Note that as a result the desired PD/PGM signal is generated through the buffer switch PD/PGM is inverted with VPP at +25 V (programming) and left as is with VPP at +5 V (reading). (There will be about a 20 ns delay for PD/PGM to return to V IL once VPP is at +5 V ).

## Program Cycle Timing



THRU BUFFER)

- HI-Z for TMS 2532

NOTE: For complete program cycle timing diagram and timing specifications refer to the TMS 2516/TMS 2532 Data Sheet.

## SUMMARY

This application brief has described how to design or modify your system so that TMS 2516 s (or other industry compatible 16 K 5 V EPROMs) can be directly replaced by TMS 253232 K 5 VEPROMs . It has also discussed how the TMS 4732 32K EPROM can be directly plugged into the TMS 2532 socket with no modifications whatsoever.

For upgrading from the TMS 2516 to the TMS 2532 five methods were presented. The method requiring least system modification was described first as it is applicable to most systems where memories are programmed externally. The other upgrades described later allowed in-system programming in either the original 16 K EPROM or the upgraded 32 K EPROM circuit or both.

It should be mentioned that for all upgrades from the TMS 2516 to the TMS 2532, each device in the original 16K EPROM system need not be replaced by a TMS 253232 K EPROM. Any number of devices can be replaced (upgraded) and the upgrade modifications need only be made for those devices. Therefore memory size can be increased in multiples of 2 K or 4 K bytes at a time up to twice the size of the original 16 K EPROM based memory. And it can be increased whenever the user desires.

Also of note is that, in any EPROM upgrade discussed, pin 20s can be commoned for each pair of devices (either two TMS 2716s or two TMS 2532s) which together yield a 16 -bit word.

The conversion from the TMS 2532 to the TMS 4732 also can be done device by device whenever the user desires. The result of all this is greater system flexibility with no increase in board space and little if any system modifications.

For data sheets on these devices, please contact your nearest TI Field Sales Office or Authorized Distributor.

Suggested programmers for the TMS 2516 and TMS 2532*

| Company | Address | Contact |
| :--- | :--- | :--- |
| DATA I/O | P. O. Box 308 <br> Issaquah, Washington 98027 | Steve Montgomery <br> 206/455-3990 |
| PRO-LOG | 2411 Garden Road | Stan Noble |
|  | Monterrey, California 93940 | $408 / 372-4593$ |
| SHEPARDSON | Bldg. C-4 | Bob Shepardson |
| MICRO SYSTEMS | 20823 Stevens Creek Blvd. <br> Cupertino, California 95014 | $408 / 257-9900$ |


| Company | Address | Contact |
| :---: | :---: | :---: |
| OLIVER | 676 West Wilson Avenue | Doug Oliver |
| ADVANCED ENGINEERING | Glendale, California 91203 | 213/468-8080 |
| TEXAS MICRO | 3320 Bering Drive | Michael Loeb |
| SYSTEMS | Houston, Texas 77057 | 713-789-9820 |
| MICRO PRO | 424 Oak Mead Parkway | Jim Moon |
|  | Sunnyvale, California 94086 | 408/737-0500 |

*Information on programmers is provided only for user convenience and does not indicate any preference by TI.

# Applications Brief 

## MEMORY SYSTEM UPGRADE <br> 16 K AND 32 K EPROM TO 64K EPROM <br> 64K EPROM TO 64K ROM

The TMS 2564 64K EPROM offers the user the opportunity to increase the density of a system that uses 16 K and 32 K EPROMS by a factor of 2 or 4 . In addition, the TMS 2564 is pin compatible with 64 K ROMs from at least eight competitive sources, allowing eventual replacement by low-cost fixed storage.

16K EPROM/32K EPROM TO 64K EPROM UPGRADE


NOTE: $\overline{\mathrm{CE}}=\mathrm{PD}$ $\overline{\mathrm{OE}}=\overline{\mathrm{CS}}$

- Assuming 28 -pin socket not reserved in advance:

Four 16K 5-volt EPROMs can be replaced by a single TMS 2564 with the same operation plus a second chip select by providing additional address decoding for A11 and A12.

The method for switching from TMS 2532 or Intel 2732 is the same. The decoding logic to two of the 32 K EPROMs is replaced by A12, the next order address. The TMS 2564 offers the user two additional chip selects over the TMS 2532, and one over the Intel 2732.

- Assuming 28-pin socket is reserved in advance:

Upgrade is easy once the 28 -pin socket is reserved. When reserving this socket only three pins need to be considered.

1) A jumper is reserved on pin 21 for $A 12$
2) $\quad V_{C C}(+5 \mathrm{~V})$ must be applied to pin 26 (pins 1 and 28 can be wired together as pin 26 will be the only pin requiring a supply)
3) The PD trace to the TMS 2516 is properly included in the address decoder as it becomes the next order address.

With this socket designed in, upgrade from 16 K to 32 K to 64 K is straightforward.
This same 28-pin socket can also be prepared to accept an Intel 32 K EPROM. $\overline{\mathrm{CE}}$ (equivalent to PD) on the 12732 will be included in the address decoder to be $A 11, \overline{O E}$ is replaced by PD, and A11 by A12. Since addresses are arbitrarily labeled, changing address numbers should not pose problems if this upgrade is planned in advance.

Timing Parameters
Maximum access time from $\overline{\mathrm{CS}}$ or $\overline{\mathrm{OE}}$ is 120 ns ; from PD or $\overline{\mathrm{CE}}$ or an address is 450 ns . This timing needs to be comprehended when upgrading from the 16 K 5 -volt EPROM or Intel's 32 K EPROM to TI's TMS 2564.

ROM Compatibility
The TMS 2564 readily accepts the popular 64 K ROM (eight industry sources) with no PC board alterations. This is the ROM that the TMS 2564 pinout was based upon. Again, this compatibility is enhanced by running the +5 -volt $V_{C C}$ supply trace to pin 26 on the EPROM. (If $\overline{\mathrm{CS}}$ is opted for on the ROM rather than CE, the difference in access time needs to be considered).

## 64K EPROM/64K ROM COMPATIBILITY



For further information on TI's flexible EPROM family, please contact your nearest sales office or authorized distributor or write Texas Instruments Incorporated, P.O. Box 1443, M/S 6946, Houston, Texas 77001.

## Applications Brief

## RAM - EPROM COMPATIBILITY TMS 4016 - TMS 2516

TMS 4016
$2 K \times 8$ STATIC RAM


TMS 2516
$2 K \times 85 V E P R O M$


- These pins though apparently different are compatible when switching to the TMS 2516.

Memory boards may now be designed with essentially one pinout type, leaving read/write versus read-only partitioning decisions until later. Tl's TMS 4016 static RAM is plug-compatible with 16 K 5 V EPROMs. Extensive compatibility exists between the TMS 4016 and TMS 2516. Both the TMS 4016 and TMS 2516 have a $2 \mathrm{~K} \times 8$ organization. Both come in $600 \mathrm{mil}, 24-\mathrm{pin}$ DIP packages. As can be seen above all addresses, data-in/data-out, and $V_{S S}$ and $V_{C C}$ are on the same pins on both devices. The select functions on pins 18 and 20 are also compatible. Provisions must be made for pin 21 since $\bar{W}$ on the TMS 4016 is a MOS input and VPP on the TMS 2516 draws several milliamperes. To find out more please write: Texas Instruments, P. O. Box 1443, M/S 6946, Houston, Texas 77001, for the RAM-EPROM Compatibility Application Brief. Or call or write your nearest TI sales office or authorized distributor.

## Mechanical Data

## general

Electrical characteristics presented in this catalog, unless otherwise noted, apply to device type(s) listed in the page heading, regardless of package. Factory orders for devices described should include the complete part-type numbers listed on each page.

MOS NUMBERING SYSTEM


## manufacturing information

Die-attach is by standard gold silicon eutectic or by conductive polymer.
Thermal compression gold wire bonding is used on plastic packaged circuits. Typical bond strength is 5 grams. Bond strength is monitored on a lot-to-lot basis. Any preseal bond strength of less than 2 grams causes rejection of the entire lot of devices. On hermetic devices either thermal compression or ultrasonic wire bonding is used. All hermetic MOS LSI devices produced by TI are capable of withstanding $5 \times 100^{7} \mathrm{~atm} \mathrm{cc} / \mathrm{sec}$ inspection and may be screened to $5 \times 10^{8}$ atm $\mathrm{cc} / \mathrm{sec}$ fine leak, if desired by the customer, for special applications.

All packages are capable of withstanding a shock of 3000 g . All packages are capable of passing a $20,000 \mathrm{~g}$ acceleration (centrifuge) test in the Y -axis. Pin strength is measured by a pin-shearing test. All pins are able to withstand the application of a force of 6 pounds at $45^{\circ}$ in the peel-off direction.

## dual-in-line packages

A pin-to-pin spacing of 2.54 mm ( 100 mils ) has been selected for standard dual-in-line packages (both plastic and ceramic).

TI uses three types of hermetically sealed ceramic dual-in-line packages: cerdip, cerpak, and sidebrazed. The cerdip and cerpak packages have tin-plated leads. The sidebraze package has gold-plated leads.

[^30]
## MECHANICAL DATA

All measurements are given using both metric and English systems. Under the metric system, the measurements are given in millimeters; under the English system, the measurements are given in inches. The English system measurements are indicated in parentheses next to the metric.
ceramic packages - side braze (JD suffix)


| PINS DIM. | 16 | 18 | 20 | 22 | 24 | 24 | 28 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & A \pm 0,025 \\ & ( \pm 0.010) \end{aligned}$ | $\begin{gathered} 7.62 \\ (0.300) \end{gathered}$ | $\begin{gathered} 7,62 \\ (0.300) \end{gathered}$ | $\begin{gathered} 7,62 \\ (0.300) \end{gathered}$ | $\begin{gathered} 10.16 \\ (0.400) \end{gathered}$ | $\begin{gathered} 7,62 \\ (0.300) \end{gathered}$ | $\begin{gathered} 15,24 \\ (0.600) \end{gathered}$ | $\begin{gathered} 15,24 \\ (0.600) \end{gathered}$ | $\begin{gathered} 15,24 \\ (0.600) \end{gathered}$ |
| B(MAX) | $\begin{gathered} 20,57 \\ (0.810) \end{gathered}$ | $\begin{gathered} 23,11 \\ (0.910) \end{gathered}$ | $\begin{gathered} 25,65 \\ (1.010) \end{gathered}$ | $\begin{gathered} 27,94 \\ (1.100) \end{gathered}$ | $\begin{gathered} 30,86 \\ (1.215) \end{gathered}$ | $\begin{gathered} 32,77 \\ (1.290) \end{gathered}$ | $\begin{gathered} 35,94 \\ (1.415) \end{gathered}$ | $\begin{gathered} 51,31 \\ (2.020) \end{gathered}$ |
| C(NOM) | $\begin{gathered} 7,493 \\ (0.295) \end{gathered}$ | $\begin{gathered} 7,493 \\ (0.295) \end{gathered}$ | $\begin{gathered} 7,493 \\ (0.295) \end{gathered}$ | $\begin{gathered} 10,03 \\ (0.395) \end{gathered}$ | $\begin{gathered} 7,493 \\ (0.295) \end{gathered}$ | $\begin{gathered} 15,11 \\ (0,595) \end{gathered}$ | $\begin{gathered} 15,11 \\ (0.595) \end{gathered}$ | $\begin{gathered} 15,11 \\ (0,595) \end{gathered}$ |

ceramic packages - cerdip/300 mil cerpak (J suffix)


## MECHANICAL DATA

ceramic packages - $\mathbf{6 0 0}$ mil cerpak (J suffix)


| DIM. | 24 | 28 |
| :---: | :---: | :---: |
| A (MAX) | 15,88 <br> $(0.625)$ | 15,88 <br> $(0.625)$ |
| B (MAX) | 32,77 <br> $(1.290)$ | 37,85 <br> $(1.490)$ |
| C (MAX) | 15,24 <br> $(0.600)$ | 15,24 <br>  |

## plastic packages (N suffix)



| DIM. | 16 | 18 | 20 | 22 | 24 | 28 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A (MAX) | 8,255 <br> $(0.325)$ | 8,255 <br> $(0.325)$ | 8,255 <br> $(0.325)$ | 10,80 <br> $(0.425)$ | 15,88 <br> $(0.625)$ | 15,88 <br> $(0.625)$ |
| B (MAX) | 22,1 <br> $(0.870)$ | 23,37 <br> $(0.920)$ | 27,18 <br> $(1.070)$ | 28,45 <br> $(1.120)$ | 32,26 <br> $(1.270)$ | 36,58 <br> $(1.440)$ |
| C (MAX) | 6,858 | 6,858 | 6,858 | 9,017 | 13,97 | 13,97 |
|  | $(0.270)$ | $(0.270)$ | $(0.270)$ | $(0.355)$ | $(0.550)$ | $(0.550)$ |

## MECHANICAL DATA

plastic chip carrier package (FP suffix)


Manufacturing Flow

## MANUFACTURING FLOW

## Standard Hermetic Processing Flow*

Slice Sawing
$\downarrow$
Chip Inspection
$\downarrow$
Chip Alloyed into Header
$\downarrow$
Ultrasonic, Thermocompression, or Thermosonic Bond
$\downarrow$
Preseal Inspection
$\downarrow$
Seal
$\downarrow$
Temperature Cycle (10 cycles at $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ )
$\downarrow$
Tin Plate
$\downarrow$
Fine Leak (5 $\times 10-8$ atm cc/sec)
$\downarrow$
Gross Leak (C2 modified)
$\downarrow$
Lead Tie-bar Sheared
$\downarrow$
Testing
$\downarrow$
Q/A Inspection
$\downarrow$
Shipment

* For cerdip, cerpak, and sidebraze ceramic packages.

```
    Standard Plastic Processing Flow
        Slice Sawing
        \downarrow
            Chip Inspection
        \downarrow
        Chip Epoxied onto Leadframe
        \downarrow
Thermocompression or Thermosonic Bond
        \downarrow
        Premold Inspection
        \downarrow
        Mold
        \downarrow
        Tie-bar Sheared
        \downarrow
        Testing
        \downarrow
        Q/A Inspection
        \downarrow
        Shipment
```


## Testing/Reliability

In order to ensure the highest in quality and performance, each and every MOS memory device manufactured by the TI MOS Memory Division is thoroughly tested before being shipped. Testing is done during assembly by process engineering (indicated on the manufacturing flow in the previous section); after assembly by product engineering (final test); and after final test by quality and reliability assurance engineering. Every device is tested during the first two stages after which they are received by ORA for random screening for reliability. Outlines of the final test procedure and ORA screening process by family type are included in this section.
TMS 4164 DYNAMIC RAM - FINAL TEST


## TESTING/RELIABILITY

TMS 4164 DYNAMIC RAM - ORA FLOW


ALL SELECTIONS ARE RANDOM
LIFE TEST UNITS ELECTRICALLY
TESTED:PACKAGE ENVIRONMENTS
FOLLOWED BY ELECTRICAL AND
HERMETICITY (H ONLY) TESTS
(SEE MECHANICAL DATA SECTION)

## TMS 4116 DYNAMIC RAM - FINAL TEST

| $\begin{array}{r} \text { PRE- } \\ \text { BURN-IN } \\ \text { SCREENING } \end{array}$ | VERIFIES ELECTRICAL AND TIMING PARAMETERS AT WORST CASE LIMITS $V_{B B}=-5.5 \mathrm{~V},=-4.5 \mathrm{~V}, V_{D D}=13.2 \mathrm{~V},=10.8 \mathrm{~V}$ <br> TEMPERATURE $=25^{\circ} \mathrm{C}$ |
| :---: | :---: |
| $\pm$ |  |
| BURN-IN | CONTINUOUSLY VERIFIES EVERY MEMORY LOCATION WITH ALTERNATING " 1 "s and " 0 ""s USING READ- <br> MODIFY-WRITE CONDITIONS <br> PHASE 1 <br> NOMINAL VOLTAGES FOR 16 HOURS <br> PHASE 2 <br> CONTINUE AT STRESS VOLTAGES FOR 16 HOURS, $V$ DD $=18 \mathrm{~V}$, $V_{B B}=-7 v$ <br> TEMPERATURE $=125^{\circ} \mathrm{C}$ <br> $2.6 \mu \mathrm{SEC}$ CYCLE TIME, 50\% DUTY CYCLE |
| 1 |  |
| $\begin{array}{r} \text { POST } \\ \text { BURN-IN } \\ \text { SCREENING } \end{array}$ | EXTENSIVE PARAMETRIC AND FUNCTIONALITY TESTING AT WORST CASE SUPPLY VOLTAGES TEMPERATURE $=25^{\circ} \mathrm{C}$ gUARDBAND TESTING FOR $0^{\circ} \mathrm{C}$ OPERATION |
| 1 |  |
| HIGH <br> TEMPERATURE SCREENING AND SORT | FINAL AND MOST EXTENSIVE PARAMETRIC AND <br> FUNCTIONALITY TESTING <br> TEMPERATURE SCREEN TO GUARANTEE $70^{\circ} \mathrm{C}$ AMBIENT OPERATION <br> at worst case supply voltages <br> SPEEED SORT |
| 1 |  |
| QUALITY ACCEPTANCE | QUALITY AND RELIABILITY ASSURANCE GROUP |

## TESTING/RELIABILITY

TMS 4116 DYNAMIC RAM - ORA FLOW
(plastic package only)
 TESTED; PACKAGE ENVIRONMENTS
FOLLOWED BY ELECTRICAL TESTS
(SEE MECHANICAL DATA SECTION)

STATIC RAMs - FINAL TEST


STATIC RAMs - QRA FLOW


ALL PACKAGES ARE PLASTIC
LIFE TEST UNITS ELECTRICALLY TESTED; PACKAGE ENVIRONMENTS FOLLOWED BY ELECTRICAL TESTS

## TESTING/RELIABILITY

EPROMs - FINAL TEST
FINAL TEST


EPROMs - QRA FLOW


ALL PACKAGES ARE HERMETIC
ALL TESTS MEET MIL STD 883B SPECIFICATIONS

## Glossary/Timing Conventions/ Data Sheet Structure

## GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

## PART I-GENERAL CONCEPTS AND TYPES OF MEMORIES

Address - Any given memory location in which data can be stored or from which it can be retrieved.
Automatic Chip-Select/Power Down - (see Chip Enable Input)
Bit - Contraction of Binary digIT, i.e., a 1 or a 0 ; in electrical terms the value of a bit may be represented by the presence or absence of charge, voltage, or current.

Byte - A word of 8 bits (see word)
Chip Enable Input - A control input to an integrated circuit that when active permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and when inactive causes the integrated circuit to be in a reduced power standby mode.

Chip Select Input - Chip select inputs are gating inputs that control the input to and output from the memory. They may be of two kinds:

1. Synchronous-Clocked/latched with the memory clock. Affects the inputs and outputs for the duration of that memory cycle.
2. Asynchronous - Has direct asynchronous control of inputs and outputs. In the read mode, an asynchronous chip select functions like an output enable.

Column Address Strobe (CAS) - A clock used in dynamic RAMs to control the input of column addresses. It can be active high (CAS) or active low ( $\overline{\mathrm{CAS}}$ ).

Data - Any information stored or retrieved from a memory device.
Dynamic (Read/Write) Memory (DRAM) - A read/write memory in which the cells require the repetitive application of control signals in order to retain the stored data.
NOTES: 1. The words "read/write" may be omitted from the term when no misunderstanding will result.
2. Such repetitive application of the control signals is normally called a refresh operation.
3. A dynamic memory may use static addressing or sensing circuits.
4. This definition applies whether the control signals are generated inside or outside the integrated circuit.

Electrically Alterable Read-Only Memory (EAROM) - A nonvolatile memory that can be field-programmed like a PROM or EPROM, but that can be electrically erased by a combination of electrical signals at its inputs.

Erasable and Programmable Read-Only Memory (EPROM)/Reprogrammable Read-Only Memory - A field-programmable read-only memory that can have the data content of each memory cell altered more than once.

Erase - Typically associated with EPROMs and EAROMs. The procedure whereby programmed data is removed and the device returns to its unprogrammed state.

Field-Programmable Read-Only Memory - A read-only memory that after being manufactured, can have the data content of each memory cell altered.

Fixed Memory - A common term for ROMs, EPROMs, EAROMs, etc., containing data that is not normally changed. A more precise term for EPROMs and EAROMs is nonvolatile since their data may be easily changed.

Fully Static RAM - In a fully static RAM, the periphery as well as the memory array is fully static. The periphery is thus always active and ready to respond to input changes without the need for clocks. There is no precharge required for static periphery.
$K$ - When used in the context of specifying a given number of bits of information, $1 \mathrm{~K}=210=1024$ bits. Thus, $64 \mathrm{~K}=64 \times 1024=65,536$ bits.

Large-Scale Integration (LSI) - The description of any IC technology that enables condensing more than 100 gates onto a single chip.

## GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

Mask-Programmed Read-Only Memory - A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.

Memory - A medium capable of storage of information from which the information can be retrieved.
Memory Cell - The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.

Metal-Oxide Semiconductor (MOS) - The technology involving photolithographic layering of metal and oxide to produce a semiconductor device.

NMOS - A type of MOS technology in which the basic conduction mechanism is governed by electrons. (Short for N -channel MOS)

Nonvolatile Memory - A memory in which the data content is maintained whether the power supply is connected or not.
Output Enable - A control input that, when true, permits data to appear at the memory output, and when false, causes the output to assume a high-impedance state. (See also chip select)
PMOS - A type of MOS technology in which the basic conduction mechanism is governed by holes. (Short for P-channel MOS)

Paralle/ Access - A feature of a memory by which all the bits of a byte or word are entered simultaneously at several inputs or retrieved simultaneously from several outputs.

Power Down - A mode of a memory device during which the device is operating in a low-power or standby mode. Normally read or write operations of the memory are not possible under this condition.

Program - Typically associated with EPROM memories, the procedure whereby logical 0 's (or 1 's) are stored into various desired locations in a previously erased device.

Program Enable - An input signal that when true, puts a programmable memory device into the program mode.
Programmable Read-Only Memory (PROM) - A memory that permits access to any of its address locations in any desired sequence with similar access time to each location.
NOTE: The term as commonly used denotes a read/write memory.
Read - A memory operation whereby data is output from a desired address location.
Read-Only Memory (ROM) - A memory in which the contents are not intended to be altered during normal operation. NOTE: Unless otherwise qualified, the term "read-only memory" implies that the content is determined by its structure and is unalterable.

Read/Write Memory - A memory in which each cell may be selected by applying appropriate electrical input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electrical input signals.

Row Address Strobe (RAS) - A clock used in dynamic RAMs to control the input of the row addressed. It can be active high (RAS) or active low ( $\overline{\mathrm{RAS}}$ ).

Scaled-MOS (SMOS) - MOS technology under which the device is scaled down in size in three dimensions and in operating voltages allowing improved performance.
Semi-Static (Quasi-Static, Pseudo-Static) RAM - In a semi-static RAM, the periphery is clock-activated (i.e., dynamic). Thus the periphery is inactive until clocked, and only one memory cycle is permitted per clock. The peripheral circuitry must be allowed to reset after each active memory cycle for a minimum precharge time. No refresh is required.

Serial Access - A feature of a memory by which all the bits are entered sequentially at a single input or retrieved sequentially form a single output.
Static RAM (SRAM) - A read/write random-access device within which information is stored as latched voltage levels. The memory cell is a static latch that retains data as long as power is applied to the memory array. No refresh is required. The type of periphery circuitry sub-categorizes static RAMs.

## gLossary/timing Conventions/DATA SHEET STRUCTURE

Very-Large-Scale Integration (VLSI/) - The description of any IC technology that is much more complex than large-scale integration (LSI), and involves a much higher equivalent gate count. At this time an exact definition including a minimum gate count has not been standardized by JEDEC or the IEEE.

Volatile Memory - A memory in which the data content is lost when power supplied is disconnected.
Word - A series of one or more bits that occupy a given address location and that can be stored and retrieved in parallel.
Write - A memory operation whereby data is written into a desired address location.
Write Enable - A control signal that when true causes the memory to assume the write mode, and when false causes it to assume the read mode.

## PART II-OPERATING CONDITIONS AND CHARACTERISTICS (INCLUDING LETTER SYMBOLS)

## Capacitance

The inherent capacitance on every pin, which can vary with various inputs and outputs.
Example symbology:

| $\mathrm{C}_{i}$ | Input capacitance |
| :--- | :--- |
| $\mathrm{C}_{0}$ | Output capacitance |
| $\mathrm{C}_{\mathrm{i}(\mathrm{D})}$ | Input capacitance, data input |

## Current

High-level input current, I/H
The current into an input when a high-level voltage is applied to that input.
High-level output current, IOH
The current into* an output with input conditions applied that according to the product specification will establish a high level at the output.

Low-leval input current, IL
The current into an input when a low-level voltage is applied to that input:
Low-level output current, loL
The current into" an output with input conditions applied that according to the product specification will establish a low level at the output.

Off-state (high-impedance-state) output current (of a three-state output), loz
The current into* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

Short-circuit output current, IOS
The current into* an output when the output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

Supply current IBB, ICC. IDD, IpP
The current into, respectively, the $\mathrm{V}_{\mathrm{BB}}, \mathrm{V}_{\mathrm{C}}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{PP}}$ supply terminals.

## Operating Free-Air Temperature

The temperature $\left(T_{A}\right)$ range over which the device will operate and meet the specified electrical characteristics.

* Current out of a terminal is given as a negative value.


## gLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

## Voltage

High-level input voltage, $\mathrm{V}_{\mathbf{I H}}$
An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.
NOTE: A minimum is specified that is the least positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

High-level output voltage, VOH
The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

Low-level input voltage, $V_{\text {IL }}$
An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.
NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

Low-level output voltage, $\mathrm{V}_{\mathrm{OL}}$
The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

## Supply Voltages, VBB, VCC, VDD, VPP

The voltages supplied to the corresponding voltage pins that are required for the device to function. From one to four of these supplies may be necessary, along with ground, VSS.

## Time Intervals

New or revised data sheets in this book use letter symbols in accordance with standards recently adopted by JEDEC, the IEEE, and the IEC. Two basic forms are used. The first form is usually used in this book when intervals can easily be classified as access, cycle, disable, enable, hold, refresh, setup, transition, or valid times and for pulse durations. The second form can be used generally but in this book is used primarily for time intervals not easily classifiable. The second (unclassified) form will be described first. Since some manufacturers use this form for all time intervals, symbols in the unclassified form are given with the examples for most of the classified time intervals.

## Unclassified time intervals

Generalized letter symbols can be used to identify almost any time interval without classifying it using traditional or contrived definitions. Symbols for unclassified time intervals identify two signal events listed in from-to sequence using the format:
${ }^{t} A B-C D$
Subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval. Every effort is made to keep the $A$ and $C$ subscript length down to one letter, if possible (e.g., R for $\overline{\mathrm{RAS}}$ and C for CAS of TMS 4116).

Subscripts $B$ and $D$ indicate the direction of the transitions and/or the final states or levels of the signals represented by A and $C$, respectively. One or two of the following is used:

```
\(\mathrm{H}=\) high or transition to high
\(L=\) low or transition to low
\(V=\) a valid steady-state level
\(X=\) unknown, changing, or 'don't care"' level
\(Z=\) high-impedance (off) state
```


## gLossary/timing conventions/Data sheet structure

The hyphen between the $B$ and $C$ subscripts is omitted when no confusion is likely to occur.
For examples of symbols of this type, see TMS 4116 (e.g., tpLCL).
Classified time intervals (general comments, specific times follow)
Because of the information contained in the definitions, frequently the identification of one or both of the two signal events that begin and end the intervals can be significantly shortened compared to the unclassified forms. For example, it is not necessary to indicate in the symbol that an access time ends with valid data at the output. However, if both signals are named (e.g., in a hold time), the from-to sequence is maintained.

## Access time

The time interval between the application of a specific input pulse and the availability of valid signals at an output.
Example symbology:

| Classified | Unclassified | Description |
| :--- | :---: | :--- |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{A})$ | ${ }^{\mathrm{t} A V Q V}$ | Access time from address |
| $\mathrm{t}_{\mathrm{a}}(\mathrm{S}), \mathrm{t}_{\mathrm{a}}(\mathrm{CS})$ | $\mathrm{t}_{\mathrm{t}} \mathrm{SQV}$ | Access time from chip select (low) |

## Cycle time

The time interval between the start and end of a cycle.
NOTE: The cycle time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval that must be allowed for the digital circuit to perform a specified function (e.g., read, write, etc.) correctly.

Example symbology:

| Classified | Unclassified | Description |
| :--- | :--- | :--- |
| ${ }^{t_{c}(R)},{ }^{t_{c}(r d)}$ | ${ }^{t} A V A V(R)$ | Read cycle time |
| $t_{c}(W)$ | ${ }^{t} A V A V(W)$ | Write cycle time |

NOTE: $\quad \mathrm{R}$ is usually used as the abbreviation for "read"; however, in the case of dynamic memories, "rd" is used to permit R to stand for RAS.

## Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the threestate output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

Example symbology:

| Classified | Unclassified | Description |
| :--- | :---: | :--- |
| $\mathrm{t}_{\text {dis }}(\mathrm{S})$ | $\mathrm{t}^{\text {SHQZ }}$ | Output disable time after chip select (high) |
| $\mathrm{t}_{\text {dis }}(\mathrm{W})$ | t WLQZ | Output disable time after write enable (low) |

These symbols supersede the older forms tpVZ or tpXZ.
Enable time (of a three-state output)
The time interval between the specified reference points on the input and output voltage waveforms, with the threestate output changing from a high-impedance (off) state to either of the defined active levels (high or low).
NOTE: For memories these intervals are often classified as access times.
Example symbology:

| Classified | Unclassified | Description |
| :--- | :--- | :--- |
| ten(SL) | tSLQV | Output enable time after chip select low |

These symbols supercede the older form tPZV.

## glossary/timing conventions/Data sheet structure

## Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

Example symbology:

| Classified | Unclassified | Description |
| :---: | :---: | :---: |
| $t h(b)^{\text {( }}$ | tWHDX | Data hold time (after write high) |
| th(RHrd) | trhwh | Read (write enable high) hold time after $\overline{\text { RAS }}$ high) |
| th(CHrd) | ${ }^{\text {t }}$ CHWH | Read (write enable high) hold time after $\overline{\mathrm{CAS}}$ high) |
| th(CLCA) | ${ }^{\text {t }}$ CL-CAX | Column address hold time after CAS low |
| th(RLCA) | trl-CAX | Column address hold time after $\overline{\text { RAS }}$ low |
| th(RA) | trL-RAX | Row address hold time (after $\overline{\mathrm{RAS}}$ low) |

These last three symbols supersede the older forms:

| NEW FORM | OLD FORM |
| :--- | :--- |
| th(CLCA) | $t_{h}(A C L)$ |
| th(RLCA) | $t_{h}(A R L)$ |
| th(RA) | $t_{h}(A R)$ |

NOTE: The from-to sequence in the order of subscripts in the unclassified form is maintained in the classified form. In the case of hold times, this causes the order to seem reversed from what would be suggested by the terms.

## Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.
Example symnbology:

| Classified | Unclassified | Description |
| :--- | :--- | :--- |
| $t_{W}(W)$ | $t_{W L W H}$ | Write pulse duration |
| $t_{W}(R L)$ | $t_{R L R H}$ | Pulse duration, $\overline{R A S}$ low |

## Refresh time interval

The time interval between the beginnings of successive signals that are intended to restore the level in a dynamic memory cell to its original level.

NOTE: The refresh time interval is the actual time interval between two refresh operations and is determined by the system in which the digital circuit operates. A maximum value is specified that is the longest interval for which correct operation of the digital circuit is guaranteed.

Example symbology:

| Classified | Unclassified |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{rf}}$ |  |
|  |  |
|  | Rescription |
|  |  |

## gLossary/timing conventions/Data sheet structure

## Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

Example symbology:

| Classified | Unclassified | Description |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {su }}$ (D) | t ${ }^{\text {dVWH }}$ | Data setup time (before write high) |
| $t_{\text {su }}(\mathrm{CA})$ | tcav-cl | Column address setup time (before $\overline{\text { CAS }}$ low) |
| $\mathrm{t}_{\text {su }}(\mathrm{RA})$ | ${ }^{\text {trava }}$-RL | Row address setup time (before $\overline{\mathrm{RAS}}$ low) |

Transition times (also called rise and fall times)
The time interval between two reference points ( $10 \%$ and $90 \%$ unless otherwise specified) on the same waveform that is changing from the defined low level to the defined high level (rise time) or from the defined high level to the defined low level (fall time).

Example symbology:

| Classified | Unclassified | Description |
| :--- | :--- | :--- |
| $t_{t}$ |  | Transition time (general) |
| $t_{t}(\mathrm{CH})$ | ${ }^{\mathrm{t} C H C H}$ | Low-to-high transition time of $\overline{\mathrm{CAS}}$ |
| $\mathrm{t}_{\mathrm{r}(\mathrm{C})}$ | ${ }^{\mathrm{t} C H C H}$ | $\overline{\mathrm{CAS}}$ rise time |
| $\mathrm{t}_{\mathrm{f}(\mathrm{Cl}}$ | $\mathrm{t}_{\mathrm{CLCL}}$ | $\overline{\mathrm{CAS}}$ fall time |

Valid time
(a) General

The time interval during which a signal is (or should be) valid.
(b) Output data-valid time

The time interval in which output data contines to be valid following a change of input conditions that could cause the output data to change at the end of the interval.

Example symbology:

| Classified | Unclassified | Description |
| :--- | :--- | :--- |
| $t_{V}(A)$ | ${ }^{\mathrm{t} A X Q X}$ | Output data valid time after change of address. |

This supersedes the older form tpVX.

## glossary/timing conventions/Data sheet structure

## PART III - TIMING DIAGRAMS CONVENTIONS

TIMING DIAGRAM<br>SYMBOL<br><br>\section*{INPUT FORCING FUNCTIONS}<br>Must be steady high or low<br>High-to-low changes permitted<br>Low-to-high changes permitted<br>Don't Care<br>(Does not apply)

## MEANING

## OUTPUT RESPONSE FUNCTIONS

Will be steady high or low
Will be changing from high to low some time during designated interval

Will be changing from low to high sometime during designated interval

State unknown or changing
Centerline represents highimpedance (off) state.

## PART IV-BASIC DATA SHEET STRUCTURE

The front page of the data sheet begins with a list of key features such as organization, interface, compatibility, operation (static or dynamic), access and cycle times, technology ( N or P channel, silicon or metal oxide gate), and power. In addition, the top view of the device is shown with the pinout provided. Next a general description of the device, system interface considerations, and elaboration on other device chracteristics are presented. The next section is an explanation of the device's operation which includes the function of each pin (i.e., the relationship between each input (output) and a given type of memory). The functions basically involve starting, achieving, and ending a given type of memory cycle (e.g., programming or erasing EPROMs, or reading a memory location).

Augmenting the descriptive text there appears a logic symbol prepared in accordance with forthcoming IEEE and IEC standards and explained in the section of this book following this one. Following the symbol is usually a functional block diagram, a flow chart of the basic internal structure of the device showing the signal paths for data, addresses, and control signals, as well as the internal architecture. Usually the next few pages contain the absolute maximum ratings (e.g., voltage supplies, input voltage, and temperature) applicable over the operating free-air temperature range. If the device is used outside of these values, it may be permanently destroyed or at least it would not function as intended. Next, typically, are the recommended operating conditions (e.g., supply voltages, input voltages, and operating temperature). The memory device is guaranteed to work reliably and to meet all data sheet parameters when operated in accord with the recommended operating conditions and within the specified timing. If the device is operated outside of these limits (minimum/maximum), the device's operation is no longer guaranteed to meet the data sheet parameters. Operation beyond the absolute maximum ratings as just described can result in catastrophic failures.

The next section provides a table of electrical characteristics over full ranges of recommended operating conditions (e.g., input and output currents, output voltages, etc.). These are presented as minimum, typical, and maximum values. Typical values are representative of operation at an ambient temperature of $T_{A}=25^{\circ} \mathrm{C}$ with all power supply voltages at nominal value. Next, input and output capacitances are presented. Each pin has a capacitance (whether an input, an output, or control pin). Minimum capacitances are not given, as the typical and maximum values are the most crucial.

The next few tables involve the device timing characteristics. The parameters are presented as minimum, typical (or nominal), and maximum. The timing requirements over recommended supply voltage range and operating free-air temperature indicate the device control requirements such as hold times, setup times, and transition times. These values are referenced to the relative positioning of signals on the timing diagrams, which follow. The switching characteristics over recommended supply voltage range are device performance characteristics inherent to device

## GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE

operation once the inputs are applied. These parameters are guaranteed for the test conditions given. The interrelationship of the timing requirements to the switching characteristics is illustrated in timing diagrams for each type of memory cycle (e.g., read, write, program).
At the end of a data sheet additional applications information may be provided such as how to use the device, graphs of electrical characteristics, or other data on electrical characteristics.

## Logic Symbols

- 


## EXPLANATION OF NEW LOGIC SYMBOLS FOR MEMORIES

## 1. INTRODUCTION

The International Electrotechnical Commission (IEC) has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which will be partially explained below.
The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32.14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.

Internationally, IEC Technical Committee TC-3 has prepared a new document (Publication 617-12) that will consolidate the original work started in the mid 1960's and published in 1972 (Publication 117-15) and the amendments and supplements that have followed. Similarly for the USA, IEEE Committee SCC 11.9 has revised the publication IEEE Std 91/ANSI Y32.14. Texas Instruments participated in the work of both organizations and this 1982 Edition of the MOS Memory Data Book introduces new logic symbols in anticipation of the new standards. When changes are made as the standards develop, future editions of this book will take those changes into account.

The following explanation of the new symbolic language is necessarily brief and greatly condensed from what the standards publications will finally contain. This is not intended to be sufficient for those people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this book.

## 2. EXPLANATION OF A TYPICAL SYMBOL FOR A STATIC MEMORY

The TMS 2114 symbol will be explained in detail. This symbol includes almost all the features found in the others. Section 4, Diagramatic Summary, should be referred to while reading this explanation.


By convention all input lines are located on the left and output lines are located on the right. When an exception is made, an arrowhead shows reverse signal flow. The input/output lines (DO1 through DQ4) illustrate this.

The polarity indicator $\propto$ indicates that the external low level causes the internal 1 state (the active state) at an input or that the internal 1 state causes the external low level at an output. The effect is similar to specifying positive logic and using the negation symbol 0 .
The rest of this discussion concerns features inside the symbol outline. The address inputs are arranged in the order of their assigned binary weights and the range of the addresses are shown as $A \frac{m}{n}$ where $m$ is the decimal equivalent of the lowest address and n is the highest. The inputs and outputs affected by these addresses are designated by the letter $\mathbf{A}$.

The letter $Z$ followed by a number is used to transfer a signal from one point in a symbol to another. Here the signal at output $A, Z 3$ transfers to the 3 at the left side of the symbol in order to form an input/output port. The $A$ means the output comes from the storage location selected by the address inputs.
The $\nabla$ symbol designates a three-state output. Three-state outputs will always be controiled by an EN function. When EN stands at its internal 1 state, the outputs are enabled. When EN stands at its internal 0 state, the three-state outputs stand at their high-impedance states.

## LOGIC SYMBOLS

Since the boxes associated with DQ2, DQ3, and DQ4 have no internal qualifying symbols, it is to be understood that these boxes are identical to the box associated with DO1.

Any $D$ input is associated with storage. Whatever internal state is taken on by the $D$ input is stored. The letter $A$ (in $A, Z 3$ ) indicates that the state of the $D$ input will be stored in a cell selected by the $A$ inputs. If the $D$ input is disabled, the storage element retains its content.

Various types of relationships between ports can be indicated by what is called dependency notation. A letter indicating the type of dependency (e.g., $\mathrm{C}, \mathrm{G}, \mathrm{Z}$ ) is placed at the affecting input (or output) and this is followed by a number. Each affected input (or output) is labeled with that same number. The $\mathbf{Z}$ symbol explained above is one form of dependency notation. Several other types of dependency have been defined but their use has not been anticipated in this book.

The numeral 2 at the $D$ input indicates that the $D$ input is affected by another input, in this case a $C$ input (i.e., 1C2). When a C input stands at its internal 1 state, it enables the affected $D$ input(s). When the $C$ input stands at its internal 0 state, it disables the D input(s) so that it (they) can no longer alter the contents of the storage element(s).
The $C$ input is itself affected by another input. The numeral 1 in front of the $C$ shows that a dependency relationship exists with a G input. The letter G indicates an AND relationship. When a G input stands at its internal 1 state (low in this case), the affected inputs (EN and C2 here) are enabled. When the $G$ input stands at its internal 0 state, it imposes the 0 state on the affected inputs.

Pin 10 has two functions. Its function as a $\mathbf{C}$ input has just been explained. Note that for the $\mathbf{C}$ input function to stand at its 1 state, pin 10 must be low and pin 8 must also be low. The other function of pin 10 is as an EN input. This controls the 3 -state outputs. This EN input is also affected by the AND relationship with pin 8 so for the EN function to stand at its internal 1 state (enabling the outputs), pin 10 must be high and pin 8 must be low.

Labels within square brackets are merely supplementary and should be self-explanatory.

## 3. CACHE ADDRESS COMPARATOR

The block diagram for the TMS 2150 uses the RAM symbol (explained in Section 2) and also the following:


Buffer without special amplification. If special amplification is included, the numeral 1 is replaced by $D$.


Even-parity element. The output stands at its 1 -state if an even number of inputs stand at their 1 -states.


Odd-parity element. The output stands at its 1 -state if an odd number of inputs stand at their 1 -states.
NOTE: TMS 2150 uses one of these to generate even parity by adding the output as a ninth bit.
4. DIAGRAMATIC SUMMARY

INPUTS


NPUT/OUTPUT


G (AND) DEPENDENCY


C (CONTROL) DEPENDENCY


OUTPUTS


COMMON CONTROL BLOCK


## 5. EXPLANATION OF A TYPICAL SYMBOL FOR A DYNAMIC MEMORY

### 5.1 THE TMS 4116 SYMBOL



### 5.2 ADDRESSING

The symbol above makes use of an abbreviated form to show the multiplexed, latched addresses. The blocks representing the address latches are implied but not shown.


When $\overline{\operatorname{RAS}}$ goes low, it momentarily enables (through $\mathrm{C} 20, ~ \triangleright$ indicates a dynamic input) the $D$ inputs of the seven address registers 7 through 13. When $\overline{\mathrm{CAS}}$ goes low, it momentarily enables (through C 21 ) the D inputs of the seven address registers 0 through 6 . The outputs of the address registers are the 14 internal address lines that select 1 of 16,384 cells.

### 5.3 REFRESH



When $\overline{\mathrm{RAS}}$ goes low, row refresh starts. It ends when $\overline{\mathrm{RAS}}$ goes high. The other input signals required to carry out refreshing are not indicated by the symbol.

### 5.4 POWER DOWN


$\overline{\mathrm{CAS}}$ is AND'ed with $\overline{\mathrm{RAS}}$ (through G24) so when $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ are both high, the device is powered down.

### 5.5 WRITE



By virtue of the AND relationship between $\overline{\mathrm{CAS}}$ and $\bar{W}$ (explicitly shown), when either one of these inputs goes low with the other one and $\overline{\text { RAS }}$ already low ( $\overline{\mathrm{RAS}}$ is AND'ed by G23), the D input is momentarily enabled (through C22). In an "early-write" cycle it is $\mathbb{W}$ that goes low first; this causes the output to remain off as explained below.
5.6 READ


The AND'ed result of $\overline{\text { RAS }}$ and $\bar{W}$ (produced by G23) is clocked into a latch (through C 21 ) at the instant $\overline{\mathrm{CAS}}$ goes low. This result will be a " 1 " if $\overline{\text { RAS }}$ is low and $\bar{W}$ is high. The complement of $\overline{\mathrm{CAS}}$ is shown to be AND'ed with the output of the latch (by G24 and 24). Therefore, as long as $\overline{\mathrm{CAS}}$ stays low, the output is enabled. In the "early-write" cycle referred to above, a " 0 " was stored in the latch by $\bar{W}$ being low when $\overline{\mathrm{CAS}}$ went low, so the output remained disabled.

If you have questions on this Explanation of New Logic Symbols, please contact:

## F.A. Mann MS 84

Texas Instruments Incorporated
P.O. Box 225012

Dallas, Texas 75265
Telephone (214) 995-3746

IEEE Standards may be purchased from:
Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street
New York, N.Y. 10017
International Electrotechnical Commission (IEC)
publications may be purchased from:
American National Standards Institute, Inc. 1430 Broadway
New York, N.Y. 10018

# If you're not already on it and want to keep up to date, get on our mailing list. Complete and return the card below. 

## NAME

$\qquad$ TITLE $\qquad$
DESIGN RESPONSIBILITY
COMPANY $\qquad$
COMPANY STREET ADDRESS $\qquad$ PHONE 1 $\qquad$
$\qquad$
CITY $\qquad$ STATE $\qquad$ ZIP $\qquad$
3. Which MOS Memory products do you utilize in your designs? What is your estimated annual usage of each for 1982? (Circle appropriate letters)

|  | in 1,000 units |  |  |
| :---: | :---: | :---: | :---: |
|  | $<10$ | 10-100 | 100-500 |
| 16K DRAM | A | B | C |
| $64 \mathrm{~K} \times 1$ DRAM | A | B | C |
| $16 \mathrm{~K} \times 4$ DRAM | A | B | C |
| $4 \mathrm{~K} \times 1$ High-Speed Static RAM | A | B | C |
| $1 \mathrm{~K} \times 4$ High-Speed Static RAM | A | B | C |
| $2 \mathrm{~K} \times 8$ Medium Performance Static RAM | A | B | C |
| 16K EPROM | A | B | C |
| 32K EPROM | A | B | C |
| 64K EPROM | A | B | C |
| 32K ROM | A | B | C |
| 64K ROM | A | B | C |
| Cache Address Comparator (TMS 2150 ) | A | B | C |
| DRAM Controller (TMS 4500A) | A | B | C |
| Other | A | B | C |

Other $\qquad$
4. Who are your preferred vendors for MOS Memory Products?

DRAMs $\qquad$ REASON: $\qquad$
STATIC RAMs $\qquad$ $\longrightarrow$
NONVOLATILE $\qquad$
$\qquad$
-

1. Dumb terminals
2. Intelligent terminals
3. Graphics terminals
4. Printers
5. Disc storage
6. High-speed peripheral controllers
7. Other $\qquad$
E. TELECOMMUNICATIONS SYSTEMS
8. Main memory
9. Control store
F. TEST, MEASUREMENT

AND INSTRUMENTATION
4. I'O buffers
5. Other $\qquad$ G. MEDICAL ELECTRONICS
B. MINICOMPUTERS
H. MILITARY/GOVERNMENT ELECTRONICS

1. Main memory
I. INDUSTRIAL CONTROLS
2. Control store
3. Cache memory
J. CONSUMER ELECTRONICS
4. I/O buffers
K. WORD PROCESSING
C. MICROCOMPUTERS
L. OTHER $\qquad$
5. Systems
6. Boards
D. COMPUTER PERIPHERAL EQUIPMENT

For which of the following applications do you have an influence on the design? (Please circle only one letter but as many numbers as applicable)
2. What MOS Memory architecture is best suited for your needs? (circle one)
A. $\times 1$
B. $\times 4$
C. $\times 8$
D. Other

Texas Instruments
INCORPORATED

## BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 6189 HOUSTON, TX
postage will be paid by addressee

Texas Instruments Incorporated
M/S 6946
P.O. Box 1443

Houston, Texas 77001

NO POSTAGE NECESSARY
IF MAILED
IN THE
UNITED STATES

# 9/ <br>  

## Texas Instruments INCORPORATED

PRINTED IN U.S.A.


[^0]:    (Numbers in parenthesis indicate overall complexity)

[^1]:    Texas Instruments
    INCORPORATED

[^2]:    ${ }^{\dagger}$ The term "read-write cycle" is sometimes used as an alternative title to "read-modify-write cycle".

[^3]:    NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

[^4]:    read cycle timing

[^5]:    * The enable time ( $t_{e n}$ ) for a write cycle is equal in duration to the access time from $\overline{\mathrm{CAS}}\left(\mathrm{t}_{\mathrm{a}}(\mathrm{C})\right.$ ) in a read cycle; but the active levels at the output are invalid.

[^6]:    ${ }^{\dagger}$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.

    * $V_{1 L} \geqslant-0.7 V$ on all inputs.

[^7]:    $t$ The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$ with the device under test soldered to a $4 \times 6 \times 0.062$-inch (102 $\times 152 \times 1.6-\mathrm{mm}$ ) double-sided 2 -ounce copper-clad circuit board (plating thickness 0.07 mm ).
    ${ }^{\ddagger}$ The algebraic convention, where the more negative limit is designated as minimum, is used in this data sheet for logic voltage levels only.

    * Stresses beyond those listed under "Absolute Maximum Ratings' may cause permanent darnage to the device. This is stress rating only and functional operation of the device at these or any other conditions beyond those indicared in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Note 1: Voltage values are with respect to the ground terminal.

[^8]:    ${ }^{\dagger} \bar{E}$ or $\bar{W}$ must be high during address transitions.
    NOTE: If $\vec{E}$ goes high simultaneously with $\bar{W}$ going high, the output remains in the high-impedance state.

[^9]:    this symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

[^10]:    ${ }^{\dagger}$ The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$ with the device under test soldered to a $4 \times 6 \times 0.062-\mathrm{inch}(102 \times 152 \times 1.6-\mathrm{mm})$ double-sided 2-ounce copper-clad circuit board (plating thickness 0.07 mm ).
    *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
    NOTE 1: Voltage values are with respect to the ground terminal.

[^11]:    Where $\overline{\mathbf{S}}=\mathrm{V}_{\mathrm{IL}}, \bar{W}=\mathrm{V}_{\mathrm{IH}}, \overline{\text { RESET }}=\mathrm{V}_{\mathrm{IH}}$

[^12]:    ${ }^{\dagger}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

[^13]:    ${ }^{\dagger}$ The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of $400 \mathrm{ft} / \mathrm{min}(122 \mathrm{~m} / \mathrm{min})$ with the device under test soldered to a $4 \times 6 \times 0.062$-inch $(102 \times 152 \times 1.6-\mathrm{mm})$ double-sided 2 -ounce copper-clad circuit board (plating thickness 0.07 mm ).
    $\ddagger$ Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
    5 The algebraic convention, where the morenegative limit is designated as minimum, is used in this data sheet for logic voltage levels only. NOTE 1: Voltage values are with respect to the ground terminal.

[^14]:    ${ }^{\top}$ The ambient temperature conditions assume air moving at a velocity of $400 \mathrm{ft} / \mathrm{min}$ ( $122 \mathrm{~m} / \mathrm{min}$.).
    $\ddagger$ Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 1.

[^15]:    $\dagger^{\dagger}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

[^16]:    "Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[^17]:    ${ }^{\dagger}$ Typical values are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
    ${ }^{\ddagger}$ Capacitance measurements are made on a sample basis only.

[^18]:    "Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[^19]:    ${ }^{\dagger}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

[^20]:    ${ }^{\dagger}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

[^21]:    ${ }^{\dagger}$ This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

[^22]:    *Trademark of Digital Equipment Corporation.

[^23]:    * Trademark of Digital Equipment Corporation.

[^24]:    - Trademark of Digital Equipment Corporation

[^25]:    *Trademark of Intel Corporation.

[^26]:    ${ }^{1}$ Electronics, May 22, 1980

[^27]:    *Note that the column/databit addresses are not the same as the column addresses but rather increment four times faster. To convert from column/databit to column address simply divide the column/databit address by four and then add one to the remainder. The resulting quotient is the column address and the remainder plus one is the databit.

[^28]:    *These pins though functionally different are compatible when upgrading to the TMS 4732 . ( $\overline{\mathrm{CS}} 1$ must be active low and CS2 active high).

[^29]:    *In the original circuitry before upgrade one of the power supplies, either $V_{c c}$ or $V_{p p}$, should not be connected to the transistor. (In above example we show $V_{c c}$ connected.) In the upgraded TMS 2532 circuit, both supplies are connected to the transistor.

[^30]:    * Inclusion of an " $L$ " in the product identification indicates the device operates at low power.

