## Supplement to TTL <br> Data Book <br> Volume 3 <br> 1984

## Advanced Low-Power Schottky Advanced Schottky

## The TTL Data Book

Volume 3

General Information
1

ALS and AS Circuits
2

## Applications

# Supplement to The TTL Data Book 

## Volume 3

## IMPORTANT NOTICE

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.
TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Information contained herein supersedes data published in The TTL Data Book, Volume 3, 1984, SDAD001A.

## INTRODUCTION

This supplement is provided to complete the detailed specifications on 51 new Advanced Low-Power Schottky ${ }^{\dagger}$ (ALS) and Advanced Schottky ${ }^{\dagger}$ (AS) functions. Included in these recent announcements are:

- 10 gates in standard, buffer, and driver options
- 21 bus-interface devices including octal, 9-bit, and 10-bit bus buffers/drivers, transceivers, and registers with varying output designs
- 20 LSI and complex functions wih single-chip design solutions

Also, 29 of these 51 new functions are pin-for-pin equivalents for LS and $S$ products.
This supplement also includes a general ALS/AS applications note which provides additional detailed information to aid the system designer in achieving the highest levels of performance and cost-effectiveness with $\mathrm{Tl}^{\prime} \mathrm{s}$ products.

Additionally, this supplement provides:

- Complete errata for The TTL Data Book, Volume 3, 1984 (SDAD001A). The errata contains corrections that have been made on the pages which are reprinted in this supplement. Please note or reference them in your Volume 3.
- Complete functional index for all TI bipolar digital devices available or under development. All logic technologies (TTL, LS, S, ALS, and AS), field programmable logic, programmable read-only memories, and bipolar complex LSI are included.

Please ensure that routine references to $\mathrm{TI}^{\prime}$ 's data books include monitoring the current supplements and errata for updated information.

[^0]NOIL甘WYOUNI 7甘YヨNヨD

| SN54ALS00A | SN74ALSOOA | $2 \cdot 3$ |
| :---: | :---: | :---: |
| SN54AS00 | SN74AS00 | $2-3$ |
| SN54ALS01 | SN74ALSO1 | 2.7 |
| SN54ALS02 | SN74ALSO2 | 2-9 |
| SN54ASO2 | SN74ASO2 | 2-9 |
| SN54ALS03A | SN74ALSO3A | 2.13 |
| SN54ALS04A | SN74ALSO4A | 2-15 |
| SN54ASO4 | SN74AS04 | 2-15 |
| SN54ALS05A | SN74ALS05A | 2-19 |
| SN54ALS08 | SN74ALS08 | 2-21 |
| SN54AS08 | SN74AS08 | 2-21 |
| SN54ALS09 | SN74ALSO9 | 2-25 |
| SN54ALS10A | SN74ALS10A | S2-3 |
| SN54AS10 | SN74AS10 | S2-3 |
| SN54ALS11A | SN74ALS11A | S2-7 |
| SN54AS11 | SN74AS11 | S2-7 |
| SN54ALS12A | SN74ALS12A | S2-11 |
| SN54ALS15 | SN74ALS15. | 2-37 |
| SN54ALS20A | SN74ALS20A | 2-39 |
| SN54AS20 | SN74AS20 | 2-39 |
| SN54ALS21 | SN74ALS21 | 2-43 |
| SN54AS21 | SN74AS21 | 2-43 |
| SN54ALS22B | SN74ALS22B. | S2-13 |
| SN54ALS27 | SN74ALS27. | 2-49 |
| SN54AS27 | SN74AS27 | 2-49 |
| SN54ALS28A | SN74ALS28A | 2-53 |
| SN54ALS30A | SN74ALS30A | S2-15 |
| SN54AS30 | SN74AS30 | S2-15 |
| SN54ALS32 | SN74ALS32 | 2-59 |
| SN54AS32 | SN74AS32 | 2.59 |
| SN54ALS33A | SN74ALS33A | 2-63 |
| SN54ALS34 | SN74ALS34 | 2-65 |
| SN54AS34 | SN74AS34 | 2-65 |
| SN54ALS35 | SN74ALS35. | S2-19 |
| SN54ALS37A | SN74ALS37A | 2.71 |
| SN54ALS38A | SN74ALS38A | 2-73 |
| SN54ALS40A | SN74ALS40A | 2-75 |
| SN54ALS74A | SN74ALS74A | S2-21 |
| SN54AS74 ${ }^{\text { }}$ | SN74AS74 ${ }^{\text { }}$ | S2-21 |
| SN54ALS86 | SN74ALS86. | S2-25 |
| SN54AS95 | SN74AS95 | S2-27 |
| SN54ALS109A | SN74ALS109A | S2-31 |
| SN54AS109 ${ }^{\text { }}$ | SN74AS109\# | S2-31 |
| SN54ALS112A | SN74ALS112A | 2-91 |
| SN54AS112 | SN74AS112 | $2-91$ |
| SN54ALS113A | SN74ALS113A | 2-95 |
| SN54AS113 | SN74AS113 | 2.95 |
| SN54ALS114A | SN74ALS114A | 2-99 |
| SN54AS114 | SN74AS114 | 2-99 |
| SN54ALS131 | SN74ALS131 | 2-103 |
| SN54AS131 | SN74AS131 | 2-103 |
| SN54ALS133 | SN74ALS133 | 2-107 |
| SN54ALS136 | SN74ALS136. | S2-35 |
| SN54ALS137 | SN74ALS137 | 2-109 |
| SN54AS137 | SN74AS137 | 2-109 |
| SN54ALS138 | SN74ALS138. | 2-113 |
| SN54AS138 | SN74AS138 | 2-113 |

SN54ALS139 SN54ALS151
SN54AS151
SN54ALS153
SN54AS153
SN54ALS157
SN54AS157
SN54ALS158
SN54AS158
SN54ALS160A ${ }^{\ddagger}$
SN54AS160
SN54ALS161A ${ }^{\ddagger}$
SN54AS161
SN54ALS162A ${ }^{\ddagger}$
SN54AS162
SN54ALS $163 A^{\ddagger}$
SN54AS163
SN54ALS 164
SN54ALS $165^{\ddagger}$
SN54ALS166 ${ }^{\ddagger}$
SN54ALS168B
SN54AS168
SN54ALS169B
SN54AS169
SN54ALS174 ${ }^{\ddagger}$
SN54AS174 ${ }^{\ddagger}$
SN54ALS175 ${ }^{\ddagger}$
SN54AS175
SN54AS181A
SN54AS182 $\ddagger$
SN54ALS190
SN54ALS191
SN54ALS192 ${ }^{\ddagger}$
SN54ALS193 ${ }^{\ddagger}$
SN54AS194
SN54AS195
SN54AS230
SN54AS231
SN54ALS240A
SN54AS240
SN54ALS241A
SN54AS241
SN54ALS242A
SN54AS242 ${ }^{\ddagger}$
SN54ALS243A
SN54AS243 ${ }^{\ddagger}$
SN54ALS244A ${ }^{\ddagger}$
SN54AS244
SN54ALS245A ${ }^{\ddagger}$
SN54AS245
SN54AS250
SN54ALS251
SN54AS251
SN54ALS253
SN54AS253
SN54ALS257 ${ }^{\ddagger}$
SN54AS257 $\ddagger$

| 4ALS139 | 2-117 |
| :---: | :---: |
| SN74ALS151. | S2-37 |
| SN74AS151 | S2-37 |
| SN74ALS153 | 2-125 |
| SN74AS153 | 2-125 |
| SN74ALS157 | 2-129 |
| SN74AS157 | 2-129 |
| SN74ALS158 | 2-129 |
| SN74AS158 | 2-129 |
| SN74ALS160A ${ }^{\text { }}$ | S2-41 |
| SN74AS160 | S2-41 |
| SN74ALS161A ${ }^{\text { }}$ | S2-41 |
| SN74AS161 | S2.41 |
| SN74ALS162A ${ }^{\text { }}$ | S2-41 |
| SN74AS162 | S2-41 |
| SN74ALS163A $\ddagger$ | S2-41 |
| SN74AS163 | S2-41 |
| SN74ALS164 | 2-147 |
| SN74ALS165 ${ }^{\ddagger}$ | 2-151 |
| SN74ALS166 ${ }^{\ddagger}$ | 2-153 |
| SN74ALS168B. | S2-51 |
| SN74AS168 | S2-51 |
| SN74ALS169B | S2-51 |
| SN74AS169 | S2-51 |
| SN74ALS174 ${ }^{\ddagger}$ | S2.61 |
| SN74AS174 ${ }^{\text {¢ }}$ | S2-61 |
| SN74ALS175 ${ }^{\text { }}$ | S2-61 |
| SN74AS175 | S2-61 |
| SN74AS181A | 2-173 |
| SN74AS182 ${ }^{\ddagger}$ | 2-185 |
| SN74ALS190 | 2-189 |
| SN74ALS191 | 2-189 |
| SN74ALS192 ${ }^{\ddagger}$ | 2-197 |
| SN74ALS193 ${ }^{\ddagger}$ | 2-197 |
| SN74AS194 | 2-205 |
| SN74AS195 | 2-211 |
| SN74AS230 | 2-213 |
| SN74AS231 | 2-213 |
| SN74ALS240A | 2-217 |
| SN74AS240 | 2-217 |
| SN74ALS241A | 2-217 |
| SN74AS241 | 2-217 |
| SN74ALS242A | 2-223 |
| SN74AS242 ${ }^{\text { }}$ | $2-223$ |
| SN74ALS243A | 2-223 |
| SN74AS243 ${ }^{\text {a }}$ | 2-223 |
| SN74ALS244A ${ }^{\ddagger}$ | 2-229 |
| SN74AS244 | 2-229 |
| SN74ALS245A $\ddagger$ | 2-235 |
| SN74AS245 | 2-235 |
| SN74AS250 | S2-67 |
| SN74ALS251 | 2-245 |
| SN74AS251 | 2-245 |
| SN74ALS253 | 2-251 |
| SN74AS253 | 2-251 |
| SN74ALS257 ${ }^{\text { }}$ | 2-255 |
| SN74AS257 $\ddagger$ |  |

${ }^{\dagger}$ Device types in bold typeface are contained in this supplement at the page indicated with the preceeding " S ". For other devices, refer to the pages in the TTL Data Book, Volume 3, 1984.
${ }^{\ddagger}$ See Revisions Sections of this Supplement for changes to the TTL Data Book, Volume 3, 1984.

| SN54ALS258 $\ddagger$ | SN74ALS258 ${ }^{\ddagger}$ | 2－255 |
| :---: | :---: | :---: |
| SN54AS258 ${ }^{\text { }}$ | SN74AS258 ${ }^{\text { }}$ | 2－255 |
| SN54ALS259 | SN74ALS259． | 2－261 |
| SN54AS264 ${ }^{\text { }}$ | SN74AS264 ${ }^{\ddagger}$ | 2－263 |
| SN54ALS273 ${ }^{\ddagger}$ | SN74ALS273 ${ }^{\ddagger}$ | 2－269 |
| SN54AS280 | SN74AS280 | 2－273 |
| SN54AS282 ${ }^{\text { }}$ | SN74AS282 ${ }^{\ddagger}$ | 2－277 |
| SN54AS286 ${ }^{\text { }}$ | SN74AS286 ${ }^{\ddagger}$ | 2－281 |
| SN54AS298 | SN74AS298 | S2－71 |
| SN54ALS299 ${ }^{\text { }}$ | SN74ALS299 ${ }^{\ddagger}$ ． | 2－291 |
| SN54AS299 | SN74AS299 | 2－291 |
| SN54ALS323 ${ }^{\ddagger}$ | SN74ALS323 ${ }^{\ddagger}$ | 2－291 |
| SN54AS323 | SN74AS323 | 2－291 |
| SN54ALS352 | SN74ALS352． | 2－301 |
| SN54AS352 | SN74AS352 | 2－301 |
| SN54ALS353 | SN74ALS353 | 2－305 |
| SN54AS353 | SN74AS353 | 2－305 |
| SN54ALS365 | SN74ALS365 | 2－309 |
| SN54ALS366 | SN74ALS366 | 2－309 |
| SN54ALS367 | SN74ALS367． | 2－309 |
| SN54ALS368 | SN74ALS368 | 2－309 |
| SN54ALS373 | SN74ALS373 | 2－313 |
| SN54AS373 | SN74AS373 | 2－313 |
| SN54ALS374 | SN74ALS374 | 2－319 |
| SN54AS374 | SN74AS374 | 2－319 |
| SN54AS395 | SN74AS395 | 2－327 |
| SN54ALS465A | SN74ALS465A | 2－327 |
| SN54ALS466A | SN74ALS466A | 2－327 |
| SN54ALS467A | SN74ALS467A | 2－327 |
| SN54ALS468A | SN74ALS468A | 2－327 |
| SN54ALS518 ${ }^{\text { }}$ | SN74ALS518 ${ }^{\ddagger}$ ． | 2－333 |
| SN54ALS519 ${ }^{\text { }}$ | SN74ALS519 ${ }^{\ddagger}$ ． | 2－333 |
| SN54ALS520 | SN74ALS520． | 2－333 |
| SN54ALS521 | SN74ALS521 | 2－333 |
| SN54ALS522 ${ }^{\ddagger}$ | SN74ALS522 ${ }^{\ddagger}$ ， | 2．333 |
| SN54ALS526 | SN74ALS526． | 2－339 |
| SN54ALS527 | SN74ALS527． | 2－339 |
| SN54ALS528 | SN74ALS528 | 2－339 |
| SN54ALS533 | SN74ALS533 | 2－345 |
| SN54AS533 | SN74AS533 | 2－345 |
| SN54ALS534 | SN74ALS534 | 2－351 |
| SN54AS534 | SN74AS534 | 2－351 |
| SN54ALS538 | SN74ALS538 | 2－357 |
| SN54ALS539 | SN74ALS539 | 2－361 |
| SN54ALS540 | SN74ALS540． | 2－365 |
| SN54ALS541 | SN74ALS541 | 2－365 |
| SN54ALS560A | SN74ALS560A | 2－369 |
| SN54ALS561A | SN74ALS561A | 2－369 |
| SN54ALS563 | SN74ALS563． | 2－379 |
| SN54ALS564 ${ }^{\ddagger}$ | SN74ALS564 ${ }^{\ddagger}$ ． | 2.383 |
| SN54ALS568A | SN74ALS568A | 2－387 |
| SN54ALS569A | SN74ALS569A | 2.387 |
| SN54ALS573 ${ }^{\ddagger}$ | SN74ALS573 ${ }^{\ddagger}$ ． | 2－397 |
| SN54AS573 | SN74AS573 | 2－397 |
| SN54ALS574 | SN74ALS574 | 2－403 |
| SN54AS574 | SN74AS574 | 2－403 |
| SN54ALS575 | SN74ALS575 | 2－403 |


| SN54AS575 | SN74AS575 | 2.403 |
| :---: | :---: | :---: |
| SN54ALS576 | SN74ALS576． | 2－409 |
| SN54AS576 | SN74AS576 | 2.409 |
| SN54ALS577 | SN74ALS577 | 2.409 |
| SN54AS577 | SN74AS577 | 2－409 |
| SN54ALS580 | SN74ALS580 | 2－397 |
| SN54AS580 | SN74AS580 | 2－397 |
| SN54ALS620A | SN74ALS620A | S2－75 |
| SN54AS620 ${ }^{\text {ºm }}$ | SN74AS620 ${ }^{\text { }}$ | S2－75 |
| SN54ALS621A | SN74ALS621A | S2－75 |
| SN54AS621 ${ }^{\text { }}$ | SN74AS621 ${ }^{\text { }}$ | S2－75 |
| SN54ALS622A | SN74ALS622A | S2－75 |
| SN54AS622 | SN74AS622 | S2－75 |
| SN54ALS623A | SN74ALS623A | S2－75 |
| SN54AS623 | SN74AS623 | S2－75 |
| SN54ALS632 | SN74ALS632 | 2－425 |
| SN54ALS633 | SN74ALS633 | 2－425 |
| SN54ALS634 ${ }^{\ddagger}$ | SN74ALS634 ${ }^{\ddagger}$ | 2－425 |
| SN54ALS635 ${ }^{\ddagger}$ | SN74ALS635 ${ }^{\ddagger}$ | 2－425 |
| SN54ALS638A | SN74ALS638A | 2－439 |
| SN54AS638 ${ }^{\text { }}$ | SN74AS638＊ | 2－439 |
| SN54ALS639A | SN74ALS639A | 2－439 |
| SN54AS639 ${ }^{\text { }}$ | SN74AS639 ${ }^{\text { }}$ | 2－439 |
| SN54ALS640A | SN74ALS640A | 2－445 |
| SN54AS640 ${ }^{\text { }}$ | SN74AS640 ${ }^{\text { }}$ | 2－445 |
| SN54ALS641A | SN74ALS641A | 2－445 |
| SN54AS641 ${ }^{\text { }}$ | SN74AS641 ${ }^{\text { }}$ | 2－445 |
| ṠN54ALS642A | SN74ALS642A | 2－445 |
| SN54AS642 ${ }^{\text { }}$ | SN74AS642 ${ }^{\text { }}$ | 2－445 |
| SN54ALS643A | SN74ALS643A | 2－445 |
| SN54AS643 ${ }^{\text { }}$ | SN74AS643 ${ }^{\text { }}$ | 2－445 |
| SN54ALS644A | SN74ALS644A | 2－445 |
| SN54AS644 ${ }^{\text { }}$ | SN74AS644 ${ }^{\text { }}$ | 2－445 |
| SN54ALS645A | SN74ALS645A | 2－445 |
| SN54AS645 ${ }^{\text { }}$ | SN74AS645 ${ }^{\ddagger}$ | 2－445 |
| SN54ALS646 ${ }^{\ddagger}$ | SN74ALS646 ${ }^{\ddagger}$ | S2－85 |
| SN54AS646 | SN74AS646 | S2－85 |
| SN54ALS647 ${ }^{\ddagger}$ | SN74ALS647 ${ }^{\ddagger}$ | S2－85 |
| SN54ALS648 ${ }^{\ddagger}$ | SN74ALS648 ${ }^{\ddagger}$ | S2－85 |
| SN54AS648 | SN74AS648 | S2－85 |
| SN54ALS649 | SN74ALS649 | S2．85 |
| SN54ALS651 ${ }^{\ddagger}$ | SN74ALS651 ${ }^{\ddagger}$ | S2－95 |
| SN54AS651 | SN74AS651 | S2－95 |
| SN54ALS652 ${ }^{\ddagger}$ | SN74ALS652 ${ }^{\ddagger}$ | S2－95 |
| SN54AS652 | SN74AS652 | S2－95 |
| SN54ALS653 ${ }^{\ddagger}$ | SN74ALS653 ${ }^{\ddagger}$ | 2－465 |
| SN54ALS654 ${ }^{\ddagger}$ | SN74ALS654 ${ }^{\ddagger}$ | 2.465 |
| SN54ALS677 ${ }^{\ddagger}$ | SN74ALS677 ${ }^{\ddagger}$ | S2－107 |
| SN54ALS678 | SN74ALS678． | S2－107 |
| SN54ALS679 | SN74ALS679 | S2－113 |
| SN54ALS680 | SN74ALS680． | S2－113 |
| SN54ALS688 | SN74ALS688． | 2－487 |
| SN54ALS689 ${ }^{\ddagger}$ | SN74ALS689 ${ }^{\ddagger}$ | 2.487 |
| SN54AS756 | SN74AS756 | S2－119 |
| SN54AS757 | SN74AS757 | S2－119 |
| SN54AS758 | SN74AS758 | S2－123 |
| SN54AS759 | SN74AS759 | S2－123 |

＇Device types in bold typeface are contained in this supplement at the page indicated with the preceeding＂ S ＂．For other devices，refer to the pages in the TTL Data Book，Volume 3， 1984.
${ }^{\ddagger}$ See Revisions Sections of this Supplement for changes to the TTL Data Book，Volume 3， 1984.

## NUMERICAL INDEX ${ }^{\dagger}$

SN54AS760 SN54AS762 SN54AS763 SN54AS800 SN54AS802 SN54ALS804 SN54AS804A ${ }^{\ddagger}$ SN54ALS805 SN54AS805A SN54ALS808 SN54AS808A SN54ALS810 SN54ALS811 SN54AS821 SN54AS822 SN54AS823 SN54AS824 SN54AS825 SN54AS826 SN54ALS832 SN54AS832A SN54ALS841 SN54AS841 SN54ALS842 SN54AS842 SN54ALS843 SN54AS843 SN54ALS844 SN54AS844 SN54ALS845 SN54AS845 SN54ALS846 SN54AS846 SN54AS850 SN54AS851 SN54AS852 SN54AS856 SN54ALS857 SN54AS857 ${ }^{\ddagger}$ SN54AS866 SN54AS867 SN54AS869 SN54AS870 SN54AS871 SN54ALS873 ${ }^{\ddagger}$ SN54AS873 SN54ALS874 SN54AS874 SN54ALS876

SN54AS876

| SN74AS760 | S2-127 | SN54ALS878 |
| :---: | :---: | :---: |
| SN74AS762 | S2-129 | SN54AS878 |
| SN74AS763 | S2-129 | SN54ALS879 |
| SN74AS800 | 2-505 | SN54AS879 |
| SN74AS802 | 2-509 | SN54ALS880 |
| SN74ALS804 | 2-513 | SN54AS880 |
| SN74AS804A ${ }^{ \pm}$ | 2-513 | SN54AS881A |
| SN74ALS805 | 2-517 | SN54AS882 |
| SN74AS805A | 2-517 | SN54AS885 |
| SN74ALS808 | 2-521 | SN54ALS1000A |
| SN74AS808A | 2-521 | SN54AS1000 |
| SN74ALS810. | S2-133 | SN54ALS 1002A |
| SN74ALS811 | S2-135 | SN54ALS1003A |
| SN74AS821 | 2-525 | SN54ALS1004 |
| SN74AS822 | 2-525 | SN54AS1004 |
| SN74AS823 | 2-531. | SN54ALS 1005 |
| SN74AS824 | 2-531 | SN54ALS1008A |
| SN74AS825 | 2-537 | SN54AS1008 |
| SN74AS826 | 2.537 | SN54ALS1010A |
| SN74ALS832 | 2-543 | SN54ALS1011A |
| SN74AS832A | 2.543 | SN54ALS1020A |
| SN74ALS841. | S2-137 | SN54ALS1032A |
| SN74AS841 | S2-137 | SN54AS1032 |
| SN74ALS842. | S2-137 | SN54ALS1034 |
| SN74AS842 | S2-137 | SN54AS1034 |
| SN74ALS843. | S2-145 | SN54ALS1035 |
| SN74AS843 | S2-145 | SN54AS1036 ${ }^{\ddagger}$ |
| SN74ALS844. | S2-145 | SN54ALS 1240 |
| SN74AS844 | S2.145 | SN54ALS1241 |
| SN74ALS845. | S2-153 | SN54ALS 1242 |
| SN74AS845 | S2-153 | SN54ALS 1243 |
| SN74ALS846. | S2-153 | SN54ALS1244A |
| SN74AS846 | S2-153 | SN54ALS1245A |
| SN74AS850 | S2-161 | SN54ALS1620 |
| SN74AS851 | S2-161 | SN54ALS1621 |
| SN74AS852 | 2-581 | SN54ALS1622 |
| SN74AS856 | 2-587 | SN54ALS1623 |
| SN74ALS857. | 2-593 | SN54ALS1638 |
| SN74AS857 ${ }^{\text { }}$ | 2-593 | SN54ALS1639 |
| SN74AS866 | 2-601 | SN54ALS1640A |
| SN74AS867 | 2-607 | SN54ALS1641 |
| SN74AS869 | 2-607 | SN54ALS1642 |
| SN74AS870 | 2-613 | SN54ALS1643 |
| SN74AS871 | 2-613 | SN54ALS1644 |
| SN74ALS873 ${ }^{\ddagger}$. | 2-619 | SN54ALS1645A |
| SN74AS873 | 2-619 | SN54AS2620 ${ }^{\ddagger}$ |
| SN74ALS874 | 2-625 | SN54AS2623 ${ }^{\ddagger}$ |
| SN74AS874 | 2-625 | SN54AS2640 ${ }^{\ddagger}$ |
| SN74ALS876. | 2-625 | SN54AS2645 ${ }^{\text { }}$ |
| SN74AS876 | 2-625 | SN54ALS8003 |
| SN74AS877 | S2-171 |  |


| SN74ALS878 | 2-637 |
| :---: | :---: |
| SN74AS878 | 2-637 |
| SN74ALS879 | 2-637 |
| SN74AS879 | 2-637 |
| SN74ALS880. | 2.643 |
| SN74AS880 | 2-643 |
| SN74AS881A | 2-649 |
| SN74AS882 | 2-651 |
| SN74AS885 | 2-657 |
| SN74ALS1000A | 2.663 |
| SN74AS1000 | 2-663 |
| SN74ALS1002A | 2-667 |
| SN74ALS1003A | 2-669 |
| SN74ALS1004 | 2-671 |
| SN74AS1004 | 2-671 |
| SN74ALS 1005 | 2-675 |
| SN74ALS1008A | 2-677 |
| SN74AS1008 | 2-677 |
| SN74ALS1010A | 2-681 |
| SN74ALS1011A | 2-683 |
| SN74ALS1020A | 2-685 |
| SN74ALS1032A | 2-687 |
| SN74AS1032 | 2-687 |
| SN74ALS1034 | 2-691 |
| SN74AS1034 | 2-691 |
| SN74ALS 1035 | 2-695 |
| SN74AS1036 ${ }^{\ddagger}$ | 2-697 |
| SN74ALS1240. | 2-699 |
| SN74ALS1241 | 2-699 |
| SN74ALS1242 | 2-703 |
| SN74ALS1243 | 2-703 |
| SN74ALS1244A | 2-707 |
| SN74ALS1245A | S2-177 |
| SN74ALS1620 | 2.715 |
| SN74ALS1621 | 2-715 |
| SN74ALS1622 | $2-715$ |
| SN74ALS1623 | $2-715$ |
| SN74ALS1638 | 2-721 |
| SN74ALS1639 | 2-721 |
| SN74ALS1640A | 2.725 |
| SN74ALS1641 | 2-725 |
| SN74ALS1642 | 2-725 |
| SN74ALS1643. | $2-725$ |
| SN74ALS1644 | 2-725 |
| SN74ALS1645A | 2.725 |
| SN74AS2620 ${ }^{\ddagger}$ | 2.731 |
| SN74AS2623 ${ }^{\ddagger}$ | 2-731 |
| SN74AS2640 ${ }^{\ddagger}$ | 2-735 |
| SN74AS2645 ${ }^{\ddagger}$ | 2-735 |
| SN74ALS8003 | 2-739 |

[^1]NOIL甘WYOGNI 7VYヨNヨコ $\rightarrow$

## GATES AND INVERTERS

| POSITIVE-NAND GATES AND INVERTERS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  |  | VOLUME |
|  |  | $\begin{aligned} & \hline \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | H | L | LS | S |  |
| Hex 2-Input Gates | '804 |  | - | A |  |  |  |  | 3 |
| Hex Inverters | '04 | - |  |  | $\bullet$ | $\bullet$ | - | - | 2 |
|  |  |  | A | $\bullet$ |  |  |  |  | 3 |
|  | '1004 |  | - | $\bullet$ |  |  |  |  |  |
| Quadruple 2-Input Gates | '00 | - |  |  | - | $\bullet$ | $\bullet$ | $\bullet$ | 2 |
|  |  |  | A | - |  |  |  |  | 3 |
|  | $\cdot 1000$ |  | A | $\bullet$ |  |  |  |  |  |
| Triple 3-Input Gates | $\cdot 10$ | - |  |  | $\bullet$ | - | - | $\bullet$ | 2 |
|  |  |  | A | $\bullet$ |  |  |  |  | 3 S |
|  | 1010 |  | A |  |  |  |  |  | 3 |
| Dual 4-Input Gates | - 20 | - |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | 2 |
|  |  |  | A | $\bullet$ |  |  |  |  | 3 |
|  | $\cdot 1020$ |  | A |  |  |  |  |  |  |
| 8-Input Gates | '30 | - |  |  | $\bullet$ | - | $\bullet$ | $\bullet$ | 2 |
|  |  |  | A | - |  |  |  |  | 35 |
| 13-Input Gates | '133 |  |  |  |  |  |  | $\bullet$ | 2 |
|  |  |  | - |  |  |  |  |  | 3 |
| Dual 2-Input Gates | $\cdot 8003$ |  | - |  |  |  |  |  |  |

POSITIVE-NAND GATES AND INVERTERS WITH OPEN-COLLECTOR OUTPUTS

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|l\|} \hline \text { STO } \\ \mathrm{TIL} \end{array}$ | ALS | AS | H | 1 | LS | S |  |
| Hex Inverters | '05 | - |  |  | $\bullet$ |  | - | - | 2 |
|  |  |  | A |  |  |  |  |  | 3 |
|  | '1005 |  | - |  |  |  |  |  |  |
| Quadruple 2-Input Gates | '01 | - |  |  | $\bullet$ |  | $\bullet$ |  | 2 |
|  |  |  | - |  |  |  |  |  | 3 |
|  | '03 | - |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | 2 |
|  |  |  | A |  |  |  |  |  | 3 |
|  | '1003 |  | A |  |  |  |  |  |  |
| Triple 3-Input Gates | '12 | $\bullet$ |  |  |  |  | - |  | 2 |
|  |  |  | A |  |  |  |  |  | 3 S |
| Dual 4-Input Gates | - 22 | $\bullet$ |  |  | $\bullet$ |  | $\bullet$ | $\bullet$ | 2 |
|  |  |  | B |  |  |  |  |  | 35 |

positive-and gates

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \\ & \hline \end{aligned}$ | ALS | AS | H | 15 | S |  |
| Hex 2-Input Gates | '808 |  | $\bullet$ | A |  |  |  | 3 |
| Quadruple 2-Input Gates | '08 | $\bullet$ |  |  |  | - | $\bullet$ | 2 |
|  |  |  | - | $\bullet$ |  |  |  | 3 |
|  | '1008 |  | A | - |  |  |  |  |
| Triple 3-Input Gates | '11 |  |  |  | - | - | $\bullet$ | 2 |
|  |  |  | A | $\bullet$ |  |  |  | 35 |
|  | 1011 |  | A |  |  |  |  | 3 |
| Dual 4-Input Gates | '21 |  |  |  |  | $\bullet$ |  | 2 |
|  |  |  | - | $\bullet$ |  |  |  | 3 |
| Triple 4-Input AND/NAND | '800 |  |  | 4 |  |  |  |  |



POSItIVE-NOR GATES

| DESCAIPTION | TYPE | TECHNOLOGY |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | STD | ALS | AS | L | L.S | S |  |
| Hex 2-Input Gates | '805 |  | - | A |  |  |  | 3 |
| Quadruple 2-Input Gates | $\begin{array}{r} \cdot 02 \\ \cdot 1002 \end{array}$ | - |  |  | $\bullet$ | $\bullet$ | $\bullet$ | 2 |
|  |  |  | - | - |  |  |  | 3 |
|  |  |  | A |  |  |  |  |  |
| Triple 3-Input Gates | '27 | - |  |  |  | $\bullet$ |  | 2 |
|  |  |  | $\bullet$ | - |  |  |  | 3 |
| Dual 4-Input Gates with Strobe | '25 | - |  |  |  |  |  | 2 |
| Dual 5 -input Gates | '260 |  |  |  |  |  | $\bullet$ |  |

SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | S |  |
| Hex Inverters | $\cdot 14$ | $\bullet$ |  |  | - |  | 2 |
|  | '19 |  |  |  | $\bullet$ |  |  |
| Octal Inverters | '619 |  |  |  | $\bullet$ |  |  |
| Dual 4-Input Positive-NAND | '13 | - |  |  | $\bullet$ |  |  |
|  | $\cdot 18$ |  |  |  | $\cdots$ |  |  |
| Triple 4-Input Positive-NAND | '618 |  |  |  | $\bullet$ |  |  |
| Quadruple 2-Input Positive-NAND | '24 |  |  |  | $\bullet$ |  |  |
|  | '132 | - |  |  | - | $\bullet$ |  |

CURRENT-SENSING GATES

| DESCRIPTION | TYPE | TECHNOLOGY |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ALS | AS | LS |  |
| Hex | '63 |  |  | $\bullet$ | 2 |

DELAY ELEMENTS

| DESCRIPTION | TYP | TECHNOLOGY |  | VOLUME |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | AS | LS |  |  |
| Inverting and Noninverting Elements. <br> 2-Input NAND Buffers | 31 |  |  | $\bullet$ | 2 |

$\triangle$ Denotes planned new products.
A Denotes "A" suffix version available in the technology indicated.
$B$ Denotes " B " suffix version available in the technology indicated.
S Denotes supplement to data book.

GATES，EXPANDERS，BUFFERS，DRIVERS，AND TRANSCEIVERS

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|l\|} \hline \text { STD } \\ \text { TTL } \end{array}$ | ALS | AS | H | L | LS | S |  |
| 2－Wide 4－Input | ＇55 |  |  |  | － | $\bullet$ | $\bullet$ |  | 2 |
| 4－Wide 4－2－3－2 Input | ＇64 |  |  |  |  |  |  | $\bullet$ |  |
| 4－Wide 2－2－3－2 input | ＇54 |  |  |  | $\bullet$ |  |  |  |  |
| 4－Wide 2－Input | ＇54 | $\bullet$ |  |  |  |  |  |  |  |
| 4－Wide 2－3－3－2 input | ＇54 |  |  |  |  | $\bullet$ | $\bullet$ |  |  |
| Dual 2－Wide 2－Input | ＇51 | $\bullet$ |  |  | $\bullet$ | $\bullet$ | － | $\bullet$ |  |


| AND－OR－INVERT GATES WITH OPEN－COLLECTOR OUTPUTS |  |  |  |  |  |
| :--- | ---: | ---: | ---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |

expandable gates

| description | TYPE | TECHNOLOGY |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | H | L | LS |  |
| Dual 4－Input Positive－NOR With Strobe | ＇23 | － |  |  |  |  |  | 2 |
| 4．Wide AND．OR | ＇52 |  |  |  | $\bullet$ |  |  |  |
| 4．Wide AND－OR－INVERT | 53 | $\bullet$ |  |  | $\bullet$ |  |  |  |
| 2．Wide AND－OR－INVERT | 55 |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ |  |
| Dual 2－Wide AND－OR－INVERT | ＇50 | － |  |  | $\bullet$ |  |  |  |


| EXPANDERS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| description | TYPE | technology |  |  |  | VOLUME |
|  |  | $\begin{array}{\|l\|} \hline \text { STD } \\ \text { TTL } \\ \hline \end{array}$ | ALS | AS | H |  |
| Oual 4－Input | 60 | $\bullet$ |  |  | $\bullet$ |  |
| Triple 3 －Input | 61 |  |  |  | $\bullet$ | 2 |
| 3－2－2－3－Input AND－OR | ＇62 |  |  |  | $\bullet$ |  |

BUFFER AND INTERFACE GATES WITH OPEN－COLLECTOR OUTPUTS

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | s |  |
| Hex | ． 07 | $\bullet$ |  |  |  |  | 2 |
|  | $\cdot 17$ | － |  |  |  |  |  |
|  | ． 35 |  | － |  |  |  | 3 S |
|  | ＇1035 |  | － |  |  |  | 3 |
| Hex Inverter | ＇06 | $\bullet$ |  |  |  |  | 2 |
|  | 16 | $\bullet$ |  |  |  |  |  |
|  | － 1005 |  | － |  |  |  | 3 |
| Quad 2－Input Positive．NAND | ＇26 | － |  |  |  |  |  |
|  | ＇38 | $\bullet$ |  |  | － | $\bullet$ | 2 |
|  |  |  | A |  |  |  | 3 |
|  | $\cdot 39$ | － |  |  |  |  | 2 |
|  | $\cdot 1003$ |  | A |  |  |  | 3 |
| Quad 2－Input Positive－NOR | 33 | $\bullet$ |  |  | $\bullet$ |  | 2 |
|  |  |  | A |  |  |  | 3 |

buffers，drivers，and bus transceivers with open－collector outputs

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  | Volume |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|l} \hline \text { STD } \\ \text { TTL } \end{array}$ | ALS | AS | Ls | 5 |  |
| Noninverting Octal Buffers／Drivers | ＇743 |  | $\triangle$ |  |  |  | CF |
|  | 757 |  |  | $\bullet$ |  |  | 3 S |
|  | ＇760 |  |  | － |  |  |  |
| Inverting Octal Buffers／Drivers | 742 |  | $\wedge$ |  |  |  | CF |
|  | 756 |  |  | $\bullet$ |  |  | 35 |
|  | 763 |  |  | $\bullet$ |  |  |  |
| Inverting and Noninverting Octal Buffers／Drivers | 762 |  |  | － |  |  |  |
| Noninverting Ouad Transceivers | ． 759 |  |  | － |  |  |  |
| Inverting Quad Transceivers | 758 |  |  | $\bullet$ |  |  |  |

GATES，BUFFERS，DRIVERS．AND BUS TRANSCEIVERS WITH 3－STATE OUTPUTS

| description | TYPE | TECHNOLOGY |  |  |  |  | volume |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STO } \\ & \text { TTL } \end{aligned}$ | ALS | AS | 15 | s |  |
| Noninverting Octal Buffers／Drivers | ＇241 |  |  |  | － | $\bullet$ | 2 |
|  |  |  | A | $\bullet$ |  |  | 3 |
|  | ＇244 |  |  |  | $\bullet$ | $\bullet$ | 2 |
|  |  |  | A | $\bullet$ |  |  | 3 |
|  | － 465 |  |  |  | $\bullet$ |  | 2 |
|  |  |  | A |  |  |  | 3 |
|  | ＇467 |  |  |  | $\bullet$ |  | 2 |
|  |  |  | A |  |  |  | 3 |
|  | ＇541 |  |  |  | $\bullet$ |  | 2 |
|  |  |  | $\stackrel{4}{4}$ |  |  |  | 3 |
|  | ＇12419 |  | 4 |  |  |  |  |
|  | ． 12449 |  | A |  |  |  |  |
| Inverting Octal Buffers／Drivers | 231 |  |  | $\bullet$ |  |  |  |
|  | ＇240 |  |  |  | $\bullet$ | $\bullet$ | 2 |
|  |  |  | A | $\bullet$ |  |  | 3 |
|  | － 466 |  |  |  | $\bullet$ |  | 2 |
|  |  |  | A |  |  |  | 3 |
|  | ＇468 |  |  |  | － |  | 2 |
|  |  |  | A |  |  |  | 3 |
|  | ＇540 |  |  |  | $\bullet$ |  | 2 |
|  |  |  | ， |  |  |  | 3 |
|  | 12409 |  | $\bullet$ |  |  |  |  |
| Inverting and Noninverting Octal Buffers／Drivers | ＇230 |  |  | － |  |  |  |
| Octal Transceivers | ＇245 |  |  |  | $\bullet$ |  | 2 |
|  |  |  | A | 4 |  |  | 3 |
|  | ＇1245 |  | A |  |  |  | 35 |
| Noninverting Hex Buffers／Drivers | ＇365 | A |  |  | A |  | 2 |
|  |  |  | 4 |  |  |  | 3 |
|  | ＇367 | A |  |  | A |  | 2 |
|  |  |  | $\Delta$ |  |  |  | 3 |
| Inverting Hex Buffers／Drivers | ＇366 | A |  |  | A |  | 2 |
|  |  |  | 4 |  |  |  | 3 |
|  | ＇368 | A |  |  | A |  | 2 |
|  |  |  | 4 |  |  |  | 3 |
| Quad Buffers／Drivers with Independent Output Controts | ＇125 | $\bullet$ |  |  | A |  | 2 |
|  | ＇126 | $\bullet$ |  |  | A |  |  |
|  | ＇425 | － |  |  |  |  |  |
|  | ＇426 | $\bullet$ |  |  |  |  |  |
| Noninverting Quad Transceivers | ＇243 |  |  |  | － |  | 3 |
|  |  |  | A | $\bullet$ |  |  |  |
|  | ＇12439 |  | 4 |  |  |  |  |
| Inverting Quad Iransceivers | ＇242 |  |  |  | $\bullet$ |  | 2 |
|  |  |  | A | $\bullet$ |  |  | 3 |
|  | $\cdot 12424$ |  | 4 |  |  |  |  |
| Quad Transceivers with Storage | ＇226． |  |  |  |  | $\bullet$ | 2 |
| 12－Input NAND Gate | 134 |  |  |  |  | $\bullet$ |  |
| Controller and Bus Driver for 8080A System | ＇428 |  |  |  |  | $\bullet$ |  |

50－0HM／75－OHM LINE DRIVERS

| description | TYPE | TECHNOLOGY |  |  |  | VOLuME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | STD $T T L$ | ALS | AS | S |  |
| Hex 2－Input Positive－NANO | ＇804 |  | $\bullet$ | A |  | 3 |
| Hex 2－Input Positive－NOR | ＇805 |  | $\bullet$ | A |  |  |
| Hex 2－Input Positive－AND | ＇808 |  | $\bullet$ | A |  |  |
| Hex 2－Input Positive－OR | ＇832 |  | $\bullet$ | A |  |  |
| Quad 2－Input Positive－NOR | ＇128 | $\bullet$ |  |  |  | 2 |
| Dual 4－Input Positive－NAND | 140 |  |  |  | $\bullet$ |  |

CF Denotes Contact Factory
－Denotes available technology．
A Denotes planned new products．
I Denotes very low power．
A Denotes＂$A$＂suffix version available in the technology indicated．
S Denotes supplement to data book．

## BUFFERS, DRIVERS, TRANSCEIVERS, AND CLOCK GENERATORS

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  | votume |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | H | LS | s |  |
| Hex 2-Input Positive-NAND | '804 |  | - | A |  |  |  | 3 |
| Hex 2 -Input Positive-NOR | '805 |  | - | A |  |  |  |  |
| Hex 2 -Input Positive-AND | ' 808 |  | - | A |  |  |  |  |
| Hex 2-Input Positive-OR | '832 |  | $\bullet$ | A |  |  |  |  |
| Hex Inverter | '1004 |  | - | $\bullet$ |  |  |  |  |
| Hex Buffer | '34 |  | $\Delta$ | $\bullet$ |  |  |  |  |
|  | $\cdot 1034$ |  | - | - |  |  |  |  |
| Quad 2-Input Positive-NAND | '37 | - |  |  |  | $\bullet$ | $\bullet$ | 2 |
|  |  |  | A |  |  |  |  | 3 |
|  | 1000 |  | A | $\bullet$ |  |  |  |  |
| Quad 2-Input Positive-NOR | '28 | - |  |  |  | - |  | 2 |
|  |  |  | A |  |  |  |  | 3 |
|  | $\cdot 1002$ |  | A |  |  |  |  |  |
|  | '1036 |  |  | $\bullet$ |  |  |  |  |
| Quad 2-Input Positive-AND | '1008 |  | A | $\bullet$ |  |  |  |  |
| Quad 2-Input Positive. OR | '1032 |  | A | - |  |  |  |  |
| Triple 3-Input Positive-NAND | '1010 |  | A |  |  |  |  |  |
| Triple 3-Input Positive-AND | '1011 |  | A |  |  |  |  |  |
| Triple 4-Input AND-NAND | '800 |  |  | $\triangle$ |  |  |  |  |
| Triple 4-Input OR-NOR | ' 802 |  |  | $\triangle$ |  |  |  |  |
| Dual 4-Input Positive-NAND | '40 | - |  |  | - | - | $\bullet$ | 2 |
|  |  |  | A |  |  |  |  | 3 |
|  | '1020 |  | A |  |  |  |  |  |
| Line Driver/Memory Driver with Series Damping Resistor | '436 |  |  |  |  |  | $\bullet$ | 2 |
| Line Driver/Memory Driver | 437 |  |  |  |  |  | - |  |

BI-/TRI-DIRECTIONAL BUS TRANSCEIVERS AND DRIVERS

| DESCRIPTION | $\begin{array}{\|c\|} \hline \text { TYPE } \\ \text { OF } \\ \text { OUTPUT } \end{array}$ | TYPE | TECHNOLOGY |  |  |  | volume |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ALS | AS | LS | s |  |
| Quad with Bit Direction | 3-State | 446 |  |  | $\bullet$ |  | 2 |
| Controls | 3-State | '449 |  |  | - |  |  |
| Quad Tridirection | OC | 440 |  |  | $\bullet$ |  |  |
|  | OC | $\cdot 441$ |  |  | $\bullet$ |  |  |
|  | 3-State | ${ }^{4} 442$ |  |  | $\bullet$ |  |  |
|  | 3-State | 443 |  |  | $\bullet$ |  |  |
|  | 3-State | $\cdot 444$ |  |  | $\bullet$ |  |  |
|  | OC | 448 |  |  | $\bullet$ |  |  |
| 4-Bit with Storage | 3-State | '226 |  |  |  | $\bullet$ |  |
| Controller and Bus Driver for 8080 A Systems |  | 428 |  |  |  | $\bullet$ | 4 |

octal bus transceivers/mos drivers

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline \text { STD } \\ & \text { TTL } \\ & \hline \end{aligned}$ | ALS | AS | LS | S |  |
| Inverting Outputs, 3-State | $\cdot 2620$ |  |  | - |  |  | 3 |
|  | '2640 |  |  | $\bullet$ |  |  |  |
| True Outputs, 3-State | '2623 |  |  | $\bullet$ |  |  |  |
|  | $\cdot 2645$ |  |  | - |  |  |  |

octal buffers and line drivers with input/output resistors

| description |  | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | STD | ALS | AS | Ls | s |  |
| Input Resistors | Inverting Outputs |  | 746 |  | 4 |  |  |  | CF |
|  | Noninverting Outputs | '747 |  | $\wedge$ |  |  |  |  |  |
| Output Resistors | Inverting Outputs | 2540 |  | 4 |  |  |  |  |  |
|  | Noninverting Outputs | '2541 |  | 4 |  |  |  |  |  |

## - Denotes available technology.

A Denotes planned new products.
A Denotes " $A$ " suffix version available in the technology indicated.
S Denotes supplement to data book.

OCTAL BI-/TRI-DIRECTIONAL BUS TRANSCEIVERS

| description |  | TYPE <br> OF OUTPUT | TYPE | TECHNOLOGY |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ALS |  | As | Ls |  |
| $12 \mathrm{~mA} / 24 \mathrm{~mA} / 48 \mathrm{~mA} / 64 \mathrm{~mA}$ Sink, True Outputs | Low Power |  | 3-State | 245 | A | 4 |  | 3 |
|  |  |  |  |  |  | - | 2 |
|  |  | oc | '621 | A | - |  | 35 |
|  |  |  |  |  |  | - | 2 |
|  |  | 3 State | 623 | A | $\bullet$ |  | 35 |
|  |  |  |  |  |  | - | 2 |
|  |  | OC, 3-Stase | 639 | A | - |  | 3 |
|  |  |  |  |  |  | - | 2 |
|  |  | 3-State | 652 | $\pm$ | - |  | 3 s |
|  |  |  |  |  |  | - | 2 |
|  |  | OC, 3-Stare | . 654 | 4 |  |  | 3 |
|  |  |  |  |  |  | - | 2 |
|  | Verv Low Power | OC | '1621 | $\triangle$ |  |  | 3 |
|  |  | 3. State | 1623 | 4 |  |  |  |
|  |  | OC. 3 State | 1639 | $\stackrel{\rightharpoonup}{4}$ |  |  |  |
| $12 \mathrm{~mA} / 24 \mathrm{~mA} / 48 \mathrm{~mA} / 64 \mathrm{~mA}$ Sink, Inverting Outputs | $\begin{aligned} & \text { Low } \\ & \text { Power } \end{aligned}$ | 3-State | '620 | A | - |  | 35 |
|  |  |  |  |  |  | - | 2 |
|  |  | OC | $\cdot 622$ | A | $\bullet$ |  | 35 |
|  |  |  |  |  |  | - | 2 |
|  |  | OC. 3-State | '638 | A | $\bullet$ |  | 3 |
|  |  |  |  |  |  | - | 2 |
|  |  | 3-State | '651 | $\wedge$ | - |  | 3 S |
|  |  |  |  |  |  | - | 2 |
|  |  | Oc. 3-State | 653 | $\wedge$ |  |  | 3 |
|  |  |  |  |  |  | $\bullet$ | 2 |
|  | Very Low Power | 3-State | 11620 | $\wedge$ |  |  | 3 |
|  |  | OC | 1622 | $\pm$ |  |  |  |
|  |  | OC. 3.State | 1638 | 4 |  |  |  |
| $12 \mathrm{~mA} / 24 \mathrm{~mA} / 48 \mathrm{~mA} / 64 \mathrm{~mA}$ Sink, True Outputs | Low Power | oc | '641 | A | - |  |  |
|  |  |  |  |  |  | - | 2 |
|  |  | 3-State | '645 | A | $\bullet$ |  | 3 |
|  |  |  |  |  |  | - | 2 |
|  | Very Low Power | OC | 1641 | $\triangle$ |  |  |  |
|  |  | 3 State | $\cdot 1645$ | A |  |  | 3 |
| $12 \mathrm{~mA} / 24 \mathrm{~mA} / 48 \mathrm{~mA} / 64 \mathrm{~mA}$ Sink, Inverting Outputs | $\begin{aligned} & \text { Low } \\ & \text { Power } \end{aligned}$ | 3-State | '640 | A | - |  |  |
|  |  |  |  |  |  | - | 2 |
|  |  | OC | '642 | A | - |  | 3 |
|  |  |  |  |  |  | - | 2 |
|  | Very Low | 3-State | 1640 | A |  |  |  |
|  | Power | OC | $\cdot 1642$ | 4 |  |  | 3 |
| $12 \mathrm{~mA} / 24 \mathrm{~mA} / 48 \mathrm{~mA} / 64 \mathrm{~mA}$ <br> Sink. True and Inverting Outputs | $\begin{aligned} & \text { Low } \\ & \text { Power } \end{aligned}$ | 3-State | 643 | A | - |  |  |
|  |  |  |  |  |  | - | 2 |
|  |  | OC | '644 | A | - |  | 3 |
|  |  |  |  |  |  | - | 2 |
|  | Verv Low | 3-State | '1643 | $\wedge$ |  |  | 3 |
|  | Power | OC | '1644 | a |  |  |  |
| Registered with Multiplex <br> $12 \mathrm{~mA} / 24 \mathrm{~mA} / 48 \mathrm{~mA} / 64 \mathrm{~mA}$ <br> True Outputs |  | 3-State | '646 | 4 | - |  | 35 |
|  |  |  |  |  | $\bullet$ | 2 |  |
|  |  | OC | '647 | 4 |  |  | 3 |
|  |  |  |  |  | $\bullet$ | 2 |  |
| Registered with Multiple xed $12 \mathrm{~mA} / 24 \mathrm{~mA} / 48 \mathrm{~mA} / 64 \mathrm{~mA}$ Inverting Outputs |  |  | 3-State | '648 | 4 | - |  | 35 |
|  |  |  |  |  |  | $\bullet$ | 2 |
|  |  | OC | '649 | 4 |  |  | 3 |
|  |  |  |  |  |  | - | 2 |
| Universal Transcoiver/ Port Controliers |  | 3-State | 877 |  | - |  | 35 |
|  |  |  | 852 |  | 4 |  | 3 |
|  |  |  | 856 |  | - |  |  |

## FUNCTIONAL INDEX

## FLIP-FLOPS

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|l\|} \hline \mathrm{STD} \\ \mathrm{TTL} \end{array}$ | ALS | AS | H | L | LS | S |  |
| Dual J.K Edge-Triggered | '73 |  |  |  |  |  | A |  | 2 |
|  | '76 |  |  |  |  |  | A |  |  |
|  | '78 |  |  |  |  |  | A |  |  |
|  | $\bigcirc 103$ |  |  |  | - |  |  |  |  |
|  | -106 |  |  |  | $\bullet$ |  |  |  |  |
|  | '107 |  |  |  |  |  | A |  |  |
|  | '108 |  |  |  | - |  |  |  |  |
|  | $\cdot 109$ | $\bullet$ |  |  |  |  | A |  |  |
|  |  |  | F | $\bullet$ |  |  |  |  | 3 S |
|  | '112 |  |  |  |  |  | A | $\bullet$ | 2 |
|  |  |  | A | $\Delta$ |  |  |  |  | 3 |
|  | $\cdot 113$ |  |  |  |  |  | A | - | 2 |
|  |  |  | A | 4 |  |  |  |  | 3 |
|  | '114 |  |  |  |  |  | A | $\bullet$ | 2 |
|  |  |  | A | 4 |  |  |  |  | 3 |
| Single J-K Edge-Triggered | '70 | $\bullet$ |  |  |  |  |  |  | 2 |
|  | +101 |  |  |  | - |  |  |  |  |
|  | $\cdot 102$ |  |  |  | - |  |  |  |  |
| Dual Pulse-Triggered | '73 | - |  |  | $\bullet$ | $\bullet$ |  |  |  |
|  | '76 | $\bullet$ |  |  | $\bullet$ |  |  |  |  |
|  | '78 |  |  |  | $\bullet$ | $\bullet$ |  |  |  |
|  | $\cdot 107$ | $\bullet$ |  |  |  |  |  |  |  |
| Single Pulse-Triggered | $\cdot 71$ |  |  |  | $\bullet$ | $\bullet$ |  |  |  |
|  | '72 | $\bullet$ |  |  | - | $\bullet$ |  |  |  |
|  | '104 | - |  |  |  |  |  |  |  |
|  | '105 | $\bullet$ |  |  |  |  |  |  |  |
| Dual J-K with Data Lockout | '111 | - |  |  |  |  |  |  |  |
| Single J-K with Data Lockout | '110 | - | . |  |  |  |  |  |  |
| Dual D.Type | '74 | $\bullet$ |  |  | $\bullet$ | $\bullet$ | A | $\bullet$ |  |
|  |  |  | A | - |  |  |  |  |  |


| DESCRIPTION | NO. OF FFs | OUTPUTS | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | S |  |
| D Type | 6 | 0 | 174 | $\bullet$ |  |  | - | $\bullet$ | 2 |
|  |  |  |  |  | - | $\bullet$ |  |  | 3 |
|  |  |  | $\cdot 378$ | . |  |  | $\bullet$ |  | 2 |
|  | 4 | Q, $\overline{\mathrm{O}}$ | $\cdot 171$ |  |  |  | $\bullet$ |  |  |
|  |  |  | .175 | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |
|  |  |  |  |  | - | $\bullet$ |  |  | 35 |
|  |  |  | $\cdot 379$ |  |  |  | $\bullet$ |  | 2 |
| J-K | 4 | 0 | . 276 | $\bullet$ |  |  |  |  |  |
|  |  |  | $\cdot 376$ | - |  |  |  |  |  |

OCTAL, 9-BIT, AND $10-$ BIT D-TYPE FLIP-FLOPS

| DESCRIPTION | No. OF BITS | OUTPUT | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | S |  |
| True Data | Octal | 3-State | . 374 |  | $\bullet$ | - |  |  | 3 |
|  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | 2 |
|  |  | 3-State | '574 |  | - | $\bullet$ |  |  | 3 |
| True Data with Clear | Octal | 2-State | $\cdot 273$ |  | $\bullet$ |  |  |  |  |
|  |  |  |  | - |  |  | - |  | 2 |
|  |  | 3-State | . 575 |  | - | $\bullet$ |  |  | 3 |
|  |  | 3-State | '874 |  | $\bullet$ | $\bullet$ |  |  |  |
|  |  | 3-State | . 878 |  | $\bullet$ | $\bullet$ |  |  |  |
| True with Enable | Octal | 2-State | . 377 |  |  |  | $\bullet$ |  | 2 |
| Inverting | Octal | 3-State | '534 |  | - | - |  |  | 3 |
|  |  | 3-State | '564 |  | - |  |  |  |  |
|  |  | 3-State | '576 |  | - | - |  |  |  |
| Inverting with Clear | Octal | 3-State | '577 |  | - | - |  |  |  |
|  |  | 3-State | '879 |  | - | $\bullet$ |  |  |  |
| Inverting with Preset | Octal | 3-State | . 876 |  | $\bullet$ | $\bullet$ |  |  |  |
| True | Octal | 3-State | '825 |  |  | 4 |  |  |  |
| Inverting | Octal | 3-State | '826 |  |  | 4 |  |  |  |
| True | 9-Bit | 3-State | '823 |  |  | 4 |  |  |  |
| Inverting | 9-Bit | 3-State | $\cdot 824$ |  |  | 4 |  |  |  |
| True | 10-8it | 3-State | '821 |  |  | - |  |  |  |
| Inverting | 10-Bit | 3-State | '822 |  |  | $\bullet$ |  |  |  |

[^2]
## LATCHES AND MULTIVIBRATORS


rejriggerable monostable multivibrators

| description | TYPE | technology |  |  |  |  | Volume |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | STD | ALS | AS | LS | L |  |
| Single | $\bigcirc 122$ | - |  |  | - | - | 2 |
|  | '130 | - |  |  |  |  |  |
|  | 422 |  |  |  | $\bullet$ |  |  |
| Dual | 123 | - |  |  | $\bullet$ | $\bullet$ |  |
|  | 423 |  |  |  | $\bullet$ |  |  |

D.TYPE

OCTAL, 9-BIT, AND 10-BIT RAD-BACK LATCHES

| DESCRIPTION | No. OF BITS | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline \text { STD } \\ \text { TTL } \end{array}$ | ALS | AS | LS | S |  |
| Edge-Triggered Inverting and Noninverting | Octal | '996 |  | A |  |  |  |  |
| Transparent True | $\begin{array}{r} \text { Octal } \\ 9-\mathrm{Bit} \\ 10-\mathrm{Bit} \end{array}$ | $\begin{aligned} & \hline ' 990 \\ & ' 992 \\ & ' 994 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathbf{4} \\ & \mathbf{A} \\ & \mathbf{A} \end{aligned}$ |  |  |  | - |
| Transparent Noninverting | $\begin{array}{r} \text { Octal } \\ 9-\text { Bit } \\ 10-\text { Bit } \end{array}$ | $\begin{array}{r} \hline 991 \\ ' 992 \\ ' 994 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathbf{\Delta} \\ & \mathbf{\Delta} \\ & \mathbf{4} \end{aligned}$ |  |  |  | CF |
| Transparent with Clear True Outputs | Octal | '666 |  | $\triangle$ |  |  |  |  |
| Transparent with Clear Inverting Outputs | Octal | '667 |  | 4 |  |  |  |  |

OCTAL, 9-BIT, AND 10-BIT LATCHES

| DESCRIPTION | $\left\lvert\, \begin{gathered} \text { NO. OF } \\ \text { BITS } \end{gathered}\right.$ | OUTPUT | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | 5 |  |
| Transparent | Octal | 3-State | '268 |  |  |  |  | $\bullet$ | 2 |
|  |  |  | '373 |  |  | . | $\bullet$ | $\bullet$ |  |
|  |  |  |  |  | - | - |  |  | 3 |
|  |  | 3-State | '573 |  | - | $\bullet$ |  |  |  |
| Dual 4-Bit Transparent | Octal | 2.State | '100 | $\bullet$ |  |  |  |  | 2 |
|  |  | 2-State | '116 | - |  |  |  |  |  |
|  |  | 3-State | '873 |  | $\bullet$ | $\bullet$ |  |  |  |
| Inverting Transparent | Octal | 3-State | '533 |  | - | $\bullet$ |  |  | 3 |
|  |  | 3-State | '563 |  | $\bullet$ |  |  |  |  |
|  |  | 3-State | . 580 |  | - | $\bullet$ |  |  |  |
| Dual 4-Bit <br> Inverting Transparent | Octal | 3-State | 880 |  | - | - |  |  |  |
| 2-Input Multiplexed | Octal | 3.State | '604 |  |  |  | - |  | 2 |
|  |  | OC | '605 |  |  |  | $\bullet$ |  |  |
|  |  | 3-State | '606 |  |  |  | - |  |  |
|  |  | OC | 607 |  |  |  | $\bullet$ |  |  |
| Addressable | Octal | 2-State | '259 | $\bullet$ |  |  | * |  |  |
|  |  |  |  |  | $\Delta$ |  |  |  | 3 |
| Multi-Mode Buffered | Octal | 3-State | 412 |  |  |  |  | - | 2 |
| True | Octal | 3-State | '845 |  | A | $\bullet$ |  |  | 35 |
| Inverting | Octal | 3-State | '846 |  | 4 | $\wedge$ |  |  |  |
| True | 9-Bit | 3-State | '843 |  | $\wedge$ | - |  |  |  |
| Inverting | 9-Bit | 3-State | '844 |  | 4 | - |  |  |  |
| True | 10-Bit | 3-State | '841 |  | A | - |  |  |  |
| Inverting | 10-Bit | 3-State | '842 |  | $\triangle$ | $\bullet$ |  |  |  |

## CF Denotes contact factory.

- Denotes available technology.

A Denotes planned new products.
S Denotes supplement to data book.

## FUNCTIONAL INDEX

## REGISTERS


shift registers with latches

| DESCRIPTION | NO． <br> OF <br> BITS | OUTPUTS | TYPE | TECHNOLOGY |  | ALS | AS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | LS | VOLUME |
| :---: |


| DESCRIPTION | NO． <br> OF <br> BITS | MODES |  |  |  | TYPE | TECHNOLOGY |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \dot{\boldsymbol{s}} \\ \dot{w} \end{array}$ | $\dot{\dot{n}}$ | ¢ | 옴 |  | ALS | AS | LS |  |
| Sign－Protected Register | 8 | X |  | X | X | ＇322 |  |  | A | 2 |

register fles

| DESCRIPTION | OUTPUT | TYPE | TECHNOLOGY |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \\ & \hline \end{aligned}$ | ALS | AS | LS |  |
| 8 Words $\times 2$ Bits | 3－State | ＇172 | － |  |  |  | 2 |
| 4 Words $\times 4$ Bits | OC | ＇170 | $\bullet$ |  | ． | $\bullet$ |  |
|  | 3－State | ＇670 |  |  |  | $\bullet$ |  |
| Dual 16 Words $\times 4$ Bits | 3．State | ＇870 |  |  | 4 |  | 3 |
|  | 3－State | ＇871 |  |  | $\triangle$ |  |  |

OTHER REGISTERS

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline \text { STD } \\ & T T L \end{aligned}$ | ALS | AS | L | LS | S |  |
| Quadruple Multiplexers with Storage | ＇98 |  |  |  | $\bullet$ |  |  | 2 |
|  | ＇298 | $\bullet$ |  |  |  | $\bullet$ |  |  |
|  |  |  |  | $\bullet$ |  |  |  | 3 S |
|  | 398 |  |  |  | － |  |  | 2 |
|  | ＇399 |  |  |  | － |  |  |  |
| 8 Bit Universal Shift | 299 |  |  |  |  | $\bullet$ | $\bullet$ |  |
| Registers |  |  | － | $\Delta$ |  |  |  | 3 |
| Quadruple Bus－Buffer Registers | 173 | － |  |  |  | A |  | 2 |
| Octal Storage Register | 396 |  |  |  |  | $\bullet$ |  |  |

## －Denotes available technology．

A Denotes planned new products．
A Denotes＂$A$＂suffix version available in the technology indicated．
$B$ Denotes＂$B$＂suffix version available in the technology indicated．
S Denotes supplement to data book．

## FUNCTIONAL INDEX

## COUNTERS

| description | $\begin{aligned} & \text { PARALLEL } \\ & \text { IOAD } \end{aligned}$ | TECHNOLOGY |  |  |  |  |  |  | VOLume |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYPE | $\begin{aligned} & \mathrm{STD} \\ & \mathrm{TIL} \end{aligned}$ | ALS | AS | L | LS | s |  |
| Decade | Sync | $\cdot 160$ | $\bullet$ |  |  |  | A |  | 2 |
|  |  |  |  | A | - |  |  |  | 35 |
|  | Sync | - 162 | - |  |  |  | A | $\bullet$ | 2 |
|  |  |  |  | A | $\bullet$ |  |  |  | 3 s |
|  | Sync | 560 |  | A |  |  |  |  | 3 |
|  | Sync | $\cdots 668$ |  |  |  |  | - |  | 2 |
|  | Sync | 690 |  |  |  |  | - |  |  |
|  | Sync | 692 |  |  |  |  | $\bullet$ |  |  |
| Decade Up/Down | Sync | '168 |  |  |  |  | B | $\bullet$ |  |
|  |  |  |  | B | $\bullet$ |  |  |  | 35 |
|  | Async | -190 | $\bullet$ |  |  |  | - |  | 2 |
|  |  |  |  | $\bullet$ |  |  |  |  | 3 |
|  | Async | 192 | - |  |  | - | - |  | 3 |
|  |  |  |  | $\bullet$ |  |  |  |  |  |
|  | Sync | '568 |  | A |  |  |  |  |  |
|  | Sync | 696 |  |  |  |  | - |  | 2 |
|  | Sync | 698 |  |  |  |  | $\bullet$ |  |  |
| $\begin{array}{ll} \hline \text { Decade Rate } & \frac{1}{1} \\ \text { Multipler, } & \text { N10 } \\ \hline \end{array}$ | $\begin{aligned} & \text { Async } \\ & \text { Set-to-9 } \end{aligned}$ | '167 | - |  |  |  |  |  |  |
| 4. Bit Binary | Sync | '161 | - |  |  |  | A |  |  |
|  |  |  |  | A | - |  |  |  | 35 |
|  | Synci | 163 | - |  |  |  | A | - | 2 |
|  |  |  |  | A | - |  |  |  | 3 S |
|  | Sync | 561 |  | A |  |  |  |  | 3 |
|  | Sync | 669 |  |  |  |  | - |  | 2 |
|  | Sync | 691 |  |  |  |  | $\bullet$ |  |  |
|  | Sync | '693 |  |  |  |  | - |  |  |
|  | Sync | , 169 |  |  |  |  | B | - |  |
|  |  |  |  | B | $\bullet$ |  |  |  | 35 |
| 4-Bit Binary <br> Up/Down | Async | '191 | $\bullet$ |  |  |  | - |  | 2 |
|  |  |  |  | $\bullet$ |  |  |  |  | 3 |
|  | Async | '193 | - |  |  | - | - |  | 2 |
|  |  |  |  | - |  |  |  |  | 3 |
|  | Sync | '569 |  | A |  |  |  |  |  |
|  | Sync | 697 |  |  |  |  | - |  | 2 |
|  | Sync | '699 |  |  |  |  | $\bullet$ |  |  |
| 6. Bit Binary  <br> Rate Multipler, $\frac{1}{N} 2$ |  | '97 | $\bullet$ |  |  |  |  |  |  |
| 8 Bit Up/Down | Asvnc CLR | 867 |  |  | $\cdots$ |  |  |  | 3 |
|  | Sync CLR | 869 |  |  | - |  |  |  |  |

asynchronous counters (ripple clock) - negative-edge triggered

| DESCRIPTION | PARALLEL LOAD | TYPE | TECHNOLOGY |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | $L$ | LS | S |  |
| Decade | Set-to-9 | 90 | A |  |  | $\bullet$ | - |  | 2 |
|  |  | 68 |  |  |  |  | $\bullet$ |  |  |
|  | Yes | 176 | $\bullet$ |  |  |  |  |  |  |
|  | Yes | 196 | - |  |  |  | $\bullet$ | $\bullet$ |  |
|  | Set-to-9 | 290 | - |  |  |  | $\bullet$ |  |  |
| 4-Bit Binary | None | '93 | A |  |  | $\bullet$ | - |  |  |
|  |  | '69 |  |  |  |  | $\bullet$ |  |  |
|  | Yes | 177 | - |  |  |  |  |  |  |
|  | Yes | 197 | $\bullet$ |  |  |  | $\bullet$ | $\bullet$ |  |
|  | None | '293 | - |  |  |  | $\bullet$ |  |  |
| Divide-by-12 | None | '92 | A |  |  |  | - |  |  |
| Dual Decade | None | 390 | $\bullet$ |  |  |  | $\bullet$ |  |  |
|  | Set to-9 | 490 | - |  |  |  | - |  |  |
| Dual 4 Bit Binary | None | 393 | - |  |  |  | $\bullet$ |  |  |

## - Denotes available technology.

A Denotes planned new products.
A Denotes " $A$ " suffix version available in the technology indicated.
B Denotes " B " suffix version available in the technology indicated.
S Denotes supplement to data book.

DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS AND SHIFTERS


| DESCRIPTION |  | TYPE | TECHNOLOGY |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | L | LS | S |  |
| 4-To-16 | 3. State | 154 | - |  |  | $\bullet$ |  |  | 2 |
|  | OC | '159 | $\bullet$ |  |  |  |  |  |  |
| 4-To-10 BCD-To-Decimal | 2.State | '42 | A |  |  | - | $\bullet$ |  |  |
| 4-To-10 Excess 3-To- <br> Decimal | 2-State | '43 | A |  |  | - |  |  |  |
| 4.To-10 Excess 3-Gray. <br> To-Decimal | 2-State | '44 | A |  |  | - |  |  |  |
| 3-To-8 with Address Latches | 2.State | 131 |  | - | A |  |  |  | 3 |
|  |  | -137 |  | $\bullet$ | 4 |  |  |  |  |
|  |  |  |  |  |  |  | - |  | 2 |
| 3-To. 8 | 2.State | - 138 |  | $\bullet$ | $\wedge$ |  |  |  | 3 |
|  |  |  |  |  |  |  | - | $\bullet$ | 2 |
|  | 3.State | - 538 |  | 4 |  |  |  |  | 3 |
| Dual 2-To-4 | 2-State | '139 |  | A | - |  |  |  |  |
|  |  |  |  |  |  |  | A | $\bullet$ | 2 |
|  | 2. State | $\cdot 155$ | - |  |  |  | A |  |  |
|  | OC | $\cdot 156$ | $\bullet$ |  |  |  | - |  |  |
| Dual 1.To-4 Decoders | 3-State | - 539 |  | $\Delta$ |  |  |  |  | 3 |


| CODE CONVERTERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | TYPE | TECHNOLOGY |  | VOLUME |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | S |  |
| 6-Line-BCD to 6-Line Binary, Or 4-Line to 4-Line 8CD 9's/BCD 10's Converters | - 184 | - |  | 2 |
| 6-8it-Binary to 6-Bit BCD Converters | . 185 | A |  |  |
| BCD-to-Binary Converters | . 484 |  | A | 4 |
| Binary-to-BCD Converters | '485 |  | A | 4 |

PRIORITY ENCODERS/REGISTERS .

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS |  |
| Full BCD | $\cdot 147$ | $\bullet$ |  |  | $\bullet$ | - |
| Cascadable Octal | . 148 | $\bullet$ |  |  | - |  |
| Cascadable Octal with 3-State Outputs | '348 |  |  |  | $\bullet$ | 2 |
| 4-Bit Cascadable with Registers | '278 | - |  |  |  |  |

SHIFTERS

| DESCRIPTION | OUTPUT | TYPE | TECHNOLOGY |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | L | LS | S |  |
| 4-Bit Shifter | 3-State | '350 |  |  |  |  |  | $\bullet$ | 2 |
| Parallel 16-Bit <br> Multi-Mode <br> Barrel Shifter | 3-State | '897 |  |  | $\Delta$ |  |  |  | 4 |

[^3]
## DISPLAY DECODERS/DRIVERS, MEMORY/MICROPROCESSOR CONTROLLERS, AND VOLTAGE-CONTROLLED OSCILLATORS

OPEN-COLLECTOR DISPLAY DECODERS /DRIVERS

| DESCRIPTION | OFF-STATE OUTPUT VOLTAGE | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|l\|} \hline \text { STD } \\ \text { TTL } \\ \hline \end{array}$ | ALS | AS | L | LS |  |
| BCD-To-Decimal | 30 V | ${ }^{4} 45$ | $\bullet$ |  |  |  |  | 2 |
|  | 60 V | ' 141 | - |  |  |  |  |  |
|  | 15 V | $\cdot 145$ | $\bullet$ |  |  |  | $\bullet$ |  |
|  | 7 V | '445 |  |  |  |  | $\bullet$ |  |
| BCD-To-Seven-Segment | 30 V | $\cdot 46$ | A |  |  | $\bullet$ |  |  |
|  | 15 V | '47 | A |  |  | $\bullet$ | $\bullet$ |  |
|  | 5.5 V | '48 | $\bullet$ |  |  |  | $\bullet$ |  |
|  | 5.5 V | '49 | $\bullet$ |  |  |  | $\bullet$ |  |
|  | 30 V | '246 | $\bullet$ |  |  |  |  |  |
|  | 15 V | '247 | $\bullet$ |  |  |  | $\bullet$ |  |
|  | 7 V | '347 |  |  |  |  | $\cdots$ |  |
|  | 7 V | '447 |  |  |  |  | $\bullet$ |  |
|  | 5.5 V | . 248 | $\bullet$ |  |  |  | $\bullet$ |  |
|  | 5.5 V | '249 | $\bullet$ |  |  |  | $\bullet$ |  |

OPEN COLLECTOR DISPLAY DECODERS/DRIVERS WITH COUNTERS/LATCH

|  | TECHNOLOGY | VOLUME |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION |  |  | ALS | AS | VOM |
| BCD Counter/4-Bit Latch/BCD-To-Decimal <br> Decoder/Driver | 142 | $\bullet$ |  |  |  |
| BCD Counter/4-Bit <br> Latch/BCD-To-Seven-Segment <br> Decoder/Lad Driver | 143 | $\bullet$ |  |  | 2 |
| BCD Counter/4-Bit <br> Latch/BCD-To-Seven-Segment <br> Decoder/Lamp Driver | 144 | $\bullet$ |  |  |  |

VOLTAGE-CONTROLLED OSCILLATORS

| DESCRIPTION |  |  |  |  |  | TYPE | TECHNOLOGY |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { No. } \\ \text { vcos } \end{gathered}$ | COMP'L <br> ZOUT | ENABLE | RANGE INPUT | $\mathrm{R}_{\text {ext }}$ | $\begin{aligned} & \mathbf{f}_{\max } \\ & \mathrm{MHz} \end{aligned}$ |  | 15 | $\mathbf{S}$ |  |
| Single | Yes | Yes | Yes | No | 20 | '624 | - |  | 2 |
| Single | Yes | Yes | Yes | Yes | 20 | '628 | $\bullet$ |  |  |
| Dual | No | Yes | Yes | No | 60 | '124 |  | - |  |
| Dual | Yes | Yes | No | No | 20 | '626 | - |  |  |
| Dual | No | No | No | No | 20 | 627 | $\bullet$ |  |  |
| Dual | No | Yes | Yes | No | 20 | '629 | - |  |  |

MEMORY/MICROPROCESSOR CONTROLLERS


Clock generator circuits

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | S |  |
| Quadruple Complementary-Output Logic Elements | '265 | - |  |  |  |  | 2 |
| Dual Pulse Synchronizers/Drivers | '120 | - |  |  |  |  |  |
| Crystat-Controlled Oscillators | 320 |  |  |  | $\bullet$ |  |  |
|  | '321 |  |  |  | $\bullet$ |  |  |
| Digital Phase-Lock Loop | '297 |  |  |  | $\bullet$ |  |  |
| Programmable Frequency | '292 |  |  |  | - |  |  |
| Dividers/Digital Timers | '294 |  |  |  | - |  |  |
| Triple 4-Input AND/NAND Drivers | '800 |  |  | A |  |  | 3 |
| Triple 4-Input OR/NOR Drivers | 802 |  |  | 4 |  |  |  |
| Dual VCO | 124 |  |  |  |  | $\bullet$ | 2 |

RESULTANT DISPLAYS USING '46A, '47A, '48, '49, 'L46, 'L47, 'LS47, 'LS48, 'LS49, 'LS347


RESULTANT DISPLAYS USING '246, '247, '248, '249, 'LS247, 'LS248, 'LS249, 'LS447


- Denotes available technology.

A Denotes planned new products.
A Denotes " $A$ " suffix version available in the technology indicated.

## FUNCTIONAL INDEX

## COMPARATORS AND ERROR DETECTION CIRCUITS



8-bit comparators

| OESCRIPTION |  |  |  |  |  |  | TYPE | TECHNOLOGY |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| inputs | $\mathrm{P}=0$ | $\overline{P=0}$ | $P>0$ | $\mathrm{P}>0$ | OUTPUT | ENABLE |  | ALS | AS | LS |  |
| $\begin{aligned} & 20 \cdot \mathrm{k} \Omega \\ & \text { Pull-Up } \end{aligned}$ | Yes | No | No | No | OC | Yes | '518 | - |  |  | 3 |
|  | No | Yes | No | No | 2.State | Yes | '520. | $\bullet$ |  |  |  |
|  | No | Yes | No | No | OC | Yes | '522 | $\bullet$ |  |  |  |
|  | Yes | No | Yes | No | 2-State | No | '682 |  |  | $\bullet$ | 2 |
|  | Yes | No | Yes | No | OC | No | '683 |  |  | $\bullet$ |  |
| Standard | Yes | No | No | No | OC | Yes | 519 | - |  |  | 3 |
|  | No | Yes | No | No | 2-State | Yes | '521 | - |  |  |  |
|  | Yes | No | Yes | No | 2 State | No | '684 |  |  | - | 2 |
|  | Yes | No | Yes | No | OC | No | 685 |  |  | $\bullet$ |  |
|  | Yes | No | Yes | No | 2-State | Yes | '686 |  |  | $\bullet$ |  |
|  | Yes | No | Yes | No | OC | Yes | 687 |  |  | $\bullet$ |  |
|  | No | Yes | No | Yes | 2-State | Yes | '688 | $\bullet$ |  | $\bullet$ | 3 |
|  |  |  |  |  |  |  |  |  |  |  | 2 |
|  | No | Yes | No | No | OC | Yes | '689 | - |  |  | 3 |
|  |  |  |  |  |  |  |  |  |  | $\bullet$ | 2 |
| Latched $\qquad$ P | No | No | Yes | Yes | 2 State | Yes | '885 |  | - |  | 3 |
| Latched P and Q | Yes | No | Yes | Yes | Latched | Yes | '866 |  | - |  |  |

address comparators

| DESCRIPTION | OUTPUT <br> ENABLE | LATCHED OUTPUT | TYPE | TECHNOLOGY |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ALS | AS |  |
| 16-Bit to 4-Bit | Yes |  | '677 | $\bullet$ |  | 35 |
|  |  | Yes | 678 | $\bullet$ |  |  |
| 12-Bit to 4-Bit | Yes |  | '679 | $\bullet$ |  |  |
|  |  | Yes | 680 | $\bullet$ |  |  |

- Denotes available technology.
- Denotes planned new products.

S Denotes supplement to data book.

## ARITHMETIC CIRCUITS AND PROCESSOR ELEMENTS

| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | H | LS | S |  |
| 1.Bit Gated | '80 | - |  |  |  |  |  | 2 |
| 2-Bit | '82 | - |  |  |  |  |  |  |
| 4-Bit | '83 | A |  |  |  | A |  |  |
|  | '283 | - |  |  |  | - | $\bullet$ |  |
| Dual 1-Bit Carry-Save | $\cdot 183$ |  |  |  | $\bullet$ | $\bullet$ |  |  |

ACCUMULATORS, ARITHMETIC LOGIC UNITS.
LOOK-AHEAD CARRY GENERATORS

| DESCRIPTION |  | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | S |  |
| 4-Bit parallel Binary Accumulators |  |  | $\cdot 281$ |  |  |  |  | $\bullet$ | 2 |
|  |  | '681 |  |  |  | $\bullet$ |  |  |  |
| 4-Bit Arithmetic Logic Units/ Function Generators |  | '181 | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |
|  |  |  |  | A |  |  | 3 |  |  |
|  |  | '381 |  |  |  | A |  | 2 |  |
|  |  | 381 |  |  |  |  | $\bullet$ | 2 |  |
|  |  | '881 |  |  | A |  |  | 3 |  |
| 4-Bit Arithmetic L with Ripple Carry | ic Unit |  | '382 |  |  |  | - |  | 2 |
| Look-Ahead Carry Generators | 16-Bit | '182 | $\bullet$ |  |  |  | $\bullet$ | 2 |  |
|  |  |  |  |  | 4 |  |  | 3 |  |
| Generators |  | '282 |  |  | 4 |  |  |  |  |
|  | 32-Bit | '882 |  |  | - |  |  | 3 |  |
| Quad Serial Adder/Subtractor |  | '385 |  |  |  | - |  | 2 |  |
| 4-Bit Slice Elements |  | '481 |  |  |  | $\bullet$ |  | 4 |  |
| 8-Eit Slice Elements |  | '888 |  |  | 4 |  |  |  |  |


| MULTIPLIERS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  | VOLUME |
|  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | S |  |
| 2-Bit-by-4-Bit Parallel Binery Multipliers | '261 |  |  |  | - |  | 2 |
| 4-Bit-by-4-Bit Parallel Binary Multipliers | $\cdot 274$ |  |  |  |  | $\bullet$ |  |
|  | '284 | $\bullet$ |  |  |  |  |  |
|  | '285 | - |  |  |  |  |  |
| 25-MHz 6-Bit Binary Rate Multipliers | '97 | - |  |  |  |  |  |
| $\mathbf{2 5 - M H z}$ Decade Rate Multipliers | '167 | - |  |  |  |  |  |
| 8 -Bit $\times 1$-Bit 2's Complement Multipliers | '384 |  |  |  | $\bullet$ |  |  |
| 16-8it Parallel Multiplier | 1616 |  | 4 |  |  |  | 4 |


| DESCRIPTION | TYPE | TECHNOLOGY |  |  |  |  |  | S | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | H | L | LS |  |  |
| Quad 2-Input Exclusive-OR | '86 | - |  |  |  | - | A | - | 2 |
| Gates with Totem-Pole | 86 |  | - |  |  |  |  |  | 3 S |
| Outputs | '386 |  |  |  |  |  | A |  | 2 |
| Quad 2-Input Exclusive-OR |  | - |  |  |  |  |  | - | 2 |
| Gates with Open-Coilector Outputs | 136 |  | - |  |  |  |  |  | 3S |
| Quad 2-Input Exclusive- | '266 |  |  |  |  |  | $\bullet$ |  | 2 |
| NOR Gates | '810 |  | $\bullet$ | 4 |  |  |  |  | 3 S |
| Quad 2-Input Exclusive-NOR Gates with Open-Collector Outputs | '811 |  | - | A |  |  |  |  | 3 S |
| Quad Exclusive OR/NOR Gates | '135 |  |  |  |  |  |  | - |  |
| 4-Bit True/Complement, Element | '87 |  |  |  | - |  |  |  | 2 |

BIPOLAR BIT-SLICE PROCESSOR ELEMENTS

| DESCRIPTION | CASCADABLE <br> TO <br> N-BITS | TYPE | TECHNOLOGY |  |  | ALS | AS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LS | $\mathbf{S}$ | VLUME |  |  |  |  |
| 4-Bit-Slice | Yes | 481 |  |  | $\bullet$ | $\bullet$ | 4 |
| 8-Bit-Slice | Yes | '888 |  | $\Delta$ |  |  |  |

[^4]$\Delta$ Denotes planned new products.
A Denotes " $A$ " suffix version available in the technology indicated.
S Denotes supplement to data book.

## MEMORIES

| DESCRIPTION | TYPE | ORGANIZATION | TYPE OUTPUT | S | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16K-Bit Arrays | TBP28S166 | 2048W $\times 8 \mathrm{~B}$ | 3-State | $\bullet$ | 4 |
|  | TBP38S165 | $2048 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | 4 |  |
|  | TBP38S166 | $2048 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | $\triangle$ |  |
|  | T8P38SA165 | $2048 \mathrm{~W} \times 8 \mathrm{~B}$ | OC | 4 |  |
|  | TBP38SA166 | $2048 \mathrm{~W} \times 88$ | OC | 4 |  |
| 8K-Bit Arrays | TBP24S81 | $2048 \mathrm{~W} \times 4 \mathrm{~B}$ | 3-State | $\bullet$ |  |
|  | TEP24SA81 | 2048W $\times$ 4B | OC | $\bullet$ |  |
|  | TBP28S85A | $1024 \mathrm{~W} \times 88$ | 3-State | 4 |  |
|  | TBP28S86A | $1024 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | $\bullet$ |  |
|  | TBP28SA86A | $1024 \mathrm{~W} \times 88$ | OC | $\bullet$ |  |
| 4K-Bit Arrays | TBP24S41 | $1024 W \times 4 B$ | 3-State | - |  |
|  | TBP24SA41 | $1024 \mathrm{~W} \times 4 \mathrm{~B}$ | OC | - |  |
|  | TBP28S42 | $512 \mathrm{~W} \times 88$ | 3-State | $\bullet$ |  |
|  | TBP28SA42 | $512 \mathrm{~W} \times 8 \mathrm{~B}$ | OC | - |  |
|  | TBP28S46 | $512 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | $\bullet$ |  |
|  | TBP28SA46 | $512 \mathrm{~W} \times 88$ | OC | $\bullet$ |  |
| 1K-Bit Arrays | TBP24S10 | $256 \mathrm{~W} \times 4 \mathrm{~B}$ | 3-State | $\bullet$ |  |
|  | TBP24SA10 | $256 \mathrm{~A} \times 4 \mathrm{~B}$ | OC | $\bullet$ |  |
| 256-Bit Arrays | TBP18S030 | $32 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | $\bullet$ |  |
|  | TBP18SA030 | $32 \mathrm{~W} \times 8 \mathrm{~B}$ | OC | $\bullet$ |  |
|  | TBP38S030 | $32 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | A |  |
|  | TNP38SA030 | $32 \mathrm{~W} \times 8 \mathrm{~B}$ | OC | 4 |  |
| LOW-POWER PROM's |  |  |  |  |  |
| DESCRIPTION | TYPE | ORGANIZATION | TYPE OUTPUT | S | VOLUME |
| 16K-Bit Arrays | TBP28L166 | 2048W $\times 88$ | 3-State | - | 1 |
|  | TBP38L165 | 2048W $\times 8 \mathrm{~B}$ | 3-State | 4 |  |
|  | TBP38L166 | 2048W $\times 88$ | 3-State | 4 |  |
| 8K-Bit Arrays | TBP28L85A | $1024 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | A |  |
|  | TBP28L86A | $1024 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | $\bullet$ |  |
| 4K-Bit Arrays | TBP28L42 | $512 \mathrm{~W} \times 88$ | 3-State | $\bullet$ | 4 |
| 4k-Bit Arrays | TBP28L46 | $512 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | $\bullet$ |  |
| 2K-8it Arrays | TBP28L22 | $256 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | $\bullet$ |  |
|  | TBP28LA22 | $256 \mathrm{~W} \times 88$ | OC | $\bullet$ |  |
| 256-Bit Arrays | TBP38L030 | $32 \mathrm{~W} \times 8 \mathrm{~B}$ | 3-State | 4 |  |

READ-ONLY MEMORIES (ROM's)

| DESCRIPTION | ORGANIZATION | TYPE OF OUTPUT | TYPE | TECHNOLOGY |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | S |  |
| 1024-Bit Arrays | $256 \times 4$ | OC | '187 | $\bullet$ |  |  |  |  |
| 256-Bit Arrays | $32 \times 8$ | OC | . 88 | A |  |  |  |  |

RANDOM-ACCESS READ-WRITE MEMORIES (RAM's)

| DESCRIPTION | ORGANIZATION | TYPE OF OUTPUT | TYPE | technology |  |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline \text { STD } \\ & \text { TTL } \end{aligned}$ | ALS | AS | LS | s |  |
| 256-Bit Arrays | $256 \times 1$ | 3-State | '201 |  |  |  |  | - | 4 |
|  |  | OC | '301 |  |  |  |  | $\bullet$ |  |
| 64.Bit Arrays | $16 \times 4$ | OC | '89 | - |  |  |  |  |  |
|  |  | 3.State | '189 |  |  |  | A | B |  |
|  |  | 3-State | '219 |  |  |  | A |  |  |
|  |  | OC | '289 |  |  |  | A | B |  |
|  |  | OC | '319 |  |  |  | A |  |  |
| 16-Bit Multipie-Port Register File | $8 \times 2$ | 3-State | 172 | - |  |  |  |  | 2 |
| 16-Bit Register File | $4 \times 4$ | $\overline{O C}$ | $\cdot 170$ | $\bullet$ |  |  | - |  |  |
|  |  | 3-State | '670 |  |  |  | $\bullet$ |  |  |
| Dual 64-Bit Register Files | $16 \times 4$ | 3 -State | 870 |  |  | $\bullet$ |  |  | 3 |
|  |  |  | '871 |  |  | - |  |  |  |

FIRST-IN FIRST.OUT MEMORIES (FIFO'S)

| DESCRIPTION | TYPE OF OUTPUT | TYPE | TECHNOLOGY |  |  |  | VOLUME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ALS | AS | LS | S |  |
| 16 Words $\times 5$ Bits | 3-State | '225 |  |  |  | $\bullet$ | 4 |
| 16 Words $\times 4$ Bits | 3-State | ' 222 |  |  | $\bullet$ |  |  |
|  | 3 State | '224 |  |  | - |  |  |
|  | OC | '227 |  |  | - |  |  |
|  | OC | '228 |  |  | $\bullet$ |  |  |
| 64 Words $\times 5$ Bits | 3-State | $\cdot 7403$ | $\Delta$ |  |  |  |  |
| 64 Words $\times 4$ Bits | 3. State | 236 | 4 |  |  |  |  |
|  | 2-State | 7401 | 4 |  |  |  |  |

## - Denotes available technology.

4 Denotes planned new products.
A Denotes " $A$ " suffix version available in the technology indicated.
$B$ Denotes " $B$ " suffix version available in the technology indicated.

## PROGRAMMABLE LOGIC ARRAYS

| description | inputs | NO. | OUTPUTS TYPE | $\begin{aligned} & \text { TYPE } \\ & \text { NO } \\ & \hline \end{aligned}$ | ALS | $\begin{gathered} \text { NO. OF } \\ \text { PINS } \end{gathered}$ | volume |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Impact PAL* | 16 | 8 | Active-Low | PAL16L8-15 | - | 20 |  |
|  |  | 4 | Registered | PAL16R4.15 | $\bullet$ |  |  |
|  |  | 6 |  | PALI6R6-15 | $\bullet$ |  |  |
|  |  | 8 |  | PALIGR8.15 | $\bullet$ |  |  |
| Hight-Pertormance PAL* | 16 | 8 | Active-Low | PAL16L8A | $\bullet$ | 20 |  |
|  |  | 4 | Registered | PAL16R4A | $\bullet$ |  |  |
|  |  | 6 |  | PAL16R6A | $\bullet$ |  |  |
|  |  | 8 |  | PAL16R8A | - |  |  |
| Hasi-Power PAL ${ }^{\text {- }}$ | 16 | 8 | Active-Low | PALIELBA. 2 | $\bullet$ | 20 |  |
|  |  | 4 | Registered | PAL16R4A-2 | $\bullet$ |  |  |
|  |  | 6 |  | PAL16R6A-2 | $\bullet$ |  |  |
|  |  | 8 |  | PAL16R8A. 2 | $\bullet$ |  |  |
| High-Performance PAL* | 20 | 8 | Active-Low | PAL20L8A | 4 | 24 |  |
|  |  | 4 | Registered | PAL20R4A | $\triangle$ |  |  |
|  |  | 6 |  | PAL20R6A | $\triangle$ |  |  |
|  |  | 8 |  | PAL20R8A | $A$ |  |  |
| Hait-Power PAL * | 20 | 8 | Active-Low | PAL20L8A. 2 | $\wedge$ | 24 |  |
|  |  | 4 | Registered | PAL2ORAA. 2 | $\pm$ |  |  |
|  |  | 6 |  | - PAL20R6A. 2 | $\wedge$ |  |  |
|  |  | 8 |  | PAL20R8A-2 | 4 |  |  |
| Exclusive-or Pal* | 20 | 10 | Active-Low | - Pal20L10.20 | 4 | 24 | 4 |
|  |  | 4 | Registered | PAL20×4-20 | $\triangle$ |  |  |
|  |  | 8 |  | PAL20x8-20 | $\wedge$ |  |  |
|  |  | 10 |  | PAL20×10-20 | $\triangle$ |  |  |
| Exclusive-OR PAL* | 20 | 8 | Activa-Low | PPAL20L10-35 | $\triangle$ | 24 |  |
|  |  | 4 | Registered | -PAL20×4-35 | $\triangle$ |  |  |
|  |  | 8 |  | PAL20×8-35 | $\triangle$ |  |  |
|  |  | 10 |  | ${ }^{\text {PAL } 20 \times 10.35}$ | $\triangle$ |  |  |
| Registered-indut PAL* | 19 | 8 | Active-Low | PALR19L8.25 | $\triangle$ | 24 |  |
|  |  | 4 | Registered | -PALR19R4.25 | $\triangle$ |  |  |
|  |  | 6 |  | -PALA 19R6-25 | $\wedge$ |  |  |
|  |  | 8 |  | PALR19R8.25 | 4 |  |  |
| Registered.Input PAL* | 19 | 8 | Active-Low | 'PALR 19L8-40 | $\triangle$ | 24 |  |
|  |  | 4 | Registered | -PALR1984.40 | $\triangle$ |  |  |
|  |  | 6 |  | PALR19R6-40 | $\Delta$ |  |  |
|  |  | 8 |  | PALR19R8-40 | $\triangle$ |  |  |
| Latched.Input PAL* | 19 | 8 | Active-Low | PALT19L8.25 | $\pm$ | 24 |  |
|  |  | 4 | Registered | 'PALT19R4-25 | $\triangle$ |  |  |
|  |  | 8 |  | PALT 19R6-25 | $\triangle$ |  |  |
|  |  | 8 |  | PALT 19R8-25 | $\stackrel{\rightharpoonup}{4}$ |  |  |
| Latched-Input PAL* | 19 | 8 | Active-Low | PALT 19L8-40 | $\triangle$ | 24 |  |
|  |  | 4 | Registered | PPALT 19R4-40 | $\wedge$ |  |  |
|  |  | 6 |  | PPALT 19R6.40 | $\wedge$ |  |  |
|  |  | 8 |  | PPALT 19R8-40 | $\triangle$ |  |  |
| $\begin{array}{\|l\|} \hline \text { Field-Programmable } \\ 14 \times 32 \times 6 \text { Logic Arrays } \\ \hline \end{array}$ | 14 | 6 | 3-State | PL839 | $\bullet$ | 24 |  |
|  |  |  | oc | PL840 | - |  |  |

- PAL is a registered trademark of Monolithic Memories Incorporated.
- Denotes available technology.
$\Delta$ Denotes planned new products.

NOIL甘WYOANI 7VYヨNヨO $\rightarrow$

Revisions to the TTL Data Book, Volume 3, 1984

| PAGE | DATA SHEET | CHANGE |
| :---: | :---: | :---: |
| V | Third paragraph, second line | The word "connection" to correction. |
| $\begin{aligned} & 2-27 \text { and } \\ & 2-28 \end{aligned}$ | 'ALS10 | Revised to 'ALS10A. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-31 \text { and } \\ & 2-32 \end{aligned}$ | 'ALS11 | Revised to 'ALS11A. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-35 \text { and } \\ & 2-36 \end{aligned}$ | 'ALS12 | Revised to 'ALS12A. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| 2-47 and 2-48 | 'ALS22A | Revised to 'ALS22B. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-55 \text { and } \\ & 2-56 \end{aligned}$ | 'ALS30 | Revised to 'ALS30A. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-69 \text { and } \\ & 2-70 \end{aligned}$ | 'ALS35 | Production released. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-77 \text { and } \\ & 2-78 \end{aligned}$ | 'ALS74 | Revised to 'ALS74A. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| 2-79 | 'AS74 | electrical characteristics: IIH and IIL parameters to the following: |
|  |  |  |
|  |  |  |
|  |  |  |
| $\begin{aligned} & 2-81 \text { and } \\ & 2-82 \end{aligned}$ | 'ALS86 | Production released. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-83 \text { and } \\ & 2-84 \end{aligned}$ | 'AS95 | Production released. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-87 \text { and } \\ & 2-88 \end{aligned}$ | 'ALS109 | Revised to 'ALS109A. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| 2-89 | 'AS109 | electrical characteristics: IIH and IIL parameter to the following: |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  | Note 1 to read, ICC is measured with J, $\overline{\mathrm{K}}, \mathrm{CLK}$, and $\overline{\mathrm{RRE}}$ grounded, then with $\mathrm{J}, \overline{\mathrm{K}}, \mathrm{CLK}$, and CLE grounded. |
|  | 'ALS136 | New device. Data sheet printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| 2-117 | 'AS139 | Delete SN54AS139 and SN74AS139, 4 places each. Delete 'AS139, 2 places. |

## REVISIONS



| PAGE | DATA SHEET | CHANGE |
| :---: | :---: | :---: |
| 2－154 | ＇ALS166 | timing diagram： <br> typical clear，shift，load，inhibit，and shift sequences |
| $\begin{aligned} & 2-157 \\ & \text { thru } \\ & 2-165 \end{aligned}$ | $\begin{aligned} & \text { 'ALS168A, 'ALS169A } \\ & \text { 'AS168, 'AS169 } \end{aligned}$ | ＇ALS168A and＇ALS169A are revised to＇ALS168B and ＇ALS169B． <br> ＇AS168 and＇AS169 are production released．New data sheet is printed in the Supplement to the TTL Data Book， Volume 3， 1984. |
| 2－168 | ＇ALS174，＇ALS175， <br> ＇AS174，and＇AS175 | logic diagrams： <br> The CLR input on both diagrams to the following： |
| $\begin{aligned} & 2-171 \text { and } \\ & 2-172 \end{aligned}$ | ＇AS175 | ＇AS175 is production released．Data sheet is printed in the Supplement to the TTL Data Book，Volume 3， 1984. |
| 2－185 | ＇AS182 | FH and FN Package：Pin 17 to $C_{n}$ ，Pin 15 to $C_{n+x}$ ，Pin 14 to $\mathrm{C}_{\mathrm{n}}+\mathrm{y}$ |
| 2－186 | ＇AS182 | FUNCTION TABLES NOTE：First Note to， H＝High level，$L=$ Low level，$X=$ Irrelevant |
| 2－187 | ＇AS182 | electrical characteristics：IIL parameter（ $\overline{\mathrm{P}} 2, \overline{\mathrm{P}} 1, \overline{\mathrm{G}} 3$ ）to （ $\overline{\mathrm{P}} 0, \overline{\mathrm{P}} 1, \overline{\mathrm{G}} 3$ ）． |
| 2－188 | ＇AS182 | switching characteristics： $\begin{array}{ccc}  & \begin{array}{c} \text { TI } \\ \text { (Output) } \end{array} & \text { to } \\ \text { output of first parameter } \\ \text { (Output) } \\ \text { from } & & \\ C_{n+y}, C_{n+y} \\ C_{n+z} & \text { to } & C_{n+x}, C_{n+y} \\ & & C_{n+z} \end{array}$ |

## REVISIONS



| PAGE | DATA SHEET | CHANGE |
| :---: | :---: | :---: |
| 2-295 | 'ALS299, 'ALS323 | switching characteristics: tPLZ (FROM) SO, S1 (TO) $\mathrm{Q}_{A}$ thru $\mathrm{O}_{\mathrm{H}}$ change limits from 8 ns MIN, 30 ns MAX to 3 ns MIN, 20 ns MAX for SN54ALS299 and SN54ALS323. <br> Change limits from 8 ns MIN, 25 ns MAX to 3 ns MIN, 15 ns MAX for SN74ALS299 and SN74ALS323. |
| 2-299 | 'ALS323, 'AS323 | Add: 2-291 after, "see page ." |
| 2-335 | 'ALS518, 'ALS519, 'ALS522 | electrical characteristics: IOH parameter: test condition $V_{C C}=4.5 \mathrm{~V}$ to $V_{C C}=5.5 \mathrm{~V}$ |
| 2-385 | 'ALS564 <br> 'ALS564 | recommended operating conditions:For the SN54ALS564 change felock from 30 MHz MAX to 25 MHz and for SN74ALS 564 change from 35 MHz MAX to 30 MHz MAX. switching characteristics: $f_{\max }$ from 30 MIN to 25 MIN for the SN54ALS564 and from 35 MIN to 30 MIN for the SN74ALS564. |
| 2-399 | 'ALS573 | recommended operating conditions: $t_{w}$ Pulse duration, enable C high from 10 ns MIN to 15 ns MIN, 2 places. |
| $\begin{aligned} & 2-421 \text { thru } \\ & 2-424 \end{aligned}$ | 'AS622, 'AS623 | Production released. Data sheets printed in the Supplement of the TTL Data Book, Volume 3, 1984. |
| 2-421 | 'AS620, 'AS623 | electrical characteristics: I/H limits (A or B ports) from $50 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX. <br> Io limits from - 30 mA MIN, -112 mA MAX to -50 mA MIN, -150 mA MAX, 2 places. |
| 2-423 | 'AS621, 'AS622 | electrical characteristics: I H limits (A or B ports) from $20 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX. <br> IL limits (A or B ports) from - 0.5 mA MAX to -0.75 mA MAX. |
| 2-424 | 'AS621, 'AS622 | switching characteristics: $R_{L}=680 \Omega$ to $R_{L}=500 \Omega$, 2 places. |
| 2-430 | 'ALS634, 'ALS635 | TABLE 8: In the third row of the "DB CONTROL OECB" column, change H to L . |
| 2-431 | 'ALS632, 'ALS633 | logic diagram: Last note below diagram. Change $(\Delta)$ to ( $\Omega$ ). |
| 2-443 | 'AS638, 'AS639 | electrical characteristics: $I_{I H}$ limits (A or B ports) from $50 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX. <br> 10 limits from - 30 mA MIN, -112 mA MAX to -50 mA MIN, -150 mA MAX, 2 places. |
| 2-444 | 'AS638, 'AS639 | switching characteristics: $\mathrm{R}_{\mathrm{L}}=680 \Omega$ (A outputs) to $R_{L}=500 \Omega$ (A outputs) in 2 places. |
| 2-451 | 'AS640, 'AS643, 'AS645 | electrical characteristics: I H limits (A or B ports) from $50 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX. <br> Io limits from - 30 mA MIN, -112 mA MAX to -50 mA MIN, -150 mA MAX, 2 places. |
| 2-453 | 'AS641, 'AS642, 'AS644 | electrical characteristics: I/H limits (A or B ports) from $50 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX, 2 places. |

## REVISIONS

| PAGE | DATA SHEET | CHANGE |
| :---: | :---: | :---: |
| 2－454 | ＇AS641，＇AS642，＇AS644 | switching characteristics： $\mathrm{R}_{\mathrm{L}}=680 \Omega$ to $\mathrm{R}_{\mathrm{L}}=500 \Omega, 3$ places． <br> Delete Product Preview at bottom of page． |
| 2－455 | ＇ALS646 thru＇ALS648， ＇AS646，＇AS648 | Bus－Management functions diagrams：REAL－TIME TRANSFER BUS B TO BUS A．Under CBA change $X$ to $H$ or L． REAL－TIME TRANSFER BUS A TO BUS B，under CAB change $X$ to $H$ or $L$ ． |
| 2－456 | ＇ALS646 thru＇ALS648， ＇AS646，＇AS648 | FUNCTION TABLE：In the fifth row of the＂CAB＂column， change X to H or L ． <br> In the last row of the＂CAB＂column，change $X$ to $H$ or $L$ ． |
| 2－462 | ＇AS646，＇AS648 | electrical characteristics： $\mathrm{V}_{\mathrm{OH}}$ limit（ $1 \mathrm{OH}=-12 \mathrm{~mA}$ ）from 2.4 V MIN to 2 V MIN． <br> $\mathrm{V}_{\mathrm{OH}}$ limit（ $\mathrm{IOH}=-15 \mathrm{~mA}$ ）from 2.4 V MIN to 2 V MIN． <br> $\mathrm{IIH}_{\mathrm{H}}$ limit（A or B port）from $50 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX， <br> 2 places． <br> IIL limit（A or B port）from -0.5 mA MAX to -0.75 mA MAX， 2 places． |
| 2－465 | ＇ALS651 thru＇ALS654， <br> ＇AS651，＇AS652 | Bus－Management function diagrams：TRANSFER STORED DATA TO A AND／OR B，under SBA change $X$ to $H$ ． |
| 2－467 | ＇ALS652，＇AS652，＇ALS654 | logic symbols：Inside of the control blocks of both logic diagrams．Change G6 to G5． |
| 2－473 | ＇AS651，＇AS652 | electrical characteristics： $\mathrm{V}_{\mathrm{OH}}$ limit（ $1 \mathrm{OH}=-12 \mathrm{~mA}$ ）from 2.4 V MIN to 2 V MIN． <br> $\mathrm{V}_{\mathrm{OH}}$ limit（ $\mathrm{I} \mathrm{OH}=-15 \mathrm{~mA}$ ）from 2.4 V MIN to 2 V MIN． <br> $\mathrm{l}_{\mathrm{IH}}$ limit（A or B ports）from $50 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX， <br> 2 places． <br> I／L limit（ A or B ports）from -0.5 mA MAX to -0.75 mA MAX， 2 places． |
| $\begin{aligned} & 2-475 \text { thru } \\ & 2-480 \end{aligned}$ | ＇ALS678 | Production released．Data sheet printed in the Supplement of the TTL Data Book，Volume 3， 1984. |
| 2－479 | ＇ALS677 | switching characteristics：TPHL limits（FROM）Any A，（TO）Y from 35 ns MAX to 40 ns MAX for SN54ALS677，and from 30 ns MAX to 35 ns MAX for SN74ALS677． |
| $\begin{aligned} & 2-481 \text { thru } \\ & 2-486 \end{aligned}$ | ＇ALS680 | Production released．Data sheet printed in the Supplement of the TTL Data Book，Volume 3， 1984. |
| 2－490 | ＇ALS689 | electrical characteristics： IOH parameter，change test condition $\mathrm{V} C \mathrm{CC}=4.5 \mathrm{~V}$ to $\mathrm{V} \mathrm{CC}=5.5 \mathrm{~V}$ ． |
| $\begin{aligned} & 2-491 \text { thru } \\ & 2-503 \end{aligned}$ | ＇AS756＇AS757，＇AS758， ＇AS759，＇AS760，＇AS762， ＇AS763 | Production released．Data sheets are printed in the Supplement of the TTL Data Book，Volume 3， 1984. |
| 2－515 | ＇AS804A | switching characteristics：All MIN limits from 2 ns to 1 ns ． |
|  | ＇ALS810＇ALS811 | New devices．Data sheets are printed in the Supplement of the TTL Data Book，Volume 3， 1984. |


| PAGE | DATA SHEET | CHANGE |
| :---: | :---: | :---: |
| $\begin{aligned} & 2-552 \text { and } \\ & 2-553 \end{aligned}$ | 'AS841, 'AS842 | Production released. Data sheet is printed in the Supplement of the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-560 \text { and } \\ & 2-561 \end{aligned}$ | 'AS843, 'AS844 | Production released. Data sheet is printed in the Supplement of the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-566 \text { and } \\ & 2-567 \end{aligned}$ | 'AS845 | Production released. Data sheet is printed in the Supplement of the TTL Data Book, Volume 3, 1984. |
| $\begin{aligned} & 2-571 \text { thru } \\ & 2-580 \end{aligned}$ | 'AS850, 'AS851 | Production released. Data sheet is printed in the Supplement of the TTL Data Book, Volume 3, 1984. |
| 2-579 | 'AS850 | TYPICAL APPLICATION: In the drawing, the E input is connected to the input of an inverter. The output of the inverter is connected to $\overline{\mathrm{G}}$ inputs of two separate 'AS850s. Change this part of the drawing as follows: <br> The E input is connected directly to the $\overline{\mathrm{G}}$ input of the top 'AS850. The E input is also connected to the input of an inverter. The output of the inverter is connected to the $\overline{\mathrm{G}}$ input of the bottom 'AS850. |
| 2-598 | 'AS857 | electrical characteristics: Io limits from - 30 mA MIN, -112 mA MAX to -50 mA MIN, -150 mA MAX, 2 places. |
| 2-621 | 'ALS873 | recommended operating conditions: $\mathrm{t}_{\mathrm{w}}$ Pulse duration (Enable C high) limit from 10 ns MIN to 15 ns MIN, 2 places. |
| $\begin{aligned} & \text { 2-631 thru } \\ & 2-636 \end{aligned}$ | 'AS877 | Production released. Data sheet is printed in the Supplement of the TTL Data Book, Volume 3, 1984. |
| 2-697 | 'AS1036 | logic symbol: Replace the logic symbol with the following: |
| $\begin{aligned} & 2-711 \text { thru } \\ & 2-713 \end{aligned}$ | 'ALS1245 | Revised to 'ALS1245A. Data sheet is printed in the Supplement to the TTL Data Book, Volume 3, 1984. |
| 2-733 | 'AS2620, 'AS2623 | electrical characteristics: IIH limits (A or B port) from $50 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX, 2 places. <br> IL limits (A or B port) from -0.5 mA MAX to -0.75 mA MAX, 2 places. <br> Io limits from - 30 mA MIN, -112 mA MAX to -50 mA MIN, $\mathbf{- 1 5 0} \mathrm{mA}$ MAX, 2 places. |

## REVISIONS

| PAGE | DATA SHEET | CHANGE |
| :---: | :---: | :---: |
| 2－737 | ＇AS2640，＇AS2645 | electrical characteristics： $\mathrm{IIH}_{\mathrm{H}}$ limits（A or B port）from $50 \mu \mathrm{~A}$ MAX to $70 \mu \mathrm{~A}$ MAX， 2 places． <br> I／L limits（ A or B port）from $\mathbf{- 0 . 5 \mathrm { mA } \text { MAX to } - 0 . 7 5 \mathrm { mA } , ~}$ MAX， 2 places． <br> 10 limits from－ 30 mA MIN，-112 mA MAX to -50 mA MIN， $\mathbf{- 1 5 0}$ mA MAX， 2 places． |

Supplement to<br>The TTL Data Book<br>Volume 3

General Information

## Applications

$\stackrel{p}{2}$
Z B
SıInכษio
－Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
－Dependable Texas Instruments Quality and Reliability

## description

These devices contain three independent 3 －input NAND gates．They perform the Boolean functions $Y=\overline{A \cdot B \cdot C}$ or $Y=\bar{A}+\bar{B}+\bar{C}$ in positive logic．
The SN54ALS10A and SN54AS10 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ．The SN74ALS1OA and SN74AS10 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ．

FUNCTION TABLE（each gate）

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| A | B | C | Y |
| H | H | H | L |
| L | X | X | H |
| X | L | X | H |
| X | X | L | H |

SN54ALS10A，SN54AS10 ．．J JPACKAGE SN74ALS10A，SN74AS10 ．．．N PACKAGE （TOP VIEW）


NC－No internal connection
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

|  |  | SN54ALS10A |  |  | SN74ALS10A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $V_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{\text {IOH}}$ | High-level output current |  |  | -0.4 |  |  | -0.4 | mA |
| $\mathrm{IOL}^{\text {l }}$ | Low-level output current |  |  | 4 |  |  | 8 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS10A |  |  | SN74ALS10A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| V OH | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ to 5.5 V . | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{VCC}^{-2}$ |  |  | $\mathrm{V}_{\mathrm{Cc}}-2$ |  |  | V |
| $\mathrm{VOL}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| 1 IH | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10 \pm$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ICCH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 0.32 | 0.6 |  | 0.32 | 0.6 | mA |
| ${ }^{\text {ICCL }}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 1.2 | 2.2 |  | 1.2 | 2.2 | mA |

$t$ Al typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to } \operatorname{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS10A |  | SN74ALS10A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any | $Y$ | 2 | 13 | 2 | 11 | ns |
| tPHL | Any | Y | 2 | 12 | 2 | 10 | ns |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

## TYPES SN54AS10, SN74AS10 TRIPLE 3-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54AS10 |  |  | SN74AS10 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}, \quad \quad 1=-18 \mathrm{~mA}$ |  |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}^{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | $\mathrm{VCC}^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| ${ }_{1} \mathrm{H}$ | $V_{C C}=5.5 \mathrm{~V},$ | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL | $\mathrm{V}_{C C}=5.5 \mathrm{~V} \text {, }$ | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
| $10 \pm$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=2.25 \mathrm{~V}$ | $-30$ |  | -112 | -30 |  | -112 | mA |
| ICCH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 1.5 | 2.4 |  | 1.5 | 2.4 | mA |
| ICCL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 8.1 | 13 |  | 8.1 | 13 | mA |

$\dagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \mathrm{Q}, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS10 |  | SN74AS10 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any | Y | 1 | 5 | 1 | 4.5 | ns |
| tPHL | Any | $Y$ | 1 | 5 | 1 | 4.5 | ns |

[^5]| 8 |
| :--- |
| 6 |
| 6 |
| 2 |
| 2 |
| 0 |
| 6 |
| 6 |
| 0 |
| 10 |
| 0 |
| $\frac{1}{7}$ |
| 6 |

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These devices contain three independent 3-input. AND gates. They perform the Boolean functions $Y=A \cdot B \cdot C$ or $Y=\overline{\bar{A}+\bar{B}+\bar{C}}$ in positive logic.

The SN54ALS 11 A and SN54AS 11 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS11A and SN74AS11 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## FUNCTION TABLE (each gate)

| InPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | B | C | Y |
| $H$ | $H$ | $H$ | $H$ |
| $L$ | $X$ | $X$ | $L$ |
| $X$ | $L$ | $X$ | $L$ |
| $X$ | $X$ | $L$ | $L$ |

logic symbol


Pin numbers shown are for $J$ and $N$ packages.

```
SN54ALS11A, SN54AS11 . . . J PACKAGE
SN74ALS11A, SN74AS11 . . . N PACKAGE
            (TOP VIEW)
\begin{tabular}{|c|c|c|}
\hline \[
1 A[1
\] & \(1 \cup_{14}\) & \(\square V_{C C}\) \\
\hline 1B 2 & 213 & 11C \\
\hline \(2 \mathrm{~A} \square^{3}\) & 12 & 1 Y \\
\hline 2B-4 & 11 & 3C \\
\hline 2С-5 & 10 & 3B \\
\hline \(2 \mathrm{Y} \square^{6}\) & 9 & 13A \\
\hline GND 7 & 8 & \(3 Y\) \\
\hline
\end{tabular}
```

SN54ALS11A, SN54AS11 . . . FH PACKAGE
SN74ALS11A, SN74AS11 . . . FN PACKAGE (TOP VIEW)


NC-No internal connection
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC | 7 V |
| :---: | :---: |
| Input voltage | 7 V |
| Operating free-air temperature range: SN54ALS11A | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74ALS11A | ..$^{\circ}{ }^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

|  |  | SN54ALS11A |  | SN74ALS11A |  | UNIT |
| :---: | ---: | ---: | ---: | ---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN |  |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS11A |  |  | SN74ALS11A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{VCC}=4.5 \mathrm{~V}$, | $\dagger=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| V OH | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | $V_{C c}-2$ |  |  | $V_{C c}-2$ |  |  | V |
| VOL | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| 1 H | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IL | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10 \pm$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\text {I CCH }}$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 1 | 1.8 |  | 1 | 1.8 | mA |
| ICCL | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 1.6 | 3 |  | 1.6 | 3 | mA |

$\dagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | T0 (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to } \operatorname{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS11A |  | SN74ALS11A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any | $Y$ | 2 | 16 | 2 | 13 | ns |
| tPHL | Any | $Y$ | 2 | 12 | 2 | 10 | ns |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

## TYPES SN54ASi1, SN74AS1í TRIPLE 3-INPUT POSITIVE-ANǕ GÂTES

absolute maximum ratings over operating free-air temperature range (unless otherwisa noted)

recommended operating conditions

|  |  | SN54AS 11 |  |  | SN74AS 11 |  |  | UNTT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | $\checkmark$ |
| IOH | High-level output current |  |  | -2 |  |  | -2 | mA |
| ${ }^{\text {IOL }}$ | Low-level output current |  |  | 20 |  |  | 20 | mA |
| $\mathrm{T}^{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temparature range (unless otherwiso noted)

| PARAMETER | TEST CONDITIONS |  | SN54AS 11 |  |  | SN74AS11 |  |  | URTT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TMr: | MAX | MIN | TPPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | $-1.2$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| $\mathrm{VOL}^{\text {O }}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | $\checkmark$ |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | ria |
| ${ }_{1} \mathrm{H}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IL | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
| $10^{\ddagger}$ | $\mathrm{V}_{\mathrm{C}, \mathrm{C}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | $\cdots 112$ | -30 |  | - 112 | mA |
| ${ }^{\mathrm{I} C \mathrm{CH}}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 4.3 | 7 |  | 4.3 | 7 | mA |
| ICCL | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 11.2 | 18 |  | 11.2 | 18 | mA |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega . \\ & \mathrm{T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS11 |  | SN74AS11 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any | Y | 1 | 6.5 | 1 | 6 | $n 5$ |
| tpHL | Any | $Y$ | 1 | 6.5 | 1 | 5.5 | ns |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.'

2

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These devices contain three independent 3 -input NAND gates with open-collector outputs. These gates perform the Boolean functions $Y=\overline{A \cdot B \cdot C}$ or $Y=\bar{A}+\bar{B}+\bar{C}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher $\mathrm{V}_{\mathrm{OH}}$ levels.

The SN54ALS12A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS 12 A is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLE (each gate)

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| A | B | C | Y |
| $H$ | $H$ | $H$ | L |
| L | X | X | H |
| X | L | X | H |
| X | X | L | H |

logic symbol


SiN54ALS12A . . . J PACKAGE SN74ALS12A... N PACKAGE (TOP VIEW)


SN54ALS12A . . . FH PACKAGE SN74ALS 12A . . . FN PACKAGE (TOP VIEW)


Pin numbers shown are for $J$ and $N$ packages.

## TYPES SN54ALS12A, SN74ALS12A <br> TRIPLE 3-INPUT POSITVE-NAND GATES WITH OPEN.COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Off-state output voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Operating free-air temperature range: SN54ALS12A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74ALS12A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions

|  |  | SN54ALS12A |  |  | SN74ALS12A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{VOH}^{\text {OH}}$ | High-level output voltage |  |  | 5.5 |  |  | 5.5 | V |
| l OL | Low-level output current |  |  | 4 |  |  | 8 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | $-55$ |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS12A |  |  | SN74ALS12A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| IOH | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{VOH}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{2}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| 1 H | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| ICCH | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 0.32 | 0.6 |  | 0.32 | 0.6 | mA |
| ICCL | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 1.2 | 2.2 |  | 1.2 | 2.2 | mA |

tAll typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R_{L}=2 \mathrm{k} \Omega, \\ & T_{A}=M I N \text { to } M A X \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS12A |  | SN74ALS12A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any | Y | 23 | 59 | 23 | 54 | ns |
| tPHL | Any | $Y$ | 5 | 22 | 5 | 18 | ns |

[^6]
# TYPES SN54ALS22B, SN74ALS22B DUAL 4-INPUT POSITIVE.NAND GATES WITH OPEN-COLLECTOR OUTPUTS 

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These devices contain two independent 4 -input NAND gates. These gates perform the Boolean functions $Y=\bar{A} \cdot B \cdot C \cdot D$ or $Y=\bar{A}+\bar{B}+\bar{C}+\bar{D}$ in positive logic. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher $\mathrm{V}_{\mathrm{OH}}$ levels.

The SN54ALS22B is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS22B is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## FUNCTION TABLE (each gate)

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| A | B | C | D |  |
| H | H | H | H | L |
| L | X | X | X | H |
| X | L | X | X | H |
| X | X | L | X | H |
| X | X | X | L | H |

logic symbol


SN54ALS22B . . . J PACKAGE
SN74ALS22B . . . N PACKAGE
(TOP VIEW)


SN54ALS22B . . . FH PACKAGE SN74ALS22B . . . FN PACKAGE (TOP VIEW)


NC - No internal connection

[^7]
## TYPES SN54ALS22B, SN74ALS22B <br> DUAL 4-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ ..... 7 V
Input voltage ..... 7 V
Off-state output voltage ..... 7 V
Operating free-air temperature range: SN54ALS22B ..... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74ALS22B ..... $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## recommended operating conditions

|  |  | SN54ALS22B |  |  | SN74ALS22B |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | 5.5 |  |  | 5.5 | V |
| ${ }_{\text {OL }}$ | Low-level output current |  |  | 4. |  |  | 8 | mA |
| ${ }^{\text {T }}$ A | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS22B |  |  | SN74ALS22B |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $Y_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| IOH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$. | $\mathrm{V} \mathrm{OH}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| Vol. | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{2}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| ${ }^{\text {ICCH }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 0.22 | 0.4 |  | 0.22 | 0.4 | mA |
| ICCL | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 0.8 | 1.5 |  | 0.8 | 1.5 | mA |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R_{L}=2 \mathrm{kQ}, \\ & T_{A}=M I N \text { to } \operatorname{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS22B |  | SN74ALS22B |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any | Y | 23 | 50 | 23 | 45 | ns |
| tPHL | Any | $Y$ | 4 | 21 | 4 | 18 | ns |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

- Dependable Texas Instruments Quality and Reliability
description
These devices contain a single 8 -input NAND gate and perform the following Boolean functions in positive logic:

$$
\begin{gathered}
Y=\overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} O R \\
Y=\bar{A}+\bar{B}+\bar{C}+\bar{D}+\bar{E}+\bar{F}+\bar{G}+\bar{H}
\end{gathered}
$$

The SN54ALS30A and SN54AS30 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS30A and SN74AS30 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLE

| INPUTS A THRU H | OUTPUT <br> $\mathbf{Y}$ |
| :--- | :---: |
| All inputs $H$ | $L$ |
| One or more inputs $L$ | $H$ |

logic symbol


Pin numbers shown are for $J$ and $N$ packages.

SN54ALS30A, SN54AS30 . . . J PACKAGE
SN74ALS30A, SN74AS30 . . . N PACKAGE (TOP VIEW)

| A $\square_{1}$ | $\cup_{14}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| B $\square_{2}$ | 13 | ค NC |
| C $\square^{3}$ | 12 | H |
| D 4 | 11 | G |
| E $\square_{5}$ | 10 | NC |
| F $\square^{6}$ | 9 | NC |
| GND [7 | 8 | $\bigcirc$ |



NC - No internal connection

## TYPES SN54ALS30A, SN74ALS30A 8-INPUT POSITIVE-NAND GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

|  |  | SN54ALS30A |  |  | SN74ALS30A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $V_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  | -0.4 |  |  | -0.4 | mA |
| ${ }^{1} \mathrm{OL}$ | Low-level output current |  |  | 4 |  |  | 8 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS30A |  |  | SN74ALS30A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 /=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| $\mathrm{VOL}^{\text {l }}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | $\checkmark$ |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{liH}_{\mathrm{i}}$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| 1 L | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10 \pm$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | $-30$ |  | -112 | -30 |  | -112 | mA |
| ${ }^{\text {ICCH }}$ | $\mathrm{VCC}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 0.22 | 0.36 |  | 0.22 | 0.36 | mA |
| ${ }^{1} \mathrm{CCL}$ | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 0.54 | 0.9 |  | 0.54 | 0.9 | mA |

$$
\dagger \text { All typical values are at } V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
$$

; The output conditions have been chosen to produce a current that ciosely approximates one half of the true short-circuit output current, IOS.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS30A |  | SN74ALS30A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any | $Y$ | 3 | 12 | 3 | 10 | ns |
| tPHL | Any | $Y$ | 3 | 15 | 3 | 12 | ns |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

|  |  | SN54AS30 |  |  | SN74AS30 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  | -2 |  |  | -2 | mA |
| IOL | Low-level output current |  |  | 20 |  |  | 20 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54AS30 |  |  | SN74AS30 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-2$ |  |  | $\mathrm{V}_{\mathrm{Cc}}-2$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=20 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |
| I | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| 1 IH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| 1 LL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
| $10 \pm$ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\text {ICCH }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 0.9 | 1.5 |  | 0.9 | 1.5 | mA |
| ${ }^{\text {ICCL }}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 3 | 4.9 |  | 3 | 4.9 | mA |

$t$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to } \operatorname{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS30 |  | SN74AS30 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any | Y | 1 | 5.5 | 1 | 5 | ns |
| tPHL | Any | $Y$ | 1 | 5 | 1 | 4.5 | ns |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

- Noninverters with Open-Collector Outputs
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These devices contain six independent noninverters. They perform the Boolean functions $Y=A$. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Opencollector devices are often used to generate higher $\mathrm{V}_{\mathrm{OH}}$ levels.

The SN54ALS35 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS35 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLE (each buffer)

| INPUT | OUTPUT |
| :---: | :---: |
| $\mathbf{A}$ | $\mathbf{Y}$ |
| $H$ | $H$ |
| $L$ | $L$ |

logic symbol


Pin numbers shown are for $J$ and $N$ packages.

SN54ALS35 . . . J PACKAGE
SN74ALS35 . . . N PACKAGE
(TOP VIEW)

| 1A $\square_{1}$ | $\bigcirc_{14}$ | $\square V_{C C}$ |
| :---: | :---: | :---: |
| $1 \mathrm{Y}-2$ | 13 | 6A |
| 2A $\square^{2}$ | 12 | ] 6 Y |
| $2 \mathrm{Y} \square^{4}$ | 11 | - 5A |
| 3A $\square_{5}$ | 10 | - 5Y |
| $3 Y$-6 | 9 | - 4 A |
| GND $\square^{7}$ | 8 | $\bigcirc 4$ |

```
SN54ALS35 . . FH PACKAGE
```

SN74ALS35 . . . FN PACKAGE (TOP VIEW)


NC - No internal connection

## TYPES SN54ALS35, SN74ALS35

HEX NONINVERTERS WITH OPEN-COLLECTOR OUTPUTS
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

$$
\begin{aligned}
& \text { Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 7 \text { V } \\
& \text { Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 7 \text { V } \\
& \text { Off-state output voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 7 \text { V } \\
& \text { Operating free-air temperature range: SN54ALS35 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - } 55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\
& \text { SN74ALS35 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\
& \text { Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
$$

recommended operating conditions

|  |  | SN54ALS35 |  | SN74ALS35 |  | UNIT |
| :---: | ---: | ---: | ---: | ---: | ---: | :---: |
|  |  | MIN | NOM | MAX | MIN |  |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS35 |  |  | SN74ALS35 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| IOH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{VOH}^{\text {a }}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\prime}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | v |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 | $\checkmark$ |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| ICCH | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  | 2.7 | 4.1 |  | 2.7 | 4.1 | mA |
| ICCL | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 4.1 | 6.3 |  | 4.1 | 6.3 | mA |

$t$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=680 \Omega \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS35 |  | SN74ALS35 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | A | Y | 20 | 55 | 20 | 50 | ns |
| tPHL | A | $Y$ | 2 | 15 | 2 | 12 | ns |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL. Data Book, Volume 3.

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

|  | TYPICAL MAXIMUM <br> TYPE | TYPICAL POWER |
| :---: | :---: | :---: |
|  | CLOCK FREQUENCY |  |
| (C $\left.C_{L}=50 \mathrm{pF}\right)$ | PESIPATION |  |
| 'ALS74A | 50 MHz | 6 mW |
| 'AS74 | 134 MHz | 26 mW |

## description

These devices contain two independent D-type positive-edgetriggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the $D$ input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the $D$ input may be changed without affecting the levels at the outputs.

The SN54ALS74A and SN54AS74 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS74A and SN74AS74 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## FUNCTION TABLE

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRESET | CLEAR | CLOCK | D | 0 | $\overline{\mathrm{a}}$ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | 1 | X | X | $\mathrm{H}^{*}$ | $\mathrm{H}^{*}$ |
| H | H | $\uparrow$ | H | H | L |
| H | H | $\uparrow$ | L | L | H |
| H | H | L | X | $\mathrm{O}_{0}$ | $\overline{\mathrm{O}}_{0}$ |

*The output levels in this configuration are not guaranteed to meet the minimum levels for $\mathrm{V}_{\mathrm{OH}}$ if the lows at Preset and Clear are near $\mathrm{V}_{\text {IL }}$ maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54ALS74A, SN54AS74 . . . J PACKAGE
SN74ALS74A, SN74AS74 . . . N PACKAGE
(TOP VIEW)


SN54ALS74A, SN54AS74 . . . FH PACKAGE SN74ALS74A, SN74AS74 . . . FN PACKAGE (TOP VIEW)


NC-No internal connection
logic symbol


Pin numbers shown are for $J$ and $N$ packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC |  | 7 V |
| :---: | :---: | :---: |
| Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| Operating free-air temperature range: | SN54ALS74A, SN54AS74 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74ALS74A, SN74AS74 | . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## recommended operating conditions

|  |  |  | SN54ALS74A |  |  | SN74ALS74A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{IOH}^{\text {I }}$ | High-level output current |  |  |  | -0.4 |  |  | -0.4 | mA |
| ${ }^{1} \mathrm{OL}$ | Low-level output current |  |  |  | 4 |  |  | 8 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 |  | 30 | 0 |  | 34 | MHz |
| ${ }^{\text {w }}$ w | Pulse duration | $\overline{\text { PRE or } \overline{C L R}}$ low | 15 |  |  | 15 |  |  | ns |
|  |  | CLK high | 16.5 |  |  | 14.5 |  |  |  |
|  |  | CLK Iow | 16.5 |  |  | 14.5 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before CLK $\uparrow$ | Data | 15 |  |  | 15 |  |  | ns |
|  |  | $\overline{\text { PRE or } \overline{C L R}}$ inactive | 10 |  | , | 10 |  |  |  |
| $t_{\text {h }}$ | Hold time, data after CLK $\uparrow$ |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS74A |  |  | SN74ALS74A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{\mathrm{cc}}-2$ |  |  | V |
| $\mathrm{VOL}^{\text {O }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\prime}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| リ | CLK or D | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | $\overline{\text { PRE }}$ or $\overline{C L R}$ |  |  |  |  | 0.2 |  |  | 0.2 |  |
| ${ }_{1} \mathrm{H}$ | CLK or D | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | $\overline{\text { PRE or CLR }}$ |  |  |  |  | 40 |  |  | 40 |  |
| ILI. | CLK or D | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 |  |  | -0.2 | mA |
|  | $\overline{\text { PRE }}$ or $\overline{\mathrm{CLR}}$ |  |  |  |  | -0.4 |  |  | -0.4 |  |
| $10^{ \pm}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, See Note 1 |  | 2.4 |  |  | 2.4 |  |  | mA |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los. NOTE 1: ICC is measured with D, CLK, and $\overline{P R E}$ grounded, then with D, CLK, and $\overline{C L R}$ grounded.
switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS74A |  | SN74ALS74A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  | 1 | 30 |  | 34 |  | MHz |
| tPLH | $\overline{\text { PRE }}$ or $\overline{C L R}$ | Q or $\overline{\mathrm{Q}}$ | 3 | 15 | 3 | 13 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 5 | 17 | 5 | 15 |  |
| tPLH | CLK | Q or $\overline{\mathrm{Q}}$ | 5 | 18 | 5 | 16 | ns |
| ${ }^{\text {t PHL }}$ |  |  | 5 | 20 | 5 | 18 |  |

NOTE 2: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.
recommended operating conditions

electrical characteristics over recommended operating free－air temperature range（unless otherwise noted）

| PARAMETER |  | TEST CONDITIONS |  | SN54AS74 |  |  | SN74AS74 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ ， | $I_{1}=-18 \mathrm{~mA}$ |  |  | －1．2 |  |  | －1．2 | $\checkmark$ |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}^{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  |  | 0.25 | 0.5 |  | 0.25 | 0.5 | V |
| 1 |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{1}=7 \mathrm{~V}$ | 0.1 |  |  | 0.1 |  |  | mA |
| Ith | CLK or D | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ ． | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 |  |
|  | PRE or CLR |  |  |  |  | 40 |  |  | 40 |  |
| ILL | CLK or D | $V_{C C}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | －0．5 |  |  |  |  | －0．5 | mA |
|  | $\overline{\text { PRE }}$ or CLR |  |  |  |  | －1．8 |  |  | －1．8 |  |
| $10^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{0}=2.25 \mathrm{~V}$ | －30 | －112 |  | －30 |  | －112 | mA |
| ICC |  | $V_{C C}=5.5 \mathrm{~V} \quad$ See Note 1 |  |  | 10.5 | 16 |  | 10.5 | 16 | mA |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short－current output current，los． NOTE 1：ICC is measured with D，CLK，and PRE grounded，then with D，CLK，and CLR grounded．
switching characteristics（see Note 2）

| PARAMETER | FROM （INPUT） | то （OUTPUT） | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to MAX } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS74 |  | SN74AS74 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 90 |  | 105 |  | MHz |
| tPLH | $\overline{\text { PRE or }} \overline{\mathrm{CLR}}$ | Q or $\overline{\mathrm{Q}}$ | 3 | 8.5 | 3 | 7.5 |  |
| ${ }_{\text {t }}$ PHL |  |  | 3.5 | 11.5 | 3.5 | 10.5 | ns |
| tPLH | CLK | Q or $\overline{\mathbf{Q}}$ | 3.5 | 9 | 3.5 | 8 | ns |
| tPHL |  |  | 4.5 | 10.5 | 4.5 | 9 |  |

NOTE 2：For load circuit and voltage wavforms，see page 1－12 of the TTL Data Book，Volume 3.

SıIกวษاว S甘 ON甘 STV N

## TYPES SN54ALS86, SN74ALS86 QUADRUPLE 2.INPUT EXCLUSIVE-OR GATES

These devices contain four independent 2 -input Exclusive-OR gates. They perform the Boolean functions $Y=A \oplus B=\bar{A} B+A \bar{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN54ALS86 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS86 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol

| $1 \mathrm{~A}$ | (3) ir | FUNCTION TABLE (each gate) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ${ }_{18} \frac{18}{(2)}$ | (6) ${ }^{2} \mathrm{Y}$ | INPUTS |  | OUTPUT$\mathbf{Y}$ |
| 2 A (5) |  | A | B |  |
| (9) | (8) $3 Y$ | L | L | L |
| (10) |  |  | H | H |
| 4A (12) | (11) |  | L | H |
| (13) |  | H | H | L |

## SN54ALS86 . . . J PACKAGE <br> SN74ALS86 . . . N PACKAGE

(TOP VIEW)

| 1 A | $\mathrm{U}_{14}$ | $\square \mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| 18 2 | 13 | ] 4B |
| $1 \mathrm{Y} \square^{3}$ | 12 | 4A |
| 2 A 4 | 11 | 4Y |
| 2B-5 | 10 | ] 3B |
| 2 Y [6 | 9 | 口3A |
| GND[7 |  | ] 3 |

SN54ALS86 . . . FH PACKAGE
SN74ALS86 . . . FN PACKAGE
(TOP VIEW)


NC-No internal connection

Pin numbers shown are for J and N packages.

## exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE-OR


These are five equivalent Exclusive-OR symbols valid for an 'ALS86 gate in positive logic; negation may be shown at any two ports.

LOGIC IDENTITY ELEMENT


The output is active (low) if all inputs stand at the same logic level (i.e., A=B).

EVEN-PARITY


The output is active (low) if an even number of inputs (i.e., 0 or 2 ) are active.

## ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2 ) are active.
absolute maximum ratings over operating free－air temperature range（unless otherwise noted）

| Supply voltage，VCC | 7 V |
| :---: | :---: |
| input voltage | 7 V |
| Operating free－air temperature range：SN54ALS86 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74ALS86 | $\ldots 0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

|  |  | SN54ALS86 |  |  | SN74ALS86 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High－level input voltage | 2 |  |  | 2 |  |  | $V$ |
| $\mathrm{V}_{\text {IL }}$ | Low－level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{10}$ | High－level output current |  |  | －0．4 |  |  | －0．4 | mA |
| 1 OL ． | Low－level output current |  |  | 4 |  |  | 8 | mA |
| TA | Operating free－air temperature | －55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free－air temperature range（unless otherwise noted）

| PARAMETER | TEST CONDITIONS |  | SN54ALS86 |  |  | SN74ALS86 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ ， | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | －1．5 |  |  | －1．5 | $V$ |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1 \mathrm{IOH}=-0.4 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{Cc}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ ． | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ ， | $\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}$ | $0.25 \quad 0.4$ |  |  | 0.25 |  | 0.4 | $\checkmark$ |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ ， | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.35 |  | 0.5 |  |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{1}=7 \mathrm{~V}$ | 0.1 |  |  |  |  | 0.1 | mA |
| IIH | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | 20 |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| IL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | －0．1 |  |  |  |  | －0．1 | mA |
| $10^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{0}=2.25 \mathrm{~V}$ | －30 |  | －112 | －30 |  | －112 | mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ ， | All inputs at 4.5 V | $3.9 \quad 5.9$ |  |  | 3.9 |  | 5.9 | mA |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short－circuit output current，los．
switching characteristics（see Note 1）

| PARAMETER | FROM （INPUT） | то （OUTPUT） | $\begin{aligned} & \mathrm{V}_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS86 |  | SN74ALS86 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | A or B | Y | 3 | 22 | 3 | 17 | ns |
| ${ }^{\text {tPHL }}$ | （other input low） |  | 2 | 14 | 2 | 12 |  |
| tPLH | $\begin{gathered} \text { A or B } \\ \text { (other input high) } \end{gathered}$ | Y | 3 | 22 | 3 | 17 | ns |
| ${ }_{\text {P PHL }}$ |  |  | 2 | 12 | 2 | 10 |  |

NOTE 1：For load circuit and voltage waveforms，see page 1－12 of the TTL Data Book，Volume 3.

- Serial-to-Parallel Conversions
- Parallel Synchronous Loading
- Right or Left Shifts
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These four-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:

Parallel (broadside) load
Shift right (the direction $\mathrm{Q}_{\mathrm{A}}$ toward $\mathrm{Q}_{\mathrm{D}}$ )
Shift left (the direction $Q_{D}$ toward $Q_{A}$ )
Parallel loading is accomplished by applying the four bits and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the Clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of Clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of Clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop ( $Q_{D}$ to input $C$, etc.) ; and serial data is entered at input D . The clock input may be applied commonly to Clock 1 and Clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low. However, conditions described in the last three lines of the function table will also ensure that the register contents are protected.

The SN54AS95 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74AS95 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

SN54AS95 . . . J PACKAGE
SN74AS95 . . . N PACKAGE
(TOP VIEW)

| SER IN 1 | $\square_{14}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| A 2 | 13 | $\mathrm{Q}_{\mathrm{A}}$ |
| B 3 | 12 | $\mathrm{O}_{B}$ |
| C $\square^{4}$ | 11 | $\square^{\square} \mathrm{C}$ |
| D $\square^{5}$ | 10 | $\mathrm{O}_{\mathrm{D}}$ |
| MODE 6 | 9 | CLK 2 |
| GND | 8 | CLK 1 |

SN54AS95 . . . FH PACKAGE
SN74AS95 . . . FN PACKAGE (TOP VIEW)


NC--No internal connection

| FUNCTION TABLE |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| MODE CONTROL | CLOCKS |  | SERIAL |  | PARA | LLEL |  |  |  |  |  |
|  | 2 （L） | 1 （R） |  | A | B | C | D | ${ }_{\text {a }}$ | $\mathrm{C}_{\mathrm{B}}$ | $0_{C}$ | 0 |
| H | H | X | X | X | X | X | X | QAO | $\mathrm{a}_{80}$ | $\mathrm{O}_{\mathrm{CO}}$ | $\mathrm{O}_{\mathrm{DO}}$ |
| H | $\downarrow$ | x | X | a | $b$ | c | d | a | b | c | d |
| H | $\downarrow$ | X | X | $a_{B}{ }^{\dagger}$ | $a_{c}{ }^{\dagger}$ | $Q_{0}{ }^{\dagger}$ | d | $\mathrm{a}_{8 n}$ | $\mathrm{a}_{\text {Cn }}$ | $Q_{\text {Dn }}$ | d |
| L | L | H | X | x | X | X | X | $\mathrm{Q}_{\text {AO }}$ | $\mathrm{O}_{\mathrm{BO}}$ | $\mathrm{O}_{\mathrm{CO}}$ | QDo |
| L | X | $\downarrow$ | H | X | $x$ | X | X | H | $\mathrm{a}_{\text {An }}$ | $\mathrm{O}_{\mathrm{Bn}}$ | $\mathrm{a}_{\text {Cn }}$ |
| L | X | $\downarrow$ | L | x | X | X | X | L | $\mathrm{a}_{\text {An }}$ | $\mathrm{O}_{8 \mathrm{n}}$ | $\mathrm{a}_{\mathrm{Cn}}$ |
| $\dagger$ | L | L | X | x | X | X | X | $Q_{\text {AO }}$ | $\mathrm{Q}_{\text {BO }}$ | $\mathrm{O}_{\mathrm{CO}}$ | $\mathrm{O}_{\mathrm{DO}}$ |
| $\downarrow$ | L | L | X | X | X | X | X | $\mathrm{O}_{\text {AO }}$ | $\mathrm{Q}_{\text {BO }}$ | $\mathrm{Q}_{\mathrm{Co}}$ | $0_{\text {DO }}$ |
| $\downarrow$ | L | H | X | $x$ | X | $x$ | $x$ | $\mathrm{a}_{\text {AO }}$ | $\mathrm{a}_{\mathrm{BO}}$ | $\mathrm{a}_{\text {co }}$ | QDO |
| $\dagger$ | H | L | X | x | x | X | X | $\mathrm{a}_{\text {AO }}$ | $\mathrm{a}_{\text {BO }}$ | $\mathrm{a}_{\text {co }}$ | Q ${ }_{\text {DO }}$ |
| $\dagger$ | H | H | X | X | X | X | X | $\mathrm{O}_{\text {AO }}$ | $\mathrm{Q}_{\mathrm{BO}}$ | $\mathrm{a}_{\text {co }}$ | $\mathrm{O}_{00}$ |

${ }^{\dagger}$ Shifting left requires external connection of $Q_{B}$ to $A, Q_{C}$ to $B$ ，and $Q_{D}$ to $C$ ．Serial data is entered at input $D$ ．
$H=$ high level（steady state）， $\mathrm{L}=$ low level（steady state）， $\mathrm{X}=$ irrelevant（any input，including transitions）．
$\downarrow=$ transition from high to low level，$\uparrow=$ transition from low to high level．
$a, b, c, d=$ the level of steady－state input at inputs $A, B, C$ ，or $D$, respectively．
$Q_{A O}, Q_{B O}, Q_{C O}, Q_{D O}=$ the level of $Q_{A}, Q_{B}, Q_{C}$ ，or $Q_{D}$ ，respectively，before the indicated steady－state input conditions were established
$\alpha_{A n}, Q_{B_{n}}, Q_{C n}, Q_{D_{n}}=$ the level of $Q_{A}, Q_{B}, Q_{C}$ ，or $Q_{D}$ ，respectively，before the most－recent $\downarrow$ transition of the clock．
logic symbol

logic diagram（positive logic）


## TYPES SN54AS95, SN74AS95 4-BIT PARALLEL-ACCESS SHIFT REGISTER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

|  |  |  |  | 54AS |  |  | 74AS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| VIL | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  |  | -2 |  |  | -2 | mA |
| ${ }^{\text {IOL }}$ | Low-level output current |  |  |  | 20 |  |  | 20 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 |  | 100 | 0 |  | 100 | MHz |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, CLK high or low |  | 5 |  |  | 5 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\downarrow$ |  | 2.5 |  |  | 2 |  |  | ns |
|  |  | Data | 2.5 |  |  | 2.5 |  |  |  |
| $t_{h}$ |  | CLK 1 to Mode | 3.5 |  |  | 3 |  |  | ns |
|  |  | CLK 2 to Mode | 1 |  |  | 0 |  |  |  |
|  | Clock enable time | CLK 1 | 13 |  |  | 12 |  |  |  |
| ten | (see Figure 1) | CLK 2 | 13 |  |  | 12 |  |  | ns |
|  | Clock inhibit time | CLK 1 | 3 |  |  | 2.5 |  |  |  |
| in | (see Figure 1) | CLK 2 | 1 |  |  | 0 |  |  | ns |
| TA | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS95 |  |  | SN74AS95 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\text {t }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{f}}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}^{\mathrm{OH}}$ |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{Cc}}$ |  |  | $\mathrm{V}_{\mathrm{CC}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| ${ }_{\text {IH }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| lic | Mode | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\text {IL }}=0.4 \mathrm{~V}$ |  |  | -1 |  |  | -1 | mA |
|  | All other |  |  |  |  | -0.5 |  |  | -0.5 |  |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.35 \mathrm{~V}$ | -30 |  | -112 | $-30$ |  | -112 | mA |
| ${ }^{1} \mathrm{CCH}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 21 | 34 |  | 21 | 34 | mA |
| ${ }^{1} \mathrm{CCL}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 26 | 39 |  | 26 | 39 | mA |

[^8]switching characteristice (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS95 |  | SN74AS95 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 100 |  | 100 |  | MHz |
| ${ }^{\text {P PLH }}$ | CLK | 0 | 2 | 11 | 2 | 10 | ns |
| tPHL |  |  | 2 | 10.5 | 2 | 9.5 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.


FIGURE 1-CLOCK ENABLE, INHIBIT, AND HOLD TIMES

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

| TYPE | TYPICAL MAXIMUM <br> CLOCK FREQUENCY | TYPICAL POWER <br> DISSIPATION <br> PER FLIP-FLOP |
| :---: | :---: | :---: |
| 'ALS109A | 50 MHz | 6 mW |
| 'AS109 | 129 MHz | 29 mW |

## description

These devices contain two independent $J-\vec{K}$ positive-edgetriggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and $\bar{K}$ input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the $J$ and $\bar{K}$ inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding $\overline{\mathrm{K}}$ and trying J high. They also can perform as D-type flip-flops if $J$ and $\bar{K}$ are tied together.

The SN54ALS109A and SN54AS109 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS109A and SN74AS109 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## FUNCTION TABLE

 (EACH FLIP-FLOP)| INPUTS |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRESET | CLEAR | CLOCK | J | $\stackrel{\text { K }}{ }$ | 0 | $\overline{\mathrm{o}}$ |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | x | x | $x$ | $\mathrm{H}^{*}$ | H* |
| H | H | $\uparrow$ | L | L | L | H |
| H | H | $\uparrow$ | H | L | TOG |  |
| H | H | $\uparrow$ | L | H | $\mathrm{O}_{0}$ | $\overline{\mathrm{O}}_{0}$ |
| H | H | $\uparrow$ | H | H | H | L |
| H | H | L | X | X | $\mathrm{a}_{0}$ | $\overline{\mathrm{O}}_{0}$ |

* The output levels in this configuration are not guaranteed to meet the minimum levels for $\mathrm{V}_{\mathrm{OH}}$ if the lows at Preset and Clear are near $\mathrm{V}_{\text {IL }}$ maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.


## SN54ALS109A, SN54AS109 . . . J PACKAGE SN74ALS109A, SN74AS109 . . . N PACKAGE (TOP VIEW)



SN54ALS109A, SN54AS109 . . FH PACKAGE SN74ALS109A, SN74AS109 . . FN PACKAGE (TOP VIEW)


NC-No internal connection
logic symbol


Pin numbers shown are for $J$ and $N$ packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC ..... 7 V
Input voltage ..... 7 V
Operating free-air temperature range: SN54ALS109A, SN54AS109 . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$SN74ALS109A, SN74AS109 . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## TYPES SN54ALS109A, SN74ALS109A DUAL J-K̄ POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

recommended operating conditions

|  |  |  | SN54ALS109A |  |  | SN74ALS109A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| IOH | High-level output current |  |  |  | -0.4 |  |  | -0.4 | mA |
| ${ }^{1} \mathrm{OL}$ | Low-level output current |  |  |  | 4 |  |  | 8 | mA |
| $f_{\text {clock }}$ | Clock frequency |  | 0 |  | 30 | 0 |  | 34 | MHz |
| $t_{w}$ | Pulse duration | $\overline{\text { PRE or }} \overline{\text { CLR }}$ low | 15 |  |  | 15 |  |  | ns |
|  |  | CLK high | 16.5 |  |  | 14.5 |  |  |  |
|  |  | CLK low | 16.5 |  |  | 14.5 |  |  |  |
| ${ }^{\text {t }}$ su | Setup time before CLK $\uparrow$ | Data | 15 |  |  | 15 |  |  | ns |
|  |  | $\overline{\text { PRE }}$ or $\overline{\mathrm{CLR}}$ inactive | 10 |  |  | 10 |  |  |  |
| th | Hold time, data after CLK $\uparrow$ |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS109A |  |  | SN74ALS109A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | Min | TYP ${ }^{\text { }}$ | MAX |  |
| $V_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| VOH |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| VOL |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\text {a }}$ - 4 mA |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | CLK, J, or $\overline{\mathrm{K}}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | $\overline{\text { PRE }}$ or $\overline{\mathrm{CLR}}$ |  |  |  |  | 0.2 |  |  | 0.2 |  |
| IIH | CLK, J, or $\bar{K}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | $\overline{\text { PRE }}$ or $\overline{C L R}$ |  |  |  |  | 40 |  |  | 40 |  |
| ILL | CLK, J or K | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 |  |  | -0.2 | mA |
|  | $\overline{\text { PRE }}$ or CLR |  |  |  |  | -0.4 |  |  | -0.4 |  |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | See Note 1 |  | 2.4 | 4 |  | 2.4 | 4 | mA |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, loS. NOTE 1: ICC is measured with J, $\overline{\mathrm{K}}, \mathrm{CLK}$, and $\overline{\text { PRE }}$ grounded, then with J, $\overline{\mathrm{K}}, \mathrm{CLK}$, and $\overline{\mathrm{CLR}}$ grounded.
switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS109A |  | SN74ALS109A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 30 |  | 34 |  | MHz |
| tPLH | $\overline{\text { PRE }}$ or $\overline{C L R}$ | Q or $\overline{\mathrm{Q}}$ | 3 | 15 | 3 | 13 | ns |
| tPHL |  |  | 5 | 17 | 5 | 15 |  |
| tPLH | CLK | 0 or $\overline{0}$ | 5 | 18 | 5 | 16 | ns |
| tpHL |  |  | 5 | 20 | 5 | 18 |  |

NOTE 2: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

TYPES SN54AS109, SN74AS109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
recommended operating conditions

|  |  |  |  | 54AS1 |  |  | 4AS10 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| $V_{\text {CC }}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input |  |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level outpu |  |  |  | -2 |  |  | -2 | mA |
| ${ }^{\text {IOL }}$ | Low-level outpu |  |  |  | 20 |  |  | 20 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 |  | 90 | 0 |  | 105 | MHz |
|  |  | $\overline{\text { PRE }}$ or C CLR low | 4 |  |  | 4 |  |  |  |
| $t_{w}$ | Pulse duration | CLK high | 4 |  |  | 4 |  |  | ns |
|  |  | CLK low | 5.5 |  |  | 5.5 |  |  |  |
|  | Setup time | Data | 5.5 |  |  | 5.5 |  |  |  |
| su | before CLK $\uparrow$ | $\overline{\text { PRE or } \overline{C L R}}$ inactive | 2 |  |  | 2 |  |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time, data |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-a |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS109 |  |  | SN74AS109 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text {t }}$ | MAX |  |
| $V_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$. | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | $\mathrm{v}_{\mathrm{CC}}-2$ |  |  | $\mathrm{v}_{\mathrm{CC}}{ }^{-2}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=20 \mathrm{~mA}$ |  | 0.25 | 0.5 |  | 0.25 | 0.5 | V |
| 1 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{I}_{\mathrm{H}}$ | CLK, J or $\bar{K}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | $\overline{\text { PRE }}$ or CLR |  |  |  |  | 40 | 40 |  |  |  |
| IL | CLK, J or $\overline{\mathrm{K}}$ | $V_{C C}=5.5 \mathrm{~V}$, | $v_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | 0.5 | mA |
|  | $\overline{\text { PRE }}$ or CLR |  |  |  |  | -1.8 |  |  | - 1.8 |  |
| $10^{ \pm}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | See Note 1 |  | 11.5 | 17 |  | 11.5 | 17 | mA |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with J, $\overline{\mathrm{K}}, \mathrm{CLK}$, and $\overline{\text { PRE }}$ grounded, then with $\mathrm{J}, \overline{\mathrm{K}}, \mathrm{CLK}$, and $\overline{\mathrm{CLR}}$ grounded.
switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} . \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS109 |  | SN74AS109 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 90 |  | 105 |  | MHz |
| ${ }^{\text {tPLH }}$ | $\overline{\text { PRE }}$ or $\overline{C L R}$ | Q or $\overline{\mathrm{Q}}$ | 3 | 9 | 3 | 8 | s |
| tPHL |  |  | 3.5 | 11.5 | 3.5 | 10.5 | s |
| tPLH | CLK | 0 or $\overline{\mathrm{Q}}$ | 3.5 | 10 | 3.5 | 9 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 4.5 | 10.5 | 4.5 | 9 |  |

NOTE 2: For load circuit and voltage wavforms, see page 1-12 of the TTL Data Book, Volume 3.

2

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These devices contain four independent Exclusive-OR gates with open-collector outputs. They perform the Boolean functions $Y=A \oplus B=\bar{A} B+A \bar{B}$ in positive logic.

A common application is a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.
The SN54ALS 136 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS 136 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol


| FUNCTION TABLE |
| :---: |
| (each gate) |


| INPUTS |  | OUTPUT |
| :--- | :---: | :---: |
| A | B | Y |
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | L |

SN54ALS136 . . . J PACKAGE
SN74ALS136 . . . N PACKAGE
(TOP VIEW)

| $1 \mathrm{~A}[1$ | $\left.U_{14}\right] \mathrm{VCC}$ |
| :---: | :---: |
| $1 \mathrm{~B}[2$ | 13 | AB

SN54ALS 136 . . FH PACKAGE SN74ALS136 . . . FN PACKAGE (TOP VIEW)


NC - No internal connection

## exclusive-OR logic

An Exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.


These are five equivalent Exclusive-OR symbols valid for an 'ALS136 gate in positive logic; negation may be shown at any two ports.

## Logic identity element



The output is active (low) if all inputs stand at the same logic level (i.e., $A=B$ ).

EVEN-PARITY


The output is active (low) if an even number of inputs (i.e., 0 or 2 ) are active.

## ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2 ) are active.

## TYPES SN54ALS136, SN74ALS136 <br> QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| 7 V |  |
| :---: | :---: |
| Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |
| Off-state output voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |
| Operating free-air temperature range: SN54ALS136 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74ALS136 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

|  |  | SN54ALS136 |  | SN74ALS136 |  | UNIT |  |
| :--- | :--- | ---: | ---: | ---: | ---: | :---: | :---: |
|  |  | MIN |  | NOM | MAX |  | NOM |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS136 |  |  | SN74ALS136 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text {t }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| ${ }^{1} \mathrm{OH}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| It | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| ICC | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | All inputs at 4.5 V |  | 3.9 | 5.9 |  | 3.9 | 5.9 | mA |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS136 |  | SN74ALS136 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | A or B | Y | 20 | 55 | 20 | 50 | ns |
| , PHL | (other input low) |  | 3 | 18 | 3 | 15 |  |
| tPLH | A or B(other input high) | Y | 20 | 55 | 20 | 50 | ns |
| tPHL |  |  | 3 | 15 | 3 | 12 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

## 8-Line to 1-Line Multiplexers <br> Can Perform As: <br> Boolean Function Generators <br> Parallel-to-Serial Converters <br> Data Source Selectors

- Input Clamping Diodes Simplify System Design
- Fully Compatible With Most TTL Circuits
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These monolithic data selectors/multiplexers provide full binary decoding to select one of eight data sources. The strobe input ( $\overline{\mathrm{G}}$ ) must be at a low logic level to enable the inputs. A high level at the strobe terminal forces the W output high and the Y output low.

The SN54ALS151 and SN54AS151 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS151 and SN74AS 151 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TÁBLE

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SELECT |  |  | STROBE |  | w |
| C | B | A | $\overline{\mathbf{G}}$ | $\gamma$ | W |
| X | X | X | H | L | H |
| L | L | 1. | L | DO | $\overline{\text { DO }}$ |
| L | L | H | L | D1 | $\overline{\mathrm{D} 1}$ |
| L | H | L | L | D2 | $\overline{\mathrm{D} 2}$ |
| L | H | H | L | D3 | $\overline{\mathrm{D} 3}$ |
| H | L | L | L | D4 | $\overline{\text { D4 }}$ |
| H | L | H | L | D5 | $\overline{0} 5$ |
| H | H | L | L | D6 | $\overline{\text { D6 }}$ |
| H | H | H | L | D7 | $\overline{\text { D7 }}$ |

$H=$ high level, $L=$ low level, $X=$ irrelevant D0, D1 . . D7 = the level of the $D$ respective input

SN54ALS151, SN54AS151 . . J JPACKAGE
SN74ALS151, SN74AS151 . . . N PACKAGE
(TOP VIEW)

| D3 $\square^{1}$ | $\cup_{16}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| D2 2 | 15 | $\square \mathrm{D} 4$ |
| D1-3 | 14 | D5 |
| DO-4 | 13 | 口D6 |
| Y 5 | 12 | D7 |
| W-6 | 11 | A |
| G $\square 7$ | 10 | - ${ }^{\text {B }}$ |
| GND 8 |  | ] C |

SN54ALS151, SN54AS151 . . . FH PACKAGE SN74ALS151, SN74AS151... FN PACKAGE (TOP VIEW)


NC-No internal connection
logic symbol


Pin numbers shown are for $J$ and $N$ packages.

## TYPES SN54ALS151, SN54AS151, SN74ALS151, SN74AS151 1 OF 8 DATA SELECTORS/MULTIPLEXERS

logic diagram (positive logic)


TYPES SN54ALS151, SN74ALS151 1 OF 8 DATA SELECTORS/MULTIPLEXERS
recommended operating conditions

|  |  | SN54ALS151 |  |  | SN74ALS151 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{IOH}^{\text {I }}$ | High-level output current |  |  | -1 |  |  | -2.6 | mA |
| $\mathrm{IOL}^{\text {I }}$ | Low-level output current |  |  | 12 |  |  | 24 | mA |
| TA | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS151 |  |  | SN74ALS151 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\dagger}$ |  | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1=-18 \mathrm{~mA}$ | -1.5 |  |  |  | - -1.5 |  | V |
| $\mathrm{VOH}^{\text {O }}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V . | $\mathrm{IOH}^{2}=-0.4 \mathrm{~mA}$ | $\mathrm{v}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{C C}-2$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.43 .3 |  |  |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ |  |  |  |  | 2.43 .2 |  |  |
| $\mathrm{VOL}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=24 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |  |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |  |
| 1 IH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |  |
| 1 IL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |  |
| $10^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |  |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | Inputs at 4.5 V |  | 7.5 | 12 |  | 7.5 | 12 | mA |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS151 |  | SN74ALS151 |  |  |
|  |  |  | MiN | MAX | MIN | MAX |  |
| tpLH | A, B, or C | Y | 4 | 21 | 4 | 18 | ns |
| tPHL |  |  | 8 | 28 | 8 | 24 |  |
| tPLH | A, B, or C | W | 7 | 28 | 7 | 24 | ns |
| ${ }^{\text {tPHL }}$ |  |  | 7 | 26 | 7 | 23 |  |
| tPLH | Any D | Y | 3 | 12 | 3 | 10 | ns |
| tPHL |  |  | 5 | 18 | 5 | 15 |  |
| tPLH | Any D | W | 3 | 18 | 3 | 15 | ns |
| tPHL |  |  | 4 | 18 | 4 | 15 |  |
| tPLH | $\overline{\mathrm{G}}$ | Y | 4 | 21 | 4 | 18 | ns |
| tpHL |  |  | 4 | 23 | 4 | 19 |  |
| tPLH | $\overline{\mathrm{G}}$ | W | 5 | 23 | 5 | 19 | ns |
| tPHL |  |  | 5 | 26 | 5 | 23 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12.

## 1 OF 8 DATA SELECTORS/MULTIPLEXERS

recommended operating conditions

|  |  |  | 54AS |  |  | 74AS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  | -12 |  |  | -15 | mA |
| $\mathrm{IOL}^{\text {O }}$ | Low-level output current |  |  | 32 |  |  | 48 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS151 |  | SN74AS151 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | A, B, or C | Y | 4.5 | 16 | 4.5 | 14.5 | ns |
| tPHL |  |  | 4.5 | 16 | 4.5 | 15 |  |
| tPLH | A, B, or C | W | 4 | 14.5 | 4 | 12 | ns |
| ${ }^{\text {tPHL }}$ |  |  | 4 | 14.5 | 4 | 12 |  |
| tPLH | Any D | Y | 3 | 11.5 | 3 | 10.5 | ns |
| tPHL |  |  | 3 | 12 | 3 | 11 |  |
| tPLH | Any D | W | 2 | 8 | 2 | 6.5 | ns |
| tPHL |  |  | 1 | 5.5 | 1 | 4.5 |  |
| tPLH | $\bar{G}$ | $Y$ | 4.5 | 16 | 4.5 | 14 | ns |
| tPHL |  |  | 3 | 12.5 | 3 | 11 |  |
| tPLH | $\overline{\mathrm{G}}$ | w | 1.5 | 7 | 1.5 | 6 | ns |
| tPHL |  |  | 3 | 11 | 3 | 10 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'ALS160A, 'ALS162A, 'AS160, and 'AS162 are decade counters, and the 'ALS161A, 'ALS163A, 'AS161, and 'AS163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.
These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

```
SN54ALS', SN54AS' . . . J PACKAGE
SN74ALS', SN74AS' . . . N PACKAGE (TOP VIEW)
```

| $\overline{\text { CLR }} 1$ | $\mathrm{U}_{16}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| CLK $\square_{2}$ | 15 | RCO |
| A $\square^{3}$ | 14 | $\square_{A}$ |
| B 4 | 13 | $\mathrm{O}_{\mathrm{B}}$ |
| c $\square_{5}^{5}$ | 12 | $\square^{\circ} \mathrm{C}^{\text {c }}$ |
| D 5 | 11 | $\square_{D}$ |
| ENP 7 | 10 | ENT |
| GND 8 | 9 | LOAD |

SN54ALS', SN54AS . . . FH PACKAGE
SN74ALS', SN74AS' . . . FN PACKAGE (TOP VIEW)


NC - No internal connection

The clear function for the 'ALS160A, 'ALS161A, 'AS160, and 'AS161 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.
The clear function for the 'ALS162A, 'ALS163A, 'AS162, and 'AS163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for $n$-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both countenable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output. The ripple carry output ( $R C O$ ) thus enabled will produce a high-level pulse while the count is maximum ( 9 or 15 with $Q_{A}$ high). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.
These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\operatorname{LOAD}}$ ) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.
The SN54ALS160A through SN54ALS163A and SN54AS160 through SN54AS163 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS160A through SN74ALS163A and SN74AS160 through SN74AS163 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## SN74ALS160A, SN74ALS162A, SN74AS160, SN74AS162 SYNCHRONOUS 4-BIT DECADE COUNTERS

logic symbols
'ALS160A AND 'AS160 DECADE COUNTERS WITH DIRECT CLEAR

'ALS162A AND 'AS162 DECADE COUNTERS WITH SYNCHRONOUS CLEAR

'ALS160A and 'AS160 logic diagram (positive logic)

'ALS162A and 'AS162 decade counters are similar; however the clear is synchronous as shown for the 'ALS163A and 'AS163 binary counters.

Pin numbers shown are for $J$ and $N$ packages.
logic symbols
'ALS161A AND 'AS161 BINARY COUNTERS WITH DIRECT CLEAR

'ALS163A AND 'AS163 BINARY
COUNTERS WITH SYNCHRONOUS CLEAR

'ALS163A and 'AS163 logic diagram (positive logic)


Pin numbers shown are for J and N packages.
typical clear，preset，count，and inhibit sequences
ALS160A，＇AS160，＇ALS162A，＇AS162

typical clear, preset, count, and inhibit sequences
'ALS161A, 'AS161, 'ALS163A, 'AS163


## TYPES SN54ALS160A THRU SN54ALS163A <br> SN74ALS160A THRU SN74ALS163A SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| :---: | :---: | :---: |
| Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| Operating free-air temperature range: | SN54ALS160A thru SN54ALS163A | $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74ALS160A thru SN74ALS163A | . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

|  |  |  |  | SN54ALS160A THRU SN54ALS163A |  |  | SN74ALS160A THRU SN74ALS163A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  |  |  | -0.4 |  |  | -0.4 | mA |
| ${ }_{\text {IOL }}$ | Low-level output current |  |  |  |  | 4 |  |  | 8 | mA |
| ${ }^{\text {f clock }}$ | Clock frequency |  |  | 0 |  | 25 | 0 |  | 30 | MHz |
| ${ }^{\text {t }}$ w | Pulse duration | CLK high or low |  | 20 |  |  | 16.5 |  |  | ns |
|  |  | 'ALS160A, 'ALS161A, $\overline{C L E}$ Iow |  | 20 |  |  | 15 |  |  |  |
| ${ }_{\text {tsu }}$ | Setup time before CLK $\uparrow$ | A, B, C, D |  | 20 |  |  | 15 |  |  | ns |
|  |  | LOAD |  | 20 |  |  | 15 |  |  |  |
|  |  | ENP, ENT | 'ALS160A, 'ALS161A | 25 |  |  | 20 |  |  |  |
|  |  |  | 'ALS162A, 'ALS163A | 30 |  |  | 25 |  |  |  |
|  |  | 'ALS160A, 'ALS161A $\overline{\text { CLR }}$ inactive |  | 10 |  |  | 10 |  |  |  |
|  |  | 'ALS162A, 'ALS163A | CLR low | 20 |  |  | 15 |  |  |  |
|  |  |  | $\overline{\mathrm{CLR}}$ high (inactive) | 10 |  |  | 10 |  |  |  |
| $t_{\text {h }}$ | Hold time, all synchronous inputs after CLK $\uparrow$ |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | SN54ALS160A THRU SN54ALS163A |  |  | SN74ALS160ATHRUSN74ALS163A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{VOH}^{\text {O }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , $\mathrm{I}^{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-2$ |  |  | $\mathrm{V}_{\mathrm{cc}}{ }^{-2}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | LOAD, CLK or ENT | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=7 \mathrm{~V}$ |  |  | 0.2 |  |  | 0.2 | mA |
|  | All other |  |  |  | 0.1 |  |  | 0.1 |  |
| It | L̄ADD, CLK or ENT | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=2.7 \mathrm{~V}$ |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
|  | All other |  |  |  | 20 |  |  | 20 |  |
| IIL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 |  |  | -0.2 | mA |
| $10^{\ddagger}$ | RCO | $\mathrm{v}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -15 |  | -70 | -15 |  | -70 | mA |
|  | Q |  | -30 |  | -112 | -30 |  | -112 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 12 | 21 |  | 12 | 21 | mA |

[^9]'ALS160A, 'ALS161A switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS160A SN54ALS161A |  | SN74ALS160A <br> SN74ALS161A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 25 |  | 30 |  | MHz |
| tPLH | CLK | RCO | 8 | 30 | 8 | 26 | ns |
| tPHL |  |  | 7 | 25 | 7 | 23 |  |
| tPLH | CLK | Any 0 | 4 | 18 | 4 | 15 | ns |
| tPHL |  |  | 6 | 20 | 6 | 17 |  |
| tPLH | ENT | RCO | 3 | 16 | 3 | 13 | ns |
| tPHL |  |  | 3 | 16 | 3 | 13 |  |
| tPHL | $\overline{\text { CLR }}$ | Any 0 | 8 | 27 | 8 | ' 24 | ns |
| ${ }_{\text {tPHL }}$ | $\overline{\text { CLR }}$ | RCO | 11 | 31 | 11 | 28 | ns |

'ALS162A, 'ALS163A switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS162A SN54ALS163A |  | SN74ALS162A SN74ALS163A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 25 |  | 30 |  | MHz |
| tPLH | CLK | RCO | 8 | 30 | 8 | 26 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 7 | 25 | 7 | 23 |  |
| tPLH | CLK | Any 0 | 4 | 18 | 4 | 15 | ns |
| tPHL |  |  | 6 | 20 | 6 | 17 |  |
| ${ }_{\text {tPLH }}$ | ENT | RCO | 3 | 20 | 3 | 17 | ns. |
| tPHL |  |  | 3 | 16 | 3 | 13 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| :---: | :---: | :---: |
| Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| Operating free-air temperature range: | SN54AS160 thru SN54AS163 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74AS160 thru SN74AS163 | . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS160 THRU SN54AS163 |  |  | SN74AS160 THRU SN74AS163 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$. | $11=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | 1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | $\mathrm{v}_{\mathrm{CC}}$ |  |  | $\mathrm{v}_{\mathrm{Cc}}$ |  |  | V |
| VOL |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.25 | 0.5 |  | 0.25 | 0.5 | V |
| 1 | LOAD | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $V_{1}=7 \mathrm{~V}$ |  |  | 0.3 |  |  | 0.3 | mA |
|  | ENT |  |  |  |  | 0.2 |  |  | 0.2 |  |
|  | All other |  |  |  |  | 0.1 |  |  | 0.1 |  |
| IH | LOAD | $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 60 |  |  | 60 | $\mu \mathrm{A}$ |
|  | ENT |  |  |  |  | 40 |  |  | 40 |  |
|  | All other |  |  |  |  | 20 |  |  | 20 |  |
| $1 / 2$ | $\overline{\text { LOAD }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -1.5 |  |  | -1.5 | mA |
|  | ENT |  |  |  |  | -1 |  |  | -1 |  |
|  | All other |  |  |  |  | -0.5 |  |  | -0.5 |  |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ |  |  | 35 | 53 |  | 35 | 53 | mA |

${ }^{\ddagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
\#The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
'AS160, 'AS161 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS160 <br> SN54AS 161 |  | SN74AS160 <br> SN74AS161 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 65 |  | 75 |  | MHz |
| tPHL | CLK | RCO | 2 | 14 | 2 | 12.5 | ns |
| tPLH |  | RCO (with $\overline{\text { LOAD }}$ high) | 1 | 8.5 | 1 | 8 |  |
| tPLH |  | RCO (with $\overline{\text { LOAD }}$ low) | 3 | 17.5 | 3 | 16.5 |  |
| tPLH | CLK | Any 0 | 1 | 7.5 | 1 | 7 | ns |
| tPHL |  |  | 2 | 14 | 2 | 13 |  |
| tPLH | ENT | RCO | 1.5 | 10 | 1.5 | 9 | ns |
| tPHL |  |  | 1 | 9.5 | 1 | 8.5 |  |
| tPHL | $\overline{C L R}$ | Any 0 | 2 | 14 | 2 | 13 | ns |
| tPHL | $\overline{\text { CLR }}$ | RCO | 2 | 14 | 2 | 12.5 | ns |

'AS162, 'AS163 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS162 <br> SN54AS163 |  | SN74AS162 <br> SN74AS163 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | 65 |  | 75 |  | MHz |
| tPHL | CLK | RCO | 2 | 14 | 2 | 12.5 | ns |
| ${ }_{\text {tPLH }}$ |  | RCO (with LOAD high) | 1 | 8.5 | 1 | 8 |  |
| tpLH |  | RCO (with $\overline{\text { LOAD }}$ low) | 3 | 17.5 | 3 | 16.5 |  |
| tPLH | CLK | Any 0 | 1 | 7.5 | 1 | 7 | ns |
| tphL |  |  | 2 | 14 | 2 | 13 |  |
| ${ }^{\text {tPLH }}$ | ENT | RCO | 1.5 | 10 | 1.5 | 9 | ns |
| tPHL |  |  | 1 | 9.5 | 1 | 8.5 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

## TYPICAL APPLICATION DATA

## N－BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look－ahead carry circuit can be used to implement a high－speed $n$－bit counter．The ＇ALS160A，＇AS160，＇ALS162A，and＇AS162 will count in BCD and the＇ALS161A，＇AS161，＇ALS163A and＇AS163 will count in binary．Virtually any count mode（modulo－ $\mathrm{N}, \mathrm{N}_{1}$－to－ $\mathrm{N}_{2}, \mathrm{~N}_{1}$－to－maximum）can be used with this fast look－ahead circuit．


- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'ALS1688 and 'AS168 are decade counters and the 'ALS169B and 'AS169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for $n$-bit synchronous application without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs ( $\overline{E N P}$ and $\overline{\mathrm{ENT}}$ ) must be low to count. The direction of the count is determined by the level of the U/ $\overline{\mathrm{D}}$ input. When $U / \bar{D}$ is high, the counter counts up; when low, it counts down. Input $\overline{\mathrm{ENT}}$ is fed forward to enable the carry output. The riple carry output ( $\overline{\mathrm{RCO}}$ ) thus enabled will produce a low-level pulse while the count is zero (all inputs low) counting down or maximum ( 9 or 15) counting up. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transistions at $\overline{\mathrm{ENP}}$ or $\overline{\mathrm{ENT}}$ are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.
These counters feature a fully independent clock circuit. Changes at control inputs ( $\overline{\mathrm{ENP}}, \overline{\mathrm{ENT}}, \overline{\mathrm{LOAD}}, \mathrm{U} / \overline{\mathrm{D}}$ ) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The SN54ALS168B, SN54AS168, SN54ALS169B, and SN54AS169 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS168B, SN74AS168, SN74ALS169B, and SN74AS169 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
'ALS168B, 'AS168 logic diagram (positive logic)


Pin numbers shown are for J and N packages.
'ALS168B, 'AS168 logic symbol

'ALS169B, 'AS169 logic diagram (positive logic)

'ALS169B, 'AS169 logic symbol


Pin numbers shown are for J and N packages.

TYPES SN54ALS168B, SN54AS168, SN74ALS168B, SN74AS168 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS
'ALS168B, 'AS168 typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to BCD seven
2. Count up to eight, nine (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), nine, eight, and seven

'ALS169B, 'AS169 typical load, count, and inhibit sequences
Illustrated below is the following sequence:
5. Load (preset) to binary thirteen

Count up to fourteen, fifteen (maximum), zero, one, and two
. Inhibit
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC |  | 7 V |
| :---: | :---: | :---: |
| Input voltage |  |  |
| Operating free-air temperature range: | SN54ALS168B, SN54ALS169B | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74ALS168B, SN74ALS169B | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS-

TYPES SN54ALS168B, SN54ALS169B, SN74ALS168B, SN74ALS169B SYNCHRONOUS 4-BIT UP|DOWN DECADE AND BINARY COUNTERS
'ALS168B, 'ALS169B switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} . \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS168B SN54ALS169B |  | SN74ALS168B SN74ALS169B |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | 25 |  | 30 |  | MHz |
| tPLH | CLK | $\overline{\mathrm{RCO}}$ | 3 | 15 | 3 | 13 | ns |
| tPHL |  |  | 6 | 22 | 6 | 18 |  |
| tPLH | CLK | Any 0 | 2 | 15 | 2 | 13 | ns |
| tPHL |  |  | 5 | 20 | 5 | 16 |  |
| tPLH | ENT | $\overline{\mathrm{RCO}}$ | 2 | 15 | 2 | 12 | ns |
| ${ }^{\text {tPHL }}$ |  |  | 3 | 16 | 3 | 13 |  |
| tPLH | U/D | $\overline{\mathrm{RCO}}$ | 5 | 21 | 5 | 18 | ns |
| tPHL |  |  | 5 | 21 | 5 | 18 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 7 |  |  |
| :---: | :---: | :---: |
| Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| Operating free-air temperature range: | SN54AS168, SN54AS169 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74AS168, SN74AS169 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS168 <br> SN54AS169 |  |  | SN74AS168 <br> SN74AS169 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $l_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1 \mathrm{OH}=-2 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{Cc}}{ }^{-2}$ |  |  | $\mathrm{v}_{\mathrm{Cc}}-2$ |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.25 | 0.5 |  | 0.25 | 0.5 | V |  |
| 11 | LOAD, ENT, U/D | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{v}_{1}=7 \mathrm{~V}$ |  |  | 0.2 |  |  | 0.2 | mA |  |
|  | All others |  |  |  |  | 0.1 |  |  | 0.1 |  |  |
|  | LOAD, ENT, U/D |  |  |  |  | 40 |  |  | 40 |  |  |
| 1 H | All others | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | 2.7 V |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |  |
|  | LOAD, ENT, U/D | $\mathrm{V} C \mathrm{CC}=5.5 \mathrm{~V}$ | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -1 |  |  | -1 | mA |  |
| IL | All others, | $V_{C C}=5.5 \mathrm{~V}$, | $V_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |  |
| $10 \pm$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |  |
| ICC |  | $V_{C C}=5.5 \mathrm{~V}$ |  |  | 41 | 63 |  | 41 | 63 | mA |  |

[^10]'AS168, 'AS169 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{RL}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS168 SN54AS169 |  | SN74AS168 SN74AS169 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 65 |  | 75 |  | MHz |
| ${ }_{\text {t PLH }}$ | CLK | $\overline{\overline{\text { RCO }}}$ | 3 | 17.5 | 3 | 16.5 | ns |
| tPHL |  |  | 2 | 14 | 2 | 13 |  |
| tPLH | CLK | Any 0 | 1 | 7.5 | 1 | 7 | ns |
| ${ }^{\text {tPHL }}$ |  |  | 2 | 14 | 2 | 13 |  |
| ${ }^{\text {t PLH }}$ | ENT | $\overline{\mathrm{RCO}}$ | 1.5 | 10 | 1.5 | 9 | ns |
| tPHL |  |  | 1.5 | 10 | 1.5 | 9 |  |
| tPLH | $U / \bar{D}$ | $\overline{\mathrm{RCO}}$ | 2 | 14 | 2 | 12 | ns |
| tpHL |  |  | 2 | 14.5 | 2 | 13 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

2


- 'ALS 174 and 'AS174 Contain Six Flip-Flops with Single-Rail Outputs
- 'ALS 175 and 'AS175 Contain Four Flip-Flops with Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include:

Buffer/Storage Registers
Shift Registers
Pattern Generators

- Fully Buffered Outputs for Maximum Isolation from External Disturbance ('AS only)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input and the 'ALS175 and 'AS175 feature complementary outputs from each flip-flop.

Information at the $D$ inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positivegoing pulse. When the clock input is at either the high or low level, the $D$ input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.
The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS174, SN74ALS175, SN74AS174, and SN74AS175 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLE
(EACH FLIP-FLOP)

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CLR }}$ | CLK | D | Q | $\overline{\mathbf{Q}} \dagger$ |
| L | X | X | L | H |
| H | $\uparrow$ | H | H | L |
| H | $\uparrow$ | L | L | H |
| H | L | X | Q $_{0}$ | $\overline{\text { Q }}_{\mathbf{O}}$ |

t 'ALS175 and 'AS175 only

SN54ALS 174 , SN54AS174 . . . J PACKAGE
SN74ALS174, SN74AS174 . . . NPACKAGE
(TOP VIEW)


SN54ALS174, SN54AS 174 . . . FH PACKAGE SN74ALS174, SN74AS174 . . . FN PACKAGE (TOP VIEW)


SN54ALS175, SN54AS 175 . . . J PACKAGE
SN74ALS175. SN74AS175 . . . NPACKAGE (TOP VIEW)


SN54ALS175, SN54AS175 . . . FH PACKAGE SN74ALS175, SN74AS175 . . . FN PACKAGE (TOP VIEW)


NC - No internal connection.
logic symbols
'ALS 174, 'AS174






Pin numbers shown are for $J$ and $N$ packages.

## TYPES SN54ALS174, SN54ALS175, SN74ALS174, SN74ALS175 hex|QuADRUPLE D.TYPE FLIP.FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| :---: | :---: | :---: |
| Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| Operating free-air temperature range: | SN54ALS174, SN54ALS175 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74ALS174, SN74ALS175 | . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS174 SN54ALS175 |  |  | SN74ALS174 <br> SN74ALS175 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to | $\mathrm{IOH}^{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| $\mathrm{VOL}_{\text {OL }}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\text {a }}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | $\checkmark$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| 1 LL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10 \pm$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\prime} \mathrm{CC}$ | 'ALS 174 | $V_{C C}=5.5 \mathrm{~V}, \quad$ See Note 1 |  |  | 11 | 19 |  | 11 | 19 | mA |
|  | 'ALS175 |  |  |  | 8 | 14 |  | 9 | 14 |  |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IosNOTE 1: ICC is measured with D inputs and $\overline{\mathrm{CLR}}$ grounded; and CLK at 4.5 V .
switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS174 <br> SN54ALS175 |  | SN74ALS174 <br> SN74ALS175 |  |  |
|  |  |  | MIN | MAX | Min | MAX |  |
| $f_{\text {max }}$ |  |  | 40 |  | 50 |  | MHz |
| tPLH | $\overline{C L R}$ | $\begin{gathered} \text { Any } \overline{\mathrm{C}} \text { ('A } \backslash \mathrm{S} 175) \\ \text { Any } \mathrm{O} \end{gathered}$ | . 5 | 20 | 5 | 18 | ns |
| tPHL |  |  | 8 | 26 | 8 | 23 |  |
| ${ }^{\text {tPLH }}$ | CLK | $\begin{gathered} \text { Any Q } \\ \text { (or } \overline{\mathrm{O}, ~ ' A L S 175) ~} \end{gathered}$ | 3 | 17 | 3 | 15 | ns |
| tPHL |  |  | 5 | 20 | 5 | 17 |  |

NOTE 2: For load circuit and voltage waveforms, see page 1-12.

## D flip-flop signal conventions

It is TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data ( $D$ ) inputs. Then outputs that produce data in phase with the data inputs are called $Q$ and those producing complementary data are called $\overline{\mathrm{Q}}$. An input that causes a Q output to go high or a $\overline{\mathrm{Q}}$ output to go low is called Preset; an input that causes a $\overline{\mathrm{Q}}$ output to go high or a Q output to go low is called Clear. Bars are used over these pin names ( $\overline{\mathrm{PRE}}$ and $\overline{\mathrm{CLR}}$ ) if they are active low.
In some applications it may be advantageous to redesignate the data input $\overline{\mathrm{D}}$. In that case all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.


Notice that $Q$ and $\bar{Q}$ exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators ( $\triangle$ ) on $\overline{\text { PRE }}$ and $\overline{C L R}$ remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at $\bar{D}, Q$, and $\bar{Q}$. Of course pin $5(\bar{Q})$ is still in phase with the data input $\bar{D}$, but now both are considered active-low.

## TYPES SN54AS174, SN54AS175, SN74AS174, SN74AS175 HEX|QUADRUPLE D.TYPE FLIP.FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| :---: | :---: | :---: |
| Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| Operating free-air temperature range: | SN54AS174, SN54AS175 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74AS174, SN74AS175 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS174 <br> SN54AS175 |  |  | SN74AS174 <br> SN74AS175 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{l}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOH}^{\prime}=-2 \mathrm{~mA}$ | $\mathrm{v}_{\mathrm{CC}}$ |  |  | $\mathrm{V}_{\mathrm{CC}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |
| II |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| ${ }_{\text {I }} \mathrm{H}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| I'c | 'AS174 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad$ See Note 1 |  |  | 30 | 45 |  | 30 | 45 | mA |
|  | 'AS175 |  |  |  | 22.5 | 34 |  | 22.5 | 34 | mA |

[^11]'AS174 switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS174 |  | SN74AS174 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | 100 |  | 100 |  | MHz |
| tpHL | $\overline{\text { CLR }}$ | Any 0 | 5 | 15 | 5 | 14 | ns |
| tPLH | CLLK | Any 0 | 3.5 | 9.5 | 3.5 | 8 | ns |
| tPHL |  |  | 4.5 | 11.5 | 4.5 | 10 |  |

'AS175 switching characteristics (see Note 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS175 |  | SN74AS175 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 100 |  | 100 |  | MHz |
| tpLH | $\overline{\mathrm{CLR}}$ | Any Q or $\overline{\mathrm{O}}$. | 4 | 10 | 4 | 9 | ns |
| tPHL |  |  | 4.5 | 15 | 4.5 | 13 | ns |
| tPLH | CLK | Any Q or $\overline{\mathrm{Q}}$ | 4 | 8.5 | 4 | 7.5 | ns |
| tPHL |  |  | 4 | 11 | 4 | 10 |  |

4-Line to 1-Line Multiplexer that can Select 1
of 16 Data Inputs

- Applications:

Boolean Function Generator
Parallel-to-Serial Converter
Data Source Selector

- Buffered 3-State Bus Driver Inputs Permit Multiplexing from N Lines to One Line
- Dependable Texas Instruments Quality and Reliability


## description

The 'AS250 provides full binary decoding to select one of sixteen data sources with an inverting $\bar{W}$ output. The selected sources are buffered with symmetrical propagation delay times. This reduces the possibility of transients occurring at the output.

A buffered enable output ( $\overline{\mathrm{G}}$ ) may be used for $n$-line-to-one-line cascading. Taking the $\overline{\mathrm{G}}$ high will place the output in a high-impedance state. In the highimpedance state, the output neither loads nor drives the bus lines significantly.

The enable ( $\bar{G}$ ) does not affect the internal operations of the data selector/multiplexer. New data can be set up while the outputs are disabled.

The SN54AS250 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74AS250 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

```
SN54AS250 . . . JT PACKAGE
SN74AS250 . . . NT PACKAGE
```

(TOP VIEW)

| E7 1 | $\mathrm{U}_{24}$ | $V_{C C}$ |
| :---: | :---: | :---: |
| E6 2 | 23 | E8 |
| E5 ${ }^{3}$ | 22 | E9 |
| E4 4 | 21 | E10 |
| E3 5 | 20 | E11 |
| E2 6 | 19 | E12 |
| E1 7 | 18 | E13 |
| EO-8 | 17 | E14 |
| $\overline{\mathrm{G}} \mathrm{C}^{9}$ | 16 | E15 |
| W ${ }^{-10}$ | 15 | $\square$ |
| D 11 | 14 | ค |
| GND 12 | 13 | DC |



NC - No internal connection

## TYPES SN54AS250, SN74AS250

### 1.0F-16 DATA GENERATORS/MULTIPLEXERS

WITH 3.STATE OUTPUTS
logic symbol


Pin numbers shown are for $J$ or $N$ packages.
logic diagram (positive logic)


## FUNCTION TABLE

| INPUT |  |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { G }}$ | A | B | C | D | Ei | W |
| L | L | L | L | L | EO | EO |
| L | H | L | L | L | E1 | E1 |
| L | L | H | L | L | E2 | E2 |
| L | H | H. | L | L | E3 | E3 |
| L | L | L | H | L | E4 | E4 |
| L | H | L | H | L | E5 | E5 |
| L | L | H | H | L | E6 | E6 |
| L | H | H | H | L | E7 | E7 |
| L | L | L | L | H | E8 | E8 |
| L | H | L | L | H | E9 | E9 |
| L | L | H | L | H | E10 | E10 |
| L | H | H | L | H | E11 | E11 |
| L | L | L | H | H | E12 | E12 |
| L | L | L | H | H | E13 | E13 |
| H | H | H | H | H | E14 | E14 |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


```7 V
Operating free-air temperature range: SN54AS250 . . . . . . . . . . . . . . . . . . . . . . . . . . . - 55 % C C to 125 % C
    SN74AS250 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0}
```


Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions


## TYPES SN54AS250, SN74AS250 <br> 1.0F-16 DATA GENERATORS/MULTIPLEXERS <br> WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54AS250 |  |  | SN74AS250 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}, \quad \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{VOH}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1 \mathrm{OH}=-2 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {CC }}$-2 |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad 1 \mathrm{OH}=-12 \mathrm{~mA}$ |  | 2.43 .2 |  |  |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} . \quad 1 \mathrm{IOH}=-15 \mathrm{~mA}$ |  |  |  |  | 2.43 .3 |  |  | $v$ |
| $\mathrm{VOL}_{\text {O }}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}, \quad \mathrm{I}_{0 \mathrm{~L}}=32 \mathrm{~mA}$ |  | $0.25 \quad 0.5$ |  |  |  |  |  | $\checkmark$ |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  |  |  | 0.350 .5 |  |  |  |
| lozi | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| IOZL | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=7 \mathrm{~V}$ |  |  |  | 0.1 |  |  | 0.1 | mA |
| 1 IH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=2.7 \mathrm{~V}$ |  |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IL | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | -0.5 |  |  |  | -0.5 |  | mA |
| $10^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | $-30$ |  | -112 | -30 |  | -112 | mA |
| 'cc | $V_{C C}=5.5 \mathrm{~V}$ | Outputs high | 26 |  |  | 26 |  | 42 | mA |
|  |  | Outputs low |  | 31 |  |  | 31 | 50 |  |
|  |  | Outputs disabled |  | 30 |  |  | 30 | 48 |  |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega . \\ & \mathrm{T}_{\mathrm{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | V54AS2 |  |  |  |  |
|  |  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | MAX |  |
| tPLH | DATA | $\bar{W}$ |  | 5 |  | 3 | 8 | ns |
| tPHL |  |  |  | 3.5 |  | 2 | 6 |  |
| tPLH | SELECT | W |  | 7.5 |  | 4 | 13 | ns |
| tPHL |  |  |  | 7.5 |  | 4 | 10 |  |
| tPZH | $\overline{\mathrm{G}}$ | $\bar{W}$ |  | 4.5 |  | 2 | 7 | ns |
| tPZL |  |  |  | 12 |  | 4 | 20 |  |
| ${ }_{\text {tPHZ }}$ | $\overline{\mathrm{G}}$ | W |  | 3.5 |  | 2 | 6 | ns |
| tPLZ |  |  |  | 4.5 |  | 2 | 6 |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

- Selects One of Two 4-Bit Data Sources and Stores Data Synchronously with System Clock
- Applications:


## Dual Source for Operands and Constants in Arithmetic Processor; Can Release Processor Register Files for Acquiring New Data <br> Implements Separate Registers Capable of Parallel Exchange of Contents, yet <br> Retains External Load Capability

Has Universal-Type Register for Implementing Various Shift Patterns; even Has Compound Left-Right Capability

- Dependable Texas Instruments Quality and Reliability


## description

This quadruple two-input multiplexer with storage provides essentially the equivalent functional capabilities of two separate MSI functions (SN54AS157/SN74AS157 and SN54AS175/SN74AS175) in a single 16 -pin package.
When the word-select (WS) input is low, Word 1 (A1, B1, C1, D1 is applied to the flip-flops. A high input to the word-select (WS) will cause the selection of Word 2 (A2, B2, C2, D2). The selected word is clocked to the output terminals on the negative-going edge of the clock pulse.
The SN54AS298 is characterized for operation over the full military range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74AS298 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

```
SN54AS298 . . . J PACKAGE
SN74AS298 . . . N PACKAGE
```

            (TOP VIEW)
    

SN54AS298 . . . FH PACKAGE SN74AS298 . . . FN PACKAGE (TOP VIEW)


NC-No internal connection

FUNCTION TABLE

| INPUTS |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WORD <br> SELECT | CLOCK | $\mathbf{Q}_{\mathbf{A}}$ | $\mathbf{o}_{\mathbf{B}}$ | $\mathbf{o}_{\mathbf{C}}$ | $\mathbf{o}_{\mathrm{D}}$ |
| L | $\downarrow$ | a 1 | b 1 | c 1 | d 1 |
| H | $\downarrow$ | a 2 | b 2 | c 2 | d 2 |
| X | H | $\mathrm{Q}_{\mathrm{AO}}$ | $\mathrm{O}_{\mathrm{BO}}$ | $\mathrm{O}_{\mathrm{CO}}$ | $\mathrm{Q}_{\mathrm{DO}}$ |

$H=$ high level (steady state)
$\mathrm{L}=$ low level (steady state)
$X=$ irrelevant (any input, including transitions)
$\downarrow=$ transition from high to low level
a1, a2, etc. = the level of steady-state input at A1, A2, etc.
$\mathrm{Q}_{\mathrm{AO}}, \mathrm{Q}_{\mathrm{BO}}$, etc. $=$ the level of $\mathrm{Q}_{\mathrm{A}}, \mathrm{Q}_{\mathrm{B}}$, etc. entered on the most-recent $\downarrow$ transition of the clock input.

TYPES SN54AS298, SN74AS298

## QUADRUPLE 2-INPUT MULTIPLEXER WITH STORAGE

logic symbol

logic diagram (positive logic)


Pin numbers shown are for J and N packages.

## TYPES SN54AS298, SN74AS298 QUADRUPLE 2-INPUT MULTIPLEXER WITH STORAGE

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
7 V
Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Operating free-air temperature range: SN54AS298 . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74AS298 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions

|  |  |  | SN54AS298 |  |  | SN74AS298 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $V_{C C}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  |  | -2 |  |  | -2 | mA |
| 10L | Low-level output current |  |  |  | 20 |  |  | 20 | mA |
| ${ }^{\text {clock }}$ | Clock frequency |  | 0 |  | 100 | 0 |  | 100 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low |  | 5 |  |  | 5 |  |  | ns |
|  | Setup time before CLK $\downarrow$ | Data | 4.5 |  |  | 4.5 |  |  | ns |
|  |  | Word Select | 13 |  |  | 13 |  |  |  |
| $t^{\text {h }}$ | Hold time after CLK $\downarrow$ | Data | 3.5 |  |  | 3.5 |  |  | ns |
|  |  | Word Select | 1 |  |  | 1 |  |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | SN54AS298 |  |  | SN74AS298 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1 |  |  | -1 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} . \quad \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH WS | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
| IH All other |  |  |  | 20 |  |  | 20 |  |
| II WS | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | -0.75 |  |  | -0.75 | mA |
| IL All other |  |  |  | -0.5 |  |  | -0.5 |  |
| $10^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | $-30$ |  | -112 | mA |
| ${ }^{\text {ICCH }}$ | $V_{C C}=5.5 \mathrm{~V}$ |  | 21 | 33 |  | 21 | 33 | mA |
| ${ }^{\text {ICCL }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 22 | 36 |  | 22 | 36 | mA |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\text {t }}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characterisitcs (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS298 |  | SN74AS298 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 100 |  | 100 |  | MHz |
| tplH | CLK | Q | 2 | 16 | 2 | 9 | ns |
| tpHL |  |  | 1 | 12 | 1 | 11 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

## TYPICAL APPLICATION DATA

This versatile multiplexer/register can be connected to operate as a shift register that can shift $N$-places in a single clock pulse.

The following figure illustrates a BCD shift register that will shift an entire 4-bit BCD digit in one clock pulse.


When the word-select input is high and the registers are clocked, the contents of register 1 is transferred (shifted) to register 2, etc. In effect, the BCD digits are shifted one position. In addition, this application retains a parallel-load capability which means that new BCD data can be entered in the entire register with one clock pulse. This arrangement can be modified to perform the shifting of binary data for any number of bit locations:

Another function that can be implemented with the 'AS298 is a register that can be designed specifically for supporting multiplier or division operations. The example below is a one-place/two-place shift register.


When word select is low and the register is clocked, the outputs of the arithmetic/logic units (ALUs) are shifted one place. When word select is high and the registers are clocked, the data is shifted two places.

- Bus Transceivers in High-Density 20-Pin DIP and the New Plastic and Ceramic Chip Carriers
- Local Bus-Latch Capability
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs
- Dependable Texas Instruments Quality and Reliability


## DEvice

'ALS620A, 'AS620
'ALS621A, 'AS621
'ALS622A, 'AS622
'ALS623A, 'AS623

| OUTPUT | LOGIC |
| :--- | :--- |
| 3-State | Inverting |
| Open-Collector | True |
| Open-Collector | Inverting |
| 3-State | True |

## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus depending upon the logic levels at the enable inputs ( $\bar{G} B A$ and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the octal bus transceivers the capability to store data by simultaneous enabling of $\bar{G} B A$ and $G A B$. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines ( 16 in all) will remain at their last states. The 8 -bit codes appearing on the two sets of buses will be identical for the 'ALS621A, 'AS621 and 'ALS623A, 'AS623 or complementary for the 'ALS620A, 'AS620 and 'ALS622A, 'AS622.

The -1 versions of the SN74ALS' parts are identical to their standard versions except that the recommended maximum IOL is increased to 48 mA . There are no -1 versions of the SN54ALS' parts.

The SN54' family is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74' family is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLE

| ENABLE INPUTS |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{G}} \mathbf{B A}$ | GAB | 'ALS620A, 'ALS622A 'AS620, 'AS622 | 'ALS621A, 'ALS623A <br> 'AS621, 'AS623 |
| $L$ | L | $\bar{B}$ data to $A$ bus | $B$ data to $A$ bus |
| H | H | $\overline{\mathrm{A}}$ data to B bus | A data to $B$ bus |
| H | L | Isolation | Isolation |
| L | H | $\bar{B}$ data to $A$ bus, $\bar{A}$ data to $B$ bus | $B$ data to $A$ bus, A data to B bus |

TYPES SN54ALS620A THRU SN54ALS623A，SN54AS620 THRU SN54AS623
SN74ALS620A THRU SN74ALS623A，SN74AS620 THRU SN74AS623 OCTAL BUS TRANSCEIVERS
logic symbols


Pin numbers shown are for J and N packages．
logic diagrams（positive logic）


TO OTHER SIX TRANSCEIVERS


TO OTHER SIX
TRANSCEIVERS


TO OTHEA SIX TRANSCEIVERS
＇ALS623A，＇AS623


TO OTHER SIX TRANSCENERS

## TYPES SN54ALS620A, SN54ALS623A, SN74ALS620A, SN74ALS623A

 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTSabsolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $7 . V$ |  |  |
| :---: | :---: | :---: |
| Input voltage: All inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V |  |  |
| Operating free-air temperature range: | SN54ALS620A, SN54ALS623A | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
|  | SN74ALS620A, SN74ALS623A | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

${ }^{\dagger}$ The extended limits apply only if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25 V . The $48-\mathrm{mA}$ limit applies for the SN74ALS620A-1 and SN74ALS623A-1 only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


[^12]$\$$ For $/ / O$ ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
I The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS

## TYPES SN54ALS620A, SN54ALS623A, SN74ALS620A, SN74ALS623A

 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS'ALS620A switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathbf{V}_{\mathbf{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathbf{L}}=50 \mathrm{pF}, \\ & \mathrm{R1}=500 \Omega, \\ & R 2=500 \Omega, \\ & \mathrm{~T}_{\mathbf{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS620A |  | SN74ALS620A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tPLH }}$ | A | B | 2 | 12 | 2 | 10 | ns |
| tPHL |  |  | 2 | 12 | 2 | 10 |  |
| ${ }^{\text {tPLH }}$ | B | A | 2 | 12 | 2 | 10 | ns |
| ${ }^{\text {tPHL }}$ |  |  | 2 | 12 | 2 | 10 |  |
| tPZH | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 3 | 23 | 3 | 17 | ns |
| ${ }^{\text {t P PL }}$ |  |  | 5 | 31 | 5 | 25 |  |
| ${ }_{\text {tPHZ }}$ | $\overline{\mathrm{G}}$ BA | A | 2 | 14 | 2 | 12 | ns |
| tPLZ |  |  | 3 | 22 | 3 | 18 |  |
| tPZH | GAB | B | 3 | 23 | 3 | 18 | ns |
| ${ }^{\text {tPZL }}$ |  |  | 5 | 31 | 5 | 25 |  |
| ${ }^{\text {t P H }}$ | GAB | B | 2 | 14 | 2 | 12 | ns |
| ${ }_{\text {tPLZ }}$ |  |  | 3 | 22 | 3 | 18 |  |

'ALS623A switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | ro (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS623A |  | SN74ALS623A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tPLH }}$ | A | B | 2 | 15 | 2 | 13 | ns |
| tpHL |  |  | 3 | 13 | 3 | 11 |  |
| tPLH | 8 | A | 2 | 15 | 2 | 13 | ns |
| tPHL |  |  | 3 | 13 | 3 | 11 |  |
| ${ }^{\text {tPZH }}$ | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 5 | 25 | 5 | 22 | ns |
| tPZL |  |  | 5 | 25 | 5 | 22 |  |
| tPHZ | $\overline{\mathrm{G}} \mathrm{B} A$ | A | 2 | 19 | 2 | 16 | ns |
| tPLZ |  |  | 2 | 23 | 2 | 19 |  |
| tPZH | GAB | B | 5 | 25 | 5 | 22 | ns |
| tPZL |  |  | 5 | 25 | 5 | 22 |  |
| tPHZ | GAB | B | 2 | 19 | 2 | 16 | ns |
| tplZ |  |  | 2 | 23 | 2 | 19 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

## TYPES SN54ALS621A, SN54ALS622A, SN74ALS621A, SN74ALS622A OCTAL BUS TRANSCEIVERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 7 V
Input voltage: All inputs and I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 7 V
Operating free-air temperature range: SN54ALS621A, SN54ALS622A . . . . . . . . . . . . . . . - 55 % C to 125 % C
    SN74ALS621A, SN74ALS622A . . . . . . . . . . . . . . . . . . . . 0'0
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -650
```

recommended operating conditions

|  |  | SN54ALS621A SN54ALS622A |  |  | SN74ALS621A <br> SN74ALS622A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | v |
| V OH | High-level output voltage |  |  | 5.5 |  |  | 5.5 | V |
| ${ }^{\prime} \mathrm{OL}$ | Low-level output current |  |  | 12 |  |  | 24 | mA |
|  |  |  |  |  |  |  | $48 \dagger$ |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

${ }^{\dagger}$ The extended limits apply only if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25 V .
The 48-mA limit applies for the SN74ALS621A-1 and SN74ALS622A-1 only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS621A SN54ALS622A |  |  | SN74ALS621A <br> SN74ALS622A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP $\ddagger$ | MAX | MIN | TYP $\ddagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| ${ }^{1} \mathrm{OH}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| VOL |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{O}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{OL}=24 \mathrm{~mA} \\ & (\mathrm{IOL}=48 \mathrm{~mA} \text { for }-1 \text { versions }) \end{aligned}$ |  |  |  |  |  | 0.35 | 0.5 |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=7 \mathrm{~V}$ |  | 0.1 |  |  | 0.1 |  |  | mA |
|  | A or 3 ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |
| ${ }_{1} \mathrm{H}$ | Control inputs | $V_{C C}=5.5 \mathrm{~V}$, | $V_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports § |  |  |  |  | 20 |  |  | 20 |  |
| ILL | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | -0.1 |  |  |  |  | -0.1 | mA |
|  | A or B ports $¢$ |  |  |  |  | -0.1 |  |  | -0.1 |  |
| ICC | 'ALS621A | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 29 | 45 |  | 29 | 40 | mA |
|  | ALS621A |  | Outputs low |  | 35 | 53 |  | 35 | 48 |  |
|  | 'ALS622A | $V_{C C}=5.5 \mathrm{~V}$ | Outputs high |  | 11 | 20 |  | 11 | 15 |  |
|  |  |  | Outputs low |  | 20 | 33 |  | 20 | 28 |  |

[^13]'ALS621A switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=680 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS621A |  | SN74ALS621A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {tPLH }}$ | A | B | 10 | 45 | 10 | 33 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 5 | 24 | 5 | 20 |  |
| tPLH | B | A | 10 | 45 | 10 | 33 | ns |
| tPHL |  |  | 5 | 24 | 5 | 20 |  |
| tPLH | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 10 | 47 | 10 | 39 | ns |
| tPHL. |  |  | 12 | 40 | 12 | 35 |  |
| tPLH | GAB | B | 10 | 47 | 10 | 39 | ns |
| ${ }^{\text {t }}$ PHL |  |  | 12 | 40 | 12 | 35 |  |

'ALS622A switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | ro (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=680 \Omega, \\ & \mathrm{~T}_{\mathbf{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS622A |  | SN74ALS622A |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tpli | A | B | 8 | 42 | 8 | 35 | ns |
| tPHL |  |  | 5 | 23 | 5 | 19 |  |
| tPLH | B | A | 8 | 42 | 8 | 35 | ns |
| tPHL |  |  | 5 | 23 | 5 | 19 |  |
| tPLH | ḠBA | A | 8 | 45 | 8 | 38 | ns |
| tPHL |  |  | 10 | 40 | 10 | 35 |  |
| tPLH | GAB | B | 8 | 45 | 8 | 38 | ns |
| tPHL |  |  | 10 | 40 | 10 | 35 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.
absolute maximum ratings over operating free－air temperature range（unless otherwise noted）

| Supply voltage，VCC | V |
| :---: | :---: |
| Input voltage：All inputs | 7 V |
| 1／O ports | 5.5 V |
| Operating free－air temperature range：SN54AS620，SN54AS623 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74AS620，SN74AS623 | ．．． $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

|  |  | SN54AS620 <br> SN54AS623 |  |  | SN74AS620 <br> SN74AS623 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High－level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low－level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| IOH | High－level output current |  |  | －12 |  |  | －15 | mA |
| IOL | Low－level output current |  |  | 48 |  |  | 64 | mA |
| $\mathrm{T}^{\text {A }}$ | Operating free－air temperature | －55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free－air temperature range（unless otherwise noted）

| PARAMETER |  | TEST CONDITIONS |  | SN54AS620 <br> SN54AS623 |  |  | SN74AS620 <br> SN74AS623 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ ， | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | －1．2 |  |  | －1．2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V ， | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ ， | $1 \mathrm{OH}=-3 \mathrm{~mA}$ | 2.42 |  |  | 2.43 .2 |  |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ ， | ${ }^{1} \mathrm{OH}=-12 \mathrm{~mA}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ ， | $\mathrm{IOH}^{\prime}=-15 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| VOL |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ ， | $\mathrm{IOL}^{\prime}=48 \mathrm{~mA}$ |  | 0.30 | 0.55 |  |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ ， | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.55 |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |
| Ith | Control inputs | $V_{C C}=5.5 \mathrm{~V}$ ， | $V_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports ${ }^{\ddagger}$ |  |  |  |  | 70 |  |  | 70 |  |
| IIL | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | －0．5 |  |  | －0．5 | mA |
|  | A or B ports ${ }^{\ddagger}$ |  |  | －0．75 |  |  | －0．75 |  |  |  |
| $10^{5}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ ， | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | －50 |  | －150 | $-50$ |  | －150 | mA |
| ICC | ＇AS620 | $V_{C C}=5.5 \mathrm{~V}$ | Outputs high |  | 35 | 57 |  | 35. | 57 | mA |
|  |  |  | Outputs low |  | 74 | 122 |  | 74 | 122 |  |
|  |  |  | Outputs disabled |  | 48 | 77 |  | 48 | 77 |  |
|  | ＇AS623 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 57 | 93 |  | 57 | 93 |  |
|  |  |  | Outputs low |  | 116 | 189 |  | 116 | 189 |  |
|  |  |  | Outputs disabled |  | 71 | 116 |  | 71 | 116 |  |

[^14]'AS620 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | ro (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R1}=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & T_{A}=\operatorname{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS620 |  | SN74AS620 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | A | B | 1 | 8 | 1 | 7 | ns |
| tPHL |  |  | 2 | 7 | 2 | 6 |  |
| tPLH | B | A | 1 | 8 | 1 | 7 | ns |
| tPHL |  |  | 2 | 7 | 2 | 6 |  |
| tPZH | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 2 | 8.5 | 2 | 8 | ns |
| tPZL |  |  | 2 | 10 | 2 | 9 |  |
| tPHZ | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 1 | 7.5 | 1 | 6 | ns |
| tPLZ |  |  | 2 | 15 | 2 | 12 |  |
| tPZH | GAB | B | 2 | 9 | 2 | 8 | ns |
| tPZL |  |  | 2 | 10.5 | 2 | 9 |  |
| tPHz | GAB | B | 1 | 6.5 | 1 | 6 | ns |
| tPLZ |  |  | 2 | 16 | 2 | 13 |  |

'AS623 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS623 |  | SN74AS623 |  |  |
|  |  |  | MiN | MAX | MIN | MAX |  |
| tPLH | A | B | 1 | 10 | 1 | 9 | ns |
| tPHL |  |  | 1 | 9 | 1 | 8 |  |
| tPLH | B | A | 1 | 10 | 1 | 9 | ns |
| tPHL |  |  | 1 | 9.5 | 1 | 8.5 |  |
| tPZH | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 2 | 11.5 | 2 | 11 | ns |
| tPZL |  |  | 2 | 11 | 2 | 10 |  |
| tPHZ | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 1 | 8.5 | 1 | 7.5 | ns |
| tpLZ |  |  | 1 | 13.5 | 1 | 11.5 |  |
| tPZH | GA8 | B | 2 | 13 | 2 | 11.5 | ns |
| tPZL |  |  | 2 | 12 | 2 | 11 |  |
| tPHZ | GAB | B | 1 | 8 | 1 | 7 | ns |
| tPLZ |  |  | 1 | 10.5 | 1 | 9 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

|  |  | SN54AS621 <br> SN54AS622 |  |  | SN74AS621 <br> SN74AS622 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| V OH | High-level output voltage |  |  | 5.5 |  |  | 5.5 | V |
| ${ }^{\text {IOL }}$ | Low-level output current |  |  | 48 |  |  | 64 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS621 <br> SN54AS622 |  |  | SN74AS621 <br> SN74AS622 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| ${ }^{1} \mathrm{OH}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{OLL}=48 \mathrm{~mA}$ |  | 0.30 | 0.5 |  |  |  | V |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | Control inputs | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |
| IH | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports $\ddagger$ |  |  |  |  | 70 |  |  | 70 |  |
| IIL | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.75 |  |  | -0.75 |  |
| ${ }^{\text {I C C }}$ | 'AS621 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$ | Outputs high |  | 48 | 79 |  | 48 | 79 | $\mathrm{mA}$ |
|  | 'AS62 |  | Outputs low |  | 116 | 189 |  | 116 | 189 |  |
|  | 'AS622 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 24 | 39 |  | 24 | 39 |  |
|  |  |  | Outputs low |  | 63 | 103 |  | 63 | 103 |  |

$\dagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{I}} \mathrm{H}$ and $\mathrm{II}_{\mathrm{I}}$ include the off-state output current.
'AS621 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS621 |  | SN74AS621 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {t PLH }}$ | A | B | 5 | 28.5 | 5 | 24 | ns |
| ${ }^{\text {t PHL }}$ |  |  | 1 | 8.5 | 1 | 7.5 |  |
| tplh | B | A | 5 | 23 | 5 | 21 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 1 | 8.5 | 1 | 7.5 |  |
| tPLH | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 5 | 24 | 5 | 21 | ns |
| tPHL |  |  | 1 | 10 | 1 | 9 |  |
| ${ }_{\text {tPLH }}$ | GAB | B | 5 | 26 | 5 | 22 | ns |
| tPHL |  |  | 1 | 11 | 1 | 10 |  |

'AS622 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega . \\ & \mathrm{T}_{\mathrm{A}}=\mathrm{MIN} \text { to MAX } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS622 |  | SN74AS622 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {tPLH }}$ | A | B | 5 | 28.5 | 5 | 24.5 | ns |
| tPHL |  |  | 1 | 8.5 | 1 | 8 |  |
| tPLH | B | A | 5 | 30 | 5 | 25 | ns |
| tPHL |  |  | 1 | 8.5 | 1 | 8 |  |
| tPLH | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 5 | 26 | 5 | 22 | ns |
| ${ }^{\text {t PHL }}$ |  |  | 1 | 11.5 | 1 | 10 |  |
| tPLH | GAB | B | 5 | 26 | 5 | 23 | ns |
| ${ }^{\text {t PHL }}$ |  |  | 1 | 11.5 | 1 | 10.5 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Included Among the Package Options Are Compact 24-pin 300-mil Wide DIPs and Both 28-pin Plastic and Ceramic Chip Carriers
- Dependable Texas Instruments Quality and Reliability

| DEVICE | OUTPUT | LOGIC |
| :--- | :--- | :--- |
| 'ALS646, 'AS646 | 3-State | True |
| 'ALS647 | Open-Collector | True |
| 'ALS648, 'AS648 | 3-State | Inverting |
| 'ALS649 | Open-Collector | Inverting |

## description

These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the $A$ or $B$ bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Enable ( $\bar{G}$ ) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable $\bar{G}$ is active (low). In the isolation mode (control $\overline{\mathrm{G}}$ high), A data may be stored in one register and/or $B$ data may be stored in the other register.
When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The -1 versions of the SN74ALS' parts are identical to the standard versions except that the recommended maximum IOL is increased to 48 milliamperes. There are no -1 versions of the SN54ALS' parts.

The SN54' family is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74' family is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


REAL-TIME TRANSFER BUS B TO BUS A


| $(21)$ | (3) | (1) | (23) | (2) | (22) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| G | DIR | CAB | CBA | SAB | SBA |
| $\times$ | $\times$ | $\uparrow$ | $X$ | $\times$ | $X$ |
| $X$ | $X$ | $X$ | $\uparrow$ | $X$ | $X$ |
| $H$ | $X$ | $\uparrow$ | $\uparrow$ | $X$ | $X$ |

STORAGE FROM
A, B, OR A AND B


REAL-TIME TRANSFER BUS A TO BUS B


TRANSFER
STORED DATA TO A ORB

## TYPES SN54ALS646 THRU SN54ALS649, SN54AS646, SN54AS648 SN74ALS646 THRU SN74ALS649, SN74AS646, SN74AS648 octal bus transceivers and registers

FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA 1/0* |  | OPERATION OR FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{G}}$ | DIR | CAB | CBA | SAB | SBA | A1 THRU A8 | B1 THRU B8 | 'ALS646, 'ALS647 'AS646 | 'ALS648, 'ALS649 'AS648 |
| X <br> $\times$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $x$ | $x$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | Input <br> Not specified | Not specified Input | Store A, B unspecified <br> Store B, A unspecified | Store A, B unspecified <br> Store B, A unspecified |
| H H | X <br> $\times$ <br> $\times$ | $\stackrel{\uparrow}{\text { H or } \mathrm{L}}$ | $\uparrow$ <br> $H$ or L |  | X <br>  <br> $\times$ | Input | Input | Store A and B Data Isolation, hold storage | Store A and B Data Isolation, hold storage |
| L | L | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{gathered} \mathrm{H} \text { or } \mathrm{L} \\ \mathrm{X} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | $\mathrm{H}$ | Output | Input | Real-Time B Data to A Bus Stored B Data to A Bus | Real-Time $\bar{B}$ Data to $A$ Bus Stored $\bar{B}$ Data to $A$ Bus |
| L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{H} \text { or } \mathrm{L} \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & \hline \end{aligned}$ | Input | Output | Real-Time A Data to B Bus Stored A Data to B Bus | Real-Time $\overline{\mathrm{A}}$ Data to B Bus Stored $\bar{A}$ Data to B Bus |

- The data output functions may be enabled or disabled by various signals at the $\bar{G}$ and $\operatorname{DIR}$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
functional block diagrams (positive logic)

ALS646, 'AS646, 'ALS647

'ALS648, 'AS648, 'ALS649


Pin numbers shown are for JT and NT packages

TYPES SN54ALS646 THRU SN54ALS649, SN54AS646, SN54AS648 SN74ALS646 THRU SN74ALS649, SN74AS646, SN74AS649 OCTAL BUS TRANSCEIVERS AND REGISTERS
logic symbols
'ALS646, 'AS646


2



Pin numbers shown are for J and N packages.

'ALS649

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage: Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
1/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range: SN54ALS646, SN54ALS648 . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74ALS646, SN74ALS648 . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions

|  |  | SN54ALS646 <br> SN54ALS648 |  |  | SN74ALS646 <br> SN74ALS648 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| IOH | High-level output current |  |  | -12 |  |  | -15 | mA |
| IOL | Low-level output current |  |  | 12 |  |  | 24 | mA |
|  |  |  |  |  |  |  | $48 \dagger$ |  |
| ${ }_{\text {f clock }}$ | Clock frequency |  |  |  |  |  |  | MHz |
| ${ }^{\text {t }}$ w | Pulse duration, clocks high or low |  |  |  |  |  |  | ns |
| ${ }_{\text {t }}$ u | Setup time, A before CABT or B before CBAT |  |  |  |  |  |  | ns |
| th | Hold time, A after CAB $\dagger$ or B after CBA $\uparrow$ |  | - |  |  |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

$\dagger$ The extended condition applies if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25 V .
The 48-mA limit applies for the SN74ALS646-1 and SN74ALS648-1 only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
5 For I/O ports, the parameters $I_{I_{H}}$ and $I_{I L}$ include the off-state output current.
\{The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS-
Additional information on these products can be obtained from the factory as it becomes available.

This page contains information on a product under development. Texas instruments reserves the right to change or discontinue this product without notice.

TEXAS
INSTRUMENTS

## TYPES SN54ALS646，SN54ALS648，SN74ALS646，SN74ALS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3－STATE OUTPUTS

＇ALS646 switching characteristics（see Note 1）

| PARAMETER | FROM （INPUT） | TO （OUTPUT） | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R1}=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS646 |  | SN74ALS646 |  |  |
|  |  |  | MIN TYP $\dagger$ | MAX | MIN TYP $\dagger$ | MAX |  |
| $f_{\text {max }}$ |  |  |  |  |  |  | MHz |
| tPLH | CBA or CAB | A or B | 11 |  | 11 |  |  |
| tPHL |  |  | 13 |  | 13 |  | ns |
| ${ }^{\text {tPLH }}$ | $A$ or B | $B$ or $A$ | 8 |  | 8 |  | ns |
| tPHL |  |  | 8 |  | 8 |  | ns |
| ${ }^{\text {P PL }}$（ ${ }^{\text {P }}$ | SBA or SAB $\ddagger$ （with $A$ or $B$ high） | $A$ or $B$ | 16 |  | 16 |  | ns |
| ${ }_{\text {tPHL }}$ |  |  | 16 |  | 16 |  | ns |
| tPLH | SBA or SAB $\ddagger$ <br> （with A or B low） | A or B | 15 |  | 15 |  | ns |
| tPHL |  |  | 12 |  | 12 |  | ns |
| ${ }_{\text {tPZH }}$ | $\overline{\mathbf{G}}$ | $A$ or $B$ | 17 |  | 17 |  | ns |
| tPZL |  |  | 20 |  | 20 |  | S |
| tPHZ | $\overline{\mathbf{G}}$ | $A$ or B | 10 |  | 10 |  |  |
| ${ }^{\text {tPLZ }}$ |  |  | 12 |  | 12 |  | S |
| tpZH | DIR | $A$ or B | 17 |  | 17. |  | ns |
| tPZL |  |  | 20 |  | 20 |  | ns |
| tPHZ | DIR | $A$ or B | 10 |  | 10 |  | ns |
| ${ }_{\text {tPLZ }}$ |  |  | 12 |  | 12 |  |  |

＇ALS648 switching characteristics（see Note 1）

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite to that of the bus input．
Additional information on these products can be obtained from the factory as it becomes available．

## TYPES SN54ALS647, SN54ALS649, SN74ALS647, SN74ALS649

 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS
## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 7 
Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V 
```



```
    SN74ALS647,SN74ALS649 . . . . . . . . . . . . . . . . . . . . . . 090
```


recommended operating conditions

|  |  | SN54ALS647 <br> SN54ALS649 |  |  | SN74ALS647 <br> SN74ALS649 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input votrage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | 5.5 |  |  | 5.5 | V |
| ${ }^{\text {lol }}$ | Low-level output current |  |  | 12 |  |  | 24 | mA |
|  |  |  |  |  |  |  | $48 \dagger$ |  |
| ${ }^{\text {falock }}$ | Clock frequency |  |  |  |  |  |  | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, clocks high or low |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A before CABi or B before CBAt |  |  |  |  |  |  | ns |
| th | Hold time, A after CABT or B after CBA $\dagger$ |  |  |  |  |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

tThe extended condition applies if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 and 5.25 V .
The 48-mA limit applies for the SN74ALS647-1 and SN74ALS649-1 only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS647 SN54ALS649 |  |  | SN74ALS647 <br> SN74ALS649 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP $\ddagger$ | MAX | MIN | TYP $\ddagger$ | MAX |  |
| $\mathrm{V}_{1 \mathrm{~K}}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 /=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| ${ }^{1} \mathrm{OH}$ |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\prime}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |  |  | V |
|  |  | $\begin{array}{lr} \hline \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, & \mathrm{IOL}=24 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \text { for }-1 \text { versions) } \end{array}$ |  |  |  |  |  | 0.35 | 0.5 |  |
| 1 | A or B ports | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | Control inputs | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |
| IIH | A or B ports 5 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $V_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | Control inputs |  |  |  |  | 20 |  |  | 20 |  |
| IL | Control inputs | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
|  | A or B ports 5 |  |  |  |  | -0.2 |  |  | -0.2 |  |
| ${ }^{\prime} \mathrm{Cc}$ | 'ALS647 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | Outputs high |  | 52 |  |  | 52 |  | mA |
|  | ALS647 |  | Outputs low |  | 62 |  |  | 62 |  |  |
|  | 'ALS649 |  | Outputs high |  | 50 |  |  | 50 |  |  |
|  |  |  | Outputs low |  | 60 |  |  | 60 |  |  |

$\ddagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\$$ For I/O ports, the parameters $\mathrm{I}_{I H}$ and $\mathrm{I}_{I L}$ include the off-state output current.
Additional information on these products can be obtained from the factory as it becomes available.
'ALS647 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=680 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS647 |  |  | SN74ALS647 |  |  |  |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | TYPt | MAX |  |
| $f_{\text {max }}$ |  |  |  |  |  |  |  |  | MHz |
| tPLH | CBA or CAB | $A$ or B |  | 24 |  |  | 24 |  |  |
| ${ }_{\text {tPHL }}$ |  |  |  | 15 |  |  | 15 |  | ns |
| tPL.H | $A$ or $B$ | $B$ or $A$ |  | 24 |  |  | 24 |  | ns |
| tPHL |  |  |  | 12 |  |  | 12 |  |  |
| tPLH | SBA or SAB $\ddagger$ (with $A$ or $B$ high) | A or B |  | 26 |  |  | 26 |  | ns |
| tPHL |  |  |  | 15 |  |  | 15 |  |  |
| $\mathrm{t}_{\text {PL }}$ | SBA or SAB $\ddagger$ <br> (with A or B low) | $A$ or $B$ |  | 26 |  |  | 26 |  | ns |
| tPHL |  |  |  | 15 |  |  | 15 |  |  |
| tPLH | $\overline{\mathbf{G}}$ | $A$ or B |  | 24 |  |  | 24 |  | ns |
| ${ }^{\text {tPHL }}$ |  |  |  | 17 |  |  | 17 |  |  |
| tPLH | DIR | $A$ or $B$ |  | 24 |  |  | 24 |  | ns |
| tPHL |  |  |  | 17 |  |  | 17 |  |  |

'ALS649 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=680 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS649 |  |  | SN74ALS649 |  |  |  |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| $f_{\text {max }}$ |  |  |  |  |  |  |  |  | MHz |
| tPLH | CBA or CAB | $A$ or B |  | 24 |  |  | 24 |  | ns |
| tPHL |  |  |  | 15 |  |  | 15 |  |  |
| tPLH | $A$ or B | B or A |  | 24 |  |  | 24 |  | ns |
| tPHL |  |  |  | 10 |  |  | 10 |  |  |
| tPLH | SBA or SAB $\ddagger$ <br> (with A or B high) | A or B |  | 26 |  |  | 26 |  | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 15 |  |  | 15 |  |  |
| tPLH | SBA or SAB $\ddagger$ <br> (with $A$ or $B$ low) | A or B |  | 26 |  |  | 26 |  | ns |
| ${ }_{\text {t }}$ PHL |  |  |  | 15 |  |  | 15 |  |  |
| ${ }^{\text {tPLH }}$ | $\overline{\mathbf{G}}$ | $A$ or $B$ |  | 24 |  |  | 24 |  | ns |
| tPHL |  |  |  | 17 |  |  | 17 |  |  |
| tPLH | DIR | $A$ or $B$ |  | 24 |  |  | 24 |  | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 17 |  |  | 17 |  |  |

$\dagger$ All typical values are at $V_{C C}=5 \mathrm{~V} . \mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
NOTE 1: For load circuit and voltage waveforms, see page 1-12.
Additional information on these products can be obteined from the factory as it becomes available.

## TYPES SN54AS646, SN54AS648, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3.STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```Supply voltage, \(V_{C C}\)7 V
```

Input voltage: Control inputs ..... 7 V
I/O ports ..... 5.5 V
Operating free-air temperature range: SN54AS646, SN54AS648 ..... $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

```SN74AS646, SN74AS648 . . . . . . . . . . . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
```

Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions

|  |  |  | SN54AS646 <br> SN54AS648 |  |  | SN74AS646 <br> SN74AS648 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input |  |  |  | 0.8 |  |  | 0.8 | V |
| ${ }_{\mathrm{OH}}$ | High-level outpu |  |  |  | -12 |  |  | -15 | mA |
| IOL | Low-level outpu |  |  |  | 48 |  |  | 64 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 |  | 75 | 0 |  | 90 | MHz |
|  | Pulse duration | Clock high | 6 |  |  | 5 |  |  | ns |
| ${ }_{\text {w }}$ |  | Clock low | 7 |  |  | 6 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, A before CABT or B before CBAT |  | 7 |  |  | 6 |  |  | ns |
| ${ }_{\text {th }}$ | Hold time, A after CAB $\uparrow$ or B after CBA $\uparrow$ |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS646 <br> SN54AS648 |  |  | SN74AS646 <br> SN74AS648 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ |  |  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}^{\prime}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $V_{C C-}$ |  |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-3 \mathrm{~mA}$ | 2.4 |  |  | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-12 \mathrm{~mA}$ | 2 |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-15 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=48 \mathrm{~mA}$ |  | 0.35 | 0.55 |  |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=64 \mathrm{~mA}$ |  |  |  | , | 0.35 | 0.55 |  |
| 1 | Control inputs | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $V_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | $0.1{ }^{\circ}$ |  |
| 1 l | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $V_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports $\ddagger$ |  |  |  |  | 70 |  |  | 70 |  |
| IIL | Control inputs | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | -0.5 |  |  |  |  | -0.5 | mA |
|  | A or B ports $\ddagger$ |  |  | -0.75 |  |  | -0.75 |  |  |  |
| $10^{5}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$. | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 | -112 |  | $-30$ | -112 |  | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 120 | 195 |  | 120 | 195 | mA |
|  | 'AS646 |  | Outputs low |  | 130 | 211 |  | 130 | 211 |  |
|  |  |  | Outputs disabled |  | 130 | 211 |  | 130 | 211 |  |
|  | 'AS648 |  | Outputs high |  | 110 | 185 |  | 110 | 185 |  |
|  |  |  | Outputs low |  | 120 | 195 |  | 120 | 195 |  |
|  |  |  | Outputs disabled |  | 120 | 195 |  | 120 | 195 |  |

[^15]$\ddagger$ For $1 / O$ ports, the parameters $I_{\mathrm{IH}}$ and $I_{\mathrm{IL}}$ include the off-state output current.
§The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios-

## TYPES SN54AS646, SN54AS648, SN74AS646, SN74AS648 octal bus transceivers and registers with 3-STATE OUTPUTS

'AS646 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \mathrm{\Omega}, \\ & R 2=500 \mathrm{Q}, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS646 |  | SN74AS646 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 75 |  | 90 |  | MHz |
| tPLH | CBA or CAB | A or B | 2 | 9.5 | 2 | 8.5 |  |
| tPHL |  |  | 2 | 10 | 2 | 9 | ns |
| tPLH | A or B | B or A | 2 | 11 | 2 | 9 | ns |
| tPHL |  |  | 1 | 8 | 1 | 7 | ns |
| tPLH | $\begin{gathered} \text { SBA or SAB } \dagger \\ \text { (with A or B high) } \end{gathered}$ | A or B | 2 | 12 | 2 | 11 | ns |
| tPHL |  |  | 2 | 10 | 2 | 9 |  |
| tPZH | $\overline{\mathrm{G}}$ | $A$ or $B$ | 2 | 10 | 2 | 9 | ns |
| tPZL |  |  | 3 | 15 | 3 | 14 | ns |
| tPHZ | $\overline{\mathrm{G}}$ | A or B | 2 | 11 | 2 | 9 | ns |
| tPLZ |  |  | 2 | 11 | 2 | 9 | ns |
| tPZ | DIR | A or B | 3 | 19 | 3 | 16 | ns |
| tPZL |  |  | 3 | 21 | 3 | 18 | ns |
| tPHZ | DIR | A or B | 2 | 12 | 2 | 10 | ns |
| tPLZ |  |  | 2 | 12 | 2 | 10 |  |

'AS648 switching characteristics (see Note 1 )

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R} 1=500 \Omega \\ & \mathrm{R} 2=500 \Omega \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS648 |  | SN74AS648 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 75 |  | 90 |  | MHz |
| tPLH | CBA or CAB | A or B | 2 | 9.5 | 2 | 8.5 | ns |
| tPHL |  |  | 2 | 10 | 2 | 9 |  |
| tPLH | A or B | $B$ or $A$ | 2 | 9 | 2 | 8 | ns |
| tPHL |  |  | 1 | 8 | 1 | 7 |  |
| tPLH | SBA or SAB $\dagger$ (with A or B high) | $A$ or $B$ | 2 | 12 | 2 | 11 | ns |
| tPHL |  |  | 2 | 10 | 2 | 9 |  |
| tPZH | $\overline{\mathrm{G}}$ | $A$ or B | 2 | 10 | 2 | 9 | ns |
| tPZL |  |  | 3 | 18 | 3 | 15 |  |
| tPHZ | $\overline{\mathbf{G}}$ | A or B | 2 | 11 | 2 | 9 | ns |
| tPLZ |  |  | 2 | 11 | 2 | 9 |  |
| tPZH | DIR | A or B | 3 | 19 | 3 | 16 | ns |
| tPZL |  |  | 3 | 21 | 3 | 18 |  |
| tPHZ | DIR | $A$ or $B$ | 2 | 12 | 2 | 10 | ns |
| tPLZ |  |  | 2 | 12 | 2 | 10 |  |

these parameters are measured with the internal output state of the storage register opposite to that of the bus input.

## - Bus Transceivers/Registers

- Independent Registers and Enables for $A$ and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Included Among the Package Options Are Compact 24-Pin 300-mil-Wide DIPs and Both 28-Pin Plastic and Ceramic Chip Carriers
- Dependable Texas Instruments Quality and Reliability

| DEVICE | A OUTPUT | B OUTPUT | LOGIC |
| :---: | :---: | :---: | :---: |
| 'ALS651, 'AS651 | 3-State | 3-State | Inverting |
| 'ALS652. 'AS652 | 3-State | 3-State | True |
| 'ALS653 | Open-Collector | 3-State | Inverting |
| 'ALS654 | Open-Collector | 3-State | True |

## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable $G A B$ and $\bar{G} B A$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether realtime or stored data is transferred. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental busmanagement functions that can be performed with the octal bus transceivers and registers.
Data on the $A$ or $B$ data bus, or both, can be stored in the internal $D$ flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The -1 versions of the SN74ALS651 through SN74ALS654 are identical to the standard versions except that the recommended maximum IOL is increased to 48 milliamperes. There are no -1 , versions of the SN54ALS651 through SN54ALS654.

The SN54' family is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74' family is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


## TYPES SN54ALS651 THRU SN54ALS654, SN54AS651, SN54AS652 SN74ALS651 THRU SN74ALS654, SN74AS651, SN74AS652 oCTAL BUS TRANSCEIVERS AND REGISTERS

FUNCTION TABLE

| INPUTS |  |  |  |  | DATA I/O* |  |  | OPERATION OR FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GAB | GBA | CAB | CBA | SAB | SBA | A1 THRU A8 | B1 THRU B8 | 'ALS651, 'ALS653 | 'AS651 |

*The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
logic diagrams (positive logic)
'ALS651, 'AS651, 'ALS653


Pin numbers shown are for JT and NT packages.
'ALS652, 'AS652, 'ALS654


TO 7 OTHER CHANNELS

## logic symbols

'ALS651, 'AS651

'ALS653


Pin numbers shown are for JT and NT packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, $V_{C C}$
Input voltage: Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range: SN54ALS651, SN54ALS652 . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ SN74ALS651, SN74ALS652 . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions

$\dagger$ The extended condition applies if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25 V .
The 48-mA limit applies for the SN74ALS651-1 and SN74ALS652-1 only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


[^16]$\$$ For $I / O$ ports, the parameters $I_{I H}$ and $I_{I L}$ include the off-state output current.
IThe output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

## TYPES SN54ALS651, SN54ALS652, SN74ALS651, SN74ALS652 <br> OCTAL BUS TRANSCEIVERS AND REGISTERS

'ALS651 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 54ALS |  |  | 4ALS |  |  |
|  |  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $f_{\text {max }}$ |  |  |  |  |  |  |  |  | MHz |
| ${ }^{\text {PPLH }}$ | CBA or CAB | $A$ or B |  | 11 |  |  | 11 |  | ns |
| tPHL |  |  |  | 13 |  |  | 13 |  | ns |
| tPLH | $A$ or B | B or A |  | 10 |  |  | 10 |  | ns |
| tPHL |  |  |  | 12 |  |  | 12 |  |  |
| tPLH | $\begin{aligned} & \text { SBA or SAB } \ddagger \\ & \text { (with } A \text { or } B \text { high) } \end{aligned}$ | A or B |  | 16 |  |  | 16 |  | ns |
| tPHL |  |  |  | 16 |  |  | 16 |  |  |
| tPLH | SBA or SAB $\ddagger$ (with A or B low) | A or B |  | 15 |  |  | 15 |  | ns |
| tPHL |  |  |  | 15 |  |  | 15 |  |  |
| tPZH | $\overline{\mathrm{G}} \mathrm{BA}$ | A |  | 17 |  |  | 17 |  | ns |
| tPZL |  |  |  | 20 |  |  | 20 |  |  |
| tPHZ | $\overline{\mathrm{G}} \mathrm{BA}$ | A |  | 10 |  |  | 10 |  | ns |
| tPLZ |  |  |  | 12 |  |  | 12 |  |  |
| tPZH | GAB | B |  | 19 |  |  | 19 |  | ns |
| tPZL |  |  |  | 22 |  |  | 22 |  |  |
| tPHZ | GAB | B |  | 12 |  |  | 12 |  | ns |
| ${ }^{\text {tPLZ }}$ |  |  |  | 14 |  |  | 14 |  |  |

'ALS652 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS652 |  |  | SN74ALS652 |  |  |  |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | TYPt | MAX |  |
| ${ }_{\text {max }}$ |  |  |  |  |  |  |  |  | MHz |
| tplH | CBA or CAB | A or B |  | 11 |  |  | 11 |  | ns |
| tPHL |  |  |  | 13 |  |  | 13 |  | ns |
| tPLH | A or B | B or A |  | 8 |  |  | 8 |  | ns |
| tPHL |  |  |  | 8 |  |  | 8 |  |  |
| tPLH | SBA or SAB $\ddagger$ (with $A$ or $B$ high) | A or B |  | 16 |  |  | 16 |  | ns |
| tPHL |  |  |  | 16 |  |  | 16 |  |  |
| tPLH | SBA or $S A B \ddagger$(with $A$ or $B$ low) | A or B |  | 15 |  |  | 15 |  | ns |
| tPHL |  |  |  | 12 |  |  | 12 |  |  |
| tPZH | $\overline{\mathrm{G}} \mathrm{BA}$ | A |  | 17 |  |  | 17 |  | ns |
| tPZL |  |  |  | 20 |  |  | 20 |  |  |
| tPHZ | $\overline{\mathrm{G}} \mathrm{BA}$ | A |  | 10 |  |  | 10 |  | ns |
| tPLZ |  |  |  | 12 |  |  | 12 |  |  |
| tPZH | GAB | B |  | 19 |  |  | 19 |  | ns. |
| tPZL |  |  |  | 22 |  |  | 22 |  |  |
| tPHZ | GAB | B |  | 12 |  |  | 12 |  | ns |
| tPLZ |  |  |  | 14 |  |  | 14 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
NOTE 1: For load circuit and voltage waveforms, see page 1-12.

## TYPES SN54ALS653, SN54ALS654, SN74ALS653, SN74ALS654 OCTAL BUS TRANSCEIVERS AND REGISTERS


tThe extended condition applies if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25 V .
The $48-\mathrm{mA}$ limit applies for the SN74ALS653-1 and SN74ALS654-1 only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS653 SN54ALS654 |  |  | SN74ALS653 <br> SN74ALS654 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP $\ddagger$ | MAX | MIN | TYP $\ddagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{VOH}^{\prime}$ | B ports | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V . | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $V_{c c}-2$ |  |  | $v$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$. | $1 \mathrm{OH}=-3 \mathrm{~mA}$ |  | 3.2 |  | 2.43 .2 |  |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ | $1 \mathrm{OH}=-12 \mathrm{~mA}$ |  | 2 |  |  |  |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\mathrm{OH}}=-15 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| IOH | A ports | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{VOH}=5.5 \mathrm{~V}$ | 0.1 |  |  |  |  | 0.1 | mA |
| $V_{O L}$ |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA} \text { for }-1 \mathrm{ver} \end{aligned}$ | $\begin{aligned} & \mathrm{lOL}=24 \mathrm{~mA} \\ & \text { sions) } \end{aligned}$ | . |  |  |  | 0.35 | 0.5 |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |
| ${ }^{\text {I }} \mathrm{H}$ | Control inputs | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $V_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports 5 |  |  |  |  | 20 |  |  | 20 |  |
| IIL | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
|  | A or B ports ${ }^{\text {S }}$ |  |  |  |  | -0.2 |  |  | -0.2 |  |
| 101 | B ports | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\text {I C C }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 52 |  |  | 52 |  | mA |
|  | 'ALS653 |  | Outputs low |  | 57 |  |  | 57 |  |  |
|  |  |  | Outputs disabled |  | 58 |  |  | 58 |  |  |
|  | 'ALS654 |  | Outputs high |  | 60 |  |  | 60 |  |  |
|  |  |  | Outpurs low |  | 68 |  |  | 68 |  |  |
|  |  |  | Outputs disabled |  | 68 |  |  | 68 |  |  |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
5 For $1 / O$ ports, the parameters $I_{1 H}$ and $I_{1 L}$ include the off-state output current.
IThe output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

## 'ALS653 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \hline V_{C C}=4.5 V \text { to } 5.5 V, \\ & C_{L}=50 \mathrm{pF}, \\ & R_{L}=680 \Omega,(A \text { outputs }) \\ & R 1=R 2=500 \Omega,(B \text { outputs }) \\ & T_{A}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS653 |  | SN74ALS653 |  |  |  |
|  |  |  | MIN TYPt | MAX | MIN | TYPt | MAX |  |
| $f_{\text {max }}$ |  |  |  |  |  |  |  | MHz |
| tPLH | CBA | A | 24 |  |  | 24 |  | ns |
| tPHL |  |  | 15 |  |  | 15 |  | ns |
| tPLH | CAB | B | 11 |  |  | 11 |  | ns |
| tPHL |  |  | 13 |  |  | 13 |  | ns |
| tple | A | B | 10 |  |  | 10 |  |  |
| tPHL |  |  | 12 |  |  | 12 |  | ns |
| tPLH | B | A | 24 |  |  | 24 |  | ns |
| tPHL |  |  | 10 |  |  | 10 |  |  |
| tpLH | SBA $\ddagger$ (with B high) | A | 26 |  |  | 26 |  | ns |
| tPHL |  |  | 15 |  |  | 15 |  |  |
| tPLH | SBA $\ddagger$(with B low) | A | 26 |  |  | 26 |  | ns |
| tPHL |  |  | 15 |  |  | 15 |  |  |
| tPLH | SAB $\ddagger$ <br> (with A high) | B | 16 |  |  | 16 |  | ns |
| tPHL |  |  | 16 |  |  | 16 |  |  |
| tPLH | SAB $\ddagger$ <br> (with A low) | B | 15 |  |  | 15 |  | ns |
| tPHL |  |  | 15 |  |  | 15 |  |  |
| tPLH | $\overline{\text { ĠBA }}$ | A | 24 |  |  | 24 |  | ns |
| tPHL |  |  | 17 |  |  | 17 |  |  |
| tPZH | GAB | B | 19 |  |  | 19 |  | ns |
| tPZL |  |  | 22 |  |  | 22 |  |  |
| tphz | GAB | B | 12 |  |  | 12 |  | ns |
| tPLZ |  |  | 14 |  |  | 14 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: For load circuit and voltage waveforms, see page 1-12.
Additional information on these products can be obtained from the factory as it becomes available.

## 'ALS654 switching characteristics (see Note 1)


$\ddagger$ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
NOTE 1: For load circuit and voltage waveforms, see page 1-12.
Additional information on these products can be obtained from the factory as it becomes available.

## TYPES SN54AS651, SN54AS652, SN74AS651, SN74AS652 <br> OCTAL BUS TRANSCEIVERS AND REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```
Supply voltage, VCC\(7 V\)
```

Input voltage: Control inputs ..... 7 V
I/O ports ..... 5.5 V
Operating free-air temperature range: SN54AS651, SN54AS652 ..... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74AS651, SN74AS652 $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## recommended operating conditions


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS651 <br> SN54AS652 |  |  | SN74AS651 SN74AS652 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}-2}$ |  |  | $V_{\text {cc- }}$ |  |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2 |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-15 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| VOL |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  | 0.35 | 0.55 |  |  |  | V |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=64 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.55 |  |
| 1 | Control inputs | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |
| ${ }^{1} \mathrm{H}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $V_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports $\ddagger$ |  |  |  |  | 70 |  |  | 70 |  |
| ItL | Control inputs | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.75 |  |  | -0.75 |  |
| $10{ }^{\text {\% }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\prime} \mathrm{CC}$ | 'AS651 | $V_{C C}=5.5 \mathrm{~V}$ | Outputs high |  | 110 | 185 |  | 110 | 185 | mA |
|  |  |  | Outputs low |  | 120 | 195 |  | 120 | 195 |  |
|  |  |  | Outputs disabled |  | 130 | 195 |  | 130 | 195 |  |
|  | 'AS652 |  | Outputs high |  | 120 | 195 |  | 120 | 195 |  |
|  |  |  | Outputs low |  | 130 | 211 |  | 130 | 211 |  |
|  |  |  | Outputs disabled |  | 130 | 211 |  | 130 | 211 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\ddagger$ For $/ / O$ ports, the parameters $I_{H}$ and $I_{\mathrm{h}}$ include the off-state output current.
5 The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IoS.
'AS651 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \mathrm{Q}, \\ & \mathrm{R2}=500 \mathrm{Q}, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS651 |  | SN74AS651 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 75 |  | 90 |  | MHz |
| tPLH | CBA or CAB | $A$ or B | 2 | 9.5 | 2 | 8.5 |  |
| tPHL |  |  | 2 | 10 | 2 | 9 | ns |
| tPLH | $A$ or B | B or A | 2 | 9 | 2 | 8 |  |
| tPHL |  |  | 1 | 8 | 1 | 7 | ns |
| tPLH | SBA or SAB $\dagger$ | A or B | 2 | 12 | 2 | 11 |  |
| tPHL |  |  | 2 | 10 | 2 | 9 | ns |
| tPZH | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 2 | 11 | 2 | 10 | ns |
| tPZL |  |  | 3 | 18 | 3 | 16 |  |
| tPHZ | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 2 | 10 | 2 | 9 |  |
| tPLZ |  |  | 2 | 10 | 2 | 9 | ns |
| tPZH | GAB | B | 3 | 12 | 3 | 11 | ns |
| ${ }^{\text {tPZL }}$ |  |  | 3 | 20 | 3 | 16 | ns |
| tPHZ | GAB | B | 2 | 11 | 2 | 10 | ns |
| tPLZ |  |  | 2 | 12 | 2 | 11 |  |

'AS652 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | S^154AS652 |  | SN74AS652 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 75 |  | 90 |  | MHz |
| tple | CBA or CAB | $A$ or $B$ | 2 | 9.5 | 2 | 8.5 |  |
| tPHL |  |  | 2 | 10 | 2 | 9 | ns |
| tPLH | A or B | $B$ or $A$ | 2 | 11 | 2 | 9 |  |
| tPHL |  |  | 1 | 8 | 1 | 7 | ns |
| tpLH | SBA or SAB $\dagger$ | $A$ or $B$ | 2 | 12 | 2 | 11 | ns |
| tPHL |  |  | 2 | 10 | 2 | 9 |  |
| tPZH | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 2 | 11 | 2 | 10 | ns |
| tPZL |  |  | 3 | 18 | 3 | 16 | ns |
| tPHZ | $\overline{\mathrm{G}} \mathrm{BA}$ | A | 2 | 10 | 2 | 9 | ns |
| tPHL |  |  | 2 | 10 | 2 | 9 | ns |
| tpZH | GAB | B | 3 | 12 | 3 | 11 | ns |
| tpZL |  |  | 3 | 20 | 3 | 16 | ns |
| tPHZ | GAB | B | 2 | 11 | 2 | 10 |  |
| tPLZ |  |  | 2 | 12 | 2 | 11 | ns |

These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
NOTE 1: For load circuit and voltage waveforms, see page 1-12.

- 'ALS677 is a 16 -bit Address Comparator with Enable
- 'ALS678 is a 16-bit Address Comparator with Latch
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

The 'ALS677 and 'ALS678 address comparators simplify addressing of memory boards and/or other peripheral devices. The four $P$ inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 16 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs A 1 through $A 7$ must be low and that inputs A8 through A16 must be high to cause the output to go low. Equality of the address applied at the $A$ inputs to the preprogrammed address is indicated by the output being low.

The 'ALS677 features an enable input (G). When $G$ is low, the device is enabled. When $G$ is high, the device is disabled and the output is high regardless of the $A$ and $P$ inputs. The 'ALS678 features a transparent latch and a latch enable input ( $C$ ). When $C$ is high, the device is in the transparent mode. When C is low, the previous logic state of $Y$ is latched.

The SN54ALS677 and SN54ALS678 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN54ALS677 and SN74ALS678 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

| SN54ALS677 . . . JT PA |  |  |
| :---: | :---: | :---: |
| SN74ALS677 |  | NT P |
| (TOP VIEW) |  |  |
| A1 $\square_{1}^{1} U_{24} \mathrm{~V}_{\text {Vcc }}$ |  |  |
| A2 2 |  | - |
| A3 $\square^{3}$ |  |  |
| A4 $\square^{4}$ |  | - P3 |
| A5 5 | 20 | P2 |
| A6 6 | 19 |  |
| A7 7 | 18 | PO |
| A 8 - | 17 | A16 |
| A9 ${ }^{-1}$ | 16 | A15 |
| A10 10 | 15 | A14 |
| A 11 111 | 14 | A13 |
| GND 12 | 13 | A12 |

SN54ALS677 . . . FH PACKAGE SN74ALS677 . . . FN PACKAGE


SN54ALS678 . . . JT PACKAGE SN74ALS678 . . . NT PACKAGE (TOP VIEW)

| 1 | $\mathrm{V}_{24} \square \mathrm{VCc}$ |
| :---: | :---: |
| A2 ${ }^{2}$ | 23 ] C |
| A3 ${ }^{3}$ | 22 Y |
| A4 $\square_{4}$ | $21 . \mathrm{P} 3$ |
| A5 5 | $20]$ P2 |
| A6 6 | 19 P 1 |
| A7 7 | 18 PO |
| A8 8 | A16 |
| A9 9 | 16 A15 |
| A10 10 | $15 \bigcirc 14$ |
| A11 11 | 14 A13 |
| GND 12 | $13 \square 112$ |

SN54ALS678 . . . FH PACKAGE SN74ALS678 . . . FN PACKAGE (TOP VIEW)


FUNCTION TABLE

| $\frac{\cdot A!c c 77}{\overline{\mathbf{G}}}$ | $\begin{gathered} \text { ALSE } 78 \\ \text { C } \end{gathered}$ | InPuts COMmMOn TO＇ALSE77 AND＇ALS679 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ourpur <br> Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | P3 | P2 | P1 | PO | A1 | A2 | A3 | A4 | $\frac{\mathrm{A} 5}{\mathrm{H}}$ | $\frac{A 6}{\mathrm{H}}$ | $\frac{A 7}{H}$ | $\frac{\mathrm{AB}}{\mathrm{H}}$ | $\frac{\mathrm{A9}}{\mathrm{H}}$ | ${ }_{\text {A10 }}$ | H | 12 | 13 A | 14 | A15 A16 |  |  |
| L | H | L | L | L | L | H | H | H |  |  |  |  |  |  |  |  | H | H | H | H | H | L |
| $L$ | H | L | L | L | H | L | H | H | H | H | H | H | H | H | H | H | H | H | H | H | H | L |
| L | H | L | L | H | L | L | L | H | H | H | H | H | H | H | H | H | H | H | H | H | H | L |
| L | H | L | L | H | H | L | L | L | H | H | H | H | H | H |  | H | H | H | H | H | H | L |
| L | H | L | H | L | L | L | L | L | L． | H | H | H | H | H |  | H | H | H | H | H | H | L |
| L | H | L | H | L | H | L | L | L | L | L | H | H | H | H |  | H | H | H | H | H | H | L |
| L | H | L | H | H | L | L | L | L | L | L | L | H | H | H |  | H | H | H | H | H | H | L |
| L． | H | L | H | H | H | L | L | L | L | L | L | L | H | H |  | H | H | H | H | H | H | L |
| L | H | H | L | L | L | L | L | L | L | L | L | L | L | H |  | H | H | H | H | H | H | L |
| L | H | H | L | L | H | L | L | L | L | L | L | L | L | L | H | H | H | H | H | H | H | L |
| L | H | H | L | H | L | L | L | L | L | L | L | L | L | L | L | H | H | H | H | H | H | L |
| L | H | H | L | H | H | L | L | L | L | L | L | L | L | L | L | L． | H | H | H | H | H | L |
| L | H | H | H | L | L | L | L | L | L | L | L | L | L | L |  | L | L | H | H | H | H | L |
| L | H | H | H | L | H |  | L | $L$ | L | L | L | L | L | L | L | L | 1 | 1. | H | H | H | L |
| L | H | H | H | H | L |  | L | L | L | L | L | L | L | L | L | L | L | L | L | H | H | L |
| L | H | H | H | H | H | L | L | L | L | L | L | L | L | L |  | L | L | L | L | L | H | L |
| L | H | All other combinations |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | H |
| H |  | ＇ALS677：Any combination |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | H |
|  | L | ＇ALS678：Any combination |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Latched |

logic symbols

＇ALS678


Pin numbers shown are for JT and NT packages．
logic diagrams (positive logic)
'ALS677

'ALS678


Pin numbers shown are for JT and NT packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

|  |  | SN54ALS677 <br> SN54ALS678 |  |  | SN74ALS677 SN74ALS678 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| IOH | High-level output current |  |  | -1 |  |  | -2.6 | mA |
| $\mathrm{IOL}^{\text {d }}$ | Low-level output current |  |  | 12 |  |  | 24 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS677 <br> SN54ALS678 |  |  | SN74ALS677 SN74ALS678 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\mathrm{v}_{\mathrm{CC}}{ }^{-}$ |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | ${ }^{1} \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 | 3.3 |  |  |  |  | v |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}^{\mathrm{OH}}=-2.6 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$. | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
| ${ }^{\text {OL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| 1 IH |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\text {I C C }}$ | 'ALS677 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ |  |  | 21 | 33 |  | 21 | 33 | mA |
|  | 'ALS678 |  |  |  | 21 | 35 |  | 21 | 35 |  |

[^17]'ALS677 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS677 |  | SN74ALS677 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any P | Y | 4 | 28 | 4 | 25 | ns |
| tpHL |  |  | 8 | 40 | 8 | 35 |  |
| ${ }_{\text {tPLH }}$ | Any A | Y | 5 | 26 | 5 | 22 | ns |
| tPHL |  |  | 5 | 40 | 5 | 35 |  |
| tPLH | $\overline{\mathrm{G}}$ | Y | 3 | 15 | 3 | 13 | ns |
| tpHL |  |  | 5 | 30 | 5 | 25 |  |

'ALS678 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R_{\mathrm{L}}=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS678 |  | SN74ALS678 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tPLH }}$ | Any P | Y | 6 | 27 | 6 | 22 |  |
| tpHL |  |  | 10 | 52 | 10 | 43 | s |
| ${ }_{\text {t PLH }}$ | Any A | $Y$ | 5 | 25 | 5 | 21 | s |
| ${ }^{\text {tPHL }}$ |  |  | 5 | 40 | 5 | 35 | ns |
| tPLH | C | Y | 3 | 25 | 3 | 20 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 15 | 54 | 15 | 48 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

## TYPICAL APPLICATION INFORMATION

The＇ALS677 and＇AI．S678 can be wired to recognize any one of 216 － 1 addresses．The number of＂lows＇in the address determines the input pattern for the $P$ inputs．Then those system address lines that are low in the address to be recognized are connected to the lowest numbered $A$ inputs of the address comparator and the system address lines that are high are connected to the highest numbered $A$ inputs．

For example，assume the comparator is to enable a device when the 16 －bit system address is：

| A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $H$ | $H$ | L | L | H | H | L | L | H | H | L | L | H | H | H | H |

Since the address contains 6 lows and 10 highs，the following connections are made：
P3 to $O \mathrm{~V}, \mathrm{P} 2$ to $\mathrm{V}_{\mathrm{C}}, \mathrm{P} 1$ to $\mathrm{V}_{\mathrm{CC}}$ ，and PO to O V ．
System address lines A13，A12，A9，A8，A5，and A4 to comparator inputs A1 through A6 in any convenient order．
The remaining ten system address lines to comparator inputs A7 through A16 in any convenient order．

The output provides an active－low enabling signal．
The following circuit is a modulo－N synchronous counter．The＇ALS163 is connected to provide a low－level clear signal when $N=$ FEFF $_{16}$ ．


MODULO－N SYNCHRONOUS COUNTER

## - 'ALS679 is a 12-Bit Address Comparator With Enable

- 'ALS680 is a 12-Bit Address Comparator With Latch
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

The 'ALS679 and 'ALS680 address comparators simplify addressing of memory boards and/or other peripheral devices. The four P inputs are normally hard wired with a preprogrammed address. An internal decoder determines what input information applied to the 12 A inputs must be low or high to cause a low state at the output (Y). For example, a positive-logic bit combination of 0111 (decimal 7) at the P input determines that inputs $A 1$ through $A 7$ must be low and that inputs $A 8$ through A12 must be high to cause the output to go low. Equality of the address applied at the $A$ inputs to the preprogrammed address is indicated by the output being low.

The 'ALS679 features an enable input ( $\overline{\mathrm{G}})$. When $\overline{\mathrm{G}}$ is low, the device is enabled. When $\overline{\mathrm{G}}$ is high, the device is disabled and the output is high regardless of the $A$ and $P$ inputs. The 'ALS680 features a transparent latch and a latch enable input (C). When $C$ is high, the device is in the transparent mode. When $C$ is low, the previous logical state of $Y$ is latched.

The SN54ALS679 and SN54ALS680 are characterized for operation over the full military temperature of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS679 and SN74ALS680 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


SN54ALS679 . . . FH PACKAGE SN74ALS679 . . . FN PACKAGE (TOP VIEW)


SN54ALS680 . . . J PACKAGE SN74ALS680 . . . N PACKAGE (TOP VIEW)


SN54ALS680 . . . FH PACKAGE
SN74ALS680 . . . FN PACKAGE (TOP VIEW)


FUNCTION TABLE

logic symbols

＊The three shaded rows of the function table show combinations that would normally not be used in address comparator applications．The logic symbols above are not valid for these combinations in which $P=12,13$ ，and 14．If symbols valid for all combinations are required，starting with the fourth Exclusive－OR from the bottom，change $P \geqslant 9$ to $P=9 \ldots 11 / 13 \ldots 15, P \geqslant 10$ to $P=10 / 11 / 14 / 15$ ，and $P \geqslant 11$ to $P=11 / 15$ ．
Pin numbers shown are for $J$ and $N$ packages．
logic diagrams (positive logic)


ALS AND AS CIRCUITS N

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```
Supply voltage, VCC7 V
```

Input voltage ..... 7 V
Operating free-air temperature range: SN54ALS679, SN54ALS680 $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

```SN74ALS679, SN74ALS680 . . . . . . . . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
```

Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions

|  |  | SN54ALS679 <br> SN54ALS680 |  |  | SN74ALS679 <br> SN74ALS680 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current |  |  | -1 |  |  | -2.6 | mA |
| $\mathrm{IOL}^{\text {l }}$ | Low-level output current |  |  | 12 |  |  | 24 | mA |
| TA | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS679 <br> SN54ALS680 |  |  | SN74ALS679 <br> SN74ALS680 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}^{\prime}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}^{\prime}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{Cc}}$ |  |  | $\mathrm{V}_{\mathrm{Cc}}$ |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 | 3.3 |  |  |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | $v$ |
| OL |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| I |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ${ }^{\text {ILL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\prime} \mathrm{CC}$ | 'ALS679 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ |  |  | 17 | 28 |  | 17 | 28 | mA |
|  | 'ALS680 |  |  |  | 18 | 27 |  | 18 | 27 |  |

[^18]$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
＇ALS679 switching characteristics（see Note 1）

| PARAMETER | FROM （INPUT） | TO （OUTPUT） | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS679 |  | SN74ALS679 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any P | Y | 4 | 28 | 4 | 25 | ns |
| tpHL |  |  | 8 | 40 | 8 | 35 |  |
| tPLH | Any A | Y | 5 | 26 | 5 | 22 | ns |
| tPHL |  |  | 5 | 35 | 5 | 30 |  |
| tPLH | $\overline{\mathrm{G}}$ | Y | 3 | 15 | 3 | 13 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 5 | 30 | 5 | 25 |  |

＇ALS680 switching characteristics（see Note 1）

| PARAMETER | FROM （INPUT） | TO （OUTPUT） | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS680 |  | SN74ALS680 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | Any P | Y | 6 | 27 | 6 | 22 | ns |
| tPHL |  |  | 10 | 43 | 10 | 38 | ns |
| tPLH | Any A | Y | 5 | 25 | 5 | 21 | ns |
| tPHL |  |  | 5 | 28 | 5 | 25 |  |
| tPLH | C | Y | 3 | 25 | 3 | 20 | ns |
| tPHL |  |  | 15 | 48 | 15 | 42 |  |

NOTE 1：For load circuit and voltage waveforms，see page 1－12 of the TTL Data Book，Volume 3.

## TYPICAL APPLICATION INFORMATION

The＇ALS679 and＇ALS680 can be wired to recognize any one of 212 addresses．The number of＂lows＇in the address determines the input pattern for the $P$ inputs．Then those system address lines that are low in the address to be recognized are connected to the lowest numbered $A$ inputs of the address comparator and the system address lines that are high are connected to the highest numbered $A$ inputs．
For example，assume the comparator is to enable a device when the 12 －bit system address is：

| A1！ | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $H$ | $H$ | L | L | $H$ | $H$ | L | L | $H$ | $H$ | $H$ | $H$ |

Since the address contains 4 lows and 8 highs，the following connections are made：
P 3 to $0 \mathrm{~V}, \mathrm{P} 2$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{P} 1$ to 0 V ，and P 0 to 0 V ．
System address lines A9，A8，A5，and A4 to comparator inputs A1 through A4 in any convenient order．
The remaining eight system address lines to comparator inputs A5 through A12 in any convenient order．
The output provides an active－low enabling signal．
The following circuit is a register bank decoder that examines the 14 most significant bits（A0 through A13）of a 20－bit ad－ dress to select banks corresponding to the hex addresses 10000，10040，10080，and 100C0．


## TYPES SN54AS756, SN54AS757, SN74AS756, SN74AS757 OCTAL BUFFERS AND LINE DRIVERS WITH OPEN.COLLECTOR OUTPUTS

## - Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers

- Eliminates the Need for 3-State Overlap Protection
- P-N-P Inputs Reduce DC Loading
- Dependable Texas Instruments Quality and Reliability
- Open-Collector Versions of 'AS240, 'AS241


## description

These octal bus transceivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters by eliminating the need for three-state overlap protection. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical $\overline{\mathrm{G}}$ (active-low output control) inputs, and complementary $G$ and $\bar{G}$ inputs. These devices feature high fan-out and improved fan-in.

The SN54' family is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74' family is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## SN54AS' . . . J PACKAGE <br> SN74AS' . . . N PACKAGE

(TOP VIEW)

| $1 \overline{\mathrm{G}} \square^{1}$ | $\mathrm{U}_{20}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| 1A1边 | 19 | - $2 \overline{\mathrm{G}} / 2 \mathrm{G}$ * |
| 2 Y 4 | 18 | 1Y1 |
| $1 \mathrm{~A} 2 \square_{4}$ | 17 | ] 2A4 |
| $2 \mathrm{Y} 3{ }^{-5}$ | 16 | 1 Y 2 |
| 1 A3 6 | 15 | ] 2A3 |
| 2 Y 2 -7 | 14 | 1 Y 3 |
| 1A4 $\square^{8}$ | 13 | - 2A2 |
| $2 \mathrm{Y} 1 \square^{-9}$ | 12 | 1Y4 |
| GND 10 | 11 | - 2 A 1 |

## SN54AS' . . . FH PACKAGE

SN74AS' . . . FN PACKAGE (TOP VIEW)

logic symbols
＇AS756

＇AS757

logic diagrams（positive logic）

（3） $2 \mathrm{Y4}$

## TYPES SN54AS756, SN54AS757, SN74AS756, SN74AS757 OCTAL BUFFERS AND LINE DRIVERS WITH OPEN.COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC | 7 V |
| :---: | :---: |
| Input voltage | V |
| Off-state output voltage |  |
| Operating free-air temperature range: SN54AS756, SN54AS757 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74AS756, SN74AS757 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range |  |

recommended operating conditions

|  |  | SN54AS756 <br> SN54AS757 |  |  | SN74AS756 SN74AS757 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $V_{\text {Cl }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | $V$ |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{VOH}^{\text {OH}}$ | High-level output voltage |  |  | 5.5 |  |  | 5.5 | V |
| ${ }^{1} \mathrm{OL}$ | Low-level output current |  |  | 48 |  |  | 64 | mA |
| $\mathrm{T}_{\mathbf{A}}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS756 SN54AS757 |  |  | $\begin{aligned} & \text { SN74AS756 } \\ & \text { SN74AS757 } \\ & \hline \end{aligned}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| ${ }^{\mathrm{IOH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\mathrm{O}}=48 \mathrm{~mA}$ |  |  | 0.55 |  |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA}$ |  |  |  |  |  | 0.55 |  |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| 1 H |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IL | 'AS757 <br> A inputs only | $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | -1 |  |  | -1 |  |  | mA |
|  | All other |  |  |  |  | -0.5 |  |  | -0.5 |  |
| ${ }^{\prime} \mathrm{Cc}$ | -AS756 | $V_{C C}=5.5 \mathrm{~V}$ | Output high |  | 9 | 15 |  | 9 | 15 | mA |
|  | AS756 |  | Output low |  | 51 | 80 |  | 51 | 80 |  |
|  | 'AS757 |  | Output high |  | 21 | 33 |  | 21 | 33 |  |
|  |  |  | Output low |  | 61 | 95 |  | 61 | 95 |  |

[^19]
## 'AS756 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V} C \mathrm{CC}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS756 |  | SN74AS756 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tpLH | A | Y | 3 | 20 | 3 | 19 | ns |
| tPHL |  |  | 1 | 7 | 1 | 6 |  |
| tPLH | $\overline{\mathrm{G}}$ | Y | 3 | 22 | 3 | 19.5 | ns |
| tPHL |  |  | 1 | 8.5 | 1 | 7.5 |  |

'AS757 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS757 |  | SN74AS757 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {tPLH }}$ | A | Y | 3 | 19.5 | 3 | 18.5 |  |
| tPHL |  |  | 1 | 7 | 1 | 6 | ns |
| tPLH | 1 G | Y | 3 | 21 | 3 | 20 | ns |
| tPHL |  |  | 1 | 8 | 1 | 7 |  |
| tpLH | 2G | Y | 3 | 22.5 | 3 | 21 | ns |
| tPHL |  |  | 1 | 8.5 | 1 | 7.5 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

- 2-Way Asynchronous Communication Between Data Buses


## P-N-P Inputs Reduce Loading

- Dependable Texas instruments Quality and Reliability
- Open-Collector Versions of 'AS242, 'AS243


## description

These four-data-line transceivers are designed for asynchronous two-way communications between data buses.

The SN54' family is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74' family is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol
'AS758
'AS759

logic diagrams (positive logic)
'AS758


Pin numbers shown are for $J$ and $N$ packages.

## TYPES SN54AS758, SN54AS759, SN74AS758, SN74AS759 QUADRUPLE BUS TRANSCEIVERS WITH OPEN.COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```
Supply voltage, VCC7 V
Input voltage: All inputs and I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }7\mathrm{ V
Operating free-air temperature range: SN54AS758, SN54AS759 . . . . . . . . . . . . . . . . . . - 55 % C to 1255
SN74AS758, SN74AS759 . . . . . . . . . . . . . . . . . . . . . . . . . . 0}\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to 70
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 - 年 to 150
```


## recommended operating conditions

|  |  | SN54AS758 <br> SN54AS759 |  |  | $\begin{aligned} & \hline \text { SN74AS758 } \\ & \text { SN74AS759 } \\ & \hline \end{aligned}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | 5.5 |  |  | 5.5 | $\checkmark$ |
| ${ }^{\mathrm{OL}}$ | Low-level output current |  |  | 48 |  |  | 64 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS758 <br> SN54AS759 |  |  | SN74AS758SN74AS759 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| ${ }^{1} \mathrm{OH}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{VOL}^{\text {O }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  |  | 0.55 |  |  |  | V |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=64 \mathrm{~mA}$ |  |  |  |  |  | 0.55 |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A or B ports | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |
| 1 H | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports |  |  |  |  | 50 |  |  | 50 |  |
| ILL | Control inputs | $V_{C C}=5.5 \mathrm{~V}$ | $V_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
|  | AS758 A or B ports ${ }^{\ddagger}$ |  |  |  |  | -0.5 |  |  | -0.5 |  |
|  | 'AS759 A or B ports ${ }^{\ddagger}$ |  |  |  |  | -1 |  |  | -1 |  |
| ICC | 'AS758 | $V_{C C}=5.5 \mathrm{~V}$ | Outputs high |  | 17 | 27 |  | 17 | 27 | mA |
|  |  |  | Outputs low |  | 38 | 60 |  | 38 | 60 |  |
|  | 'AS759 |  | Outputs high |  | 27 | 43 |  | 27 | 43 |  |
|  |  |  | Outputs low |  | 47 | 74 |  | 47 | 74 |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ For $I / O$ ports, the parameters $I_{I H}$ and $I_{I L}$ include the off-state output current.
'AS758 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to MAX } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS758 |  | SN74AS758 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tpli | A or B | $B$ or A | 3 | 20.5 | 3 | 19.5 | ns |
| tpHL |  |  | 1 | 7 | 1 | 6 | ns |
| tPLH | GBA | A | 3 | 22 | 3 | 19.5 | ns |
| tPHL |  |  | 1 | 8.5 | 1 | 7.5 |  |
| tPLH | $\overline{\mathrm{G}} \mathrm{AB}$. | B | 3 | 22 | 3 | 21 | ns |
| tphL |  |  | 1 | 8.5 | 1 | 8 |  |

'AS759 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} . \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS759 |  | SN74AS759 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tPLH }}$ | $A$ or $B$ | $B$ or A | 3 | 21 | 3 | 20 | ns |
| ${ }_{\text {PHL }}$ |  |  | 1 | 7 | 1 | 6 |  |
| ${ }_{\text {tPLH }}$ | GBA | A | 3 | 21 | 3 | 20 | ns |
| ${ }^{\text {t PHL }}$ |  |  | 1 | 8 | 1 | 7 |  |
| tPLH | GAB | B | 3 | 22.5 | 3 | 21 | ns |
| ${ }_{\text {t PHL }}$ |  |  | 1 | 8.5 | 1 | 7.5 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

| 2 |
| :--- |
| 8 |
| 8 |
| 6 |
| 2 |
| 2 |
| 0 |
| 2 |
| 0 |
| 0 |
| 0 |
| 0 |

- Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers
- Eliminates the Need For 3-State Overlap Protection
- P-N-P Inputs Reduce DC Loading
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability
- Open-Collector Version of 'AS244


## description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers; clock drivers, and bus-oriented receivers and transmitters by eliminating the need for 3-state overlap protection. Taken together with the 'AS756 and 'AS757, these devices provide the choice of selected combinations of inverting outputs, symmetrical $\overline{\mathrm{G}}$ (activelow input control) inputs, and complementary $G$ and $\overline{\mathrm{G}}$ inputs.

The SN54AS760 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74AS760 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
functional block diagram (positive logic)


Pin numbers shown are for $J$ and $N$ packages

## SN54AS760 . . . J PACKAGE <br> SN74AS760 . . . N PACKAGE

(TOP VIEW)


> SN54AS760 . . . FH PACKAGE
> SN74AS760. . FN PACKAGE (TOP VIEW)

logic symbol


## TYPES SN54AS760, SN74AS760 <br> OCTAL BUFFERS AND LINE DRIVERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

|  |  | SN54AS760 |  |  | SN74AS760 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | 5.5 |  |  | 5.5 | V |
| $\mathrm{IOL}^{\text {a }}$ | Low-level output current |  |  | 48 |  |  | 64 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS760 |  |  | SN74AS760 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| VIK |  |  |  | $\mathrm{VCC}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| ${ }^{1} \mathrm{OH}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{VOH}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| VOL |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  | 0.55 |  |  |  | V |
| OL |  | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=64 \mathrm{~mA}$ |  |  |  |  |  | 0.55 | $v$ |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| Ith |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| If | $\overline{\mathrm{G}}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{l}}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
|  | A |  |  |  |  | -1 |  |  | -1 |  |
| Icc |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 20 | 32 |  | 20 | 32 | mA |
|  |  | Outputs low |  | 60 | 94 |  | 60 | 94 |  |

## 'AS760 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{A}=\operatorname{MIN} \text { to } \operatorname{MAX} \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS760 |  | SN74AS760 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | A | Y | 3 | 19.5 | 3 | 18.5 | ns |
| tphL |  |  | 1 | 7 | 1 | 6 |  |
| tPLH | $\overline{\mathrm{G}}$ | Y | 3 | 19.5 | 3 | 18.5 | ns |
| tPHL |  |  | 1 | 8 | 1 | 7 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.
－Included Among the Package Options Are 20－Pin DIPs and Both Plastic and Ceramic Chip Carriers
－＇AS762 Has True and Complementary Outputs
－＇AS763 Has Complementary G and $\overline{\mathbf{G}}$ Inputs
－Open－Collector Outputs Drive Bus Lines or Buffer Memory Address Registers
－Eliminates the Need for 3－State Overlap Protection
－Current Sinking Capability Up to 64 mA
－Dependable Texas Instruments Quality and Reliability

## description

These octal buffers and line drivers are designed specifically to improve the performance of three－state memory address drivers，clock drivers，and bus－ oriented receivers and transmitters by eliminating the need for 3 －state overlap protection．The designer has a choice of selected combinations of inverting and noninverting outputs，symmetrical $\bar{G}$（active－low output control）inputs，and complementary G and $\overline{\mathrm{G}}$ inputs．

The SN54AS762 and SN54AS763 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ．The SN74AS762 and SN74AS763 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ．
logic symbols


SN54AS＇．．．J PACKAGE SN74AS＇．．．N PACKAGE （TOP VIEW）

| 1 $\bar{G}$ | $\mathrm{J}_{20}$ | $]^{\prime} \mathrm{Cc}$ |
| :---: | :---: | :---: |
|  | 19 | 2 $\mathrm{G}^{\text {／}} 2 \mathrm{G}$＊ |
| $2 \mathrm{Y} 4 \square_{3}$ | 18 | ］1Y1 |
| 1A2 4 | 17 | $\square 2 \mathrm{~A} 4$ |
| $2 \mathrm{Y} 3-5$ | 16 | 1 Y 2 |
| $1 \mathrm{A3} \square^{6}$ | 15 | 2 A 3 |
| $2 \mathrm{Y} 2 \square 7$ | 14 | 1 Y 3 |
| 144 ${ }^{\text {4 }}$ | 13 | 2A2 |
| $2 \mathrm{Y} 1 \square^{9}$ | 12 | ］ $1 \mathrm{Y4}$ |
| GND 10 | 11 | $]^{2 A 1}$ |


（TOP VIEW）


Pin numbers shown are for J and N packages．

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }7\mathrm{ V 
input völtãge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V
Off-state output voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }7\mathrm{ V
Operating free-air temperature range: SN54AS762,SN54AS763 . . . . . . . . . . . . . . . . . . - 55 % }\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ to 125 }\mp@subsup{}{}{\circ}\textrm{C
    SN74AS762,SN74AS763 . . . . . . . . . . . . . . . . . . . . . . . . . 0}\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to 70
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 65 % }\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ to 150 }\mp@subsup{}{}{\circ}\textrm{C
```

recommended operating conditions

|  |  | SN54AS762 <br> SN54AS763 |  |  | SN74AS762 <br> SN74AS763 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | 5.5 |  |  | 5.5 | V |
| loL | Low-level output current |  |  | 48 |  |  | 64 | mA |
| ${ }^{\text {T }}$ A | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS762 <br> SN54AS763 |  |  | SN74AS762 <br> SN74AS763 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| ${ }_{\mathrm{O}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  | 0.55 |  |  |  | $\checkmark$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}_{1}$ | $\mathrm{IOL}^{\mathrm{OL}}=64 \mathrm{~mA}$ |  |  |  |  |  | 0.55 |  |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{IIH}^{\text {H}}$ |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| I/L | 'AS762 <br> 2A inputs only | $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}$, | $V_{1}=0.4 \mathrm{~V}$ | -1 |  |  | -1 |  |  | mA |
|  | All other |  |  |  |  | -0.5 |  |  | -0.5 |  |
| ${ }^{1} \mathrm{CC}$ | 'AS762 | $V_{C C}=5.5 \mathrm{~V}$ | Output high |  | 15 | 23 |  | 15 | 23 | mA |
|  |  |  | Output low |  | 55 | 87 |  | 55 | 87 |  |
|  | 'AS763 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Output high |  | 10 | 16 |  | 10 | 16 |  |
|  |  |  | Output low |  | 52 | 82 |  | 52 | 82 |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## 'AS762 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS762 |  | SN74AS762 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {t PLH }}$ | 1A | 1 Y | 3 | 20 | 3 | 19 | ns |
| tPHL |  |  | 1 | 7 | 1 | 6 |  |
| tPLH | 2A | $2 Y$ | 3 | 19.5 | 3 | 18.5 | ns |
| tPHL |  |  | 1 | 7 | 1 | 6 |  |
| ${ }^{\text {tPLH }}$ | $\overline{\mathrm{G}}$ | 1 Y | 3 | 22 | 3 | 19.5 | ns |
| tPHL |  |  | 1 | 8 | 1 | 7.5 |  |
| tPLH | $\overline{\mathrm{G}}$ | $2 Y$ | 3 | 20 | 3 | 19 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 1 | 8 | 1 | 7 |  |

'AS763 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS763 |  | SN74AS763 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tPLH }}$ | A | Y | 3 | 20 | 3 | 19 | ns |
| tpHL |  |  | 1 | 7 | 1 | 6 |  |
| ${ }^{\text {tPLH }}$ | $\overline{\mathrm{G}}$ | Y | 3 | 22 | 3 | 19.5 | ns |
| tPHL |  |  | 1 | 8.5 | 1 | 7.5 |  |
| ${ }^{\text {P PLH }}$ | G | Y | 3 | 22 | 3 | 20 | ns |
| tPHL |  |  | 1 | 8.5 | 1 | 8 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

2

| 8 |
| :--- |
| 6 |
| 8 |
| 2 |
| 0 |
| 0 |
| 0 |
| 0 |
| 10 |
| 0 |

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These devices contain four independent Exclusive-NOR gates. They perform the Boolean functions $Y=\overline{A \Theta B}=(A+\bar{B}) \cdot(\bar{A}+B)$. in positive logic.

A common application is a true/complement element. If one of the inputs is high, the other input will be reproduced in true form at the output. If one of the inputs is low, the signal on the other input will be reproduced inverted at the output.

The SN54ALS810 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS810 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol


FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :--- | :--- | :---: |
| $A$ | $B$ |  |
| L | L | $H$ |
| L | $H$ | $L$ |
| $H$ | $L$ | $L$ |
| $H$ | $H$ | $H$ |

SN54ALS810 . . . J PACKAGE SN74ALS 810 . . . N PACKAGE
(TOP VIEW)


SN54ALS810 . . . FH PACKAGE SN74ALS810 . . . FN PACKAGE (TOP VIEW)


NC-No internal connection

## exclusive-NOR logic

An exclusive-NOR gate has many applications, some of which can be represented better by alternative logic symbols.
EXCLUSIVE-NOR


These are five equivalent Exclusive-NOR symbols valid for an 'ALS810 gate in positive logic; negation may be shown at any one port, or at all three of them.

LOGIC IDENTITY ELEMENT


The output is active (High) if all inputs stand at the same logic level (i.e., $A=B$ ).

EVEN-PARITY


The output is active (High) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT


The output is active (Low) if an odd number of inputs (i.e., only 1 of the 2 ) are active.

## TYPES SN54ALS810, SN74ALS810 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V 
Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TV
Operating free-air temperature range: SN54ALS810 . . . . . . . . . . . . . . . . . . . . . . . . . . - - 55 % C to 125 % C
SN74ALS810 ....................................... . . . 0}\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to }7\mp@subsup{0}{}{\circ}\textrm{C
Storage temperature range \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
```

recommended operating conditions

|  |  | SN54ALS810 |  |  | SN74ALS810 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $V_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  | -0.4 |  |  | -0.4 | mA |
| ${ }^{\text {IOL}}$ | Low-level output current |  |  | 4 |  |  | 8 | mA |
| $T_{\text {T }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS810 |  |  | SN74ALS810 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $I_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{VCC}=4.5 \mathrm{~V}$ to 5.5 V . $\mathrm{IOH}=-0.4 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{v}_{\mathrm{CC}}-2$ |  |  | V |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | $0.25 \quad 0.4$ |  |  | 0.25 |  | 0.4 | $\checkmark$ |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}^{\text {OL }}=8 \mathrm{~mA}$ |  |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=7 \mathrm{~V}$ |  |  |  | 0.1 |  |  | 0.1 | mA |
| 1 IH | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IL | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10^{\ddagger}$ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | A at $4.5 \mathrm{~V}, \mathrm{~B}$ at 0 V |  | 5 | 7.5 |  | 5 | 7.5 | mA |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} . \\ & C_{L}=50 \mathrm{pF} . \\ & R_{\mathrm{L}}=500 \Omega . \\ & \mathrm{T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS810 |  | SN74ALS810 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {t PLH }}$ | A or B | Y | 5 | 23 | 5 | 20 | ns |
| tPHL | (other input low) |  | 3 | 17 | 3 | 14 |  |
| tPLH | $\begin{gathered} \mathrm{A} \text { or } \mathrm{B} \\ \text { (other input high) } \end{gathered}$ | Y | 5 | 21 | 5 | 18 | ns |
| tPHL |  |  | 3 | 17 | 3 | 14 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.
description
These devices contain four independent Exclusive-NOR gates with open-collector outputs. They perform the Boolean functions $Y=\overline{A \oplus B}=(A+\bar{B}) \cdot(\bar{A}+B)$ in positive logic.

A common application is a true/complement element. If one of the inputs is high, the other input will be reproduced in true form at the output. If one of the inputs is low, the signal on the other input will be reproduced inverted at the output.
The SN54ALS811 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS811 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol


FUNCTION TABLE
(each gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| A | B | $\mathbf{Y}$ |
| L | L | $H$ |
| L | $H$ | L |
| $H$ | L | L |
| $H$ | $H$ | $H$ |

SN54ALS811 . . . J PACKAGE
SN74ALS811 . . . N PACKAGE
(TOP VIEW)

| 1A 1 | $\bigcup_{14}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| 18-2 | 13 | $\square 4 \mathrm{~B}$ |
| $1 \mathrm{Y} \square^{3}$ | 12 | 4 A |
| 2A $\square^{4}$ | 11 | 4Y |
| 2B 5 | 10 | 3B |
| $2 \mathrm{Y}-6$ | 9 | ] 3 |
| GND $\square_{7}$ | 8 | ] 3 Y |

SN54ALS811 . . FH PACKAGE SN74ALS811 . . FN PACKAGE (TOP VIEW)


NC - No internal connection

An exclusive-NOR gate has many applications, some of which can be represented better by alternative logic symbols.
EXCLUSIVE-NOR


These are five equivalent Exclusive-NOR symbols valid for an 'ALS811 gate in positive logic; negation may be shown at any one port, or at all three of them.

LOGIC IDENTITY ELEMENT


The output is active (high) if all inputs stand at the same logic level (i.e., $A=B$ ).

## EVEN-PARITY



The output is active (high) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT


The output is active (low) if an odd number of inputs (i.e., only 1 of the 2 ) are active.

## TYPES SN54ALS811, SN74ALS811 <br> QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC | 7 V |
| :---: | :---: |
| Input voltage | 7 V |
| Off-state output voltage. | 7 V |
| Operating free-air temperature range: SN54ALS811 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74ALS811 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

|  |  | SN54ALS811 |  |  | SN74ALS811 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | 5.5 |  |  | 5.5 | $\checkmark$ |
| ${ }^{\text {IOL }}$ | Low-level output current |  |  | 4 |  |  | 8 | mA |
| TA | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS811 |  |  | SN74ALS811 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\text {t }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $11=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| IOH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$. | $1 \mathrm{OL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | $\checkmark$ |
|  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| 1 lH | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| ICC | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | A at 4.5 V , B at 0 V |  | 5 | 7.5 |  | 5 | 7.5 | mA |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} . \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~T}_{\mathbf{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS811 |  | SN74ALS811 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {P PLH }}$ | A or B | Y | 25 | 60 | 25 | 55 | ns |
| ${ }^{\text {tPHL }}$ | (other input low) |  | 5 | 30 | 5 | 28 |  |
| tPLH | A or B <br> (other input high) | Y | 20 | 55 | 20 | 50 | ns |
| tPHL |  |  | 5 | 28 | 5 | 23 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- Bus-Structured Pinout
- Provide Extra Bus Driving Latches Necessary for Wider Address/Data Paths or Buses with Parity
- Buffered Control Inputs to Reduce DC Loading
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These 10-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type. The 'ALS841 and 'AS841 have noninverting data (D) inputs. The 'ALS842 and 'AS842 have inverting $\overline{\mathrm{D}}$ inputs.

A buffered output control $(\overline{O C})$ input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54ALS841, SN54AS841, SN54ALS842, and SN54AS842 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS841, SN74AS841, SN74ALS842, and SN74AS842 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

SN54ALS841, SN54AS841 . . . JT PACKAGE
SN74ALS841, SN74AS841 . . . NT PACKAGE
(TOP VIEW)

| $\overline{O C}$ | ${ }_{24} \square^{\text {CC }}$ |
| :---: | :---: |
| 10 2 | 23 10 |
| $20{ }^{2}$ | 22.20 |
| 3 D | 21 -30 |
| 4D | $20 \bigcirc 40$ |
| 5D | 19 50 |
| 6 D 7 | 18 -60 |
| 708 | 17 70 |
| 8 c | $16 \bigcirc 80$ |
| $90-10$ | 15 90 |
| 100 11 | $14 \bigcirc 100$ |
| GND 12 | $13] \mathrm{C}$ |

SN54ALS841, SN54AS841 . . . FH PACKAGE SN74ALS841, SN74AS841 . . . FN PACKAGE (TOP VIEW)


SN54ALS842, SN54AS842 . . . JT PACKAGE SN74ALS842, SN74AS842 . . . NT PACKAGE (TOP VIEW)

| $\overline{O C} \bar{\square}$ | $U_{24} \square V_{C C}$ |
| :---: | :---: |
| 1可 ${ }^{2}$ | 23 -10 |
| $2 \overline{\mathrm{D}} \mathrm{C}^{3}$ | 22.20 |
| $3 \mathrm{D} \square^{4}$ | 21.30 |
| 4 $\overline{\text { D }}$ | 20 ¢ 40 |
| $5 \overline{\text { D }} 6$ | 19 ¢0 |
| $6 \overline{\mathrm{D}} \mathrm{C}_{7}$ | 18.60 |
| 75- | $17] 70$ |
| $8 \bar{\square}$ | $16 \bigcirc 80$ |
| 90] 10 | $15 \bigcirc 90$ |
| 105 [11 | 14100 |
| GND 12 | 13-C |

SN54ALS842, SN54AS842 . . . FH PACKAGE SN74ALS842, SN74AS842 . . . FN PACKAGE (TOP VIEW)


NC-No internal connection

TYPES SN54ALS841，SN54AS841，SN54ALS842，SN54AS842
SN74ALS841，SN74AS841，SN74ALS842，SN74AS842
10－BIT BUS INTERFACE D－TYPE LATCHES WITH 3－STATE OUTPUTS

FUNCTION TABLES
＇ALS841，＇AS841

| ！MPUTS |  |  | $\begin{gathered} \text { OUTPut } \\ 0 \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OC}}$ | C | D |  |
| L | H | H | H |
| L | H | L | L |
| L | L | X | $\mathrm{O}_{0}$ |
| H | X | X | z |

＇ALS841，＇AS841 logic symbol

'ALS842, 'AS842 logic symbol


Pin numbers shown are for JT and NT packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC
7 V
Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Voltage applied to a disabled 3 -state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range:
SN54ALS841, SN54AS841, SN54ALS842, SN54AS842 . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74ALS841, SN74AS841, SN74ALS842, SN74AS842 . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## TYPES SN54ALS841, SN54ALS842

## SN74ALS841, SN74ALS842

## 10-BIT BUS INTERFACE D.TYPE LATCHES WITH 3-STATE OUTPUTS

## recommended operating conditions

|  |  |  |  | $\begin{aligned} & \text { 54ALS } \\ & 54 \mathrm{ALS} 8 \end{aligned}$ |  |  | $\begin{aligned} & \text { 74ALS8 } \\ & \text { 74ALS } \end{aligned}$ |  | UN! |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  | . 0.8 |  |  | 0.8 | V |
| ${ }^{\mathrm{I}} \mathrm{OH}$ | High-level output current |  |  |  | -1 |  |  | -2.6 | mA |
| IOL | Low-level output current |  |  |  | 12 |  |  | 24 | mA |
| ${ }_{\text {t }}$ w | Pulse duration, enable C high | 'ALS841 |  |  |  |  |  |  | ns |
|  | Pulse duration, enable C high | 'ALS842 |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before enable C $\downarrow$ |  |  |  |  |  |  |  | ns |
| $t^{\text {h }}$ | Hold time, data after enable C $\downarrow$ | 'ALS841 |  |  |  |  |  |  | ns |
|  |  | 'ALS842 |  |  |  |  |  |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS-
Additional information on these products can be obtained from the factory as it becomes available.
'ALS841 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | T0 (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R2}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS841 |  |  | SN74ALS841 |  |  |  |
|  |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| tPLH | D | 0 |  | 7 |  |  | 7 |  | ns |
| tPHL |  |  |  | 9 |  |  | 9 |  |  |
| tPLH | C | Q |  |  |  |  |  |  | ns |
| tpHL |  |  |  |  |  |  |  |  |  |
| tpZH | $\overline{O C}$ | 0 |  |  |  |  |  |  | ns |
| ${ }_{\text {t PZL }}$ |  |  |  |  |  |  |  |  |  |
| tPHZ | $\overline{O C}$ | - 0 |  |  |  |  |  |  | ns |
| tPLZ |  |  |  |  |  |  |  |  |  |

'ALS842 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R1}=500 \Omega, \\ & \mathrm{R2}=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS842 | SN74ALS842 |  |  |
|  |  |  | MIN TYP ${ }^{\dagger}$ MAX | MIN TYP ${ }^{\dagger}$ | MAX |  |
| tPLH | $\overline{\text { D }}$ | 0 | 11 | 11 |  | ns |
| tpHL |  |  | 9 | 9 |  |  |
| tPLH | C | Q |  |  |  | ns |
| tPHL |  |  |  |  |  |  |
| tPZH | $\overline{O C}$ | 0 |  |  |  | ns |
| ${ }_{\text {tPZL }}$ |  |  |  |  |  |  |
| tPHZ | $\overline{\mathrm{OC}}$ | Q |  |  |  | ns |
| tPLZ |  |  |  |  |  |  |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$.
NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.
Additional information on these products can be obtained from the factory as it becomes available.

## SN74AS841, SN74AS842

10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
recommended operating conditions

|  |  |  | $\begin{aligned} & \text { 54ASE } \\ & \text { 54AS8 } \end{aligned}$ |  |  | $\begin{aligned} & \text { 174AS8 } \\ & \hline 174 \text { AS8 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| IOH | High-level output current |  |  | -24 |  |  | -24 | mA |
| ${ }_{\text {loL }}$ | Low-level output current |  |  | 32 |  |  | 48 | mA |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, enable C high | 5 |  |  | 4 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before enable C $\downarrow$ | 3.5 |  |  | 2.5 |  |  | ns |
| $t_{\text {h }}$ | Hold time, data after enable C $\downarrow$ | 3.5 |  |  | 2.5 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS841 <br> SN54AS842 |  |  | SN74AS841 <br> SN74AS842 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | 1 |  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | V |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$. | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2 |  |  | 2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |  |  | V |
|  |  | $V_{C C}=4.5 \mathrm{~V}$. | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| IOZH |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| Iozl |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$. | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| 1 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| ${ }_{\text {I }} \mathrm{H}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
| $10^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{1} \mathrm{CC}$ | 'AS841 | $V_{C C}=5.5 \mathrm{~V}$ | Outputs high |  | 36 | 60 |  | 36 | 60 | mA |
|  |  |  | Outputs low |  | 58 | 94 |  | 58 | 94 |  |
|  |  |  | Outputs disabled |  | 56 | 92 |  | 56 | 92 |  |
|  | 'AS842 |  | Outputs high |  | 38 | 62 |  | 38 | 62 |  |
|  |  |  | Outputs low |  | 60 | 97 |  | 60 | 97 |  |
|  |  |  | Outputs disabled |  | 58 | 95 |  | 58 | 95 |  |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS-
'AS841 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathbf{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R1}=500 \Omega, \\ & \mathrm{R2}=500 \Omega, \\ & \mathrm{~T}_{\mathbf{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS841 |  | SN74AS841 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | D | 0 | 1 | 8.5 | 1 | 6.5 | ns |
| tPHL |  |  | 1 | 10 | 1 | 9 |  |
| tPLH | C | 0 | 2 | 13 | 2 | 12 | ns |
| tPHL |  |  | 2 | 13 | 2 | 12 |  |
| tpzH | $\overline{O C}$ | 0 | 2 | 13.5 |  | 10.5 | ns |
| tPZL |  |  | 2 | 14.5 | 2 | 11.5 |  |
| tPHZ | $\overline{\mathrm{OC}}$ | Q | 1 | 10 | 1 | 8 | ns |
| tPLZ |  |  | 1 | 10 | 1 | 8 |  |

'AS842 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} . \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathbf{A}}=\operatorname{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS842 |  | SN74AS842 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | $\bar{\square}$ | 0 | 1 | 11 | 1 | 8.5 | ns |
| tPHL |  |  | 1 | 10 | 1 | 9 |  |
| tPLH | C | 0 | 2 | 13 | 2 | 12 | ns |
| tPHL |  |  | 2 | 13 | 2 | 12 |  |
| tPZH | $\stackrel{\rightharpoonup}{O C}$ | 0 | 2 | 14.5 | 2 | 12 | ns |
| ${ }_{\text {t }}$ PZL |  |  | 2 | 15 | 2 | 12.5 |  |
| tPHZ | $\overline{\mathrm{O}}$ | 0 | 1 | 10 | 1 | 8 | ns |
| - tPLZ |  |  | 1 | 10 | 1 | 8 |  |

NOTE 1: For load circuits and voltage waveforms, see page 1.12 of the TTL Data Book, Volume 3.

2

- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- Bus-Structured Pinout
- Provide Extra Bus Driving Latches Necessary for Wider Address/Data Paths or Buses with Parity
- Buffered Control Inputs to Reduce DC Loading
- Power-Up High Impedance
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These 9 -bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type. The 'ALS843 and 'AS843 have noninverting data (D) inputs. The 'ALS844 and 'AS844 have inverting D inputs.

A buffered output control ( $\overline{\mathrm{OC}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control ( $\overline{\mathrm{OC}}$ ) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN54ALS843, SN54AS843, SN54ALS844, and SN54AS844 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS843, SN74AS843, SN74ALS844, and SN74AS844 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

SN54ALS843, SN54AS843 . . . JT PACKAGE
SN74ALS843, SN74AS843 . . . NT PACKAGE
(TOP VIEW)

| $\overline{O C}$ | $\mathrm{O}_{24} \mathrm{JVCC}$ |
| :---: | :---: |
| 10.2 | 23.10 |
| $20 \square^{3}$ | 22.20 |
| 30 $\square_{4}^{4}$ | $21] 30$ |
| 40 $\square^{5}$ | 20] 40 |
| $50-6$ | $19] 50$ |
| 60 -7 | ¢60 |
| 70.8 | 70 |
| $80{ }^{5}$ | $16 \bigcirc 80$ |
| 90 | 1590 |
| CLR [11 | $14 . \overline{P R E}$ |
| GND [12 | 13] C |

SN54ALS843, SN54AS843 . . . FH PACKAGE
SN74ALS843, SN74AS843 . . . FN PACKAGE
(TOP VIEW)


SN54ALS844, SN54AS844 . . . FH PACKAGE SN74ALS844, SN74AS844 . . . FN PACKAGE (TOP VIEW)


NC - No internal connection

## FUNCTION TABLES

＇ALS843，＇AS843

| INiPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PRE | $\overline{\text { CLR }}$ | $\overline{\text { OC }}$ | C | D |
| L | H | L | X | X |
| H | L | L | X | X |
| L | L | L | X | X |
| H | H | L | H | L |
| H | H | L | H | H |
| H | H | L | L | X |
| X | X | H | X | X |
| O |  |  |  |  |

logic symbol


## TYPES SN54ALS843, SN54AS843, SN54ALS844, SN54AS844 SN74ALS843, SN74AS843, SN74ALS844, SN74ALS844 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

logic symbol


Pin numbers shown are for JT and NT packages.
This symbol is in accordance with IEEE Std 9 and recent decisions of IEEE.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
'ALS844, 'AS844 logic diagram (positive logic)


## recommended operating conditions

|  |  |  | SN54ALS843 SN54ALS844 |  |  | SN74ALS843 SN74ALS844 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.5 | 5 | 55 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  |  | -1 |  |  | -2.6 | mA |
| ${ }^{1} \mathrm{OL}$ | Low-level output current |  |  |  | 12 |  |  | 24 | mA |
|  |  | 'ALS843 |  |  |  |  |  |  | ns |
| ${ }^{\text {w }}$ w | Puise duration, enable C high | 'ALS844 |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{su}}$ | Setup time, data before enable C $\downarrow$ |  |  |  |  |  |  |  | ns |
| $t^{\text {h }}$ | Hold time, data after enable C $\downarrow$ | 'ALS843 |  |  |  |  |  |  | ns |
|  |  | 'ALS844 |  |  |  |  |  |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS843 SN54ALS844 |  |  | SN74ALS843 <br> SN74ALS844 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\text {¢ }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$. | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{VOH}^{\text {O }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V , | $\mathrm{IOH}^{\prime}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.43 .3 |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-2.6 \mathrm{~mA}$ |  |  |  | 2.4 | 3.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\prime}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ILL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -15 |  | -70 | -15 |  | -70 |  |
| Icc | 'ALS843 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$ | Outputs high |  |  |  |  |  |  | mA |
|  |  |  | Outputs low |  |  |  |  |  |  | mA |
|  |  |  | Outputs disabled |  | 25 |  |  | 25 |  |  |
|  | 'ALS844 |  | Outputs high |  |  |  |  |  |  |  |
|  |  |  | Outputs low |  |  |  |  |  |  |  |
|  |  |  | Outputs disabled | 28 |  |  | 28 |  |  |  |

${ }^{t}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

Additional information on these products can be obtained from the factory as it becomes available.
'ALS843 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \mathrm{\Omega}, \\ & \mathrm{R} 2=500 \mathrm{\Omega}, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS843 |  |  | SN74ALS843 |  |  |  |
|  |  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text {¢ }}$ | MAX |  |
| tpLH | D | 0 |  | 7 |  |  | 7 |  | ns |
| tPHL |  |  |  | 9 |  |  | 9 |  |  |
| ${ }^{\text {tPLH }}$ | C | Q |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{\text { PRE }}$ | Q |  |  |  |  |  |  | ns |
| tPHL | $\overline{C L R}$ | o |  |  |  |  |  |  | ns |
| tPZH. | $\overline{\mathrm{OC}}$ | 0 |  |  |  |  |  |  | ns |
| tPZL |  |  |  |  |  |  |  |  |  |
| tPHZ | $\overline{\mathrm{OC}}$ | 0 |  |  |  |  |  |  | ns |
| tPLZ |  |  |  |  |  |  |  |  |  |

## 'ALS844 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathbf{V}_{\mathbf{C C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} . \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} . \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathbf{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS844 |  |  | SN74ALS844 |  |  |  |
|  |  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| tPLH | $\bar{\square}$ | 0 |  | 7 |  |  | 7 |  | ns |
| ${ }_{\text {t }}$ PHL |  |  |  | 9 |  |  | 9 |  |  |
| tPLH | C | 0 |  |  |  |  |  |  | ns |
| tpHL |  |  |  |  |  |  |  |  |  |
| tPLH | PRE | 0 |  |  |  |  |  |  | ns |
| tPHL | $\overline{\text { CLR }}$ | 0 |  |  |  |  |  |  | ns |
| tPZH | $\overline{\mathrm{OC}}$ | Q |  |  |  |  |  |  | ns |
| tPZL |  |  |  |  |  |  |  |  |  |
| tPHZ | $\overline{O C}$ | 0 |  |  |  |  |  |  | ns |
| tPLZ |  |  |  |  |  |  |  |  |  |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$.
NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL. Data Book, Volume 3.

Additional information on these products can be obtained from the factory as it becomes available.

## 9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

|  |  |  |  | $\begin{aligned} & \text { 154AS8 } \\ & \hline 154 \mathrm{ASE} \\ & \hline \end{aligned}$ |  |  | 174AS8 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage |  | 4.5 | 5 | 55 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{\text {I OH }}$ | High-level output current |  |  |  | -24 |  |  | -24 | mA |
| ${ }^{\mathrm{O}} \mathrm{OL}$ | Low-level output current |  |  |  | 32 |  |  | 48 | mA |
| ${ }^{\text {tw }}$ | Pulse duration, enable C high | $\overline{\mathrm{CLR}}$ or $\overline{\mathrm{PRE}}$ low | 5 |  |  | 4 |  |  | ns |
|  |  | C high | 5 |  |  | 4 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before enable $\mathrm{C} \downarrow$ |  | 3.5 |  |  | 2.5 |  |  | ns |
| $t_{\text {h }}$ | Hold time, data after enable C $\downarrow$ |  | 3.5 |  |  | 2.5 |  |  | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | Recovery time | $\overline{\text { PRE }}$ | 17 |  |  | 15 |  |  | ns |
|  |  | $\overline{C L R}$ | 16 |  |  | 14 |  |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS843 SN54AS844 |  |  | SN74AS843 SN74AS844 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $y_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-}$ |  |  | $\mathrm{v}_{\mathrm{CC}}{ }^{-}$ |  |  |  |
| $\mathrm{VOH}_{\mathrm{OH}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-15 \mathrm{~mA}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  | v |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}-24 \mathrm{~mA}$ | 2 |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=32 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |  |  | V |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| IozL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IIL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| Icc | 'AS843 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | Outputs high |  | 37 | 62 |  | 37 | 62 | mA |
|  |  |  | Outputs low |  | 56 | 92 |  | 56 | 92 |  |
|  |  |  | Outputs disabled |  | 56 | 92 |  | 56 | 92 |  |
|  | 'AS844 |  | Outputs high |  | 39 | 64 |  | 39 | 64 |  |
|  |  |  | Outputs low |  | 58 | 95 |  | 58 | 95 |  |
|  |  |  | Outputs disabled |  | 58 | 95 | . | 58 | 95 |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V} . T_{A}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS

## TYPES SN54AS843, SN54AS844 <br> SN74AS843, SN74AS844 9-bIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

'ALS843 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | D | Q | 1 | 8.5 | 1 | 6.5 | ns |
| tPHL |  |  | 1 | 10 | 1 | 9 |  |
| tPLH | C | 0 | 2 | 13 | 2 | 12 | ns |
| tPHL |  |  | 2 | 13 | 2 | 12 |  |
| tPLH | $\overline{\text { PRE }}$ | 0 | 2 | 12 | 2 | 10 | ns |
| tPHL | $\overline{\text { CLR }}$ | Q | 2 | 14 | 2 | 13 | ns |
| tPZH | $\overline{\mathrm{OC}}$ | 0 | 2 | 13.5 | 2 | 10.5 | ns |
| tPZL |  |  | 2 | 14.5 | 2 | 11.5 |  |
| tphz | $\overline{O C}$ | 0 | 1 | 10 | 1 | 8 | ns |
| tPLZ |  |  | 1 | 10 | 1 | 8 |  |

'ALS844 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} . \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS844 |  | SN74AS844 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | D | 0 | 1 | 11 | 1 | 8.5 | ns |
| tPHL |  |  | 1 | 11 | 1 | 10 |  |
| ${ }^{\text {tPLH }}$ | C | 0 | 2 | 14 | 2 | 12.5 | ns |
| tPHL |  |  | 2 | 14 | 2 | 13 |  |
| tplh | $\overline{\text { PRE }}$ | 0 | 2. | 12 | 2 | 10 | ns |
| tPHL | $\overline{\mathrm{CLR}}$ | 0 | 2 | 14.5 | 2 | 13.5 | ns |
| tPZH | $\overline{\text { OC }}$ | Q | 2 | 14.5 | 2 | 12 | ns |
| tPZL |  |  | 2 | 15 | 2 | 13.5 |  |
| tpHz | $\stackrel{\rightharpoonup}{\mathrm{O}}$ | 0 | 1 | 10 | 1 | 8 | ns |
| tplz |  |  | 1 | 10 | 1 | 8 |  |

NOTE 1: For foad circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

## D flip-flop signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data ( $\bar{D}$ ) inputs. Then outputs that produce data in phase with the data inputs are called $\overline{\mathrm{Q}}$ and those producing complementary data are called Q . An input that causes a Q output to go high or a $\overline{\mathrm{O}}$ output to go low is called Preset; an input that causes a $\overline{\mathrm{O}}$ output to go high or a $Q$ output to go low is called Clear. Bars are used over these pin names ( $\overline{P R E}$ and $\overline{C L R}$ ) if they are active-low.

The devices on this data sheet are second-source designs and the pin-name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit $\overline{\mathrm{D}}$ and Q . In some applications it may be advantageous to redesignate the inputs and outputs as D and $\overline{\mathrm{Q}}$. In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.
Notice that Q and $\overline{\mathrm{Q}}$ exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators ( $\triangle$ ) on $\overline{P R E}$ and $\overline{C L R}$ remain since these inputs are still active-low, but that the presence or absence of the polarity changes at $\overline{\mathrm{D}}, \mathrm{Q}$, and $\overline{\mathrm{O}}$. Of course pin $5(\mathrm{Q})$ is still in phase with the data input D, but now both are considered active high.


- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- Bus-Structured Pinout
- Provides Extra Bus Driving Latches Necessary for Wider Address/Data Paths or Buses with Parity
- Buffered Control Inputs to Reduce DC Loading
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches are transparent D-type. The 'ALS845 and 'AS845 have noninverting data (D) inputs. The 'ALS846 and 'AS846 have inverting $\overline{\mathrm{D}}$ inputs. Since $\overline{\mathrm{CLR}}$ and $\overline{\text { PRE }}$ are independent of the clock, taking the $\overline{\mathrm{CLR}}$ input low will cause the eight Q outputs to go low. Taking the $\overline{\text { PRE }}$ input low will cause the eight $Q$ outputs to go high. When both $\overline{P R E}$ and $\overline{C L R}$ are taken low, the outputs will follow the preset condition.
A buffered output control ( $\overline{\mathrm{OC}})$ input can be used to place the eight outputs in either a normal logic state (high or low levels) or a highimpedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

SN54ALS845, SN54AS845 . . . JT PACKAGE
SN74ALS845, SN74AS845 . . . NT PACKAGE
(TOP VIEW)

| $\mathrm{OC}^{\text {c }}$ | $\mathrm{V}_{24}$ |
| :---: | :---: |
| $\overline{\mathrm{OC}} 2 \mathrm{C}_{2}$ | 23 OC3 |
| $10{ }^{1}$ | 2210 |
| 20.4 | 21.20 |
| $30-5$ | 20.30 |
| 40 ${ }^{6}$ | 19.40 |
| 50 -7 | 18.50 |
| $60 \mathrm{Cl}_{8}$ | ${ }_{17} 60$ |
| $70{ }^{9}$ | 16.70 |
| $8 \mathrm{C}{ }^{10}$ | 15.80 |
| $\overline{\text { CLR }}{ }^{11}$ | $14 \bigcirc$ |
| GND ${ }_{12}$ | ${ }_{13} \mathrm{C}$ |

SN54ALS845, SN54AS845 . . . FH PACKAGE SN74ALS845, SN74AS845 . . . FN PACKAGE (TOP VIEW)


SN54ALS346, SN54AS846 . . . JT PACKAGE SN74ALS846, SN74AS846 . . . NT PACKAGE (TOP VIEW)

| $\overline{\mathrm{OC}} 1 \mathrm{~T}_{1} \mathrm{~V}_{24} \mathrm{~V}_{\mathrm{CC}}$ |  |
| :---: | :---: |
| OCT2 ${ }^{\text {c }}$ | $23 \cap$ oc3 |
| $10{ }^{1}$ | 22.10 |
| $2 \overline{\mathrm{D}} \mathrm{C}_{4}$ | 21.20 |
| $3 \overline{0}{ }^{5}$ | 20.30 |
| 40С6 | 1940 |
| $5 \overline{0}{ }^{\text {a }}$ | 18 50 |
| 6 C [8 | ${ }_{17} 60$ |
| $7 \mathrm{D} \mathrm{C}^{\circ}$ | ${ }_{16} 70$ |
| 85̄10 | $15] 80$ |
| CLR ${ }^{11}$ | 14 P PRE |
| GND ${ }^{12}$ | $\left.{ }_{13}\right]^{\text {c }}$ |

SN54ALS846, SN54AS84̇6 . . . FH PACKAGE SN74ALS846, SN74AS846 . . . FN PACKAGE
(TOP VIEW)


NC-No internal connection

The output controls ( $\overline{\mathrm{OC} 1}, \overline{\mathrm{OC} 2}, \overline{\mathrm{OC} 3}$ ) do not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
The SN54ALS845, SN54AS845, SN54ALS846, and SN54AS846 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS845, SN74AS845, SN74ALS846, and SN74AS846 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLES
'ALS845, 'AS845

| INPUTS |  |  |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PRE }}$ | $\overline{\text { CLR }}$ | $\overline{\text { OC1 }}$ | $\overline{\text { OC2 }}$ | $\overline{\text { OC3 }}$ | C | D | Q |
| L | H | L | L | L | X | X | H |
| H | L | L | L | L | X | X | L |
| L | L | L | L | L | X | X | H |
| H | H | L | L | L | H | L | L |
| H | H | L | L | L | H | H | H |
| H | H | L | L | L | L | X | $Q_{O}$ |
| X | X | L | L | H | X | X | Z |
| X | X | L | H | L | X | X | Z |
| X | X | L | H | H | X | X | $Z$ |
| X | X | H | L | L | X | X | $Z$ |
| X | X | H | L | H | X | X | $Z$ |
| X | X | H | H | L | X | X | $Z$ |
| X | X | H | H | H | X | X | $Z$ |

'ALS846, 'AS846

| INPUTS |  |  |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PRE }}$ | $\overline{\text { CLR }}$ | $\overline{\text { OC1 }}$ | $\overline{\text { OC2 }}$ | $\overline{\text { OC3 }}$ | C | $\overline{\text { D }}$ | Q |
| L | H | L | L | L | X | X | H |
| H | L | L | L | L | X | X | L |
| L | L | L | L | L | X | X | H |
| H | H | L | L | L | H | L | H |
| H | H | L | L | L | H | H | L |
| H | H | L | L | L | L | X | Q O $^{\text {O }}$ |
| X | X | L | L | H | X | X | Z |
| X | X | L | H | L | X | X | Z |
| X | X | L | H | H | X | X | Z |
| X | X | H | L | L | X | X | Z |
| X | X | H | L | H | X | X | Z |
| X | X | H | H | L | X | X | Z |
| X | X | H | H | H | X | X | Z |

logic symbols


Pin numbers shown are for $J T$ and NT packages.
These symbols are in accordance with IEEE Std 9 and recent decisions of IEEE.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Input voltage . . . . . .........................
Voltage applied to a disabled 3 -state output
7 V
Operating free-air temperature range:
SN54ALS845, SN54AS845, SN54ALS846, SN54AS846 . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74ALS845, SN74AS845, SN74ALS846, SN74AS846 . . . . . . . . . . . . . . . . . . $-0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## SN74ALS845, SN74ALS846

8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS845 <br> SN54ALS846 |  |  | SN74ALS845 <br> SN74ALS846 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| VOH |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V . | $\mathrm{IOH}^{\mathrm{O}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | v |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-1 \mathrm{~mA}$ | 2.4 | 3.3 |  |  |  |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\text {a }}=-2.6 \mathrm{~mA}$ |  |  |  | 2.43 .2 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\text {O }}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\prime}=24 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| lozl |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| ${ }^{\text {IIH }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IIL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -15 |  | -70 | -15 |  | -70 | mA |
| Icc | 'ALS845 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | Outputs high |  |  |  |  |  |  | mA |
|  |  |  | Outputs low |  |  |  |  |  |  |  |
|  |  |  | Outputs disabled |  | 25 |  |  | 25 |  |  |
|  | 'ALS846 |  | Outputs high |  |  |  |  |  |  |  |
|  |  |  | Outputs low |  |  |  |  |  |  |  |
|  |  |  | Outputs disabled |  | 28 |  |  | 28 |  |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
Additional information on these products can be obtained from the factory as it becomes available.
'ALS845 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS845 |  |  | SN74ALS845 |  |  |  |
|  |  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| tplH | D | Q |  | 7 |  | . | 7 |  | ns |
| ${ }^{\text {tPHL }}$ |  |  |  | 9 |  |  | 9 |  |  |
| tPLH | C | Q |  |  |  |  |  |  | ns |
| ${ }_{\text {tPHL }}$ |  |  |  |  |  |  |  |  |  |
| tplH | $\overline{\text { PRE }}$ | Q |  |  |  |  |  |  | ns |
| ${ }_{\text {tPHL }}$ | $\overline{\mathrm{CLR}}$ | 0 |  |  |  |  |  |  | ns |
| ${ }^{\text {tPZH }}$ | $\overline{O C}$ | 0 |  |  |  |  |  |  | ns |
| ${ }^{\text {tPZL }}$ |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {tPHZ }}$ | $\overline{\mathrm{OC}}$ | 0 |  |  |  |  |  |  | ns |
| tPLZ |  |  |  | - |  |  |  |  |  |

'ALS846 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} . \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} . \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54ALS846 |  |  | SN74ALS846 |  |  |  |
|  |  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| tPLH | $\overline{\mathrm{D}}$ | 0 |  | 7 |  |  | 7 |  | ns |
| tPHL |  |  |  | 9 |  |  | 9 |  |  |
| tPLH | C | Q |  |  |  |  |  |  | ns |
| tPHL |  |  |  |  |  |  |  |  |  |
| tPLH | $\overline{\text { PRE }}$ | Q |  |  |  |  |  |  | ns |
| tPHL | CLR | 0 |  |  |  |  |  |  | ns |
| ${ }_{\text {tPZH }}$ | $\overline{\mathrm{OC}}$ | 0 |  |  |  |  |  |  | ns |
| ${ }^{\text {tPZL }}$ |  |  |  |  |  |  |  |  |  |
| tPHZ | $\overline{O C}$ | Q |  |  |  |  |  |  | ns |
| tPLZ |  |  |  |  |  |  |  |  |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.
Additional information on these products can be obtained from the factory as it becomes available.

## SN74AS845, SN74AS846

## 8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3.STATE OUTPUTS

recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS845 <br> SN54AS846 |  |  | SN74AS845 <br> SN74AS846 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-15 \mathrm{~mA}$ | 2.4 | 3.2 |  | 2.4 | 3.2 |  | $v$ |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 2 |  |  | 2 |  |  |  |
| VOL |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=32 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |  |  |  |
| OL |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 | V |
| ${ }^{\text {I OZH }}$ |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| IoZL |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| If |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| ${ }_{\text {IL }}$ |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.5 |  |  | -0.5 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ${ }^{\text {ICC }}$ | 'AS845 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs high |  | 35 | 58 |  | 35 | 58 | mA |
|  |  |  | Outputs low |  | 52 | 85 |  | 52 | 85 |  |
|  |  |  | Outputs disabled |  | 52 | 85 |  | 52 | 85 |  |
|  | "AS846 |  | Outputs high | 36 |  |  | 36 |  |  |  |
|  |  |  | Outputs low | 53 |  |  | 53 |  |  |  |
|  |  |  | Outputs disabled | 53 |  |  | 53 |  |  |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
Additional information on these products can be obtained from the factory as it becomes available.
'AS845 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathbf{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R1}=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathbf{A}}=\operatorname{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS845 |  | SN74AS845 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | D | 0 | 1 | 8.5 | 1 | 6.5 | ns |
| ${ }^{\text {t PHL }}$ |  |  | 1 | 10 | 1 | 9 |  |
| tPLH | C | 0 | 2 | 13 | 2 | 12 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 2 | 13 | 2 | 12 |  |
| tPLH | PRE | 0 | 2 | 12 | 2 | 10 | ns |
| tpHL | $\overline{\text { CLR }}$ | Q | 2 | 14 | 2 | 13 | ns |
| ${ }^{\text {tPZH }}$ | $\overline{\mathrm{OC}}$ | Q | 2 | 13.5 | 2 | 10.5 | ns |
| tPZL |  |  | 2 | 14.5 | 2 | 11:5 |  |
| tPHZ | $\overline{\text { OC }}$ | 0 | 1 | 10 | 1 | 8 | ns |
| ${ }_{\text {t PLZ }}$ |  |  | 1 | 10 | 1 | 8 |  |

'AS846 switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAX } \\ & \hline \end{aligned}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS846 |  |  | SN74AS846 |  |  |  |
|  |  |  | MIN | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| tplH | $\bar{\square}$ | 0 |  | 4 |  |  | 4 |  | ns |
| ${ }_{\text {tPHL }}$ |  |  |  | 4.5 |  |  | 4.5 |  |  |
| ${ }^{\text {tPLH }}$ | C | 0 |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  |  |  |  |  |  |  |
| tplH | $\overline{\text { PRE }}$ | Q |  | 5 |  |  | 5 |  | ns |
| tPHL | CLR | 0 |  | 5.5 |  |  | 5.5 |  | ns |
| tPZH | OC | 0 |  | 6 |  |  | 6 |  | ns |
| ${ }^{\text {t P PL }}$ |  |  |  | 6 |  |  | 6 |  |  |
| ${ }_{\text {tPHZ }}$ | $\overline{O C}$ | 0 |  | 4 |  |  | 4 |  | ns |
| ${ }^{\text {t PLZ }}$ |  |  |  | 5 |  |  | 5 |  |  |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$.
NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.
Additional information on these products can be obtained from the factory as it becomes available.

## D flip-flop signal conventions.

It is normal TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data ( $D$ ) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called $\overline{\mathrm{Q}}$. An input that causes a Q output to go high or a $\overline{\mathrm{Q}}$ output to go low is called Preset; an input that causes a $\overline{\mathrm{Q}}$ output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active-low.
The devices on this data sheet are second-source designs and the pin name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit $\bar{D}$ and Q . In some applications it may be advantageous to redesignate the inputs and outputs as D and $\overline{\mathrm{Q}}$. In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.
Notice that Q and $\overline{\mathrm{Q}}$ exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators ( $\triangle$ ) on PRE and CLR remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at $\bar{D}, Q$, and $\overline{\mathrm{Q}}$. Of course $\operatorname{pin} 5(Q)$ is still in phase with the data input $D$, but now both are considered active high.



- 4-Line to 1-Line Data Selectors/Multiplexers That Can Select 1 of 16 Data Inputs. Typical Applications:

Boolean Function Generators<br>Parallel-to-Serial Converters<br>Data Source Selectors

- Cascadable to $n$-Bits
- 3-State Bus Driver Outputs
- 'AS850 Offers Clocked Selects; 'AS851 Offers Enable-Controlled Selects
- Has a Master Output Control ( $\overline{\mathrm{G}}$ ) for Cascading and Individual Output Controls ( $\overline{\mathrm{GY}}, \mathrm{GW}$ ) for Each Output
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These four-line to one-line data selectors/multiplexers provide full binary decoding to select one-of-sixteen data sources with complementary $Y$ and $W$ outputs. The 'AS850 has a clock-controlled select register allowing for a symmetrical presentation of the select inputs to the decoder while the 'AS851 has an enable-controlled select register allowing the user to select and hold one particular data line.

A buffered group of output controls ( $\overline{\mathrm{G}}, \overline{\mathrm{GY}}, \mathrm{GW}$ ) can be used to place the two outputs in either a normal logic (high or low logic level) or a highimpedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without the need for interface or pull-up components.

SN54AS850, SN54AS851 . . . JD PACKAGE SN74AS850, SN74AS851 . . . N PACKAGE (TOP VIEW)


SN54AS850. SN54AS851 . . . FH PACKAGE SN74AS850, SN74AS851 . . . FN PACKAGE (TOP VIEW)

*CLK for 'AS850 or SC for 'AS851

The output controls do not affect the internal operations of the data selector/multiplexer. New data can be setup while the outputs are in the high-impedance state.

The SN54AS850 and SN54AS851 are characterized for operation over the full military temperature range from $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74AS850 and SN74AS851 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
input selection table

| SELECT |  |  |  | INPUTS | AS850 | ＇AS851 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S3 | S2 | S1 | S0 | CLK | SC | SELECTED |
| L | L | L | L | $\uparrow$ | L | D0 |
| L | L | L | H | $\uparrow$ | L | D1 |
| L | L | H | L | $\uparrow$ | L． | D2 |
| L | L | H | H | $\uparrow$ | L | D3 |
| L | H | L | L | $\uparrow$ | L | D4 |
| L | H | L | H | $\uparrow$ | L | D5 |
| L | H | H | L | $\uparrow$ | L | D6 |
| L | H | H | H | $\uparrow$ | L | D7 |
| H | L | L | L | $\uparrow$ | L | D8 |
| H | L | L | H | $\uparrow$ | L | D9 |
| H | L | H | L |  | L | D10 |
| H | L | H | H | $\uparrow$ | L | D11 |
| H | H | L | L | $\uparrow$ | L | D12 |
| H | H | L | H | $\uparrow$ | L | D13 |
| H | H | H | L | $\uparrow$ | L | D14 |
| H | H | H | H | $\uparrow$ | L | D15 |
| X | X | X | X | H or L | H | Dn |

Dn＝the input selected before the most－recent low－to－high transition of CLK or SC．
logic symbols


OUTPUT FUNCTION TABLE

| $\overline{\mathbf{c}}$ | GY | GN | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Y | W |
| H | X | X | Z | Z |
| L | H | L | Z | Z |
| L | L | L | D | Z |
| L | H | H | Z | $\overline{\mathrm{D}}$ |
| L | L | H | D | $\overline{\mathrm{D}}$ |

$D=$ level of selected input DO－D15

TYPES SN54AS850, SN54AS851, SN74AS850, SN74AS851 1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS
'AS850 logic diagram (positive logic) (see inset for 'AS851)


## TYPES SN54AS850, SN54AS851, SN74AS850, SN74AS851 1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| :---: | :---: | :---: |
| Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V |  |  |
| Operating free-air temperature range: | SN54AS850, SN54AS851 SN74AS850, SN74AS851 | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\ & \ldots 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |
| Storage temperature range |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions

|  |  |  | SN54AS850 |  |  | SN74AS850 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input |  |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{IOH}^{\text {I }}$ | High-level output current |  |  |  | -12 |  |  | -15 | mA |
| ${ }_{\mathrm{OL}}$ | Low-level output current |  |  |  | 32 |  |  | 48 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  |  |  |  | 0 |  | 60 | MHz |
| $t_{w}$ | Pulse duration | CLK high |  |  |  | 8 |  |  | ns |
|  |  | CLK low |  |  |  | 8 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time, select inputs before CLK $\uparrow$ |  |  |  |  | 10 |  |  | ns |
| $t_{\text {h }}$ | Hold time, selec | er CLK $\uparrow$ |  |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-a |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54AS850 |  |  | SN74AS850 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1_{1}=-18 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}{ }^{-2}$ |  |  |  |  | -1.2 | V |
| VOH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1 \mathrm{OH}=-2 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | $\mathrm{v}_{\mathrm{CC}}-2$ |  |  | v |
|  | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-12 \mathrm{~mA}$ | 2 | 3.2 |  |  |  |  |  |
|  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-15 \mathrm{~mA}$ |  |  |  | 2 | 3.3 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=32 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |  |  | V |
|  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| Iozh | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| IozL | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IIH | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| III D, G | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -1 |  |  | -1 | mA |
| ML All others |  |  |  |  | -0.5 |  |  | -0.5 |  |
| $10^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| Icc | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs active | 50 |  |  |  | 50 | 81 | mA |
|  |  | Outputs disabled |  | 52 |  |  | 52 | 85 |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, IOS.
Additional information on these products can be obtained from the factory as it becomes available.

## switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathbf{A}}=\mathrm{MIN} \text { to } \mathrm{MAX} \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS850 |  | SN74AS850 |  |  |
|  |  |  | MIN TYP ${ }^{\text { }}$ | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  |  |  | 60 |  | MHz |
| tPL.H | Any D | Y | 5 |  | 3 | 10.5 |  |
| tPHL |  |  | 7 |  | 3 | 11 | ns |
| ${ }_{\text {tPLH }}$ | Any D | W | 5 |  | 3 | 8 | ns |
| tPHL |  |  | 3.5 |  | 1 | 6 | ns |
| tPLH | CLK | Y | 10.5 |  | 3 | 14.5 | ns |
| tPHL |  |  | 12 |  | 3 | 17.5 | ns |
| tPLH | CLK | W | 10 |  | 3 | 15 | ns |
| tPHL |  |  | 9 |  | 3.5 | 13 |  |
| ${ }^{\text {t }}$ PZH | $\overline{\mathrm{G}}$ | Y | 5 |  | 2 | 8 | ns |
| tPZL |  |  | 6 |  | 3 | 11 |  |
| tPHZ | $\overline{\mathrm{G}}$ | Y | 5 |  | 1 | 6 | ns |
| tPLZ |  |  | 5.5 |  | 2 | 8 | ns |
| tPZH | $\overline{\mathrm{G}}$ | W | 5 |  | 2 | 8 | ns |
| ${ }^{\text {t P PL }}$ |  |  | 11 |  | 3 | 21 |  |
| tPHZ | $\overline{\mathrm{G}}$ | W | 5 |  | 1 | 6 | ns |
| ${ }_{\text {t PLZ }}$ |  |  | 5.5 |  | 2 | 8 |  |
| tPZH | $\overline{\mathrm{GY}}$ | Y | 5 |  | 2 | 8 | ns |
| tPZL |  |  | 6 |  | 3 | 11 |  |
| tPHZ | $\overline{\mathrm{GY}}$ | Y | 5 |  | 1 | 6 | ns |
| tPLZ |  |  | 5.5 |  | 2 | 8 |  |
| tPZH | GW | W | 6 |  | 2 | 10 | ns |
| ${ }^{\text {t }}$ PLL |  |  | 11 |  | 3 | 25 |  |
| tPHZ | GW | W | 3.5 |  | 1 | 6 | ns |
| tPLZ |  |  | 7.5 |  | 2 | 11 | ns |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

## TYPES SN54AS851, SN74AS851

1 OF 16 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

## recommended operating conditions


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | 54AS8 |  |  | 74AS8 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\dagger}$ | MAX | MIN | TYP ${ }^{\text { }}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ t | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| VOH |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOH}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2 | 3.2 |  |  |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\text {O }}=-15 \mathrm{~mA}$ |  |  |  | 2 | 3.3 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=32 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |  |  | $v$ |
| OL |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| ${ }^{\text {IOZH }}$ |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\text {J OZL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| $\mathrm{ItH}^{\text {H }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IL | D, G | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=0.4 \mathrm{~V}$ |  |  |  | -1 |  |  | -1 | mA |
|  | All others |  |  |  |  | -0.5 |  |  | -0.5 |  |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} . \quad \mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -30 |  | -112 | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Outputs active | 50 |  |  | 50 |  | 81 | mA |
|  |  | Outputs disabled | 52 |  |  | 5285 |  |  |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, IOS-
Additional information on these products can be obtained from the factory as it becomes available.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\operatorname{MIN} \text { to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN54AS851 |  | SN74AS851 |  |  |
|  |  |  | MIN TYP ${ }^{\dagger}$ | MAX | MIN | MAX |  |
| tPLH | Any D | Y | 5 |  | 3 | 10.5 | ns |
| tPHL |  |  | 7 |  | 3 | 11 |  |
| tPLH | Any D | W | 5 |  | 3 | 8 | ns |
| tPHL |  |  | 3.5 |  | 1 | 6 |  |
| tPLH | S0, S1, S2, S3 | Y | 12 |  | 3 | 18 | ns |
| tPHL |  |  | 15 |  | 3 | 19 |  |
| tPLH | S0, S1, S2, S3 | W | 12 |  | 3 | 16 | ns |
| tPHL |  |  | 10 |  | 3 | 15 |  |
| tPLH | $\stackrel{\rightharpoonup}{\text { SC }}$ | Y | 12 |  | 3 | 18 | ns |
| ${ }^{\text {t }}$ PHL |  |  | 15 |  | 3 | 20 |  |
| tPLH | $\overline{\mathrm{SC}}$ | W | 12 |  | 3 | 16 | ns |
| tPHL |  |  | 11 |  | 3 | 15 |  |
| tPZH | $\overline{\mathrm{G}}$ | $Y$ | 5.5 |  | 2 | 8 | ns |
| tPZL |  |  | 7 |  | 3 | 11 |  |
| tphz | $\overline{\mathrm{G}}$ | Y | 3.5 |  | 1 | 6 | ns |
| tPLZ |  |  | 5 |  | 2 | 8 |  |
| tPZH | $\overline{\mathrm{G}}$ | W | 5.5 |  | 2 | 8 | ns |
| tPZL |  |  | 11 |  | 3 | 21 |  |
| tPHZ | $\overline{\mathrm{G}}$ | W | 3.5 |  | 1 | 6 | ns |
| tPLZ |  |  | 5 |  | 2 | 8 |  |
| tPZH | $\overline{\mathrm{GY}}$ | $Y$ | 5.5 |  | 2 | 8 | ns |
| ${ }^{\text {t P PL }}$ |  |  | 7 |  | 3 | 11 |  |
| tPHZ | $\overline{\mathrm{GY}}$ | Y | 3.5 |  | 1 | 6 | ns |
| ${ }_{\text {t }}{ }^{\text {PRL }}$ |  |  | 6 |  | 2 | 8 |  |
| tPZH | GW | W | 6 |  | 2 | 10 | ns |
| tPZL |  |  | 12 |  | 3 | 25 |  |
| tPHZ | GW | W | 4 |  | 1 | 6 | ns |
| tPLZ |  |  | 8 |  | 2 | 11 |  |

${ }^{\dagger}$ All typicat values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL Data Book, Volume 3.

## TYPICAL APPLICATION DATA

The＇AS in one example．


FIGURE 1－1－OF－16 BOOLEAN FUNCTION GENERATOR

TYPICAL APPLICATION DATA


FIGURE 2-1-OF-32 DATA/SELECTOR/MULTIPLEXER

TYPICAL APPLICATION DATA


FIGURE 3-1-OF-64 DATA SELECTOR/MULTIPLEXER

## TYPES SN54AS877, SN74AS877 8-BIT UNIVERSAL TRANSCEIVER PORT CONTROLLERS

- Included among the Package Options Are Compact, 24-Pin, 300-mil-Wide Dips and Both 28Pin Plastic and Ceramic Chip Carriers
- Buffered 3-State Outputs Drive Bus Lines Directly
- Cascadable to n -Bits
- Eight Selectable Transceiver/Port Functions:
- A to B or B to A
- Register to $A$ or Register to $B$
- Shifted to A or Shifted to B
- Off-Line Shifts (A and B Ports in HighImpedance State)
- Register Clear
- Particularly Suitable for Use in SignatureAnalysis Circuitry
- Serial Register Provides:
- Parallel Storage of Either A or B Input Data
- Serial Transmission of Data from Either A or B Port
- Dependable Texas Instruments Quality and Reliability

SN54AS877 . . . . JT PACKAGE
SN74AS877 . . . NT PACKAGE
(TOP VIEW)

| So $\square^{1}$ | $\bigcirc 24$ | $] \mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| S1 $\square^{2}$ | 23 | CLK |
| S2 $\square^{3}$ | 22 | SERIN |
| A1 $\square^{4}$ | 21 | B1 |
| A2 $\square^{5}$ | 20 | ] 2 |
| A3 $\square^{6}$ | 19 | B3 |
| A4 $\square 7$ | 18 | B4 |
| A5 $\square^{8}$ | 17 | B5 |
| A6 9 | 16 | B6 |
| A7 $\square^{10}$ | 15 | $\square \mathrm{B7}$ |
| A8 $\square 11$ | 14 | B 8 |
| GND $\square 12$ | 13 | $\square 08$ |



NC - No internal connection

## description

The 'AS877 features two 8 -bit I/O ports (A1-A8 and B1-B8), an 8-bit parallel-load, serial-in, parallel-out shift register, and control logic. With these features, this device is capable of performing eight selectable transceiver or port functions, depending on the state of the three select lines S0, S1, and S2. These functions include: transferring data from port A to port $B$ or vice versa (i.e., the transceiver function), transferring data from the register to either port, serial shifting data to either port, performing off-line shifts (with $A$ and $B$ ports in high-impedance state), and clearing the register. Synchronous parallel loading of the'internal register can be accomplished from either port on the positive transition of the clock while serially shifting data in via the SERIN input. The 'AS877 is ideally suited for applications needing signatureanalysis circuitry to enhance system verification and/or fault analysis. All serial data is shifted right. All outputs are buffer-type outputs designed specifically to drive bus lines directly and all are 3 -state except for 08, which is a totempole output.

The SN54AS877 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74AS877 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLE

| $\begin{gathered} \hline \text { MODE } \\ \text { S2S1 S0 } \end{gathered}$ | Clock | SERIN | A1 01 B1 | A2 $02 \mathrm{B2}$ | A3 03 B3 | A4 04 B4 | A5 05 B5 | A6 06 B6 | A7 07 B7 | A8 0888 | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L L L | H or L | X | zan | $z \mathrm{O}_{\mathrm{n}} \mathrm{A} 2$ | $\mathrm{Z} \mathrm{O}_{\mathrm{n}} \mathrm{A} 2$ | Z $\mathrm{O}_{\mathrm{n}}$ A4 | $\mathrm{Zan}_{\mathrm{n}} \mathrm{A} 5$ | Z $\mathrm{O}_{\mathrm{n}} \mathrm{A} 6$ | $\mathrm{Zan}_{\mathrm{n}} \mathrm{A} 7$ | $\underline{Z a n} A 8$ |  |
| L L L | $\uparrow$ | X | ZA1A1 | Z A2 A2 | Z A3 A3 | Z A4 A4 | Z A5 A5 | Z A6 A6 | ZA7A7 | Z A8 A8 |  |
| L H | H or | X | $\mathrm{Bl}_{\mathrm{n}} \mathrm{Z}$ | $\mathrm{B}^{2} \mathrm{O}_{\mathrm{n}} \mathrm{z}$ | $\mathrm{B} \mathrm{O}_{\mathrm{n}} \mathrm{Z}$ | B4 $\mathrm{O}_{\mathrm{n}} \mathbf{Z}$ | $\mathrm{BF}^{\mathrm{O}} \mathrm{n}$ Z | $\mathrm{Bb}^{\mathrm{a}} \mathrm{n}$ Z | $B^{B 7} \mathrm{O}_{\mathrm{n}} \mathbf{Z}$ | $B 8 Q_{n} Z$ | TO |
| L L H | $\dagger$ | X | B1 B1 Z | B2 B2 Z | B3 B3 2 | B4 B4 2 | B5 B5 Z | B6 B6 Z | B7 B7 Z | B8B8Z |  |
| H | H or | X | $\times \mathrm{O}_{\mathrm{n}} \mathrm{Q} 1$ | $\times \mathrm{an}^{\text {a }} 2$ | $\times \mathrm{a}_{\mathrm{n}} \mathrm{O} 3$ | $\times \mathrm{O}_{\mathrm{n}} \mathrm{O} 4$ | X $\mathrm{O}_{\mathrm{n}} 05$ | $\times 0_{n} 06$ | $\times 0_{n} 07$ | $\times 0_{n}{ }^{\text {Q }}$ |  |
| L H | $\uparrow$ | X | Z A1 A1 | Z A2 A2 | Z A3 A3 | Z A4 A4 | Z A5 A5 | Z A6 A6 | Z A7 A7 | Z A8 A8 | $\mathrm{a}_{\mathrm{N}}$ TOBN |
| L H H | H or | X | 010 | $02 \mathrm{O}_{\mathrm{n}}$ | Q3 $\mathrm{O}_{\mathrm{n}}$ | $04 \mathrm{O}_{\mathrm{n}} \mathrm{X}$ | 050 | $\mathrm{Q}^{6} \mathrm{O}_{\mathrm{n}} \mathrm{X}$ | $07 \mathrm{C}_{\mathrm{n}} \mathrm{X}$ | $08 \mathrm{C}_{\mathrm{n}} \mathrm{X}$ |  |
| L H H | $\dagger$ | X | B1 B1 Z | B2 B2 2 | B3 B3 $Z$ | B4 B4 Z | B5 B5 Z | B6 B6 Z | B7 B7 Z | B8 B8 2 |  |
| H L | H or | X | $\mathrm{ZO}_{\mathrm{n}} \mathrm{Q1}$ | $\mathrm{ZO}_{\mathrm{n}} \mathrm{Q} 2$ | $\mathrm{ZO}_{\mathrm{n}} \mathrm{O}$ | Z $\mathrm{O}_{\mathrm{n}} \mathrm{Q} 4$ | $\mathrm{Zan}_{\mathrm{n}} \mathrm{O}^{\text {a }}$ | z $\mathrm{O}_{\mathrm{n}}$ Q6 | Z $\mathrm{an}_{\mathrm{n}}$ Q7 | $\mathrm{zan}_{\mathrm{n}} \mathrm{O8}$ | SHIFT |
| H L L | $\dagger$ | H | Z HH | 2 0101 | z 0202 | z 03 Q3 | z 0404 | z 0505 | z 0606 | 2 0707 | то |
| H L | $\dagger$ | L | zLL | z Q1 Q1 | z 0202 | z 0303 | z 0404 | z 0505 | 20606 | 20707 | B |
| H L H | H or L | X | Q1 $\mathrm{an}_{\mathrm{n}} \mathrm{Z}$ | Q2 $\mathrm{an}^{\text {n }}$ | Q3 $\mathrm{O}_{\mathrm{n}} \mathrm{z}$ | $04 \mathrm{C}_{\mathrm{n}} \mathrm{Z}$ | $05 \mathrm{a}_{\mathrm{n}} \mathrm{z}$ | $06 \mathrm{O}_{\mathrm{n}} \mathrm{z}$ | $07 a_{n} z$ | $08 a_{n} z$ | SHIFT |
| H L H | $\dagger$ | H | H H Z | Q1 012 | Q2 22 z | 0303 z | O404 Z | 0505 Z | 0606 z | 0707 Z | то |
| H L H | $\uparrow$ | L | LLZ | 01012 | 0202 z | 03 032 | 0404 Z | O5 Q5 Z | 06062 | 07072 | A |
| H H L | H or | X | $2 \mathrm{an}^{2}$ | $\mathrm{ZO}_{\mathrm{n}} \mathrm{Z}$ | $\mathrm{zan}_{\mathrm{n}} \mathrm{z}$ | $z a_{n} z$ | $\mathrm{zan}^{2}$ | $z a_{n} z$ | $\mathrm{zan}^{2}$ | $2 a_{n} z$ |  |
| H H L | $\uparrow$ | H | ZHZ | z 012 | z Q2 z | z Q3 z | z 042 | z 05 z | z 062 | z 07 z | SHIFT |
| H H L | $\uparrow$ | L | ZLZ | z 012 | Z 02 z | Z03 Z | Z O4Z | Z 05 Z | z 062 | z 072 |  |
| H H H | Hor L | X | $\underline{z a n}$ | Z On Z | zan Z | $\mathrm{zan}_{\mathrm{n}}$ | $\mathrm{zan}^{2}$ | $20_{n} \mathbf{z}$ | $\mathrm{zan}^{\mathrm{z}}$ | $z a_{n} z$ |  |
| H H H | $\uparrow$ | $\times$ | z L $z$ | ZLZ | $z L z$ | zLZ | zLz | zLz | zLZ | z L Z | CLEAR |

$n=$ level of $Q_{n}(n=1,2 \ldots 8)$ established on most recent $\uparrow$ transition of CLK．$Q 1$ thru 08 are the shift register outputs；only 08 is available externally．The double inversions that take place as data travels from port to port are ignored in this table，
logic symbol


Pin numbers shown are for JT and NT packages．

## logic diagram (positive logic)



FOUR IDENTICAL CHANNELS NOT SHOWN


## absolute maximum ratings over free-air temperature range

| Suppiy voitage, $\mathrm{V}_{\mathrm{C}}$ | 7 V |
| :---: | :---: |
| Input voltage: All inputs | 7 V |
| I/O ports | 5.5 V |
| Voltage applied to a disabled 3-state output | 5.5 V |
| Operating free-air temperature range: SN54AS877 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74AS877 | . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

recommended operating conditions


Additional information on these products can be obtained from the factory as it becomes available.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | N54A | 877 |  | N74AS8 | 877 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | TYP ${ }^{\text { }}$ | MAX | MIN | TYP ${ }^{\dagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| VOH | A1-A8 | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2 | 3.2 |  |  |  |  | V |
|  | B1-B8 | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\mathrm{OH}}=-15 \mathrm{~mA}$ |  |  |  | 2 | 3.3 |  |  |
|  | All outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | $\mathrm{VCC}^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  |  |
| VOL | All outputs except 08 | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\text {O }}=32 \mathrm{~mA}$ |  | 0.25 | 0.5 |  |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\mathrm{OL}}=48 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
|  | 08 | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=20 \mathrm{~mA}$ |  | 0.25 | 0.5 |  | 0.25 | 0.5 |  |
| 4 | S0, S1, S2 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.3 |  |  | 0.3 | mA |
|  | CLK and SERIN |  |  |  |  | 0.1 |  |  | 0.1 |  |
|  | A1-A8, B1-B8 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.2 |  |  | 0.2 |  |
| ${ }^{1} \mathrm{H}$ | S0, S1, ${ }^{\text {2 }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 60 |  |  | 60 | $\mu \mathrm{A}$ |
|  | CLK and SERIN |  |  |  |  | 20 |  |  | 20 |  |
|  | A1-A8, B1-B8 ${ }^{\ddagger}$ |  |  |  |  | 70 |  |  | 70 |  |
| ILL | S0, S1, S2 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $V_{1}=0.4 \mathrm{~V}$ |  |  | -1 |  |  | -1 | mA |
|  | CLK and SERIN |  |  |  |  | -0.5 |  |  | -0.5 |  |
|  | A1-A8, B1-B8 ${ }^{\ddagger}$ |  |  |  |  | -0.75 |  |  | -0.75 |  |
| 108 | Except Q8 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -30 |  | -112 | -30 |  | -112 | mA |
|  | Q8 |  |  | -20 |  | -112 | -20 |  | -112 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 136 | 220 |  | 136 | 220 | mA |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\ddagger}$ For $1 / O$ ports, the parameters $I_{I H}$ and $I_{I L}$ include the output currents $I_{\text {OZH }}$ and $I_{\text {OZL }}$, respectively.
${ }^{5}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} . \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\operatorname{MIN} \text { to MAX } \\ & \hline \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 45 |  | 50 |  | MHz |
| tPLH | Any A port | Any B port | 2 | 8.5 | 2 | 7 | ns |
| tPHL |  |  | 3 | 10.5 | 3 | 9 |  |
| tPLH | Any B port | Any A port | 2 | 9 | 2 | 7.5 | ns |
| tPHL |  |  | 3 | 10.5 | 3 | 9 |  |
| tPLH | S0, S1, S2 | Any A or B port | 3 | 11.5 | 3 | 10 | ns |
| tPHL |  |  | 2 | 9.5 | 2 | 8 |  |
| tPLH | CLK | Any A or B port | 2 | 11 | 2 | 9 | ns |
| tPHL |  |  | 3 | 13 | 3 | 11.5 |  |
| tPLH. | CLK | Q8 | 2 | 10.5 | 2 | 8 | ns |
| tPHL |  |  | 3 | 10 | 3 | 8.5 |  |
| tPHZ | S0, S1, S2 | Any A or B port | 2 | 7.5 | 2 | 6.5 | ns |
| tPLZ |  |  | 3 | 13 | 3 | 10.5 |  |
| tPZH |  |  | 2 | 9 | 2 | 7 | ns |
| ${ }_{\text {tPZL }}$ |  |  | 3 | 11.5 | 3 | 9.5 |  |

[^20]TYPICAL APPLICATION DATA

BUS A TO BUS B OR
SERIAL TRANSMISSION


SERIAL IN TO A PORT
SERIAL IN


BUS B TO BUS A OR
SERIAL TRANSMISSION


SERIAL IN TO B PORT
SERIAL IN


- 'Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Lower-Power Version of 'ALS245A
- 'ALS1245A is Identical to 'ALS1645A
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


## description

This octal bus transceiver is designed for asynchronous two-way communication between data buses. The device transmits data from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus depending upon the level at the direction control (DIR) input. The enable input ( G ) can be used to disable the device so the buses are effectively isolated.

The - 1 version of the SN74ALS1245A is identical to the standard versions except that the recommended maximum $\mathrm{l}_{\mathrm{OL}}$ is increased to 24 milliamperes. There is no -1 version of the SN54ALS1245A.

The SN54ALS1245A is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS1245A is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

FUNCTION TABLE

| CONTROL <br> INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\mathbf{G}$ | DIR |  |
| $L$ | $L$ | B data to A bus |
| $L$ | $H$ | A data to B bus |
| $H$ | $X$ | Isolation |

logic diagram (positive logic)

to seven other transcievers

SN54ALS1245A . . . J PACKAGE SN74ALS1245A . . . N PACKAGE

| DIR 1 | U20] VCC |
| :---: | :---: |
| A $1{ }^{2}$ | 19 G |
| A2 $\square^{3}$ | $18 \bigcirc \mathrm{~B} 1$ |
| A3 $\square^{4}$ | $17 \square \mathrm{B2}$ |
| A4 $\square^{5}$ | 16 - B3 |
| A5 6 | $15 \bigcirc \mathrm{~B} 4$ |
| $A \in \square$ | $14 \bigcirc \mathrm{~B}$ |
| A7 ${ }^{8}$ | $13 \square 186$ |
| $\therefore$ A8 0 | $12 \square \mathrm{B7}$ |
| GND 10 | $11] \mathrm{B8}$ |

SN54AIS $1245 A$ FH PACKAGE SN74ALS $1245 A$. $\because$ FN PACKAGE

logic symbol


Pin numbers shown are for J and N packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

```
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage: All inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
    I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range: SN54ALS1245A . . . . . . . . . . . . . . . . . . . . . . . . . . . - 55 % C to 125 % C
    SN74ALS1245A . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 0
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - -65 %
```

recommended operating conditions

|  |  | SN54ALS1245A |  |  | SN74ALS1245A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  | -12 |  |  | -15 | mA |
| IOL | Low-level output current |  |  | 8 |  |  | 16 | mA |
|  |  |  |  |  |  |  | $24^{\dagger}$ |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

${ }^{\dagger}$ The extended limit applies only if $\mathrm{V}_{\mathrm{CC}}$ is maintained between 4.75 V and 5.25 V . The 24-mA limit applies for the SN74ALS1245A-1 only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54ALS1245A |  |  | SN74ALS1245A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{\ddagger}$ | MAX | MIN | TYP ${ }^{\ddagger}$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | - 1.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{I} \mathrm{OH}=-0.4 \mathrm{~mA}$ |  |  |  |  | $v_{C C}-2$ |  |  | v |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text {, }$ | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | $\mathrm{VCC}^{-2}$ <br> 2.4 <br> 2.2 |  |  |   <br> 2.4  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\text {a }}=-12 \mathrm{~mA}$ | 2 |  |  | 2 |  |  |  |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}_{\text {, }}$ | ${ }^{1} \mathrm{OH}=-15 \mathrm{~mA}$ |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | $v$ |
|  |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \quad \mathrm{I}, \quad 16 \mathrm{~mA} \\ & (1 \mathrm{OL}=24 \mathrm{~mA} \text { for }-1 \text { version) } \end{aligned}$ |  |  |  |  | $0.35 \quad 0.5$ |  |  |  |
| 1 | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $V_{1}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
|  | A, B ports§ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 |  |
| $\mathrm{IIH}^{\text {H }}$ | Control inputs | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | A, B ports § |  |  |  |  | 20 |  |  | 20 |  |
| IIL | Control inputs | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | -0.1 |  |  |  |  | -0.1 | mA |
|  | A, B ports 5 |  |  |  | -0.1 |  | -0.1 |  |  |  |
| 101 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2.25 \mathrm{~V}$ |  | -30 |  | -112 | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Output high |  | 21 | 33 |  | 21 | 30 | mA |
|  |  | Output low |  | 23 | 36 |  | 23 | 33 |  |
|  |  | Output disabled |  | 25 | 40 |  | 25 | 36 |  |

${ }^{\ddagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{\mathfrak{S}}$ For IIO ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{LL}}$ include the off-state output current.
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Note 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\text { MIN to MAX } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SN5 | 45A | SN7 | 45A |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | $A$ or B | $B$ or $A$ | 2 | 15 | 2 | 13 | ns |
| tPHL |  |  | 2 | 15 | 2 | 13 |  |
| tPZH | $\overline{\mathrm{G}}$ | $A$ or $B$ | 8 | 28 | 8 | 25 | ns |
| tPZL |  |  | 8 | 28 | 8 | 25 |  |
| tPHZ | $\overline{\mathrm{G}}$ | $A$ or B | 2 | 14 | 2 | 12 | ns |
| tPLZ |  |  | 3 | 22 | 3 | 18 |  |

NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

| 2 |
| :--- |
| 2 |
| 5 |
| 0 |
| 2 |
| 2 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |

## General Information

## ALS and AS Circuits

## Applications

3

SNOILVOITddV

## Advanced Schottky Family (ALS/AS) Application

## Contents

Title Page
INTRODUCTION TO ADVANCED SCHOTTKY FAMILY ..... 3-7
Speed-Power Slots Filled By Advanced Schottky TTL ..... 3-7
Additional Advantages Offered by 'ALS and 'AS Devices ..... 3.7
Concepts of Defining 'ALS and 'AS ..... 3-8
Compatibility With Other TTL ..... 3-8
Fanout ..... 3-8
Using the Schottky Barrier-Diode ..... 3-8
Analysis of Schottky-Clamped Transistor ..... 3-8
Analysis of 'ALS and 'AS NAND Gates ..... 3-11
Circuit Parameters ..... 3-14
Transfer Characteristics ..... 3-14
Input Characteristics ..... 3-15
Low-Level Input Current ..... 3-15
Input Clamping Diode Test ..... 3-16
High-Level Input Current ..... 3-16
Input Breakdown Test ..... 3-16
Output Characteristics ..... 3-16
High-Level Output Characteristics ..... 3-16
Low-Level Output Characteristics ..... 3-17
Switching Speed ..... 3-17
DC Noise Margins ..... 3-18
Specified Logic Levels and Thresholds ..... 3-20
Noise Rejection ..... 3-20
GUIDELINES FOR SERIES 'ALS/'AS TTL SYSTEM DESIGN ..... 3-24
Power Supply Regulation ..... 3-24
Supply Voltage Ripple ..... 3-24
Noise Considerations ..... 3-26
Noise Types and Control Methods ..... 3-26
Shielding ..... 3-26
Grounding and Decoupling ..... 3-27
Cross Talk ..... 3-32
Back-Panel Interconnections ..... 3-32
Printed Circuit Card Conductors ..... 3-34
Transmission-Line Driving Reflections ..... 3-35
APPENDIXES
A Normalized Load Factors ..... 3-43
B Letter Symbols, Terms, and Definitions ..... 3-45

| 3 |
| :--- |
| $\frac{8}{7}$ |
| $\overline{0}$ |
| 8 |
| -1 |
| 0 |

## List of Illustrations

Figure Title Page
1 Speed-Power Relationships of Digital Integrated Circuits ..... 3-8
2 Series 54/74 TTL Family Compatible Levels Showing DC Noise Margins ..... 3-9
3 Fanout Capability ..... 3-9
4 Baker Clamp ..... 3-9
5 Schottky Clamped-Transistor ..... 3-9
6 Schottky Barrier-Diode ..... 3-10
7 Schottky Barrier-Diode Energy Diagrams ..... 3-10
8 Metal-N Diode Current-Voltage Characteristics ..... 3-10
9 Difference Between P-N and Schottky Barrier-Diodes ..... 3-11
10 Standard Process ('LS/'S) ..... 3-11
11 Advanced Process ('ALS/'AS) ..... 3-11
12 'ALSOOA NAND Gate Schematic ..... 3-12
13 'AS00 NAND Gate Schematic ..... 3-13
14 Input Voltage vs Output Voltage 'ALS/'AS ..... 3-14
15 Input Current vs Input Voltage for TTL Families ..... 3-15
16 Low-Level Input Current vs High-Level Input Voltage ..... 3-16
17 DC Equivalent Input Circuit for Series 'ALS Gates ..... 3-16
18 Equivalent Output Circuit for 'ALS/'AS Gates ..... 3-17
19 High-Level Output Voltage vs High-Level Output Current ..... 3-17
20 Low-Level Output Circuit for 'ALS/'AS Gates ..... 3-18
21 Low-Level Output Voltage vs Low-Level Output Current ..... 3-19
22 High- to Low-Level Propagation Delay vs Load Capacitance ..... 3-19
23 Low- to High-Level Propagation Delay vs Load Capacitance ..... 3-19
24 Power Dissipation per Gate vs Frequency ..... 3-20
25 Stray Coupling Capacitance ..... 3-21
26 Evaluations of Gate Response to Fast Input Pulses ..... 3-21
27 Theoretical Required Pulse Width vs Pulse Amplitude for 'ALS and 'AS Inputs ..... 3-22
28 Parameter Measurement Information ..... 3-23
29 Effect of Source Impedance on Input Noise ..... 3-25
30 Spurious Output Produced by Supply Voltage Ripple ..... 3-26
31 Effect of Ground Noise on Noise Margin ..... 3-26
32 Typical Logic Circuit with Noisy Input ..... 3-26
33 Diagram Representing a Gate Driving a Transmission Line ..... 3-27
34 Noise Generation Caused by Poor Transmission-Line Return ..... 3-27
35 Ideal Transmission-Line Current Handling ..... 3-28
36 Circuit With Effective Capacitive Loading ..... 3-28
37 Supply Current Transient Comparisons ..... 3-29
38 Transmission-Line Power Buses ..... 3-31
39 Capacitive Storage Supply Voltage System ..... 3-31
40 Commonly Used Power Distribution and Decoupling System ..... 3-31
41 Equivalent Circuit for Sending Line ..... 3-32
42 Equivalent Circuit for Cross Talk ..... 3-32
43 Capacitive Cross Talk Between Two Signal Lines ..... 3-33
44 Coupling Impedances Involved in Cross Talk ..... 3-33
45 Equivalent Cross-Talk Network ..... 3-33
46 Microstrip Line ..... 3-34
47 Strip Line ..... 3-34
48 Line Spacing Versus Cross-Talk Constant ..... 3-35
49 TTL Bergeron Diagram ..... 3-35
50 'ALS/'AS Driving Twisted Pair ..... 3-35

## List of Illustrations (Continued)

Figure Title Page
51 'AS - ve Transition Bergeron Diagram ..... 3-36
52 'AS - ve Voltage/Time Plot ..... 3-36
53 'AS + ve Transition Bergeron Diagram ..... 3-37
54 'AS + ve Voltage/Time Plot ..... 3-37
55 'ALS - ve Transition Bergeron Diagram ..... 3-38
56 'ALS - ve Voltage/Time Plot ..... 3-38
57 'ALS + ve Transition Bergeron Diagram ..... 3-39
58 'ALS + ve Voltage/Time Plot ..... 3-39
59 Oscilloscope' Photograph of 'ASOO - ve Transition Using 50-Ohm Line ..... 3-40
60 Oscilloscope Photograph of 'ASO0 + ve Transition Using 50-Ohm Line ..... 3-40
61 Oscilloscope Photograph of 'ASO0 - ve Transition Using 25-Ohm Line ..... 3-40
62 Oscilloscope Photograph of 'ASOO + ve Transition Using 25-Ohm Line ..... 3-40
63 Oscilloscope Photograph of 'ALS00A - ve Transition Using 50-Ohm Line ..... 3-40
64 Oscilloscope Photograph of 'ALS00A + ve Transition Using 50-Ohm Line ..... 3-40
65 Oscilloscope Photograph of 'ALS00A - ve Transition Using 25-Ohm Line ..... 3-41
66 Oscilloscope Photograph of 'ALS00A + ve Transition Using 25-Ohm Line ..... 3-41
List of Tables
Table TitleI Typical Performance Characteristics by TTL Series3-8
II Worst-Case Output Parameters ..... 3-20
III Guidelines for Systems Design for Advanced Schottky TTL ..... 3-22
IV Guidelines for Printed Circuit Board Layout Advanced Schottky TTL ..... 3-24
V Guidelines for General Usage of Advanced Schottky TTL ..... 3-25
VI Guidelines for Gates and Flip-Flops Using Advanced Schottky TTL ..... 3-25
VII Typical Impedance of Microstrip Lines ..... 3-34
VIII Typical Impedance of Strip Lines ..... 3-34
A-I Normalized Input Currents ..... 3-43
A-II Fanout Capability ..... 3-44

## INTRODUCTION

The purpose of this Application Report is to assist the designers of high-performance digital logic systems in the use of the new series of Advanced Schottky-clamped* TTL integrated circuits.

Detailed electrical characteristics of these devices are provided and, if available, tables have been included that compare specific parameters of the devices with those of other logic families. In addition, interfamily information is provided to allow system designers to mix logic families in the same circuit. This allows the designer to use the relative merits of each logic family in high preformance state-of-theart designs.

The major subject areas covered in this Application Report are as follows:

- Advanced Schottky process
- Fanouts
- Transfer characteristics
- Input and output parameters
- Speed and power information
- Noise margins
- Power supply considerations
- Noise sources and their abatement
- Back panel and printed circuit wiring guidelines
- Line driving and receiving


## INTRODUCTION TO ADVANCED SCHOTTKY-CLAMPED TTL

Series 54/74 transistor-transistor logic (TTL) has, since its introduction in 1965, become the most popular digital integrated circuit logic family ever offered. Its popularity has allowed the development of high-volume production techniques which have made it the most economical approach to the implementation of major portions of medium-to-high performance digital logic systems. These systems range from simple decision making to highly complex real-time computer installations that handle worldwide data processing.

The proliferation of and economical impact of these digital logic systems has created a demand for constant improvement in efficiency. In response to demand, Texas Instruments examined the advantages gained by Schottky clamping. An increase in speed and performance was discovered in the use of Schottky barrier-diode clamping. The process was patented in the United States and the Schottky series $54 \mathrm{~S} / 74 \mathrm{~S}$ catalog parts were made available in the early 1970s. A series 54LS/74LS was introduced later. The series 54LS/74LS was slower that the 54S/74S series but had a much lower power consumption.

[^21]Recent innovations in integrated circuit design have made it possible to develop two new families: the Advanced Schottky (54AS/74AS) series and the Advanced Low-Power Schottky (54ALS/74ALS) series. The 'ALS and 'AS series provide considerable higher speeds than the 'LS and 'S series, respectively. The 'ALS series offers a substantial reduction in power consumption over the 'LS series, and the 'AS series offers a substantial reduction in power consumption over the 'S series. The 'ALS/'AS series is pin-to-pin compatible with the 'LS/'S series.

## SPEED-POWER SLOTS FILLED BY 'ALS AND 'AS TTL

Digital integrated circuits have historically been characterized for both speed and power. The series 54S/74S devices contain 19 mW NAND gates and $125-\mathrm{MHz}$ flip-flops and the series $54 \mathrm{LS} / 74 \mathrm{LS}$ devices contain $2-\mathrm{mW}$ NAND gates and $45-\mathrm{MHz}$ flip-flops. Either of these logic families could be used to design a $2-\mathrm{MHz}$ system, therefore categorization strictly on the basis of power and speed is inconclusive with respect to system efficiency. To provide a means of measuring the overall circuit efficiency and performance, a speed-power product efficiency index for integrated circuits was developed. The rating of an integrated circuit is obtained by multiplying the gate propagation delay by the gate power dissipation.

Table I provides propagation delay times, power dissipation, and speed-power product for the Texas Instruments TTL series. In addition, it provides flip-flop frequency for each family as an indicator of system performance. The speed-power product rating system (measured in picojoules) is divided into circuits where speed is the prime factor and circuits where low-power is the prime factor. The 'ALS series speed-power product is approximately 4 times less than that of the 'LS series and the 'AS series speed-power product is approximately 4 times less than the 'S series. Figure 1 is a graphic analysis of the speed-power points for the various TTL families.

## ADDITIONAL ADVANTAGES OFFERED BY 'ALS AND 'AS DEVICES

The 'ALS and 'AS devices offer the following additional advantages:

1. TTL compatible with $54 / 74,54 \mathrm{~S} / 74 \mathrm{~S}, 54 \mathrm{~L} / 74 \mathrm{~L}$, $54 \mathrm{LS} / 74 \mathrm{LS}$, and $54 \mathrm{H} / 74 \mathrm{H}$ series gates for selectively upgrading existing systems
2. Suppresses the effects of line ringing and significantly reduces undershoot
3. Higher thresholds (noise immunity) and better stability across operating free-air temperature range
4. Input current requirement reduced by up to $50 \%$

Table I. Typical Performance Characteristics by TTL Series

| CIRCUIT TECHNOLOGY | MINIMIZING POWER |  |  |  |  | MINIMIZING DELAY TIME |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FAMILY | PROP <br> DELAY <br> (ns) | $\begin{aligned} & \text { PWR } \\ & \text { DISS } \\ & (\mathrm{mW}) \\ & \hline \end{aligned}$ | SPD/PWR PRODUCT (pJ) | MAXIMUM FLIP-FLOP FREQ ( MH 근) | FAMILY | $\begin{aligned} & \text { PROP } \\ & \text { DELAY } \\ & \text { (ns) } \end{aligned}$ | $\begin{aligned} & \text { PWR } \\ & \text { DISS } \\ & \text { finn } \end{aligned}$ | SPD/PWR PRODUCT ( p j) | MAXIMUM FLIP-FLOP FREQ initizi |
| Gold Doped | TTL | 10 | $10^{\circ}$ | 100 | 35 | TTL | 10 | 10 | 100 | 35 |
|  | L TTL | 33 | 1 | 33 | 3 | H TTL | 6 | 22 | 132 | 50 |
| Schottky Clamped | LS TTL | 9 | 2 | 18 | 45 | S TTL | 3 | 19 | 57 | 125 |
|  | 'ALS | 4 | 1.2 | 4.8 | 70 | 'AS | 1.7 | 8 | 13.6 | 200 |



Figure 1. Speed-Power Relationships of Digital Integrated Circuits
5. Fanout is doubled
6. Terminated lines or controlled impedance circuit boards are normally not required.
7. The 'AS series offers shorter propagation delays and higher clock frequencies with relatively low power consumption.
8. The maximum flip-flop frequency has been increased to 200 MHz .

## CONCEPTS OF DEFINING SERIES 'AS AND 'ALS

Both the 'ALS and 'AS series are electrically and pinout compatible with existing TTL series. The 'ALS series is suitable for replacing all TTL families except in the very highest frequency applications. Replacement with 'ALS will result in lower power consumption, smaller power supply current spikes, and, in some cases, better noise immunity than the other families. In those cases where a very high operating frequency is required, the 'AS series can be used. The 'AS devices require less than one-half of the supply current of the 'S series and has approximately twice the clocking frequency. The 'ALS devices are ideal for improving effeciency at the lower speeds. The 'AS devices
are ideal for replacement of high-speed logic families including ECL 10 K series.

## Compatibility With Other TTL Families

To ensure complete electrical compatibility in systems using or intending to use a mixture of existing TTL families and the new 'ALS/'AS families, specific guidelines have been implemented. These guidelines ensure the continuation of desirable characteristics and incorporate newer techniques to improve performance and/or simplify the use of TTL families. Figure 2 illustrates the comparison of essential parameters of each family and shows that complete compatibility is maintained throughout the 54/74 families.

## Fanout

The compatible ratings for fanout simplify the implementation of logic and provide a freedom of choice in the use of any of the seven performance ranges to design a digital logic system. Any of the Texas Instruments TTL series gates can be used to drive any other gate without the use of an interface or level-shifting circuit. The use of totem-pole-(push-pull) type output stages provides a low output impedance and the capability for both sourcing and sinking current. The output is easily adapted for driving MOS and CMOS circuits as well as the interface circuits between the output and the devices it controls. Figure 3 illustrates fanout capability.

## USING THE SCHOTTKY BARRIER DIODE

The Advanced Schottky Family has been developed from two earlier concepts: the Baker Clamp and the Schottky Barrier-Diode (SBD). The use of the Baker Clamp and SBD concepts resulted in the Schottky Clamped Transistor. The Schottky clamped transistor produced the increased switching speed associated with the $S$ series integrated circuits. The additional advances that have led to the development of 'ALS and 'AS gates and the actual gates are discussed later.

## Analysis of the Schottky Clamped Transistor

The use of the Baker Clamp, shown in Figure 4, is a method of avoiding saturation of a discrete transistor. The diode forward voltage is 0.3 V to 0.4 V as compared to 0.7 V for the base-emitter junction diode. When the transistor is turned on, base current drives the transistor toward


Figure 2. Series 54/74 TTL Family Compatible Levels Showing DC Noise Margins


Figure 3. Fanout Capability


Figure 4. Baker Clamp
saturation. The collector voltage drops, the germanium diode begins to conduct forward current, and excess base drive is diverted from the base-collector junction of the transistor. This causes the transistor to be held out of deep saturation, the excess base charge to not be stored, and the turn-off time to be dramatically reduced.

A germanium diode cannot be incorporated into a monolithic silicon integrated circuit. Therefore, the germanium diode must be replaced with a silicon diode which


MONOLITHIC COMPOSITION
SYMBOL FOR MONOLITHIC SBD-CLAMPED TRANSISTOR

Figure 5. The Schottky-Clamped Transistor
has a lower forward voltage drop than the base-collector junction of the transistor. A normal p-n diode will not meet this requirement. The SBD illustrated in Figure 5 can be used to meet the requirement.

The SBD illustrated in Figure 6 is a rectifying metalsemiconductor contact formed between a metal and a highly doped N semiconductor.


COMPOSITION


SYMBOL

Figure 6. Schottky Barrier-Diode

The qualitative physics of an SBD is illustrated in Figure 7. The valence and conduction bands in a metal overlap make available a large number of free-energy states. The free-energy states can be filled by any electrons which are injected into the conduction band. A finite number of electrons exist in the conduction band of a semiconductor. The number of electrons depends mainly upon the thermal energy and the level of impurity atoms in the material. When a metal-semiconductor junction is formed, free electrons flow across the junction from the semiconductor, via the conduction band, and fill the free-energy states in the metal. This flow of electrons builds a depletion potential across the barrier. This depletion potential opposes the electron flow and, eventually, is sufficient to sustain a balance where there is no net electron flow across the barrier.

Under forward bias (metal positive), there are many electrons with enough thermal energy to cross the barrier potential into the metal. This forward bias is called "hot injection." Because the barrier width is decreased as forward bias $V_{F}$ increases, forward current will increase rapidly with an increase in $V_{F}$.

When the SBD is reverse biased, electrons in the semiconductor require greater energy to cross the barrier. However, electrons in the metal see a barrier potential from the side essentially independent of the bias voltage and a small net reverse current will flow. Since this current flow is relatively independent of the applied reverse bias, the reverse current flow will not increase significantly until avalanche breakdown occurs.

A simple metal-n semiconductor collector contact is an ohmic contact while the SBD contact is a rectifying contact. The difference is controlled by the level of doping in the semiconductor material. As the doping is increased, the contact becomes more ohmic. Figure 8 illustrates the currentvoltage characteristics according the doping applied.

Current in the SBD is carried by majority carriers. Current in the p-n junction is carried by minority carriers. The resultant minority carrier storage causes the switching


Figure 8. Metal-N Diode Current-Voltage Characteristics


Figure 7. Schottky Barrier-Diode Energy Diagrams
time of a p-n junction to be limited when switched from forward bias to reverse bias. A p-n junction is inherently slower than an SBD even when doped with gold.

Another major difference between the SBD and p-n junction is the forward voltage drop. For diodes of the same surface area, the SBD will have a larger forward current at the same forward bias regardless of the type of metal used. The SBD forward voltage drop is lower at a given current than a p-n junction. Figure 9 illustrates the current carriers and forward current-voltage characteristics differences between the SBD and p-n junction. The SBD meets the requirements of a silicon diode which will clamp a silicon $\mathrm{n}-\mathrm{p}-\mathrm{n}$ transistor out of saturation.


Figure 9. Differences Between P-N and Schottky Barrier-Diodes

The Advanced Schottky process differs from the Schottky process in that it uses ion implantation of impurities instead of diffusion. Ion implantation gives greater control on the depth of doping and resolution. Because of a thinner epitaxial layer and smaller all around geometries, smaller parasitic capacitances are encountered. The performance of the SBD is also enhanced by the use of oxide isolation of the transistors. This reduces the collector-substrate capacitance. Figure 10 illustrates the 'LS/'S process which consists of conventional masks, junction isolation, and a


Figure 10. Standard Process ('LS/'S)


Figure 11. Advanced Process ('ALS/'AS)
standard metal system and Figure 11 illustrates the 'ALS/'AS process which consists of composed masks, ion implantation, oxide isolation, and a standard metal system.

## Analysis of 'ALS and 'AS NAND Gates

The 'ALS and 'AS NAND gates in Figures 12 and 13 combine the desirable features of improved TTL circuits with the technological advantages of full Schottky clamping, ion implantation, and oxide isolation to achieve very fast switching times at a reduced speed-power product. The improvements and advantages are as follows:

1. Full Schottky clamping of all saturating transistors virtually eliminates storing excessive base charge and significantly enhances turn-off time of the transistors.
2. Elimination of transistor storage time provides stable switching times across the temperature range.
3. An active turn-off is added to square up the transfer characteristic and provide an improved high-level noise immunity.


Figure 12. 'ALSO0A NAND Gate Schematic
4. Input and output clamping is implemented with Schottky diodes to reduce negative-going excursions on the inputs and outputs. Because of its lower forward voltage drop and fast recovery time, the Schottky input diode provides improved clamping action over a conventional $\mathrm{p}-\mathrm{n}$ junction diode.
5. The ion implantation process allows small geometries giving less parasitic capacitances so that switching times are decreased.
6 . The reduction of the epi-substrate capacitance using oxide isolation also decreases switching times.
A key feature of the 'ALS and 'AS families is the improvement in typical input-threshold voltage. Figure 12 is a schematic diagram of the 'ALSOOA NAND gate. Figure 13 is a schematic diagram of the 'AS00 NAND gate. The input threshold voltage of the devices is determined by the equation:

$$
\begin{align*}
\mathrm{VT}= & V_{\mathrm{BE}} \text { of } \mathrm{Q} 2+V_{\mathrm{BE}} \text { of } \mathrm{Q} 3 \\
& +\mathrm{V}_{\mathrm{BE}} \text { of } \mathrm{Q} 5-\mathrm{V}_{\mathrm{BE}} \text { of Q1A } \\
& \text { (or } \left.\mathrm{V}_{\mathrm{BE}} \text { of } \mathrm{Q} 1 \mathrm{~B}\right) \tag{1}
\end{align*}
$$

From Eq. (1) it can be determined that the input threshold voltage is two times $\mathrm{V}_{\mathrm{BE}}$ or approximately 1.4 V . Low-level input current $\mathrm{I}_{\text {IL }}$ is reduced in the 'ALSOOA/'ASOO gates because of the improved input circuits. Buffering by transistors Q1A (or Q1B) and Q2 causes a significant reduction in low-level input current. Lowlevel input current is determined by the equation:

$$
\begin{align*}
I_{I L}= & V_{C C}-V_{B E} \text { of } Q 1 A \\
& -V_{I} /\left[R\left(h_{\text {FE }} \text { of } Q 1 A+1\right)\right] \tag{2}
\end{align*}
$$

By using Eq. (2) low-level input current is reduced by at least the factor of $\mathrm{h}_{\mathrm{FE}}$ of Q1A +1 and is typically $-10 \mu \mathrm{~A}$ for the 'ALSOOA and $-50 \mu \mathrm{~A}$ for the 'ASOO. Highlevel output voltage $\mathrm{V}_{\mathrm{OH}}$ is determined primarily by $\mathrm{V}_{\mathrm{CC}}$,


Figure 13. 'AS00 NAND Gate Schematic
resistors R4 and R7, and transistors Q6 and Q7. With no load, the high-level output voltage is approximately equal to $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BE}}$ of Q 6 because the voltage across resistor R 4 is 0 V . For medium-level currents, the high-level output voltage is equal to $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BE}}$ of $\mathrm{Q} 6-\mathrm{V}_{\mathrm{BE}}$ of Q 7 because of the Darlington gain of transistors Q6 and Q7. The current through resistor R3 is typically less than $1 \mu \mathrm{~A}$ and, therefore, the voltage drop is negligible. As conduction through transistors Q6 and Q7 is increased, the voltage drop across limiting resistor R7 will increase until the Schottky clamping diode of transistor Q6 starts to become forward biased. At this point, the current through resistor R3 (and the voltage drop) is no longer negligible and the high-level output voltage is determined by:

$$
\begin{align*}
\mathrm{V}_{\mathrm{OH}}= & \mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{OH}} \text { through } \mathrm{R} 7 \times \mathrm{R} 7 \\
& -\mathrm{V}_{\mathrm{CE}} \text { of } \mathrm{Q} 6-\mathrm{V}_{\mathrm{BE}} \text { of } \mathrm{Q} 7 \tag{3}
\end{align*}
$$

Low-level output voltage $\mathrm{V}_{\mathrm{OL}}$ is determined by the turning on of transistor Q5. When the input is high and transistor

Q2 is turned on, high-current transistor Q5 is turned on by a current path through transistor Q3 and resistor R3. Sufficient base drive is supplied to keep transistor Q5 fully turned on at an apparent output resistance of $14 \Omega$ for 'ALS and $6 \Omega$ for 'AS.

The fanout is up to 40 for a '54ALS device that is driving a '54ALS device and up to 80 for a '74ALS device, that is driving a ' 74 ALS device and provides a guaranteed low-level output current of 4 mA and 8 mA , respectively.

The increase in speed-power product of '54ALS/'74ALS devices, a factor four times better than '54LS/'74LS devices, is due to the design consideration of the quiescent and switching operations of the circuit. In the quiescent state, transistor Q2 allows the use of a reduced low-level input current. This reduces the fanout and reduces the overall quiescent current requirements.

The design of diodes D2 and D3 (or transistor Q8) and transistor Q4 enhances the speed-power product of the device. Transistor Q4 reduces the turn-off time and consequently the current transients caused by conduction
overlap of transistor Q5. The same principle is used by diodes D2 and D3 and transistor Q3 in turning off transistor Q7. In addition, the active turn-off design produces a square transfer characteristic.

The 'AS00 gate has additional circuits not on the 'ALSOOA gate. The circuits are added to ennance the throughput of the 'AS Family.

Transistor Q10 has been added as a discharge path for the base-collector capacitance of transistor Q5. Without transistor Q10, rising voltages at the collector of transistor Q5 would force current, via the base-collector capacitance, into the base of transistor Q5 causing it to turn on. However, diode D10 causes transistor Q10 to turn on (during rising voltage) and keeps transistor Q5 turned off. Diodes D6 and D9 serve as a discharge path for capacitor-diode D10.

## CIRCUIT PARAMETERS

Worst-case testing of 'ALS/'AS devices provides a margin of safety. [All dc limits shown on the data sheet are guaranteed over the entire temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}$ ) for series 54ALS/54AS and $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ for series $74 \mathrm{ALS} / 74 \mathrm{AS})]$. In addition, the dc limits are guaranteed over the entire supply voltage range ( 4.5 V to 5.5 V ).

## Transfer Characteristics

Since the most common application for a logic gate is to drive a similar logic gate, the input and output logic levels
must be compatible. The input and output logic levels for 'ALS/'AS devices are as follows:
$V_{\text {IL }}$ - The voltage value required for a low-level input voltage that guarantees operation
$\mathrm{V}_{\mathrm{IH}}$ - The voltage value required for a high-level input voltage that guarantees operation
$\mathrm{V}_{\mathrm{OL}}$ - The guaranteed maximum low-level output voltage of a gate
$\mathrm{V}_{\mathrm{OH}}$ - The guaranteed minimum high-level output voltage of a gate.
With the exception of high-level ouput voltage (which is a direct function of supply voltage), these values remain virtually unchanged over the temperature range and under normal operating conditions of the device.

Analysis of the input and output response characteristics of 'ALS/'AS TTL gates is necessary to understand the operation of these devices in most system applications. The dc response characteristics can best be depicted by an input voltage $\mathrm{V}_{\mathrm{I}}$ versus output voltage $\mathrm{V}_{\mathrm{O}}$ transfer plot.

Figure 14 plots the 'ALS/'AS characteristics as compared with members of other TTL logic families.

As shown in Figure 14, the 'ALS and 'AS devices exhibit a much better output savings when compared with standard TTL devices. The better high-level output voltage is primarily because of the active turn off of the low-level output transistor. The diode voltage drop in the normal output is replaced by a low-current $\mathrm{V}_{\mathrm{BE}}$ voltage drop. This provides


Figure 14. Input Voltage vs Output Voltage of 'ALS/'AS
a better high-level noise immunity in 'ALS and and 'AS over standard TTL devices.

## Input Characteristics

To use 'ALS/'AS devices fully, a knowledge of the input and output characteristics is required. This is particularly true when a device interfaces with a device not in the same TTL series. In addition, knowledge of voltage and current relationships for all elements is important for proper design.

Figure 15 illustrates a typical plot for input current II versus input voltage, $\mathrm{V}_{\mathrm{I}}$, characteristics for 'ALS/'AS gate inputs during normal operation. A typical series 54/74 characteristic plot is also shown for reference. Any device used to drive a TTL gate must source and sink current. Conventionally, current flowing toward a device input terminal is designated as positive and current flowing out
of a device input terminal is designated as negative. Lowlevel input current is negative current because it flows out of the input terminal. High-level input current is a positive current because it flows into the input terminal.

For transmission line conditions, a more accurate plot of the reverse bias section of these curves is required. These curves, Figure 16, are characteristic of the input clamping diode.

## Low-Level Input Current

Figure 17 illustrates the dc equivalent of a standard 'ALS/'AS input circuit and shows the input current paths during a low-level input state. The low-level input current is primarily determined by resistor R1. However, low-level input current is also a function of the supply voltage, the ambient temperature, and the low-level input voltage. To


Figure 15. Input Current vs Input Voltage for TTL Families


Figure 16. Low-Level Input Current vs High-Level Input Voltage for TTL Families
assure desired device operation under all possible conditions, the worst-case test is performed on all devices. Supply voltage is taken to the highest allowable value to cause the low-level input current to be at a maximum. With the exception of the input under test, all unused inputs are taken to a high level. This enhances any contribution of these inputs to the low-level input current of the emitter under test.

## Input Clamping Diode Test

The quality of the input clamping SBD (D2 in Figure 17) is tested by ensuring that the forward voltage drop is not


Figure 17. DC Equivalent Input Circuit for Series 'ALS Gate
greater than -1.2 V for 'AS and -1.5 V for 'ALS with a forward current of 18 mA . These values are guaranteed at minimum supply voltage and are valid across the operating temperature range. The characteristic of the input diode is illustrated in Figure 16.

## High-Level Input Current

Another input parameter that must be measured and controlled is high-level input current. To ensure desired device operation under all possible conditions, the worst-case test is performed with all unused inputs grounded and supply voltage at its maximum value. This provides the highest value of low-level input current. Those devices with a high-level input current of sufficient magnitude to cause a degradation of high-level output voltage at an output must be screened out.

## Input Breakdown Test

An additional high-level input current test is performed to check for base-emitter breakdown under the application of the full range of input voltages. This test is performed under the worst-case supply voltage conditions and is important because the base-emitter junction is small and can easily be overdissipated during the breakdown conditions.

## Output Characteristics

The most versatile TTL output configuration is the pushpull (totem-pole) type. The totem-pole output has a low output impedance drive capability at both high and low logic levels. Both 'ALS and 'AS families use this configuration and have fanouts of 40 in both the high- and low-level states.

## High-Level Output Characteristics

The ability of the totem-pole output to supply high-level output current is parametrically tested by applying a highlevel input current value during measurement of high-level output voltage. However, the quality of the output stage is best indicated by parametrically measuring its current sourcing IOS capability when connected to ground. Figure 18 shows the equivalent output circuit under high-level output conditions.

Figure 19 illustrates typical high-level characteristics. When measuring worst-case high-level output voltage, minimum supply voltage is used. A worst-case low-level
input voltage is applied to an input and all unused inputs are tied to supply voltage.

##  <br> -ALS


'AS
Figure 18. Equivalent Output Circuit for 'ALS/'AS Gates

## Low-Level Output Characteristics

Figure 20 shows that section of the output drive circuit which produces a low-level output voltage $\mathrm{V}_{\mathrm{OL}}$. This characteristic is also tested at minimum supply voltage. Figure 21 illustrates the typical curve.

## Switching Speed

Two switching-speed parameters are guaranteed on Series 'ALS and 'AS gates: propagation delay time for a high-level to a low-level at the output tpHL, and a low-level to high-level transition time tplH. Both parameters are specified with respect to the input pulse using standard test conditions as follows:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{CC}} & =4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\
\mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \\
\mathrm{R}_{\mathrm{L}} & =500 \\
\mathrm{~T}_{\mathrm{A}} & =\text { MIN to MAX }
\end{aligned}
$$

Under these conditions, times in the order of 4 ns for 'ALS and 1.7 ns for 'AS are typical. Figures 22 and 23 illustrate how the propagation delay time for 'ALS and 'AS devices vary with load capacitance.

Most current in the output stage is drawn when both output transistors are on (i.e., during output transitions, the average power dissipation of a gate with a totem-pole output increases with operating frequency). This is caused by more high-current transitions per second at the output as the frequency increases. Figure 24 illustrates the effect for both 'ALS and 'AS devices.


Figure 19. High-Level Output Voltage vs High-Level Output Current

DC Noise Margins
Noise margin is a voltage specification which guarantees the static dc immunity of a circuit to adverse operating conditions. Noise margin is defined as the difference between the worst-case input logic level ( $\mathrm{V}_{\mathrm{IH}}$ minimum or $\mathrm{V}_{\mathrm{IL}}$
maximum) and the guaranteed worst-case output ( $\mathrm{V}_{\mathrm{OH}}$ minimum or $\mathrm{V}_{\mathrm{OL}}$ maximum) specified to drive the inputs. Table II lists the worst-case output limits for the 'AS and 'ALS families.


Figure 20. Low-Level Output Circuit for 'ALS/'AS Gates


Figure 21. Low-Level Output Voltage vs Low-Level Output Current


Figure 22. High- to Low-Level Propagation Delay vs Load Capacitance


Figure 23. Low- to High-Level Propagation Delay vs Load Capacitance


Figure 24. Power Dissipation per Gate vs Frequency

## Specified Logic Levels and Thresholds

The high-level noise margin is obtained by subtracting $\mathrm{V}_{\mathrm{IH}}$ minimum from $\mathrm{V}_{\mathrm{OH}}$ minimum. The low-level noise margin is obtained by subtracting $\mathrm{V}_{\mathrm{IL}}$ maximum from $\mathrm{V}_{\mathrm{OL}}$ maximum. The worst-case high-level noise margin is guaranteed to be at least 500 mV for both 'AS and 'ALS devices and at least 300 mV for low-level noise immunity across the operating free-air temperature ranges.

The usefulness of noise margins at the system design level is the ability of a device to be impervious to noise spikes at the input. The input voltage falls into one of three categories: low-logic state (between ground and 0.8 V ), threshold region (between 0.8 V and 2 V ), or high-logic state (between 2 V and $\mathrm{V}_{\mathrm{CC}}$ ). If an input voltage remains exclusively in the low-logic or high-logic state, it can undergo
any excursions within that state. A level change from 5.5 V to 2 V or from ground to 0.8 V should not affect the output state of the device. To guarantee an expected output level change, the appropriate input has to undergo a change from one input state to the other input state (i.e., a transition through the threshold region). If a device will not remain in the correct state when voltage excursions on the input are occurring, it is violating its truth table.

## Noise Rejection

The ability of a logic element to operate in a noise environment involves more than the dc or ac noise margins previously discussed. To present a problem, an externally generated noise pulse must be received into the system and cause a malfunction. Stable logic systems with no storage

Table II. Worst Case Output Parameters

| PARAMETER <br> (V) | $\begin{gathered} \text { AS } \\ \left(0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \text { 'ALS } \\ \left.10^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \text { 'AS } \\ \left(-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \text { 'ALS } \\ \left(-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}(\mathrm{MIN})$ | 2 | 2 | 2 | 2 |
| $\mathrm{V}_{\text {IL }}(\mathrm{MAX})$ | 0.8 | 0.8 | 0.8 | 0.8 |
| $\mathrm{V}_{\mathrm{OH}}(\mathrm{MIN}) @ \mathrm{CC}=4.5 \mathrm{~V}$ * | 2.5 | 2.5 | 2.5 | 2.5 |
| $\mathrm{V}_{\text {OL }}$ (MAX) | 0.5 | 0.5 | 0.5 | 0.4 |
| High Level Noise <br> Margin $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{IH}}\right)$ | 0.5 | 0.5 | 0.5 | 0.5 |
| Low Level Noise Margin ( $\mathrm{V}_{\text {IL }}-\mathrm{V}_{\mathrm{OL}}$ ) | 0.3 | 0.3 | 0.3 | 0.4 |

[^22]elements are practically impervious to ac noise. However, large dc voltages could cause noise problems. Systems with triggerable storage elements or those operating fast enough for the noise to appear as a signal are much more susceptible to noise.

The noise voltage must be radiated or coupled into the circuit. The amount of noise required to develop a given voltage is a function of the circuit impedance. Because of the low output impedance of TTL circuits, noise immunity is improved. Noise is transferred from the source (with some arbitrary impedance) through a coupling impedance to the impedance of the circuit under consideration.

Figure 25 shows a circuit where the coupling impedance is stray capacitance and the load impedance is provided by the gates. The relatively tight coupling of this circuit and the loading effect on the driving source is significant enough


Figure 25. Stray Coupling Capacitance
to be considered. However, since the source effect is difficult to assess and is in a direction to improve rather than degrade the noise rejection, its effects are ignored. This results in a worst-case type of response indication. In the case of radiated noise, the source resistance is a definite factor in noise coupling and essentially replaces the reactive coupling impedance.

By ignoring the driving source impedance to make conditions more nearly standard, it is possible to determine a set of curves relating the developed noise pulse to the noise source amplitude, the noise rise or fall time, the coupling impedance, and the load impedance. Curves have been developed ${ }^{1}$ for several different input waveforms. Since the 'ALS waveform is essentially a ramp with a dv/vt of $1 \mathrm{~V} / \mathrm{ns}$ (approximately $2.5 \mathrm{~V} / \mathrm{ns}$ for 'AS), the most applicable curve is that for a ramp input.

Figure 26(a) shows the equivalent circuit from which the ramp response plot in Figure 26(b) was developed. The input pulse (shown as a heavy line) is a step signal with a liner rise requiring unit time (normalized). The output pulse is represented analytically by

$$
\begin{aligned}
\mathrm{e}_{0} & =\tau\left(1-\mathrm{e}^{-\mathrm{t} / \tau}\right) \\
\tau & =\mathrm{RC}
\end{aligned}
$$

with holding for unit time. This is followed by an exponentially decaying voltage with a time constant $\tau$. Values
of $\tau$ and i on the figure are normalized by the value of the total rise time of the stimulated noise pulse $e_{i}$. Using Figure 26(b), the pulse width and amplitude of the coupled noise pulse can be estimated.


Figure 26. Evaluations of Gate Response to Fast Input Pulses

As an example, using the circuit shown in Figure 25, apply a noise pulse of 3 V in amplitude and rising at $1 \mathrm{~V} / \mathrm{ns}$ with gate 2 at a high-logic state. Assume a nominal output impedance of $58 \Omega$ ( $30 \Omega$ for 'AS) and coupling capacitance of 10 pF . Use the following formula:

$$
\begin{aligned}
\tau & =\mathrm{RC}=\left(10 \times 10^{-12}\right)(58) \\
& =0.58 \times 10^{-9}=0.58 \mathrm{~ns}
\end{aligned}
$$

Total rise time $=\frac{3 \mathrm{~V}}{1 \mathrm{~V} / \mathrm{ns}^{* *}}=3 \mathrm{~ns}{ }^{\dagger}$
**2.5 $\mathrm{V} / \mathrm{ns}$ for ${ }^{\prime} \mathrm{AS}$
$\dagger_{1.2}$ ns for 'AS


Figure 27. Theoretical Required Pulse Width vs Pulse Amplitude for 'AS and 'ALS Inputs

If an open-collector gate is used with a passive $1 \mathrm{k} \Omega$ pullup resistor, the situation would change. Use the following formula:

$$
\begin{aligned}
\tau & =\left(10 \times 10^{-12}\right)\left(1 \times 10^{3}\right) \\
& =10 \times 10^{-9}=10 \mathrm{~ns}
\end{aligned}
$$

Total rise time $=\frac{3 \mathrm{~V}}{1 \mathrm{~V} / \mathrm{ns}^{* *}}=3 \mathrm{~ns}{ }^{\dagger}$
**2.5 V/ns for 'AS
${ }^{\dagger} 1.2$ ns for 'AS
Now the amplitude (from the curves) approaches 3 V $(0.96 \times 3)$ and the pulse width at the $50 \%$ points is approximately $10 \mathrm{~ns}(1 \times 10)$. The next gate will propagate this pulse.

This example is an oversimplification. The coupling impedances are complex (but resolvable into RLC series coupling elements) and the gate output impedance changes with load. Our purpose is to show why and how the low impedance of the active TTL output rejects noise and to make a comparison with a passive pull-up.

The ability to operate in a noisy environment is an interaction of the built-in operating margins, the time required for the device to react, and the ease with which a noise voltage is developed. In all cases, except the ability to react to short noise pulses, the TTL design has emhasized noise rejection.

Nothing has been discussed concerning noise in devices other than gate circuits. Many MSI devices are complex gate networks and, because of their small size, are more superior

Table III. Guidelines for Systems Design for Advanced Schottky TTL

| ITEM | GUIDELINE |
| :--- | :--- |
| Single wire connections | Wire lengths up to approximately 12 inches may be used. A form of ground plane is desirable. <br> Use point-to-point routing rather than parallel. If the wire is longer than 12 inches, use either a <br> dense ground plane with the wire routed as close to it as possible, or use a twisted-pair cable. |
| Coaxial and twisted-pair cables |  |
| Design around approximately $80 \Omega$ to $100 \Omega$ of characteristic impedance. Cross talk increases at |  |
| higher impedances. Use a coaxial cable of $93 \Omega$ impedance (e.g., Microdot 293-3913). For twisted- |  |
| pair cable, use number 26 or number 28 wire with the insulation twisted at the rate of 30 turns |  |
| per foot. |  |
| Cross talk | Ensure that transmission-line ground returns are carried through at both transmitting and receiving <br> ends. VCC decoupling ground, device ground, and transmission-line ground should have a common <br> tie point. <br> Use point-to-point back-panel wiring to minimize noise pickup between lines. Avoid long unshielded <br> parallel runs. However, if they must be used, they should carry signals that propagate in the same <br> direction. <br> Reflections <br> Refiections occur when data interconnects become long enough that 2 -line propagation delays |
| are pulse transition times. For series TTL, reflections are normally of no importance for lines shorter |  |
| than 12 inches. |  |

in a noisy environment operation than their discrete gate equivalents. Noise tolerance of latching devices is implied in the setup times, hold times, clock pulse width, data pulse widths, and similar parameters. Output impedances and input noise margins are quite similar to those of the gates and may
be treated in a similar manner. If a latching device does become noise triggered, the effective error is stored and does not disappear with the noise.

Parameter measurement information is shown in Figure 28.


Figure 28. Parameter Measurement Information

## GUIDELINES FOR SERIES 'ALS/'AS TTL SYSTEM DESIGN

System layout and design requirements for Advanced Schottky TTL circuits are essentially the same as those guidelines which have previousiy been established and are applicable for all high-performance digital systems. Tables III through VI provide a brief summary of the solutions to most design decisions needed to implement systems using Advanced Schottky TTL. Supplementary data which may be useful for developing specific answers to unique problems is provided later.

## POWER SUPPLY REGULATION

Power supply regulation cannot be treated as if it is an independent characteristic of the device involved. Power supply regulation, along with temperature range, affects noise margins, fanout, switching-speed, and several other parameters. The characteristics most affected are noise margin and fanout. When these two parameters are within the specified limits, the power-supply regulation will normally be within specified limits. However, on a device where auxiliary parameters are more critically specified, a more restrictive power-supply regulation is normally required. When power-supply regulation is slightly outside the specified limits for TTL devices, the device may still operate satisfactorily. However, if high ambient-noise levels and extreme temperatures are encountered, failures may occur.

Application of a supply voltage above 7 V (absolute maximum rating) will result in damage to the circuit.

Since power dissipation in the package is directly related to supply voltage, the maximum recommended supply
voltage for TTL devices is specified at 5.5 V . This provides an adequate margin to ensure that functional capability and long-term reliability are not jeopardized.

High-level output voltage is almost directly proportional to supply voltage (i.e., a drop in supply voltage causes a drop in high-level output voltage and an incicase in supply voltage results in an increase in high-level output voltage). Because of this relationship, high-level output voltage for 'ALS/'AS devices is specified as supply voltage $-2 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}-2 \mathrm{~V}\right)$.

Since high-level output voltage is directly related to supply voltage, the output current of the device is also directly related. The output current value is established by choosing output conditions to produce a current that is approximately one-half of the true short-circuit current.

It is advantageous to regulate or clamp the maximum supply voltage at 5.5 V including noise ripple and spikes. When this conditions exists, unused AND and NAND gates can be connected directly to the supply voltage.

## SUPPLY VOLTAGE RIPPLE

Ripple in the supply voltage is generally considered a part of the supply voltage regulation. However, when combined with other effects (e.g., slow rise times), ripple voltage is more significant.

The effect of ripple voltage $\mathrm{V}_{\mathrm{R}}$ can appear on either the supply voltage $\mathrm{V}_{\mathrm{CC}}$ or the ground supply GND. When ripple appears on the supply voltage, it causes modulation of the input signal. The extent of the effect depends upon circuit parameters and source impedance.

The turning on of transistor Q5, shown in Figures 12 and 13 , is controlled by the voltage at the base of transistor Q2 with respect to ground in accordance with the formula:

$$
\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{BE}} \text { of } \mathrm{Q} 2+\mathrm{V}_{\mathrm{BE}} \text { of } \mathrm{Q} 3+\mathrm{V}_{\mathrm{BE}} \text { of } \mathrm{Q} 5
$$

Table IV. Guidelines for Printed Circuit Board Layout for Advanced Schottky TTL

| ITEM | GUIDELINE |
| :---: | :--- |
| Signal connections | Whenever possible, distribute loads along direct connections. Signal leads should be kept as short as possible. <br> However, lead lengths of up to 15 inches will perform satisfactorily. This is especially for large boards that <br> use a ground plane, ground, and/or $V_{\text {CC }}$ plane. In addition, it will perform satisfactorily for small boards using <br> ground mesh or grid. In high-frequency applications, avoid radial fanouts and stubs. If they must be used to <br> drive some loads, reduce lead length proportionally and avoid sharp bends. Normal on-board fanouts and <br> interconnections do not require terminations. Response of lines driving large numbers or highly capacitive loads <br> can be improved with terminations of $300 \Omega$ to $V_{C C}$ and $600 \Omega$ to ground in parallel with the last load if fanout <br> of the driving output permits. |
| Conductor widths | Signal-line widths down to 0.015 inch are adequate for most signal leads. <br> Signal-lead spacing on any layer down to 0.015 inch can be used especially if care is taken to avoid adjacent <br> use of maximum length and minimum spacing. Increase spacing wherever layout permits. Pay particular attention <br> to clock and/or other sensitive signals. <br> Thickness of insulation material used for a multilayer board is not critical. If ground and VCC planes or meshes <br> are used, their capacitive proximity can be used to reduce the number of decoupling capacitors needed and <br> this also supplements the supply bypass capacitor. |

Table V. Guidelines for General Usage of Advanced Schottky TTL

| ITEM | GUIDELINE |
| :--- | :--- |
| Power supply | For RF bypass supply primary, maintain ripple and regulation at less than or equal to $10 \%$ <br> $V_{C C}$ decoupling <br> Decouple every 2 to 5 packages with RF capacitors of 0.01 to $0.1 \mu \mathrm{~F}$. Capacitors should be located as near <br> as possible to the decoupled devices. Decouple line driving or receiving devices separately with $0.1 \mu \mathrm{~F}$ capacitors <br> between $V_{C C}$ and the ground pins. |
| Sy-board grounding | A ground plane is essential when the PCB is relatively large lover 12 inches). Smaller boards will work with <br> ground and/or $V_{C C}$ mesh or grid. | | Try to simulate bus bars with a width to thickness ratio greater than or equal to 4. This can be accomplished |
| :--- |
| by multiple parallel wires or by using flat braid. Performance will be enhanced when a copper or silver-copper |
| bus is used. The width to thickness ratio required will vary between systems, but greater than or equal to 4 |
| will satisfy most systems. |

Table VI. Guidelines for Gates and Flip-Flops Using Advanced Schottky TTL

| ITEM | GUIDELINE |
| :---: | :---: |
| Data input rise and fall times | Reduce input rise and fall times as driver output impedance increases. Rise and fall times should be equal to or less than $50 \mathrm{~ns} / \mathrm{V}$ and essentially free of noise ripple. |
| Unused input of AND and NAND gates and unused preset and clear inputs of flip-flops | Tie the unused input of AND and NAND gates and the unused preset and/or clear inputs of flip-flops as follows: <br> 1. Directly to $\mathrm{V}_{\mathrm{C}}$, if the input voltage rating of 5.5 V maximum is not exceeded. <br> 2. Through a resistor equal to or greater than $1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}$. Several inputs can be tied to one resistor. <br> 3. Directly to a used input of the same gate, if maximum fanout of driving device will not be exceeded. Only the high-level loading of the driver is increased. <br> 4. Directiy to an unused gate output, if the gate is wired to provide a constant high-level output. Input voltage should not exceed 5.5 V . |
| Unused input of NOR gates | Tie unused input to used input of same gate, if maximum fanout of driving device will not be exceeded or tie unused input to ground. |
| Unused gates | Tie input of unused NAND and NOR gates to ground for lowest power drain. Tie inputs of unused AND gates high and use output for driving unused AND or NAND gate inputs. |
| Increasing gate/buffer fanout | Connect gates of same package in parallel. |
| Clock pulse of flip-flops | Drive clock inputs with a TTL output. If not available, rise and fall times should be less than $50 \mathrm{~ns} / \mathrm{V}$ and free of ripple noise spikes. |

When ripple voltage is modulated onto the input voltage, the amplitude depends on the source impedance (Figure 29). The amplitude can be determined by the following equation:

$$
\begin{aligned}
\Delta \mathrm{V}_{\mathrm{R}} & =\mathrm{V}_{\mathrm{R}}\left(\frac{\mathrm{R} 1 / \beta}{\mathrm{R} 1 / \beta+\mathrm{R} 2}\right) \\
& =\mathrm{V}_{\mathrm{R}}\left(\frac{\mathrm{R} 1}{\mathrm{R} 1+\beta \mathrm{R} 2}\right)
\end{aligned}
$$

where $\mathrm{Rl}=$ source impedance

$$
\beta=\text { gain of transistor } \mathrm{Q} 1
$$

Ripple voltage has the effect of adding extra pulses to the input signal (Figure 30). When ripple voltage appears in the ground supply, the threshold voltage is modulated and extra pulses occur (Figure 31).

Although decreasing the source impedance will reduce the effects of ripple voltage, it cannot be eliminated entirely
because the emitter-base junction has an apparent resistance of approximately $30 \Omega$. Because of cancellation between the


Figure 29. Effect of Source Impedance on Input Noise
driving gate and the driven gate, low-frequency ripple is not a problem.


Figure 30. Spurious Output Produced by Supply Voltage Ripple


Figure 31. Effect of Ground Noise on Noise Margin

## NOISE CONSIDERATIONS

Extraneous voltages and currents (called noise) introduced into a digital logic circuit are discussed in the following paragraphs. Figure 32(a) is a typical digital logic circuit consisting of a NAND gate and a J-K flip-flop. When a small noise pulse is coupled onto the clock input [(Figure 32(b)], the flip-flop does not respond and the Q output is correct. However, when a large noise pulse is coupled onto the clock input [(Figure 32(c)], the flip-flop sees the pulse as a clock transition and an erroneous $Q$ output occurs. Therefore, it is essential to protect digital logic circuits from noise.

## Noise Types and Control Methods

The noise types encountered in digital logic systems, their source, and the method of controlling them are as follows:

1. External noise - External noises radiated into the system. The sources include circuit breakers, motor brushes, arcing relay contacts, and magnetic-field-generating. The methods of controlled to be considered are shielding, grounding, or decoupling.
2. Power-line noise - Noise coupled through the ac or dc power distribution system. The initial sources and controlling methods are the same as for external noise.
3. Cross talk - Noise induced into signal lines from adjacent signal lines. Controlling methods to consider are shielding, grounding, decoupling, and, where possible, increasing the distance between the signal lines.
4. Signal-current noise - Noise generated in stray impedances throughout the circuit. The controlling methods to consider are shielding, grounding, decoupling, and, where possible, reduction of stray capacitance in the circuit.
5. Transmission-line reflections - Noise from unterminated transmission lines that cause ringing and overshoot. The method of control is to use, where possible, terminated transmission lines.
6. Supply-current spikes - Noise caused by switching several digital loads simultaneously. The controlling method is to design, where possible, the system so that digital loads are not switched simultaneously.


Figure 32. Typical Logic Circuit with Noisy Input

## Shielding

In addition to its own internally generated noise, electrical equipment must operate in an extremely noisy environment. Noise pulses, which may come from a number of sources, consist of an electrostatic field, and electromagnetic field, or both. The noise waveform must be prevented from entering the equipment. This is accomplished by shielding. Since the noise fields are usually changing at a rapid rate, the shield required to exclude them may be very small. For effective exclusion, the sensitive circuits must be completely shielded.

Aluminum or similar materials are effective in stopping electrostatic noise. However, only a ferrous metal can successfully protect equipment against magnetic fields. While it is helpful to connect the system to earth ground, the shield
system must be complete and must be grounded to the system ground to prevent the shield from coupling noise into the system.

External noise may be conducted into the system by the power lines. Decoupling and filtering of these lines should be standard design procedure.

## Grounding and Decoupling

The total propagation delay is of secondary importance in generation of internal noise. The actual transition time determines the amplitude and frequency spectrum of the generated signal at the higher harmonics. Application of the Fourier integral to series 'ALS/'AS waveforms shows frequency components of significant amplitude that exceed 100 MHz . Because of the frequency spectrum generated when an 'ALS/'AS device switches, a system using these devices must consider problems caused by radio frequency (RF) even though the repetition rates may be only a few megahertz. The transient currents generated by charging capacitors, changes in the levels of dc, line driving, etc., must be considered. In Figure 33 for example, a gate driving a transmission line is represented by a voltage source $E$, having an output impedance $Z_{S}$ connected to an impedance $\mathrm{Z}_{0}$, and loaded with a resistance $\mathrm{R}_{\mathrm{L}}$.


Figure 33. Diagram Representing a Gate Driving a Transmission Line

Until after a reflected pulse returns from the termination of the transmitting device, line termination is not a factor in drive current. In a practical TTL circuit, the line termination must be high relative to the line impedance. For explanation purposes, assume that the source voltage is 5 V in amplitude, the output impedance of the source is $50 \Omega$ and the line impedance is $50 \Omega$. When the source voltage makes the transition from 0 V to 5 V , the voltage across the input of the line $\mathrm{V}_{\mathrm{I}}$ is determined by the following equation:

$$
\mathrm{v}_{\mathrm{I}}=\mathrm{E} \frac{\mathrm{Z}_{0}}{\mathrm{Z}_{\mathrm{S}}+\mathrm{Z}_{0}}=2.5 \mathrm{v}
$$

where $\mathrm{E}=$ source voltage
$Z_{0}=$ line impedance
$Z_{S}=$ source impedance

For the $50 \Omega$ line to become charged, the current that must flow onto the line is determined by the following equation:

$$
\text { Iline } \frac{\mathrm{V}_{\mathrm{in}}}{\mathrm{Z}_{0}}=\frac{2.5}{50}=50 \mathrm{~mA}
$$

In addition, this current flows in the ground return, which, in this case, is the transmission-line ground. If the line and return are originated and terminated close to the driving and receiving devices, there is no discontinuity in the line. Where the ground is poorly returned, the current flow sees the discontinuity in the cable as a high impedance and a noise spike is generated (i.e., the ground current sees a low impedance and a current cancellation if the ground is properly carried through and, if not, it sees a high impedance). Figure 34 presents a specific example. Assume that the gate driving the line is switched from the high to low state. Current flow is indicated by the arrow marked with an I. Since the line is improperly returned to the driver, a pulse is developed across the impedance. A possible consequence is the false output of gate 3 (G3).


Figure 34. Noise Generation Caused by Poor Transmission-Line Return

If the ground return is properly connected, the proper results are obtained. The impedance discontinuity is eliminated and current cancellation occurs at the ground point. Undesirable voltage spikes are then eliminated. Two empirical rules to reduce transmission-line currents have been established and have been found to be effective (Figure 35).

1. Carry all returns, including twisted pair and coaxial cables, to a good ground termination. Ground line returns close to the driving and receiving devices.
2. Decouple the supply voltage of line-driving and line-receiving gates with a $0.1-\mu \mathrm{F}$ disk ceramic capacitor.
As the devices change state, current levels change because of the different device currents required in each state, the external loading, the transients caused by charging and
discharging capacitive loads, and the conduction overlap in the totem-pole output stage. When a gate changes states, its internal supply current changes from high to low (these values are stated on the data sheet for each device). In addition, any capacitance, stray or otherwise, must be charged or discharged for a logic state change. The capacitance must be charged by a current determined by

$$
\begin{equation*}
I=C \frac{d v}{d t} \tag{4}
\end{equation*}
$$

If the total stray capacitance on a gate output, the logic-level voltage excursion, and the associated rise or fall times are known, then the ideal-case instantaneous current during the transition can be calculated.


Broken arrow shows path of line-charging current
Figure 35. Ideal Transmission-Line Current Handling

From Eq. (4) it can be determined that the current transient for charging load capacitance will increase with higher speed TTL circuits. Therefore, the Series 54ALS/74ALS devices will have lower transient current than the Series 54AS/74AS devices. Another parameter that should be considered is the value of R7 (shown in Figures 12 and 13). Resistor R7 acts as a limit on the charging current.

The current required for charging load capacitance $\mathrm{C}_{\mathrm{L}}$ (Figure 36 ) is supplied by the supply voltage when the transition is from logic low to logic high at the output of gate $1(\mathrm{Gl})$. When the output of G 1 goes from high to low, the load capacitance is shorted to ground by transistor Q5 (shown in Figures 12 and 13) and has no effect on supply current.

$C_{L}$ includes all capacitance: stray, device, etc.
Figure 36. Circuit with Effective Capacitive Loading

A characteristic common to all TTL totem-pole output stages contributes an additional current transient when the output changes from a logic low to a logic high. This transient, or spike, is caused by the overlap in conduction of the output transistors Q7 and Q5 (shown in Figures 12 and 13). The situation arises because transistor Q7 can turn on faster than transistor Q5 can turn off. This places a direct circuit consisting of transistors Q7 and Q5 and resistor R4 between supply voltage and ground. For all series 'ALS TTL circuits, the maximum possible peak current can be determined by

$$
\mathrm{I}_{\mathrm{CC}} \max =\frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{CEQ6}}-\mathrm{V}_{\mathrm{BEQ} 7}-\mathrm{V}_{\mathrm{CEQ}}}{\mathrm{R} 7}
$$

However, due to the active turnoff circuit (consisting of R5, R6, and Q4), Q5 will be only slightly in the linear region and the current spike will be less.

The total supply-current switching transient is then a combination of three major effects: the difference in highlevel and low-level supply current, the charging of load capacitance, and the conduction overlap. Tests were performed to demonstrate these effects. The results are shown in Figure 37. Six types of series TTL devices were tested with no load (i.e., the oscilloscope was connected to the output only when measuring $\mathrm{V}_{\mathrm{O}}$ and the photographs were double exposed). This was to approximate the effects of conduction overlap isolated from the transient caused by charging load capacitance. Different vertical scales were used on some of the photographs.

The results are almost as predicted. The low-power devices have the lower transients. Since it is the fastest circuit, the SN74AS00 device should be highest. However, a decrease is shown, and the reason for the decrease is explained (Figure 39). The additional circuits to reduce conduction overlap of the output transistors result in a smaller transient even though the typical switching time is 1.7 ns compared to 9 ns for the Series 54/74LS.

The second series of tests shown in Figure 37 cover a capacitive load of 50 pF . For this test, all of the supply current transient peaks increase in amplitude and width.

Because of the larger transient currents, voltage spikes on the supply voltage measured at the IC package are also increased.

From these tests, it can be concluded that the condition to be avoided (the only one that can be avoided) is unnecessary stray capacitance in circuit wiring. The charging of load capacitance, in most cases, overshadows the other two effects with respect to noise produced on the supply voltage line by switching current transients.

The flow paths of these currents have been investigated to determine the grounding and decoupling necessary to counteract their effects. Supply voltage decoupling may be accomplished by one of two methods. Maintaining low impedance from the individual circuit supply voltage to



Figure 37(b). Supply-Current Transient Comparisons
ground is common to both methods. In the first method, the supply voltage line may be considered as a transmission line back to a low impedance supply. The positive bus can be laminated with a ground bus to form a strip transmission line of extremely low impedance. This line can be electrically approximated with lumped capacitances as shown in Figure 38. The inductances are usually a distributed component which must be minimized to lower the line impedance.


Figure 38. Transmission-Line Power Buses
The second method is to consider the supply voltage bus as a de connecting element only and to provide a lowimpedance path near the devices for the transient currents to be grounded (Figure 39).


Figure 39. Capacitive Storage Supply Voltage System

For effective filtering and decoupling, the capacitors must be able to supply the change in current for a period of time greater than the pulse width of this current. Since the problem is essentially one of dc changes due to logic state coupled with high-frequency transients associated with the changes, two different values of time constant must be considered. Capacitors combining the high capacitance required for long periods with the low series reactance required for fast transients are prohibitive in cost and size. A good compromise is the arrangement shown in Figure 40.

The typical component values may be found for the RF capacitor C 2 by assuming that the parameters have common values as follows:

$$
\begin{aligned}
\Delta \mathrm{I}_{\mathrm{CC}} & =50 \mathrm{~mA} \\
\Delta \mathrm{~V} & =0.1 \mathrm{~V} \\
\Delta \mathrm{~T} & =20 \mathrm{~ns}
\end{aligned}
$$

Then the equation is as follows:

$$
\begin{aligned}
\mathrm{C} 2 & =\frac{\Delta \mathrm{I}_{\mathrm{CC}}}{\Delta \mathrm{~V} / \Delta \mathrm{T}}=\frac{(50)(20) \times 10^{-12}}{0.1 /\left(20 \times 10^{-9}\right)} \\
& =\frac{50 \times 10^{-3}}{0.1}=10,000 \times 10^{-12} \\
& =0.01 \mu \mathrm{~F}
\end{aligned}
$$

The same method may be used for the low-frequency capacitor Cl . However, the factor $\Delta \mathrm{T}$, which was a worstcase transient time for calculating Cl , now becomes a bit ambiguous. An analysis of the current cycling on a statistical basis is the best method in all but the simplest systems. The recommended procedure is to decouple using $10 \mu \mathrm{~F}$ to $50 \mu \mathrm{~F}$ capacitors.


Figure 40. Commonly Used Power Distribution and Decoupling System

A discrete inductance of $2 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$ is sometimes used for additional decoupling. However, its benefits are questionable and its usefulness should be evaluated for the individual system. The low-pass filter formed must be capable of keeping the transients confined and off the distribution bus. The possibility of resonance in the inductor or LC combination must be considered.

Noise spikes on the supply voltage line that do not force the gate output below the threshold level do not present a serious problem. Downward spikes as large as 3 V can be tolerated on the supply voltage line without propagating through the logic system. The system designer can be confident that supply voltage noise can be handled even with minimal consideration.

Ground noise, however, cannot be treated lightly. Pulses on a high-impedance ground line can easily exceed the noise threshold. Only if a good ground system is maintained can this problem be overcome. If proper attention is paid to the ground system, noise problems can be minimized.

The concept of a common-ground-plane structure as used in RF and high-speed digital systems is quite different from the concept of the common-ground point as used in lowfrequency circuits. The more closely the chassis and ground can approach to being an integral unit, the better the noise suppression characteristics of the system. Consequently, all
parts of the chassis and ground bus system must be bound tightly together both electrically and mechanically. Floating or poorly grounded sections not only break the integrity of the ground system, but may actually act as a noise distribution system.

For grounds and decoupling on printed circuit boards, the most desirable arrangement is a double-clad or multilayer board with a solid ground plane or a mesh. Where component density prohibits this, the ideal should be relaxed only as far as necessary. Cross talk and ground noise can be reduced on large boards with a ground plane. Some suggestions for board grounds where a plane is not practical are as follows:

1. Use as wide a ground strap as possible.
2. Form a complete loop around the board by bringing both sides of the board through separate pins to the system ground.
The supply voltage line can provide part of the ground mesh on the board, provided it is properly decoupled. For a TTL system, a good guideline is $0.01 \mu \mathrm{~F}$ per synchronously driven gate and at least $0.1 \mu \mathrm{~F}$ for each 20 gates, regardless of synchronization. This capacitance may be lumped, but is more effective if distributed over the board. A good rule is to permit no more than 5 inches of wire between any two package supply-voltage points. Radio-frequency-type capacitors must be used for decoupling. Disk ceramics are best. It is sometimes a good practice to decouple the board from the external supply-voltage line with a $2.2 \mu \mathrm{~F}$ capacitor. However, this is optional and the RF capacitors are still required. In addition, it is recommended that gates driving long lines have the supply voltage decoupled at the gate supply voltage terminal and that the capacitor ground, device ground, and transmission-line ground be connected to a common point.

## Cross Talk

When currents and voltages are impressed on a connecting line in a system, it is impossible for adjacent lines to remain unaffected. Static and magnetic fields interact and opposing ground currents flow, creating linking magnetic fields. These cross-coupling effects are lumped together and called cross talk.

## Back-Panel Interconnections

Interconnecting signal lines can be grouped into three broad categories: coaxial lines, twisted-pair lines, and straight wire lines. Because of the low impedance and shielding characteristics of coaxial cable, its cross talk is minimal and is not a problem with TTL.

Figure 41 illustrates a practical type of signal transmission line. The mutual reactances $\mathrm{L}_{\mathrm{m}}$ and $\mathrm{C}_{\mathrm{m}}$ which form the noise coupling paths and the line parameters $\mathrm{L}_{\mathrm{s}}$ and $\mathrm{C}_{\mathrm{g}}$ which govern the line impedance, will vary with the type of line used. Since cross talk is a function of the ratio of the mutual impedances to the line characteristic impedances, the selection of transmission-line type must be at least partially a factor in cross-talk considerations.


ALL GATES SN74ALS00
Figure 41. Equivalent Circuit for Sending Line
The use of direct-wired connections is the simplest and lowest cost method, but they are also the poorest for noise rejection. If the lead is not cabled tightly together with similar leads, direct leads up to 12 inches in length can be used.

When the length of the signal line is increased, the line impedance is seen by the driving and receiving gates. As shown in Figure 42, a pulse sent along the sending line G3 and G4 will be coupled via the coupling impedance $Z_{c}$ onto the receiving line G1 and G2, which can be in either of the two logic states. The extent to which cross talk will occur depends on the type of lines used and their relationship to each other.


## (ZC) - COUPLING IMPEDANCE

Figure 42. Equivalent Circuit for Cross Talk
The voltage impressed on the sending line by gate G3 is determined by the equation:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{SL}}=\frac{\mathrm{V}_{\mathrm{G} 3} \mathrm{Z}_{0}}{\mathrm{R}_{\mathrm{S} 3}+\mathrm{Z}_{0}} \tag{5}
\end{equation*}
$$

where

$$
\begin{aligned}
\mathrm{V}_{\mathrm{G} 3} & =\text { open-circuit logic voltage swing generated } \\
& \text { by gate } \mathrm{G} 3 \\
\mathrm{R}_{\mathrm{S} 3} & =\text { output impedance of gate } \mathrm{G} 3 \\
\mathrm{Z}_{0} & =\text { line impedance } \\
\mathrm{V}_{\mathrm{SL}} & =\text { voltage impressed on the sending line } .
\end{aligned}
$$

The relationship for the equation is illustrated in Figures 43 and 44.

The coupling from the sending line to the receiving line can be represented by taking coupling impedance $Z_{c}$ into


Figure 43. Capacitive Cross Talk Between Two Signal Lines
account. An equivalent circuit to represent the coupling from the sending line to the receiving line is shown in Figure 44.

As the voltage impressed on the sending line propagates farther along the line, it can be represented as voltage source $\mathrm{V}_{\mathrm{SL}}$ with a source impedance of $\mathrm{Z}_{01}$ (Figure 45 ). $\mathrm{V}_{\mathrm{SL}}$ is then coupled to the receiving line via the coupling capacitance, where the impedance looking into the line is line impedance in both directions. Therefore the equation becomes

$$
V_{R L}=V_{S L} \frac{\frac{Z_{0}}{2}}{\left(1.5 Z_{0}+Z_{c}\right)}
$$

The voltage impressed on the receiving line ( $\mathrm{V}_{\mathrm{RL}}$ ) then propagates along the receiving line to gate G2 which can be considered as an open circuit and voltage doubling occurs. Therefore:

$$
\mathrm{V}_{\mathrm{in}(2)}=2 \mathrm{~V}_{\mathrm{RL}}=\mathrm{V}_{\mathrm{G} 3}\left(\frac{1}{1.5+\frac{\mathrm{Z}_{\mathrm{c}}}{\mathrm{Z}_{0}}}\right)\left(\frac{\mathrm{Z}_{0}}{\mathrm{RS} 3+\mathrm{Z}_{0}}\right)
$$

In the switching period, the transistor has a very low output impedance. Then $\mathrm{R}_{\mathrm{S} 3} \ll \mathrm{Z}_{0}$ and $\mathrm{V}_{\mathrm{in}(2)}$ can be simplified to the following:

$$
\mathrm{V}_{\mathrm{in}(2)}=\mathrm{V}_{\mathrm{G} 3}\left(\frac{1}{1.5+\frac{\mathrm{Z}_{\mathrm{c}}}{\mathrm{Z}_{0}}}\right)
$$



Figure 44. Coupling Impedances Involved in Cross Talk

The term $\mathrm{V}_{\mathrm{in}(2) / \mathrm{V}_{\mathrm{G} 3}}$ can be defined as the cross-talk coupling constant.

The worst-case for signal line cross talk occurs when sending and receiving lines are close together but widely separated from a ground return path. The lines then have a high characteristic impedance and a low coupling impedance.

For example, if we assume a coupling impedance of 50 pF at 150 MHz with a line impedance of approximately $200 \Omega$ then:

$$
\frac{V_{i n(2)}}{V_{G 3}}=0.62
$$

This level is unsatisfactory because none of the very highspeed logic circuits has a guaranteed noise margin greater than one-third of the logic swing. Such potential cross talk can be avoided by not using the close spacing of conductors.


Figure 45. Equivalent Cross-Talk Network
Mutual coupling can be reduced by using coaxial cable or shielded twisted pairs. When mutual inductance and capacitance are decreased, line capacitance is increased and imposes restrictions on the driver. Coaxial cable combines very high mutual impedance with low characteristic impedance and shielding. It effectively eliminates cross talk, but is necessary in only the noisiest environments. Twisted pairs are adequate for most applications and are typically less expensive and easier to use.

## Printed Circuit Card Conductors

Signal interconnections on a two-sided or multilayer printed circuit card can be grouped into two general categories: microstrip lines and strip lines. The microstrip line (Figure 46) consists of a signal conductor separated from a ground plane by a dielectric insulating material. A strip line (Figure 47) consists of a signal conductor within a dielectric insulating material and the conductor being centered between two parallel conductor planes. The important features of these type of printed circuit conductors are that the impedances are highly predictable, can be closely controlled, and the process is relatively inexpensive because standard printed circuit board manufacturing techniques are used. Typical impedances of these types of conductors with respect to their physical size and relative spacings are shown in Tables VII and VIII.

Table VII. Typical Impedance of Microstrip Lines

| Dimensions |  | Line Impedance <br> Z O ( $\left._{\mathbf{O}}\right)$ | Capacitance <br> per Foot (pF) |
| :---: | :---: | :---: | :---: |
| H (mils) | $\mathbf{W}$ (mils) | 35 | 40 |
| 6 | 20 | 40 | 35 |
| 6 | 15 | 56 | 30 |
| 15 | 20 | 66 | 26 |
| 15 | 15 | 80 | 20 |
| 30 | 20 | 89 | 18 |
| 30 | 15 | 105 | 16 |
| 60 | 20 | 114 | 14 |
| 60 | 15 | 124 | 13 |
| 100 | 20 | 132 | 12 |
| 100 | 15 |  |  |

Table VIII. Typical Impedance of Strip Lines

| Dimensions |  | Line Impedance <br> $\mathbf{Z O}_{\mathbf{O}}(\Omega)$ | Capacitance <br> per Foot (pF) |
| :---: | :---: | :---: | :---: |
| $\mathbf{H}^{\prime} \mathbf{a}=\mathbf{H}^{\prime} \mathbf{b}=$ <br> (mils) | $\mathbf{W}$ (mils) |  |  |
| 6 | 20 | 27 | 80 |
| 6 | 15 | 32 | 70 |
| 10 | 20 | 34 | 67 |
| 10 | 15 | 40 | 56 |
| 12 | 20 | 37 | 57 |
| 12 | 15 | 43 | 48 |
| 20 | 20 | 44 | 48 |
| 20 | 15 | 51 | 42 |
| 30 | 20 | 55 | 39 |
| 30 | 15 | 61 | 35 |

Relative dielectric constant $\approx 5$, and $H^{\prime} a=H^{\prime} b$
Cross talk on a printed circuit board is also a function of the mutual reactances and the line parameters which govern the line impedance. A microstrip line and a strip line are, by definition, conductors placed relatively close to a ground plane. Therefore, they have at least one inherent property which tends to reduce cross talk. In addition, the thickness (H) of the dielectric and the spacing (S) of the conductors can be implemented selectively to reduce the amount of possible cross talk. The effects of these two dimensions on cross talk have been evaluated and are shown graphically in Figure 48. The data shown can be used to estimate the maximum crosstalk which will be encountered under the most unfavorable conditions.

Relative dielectric constant $\approx 5$


Figure 46. Microstrip Line


Figure 47. Strip Line


Figure 48. Line Spacing Versus Cross-Talk Constant

## Transmission-Line Driving Reflections

When the interconnections used to transfer digital information become long enough so that line propagation delay is equal to or greater than the pulse transition times, the effects of reflections must be considered. These reflections are created because most TTL interconnections are not terminated in their characteristic impedance. Reflections lead to reduced noise margins, excessive delays, ringing, and overshoot. Some method must be used to analyze these reflections. Because neither the gate input nor output impedance is linear, basic transmission-line equations are applicable but unwieldy. Transmission-line characteristics of TTL interconnections can be analyzed by using a simple graphic technique.

Figure 49 shows piecewise linear plots of a gate input and both (logic-high and logic-low) states of the output for a typical TTL device. The output curves are plotted with positive slopes. The input is inverted because it is at the receiving end of a transmission line. The logic-high and logiclow intersections are indicated on the plot. These points are the steady-state values which will be observed on a lossless transmission line (Figure 50).

Figure 50 shows a typical TTL interconnection using a twisted-pair cable which, in this example, has a characteristic impedance of approximately $30 \Omega$. To evaluate a logic-high to logic-low 'AS transition see Figures 51 and 52. The equation $-1 / Z_{0}\left(Z_{0}=30 \Omega\right)$, which represents the transmission line, is superimposed on the output characteristic curves in the Bergeron plot. Since evaluation of a logic-high to logic-low transition is desired, the $-1 / \mathrm{Z}_{0}$ line starts at the point of intersection of the impedance curves of the input and output for a logic-high state. The slope $-1 / Z_{0}$ then proceeds toward the logic-low output curve. At time $t_{0}$, the driver output voltage is determined by the intersection of


Figure 49. TTL Bergeron Diagram


Figure 50. 'ALS/'AS Driving Twisted Pair
$-1 / \mathrm{Z}_{0}$ and the logic-low output curve (1.2 V). The transmission-line slope now becomes $1 / Z_{0}$ and is drawn toward the input curve. At time $t_{1}\left[t_{(n+1)}-t_{n}=\right.$ time delay of line], the receiving gate sees -1.7 V . Now the line slope changes back to $-1 / \mathrm{Z}_{0}$ and the output curve for a logic low is approached. This action continues until the logic-low intersection is reached. Figure 52 plots driver and receiver voltages versus time for this example.

A logic-low to logic-high transition is treated in approximately the same manner (Figure 53). The Bergeron line $-1 / \mathrm{Z}_{0}$ starts at the intersection for a logic low. At time $\mathrm{t}_{0}$, the driver output rises to 2.2 V and, at time $\mathrm{t}_{1}$, the receiving gate input goes to approximately 4.35 V . Both output and input voltages are plotted in Figure 54.

Figures 55 through 58 illustrate 'ALS transitions and are treated in the same manner as the 'AS.

The scope photographs in Figures 59 through 66 show the effectiveness of the graphic techniques. In most cases, the calculated and experimental values of voltage steps agree within reason. The ringing that appears for the open wire is not immediately obvious. This is because the input and output curves in this region lie practically along the positive horizontal axis. At the scale used for graphic analysis, it is difficult to go much beyond the first few reflections. The graphic analysis is idealized and stray capacitance and inductance are not considered.


Figure 51. 'AS - ve Transition Bergeron Diagram


Figure 52. 'AS - ve Voltage/Time Plot


Figure 53. 'AS + ve Transition Bergeron Diagram


Figure 54. 'AS + ve Voltage/Time Plot


Figure 55. 'ALS - ve Transition Bergeron Diagram


Figure 56. 'ALS - ve Voltage/Time Plot


Figure 57. 'ALS + ve Transition Bergeron Diagram


Figure 58. 'ALS + ve Voltage/Time Plot


TRANSITION $(1 \rightarrow 0)$
Figure 59. Oscilloscope Photograph of 'AS001 - ve Transition Using 50-Ohm Line


TRANSITION $(0 \rightarrow 1)$
Figure 60. Oscilloscope Photograph of 'AS00 + ve Transition Using $\mathbf{5 0 - O h m}$ Line


TRANSITION $(1 \rightarrow 0)$
Figure 61. Oscilloscope Photograph of 'AS00 - ve Transition Using 25-Ohm Line


TRANSITION $\mathbf{0} \rightarrow$ 1)
Figure 62. Oscilloscope Photograph of 'AS00 + ve Transition Using 25-Ohm Line


TRANSITION ( $1 \rightarrow 0$ )
Figure 63. Oscilloscope Photograph of 'ALS00A - ve Transition Using 50-Ohm Line


Figure 64. Oscilloscope Photograph of 'ALS00A + ve Transition Using 50-Ohm Line


Figure 65. Oscilloscope Photograph of 'ALS00A - ve Transition Using $\mathbf{2 5 - O h m}$ Line


Figure 66. Oscilloscope Photograph of 'ALS00A + ve Transition Using $\mathbf{2 5 - O h m}$ Line Transion Usin

## References

1. W.C. Elmore and M. Sands, Electronics Experimental Techniques, McGraw-Hill Book Co., New York, 30ff. (1949).
2. M. Williams and S. Miller, Series 54ALS/74ALS Schottky TTL Applications B215, Texas Instruments Limited, Bedford, England, August 1982.

## Acknowledgment

This application report is an updated version of Reference 2 with significant contributions by the technical engineering staff at Texas Instruments and particularly by Rock Cozad, Rich Moore, and Bob Strong.

## Appendix A Normalized Load Factors

Normalizing output drive capability and input current requirements can be very useful to designers of systems using two or more of the TI TTL series of devices. It provides a set of load factors (input cuurent requirements in Table A-I), which can be summed and compared directly to the fanout capability (see Table A-II) of the output being considered. The load factor values shown are valid for any input rated at one unit load.

The loading of these type of outputs can be checked from any column. However, most designs use one of the series as the basic building block and, since the tables cover each series individually, the designer has the choice of working from the column containing the normalized fanout. As an example, the designers of a system using series 'AS as the basic circuit will probably find that the use of the 'ASOO and 'AS1000 columns will suit best because both fanout and load factors are expressed for these series of devices.

The use of these simple and easy-to-remember numbers was developed within each series to make the verification of output loading a matter of counting the number of inputs connected to a particular output. When mixtures of series are used, a common denominator (normalized factor) becomes useful.

## USE OF TABLES A-I AND A-II

Every possible combination of the seven 54/74 TTL families is included in these tables. If, for example, the existing system used 74 S series logic and it is desired that some of it be replaced by series 74ALS logic, a quick check should be made on whether the 'ALS can be supplied with sufficient input current. By taking the 74 S row and 'ALS, column figures of 2.5 and 20 are obtained for high- and lowlevel loads, respectively (see Table A-I). This indicates that, for high logic levels, two and one-half 'ALS gates can be driven for each 'S series gate removed. However, if more 74 S series gates are being driven by this 'ALS device, the fanout between 'ALS and 'S series gate is required, you can now use Table A-II.

The 'ALS row and the ' S column are chosen. The figures are 8 for the high-logic level and 4 for the low-logic level. In this case the lowest figure is taken so that the interconnection is reliable for both logic states. So each 'ALS gate inserted will drive 4 ' S series gates.

Table A-I is normally used (in combination with Table A-II) when replacing one logic family with another in an existing system.

Table A-II is normally used when originally designing a system which employs several TTL families to optimize performance.

Table A-I. Normalized Input Currents

| SERIES | $1 / 0$ | INPUT CURRENT (mA) | INPUT CURRENT NORMALIZED |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | '00 | 'H00 | 'L00 | 'LS00 | 'S00 | 'ASOO | 'ALSOOA | 'AS1000 | 'ALS1000A |
| 54/7400 | HI | 0.04 | 1 | 0.8 | 4 | 2 | 0.8 | 2 | 2 | 2 | 2 |
| 54/7400 | LO | 1.6 | 1 | 0.8 | 8.89 | 4 | 0.8 | 3.2 | 16 | 3.2 | 16 |
| $54 \mathrm{H} / 74 \mathrm{HOO}$ | HI | 0.05 | 1.25 | 1 | 5 | 2.5 | 1 | 2.5 | 2.5 | 2.5 | 2.5 |
| $54 \mathrm{H} / 74 \mathrm{HOO}$ | 10 | 2 | 1.25 | 1 | 11.11 | 5 | 1 | 4 | 20 | 4 | 20 |
| 54/74LO0 | HI | 0.01 | 0.25 | 0.2 | 1 | 0.5 | 0.2 | 0.5 | 0.5 | 0.5 | 0.5 |
| 54/74LO0 | LO | 0.18 | 0.11 | 0.09 | 1 | 0.45 | 0.09 | 0.36 | 1.8 | 0.36 | 1.8 |
| 54LS/74LSOO | HI | 0.02 | 0.5 | 0.4 | 2 | 1 | 0.4 | 1 | 1 | 1 | 1 |
| 54LS/74LSOO | LO | 0.4 | 0.25 | 0.2 | 2.22 | 1 | 0.2 | 0.8 | 4 | 0.8 | 4 |
| 54S/74S00 | HI | 0.05 | 1.25 | 1 | 5 | 2.5 | 1 | 2.5 | 2.5 | 2.5 | 2.5 |
| 54S/74S00 | LO | 2 | 1.25 | 1 | 11.11 | 5 | 1 | 4 | 20 | 4 | 20 |
| 54AS/74AS00 | HI | 0.02 | 0.5 | 0.4 | 2 | 1 | 0.4 | 1 | 1 | 1 | 1 |
| 54AS/74AS00 | LO | 0.5 | 0.31 | 0.25 | 2.78 | 1.25 | 0.25 | 1 | 5 | 1 | 5 |
| 54ALS/74ALSO0A | HI | 0.02 | 0.5 | 0.4 | 2 | 1 | 0.4 | 1 | 1 | 1 | 1 |
| 54ALS/74ALSO0A | LO | 0.1 | 0.06 | 0.05 | 0.56 | 0.25 | 0.05 | 0.2 | 1 | 0.2 | 1 |
| 54AS1000 | HI | 0.02 | 0.5 | 0.4 | 2 | 1 | 0.4 | 1 | 1 | 1 | 1 |
| 54AS1000 | LO | 0.5 | 0.31 | 0.25 | 2.78 | 1.25 | 0.25 | 1 | 5 | 1 | 5 |
| 54ALS1000A | HI | 0.02 | 0.5 | 0.4 | 2 | 1 | 0.4 | 1 | 1 | 1 | 1 |
| 54ALS1000A | LO | 0.1 | 0.06 | 0.05 | 0.56 | 0.25 | 0.05 | 0.2 | 1 | 0.2 | 1 |

Table A-II. Fanout Capability (Output Currents Normalized to Input Currents)

| SERIES | I/O | OUTPUT CURRENT (mA) | OUTPUT DRIVE NORMALIZED |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | '00 | 'HOO | 'L00 | 'LSOO | 'S00 | 'ASOO | ALSOOA | 'AS1000 | ALS1000A |
|  |  |  | * HI 0.04 | 0.05 | 0.01 | 0.02 | 0.05 | 0.02 | 0.02 | 0.02 | 0.02 |
|  |  |  | to 1.6 | 2 | 0.18 | 0.4 | 2 | 0.5 | 0.1 | 0.5 | 0.1 |
| 54/7400 | HI | 0.4 | 10 | 8 | 40 | 20 | 8 | 20 | 20 | 20 | 20 |
| 54/7400 | LO | 16 | 10 | 8 | 88.89 | 40 | 8 | 32 | 160 | 32 | 160 |
| 54H/74H00 | HI | 0.5 | 12.5 | 10 | 50 | 25 | 10 | 25 | 25 | 25 | 25 |
| $54 \mathrm{H} / 74 \mathrm{HOO}$ | LO | 20 | 12.5 | 10 | 111.11 | 50 | 10 | 40 | 200 | 40 | 200 |
| 54LOO | HI | 0.1 | 2.5 | 2 | 10 | 5 | 2 | 5 | 5 | 5 | 5 |
| 54L00 | LO | 2 | 1.25 | 1 | 11.11 | 5 | 1 | 4 | 20 | 4 | 20 |
| 74100 | HI | 0.2 | 5 | 4 | 20 | 10 | 4 | 10 | 10 | 10 | 10 |
| 74L00 | LO | 3.6 | 2.25 | 1.8 | 20 | 9 | 1.8 | 7.2 | 36 | 7.2 | 36 |
| 54LS/74LS00 | HI | 0.4 | 10 | 8 | 40 | 20 | 8 | 20 | 20 | 20 | 20 |
| 54LSOO | LO | 4 | 2.5 | 2 | 22.22 | 10 | 2 | 8 | 40 | 8 | 40 |
| 74LSOO | LO | 8 | 5 | 4 | 44.44 | 20 | 4 | 16 | 80 | 16 | 80 |
| 54S/74S00 | HI | 1 | 25 | 20 | 100 | 50 | 20 | 50 | 50 | 50 | 50 |
| 54S/74S00 | Lo | 20 | 12.5 | 10 | 111.11 | 50 | 10 | 40 | 200 | 40 | 200 |
| 54AS/74AS00 | HI | 2 | 50 | 40 | 200 | 100 | 40 | 100 | 100 | 100 | 100 |
| 54AS/74AS00 | LO | 20 | 12.5 | 10 | 111.11 | 50 | 10 | 40 | 200 | 40 | 200 |
| 54ALS/74ALS00A | Hi | 0.4 | 10 | 8 | 40 | 20 | 8 | 20 | 20 | 20 | 20 |
| 54ALSOOA | LO | 4 | 2.5 | 2 | 22.22 | 10 | 2 | 8 | 40 | 8 | 40 |
| 74ALSOOA | LO | 8 | 5 | 4 | 44.44 | 20 | 4 | 16 | 80 | 16 | 80 |
| 54AS1000 | HI | 40 | 1000 | 800 | 4000 | 2000 | 800 | 2000 | 2000 | 2000 | 2000 |
| 54AS1000 | LO | 40 | 25 | 20 | 222.22 | 100 | 20 | 80 | 400 | 80 | 400 |
| 74AS1000 | HI | 48 | 1200 | 960 | 4800 | 2400 | 960 | 2400 | 2400 | 2400 | 2400 |
| 74AS1000 | LO | 48 | 30 | 24 | 266.67 | 120 | 24 | 96 | 480 | 96 | 480 |
| 54ALS1000A | HI | 1 | 25 | 20 | 100 | 50 | 20 | 50 | 50 | 50 | 50 |
| 54ALS1000A | LO | 12 | 7.5 | 6 | 66.67 | 30 | 6 | 24 | 120 | 24 | 120 |
| 74ALS 1000A | HI | 2 | 65 | 52 | 260 | 130 | 52 | 130 | 130 | 130 | 130 |
| 74ALS1000A | LO | 24 | 15 | 12 | 133.33 | 60 | 12 | 48 | 240 | 48 | 240 |

*Input Current HI
${ }^{\dagger}$ Input Curent LO

## Appendix $B$

## Letter Symbols, Terms, and Definitions

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronics Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use. The definitions are grouped into sections applying to voltages, currents, switching characteristics, and classification of circuit complexity.

## VOLTAGES

VIH High-level input voltage
An input voltage level within the more positive (less negative) of the two ranges of values used to represent the binary variables. A minimum value is specified which is the least-positive (most-negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

VIL Low-level input voltage
An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. A maximum value is specified which is the most-positive (least-negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.
$\mathbf{V}_{\mathbf{T}}+\quad$ Positive-going threshold voltage
The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, $\mathrm{V}_{\mathrm{T}}-$.
VT - Negative-going threshold voltage
The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, $\mathrm{V}_{\mathrm{T}+}$.

VOH High-level output voltage
The voltage at an output terminal for a specified output current $\mathrm{I}_{\mathrm{OH}}$ with input conditions applied that according to the product specification will establish a high level at the output.

## VOL Low-level output voltage

The voltage at an output terminal for a specified output current IOL with input conditions applied that according to the product specification will establish a low level at the output.
VO(on) On-state output voltage
The voltage at an output terminal for a specified output current with input conditions applied that according to the product specification will cause the output switching element to be in the on state.
Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

## $\mathbf{V}_{\mathbf{O}(\mathrm{off})}$ Off-state output voltage

The voltage at an output terminal for a specified output current with input conditions applied that according to the specification will cause the output switching element to be in the off state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

## CURRENT

## IIH High-level input current

The current flowing into* an input when a specified high-level voltage is applied to that input.
IIL Low-level input current
The current flowing into* an input when a specified low-level voltage is applied to that input.
*Current flowing out of a terminal is a negative value.

IOH High-level output current
The current flowing into* the output with a specified high-level output voltage $\mathrm{V}_{\mathrm{OH}}$ applied.
Note: This parameter is usually specified for open-collector outputs intended to drive other logic circuits.
IO(off) Off-state output current
The current flowing into* an output with a specified output voltage applied and input conditions applied that according to the product specification will cause the output switching element to be in the off state.
Note: This parameter is usually specified for open-collector outputs intended to drive devices other than logic circuits or for three-state outputs.
IOS Short-circuit output current
The current flowing into* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).
ICCH Supply current, output(s) high
The current flowing into ${ }^{*}$ the $\mathrm{V}_{\mathrm{CC}}$ supply terminal of a circuit when the reference output(s) is (are) at a high-level voltage.
ICCL Supply current, output(s) low
The current flowing into* the $\mathrm{V}_{\mathrm{CC}}$ supply terminal of a circuit when the reference output(s) is (are) at a low-level voltage.

## DYNAMIC CHARACTERISTICS

## $f_{\text {max }}$ Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause a change of output state with each clock pulse.
thZ Output disable time (of a three-state output) from high level
The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.
${ }^{\mathbf{t}} \mathrm{LZ} \quad$ Output disable time (of a three-state output) from low level
The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.
tPLH Propagation delay time, low-to-high-level output
The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.
tPHL Propagation delay time, high-to-low-level output
The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

## tTLH Transition time, low-to-high-level output

The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.
tTHL Transition time, high-to-low-level output
The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.
$\mathrm{t}_{\mathrm{w}} \quad$ Average pulse width
The time between $50 \%$ amplitude points (or other specified reference points) on the leading and trailing edges of a pulse.

[^23]Hold time
The time interval for which a signal or pulse is retained at a specified input terminal after an active transition occurs at another specified input terminal.

## trelease Release time

The time interval between the release from a specified input terminal of data intended to be recognized and the occurrence of an active transition at another specified input terminal.

Note: When specified, the interval designated "release time" falls within the setup interval and constitutes, in effect, a negative hold time.
$t_{\text {su }} \quad$ Setup time
The time interval for which a signal is applied and maintained at a specified input terminal before an active transition occurs at another specified input terminal.
tZH Output enable time (of a three-state output) to high level
The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.
tZL Output enable time (of a three-state output) to low level
The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.

## CLASSIFICATION OF CIRCUIT COMPLEXITY

## Gate equivalent circuit

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

LSI Large-scale integration
A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether logical or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.
MSI Medium-scale integration
A concept whereby a complete subsystem or system function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

SSI Small-scale integration
Integrated circuits of less complexity than medium-scale integration (MSI).
*Current flowing out of a terminal is a negative value.


NOTES

## Texas Instruments Semiconductor Technical Literature

## TTL Data Book, Vol. 1, 1984,

 336 pages.Product guide for all TI TTL devices, functional indexes, alphanumeric index, and general information.
TTL Data Book, Vol. 2, 1984, 1,000 pages.
Detailed specifications and application information on the TI family of Low-power Schottky (LS), Schottky (S), and standard TTL logic devices.
TTL Data Book, Vol. 3, 1984, 792 pages.
Detailed specifications and application information on the TI family of Advanced Low-power Schottky (ALS) and Advanced Schottky (AS) logic devices.
TTL Data Book, Vol. 4, 1984, 416 pages.
Detailed specifications and application information on the TI family of bipolar field-programmable logic (FPL), programmable readonly memories (PROM), randomaccess memories (RAM), microprocessors, and support circuits.
High-speed CMOS Logic Data Book, 1984, 580 pages.
Detailed specifications and application information on the TI family of High-speed CMOS logic devices. Includes product selection guide, glossary, and alphanumeric index.
Linear Circuits Data Book, 1984, 820 pages.
Detailed specifications on operational amplifiers, voltage comparators, voltage regulators, dataacquisition devices, a/d converters, timers, switches, amplifiers, and special functions. Includes LinCMOS ${ }^{\text {TM }}$ functions. Contains product guide, interchangeability guide, glossary, and alphanumeric index.

## Interface Circuits Data Book, 1981, 700 pages.

Includes specifications and applications information on TTL logic interface circuits, as well as product profiles on the line drivers/receivers and peripheral drivers.
Optoelectronics Data Book, 1983, 480 pages.
Contains more than 300 device types representing traditional optoelectronics (IREDs, LEDs, dêtectors, couplers, and displays), special components (avalanche, photodiodes, and transimpedance amplifiers), fiber optic components (sources, detectors, and interconnecting cables), and new image sensors (linear and arrays).
MOS Memory Data Book, 1984, 456 pages.
Detailed specifications on dynamic RAMs, static RAMs, EPROMs, ROMs, cache address comparators, and memory controllers. Contains product guide, interchangeability guide, glossary, and alphanumeric index. Also, chapters on testing and reliability.
TMS7000 Family Data Manual, 1983, 350 pages.
Detailed specifications and application information on Tl's family of microprogrammable 8 -bit microcomputers. Includes architecture description, device operation, instruction set, electrical. characteristics, and mechanical data. TMS7000 microcomputers include versions in CMOS and SMOS and with on-board UART.
TMSxxxxx Microcomputer Data Manuals
These manuals contain detailed specifications and application information on specific TMSxxxxx microcomputers and peripherals. Include architecture description, device operation, instruction set, electrical characteristics, and mechanical data.

## Assembly Language

Programmer's Guides.
TMS32010, 1983, 160 pages. TMS99000, 1983, 322 pages. TMS7000, 1983, 160 pages. Include general programming information, assembly instructions, assembler directives, assembler output, and application notes.
TMS32010 User's Guide, 1984, 400 pages.
Detailed application information on the TMS32010 Digital Signal Processor. Detailed reference manual on use of the TMS320 instruction set. Data sheets included.
Fundamentals of Microcomputer Design, 1982, 584 pages. University textbook. Subjects include microprocessors, software, instruction sets, microcomputer programming, high-level languages, hardware features, microcomputer memory, and I/O design. A design example is included.
Understanding Series ${ }^{T M}$ Books
The Understanding Series books form a library written for anyone who wants to learn quickly and easily about today's technology, its impact on our world, and its application in our lives. Each book is written in bright, clear, down-to-earth language and focuses on one aspect of what's new in today's electronics. Engineering concepts and theory are explained using simple arithmetic. Technical terms are explained in layman's language. Ideal for self-paced, individualized instruction. Currently 13 different titles in the series.

## Write for current availability and

 prices to:Texas Instruments
Information Publishing Center P.O. Box 225012 MS-54

Dallas, TX 75265

## TI Worldwide Sales Offices

ALABAMA: Huntaville, 500 W ynn Drive, Suite 514. Huntsvilte, AL 35805, (205) 837.7530.
ARIZONA: Phoenix, 8102 N. 23rd Ave., Suite 1B, Phoenix, AZ 85021, (602) 995-1007.

CALIFORNIA: Irvine, 17891 Cartwright Rd., Irwine, CA 92714, (714) 660-1200; Sacramento, 1900 Abint West Way. Surre 171, Sacramento, CA 95815, (916) 929-1521; San Diego, 4333 View Ridge Ave., Suite B. San Diego, CA Diego, (714) 278-9600; Santa Clara, 5353 Betsy Ross Dr. Santa Clara, CA 95054, (408) 980-9000, Torrance, 1950 , Hamilton St., Bldg. A. Suite 1. Torrance, CA 905C2, (213) 973-2571; Woodland Hills, 21220 Erwin St., Woodland Hills, CA 91367, (213) 704-7759.
COLORADO: Aurora, 1400 S. Potomac Ave., Suite 101 Aurora, CO 80012, (303) 695-2800.
CONNECTICUT: Wallingford, 9 Barnes Industrial Park Rd., Bames Industrial Park, Wallingford, CT 06492, (203) 269-0074.
FLORIDA: Ft. Lauderdale, 2765 N.W. 62nd St., Ft. Lauderdale, FL 33309. (305) 973-8502; Maitland, 2601 Maitland Center Parkway, Maitland, FI 32751, (305) 660.4600 ; Tampa, 5010 W. Kennedy Blvd., Suice 101. Tampa,
FL. 33609 , (813) $870-6420$. FL. 33609, (813) 870-6420.
GEORGIA: Atlanta, 3300 Northeast Expy., Building 9. Atlanta, GA 30341, (404) 452-4600.

ILLINOIS: Arlington Heights, 515 W . Algonquin. Arlington Heights. IL 60005, (312) 640.3000.
INDIANA: Ft. Wayne, 2020 Inwood Dr., Fr. Wayne, IN 46815, (219) 424-5174; Indianapolis, 2346 S . Lynhurst, Suite f-400, Indianapolis, IN 46241. (317) 248-8555.
IOWA: Cedar Rapids, 373 Collins Rd. NE. Suite 200. Cedar Rapids, IA 52402, (319) 395-9550.
MARYLAND: Baltimore, 1 Rutherford P1., 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944.8600 .
MASSACHUSETTS: Walhham, 504 Toten Pond Rd. Waltham, MA 02154. (617) 895.9100 .
MICHIGAN: Farmington Hills, 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.
MINNESOTA: Edina, 7625 Parklawn, Edina, MN 55435, (612) $830-1600$.

MISSOURI: Kansas City, 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis, 11861 Westline Industriat Drive, St. Louis, MO 63141, (314) 569-7600
NEW JERSEY; Clark, 292 Terminal Ave. West, Clark, N] 07066, (201) 574-9800.
NEW MEXICO: Albuquerque, 5907 Alice NSE. Suite E., Albuquerque, NM 87110 . (505) 395-2555.
NEW YORK: East Syracuse, 6700 Old Collamer Rd., East Syracuse. NY 13057, (315) 463-9291; Endicott. 112 Nanticoke Ave. P.O. Box 618, Endicotr. NY 13760, (607) 754. 3900: Melville, 1 Huntington Quadrangle, Suite 3 ClO P.O. Box 2936. Melville. NY 11747, (516) 454-6600 Poughikeepsic, 385 South Rd., Poughkeepsie, NY 12601, (914)
$473-2900$. Rochester 1210 Jefferson Rd. Rochester NY 473-2900; Rochester, 1210 jefferson Rd., Rochester, NY 14623. (716) 424-5400.

NORTH CAROLINA: Charlote, 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh, 2809 Highwoods Blvd., Suite 100, Raleigh. NC Raleigh, 2809 Highwox
27625, (919) $876-2725$.
OHIO: Beachwood, 23408 Commerce Park Rd. Beachwood. OH 44122. (216) 464-6100; Dayton, Kingsley Bldg., 4124 Linden Ave., Dayton. OH 45432, (513) 258-3877.
OKLAHOMA: Tulsa, 7615 East 63rd Place, 3 Memorial Place, Tulsa, OK 74133, (918) 250-0633.

OREGON: Beaverton, 6700 SW 105th St. . Suite 110. Beaverton, OR 97005, (503) 643 -6758.
PENNSYLVANIA: Ft. Washington, 260 New York Dr., Ft. Washington, PA 19034, (215) 643.6450; Coraopolis, 420 (412) 771-8550.

TEXAS: Austin, 12501 Research Blvd., P.O. Box 2909 Austin. TX 78723, (512) 250-7655; Richandeorf 1001 E Campbell Rd., Richardson, TX 75080, (214) 680-5082; Houston, 9100 Southwest Frwy., Suice 237. Houston, TX 77036. (713) 778-6592; San Antonio, 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.
UTAH: Murray, 5201 South Green SE, Suite 200, Murray, UT 84107, (801) $266-8972$
VIRGINIA: Fairfax, 3001 Prosperity, Fairfax, VA 22031, (703) 849.1400.

WISCONSIN: Brookfield, 450 N. Sunny Slope, Suite 150, Brookfield. WI 53005. (414) 785-7140.
WASHINGTON: Redmond, 2723 152nd Ave., N.E. Bldg. 6, Redmond. WA 98052. (206) 881-3080.
CaNADA: Nepean, 301 Mxodie Drive, Mallom Center, Nepean. Ontario, Canada, K2H9C4. (613) 726-1970; Richmond Hill, 280 Centre St. E., Richmond Hill L4CIBI, Ontario, Canada, (416) 884-9181; St. Laurent, Ville St.
Laurent Ouebec, 9460 Trans Canada Hwy. St. Laurent, Laurent Quebec, 9460 Trans Canada Hwy, S. Laurent, Quebec, Canada H4SIR7, (514) 334-3635.

ARGENTINA, Texas Instruments Atgentina S.A.I.C.F.: Esmeralda 130. 15 th Fkor, 1035 Buenos Aises. Argentina, Esmeralda
$394-2963$.

AUSTRALIA ( \& NEW ZEALAND), Texas Insttuments Australia Lrd.: 6-10 Talavera Rd., North Ryde (Sydney). New South Wales, Austratia $2113,02+887-1122$ : 5th Floor, 418 St. Kilda Road, Melbourne, Victoria. Australia 3004. $03+267-4677$; 171 Philip Highway, Elizabect, South Australia $5112.08+255-2066$.

AUSTRIA, Texas Instruments Ges.m.b.H.: Industriestrabe B/16. A-2345 Brunn/Gebirge, 2236-846210.
BELGIUM, Texas Instruments N.V. Beigium S.A.: Mercure Centre, Raketstraat 100 . Rue de la Fusee, 1130 Brussels, Belgium, 02/720.80.00.
BRAZIL, Texas Instruments Electronicor do Brasil Ltda: Av Faria Lima, 2003, 200 Andar-Pinheiros, Cep-01451 San Paulo, Brazil, 815.6166

DENMARK. Texas Instruments A/S, Marielundvej 46E. DK-2730 Herlev, Denmark, 2-91 7400.
FINLAND, Texas Instruments Finland OY: PL. 56, 00510 Helsinki 51, Finland, (90) 7013133.
FRANCE, Texas Instruments France: Headquarters and Prod. Plant, BP 05, 06270 Villeneuve-Loubet. (93) 20-01-01; Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 VetizyVillacoublay, (3) 946-97-12; Lyon Sales Office, LOree D'Ecully, Batiment B, Chemin de la Forestiere, 69130 Ecully, (7) 833-04-40; Strasbourg Sales Office, Le Sebastopol 3, Quai Kleber, 67055 Strasbourg Cedex, (88) 22-12-66; Rennes, 23-25 Rue du Puits Mauger, 35100 Rennes, (99) 79-54-81; Toulouse Sales Office, Le Peripole-2, Chemin du Pigeonnier de la Cepiere. 31100 Toulouse, (61) 44-18-19; Marseille Sales Office. Noilly Paradis-146 Rue Paradis, 13006 Marseille, (91) 37-25-30.


Texas
INSTRUMENTS
Creating useful products and services for you

GERMANY, Texas Instruments Deutschland GmbH: Hag-erty-strasse 1, D-8050 Freising. 08161-801; Kurfuerstendamm $95 / 196$, D-1000 Berlin 15, 030-8827365; III, Hagen 43/Kibe. D-2000 Hamburg 76, 040-2201154, Kirchhorsterstrasse 2 D-2000 Hamburg 76, 040-2201154,
D- 3000 Hannover $51.0511-648021$ :
D-3000 Hannover 51. $0511-648021$;
Arabellastrasse 15, D-8000 Muenchen 81, 089.92341 ; MayArabellastrasse 15, D-8000 Muenchen 81, 089.92341; May-
bachstrasse 11, D.7302 Ostfildern 2/Nellingen, 0711-34030. HONGKONG ( + PEOPLESREPUBLICOFCHINA) Texas Instruments Asia Led.: 8th Floor, World Shipping Ctr., Harkour City. 7 Canton Rd., Kowloon, Hong Kong, 3+722-1223.

IRELAND, Texas Instrurnents (Ireland) Limited: 25 St . Stephens Green, Dublin 2, Eire, 01609222.
ITALY, Texas Instruments Semicondurtori Italia Spa: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy. 0746 694.1; Via Salaria KM 24 (Palazzo Cosma). Monterotondo Scalo (Rome) Italy. 069004395 ; Viale Europa, 38-44, 20093 Cologno Monzese (Milano), 022532541 ; Corso Svizzera, 185, 10100 Torino, Italy, 011 774545; Via J. Baroz2i, 6, 45100 Bologna, Itaiy, 051355851.
JAPAN, Texas Instruments Asia Led. : 4 F Aoyama Fuji Btdg. 6-12, Kita Aoyama 3-Chome. Minato-ku, Tokyo, Japan 107 03-498-2111; Osaka Branch, SF, Nissholwai Brdg., 30 Imabashi 3 Chome, Higashi-ku, Osaka, Japan 541, 06-204-1881; Nagoya Branch, 7F Daini Toyora West Bldg., 10-27, Meieki 4-Chome Nakamura-ku, Nagoya. Japan 450, 052-583-8691

KOREA, Texas Instruments Supply Co.: Room 201, Kwangpoong Bldg.. 24-1. Hwayand-Dong. Sung dong-ku, 133 Seoul, Korea $02+464.6274 / 5$.

MEXICO, Texas Instruments de Mexico S.A.: Poniente 116, No. 489, Colonia Vallejo, Mexico, D.F. $02300,567.9200$.
MIDDLE EAST, Texas Instruments: No. 13, 1st Floor Mannai Bldg., Diplomatic Area, Manama, P.O. Box 26335, Bahrain, Arabian Gulf, 973-724681.
NETHERLANDS, Texas instruments Holland B. V., P.O. Box 12995. (Bullewijk) 1100 AZ Amsterdam, Zuid Oost, Holland (020) 5602911

NORWAY, Texas Instruments Norway ASS: K. Augustsgt. 13. Oslo 1. Norway, (2) 206040.

PHILIPPINES, Texas Instruments Asia Ltd.: 14th Floor, Baepanto Bldg., 8747 Paseo de Roxas, Makati, Metro Manila Philippines, 882465.

PORTUGAL, Texas Instruments Equipamento Electronico (Portugal), Lda: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-9481003.
SINGAPORE $1+$ INDIA, INDONESIA, MALAYSIA, THAILAND), Texas Insttuments Asia Litd.: P.Q. Box 138, Unit *02-08, Block 6, Kolam Ayer Industrial Est., Kallang Sector Singapore 1334. Republic of Singapore, 747-2255.

SPAIN, Texas Instruments Espana, S. A. C/Jose Lazaro Galdiano No. 6, Madrid 16, 1/458.14.58. C/Balmes, 89 Barcelona-8, 25360 00/253 2902.

SWEDEN, Texas Instruments International Trade Corporation (Sverigefilialen): Bax 39103, 10054 Stockholm, Sweden, 08. 235480.

SWITZERLAND, Texas Instruments, Inc. Riedstrasse 6 CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.
TAIWAN, Texas Instruments Supply Co.: 10th Floor, FuShing Bldg., 71 Sung. Kiang Road, Taipei, Taiwan. Republic of China, $02+521.9321$.
UNITED KINGDOM, Texas Instruments Limited: Manton lane, Bedford, MK41 7PA, England, 0234 67466; St. James Lane, Bedford. MK41 7PA, England, 023467466 ; St. James
House, Wellington Road North, Stockport, SK4 2RT, England, House, Wellin

## TI Sales Offices

alabama: Huntsville, (205) 837.7530.
ARIZONA: Phoenix, (602) 995-1007
CALIFORNIA: Irvine, (714) 660.1200: Sacramento,
(916) 929-1521; San Diego, (714) 278-9600: Santa Clara, (408) 980-9000; Torrance, (213) 973-2571; Woodland Hills, (213) 704.7759.

COLORADO: Aurora, (303) 695-2800.
CONNECTICUT: Wallingford, (203) 269-0074.
FLORIDA: Ft. Lauderdale, (305) 973-8502: Maitland, (305) 660.4600; Tampa, (813) 870.6420.

GEORGIA: Atlanta, (404) 452.4600.
ILLINOIS: Arlington Heights, (312) 640.3000.
INDIANA: Ft. Wayne, (219) 424.5174; Indianapolis, (317) 248-8555.

10WA: Cedar Rapids, (319) 395.9550.
MARYLAND: Baltimore, (301) 944.8600
MASSACHUSETTS: Watham, (617) 895-9100.
MICHIGAN: Farmington Hills, (313) 553.1500 .
MINNESOTA: Edina, (612) $830 \cdot 1600$.
MISSOURI: Kansas City, (816) 523-2500: St. Louis, (314) 569.7600 .

NEW JERSEY: Clark, (201) 574.9800 .
NEW MEXICO: Albuquerque, (505) 345 -2555.
NEW YORK: Eatt Syracuse, (315) 463-9291; Endicott, (607) 754.3990, Melville, (516) 454.6600; Poughikeepsie, (914) 473-2900; Rochester, (716) 424.5400.

NORTH CAROLINA: Charlotte, (704) 527.0930; Raleigh, (919) 876-2725.
OHIO: Beachwood, (216) 464-6100; Dayton, (513) 258.3877.

OKLAHOMA: Tulsa, (918) 250.0633 .
OREGON: Beaverton, (503) 643-6758.
PENNSYLVANIA: Ft. Washington, (215) 643.6450: Coraopolis, (412) 771-8550.

TEXAS: Austin, (512) 250-7655; Houston, (713) 778.6592; Richardson, (214) 680-5082: San Antonio, (512) 496-1779.
UTAH: Murray, (801) $266-8972$.
VIRGINIA: Fairfax, (703) 849.1400.
WISCONSIN: Brookfield, (414) 785-7140.
WASHINGTON: Redmond, (206) 881-3080.
CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 334.3635.

## TI Regional Technology Centers

CALIFORNIA: Irvine, (714) 660-8140. Hotline: (714) 660-8164. Santa Clana (408) 748-2220, Hotline: (408) 980-0305.

GEORGIA: Atlanta, (404) 452-4682. Horline: (404) 452-4686. ILLINOIS: Chicago, (312) 640-2909, Horline: (312) 228-6008. MASSACHUSETTS: Boston, (617) 890-6671, Hooline: (617) 890.4271.

TEXAS: Dallas, (214) $\mathbf{0 8 0} 5006$. Hotline: (214) 680.5096 .

## TI Distributors

TI AUTHORIZED DISIRIBUIORS IN U.S.:
Arrow Electronics
Diplomat, Inc.
ESCO Electronics
General Radio Supply Company
Graham Electronics
Hall-Mark Electronics
Harrison Equipment Co.
International Electronics
JACO Electronics
Kierulff Electronics
LCOMP, Incorporated
Marshall Industries
Milgray Electronics
Newark Electronics
Rochester Radio Supply
Time Electronics
R. V. Weatherford Co.

Wyle Laboratories

## Ti AUTHORIZED DISTRIBUTORS IN

## CANADA:

CESCO Electronics, Inc.
Future Electronics
ITT Components
L. A. Varah, Ltd.

ALABAMA: Artow (205) 882-2730; Marshall (205) $881-9235$.
ARIZONA: Phoenix, Arruw (602) 968.4800; Kierulff (602) 243-4101; Marshall (602) $968-6181$; Wyle (602) 249.2232; 243-4101: Marshall (602) 968-618
Tucson, Kierulf ( 602 ) $624-9986$.
California: Los Angeles/Orange County, Arrow (213) 701.7500. (714) 838.5422; Kierulff (213) 725.0325, (714) 731-5711; Marshall (213) 999.5001 , (213) 442-7204, (714) 556-6400; R.V. Weatherfurd (714) 634-9600. (213) 849.
(714) 623-1261; Wyle (213) $322-8100$, (714) 863-9953: Si4)
Sacramento, A Arrow ( 916 ) $925-7456$; W wle (916) 638-5282;
 San Diego. Arrow ( 619 ) $565-4800$; Kierulf. (6719) 278.
Marshall ( 619 ) 578.9600 ; Wyle (619) 565.9171 ; San Marshall (619) 578.9600: Wyle (6i9)
Francisco Bay Area, Arrew (408) $745-6600$; Kierulff (415) Francisco Bay Area, Arrww ( 408 ) 745.6600 ; Kierulf ( 415 )
$968-6292$; Marshall (408) $732-1100$; WYle (408) 727.2500 ; Santa Barbara, R. V. Weatherford (805) 965.8551 .
COLORADO: Arrow (303) 696-111t; Kierulff (303) 790-4444: Wyle (303) 457.9953.
CONNECTICUT: Arrow (203) 265-7741: Diplomat (203) 797-9674; Kierulff (203) 265-1115; Marshall (203) 265.3822; Milgray (203) 795.0714.
FLORIDA: Ft. Lauderdale, Arruw (305) 776-7790; Diplomat (305) 974-8700; Kierulf (305) 486-4004; Orlando, Arriw (305) 725. 1480; Milgray (305) 647.5747; Tampa, Diphomat (813) 443-4514; Kierulf (813) 576-1966.

## TEXAS InSTRUMENTS

Creating useful products and services for you.

GEORGIA: Arrow (404) 449-8252; Kierulf (404) 447.5252; Marshall (404) 923.5750 .
ILLINOIS: Arrow (312) 397.3440: Diplomat (312) 595-1000; Hall-Mark (312) 860.3800; Kierulf (312) $640-0200$; Newark (312) 638 -4411.

INDIANA: Indianapolis, Arrow (317) 243-9353; Graham (317) 634-8202; Ft. Wayne, Graham (219) 423-3422.

10WA: Arrow (319) 395.7230 .
KANSAS: Kanasas City, Hall-Mark (913) 888-4747; Wichita, LCOMP (316) 265-9507.
MARYLAND: Atrow (301) 247.5200; Diplomat (301)
995-1226; Kierulff ( 301 ) 636.5800; Milgray (301) 468-6400.
MASSACHUSETTS: Arrow (617) 933-8130; Diplomat ( 617 ) 935-6611; Kierulff (617) 667.8331; Marshall (617) 272-8200; Time (617) 935.8080.
MICHIGAN: Detroit, Arrow (313) 971-8220: Marshall (313)
$525-5850$; Newark (313) 967.0600; Grand Rapids, Arrow (616) 243 -0912.

MINNESOTA: Arrow (612) 830-1800; Hall-Mark (612) 854-3223: Kierulff ( 612 ) 941 -7500.
MISSOURI: Kansas City, LCOMP (816) 221-2400; St. Louis, Arrow (314) 567.6888; Hall-Mark (314) 291.5350; Kierulff (314) 739-0855.
NEW HAMPSHIRE: Arrow (603) 668-6968.
NEW JERSEY: Arrow (201) 575.5300, (609) 596-8000; Diplomat (201) 785.1830; General Radio (609) 964-8560; Kierulff (201) 575-6750; Marshall (201) 882-0320. (609) 234.9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566; Intemational Electronics (505) 345-8127.
NEW YORK: Long lsland, Arrow (516) 231-1000; Diplomat (516) 454-6334; JACO (516) 273.5500; Marshall (516)

273-2424; Milgray (516) 420.9800; Rochester, Arrow (716)
273-244: Milqray (S18)
275-0300; Marshall (716) 235-7620; Ruchester Radio Supply (716) 454-7800; Syracuse, Atrow (315) $652 \cdot 1000$; Diplomat ( 315 ) 652.5000 ; Marshall ( 607 ) 754.1570.
NORTH CAROLINA: Arriw (919) 876-3132, (919) 725-8711: Kierulf (919) 872-8410.
OHIO: Cincinnati, Graham (513) 772-1661; Hall-Mark (513) 563-5980; Cleveland, Arrow (216) 248-3990; Hall-Mark (216) 349-4632: Kierulff (216) 587.6558; Columbus, Hall-Mark (614) 891.4555, Dayton, Arrow (513) 435.5563; ESCO (513) 226-1133; Marshall (513) 236-8088.
OKLAHOMA: Arrow (918) 665.7700 ; Hall-Mark (918) 665-3200; Kierulff (918) 252-7537.
OREGON: Arrow (503) 684-7690; Kierulf (503) 641-9150; Wyle (503) 640-6000.
PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; Gencral Radio (215) 922-7037.
TEXAS: Austin, Arrow (512) 835-4180; Hall-Mark (512) 258-8848; Kierulf (512) 835-2090; Dallas, Arrow (214) 386-7500: Hall-Mark (214) 341-1147: International Electrumics (214) 233.9323; Kierulf (214) 343-2400; Wrle, (214) 235-9953; El Paso, Intemational Electronics (915) 598-3406; Houston, Arrow (713) 530-4700; Hall.Mark (713) 781-6100; Hartison Equipment (713) 879.2600; Kierulff (713) 530-7030.
UTAH: Diplomat (801) 486-4134; Kierulff (801) 973-6913; Wyle (801) 974-9953.
VIRGINIA: Arrow (804) 282-0413.
WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453.8300.
WISCONSIN: Arrow (414) 764-6600; Hall-Mark (414) 761-3000; Kierulff (414) 784.8160.
CANADA: Calgary, Furure (403) 486-0974; Varah (403) 230-1235; Hamilton, Varah (416) 561.9311; Montreal, CESCO (514) 735-5511; Future (514) 694-7710; ITT Components (514) 735-1177; Ottawa, CESCO (613) 226.6903; Future (613) 820.-8313; ITT Components (613) 226-7406; Varah (613) 592-4728; Quebec City, CESCO (418) 687-4231; Toronto, CESCO (416) 661 -0220; Future (416) 663-5563; 1TT Components (416) 630-7971; Vancouver, Future (604) 438.5545; Varah (604) 873.3211; 1TT Cumpu nents (604) 270.7805; Winnipeg, Varah (204) 633-6190. BF



[^0]:    ${ }^{\dagger}$ Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.

[^1]:    ${ }^{\dagger}$ Device types in bold typeface are contained in this supplement at the page indicated with the preceeding " S '. For other devices, refer to the pages in the TTL Data Book, Volume 3, 1984.
    $\ddagger$ See Revisions Sections of this Supplement for changes to the TTL Data Book, Volume 3, 1984.

[^2]:    - Denotes available technology.
    $\Delta$ Denotes planned new products.
    A Denotes " $A$ " suffix version available in the technology indicated.
    $B$ Denotes " $B$ " suffix version available in the technology indicated.
    $S$ Denotes supplement to data book.

[^3]:    - Denotes available technology.

    A Denotes planned new products.
    A Denotes " $A$ " suffix version available in the technology indicated.
    $B$ Denotes " $B$ " suffix version available in the technology indicated.
    S Denotes supplement to data book.

[^4]:    - Denotes available technology.

[^5]:    NOTE 1: For load circuit and voltage waveforms, see page 1-12 of The TTL. Data Book, Volume 3.

[^6]:    NOTE 1: For load circuit and voltage waveforms, see page 1-12 of the TTL Data Book, Volume 3.

[^7]:    Pin numbers shown are for $J$ and $N$ packages.

[^8]:    ${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
    ${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS

[^9]:    ${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    ${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

[^10]:    ${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    ${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

[^11]:    ${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    ${ }^{\ddagger}$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS NOTE 1 : I CC is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

[^12]:    $\ddagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$

[^13]:    $\ddagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
    $\$$ For $I / O$ ports, the parameters $I_{I H}$ and $I_{I L}$ include the off-state output current.

[^14]:    ${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．
    ${ }^{\ddagger}$ For $I / O$ ports，the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off－state output current．
    §The output conditions have been chosen to produce a current that closely approximates one half of the true short－circuit output current，los．

[^15]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

[^16]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

[^17]:    ${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

[^18]:    ${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.

[^19]:    ${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

[^20]:    NOTE 1: For load circuit and voltage waveforms, see page 1-12.

[^21]:    *Integrated Schottky-Barrier-diode-clamped transistor is patented by Texas Instruments Incorporated, U.S. Patent Number 3,463,975.

[^22]:    *Actual specification for $\mathrm{V}_{\mathrm{OH}(\min )}$ is $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.

[^23]:    *Current flowing out of a terminal is a negative value.

