

# **Linear Circuits** Data Acquisition and Conversion

1989

1989

**Linear Products** 

Data Book

Volume 2

## Linear Products Quick Reference Guide

	Data Book	Contents	Document No.	
•	Linear Circuits Vol 1 Amplifiers, Comparators, and Special Functions	Operational Amplifiers Voltage Comparators Video Amplifiers Hall-Effect Devices Timers and Current Mirrors Magnetic-Memory Interface Frequency-to-Voltage Converters Sonar Ranging Circuits/Modules Sound Generators	SLYD003 1989	
•	Linear Circuits Vol 2 Data Acquisition and Conversion	A/D and D/A Converters DSP Analog Interface Analog Switches and Multiplexers Switched-Capacitor Filters	SLYD004 1989	
•	Linear Circuits Vol 3 Voltage Regulators and Supervisors	Supervisor Functions Series-Pass Voltage Regulators Shunt Regulators Voltage References DC-to-DC Converters PWM Controllers	SLYD005 1989	
•	Telecommunications Circuits	Equipment Line Interfaces Subscriber Line Interfaces Modems and Receiver/Transmitters Ringers, Detectors, Tone Encoders PCM Interface Transient Suppressors	SCTD001A 1988/89	
•	Optoelectronics and Image Sensors	Optocouplers CCD Image Sensors and Support Phototransistors IR-Emitting Diodes Hybrid Displays	SOYD002 1987	
•	Interface Circuits	High-Voltage (Display) Drivers High-Power (Peripheral/Motor) Drivers Line Drivers, Receivers, Transceivers EIA RS-232, RS-422, RS-423, RS-485 IBM 360/370, IEEE 802.3, CCITT Military Memory Interface	SLYD002 1987	
•	Speech System Manuals	TSP50C4X Family	SLPS025 1988	

Data Sheets

Product Previews

Mechanical Data

1

2

3

# Linear Circuits Data Book 1989

Volume 2 Data Acquisition and Conversion



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Information contained in this data book supersedes all data for this technology published by TI in the United States of America before January 1989.

Copyright © 1989, Texas Instruments Incorporated

## INTRODUCTION

Texas Instruments offers an extensive line of industry-standard integrated circuits for peripheral support applications of microprocessor-based systems, DSP (digital signal processing) related analog interfaces, and other high-speed digitizing requirements that demand ADC and DAC conversion.

TI data acquisition system circuits represent technologies from traditional bipolar through Advanced Low-Power Schottky (ALS), IMPACT<sup>™</sup>, LinCMOS<sup>™</sup>, Advanced LinCMOS<sup>™</sup>, and LinEPIC<sup>™</sup> processes. The ALS and IMPACT<sup>™</sup> oxide-isolated technology provides the data acquisition family with improved speed-conversion characteristics. LinCMOS<sup>™</sup> and Advanced LinCMOS<sup>™</sup> technologies feature improvements in resolution, power consumption, and temperature stability. LinEPIC<sup>™</sup> has both improved speed conversion and reduced power consumption.

This data book (Volume 2 of 3) provides information on the following types of products:

- Single-Slope and Dual-Slope Analog-to-Digital (ADC) Converters
- Successive-Approximation Semi-Flash, and Flash ADC Converters
- Current Multiplying and Video DAC Converters
- Color Palette Chips
- Analog Interface for Digital Signal Processors
- Analog Switches and Multiplexers
- Switched-Capacitor Filter Integrated Circuits

These products cover the requirements of consumer applications, industrial process controls, digital signal processing, microprocessor interface, electronic instrumentation, digital audio equipment, video work stations, and imaging. New surface-mount packages (8 to 28 leads) include both ceramic and plastic chip carriers, and the small-outline (D) plastic packages that optimize board density with minimum impact on power-dissipation capability. Test equipment with handlers and automated assembly bonders strengthen the production capabilities to provide a lower cost-toperformance ratio. TI continues to enhance quality and reliability of integrated circuits by improving materials, processes, test methods, and test equipment. In addition, specifications and programs are continuously updated. Quality and performance are monitored throughout all phases of manufacturing.

The alphanumeric listing in this data book includes all devices in Volumes 1, 2, and 3. Products in this data book are shown in **bold** type. The alphanumeric index provides a method of quickly locating the correct device type. The selection guide includes a functional description of each device that provides key parameter information and packaging types. Ordering information and mechanical data are in the last section of the data book.

While this volume offers design and specification data for data acquisition circuit components only, complete technical data for any TI semiconductor product is available from your nearest TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated LITERATURE RESPONSE CENTER P. O. Box 809066 DALLAS, TEXAS 75380-9066

We sincerely feel that the new 1989 Data Acquisition and Conversion data book will be a significant addition to your library of technical literature from Texas Instruments.

IMPACT, LinCMOS, Advanced LinCMOS, and LinEPIC are trademarks of Texas Instruments Incorporated.

## **General Information**







1

## Contents

	Page
Alphanumeric Index	1-3
Selection Guide	1-7 1-11
Glossary	1-17

## ALPHANUMERIC INDEX

AD7524	2-3	LM339	VOL 1	MF10A	2-139
AD7528	2-11	LM348	VOL 1	MF10C	2-139
AD7533	3-65	LM358		NE555	VOL 1
AD7600	0.00		VOLO	NESSO	VOLI
AD/020	3.3	LIVI303-2.5	VOL 3	NE330	VOLI
ADC0803	2-23	LM393	VOL 1	NE592	VOL 1
ADC0804	2-29	LM2900	VOL 1	NE5532	VOL1
ADC0805	2-23	LM2901	VOL 1	NE5534	VOL 1
ADC0808	2.25	LM2002		OP07	VOL 1
AD00000	2-35	LM2302	VOLI	0107	
	2-41	LM2903	VOLI	OP07C	
ADC0809	2-35	LM2904	VOL 1	OP07D	VOL 1 🖕
ADC0820B	2-189	LM2907	VOL 1	OP07E	VOL 1 .
ADC0820C	2.189	LM2917	VOL 1	OP27A	
ADC0921A	2 40	LM2020 5	VOLO	OP27C	
ADC0031A	2-49	LM2930-3	VOL 3	OF270	
ADC0831B	2-49	LM2930-8	VOL 3	OP27E	VOLI O
ADC0832A	2-49	LM2931-5AQ	VOL 3	OP27G	VOL 1
ADC0832B	2-49	LM3302	VOL 1	OP37A	VOL 1
ADC0834A	2.57	LM3900	VOL 1	OP37C	VOLI
ADC0024R	2-57	LD111	VOL 1	00275	
AD000340	2.37			00070	
AUCU838A	2-57	LP211	VUL 1	UP3/G	VULI
ADC0838B	2-57	LP239	VOL 1	HC4136	VOL 1
ICL7135	2-69	LP311	VOL 1	RC4558	VOL 1
LE198	VOL 1	LP339	VOL 1	BC4559	VOL 1
1 5247	VOLI	L 2000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	VOLI	RM4136	VOL 1
	VOLI		VOLI	DM4550	
LF351	VUL 1	L11001	VUL 1	HIV14558	VUL 1
LF353	VOL 1	LT1004	VOL 3	RV4136	VOL 1
LF398	VOL 1	LT1007	VOL 1	RV4558	VOL 1
1 F411C	VOL 1	LT1008	VOL 1	SA555	VOL 1
		171000		SAESE	
				0A000	VOLI
LIVITUTA	VULI	LI1011	VOLI	SE555	VOLI
LM107	VOL 1	LT1012	VOL 1	SE555C	VOL 1
LM108	VOL 1	LT1013	VOL 1	SE556	VOL 1
I M111	VOL 1	LT1016	VOL 1	SE556C	VOL 1
LM104		171029		SE602	
	VOLI			00002	
LIVIT39	VULI	LI1036M	VUL 3	SE5534	VOLI
LM148	VOL 1	LT1036C	VOL 3	SG2524	VOL 3
LM158	VOL 1	LT1037	VOL 1	SG3524	VOL 3
LM185-2.5	VOL 3	LT1054	VOL 3	SN28827	VOL 1
1 M193		111070	VOL 3	SN28828	VOL 1
	VOL 1	171094	VOLO	SN76404/A	
LIVI201A	VOLI		VOL 3	SIN/0494/A	VOLI
LM207	VOLI	LIC1044	VOL 3	SN/6496/A	VOLI
LM211	VOL 1	LTC1052	VOL 1	TL010I	VOL 1
LM217	VOL 3	LTC7652	VOL 1	TL010C	VOL 1
LM218	VOL 1	MC1445	VOL 1	TL011	VOL 1
LM224		MC1458	VOL 1	TL 012	VOL 1
	VOLA	MC1669			
	VOL 3		VOLI	TL014A	VOLI
LM239	VOL 1	MC3303	VOL 1	1L021	VOL 1
LM248	VOL 1	MC3403	VOL 1	TL022M	VOL 1
LM258	VOL 1	MC3423	VOL 3	TL022C	VOL 1
LM293	VOL 1	MC3470	VOL 1	TL026C	VOL 1
1M301A		MC34060	VOL3	TL 027C	VOL 1
		MC70L05	VOLO	TL 021	
	VULI	WIC/9LUD	VUL 3	TLUGT	
LM308	VOL 1	MC79L05A	VOL 3	1L032	VOL 1
LM311	VOL 1	MC79L12	VOL 3	TL034	VOL 1
LM317	VOL 3	MC79L12A	VOL 3	TL040C	VOL 1
LM318	VOL 1	MC79L15	VOL 3	TI 041C	VOL 1
LM324		MC79L15A	VOL3	TI 044M	VOL 1
	VOLO		0107		
LIVI33U-5	VUL 3	WF4A-50	2-12/	1LU44G	VULI
LM337	VOL 3	MF4A-100	2-127	TL051	VOL 1



## ALPHANUMERIC INDEX

TI 052		TI 4994	VOL3	TI 7712A	\/∩L 2
TL052	VOLI	TL433A	0000		VOLO
IL054	VOL 1	11.500	2-93	IL//15A	VOL 3
TL060	VOL 1	TL501	2-93	TL7770-5	VOL 3
TI 061	VOL 1	TI 502	2.93	TI 7770-12	VOL3
TL000	VOLI	TL502	0.00	TL7770 12	VOLO
1L062	VOL 1	11.503	2-93	TL///0-15	VOL 3
TL064	VOL 1	TL505	2-107	TL7780-5	VOL 3
TLOGGM		TI 507	2.115	TI 7780-12	VOL3
TL000M				TL7700 12	VOLO
	VOL 1	1L514W1	VULI	IL//80-15	VOL 3
TL066C	VOL 1	TL592	VOL 1	TLC04	2-127
TL 070	VOL 1	TI 592B	VOL 1	TI C0820A	2.189
TL071		TLEOAL		TLCOBOOR	0 400
1L0/1	VOLI	11.5941	VUL 3	ILC0820B	2-189
TL072	VOL 1	TL594C	VOL 3	TLC10	2-139
TI 074	VOL 1	TI 595C	VOL 3	TLC14	2-127
TL 075		TL 509	VOL2	TI C20	0 420
TL075	VOLI	11090	VOLS		2-139
TL080	VOL 1	TL601	2-121	TLC251C	VOL 1
TL081	VOL 1	TL604	2-121	TLC252C	VOL 1
TI 082		TI 607	2.121	TL C254C	
TL002	VOLI	TL007	2-121	TL02540	VOLI
1L083	VOL 1	IL610	2-121	1LC25L2C	VOL 1
TL084	VOL 1	TL712	VOL 1	TLC25L4C	VOL 1
TI 085	VOL 1	TI 714C	VOL 1	TLC25M2C	VOL 1
TL007		TL704	VOLI		VOLI
TL087	VOLI	1L/21	VOLI	TLC25M4C	VOLI
TL088	VOL 1	TL750L05	VOL 3	TLC271	VOL 1
TL0808	2-81	TI 750L08	VOL 3	TI C272	VOL 1
TL 0900	2.01	TL 750L 10			
1L0009	2-01	TL/30L10	VOL 3	TL0274	VULI
TL136C	VOL 1	1L750L12	VOL 3	ILC277	VOL 1
TL170C	VOL 1	TL750M05	VOL 3	TLC279	VOL 1
TL 172C		TI 750M08	VOL3	TI (271.2	
TL1720	VOLI	TL/300000	VOLO		VOLI
1L1/31	VOL 1	1L/50M10	VOL 3	1LC2/L4	VUL 1
TL173C	VOL 1	TL750M12	VOL 3	TLC27L7	VOL 1
TL182	2-87	TI 7511 05	VOL 3	TLC27L9	VOL 1
TI 105	0.07	TL 7611.09		TLCOZMO	
16105	2.07		VOL 3	TL0271VI2	VOLI
TL188	2-87	IL751L10	VOL 3	TLC27M4	VOL 1
TL191	2-87	TL751L12	VOL 3	TLC27M7	VOL 1
TI 287		TL 751M05	VOL3	TLC27M9	
TL000	VOLI	TL761M00	VOLO	TLCOOM	
1L288	VOLI	TL/511008	VOL 3	TLC339M	VULI
TL317M	VOL 3	TL751M10	VOL 3	TLC3391	VOL 1
TL317C	VOL 3	TL751M12	VOL 3	TLC339C	VOL 1
TI 3211		TI 780-05	VOL3	TLC352M	
TL0211	VOLI	TL700-05	VOLD	TL00021WI	VOLI
1L321C	VOL 1	IL/80-12	VOL 3	TLC3521	VOL 1
TL322I	VOL 1	TL780-15	VOL 3	TLC352C	VOL 1
TI 322C	VOL 1	TI 783C	VOL 3	TLC354M	VOL 1
TL0210		TLOG1	VOLI	TL C2541	VOL
160011	VULI	1L031	VOLI	TL03041	VOLI
IL331C	VOL 1	IL852	VOL 1	1LC354C	VOL 1
TL4301	VOL 3	TL853	VOL 1	TLC372M	VOL 1
TL430C	VOL3	ΤΙ 1451ΔC	VOL 3	TI C3721	VOL 1
TL4000	VOLO	TL00100	VOLI	TL00721	VOLT
IL431AL	VOL 3	1L3013C	VUL I	1LC3/2C	VUL I
TL431AC	VOL 3	TL3019C	VOL 1	TLC374M	VOL 1
TI 431M	VOL 3	TI 3020C	VOL 1	TLC3741	VOL 1
TL 4211		TL21011		TLC374C	VOL 1
1L4311	VOL 3	TL31011	VOLI	TL03740	VOLI
TL431C	VOL 3	TL3101C	VOL 1	ILC393M	VOL 1
TL441AM	VOL 1	TL31031	VOL 1	TLC393I	VOL 1
TLAGS	VOL 3	TI 3103C	VOL 1	TI C393C	
TL404		TE 57000	0.10	TLOGOO	0 155
1L494	VOL 3	115501	3-13	TLC532A	2-155
TL495	VOL 3	TL5601	3-19	TLC533A	2-155
TL496C	VOL 3	TL5602	3-23	TLC540	2-165
τι 497ΔΜ	VOL 2	TI 7700A	VOL 2	TICEAN	2.16=
1L43/AIVI					
	VOL 3	TL//UZA	VOL 3	TL0541	2-100
TL497AI	VOL 3 VOL 3	TL7705A	VOL 3	TLC542	3-27
TL497AI	VOL 3 VOL 3 VOL 3	TL7705A	VOL 3 VOL 3 VOL 3	TLC542 TLC543	3-27 3-35



## ALPHANUMERIC INDEX

TLC544	3-35	uA748C	VOL 1	uA79M24C	VOL 3
TLC545	2-173	uA2240C	VOL 1	UC1846	VOL 3
TI C546	2.173	uA7805	VOL 3	LIC1847	VOL 3
TL CE49	2 101	uA7906	VOL3		VOL 2
TLC340	2-101	uA7000		002042	VOLS
TLC549	2-181	uA7808	VOL 3	002843	VOL 3
TLC551C	VOL 1	uA7810	VOL 3	UC2844	VOL 3 5
TLC552C	VOL 1	uA7812	VOL 3	UC2845	VOL 3 🔛
TLC555M	VOL 1	uA7815	VOL 3	UC2846	VOL 3 🚡
TI C5551	VOL 1	uA7818	VOL 3	UC2847	VOL 3 Č
TLC555C	VOL 1	uA7824	VOL 3	UC3842	VOL3 E
TLCEEEM		μλ7885	VOL3	UC3843	
	VOLI	uA7000	VOL 3	UC2044	
	VOLI	478L02AC	VOL 3		VOL3 C
TLC556C	VOL 1	uA78L02C	VOL 3	003845	VOL3
TLC1078	VOL 1	uA78L05AC	VOL 3	UC3846	VOL3 TO
TLC1079	VOL 1	uA78L05C	VOL 3	UC3847	VOL 3 🐂
TLC1225A	3-43	uA78L06AC	VOL 3		e
TLC1225B	3-43	uA78L06C	VOL 3		2
TI C1540	2.199	11A78L08AC	VOL3		Ű,
TLC1541	2-100	uA791.09C			U
TLC1541	2-199		VOL 3		
TLG2201	VOLI		VOL 3		
TLC2652	VOL 1	uA78L09C	VOL 3		
TLC2654	VOL 1	uA78L10AC	VOL 3		
TLC3702M	VOL 1	uA78L10C	VOL 3		
TLC3702I	VOL 1	uA78L12AC	VOL 3		
TI C3702C	VOL 1	uA78L12C	VOL 3		
TLC3704M			VOL3		
TLC2704	VOLI		VOLO		
TLC37041	VOLI	UA70L150			
TLC3704C	VOL 1	uA78M05M	VOL 3		
TLC4016	2-209	uA78M05C	VOL 3		
TLC4066	2-217	uA78M06	VOL 3		
TLC5502	3-55	uA78M08	VOL 3		
TLC5602	3-61	uA78M09	VOL 3		
TLC7135	2.69	uA78M10	VOL 3		
TI C7524	2.225	uA78M12M	VOL 3		
TI C7529	2 2 2 2 2	uA78M12C			
TLC7520	2-233	1070M120	VOL 3		
	3-05		VOL 3		
	VOL 3		VOL 3		
TLC77051	VOL 3	uA78M20	VOL 3		
TLC77211	VOL 3	uA78M24	VOL 3		
TLC7725I	VOL 3	uA7905	VOL 3		
TLC32040	2-247	uA7906	VOL 3		
TLC32041	2-247	uA7908	VOL 3		
TI C32042	2-247	uA7912	VOL 3		
TL C32044	2.277	uA7915	VOL3		
TL C22044	2.211	uA7019	VOLO		
TLC02045	2-311	uA7910	VOL 3		
TLE2021	VOL 1	uA7924	VUL 3		
TLE2022	VOL 1	uA7952	VOL 3		
TLE2024	VOL 1	uA79M05M	VOL 3		
uA709M	VOL 1	uA79M05C	VOL 3		
uA709C	VOL 1	uA79M06M	VOL 3		
uA723M	VOL 3	uA79M06C	VOL 3		
uA723C	VOL3	uA79M08M	VOL 3		
uA733M		11A79M08C			
UA7330	VOLI		VOL 3		
uA/41M	VOL 1	uA/9M012C	VOL 3		
uA741C	VOL 1	uA79M015M	VOL 3		
uA747M	VOL 1	uA79M015C	VOL 3		
uA747C	VOL 1	uA79M20C	VOL 3		





## DATA ACQUISITION AND CONVERSION SELECTION GUIDE

## single-slope and dual-slope A/D converters

CONVERSION FUNCTION	RESOLUTION	SPEED (ms)	ТҮРЕ	PACKAGE	PAGE NO.
Dual Slope A/D with BCD Output	4 1/2 Digits	34	TLC7135 ICL7135	FN, N	2-69
Dual Slana Analog Processor	4 1/2 Digits		TL500	J, DW	
Dual-Slope Analog Processors	3 1/2 Digits		TL501		2.02
Digital Processors with Seven-Segment Outputs	4 1/2 Digits 80		TL502		2-93
Digital Processors with BCD Outputs	4 1/2 Digits	7	TL503	N	
Dual-Slope Analog	10 Bits	50	TL505	]	2-107
Pulse-Width Modulator for Single-Slope Converter	7 Bits	1	TL507	Р	2-115

### successive-approximation and semi-flash converters

ADDRESS AND	SIGNAL INPUTS		RESOLU- CONVERSION PO		POWER	UNADJUSTED ERROR	TVDE	BACKAGE	PAGE
DATA I/O	ANALOG	ANALOG <sup>†</sup>				(MAX)	TIFE	FACKAGE	NO.
FORMAT	DEDICATED	DIGITAL	(6113)	(μs)		± LSB			
				100	10	0.5	ADC0803		2-23
	1 §					1.0	ADC0804	N	2-29
			8			1.0	ADC0805		2-23
l l	8 0					0.75	ADC0808	FN, N	2-35
						0.75	ADC0808M	FK, JD	2-41
		0				1.25	ADC0809	FN, N	2-35
					0.5	0.75	TL0808		2 01
Parallal						1.25	TL0809		2-01
Farallei					25	0.5	ADC0820B	DW, FN, N	
	1 §					1.0	ADC0820C		2 1 9 0
	1.5			1	35	1.0	TLC0820A		2-105
						0.5	TLCO820B		
	6	6		15	6	0.5	TLC532A		2 155
	5	0		30	0	0.5	TLC533A	FIN, IN	2-155
	1	0	10	10	45	1.0	TLC1225A	L NI	2.42
	1	0	13	10	45	0.5	TLC1225B	J, N	3-43

<sup>†</sup>Analog/digital inputs can be used either as digital logic inputs or inputs for analog to digital conversion. For example: The TLC532/3A \_can have 11 analog inputs, 5 analog inputs, and 6 digital inputs, or any combination in between.

<sup>‡</sup>Includes access time

§Differential input



# DATA ACQUISITION AND CONVERSION SELECTION GUIDE

## successive-approximation converters

ADDRESS AND DATA I/O FORMAT	SIGNAL ANALOG		RESOLU- TION (BITS)	CONVERSION SPEED (µs) <sup>‡</sup>	POWER DISSIPATION (mW TYP)	UNADJUSTED ERROR (MAX) + I SB	ТҮРЕ	PACKAGE	PAGE NO.
	DEDIOATED	DIGITAL			<u> </u>	1.0	ADC0831A		
	13					0.5	ADC0831B		
	2 §					1.0	ADC0832A	Р	2-49
				84		0.5	ADC0832B		
	45				84 10	1.0	ADC0834A	N	
	43	45			[	0.5	ADC0834B		0.57
						1.0 ADC0838A		2-57	
	8					0.5	ADC0838B	FN, N	
Serial	11	0	8	13	e	-	TLC540	DW, FN, N	2 165
	11			25	0		TLC541		2.105
	8			40	10		TLC542	FN, N	3-27
	5			22			TLC543		3.35
	3			25		0.5	TLC544	D, 3, N	5-55
	19		]	13		0.5	TLC545		2-173
	15			25	6	1	TLC546		2-175
	1			22	6		TLC548	DР	2,181
				25			TLC549	0,1	2-101
	11		10	21			TLC1540		2,199
	11	11	11	10	31		1.0	TLC1541	1FK, FN, J, N

## D/A converters (5 V to 15 V)

FUNCTION	TTL COMPATIBILITY AT 15 V	RESOLUTION (BITS)	SETTLING TIME (ns)	ТҮРЕ	PACKAGE	PAGE NO.
		8	100	AD7524A	N	2.2
Single Multiplying D/A				AD7524J	FN, N	2-3
	No			TLC7524	D, FN, N	2-225
				AD7528B	FN, N	2.11
Dual Multiplying D/A				AD7528K		2-11
Duar wuttipiying D/A				TLC7528	DW, FN, N	2-233
	Yes			AD7628		3-3
	No		150	AD7533C	FN, N	
Single Multiplying D/A		10		AD7533L		3-65
				TLC7533	D, FN, N	

<sup>†</sup> Analog/digital inputs can be used either as digital logic inputs or inputs for analog to digital conversion. For example: The TLC532/3A can have 11 analog inputs, 5 analog inputs, and 6 digital inputs, or any combination in between.
<sup>‡</sup>Includes access time

<sup>§</sup>Differential input



General Information

## DATA ACQUISITION AND CONVERSION SELECTION GUIDE

## analog interface for digital signal processors

FUNCTION	TRANSFER CHARACTERISTIC	DYNAMIC RANGE (BITS)	RESOLUTION (BITS)	SAMPLING RATE	ON-BOARD FILTERS	TYPE	PAGE NO.	
Discrete Interfaces			8	1 MHz (A/D)		TLC0820/ADC0820	2-189	
		8		5 MHz (D/A)		TLC7524	2-225	
	Linear			5 WINZ (D/A)	No	AD7524	2-3	
A/D and D/A				5 MHz		TLC7528	2-233	
				(Dual D/A)		AD7528	2-11	
		10	10	4 MHz (D/A)	]	TLC7533/AD7533	3-65	
High Barfamaaaa		14	14	10.2.111		TLC32040 <sup>†</sup>		
Combo	Linear			19.2 KHZ	res	TLC30041 <sup>†</sup>	2-247	
Combo				(Programmable)	(Programmable)	TLC32042 <sup>†</sup>	1	
						TLC32044	2-277	1
Voiceband AIC	Linear	14	14	20 kHz	Yes	TLC32045	2-311	1

## video converters

CONVERSION FUNCTION	RESOLUTION (BITS)	CONVERSION FREQUENCY (MHz)	POWER DISSIPATION (mW)	ТҮРЕ	PACKAGE	PAGE NO.
Video A/D Convertor	6		200	TL5501		3-13
Video A/D Converter	8		300	TLC5502		3-55
	6	20	325	TL5601	N	3-19
Video D/A Converter	0	]	375	TL5602		3-23
	°		125	TLC5602	1	3-61

## analog switches and multiplexers

FUNCTION	POWER SUPPLIES (V)	VOLTAGE RANGE (V)	TYPICAL IMPEDANCE (OHMS)	TYPE	PACKAGE	PAGE NO.
			100	TL182		
Twill SPD1	+ 15	± 10	150	TL185	N	2-87
Dual SPST	±15		100	TL188		
Twin Dual SPST			150	TL191		
SPDT			100	TL601		0.404
Dual SPDT	. 25	17	100	TL604		
SPST with Enable	± 25	-17 to +25	100	TL607	JG, P	2-121
SPST with Logic Inputs			80	TL610	1	
Qued Bilateral Apales Switch	10	2 to 12	50	TLC4016	DIN	2-209
Quad Bilateral Analog Switch	12	2 10 12	30	TLC4066	D, J, N	2-217

## switched-capacitor filter ICs

FUNCTION	FILTER ORDER	POWER SUPPLIES (V)	ТҮРЕ	PACKAGE	PAGE NO.
Dual Filter, General Purpose	2	1444 15	TLC10/MF10A		2 1 2 0
	2	±4 to ±5	TLC20/MF10C	FIN, IN	2-139
Low Pass, Butterworth	1	+25 to +6	TLC04/MF4A-50		2 1 2 7
	4	±2.5 to ±0	TLC14/MF4A-100	י, ר	2-12/

<sup>†</sup> The TLC32040 and TLC32041 have two differential inputs for the 14-bit A/D and a serial port input for the 14-bit D/A. The A/D conversion accuracy for this device is measured in terms of signal-to-quantization distortion and also in LSB over certain converter ranges. The package types are FN and N. Please refer to the data sheet.



General Information

## DATA ACQUISITION AND CONVERSION CROSS-REFERENCE GUIDE

Replacements are based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained herein.

Manufacturers are arranged in alphabetical order.

MB40778

ANALOG DEVICES	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
AD570JN		ADC0803CN	2-23
AD7512DIJN		TL182CN	2-87
AD7512DIJQ		TL182IN	2-87
AD7512DIKN		TL182CN	2-87
AD7512DIKQ		TL182IN	2-87
AD7512DISD		TL182MJ	2-87
AD7512DITD		TL182MJ	2-87
AD7520	TLC7533, AD7533B		3-65
AD7524AD	AD7524AN	TLC7524IN	2-3
AD7524JN	AD7524JN	TLC7524CN	2-3
AD7528BQ	AD7528BN	TLC7528IN	2-11
AD7528KN	AD7528KN	TLC7528CN	2-11
AD7533	TLC7533, AD7533		3-65
AD7820K/B/T	TLC0820A, ADC0820CC		2-189
AD7820L/C/U	TLC0820B, ADC0820BC		2-189

3-65
2-189
2-189
2-189
2-189
2-189

ADC-830C			2-23
ADC-EK12DC		TL500/1/3CN	2-93
		TLC7135CN	2-69
		TLC7135CFN	2-69
		ICL7135CN	2-69
ADC-EK12DR		TL500/1/3CN	2-93
		TLC7135CN	2-69
		TLC7135CFN	2-69
		ICL7135CN	2-69
		ICL7135CFN	2-69
	DIRECT	SUGGESTED	PAGE
FUJITSU	TI	11	NO.
	REPLACEMENT	REPLACEMENT	
MB4053P		TL507IN	2-115
MB40576	TL5501		3-13
MB40578	TLC5502		3-55
MB40776	TL5601		3-19



TLC5602

1

3-61

# DATA ACQUISITION AND CONVERSION CROSS-REFERENCE GUIDE

HARRIS	DIRECT TI		PAGE
	REPLACEMENT		NU.
	TLC10		2-139
	DIRECT	SUGGESTED	
INTERSIL	TI	ті	PAGE
	REPLACEMENT	REPLACEMENT	NO.
ADC0803LCD	ADC0803IN		2-23
ADC0803LCN	ADC0803CN		2-23
ADC0804LCD	ADC0804IN		2-29
ADC0804LCN	ADC0804CN		2-29
DGM182AK	TL182MN	TL604MP	2-87
DGM182BJ	TL182CN/IN	TL604CP/IP	2-87
DGM185AK	TL185MN	TL604MP	2-87
DGM185BJ	TL185CN/IN	TL604CP/IP	2-87
DGM188AK	TL188MN	TL610MP	2-87
DGM188BJ	TL188CN/IN	TL610CP/IP	2-87
DGM191AK	TL191MN	TL610MP	2-87
DGM191BJ	TL191CN/IN	TL610CP/IP	2-87
ICL7135CPI	ICL7135CN		2-69
	ICL7135CFN		2-69
	TLC7135CN		2-69
	ILC/135CFN		2-69
LINEAR	DIRECT		PAGE
TECHNOLOGY	TI		NO.
	REPLACEMENT		
LTC1060ACN	TLC10N		2-139
LICTOBOCN	TLC20N		2-139
	DIRECT		PAGE
MAXIM	ті		NO.
	REPLACEMENT		
MF10BN	TLC10N		2-139
MF10CN	TLC20N		2-139
MICRO		SUGGESTED	PAGE
NETWORKS		TI	NO.
MN5100/5101		TLC0820ACN/TLC0820BCN,	2-189
MNE120/5120/5140			2-189
MIN5120/5130/5140			2-189
		ADC0820BCN/ADC0820CCN	2-189
MICRO		SUGGESTED	PAGE
POWER SYSTEMS			NO.
MD7128AN		KEPLACEMENT	2 0 0
VIETISOAN		TLC7125CN	2-93
			2-09
		ICI 7135CN	2-09
		ICL7135CEN	2-69
MP7574AD/BD		ADC0805IN series	2-23
MP7574JN/KN		ADC0804CN or	2-29
		ADC0805CN series	2-23
MP7581/JN/KN/AD/BD		ADC0808N/ADC0809N	2-35



## DATA ACQUISTION AND CONVERSION CROSS-REFERENCE GUIDE

	DIRECT	SUGGESTED	PAGE
MOTOROLA	ті	ті	NO.
	REPLACEMENT	REPLACEMENT	
MC1405L		TL500CN/TL501CN/	2-93
MC14422D		1L505CN	2-107
MC14433P		TLC7125CN	2-93
		TLC7135CN	2-09
		ICL 7135CFN	2-09
		ICL 7135CEN	2-09
MC144421	TI C5334M I	TLC532AM.I	2-05
MC14442P	TI C533AIN	TLC532AIN	2-155
MC14443P		TI 507IN	2-115
MC14444P		TLC546IN	2-173
MC14447P		TL507IP	2-115
MC145040FN	TLC541MFN	TLC540MFN	2-165
MC145040L	TLC541MJ	TLC540MJ	2-165
MC145040P	TLC541MN	TLC540MN	2-165
MC145041P1	TLC542IN		3-27
MC54HC4016J	TLC4016MJ		2-209
MC74HC4016J	TLC4016IN		2-209
MC74HC4016N	TLC4016IN		2-209
MC54HC4066J	TLC4066MJ		2-217
MC74HC4066J	TLC4066IN		2-217
MC74HC4066N	TLC4066IN		2-217
	DIRECT	SUGGESTED	DAGE
NATIONAL	TI	ті	PAGE
	REPLACEMENT	REPLACEMENT	NO.
ADC0803LCD	ADC0803IN		2-23
ADC0803LCN	ADC0803IN		2-23
ADC0804LCD	ADC0804IN		2-29
ADC0804LCN	ADC0804CN		2-29
ADC0805LCN	ADC0805IN		2-23
ADC0808CCJ	ADC0808N/		2-35
	I LOBOBN		2-81
ADC0808CCN			2-35
			2-81
ADC0809CCN	TLORODN		2-35
	TLC541IN		2-01
ADC0811BCN	TI C541IN	TI C540IN	2-165
ADC0811BCV	TLC541IEN	TI C540IEN	2-165
ADC0811BJ	TLC541MJ	TLC540MJ	2-165
ADC0811CCJ	TLC541IN	TLC540IN	2-165
ADC0811CCN	TLC541IN	TLC540IN	2-165
ADC0811CCV	TLC541IFN	TLC540IFN	2-165
ADC0811CJ	TLC541MJ	TLC540MJ	2-165
ADC0820BCD	TLC0820BIN,		2-189
	ADC0820BCIN		2-189
ADC0820BCN	TLC0820BCN,		2-189
	ADC0820BCN		2-189
ADC0820BD	TLC0820BMJ,		2-189
	ADC0820BJ		2-189
ADC0820CCD	TLC0820AIN,		2-189
10000000000	ADC0820CCIN		2-189
ADC0820CCN	TLC0820ACN,		2-189
10000000	ADC0820CCN		2-189
ADC0820CD	ILCO820AMJ,		2-189
ADCORRECT	ADC0820CJ	TIOFCOM	2-189
ADCO829BCN	TLC533AIN	TLC532AIN	2-155
	I LUDSJAIN	TLC532AIN	2-155
		TI CEARIN	2-1/3



# DATA ACQUISTION AND CONVERSION CROSS-REFERENCE GUIDE

(Continued)			
	DIRECT	SUGGESTED	PAGE
NATIONAL			NO.
ADC0021DC			2.40
ADC0831BCJ	ADC0831BIP	TLC549IN	2-49
ADC08316C1		TLC549IN	2-49
ADC0831CCN	ADC0831ACP	TLC549IN	2-45
ADC08378C1	ADC0832BIP	12034311	2-45
ADC0832BCN	ADC0832BCP		2-49
ADC0832CCJ	ADC0832AIP		2-49
ADC0832CCN	ADC0832ACP		2-49
ADC0834BCJ	ADC0834BIN		2-57
ADC0834BCN	ADC0834BCN		2-57
ADC0834CCJ	ADC0834AIN		2-57
ADC0834CCN	ADC0834ACN		2-57
ADC0838BCJ	ADC0838BIN		2-57
ADC0838BCN	ADC0838BCN		2-57
ADC0838CCJ	ADC0838AIN		2-57
ADC0838CCN	ADC0838ACN		2-57
ADC1001CCJ		TLC1541IN	2-199
ADC1005BCJ		TLC1541IN	2-199
ADC1005CCJ		TLC1541IN	2-199
ADC1225		11C1225	3-43
ADC3511CCN		TL500/1/3CN	2-93
		TLC7135CN	2-69
		TLC7135CFN	2-69
		ICL7135CN	2-69
		ICL7135CFN	2-69
ADC3711CCN		TL500/1/3CN	2-93
		TLC7135CN	2-69
		TLC7135CFN	2-69
		ICL7135CN	2-69
		ICL7135CFN	2-69
ADD3501CCN		TL500/1/2CN	2-93
ADD3701CCN		TL500/1/2CN	2-93
MF10AN	TLC10CN		2-139
MF10CN	TLC20CN		2-139
MM54HC4016J	TLC4016MJ		2-209
MM54HC4066J	TLC4066MJ		2-217
MM74HC4016N/J	TLC4016IN		2-209
MM74HC4066N/J	TLC4066IN		2-217
MF4-50	TLC04/MF4A-50		2-127
MF4-100	TLC14/MF4A-100		2-127
PRECISION		SUGGESTED	DAOF
MONOLITHICS		ті	NO
MONOEITHICS		REPLACEMENT	NO.
PM7524FQ		TLC7524IN, AD7524AN	2-225
PM7524FP		TLC7524CN, AD7524JN	2-225
PM7528		TLC7528, AD7528	2-233
PM7533		TLC/533, AD/533B	3-65
	DIRECT	SUGGESTED	PAGE
RCA	TI	TI	NO.
0040400	REPLACEMENT	REPLACEMENT	0.000
CD4016AD	TLC4016MJ		2-209
CD4016AE			2-209
			2-21/
CA3162F	120400011	TI 501CN/TI 503CN	2-217
CASIOZE		1 EUO I GIN/ I EUO GON	2-30



## DATA ACQUISITION AND CONVERSION CROSS-REFERENCE GUIDE

SIGNETICS ADC0803/4/5-1LCN ADC0804-1CN NE5034F NE5036FE/N/D NE5037F/N/D	DIRECT TI REPLACEMENT ADC0803/4/5IN ADC0804CN	SUGGESTED TI REPLACEMENT TLC532AIN TLC549CN/CD TLC549CN/CD	PAGE NO. 2-23 2-29 2-155 2-181 2-181
SILICONIX DG182AP DG182BP DG185AP	DIRECT TI REPLACEMENT TL182MN TL182CN/IN TL185MN	SUGGESTED TI REPLACEMENT TL610MP TL610CP/IP TL604MP	PAGE NO. 2-87 2-87 2-87
DG185BP DG188AP DG188BP DG191AP DG191BP	TL185CN/IN TL188MN TL188CN/IN TL191MN TL191CN/IN	TL604CP/IP TL604CP/IP TL604CP/IP TL604CP/IP TL604CP/IP	2-87 2-87 2-87 2-87 2-87 2-87
LD110CJ		TL503CN TLC7135CN TLC7135CFN ICL7135CN ICL7135CFN	2-93 2-69 2-69 2-69 2-69
LD111ACJ		TL501CN TLC7135CN TLC7135CFN ICL7135CN ICL7135CFN	2-93 2-69 2-69 2-69 2-69
LD120CJ		TL500CN TLC7135CN TLC7135CFN ICL7135CN ICL7135CFN	2-93 2-69 2-69 2-69 2-69 2-69
LD121ACJ		TL503CN TLC7135CN TLC7135CFN ICL7135CFN ICL7135CFN	2-93 2-69 2-69 2-69 2-69 2-69
Si520DJ Si7135CJ	TLC7135CN TLC7135CFN ICL7135CN ICL7135CFN	ADC0808N/ ADC0809N	2-35 2-35 2-69 2-69 2-69 2-69 2-69



General Information

# DATA ACQUISITION AND CONVERSION CROSS-REFERENCE GUIDE

TELEDYNE	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
TSC7135CPI	TLC7135CN		2-69
	TLC7135CFN		2-69
	ICL7135CN		2-69
	ICL7135CFN		2-69
TSC8700		ADC0808N	2-35
TSC8701		TLC1541IN	2-199
TSC8703		ADC0808N	2-35
TSC8704		TLC1541IN	2-199
TSC14433CN		TLC7135CN	2-69
		TLC7135CFN	2-69
		ICL7135CN	2-69
		ICL7135CFN	2-69



## TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERTERS

## INTRODUCTION

These terms, definitions, and letter symbols are in accordance with those currently approved by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

## 1. GENERAL TERMS

## Analog-to-Digital Converter (ADC)

A converter that uniquely represents all analog input values within a specified total input range by a limited number of digital output codes, each of which exclusively represents a fractional part of the total analog input range. (See Figure 1.)

NOTE: This quantization procedure introduces inherent errors of one-half LSB (least significant bit) in the representation since, within this fractional range, only one analog value can be represented free of error by a single digital output code.



FIGURE 1. ELEMENTS OF TRANSFER DIAGRAM FOR AN IDEAL LINEAR ADC



## Analog-to-Digital Processor

An integrated circuit providing the analog part of an ADC; provision of external timing, counting, and arithmetic operations is necessary for implementing a full analog-to-digital converter.

## **Companding DAC**

A DAC whose transfer function complies with a compression or expansion law.

- NOTE 1: The corresponding ADC normally consists of such a companding DAC and additional external circuitry.
- NOTE 2: The compression or expansion law is usually a logarithmic function, e.g., A-law or µ-law.

## Conversion Code (of an ADC or a DAC)

The set of correlations between each of the fractional parts of the total analog input range or each of the digital input codes, respectively, and the corresponding digital output codes or analog output values, respectively. (See Figures 1 and 2.)

NOTE: Examples of output code formats are straight binary, 2's complement, and binary-coded decimal.



FIGURE 2. ELEMENTS OF TRANSFER DIAGRAM FOR AN IDEAL LINEAR DAC

### Digital-to-Analog Converter (DAC)

A converter that represents a limited number of different digital input codes by a corresponding number of discrete analog output values. (See Figure 2.)

NOTE: Examples of input code formats are straight binary, 2's complement, and binary-coded decimal.

#### Full Scale (of a unipolar ADC or DAC)

A term used to refer a characteristic to that step within the transfer diagram whose nominal midstep value or nominal step value has the highest absolute value. (See Figure 3a for a linear unipolar ADC.)

- NOTE 1: The subscript for the letter symbol of a characteristic at full scale is "FS".
- NOTE 2: In place of a letter symbol, the abbreviation "FS" is in common use.

## Full Scale, Negative (of a bipolar ADC or DAC) (See Figures 3b and 3c)

A term used to refer a characteristic to the negative end of the transfer diagram, that is, to the step whose nominal midstep value or nominal step value has the most-negative value.

NOTE 1: The subscript for the letter symbol of a characteristic at negative full scale is "FS-" (VFS-, IFS-).

NOTE 2: In place of a letter symbol, the abbreviation "FS-" is in common use.

## Full Scale, Positive (of a bipolar ADC or DAC) (See Figure 3b and 3c)

A term used to refer a characteristic to the positive end of the transfer diagram, that is, to the step whose nominal midstep value or nominal step value has the most-positive value.

NOTE 1: The subscript for the letter symbol of a characteristic at positive full scale is "FS+" (VFS+, IFS+).

NOTE 2: In place of a letter symbol, the abbreviation "FS+" is in common use.

#### Full-Scale Range, Nominal (of a linear ADC or DAC) (VFSRnom, IFSRnom) (See Figure 3)

The total range in analog values that can be coded with uniform accuracy by the total number of steps with this number rounded to the next higher power of 2.

NOTE: In place of the letter symbols, the abbreviation "FSR(nom)" can be used.

Example: Using a straight binary n-bit code format, it follows:

- for an ADC: FSR(nom) =  $2^n \times$  (nominal value of step width)
- for a DAC: FSR(nom) =  $2^n \times$  (nominal value of step height)

## Full-Scale Value, Nominal (VFSnom, IFSnom)

A value derived from the nominal full-scale range:

- for a unipolar converter: VFSnom = VFSRnom
  - for a bipolar converter: VFSnom = 1/2 VFSRnom (See Figure 3.)
- NOTE 1: In a few data sheets, this analog value is used as a reference value for adjustment procedures or as a rounded value for the full-scale range(s).
- NOTE 2: In place of letter symbols, the abbreviation "FS(nom)" is in common use.





FIGURE 3. IDEAL STRAIGHT LINE, FULL-SCALE VALUE AND ZERO-SCALE VALUE (SHOWN FOR IDEAL LINEAR ADCs)



## Full-Scale Range, (Practical) (of a linear ADC or DAC) (VFSR, IFSR) (VFSRpr, IFSRpr) (See Figure 3) The total range of analog values that correspond to the ideal straight line.

- NOTE 1: The qualifying adjective "practical" can usually be deleted from this term provided that, in a very few critical cases, the term "nominal full-scale range" is not also shortened in the same way. This permits use of the shorter letter symbols or abbreviations. (See Note 2.)
- NOTE 2: In place of the letter symbols, the abbreviations "FSR" and "FSR(pr)" are in common use.
- NOTE 3: The (practical) full-scale range has only a nominal value because it is defined by the end points of the ideal straight line.
- Example: Using a straight binary n-bit code format, it follows:
  - for an ADC: FSR =  $(2^n 1) \times (nominal value of step width)$
  - for a DAC: FSR =  $(2^n 1) \times$  (nominal value of step height)

## Gain Point (of an adjustable ADC or DAC)

The point in the transfer diagram corresponding to the midstep value (for an ADC) or the step value (for a DAC) of the step for which gain error is specified (usually full scale), and in reference to which the gain adjustment is performed. (See Figures 4 and 5.)

NOTE: Gain adjustment causes only a change of the slope of the transfer diagram, without changing the offset error.

## Ideal Straight Line (of a linear ADC or DAC)

In the transfer diagram, a straight line between the specified points for the most-positive (least-negative) and most-negative (least-positive) nominal midstep values or nominal step values, respectively. (See Figures 1, 2, and 3.)

NOTE: The ideal straight line passes through all the points for nominal midstep values or nominal step values, respectively.

## Linear ADC

An ADC having steps ideally of equal width excluding the steps at the two ends of the total range of analog input values.

NOTE: Ideally, the width of each end steps is one half of the width of any other step. (See Figure 1.)

## Linear DAC

A DAC having steps ideally of equal height. (See Figure 2.)

#### LSB, Abbreviation

The abbreviation for "Least Significant Bit", that is, for the bit that has the lowest positional weight in a natural binary numeral.

Example: In the natural binary numeral "1010", the rightmost bit "0" is the LSB.





NOTE: In the above examples, the offset point is referred to the step with the digital code 000, and the gain point is referred to the step with the digital code 111.

## FIGURE 4. ADJUSTMENT IN OFFSET POINT AND GAIN POINT FOR AN ADC





NOTE: In the above examples, the offset point is referred to the step with the digital code 000, and the gain point is referred to the step with the digital code 111.





General Information

## LSB, Unit Symbol (for linear converters only)

The unit symbol for the magnitude of the analog resolution of a linear converter, which serves as a reference unit to express the magnitude of other analog quantities of that same converter, especially of analog errors, as multiples or submultiples of the magnitude of the analog resolution.

Example: "1/2 LSB" means an analog quantity equal to 0.5 times the analog resolution.

NOTE: The unit symbol LSB refers to the fact that, for a natural binary code, the analog resolution corresponds to the nominal positional weight attributed to the least significant bit of the binary numeral.

In this case, the identity:

1 LSB = analog resolution

leads, for an n-bit resolution, to:

 $1 \text{ LSB} = \frac{\text{FSR}}{2^{n} - 1} = \frac{\text{FSR}(\text{nom})}{2^{n}}$ 

## Midstep Value (of an ADC)

The analog value for the center of the step excluding the steps at the two ends of the total range of analog input values.

NOTE: For the end steps, the midstep value is defined as the analog value that results when the analog value for the transition to the adjacent step is reduced or enlarged, as appropriate, by half the nominal value of the step width. (See Figure 1.)

#### Midstep Value, Nominal (of an ADC)

A specified analog value within a step that is ideally represented free of error by the corresponding digital output code. (See Figure 1.)

### Missing Code (of an ADC)

An intermediate code that is absent when the changing analog input to an ADC causes a multiple code change in the digital output. (See Figure 6.)

## Monotonicity (of an ADC or a DAC)

A property of the transfer function that ensures the consistent increase or decrease of the analog output of a DAC or the digital output of an ADC in response to a consistent increase or decrease of the digital or analog input, respectively. (Figure 7 illustrates nonmonotonic conversion.)

NOTE: An intermediate increment with the value of zero does not invalidate monotonicity.

### **Multiplying DAC**

A DAC having at least two inputs, at least one of which is digital, and whose analog output value is proportional to the product of the inputs.

## Nonlinear ADC or DAC

An ADC or a DAC with a specified nonlinear transfer function between the nominal midstep values or nominal step values, respectively, and the corresponding step widths or step heights, respectively.

NOTE: The function may be continuously nonlinear or piece-wise linear.

## Offset Point (of an adjustable ADC or DAC)

The point in the transfer diagram corresponding to the midstep value (for an ADC) or the step value (for a DAC) of the step about which the transfer diagram rotates when gain is adjusted. (See Figures 4 and 5.)

NOTE: Offset adjustment must be performed with respect to this point so that it causes only a parallel displacement of the transfer diagram, without changing its slope.





FIGURE 7. NONMONOTONIC CONVERSION OF AN ADC OR DAC



General Information

## **Resolution (general term)**

- NOTE 1: Resolution as a capability can be expressed in different forms: (see "resolution, analog", "resolution, numerical", and "resolution, relative").
- NOTE 2: Resolution is a design parameter and therefore has only a nominal value.
- NOTE 3: The terms for these different forms may all be shortened to "resolution" if no ambiguity is likely to occur (for example, when the dimension of the term is also given).

## **Resolution (of an ADC)**

The degree to which nearly equal values of the analog input quantity can be discriminated.

## Resolution (of a DAC)

The degree to which nearly equal values of the analog output quantity can be produced.

## Resolution, Analog (of a linear or nonlinear ADC or DAC)

For an ADC: The nominal value of the step width.

For a DAC: The nominal value of the step height.

NOTE: For a linear ADC or DAC, the constant magnitude of the analog resolution is often used as the reference unit LSB.

## **Resolution**, Numerical

The number (n) of digits in the chosen numbering system necessary to express the total number of steps.

- NOTE 1: The numbering system is normally a binary or a decimal system.
- NOTE 2: In the binary-coded-decimal numbering system, the term "1/2 digit" refers to an additional decimal digit with the highest positional value, but limited to the decimal figures "0" or "1" as it is represented by only a single bit. This additional digit serves to double the range of values covered by the other "n" digits.

## Resolution, Relative (of a linear ADC or DAC)

The ratio of the analog resolution to the full-scale range (practical or nominal).

NOTE: This ratio is normally expressed as a percentage of the full-scale range [% of FSR, % of FSR(nom)]. For high resolutions (high value of n), it is of little importance whether this ratio refers to the practical or nominal full-scale range.

## Step (of an analog-to-digital or digital-to-analog conversion)

In the conversion code: Any of the individual correlations.

In the transfer diagram: Any part of the diagram equating to an individual correlation.

For an ADC, a step represents both a fractional range of analog input values and the corresponding digital output code. (See Figure 1.)

For a DAC, a step represents both a digital input code and the corresponding discrete analog output value. (See Figure 2.)

## Step Height (Step Size) (of a DAC)

The absolute value of the difference in step value between two adjacent steps in the transfer diagram. (See Figure 2.)

NOTE: For companding DACs, the term "step size" is in general use.



## Step Value (of a DAC)

The value of the analog output representing a digital input code. (See Figure 2.)

## Step Value, Nominal (of a DAC)

A specified step value that represents free of error the corresponding digital input code. (See Figure 2.)

### Step Width (of an ADC)

The absolute value of the difference between the two ends of the range of analog values corresponding to one step. (See Figure 1.)

## Temperature Coefficients of Analog Characteristics (a)

NOTE 1: The letter symbol for the temperature coefficient of an analog characteristic consists of the letter symbol  $\alpha$  with a subscript referring to the relevant characteristic.

Example: Temperature coefficient of the gain error: aEG

NOTE 2: Temperature coefficients are usually specified in "parts per million (relative to the full-scale value) per degrees Celsius", that is, in "ppm/°C".

## Zero Scale (of an ADC or a DAC with true zero) (See Figures 3a and 3b)

A term used to refer a characteristic to the step whose nominal midstep value or nominal step value equals zero.

- NOTE 1: The subscript for the letter symbol of a characteristic at zero scale is "ZS".
- NOTE 2: In place of a letter symbol, the abbreviation "ZS" is in common use.

## Zero Scale, Negative (of an ADC or a DAC with no true zero) (See Figure 3c)

A term used to refer a characteristic to the negative step closest to analog zero.

- NOTE 1: The subscript for the letter symbol of a characteristic at negative zero scale is "ZS-" ( $V_{ZS-}$ ,  $I_{ZS-}$ ).
- NOTE 2: In place of a letter symbol, the abbreviation "ZS-" is in common use.

#### Zero Scale, Positive (of an ADC or a DAC with no true zero) (See Figure 3c)

A term used to refer a characteristic to the positive step closest to analog zero.

NOTE 1: The subscript for the letter symbol of a characteristic at positive zero scale is "ZS+" (VZS+, IZS+)

NOTE 2: In place of a letter symbol, the abbreviation "ZS+" is in common use.

## 2. STATIC PERFORMANCE

#### Accuracy (see "Errors", Part 4)

#### Asymmetry, Full-Scale (of a DAC with a bipolar analog range) ( $\Delta$ IFSS, $\Delta$ VFSS)

The difference between the absolute values of the two full-scale analog values.

## Compliance, Current (of a DAC) (IO(op))

The permissible range of output current within which the specifications are valid.

## Compliance, Voltage (of a DAC) (VO(op))

The permissible range of output voltage within which the specifications are valid.

#### Errors (see Part 4)



General Information

## Supply Voltage Sensitivity, (of a DAC) (kSVS)

The change in full scale output current (or voltage) caused by a change in supply voltage.

NOTE: This sensitivity is usually expressed as the ratio of the percent change of full-scale current (or voltage) to the percent change of supply voltage.

## 3. DYNAMIC PERFORMANCE

## Conversion Rate (of an externally controlled ADC) (fc)

The number of conversions per unit time.

- NOTE 1: The maximum conversion rate should be specified for full resolution.
- NOTE 2: The conversion rate is usually expressed as the number of conversions per second.
- NOTE 3: Due to additionally needed settling or recovery times, the maximum specified conversion rate is smaller than the reciprocal of the worst-case conversion time.

## Conversion Time (of an ADC) (tc)

The time elapsed between the command to perform a conversion and the appearance at the converter output of the complete digital representation of the analog input value.

## Delay Time, (Digital) (of a linear or a multiplying DAC) (td, tdd)

The time interval between the instant when the digital input changes and the instant when the analog output passes a specified value that is close to its initial value, ignoring glitches. (See Figure 8.)

NOTE: For a multiplying DAC, the full term and the additional subscript d must be used to distinguish between the digital and the delay time.

## Delay Time, Reference (of a multiplying DAC) (tdr)

The time interval between the instant when a step change of the reference voltage occurs and the instant when the analog output passes a specified value that is close to its initial value.

## Feedthrough Capacitance (CF)

The value of the capacitance for a specified value of R in an equivalent circuit for the calculation of the feedthrough error.

NOTE: The equivalent circuit consists of a high-pass R-C filter between the reference input and the analog output.

### Feedthrough Error (see Part 4)

## Glitch (of a DAC)

A short, undesirable transient in the analog output occurring following a code change at the digital input. (See Figure 8.)

#### Glitch Area (of a DAC)

The time integral of the analog value of the glitch transient.

NOTE 1: Usually, the maximum specified glitch area refers to a specified worst-case code change.

NOTE 2: Instead of a letter symbol, the abbreviation "GA" is in use.

#### Glitch Energy (of a DAC)

The time integral of the electrical power of the glitch transient.

NOTE 1: Usually, the maximum specified glitch energy refers to a specified worst-case code change.

NOTE 2: Instead of a letter symbol, the abbreviation "GE" is in use.




#### FIGURE 8. OUTPUT CHARACTERISTICS OF A LINEAR OR A MULTIPLYING DAC FOR A STEP CHANGE IN THE DIGITAL INPUT CODE

#### Pedestal (Error) (Ep) (see Part 4)

#### Ramp Delay, Steady-State (of a multiplying DAC) (td(ramp))

The time separation between the actual curve of the analog output and the theoretical curve (with no delay) for a ramp in reference voltage, after the settling time to steady-state ramp has elapsed. (See Figure 9.)

## Settling Time, Analog (of a DAC) (tsa)

The time interval between the instant when the analog output passes a specified value and the instant when the analog output enters for the last time a specified error band about its final value. (See Figures 8 and 10.)

#### Settling Time, (Digital) (of a linear or a multiplying DAC) ( $t_s$ , $t_{sd}$ )

The time interval between the instant when the digital input changes and the instant when the analog output value enters for the last time a specified error band about its final value. (See Figure 8.)

NOTE: For a multiplying DAC, the full term and the additional subscript d must be used to distinguish between the digital and the settling time.

#### Settling Time, Reference (of a multiplying DAC) (tsr)

The time interval between the instant when a step change of the reference voltage occurs and the instant when the analog output enters for the last time a specified error band about its final value. (See Figure 10.)

NOTE: Specifications for the reference settling time are usually given for the highest allowed step change in reference voltage.





t<sub>s (ramp)</sub> = Settling Time To Steady-State Ramp Delay

t<sub>d (ramp)</sub> = Steady-State Ramp Delay









## Settling Time to Steady-State Ramp (of a multiplying DAC) (ts(ramp))

The time interval between the instant a ramp in the reference voltage starts and the instant when the analog output value enters for the last time a specified error band about the final ramp in the output. (See Figure 9.)

#### Skewing Time, Internal (of a DAC)

The difference in internal delay between the individual output transitions for a given change of digital input.

NOTE: The internal (and external) skew has a major influence on the settling time for critical changes in the digital input, for example, for a 1-LSB change from 011 . . . 111 to 100 . . . 000, and is an important source of commutation noise.

#### Slew Rate, (Digital) (of a linear or a multiplying DAC) (SOM, SOMD)

The maximum rate of change of the analog output value when a change of the digital input code causes a large step change of the analog output value. (See Figure 8.)

- NOTE 1: For a multiplying DAC, the full term and the additional subscript D must be used to distinguish between the digital and the slew rate.
- NOTE 2: The abbreviations "SR" and "SR(dig)" are also used.

#### Slew Rate, Reference (of a multiplying DAC) (SOMR)

The maximum rate of change of the analog output following a large step change of the reference voltage. (See Figure 10.)

NOTE: The abbreviation "SR(ref)" is also used.

#### 4. ERRORS, ACCURACY

The definitions in this section describe the errors as the difference between the actual value and the nominal value of the analog quantity. As such they may be expressed in conventional units (for example, millivolts) or as multiples or submultiples of 1 LSB. An error can also be expressed as a relative value, for example, in "% of FSR". In this case, it is common practice to use the same term as for the analog value.

#### Absolute Accuracy Error

Synonym for total error.

#### Feedthrough Error (of a multiplying DAC) (EF)

An error in analog output due to variation in the reference voltage that appears as an offset error and is proportional to frequency and amplitude of the reference signal.

- NOTE 1: The specification for the feedthrough error is given for the digital input for which the offset error is specified, and for a reference signal of specified frequency and amplitude.
- NOTE 2: This error may also be expressed as a peak-to-peak analog value.

#### Full-Scale Error (of a linear ADC or DAC) (EFS)

The difference between the actual midstep value or step value and the nominal midstep value or step value, respectively, at specified full scale.

NOTE: Normally, this error specification is applied to converters that have no arrangement for an external adjustment of offset error and gain error.



Gain Error (of a linear ADC or DAC) (EG)

- For an ADC: The difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. (See Figure 11a.)
- For a DAC: The difference between the actual step value and the nominal step value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. (See Figure 11b.)



NOTE: See Notes 1 and 2 under "Offset Error".

FIGURE 11. GAIN ERROR OF A LINEAR 3-BIT NATURAL BINARY CODE CONVERTER (SPECIFIED AT STEP 111), AFTER CORRECTION OF THE OFFSET ERROR

## Instability, Long-Term (Accuracy) ( $\Delta E_{(\Delta t)}, \Delta E_{(t)}$ )

The additional error caused by the aging of the components and specified for a longer period in time.

## Linearity Error, Best-Straight-Line (of a linear and adjustable ADC) (EL(adj))

The difference between the actual analog value at the transition between any two adjacent steps and its ideal value after offset error and gain error have been adjusted to minimize the magnitude of the extreme values of this difference. (See Figure 12a.)

- NOTE 1: The inherent quantization error is not included in the best-straight-line linearity error of an ADC. The ideal value for the transition corresponds to the nominal midstep value ±1/2 LSB.
- NOTE 2: For a uniformly curved transfer diagram, the extreme values will be very close to half of the magnitude of the end-point linearity error. (See Figure 12a.)





# FIGURE 12. BEST-STRAIGHT-LINE LINEARITY ERROR OF A LINEAR 3-BIT NATURAL BINARY-CODED CONVERTER (VALUES BETWEEN $\pm$ ½ LSB)

### Linearity Error, Best-Straight-Line (of a linear and adjustable DAC) (EL(adj))

The difference between the actual step value and the nominal step value after offset error and gain error have been adjusted to minimize the magnitude of the extreme values of this difference. (See Figure 12b.)

NOTE: For a uniformly curved transfer diagram, the extreme values will be very close to half of the magnitude of the end-point linearity error. (See Figure 12b.)

#### Linearity Error, Differential (of a linear ADC or DAC) (ED)

The difference between the actual step width or step height and the ideal value (1 LSB). (See Figure 13.)

NOTE: A differential linearity error greater than 1 LSB can lead to missing codes in an ADC or to nonmonotonicity of an ADC or a DAC. (See Figures 6 and 7.)

#### Linearity Error, End-Point (of a linear and adjustable ADC) (EL)

The difference between the actual analog value at the transition between any two adjacent steps and its ideal value after offset error and gain error have been adjusted to zero. (See Figure 14a.)

- NOTE 1: The short term "linearity error" is in common use and is sufficient if no ambiguity with the "beststraight-line linearity error" is likely to occur.
- NOTE 2: The inherent quantization error is not included in the linearity error of an ADC. The ideal value for the transition corresponds to the nominal midstep value  $\pm 1/2$  LSB.





FIGURE 13. DIFFERENTIAL LINEARITY ERROR OF A LINEAR ADC OR DAC





#### FIGURE 14. END-POINT LINEARITY ERROR OF A LINEAR 3-BIT NATURAL BINARY-CODED ADC OR DAC (OFFSET ERROR AND GAIN ERROR ARE ADJUSTED TO THE VALUE ZERO)

#### Linearity Error, End-point (of a linear and adjustable DAC) (EL)

The difference between the actual step value and the nominal step value after offset error and gain error have been adjusted to zero. (See Figure 14b.)

NOTE: The short term "linearity error" is in common use and is sufficient if no ambiguity with the "best-straightline linearity error" is likely to occur.

#### Offset Error (of a linear ADC or DAC) (EO)

- For an ADC: The difference between the actual midstep value and the nominal midstep value at the offset point. (See Figure 15a.)
- For a DAC: The difference between the actual step value and the nominal step value at the offset point. (See Figure 15b.)
- NOTE 1: Usually, the specified steps for the specification of offset error and gain error are the steps at the ends of the practical full-scale range. For an ADC, the midstep value of these steps is defined as the value for a point 1/2 LSB apart from the adjacent transition. (See Figures 11 and 15.)
- NOTE 2: The terms "offset error" and "gain error" should be used only for errors that can be adjusted to zero. Otherwise, the terms "zero-scale error" and "full-scale error" should be used.

#### Pedestal (Error) (Ep)

A dynamic offset error produced in the commutation process.





#### FIGURE 15. OFFSET ERROR OF A LINEAR 3-BIT NATURAL BINARY CODE CONVERTER (SPECIFIED AT STEP 000)

#### Quantization Error, Inherent (of an ideal ADC)

Within a step, the maximum (positive or negative) possible deviation of the actual analog input value from the nominal midstep value.

- NOTE 1: This error follows necessarily from the quantization procedure. For a linear ADC, its value equals  $\pm 1/2$  LSB. (See Figure 1.)
- NOTE 2: The term "resolution error" for the "inherent quantization error" is deprecated, because "resolution" as a design parameter has only a nominal value.

#### Rollover Error (of an ADC with decimal output and auto-polarity) (ERO)

The difference in output readings with the analog input switched between positive and negative values of the same magnitude (close to full scale).

#### Total Error (of a linear ADC) (ET)

The maximum difference (positive or negative) between an analog value and the nominal midstep value within any step. (See Figure 16a.)

- NOTE 1: If this error is expressed as a relative value, the term "relative accuracy error" should be used instead of "absolute accuracy error".
- NOTE 2: This error includes contributions from offset error, gain error, linearity error, and the inherent quantization error.





FIGURE 16. ABSOLUTE ACCURACY ERROR, TOTAL ERROR OF A LINEAR ADC OR DAC

#### Total Error (of a linear DAC) (ET)

The difference (positive or negative) between the actual step value and the nominal step value for any step. (See Figure 16b.)

- NOTE 1: If this error is expressed as a relative value, the term "relative accuracy error" should be used instead of "absolute accuracy error".
- NOTE 2: This error includes contributions from offset error, gain error, and linearity error.

#### Zero-Scale Error (of a linear ADC or DAC) (EZS)

The difference between the actual midstep value or step value and the nominal midstep value or step value, respectively, at specified zero scale.

NOTE: Normally, this error specification is applied to converters that have no arrangement for an external adjustment of offset error and gain error.







Data Sheets

2

Product Previews 3

Mechanical Data 4

# Contents

A/D and D/A Converters Switched-Capacitor Filters DSP Analog Interface Circuits Analog Switches and Multiplexers

# AD7524 Advanced LinCMOS<sup>™</sup> 8-BIT MULTIPLYING DIGITAL TO ANALOG CONVERTER

D3100, APRIL 1988



#### description

The AD7524 is an Advanced LinCMOS™ 8-bit digital-to-analog converter (DAC) designed for easy interface

NC-No internal connection

to most popular microprocessors. The AD7524 is an 8-bit multiplying DAC with input latches and with a load cycle similar to the "write" cycle of a random access memory. Segmenting the high-order bits minimizes glitches during changes in the most-significant bits, which produce the highest glitch impulse. The AD7524 provides accuracy to

½ LSB without the need for thin-film resistors or laser trimming, while dissipating less than 5 mW typically.

Featuring operation from a 5-V to 15-V single supply, the AD7524 interfaces easily to most microprocessor buses or output ports. Excellent multiplying (2 or 4 guadrant) makes the AD7524 an ideal choice for many microprocessor-controlled gain-setting and signal-control applications.

The AD7524A is characterized for operation from -25 °C to 85 °C, and the AD7524J is characterized for operation from 0°C to 70°C.

AVAILABLE	OPTIONS

SYMBOLIZATION		OPERATING
DEVICE	PACKAGE	TEMPERATURE
DEVICE	SUFFIXES	RANGE
AD7524A	N	- 25 °C to 85 °C
AD7524J	N, FN	0°C to 70°C

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA documents contain information** 

current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD
Voltage between RFB and GND ±25
Digital input voltage, VI
Reference voltage, V <sub>ref</sub> ±25
Peak digital input current, Ιμ
Operating free-air temperature range: AD7524A25°C to 85°
AD7524J
Storage temperature range
Case temperature for 10 seconds: FN package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260°



recommended operating co	nditions								
		, marine	V	DD = 5	v	V <sub>DD</sub> = 15 V		5 V	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>			4.75	5	5.25	14.5	15	15.5	V
Reference voltage, V <sub>ref</sub>				± 10			± 10		V
High-level input voltage, VIH			2.4			13.5			V
Low-level input voltage, VIL				0.8			1.5	V	
CS setup time, t <sub>su(CS)</sub>			40			40			ns
CS hold time, th(CS)			0			0			ns
Data bus input setup time, t <sub>su(D)</sub>			25			25			ns
Data bus input hold time, th(D)			10			10			ns
Pulse duration, WR low, tw(WR)			40			40			ns
Operating free air temperature. Th	AD7524A		- 25		85	- 25		85	
Operating free-air temperature, IA	AD7524J		0		70	0		70	-0

# electrical characteristics over recommended operating free-air temperature range, $V_{ref} = 10 V$ , OUT1 and OUT2 at GND (unless otherwise noted)

DADAMETER		TEST CONDITIONS		V <sub>D</sub>	D = 5	v	V <sub>DD</sub> = 15 V			LINIT		
	PARAMETER	1	TEST CONDIT	10103	MIN	ТҮР	MAX	MIN	түр	MAX	UNIT	
1	High-level input		Full range			10			10	<i></i> A		
ЧН	current		vi = vDD	25 °C			1			1	μΑ	
lu.	Low-level input		V 0	Full range			- 10		- 10			
ЧL	current .		v] = 0	25 °C			- 1	- 1			μΑ	
		OUT1	DB0-DB7 at 0, $\overline{WR}$ and $\overline{CS}$ at 0 V,	Full range			±400			± 200		
1	Output leakage		$V_{ref} = \pm 10 V$	25 °C			± 50			± 50	- ^	
likg	current		DB0-DB7 at V <sub>DD</sub> ,	Full range			± 400			± 200	IIA	
			OUT2	$\overline{WR}$ and $\overline{CS}$ at 0 V, Vect = +10 V	25 °C			± 50			± 50	
	Supply current	Quiescent	DB0-DB7 at Viµmin	Full range			2			2	mA	
			or Vij max	25 °C			1			2		
DD			DBO-DB7 at 0 V	Full range			500			500		
		Standby	or V <sub>DD</sub>	25 °C			100			100	μΑ	
1	Supply voltage	sensitivity,	1)/ 109/	Full range		0.01	0.16	(	0.005	0.04	9/ 10/	
KSVS	$\Delta gain/\Delta V_{DD}$		$\Delta v DD = 10\%$	25 °C	C	0.002	0.08	(	0.001	0.02	707 70	
Ci	Input capacitant DB0-DB7, WR,	ce, CS	V <sub>1</sub> = 0				5			5	pF	
	OUT1						30			30		
	Output	OUT2		CS at 0 V			120			120	-	
Co	capacitance	OUT1					120			120	рг	
		OUT2	DEO-DE7 at VDD, WK				30			30		
	Reference input (REF to GND)	impedance			5		20	5		20	kΩ	



operating characteristics over recommended operating free-air temperature range,  $V_{ref} = 10 V$ , OUT1 and OUT2 at GND (unless otherwise noted)

DADAMETED		$V_{CC} = 5 V$	V <sub>DD</sub> = 15 V	LINUT					
PARAMETER	TEST CONDITIONS	MIN MAX	MIN MAX	ONT					
Linearity error		±0.2	±0.2	%FSR					
Cain array	See Note 1	Full range	± 1.4	±0.6	0/ 500				
Gain error	See Note 1	25°C	± 1	±0.5	70F3N				
Settling time (to 1/2 LSB)	See Note 2	100	100	ns					
Propagation delay from digital input to 90%	Care Nata 2		80	80					
of final analog output current	See Note 2		See Note 2				80	80	115
	$V_{ref} = \pm 10 V (100 \text{ kHz})$	Full range	0.5	0.5					
Feedthrough at OUT1 or OUT2	sinewave), WR and CS at 0,	25.00	0.25	0.25	%FSR				
	DBO-DB7 at 0		0.25	0.25					
Temperature coefficient of gain	$T_A = 25^{\circ}C$ to $t_{min}$ or $t_{max}$		±0.004	±0.001	%FSR/°C				

NOTES: 1. Gain error is measured using the internal feedback resistor. Nominal Full Scale Range (FSR) = Vref - 1 LSB.

2. OUT1 load = 100  $\Omega$ , C<sub>ext</sub> = 13 pF,  $\overline{WR}$  at 0 V,  $\overline{CS}$  at 0 V, DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

## PRINCIPLES OF OPERATION

The AD7524 is an 8-bit multiplying D/A converter consisting of an inverted R-2R ladder, analog switches, and data input latches. Binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state. The high-order bits are decoded and these decoded bits, through a modification in the R-2R ladder, control three equally weighted current sources. Most applications only require the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is seen in Figure 1. With all digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2. The current source I/256 represents the constant current flowing through the termination resistor of the R-2R ladder, while the current source I<sub>kg</sub> represents leakage currents to the substrate. The capacitances appearing at OUT1 and OUT2 are dependent upon the digital input code. With all digital inputs high, the off-state switch capacitance (30 pF maximum) appears at OUT2 and the on-state switch capacitance (120 pF maximum) appears at OUT1. With all digital inputs low, the situation is reversed as shown in Figure 1. Analysis of the circuit for all digital inputs high is similar to Figure 1; however, in this case,  $I_{ref}$  would be switched to OUT1.

Interfacing the AD7524 D/A converter to a microprocessor is accomplished via the data bus and the  $\overline{CS}$  and  $\overline{WR}$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the AD7524 analog output responds to the data activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0-DB7 inputs are latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.

The AD7524 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figures 2 and 3. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



## AD7524 Advanced LinCMOS<sup>™</sup> 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

## PRINCIPLES OF OPERATION



FIGURE 1. AD7524 EQUIVALENT CIRCUIT WITH ALL DIGITAL INPUTS LOW



FIGURE 2. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)



FIGURE 3. BIPOLAR OPERATION (4-QUADRANT OPERATION)

NOTES: 3. R<sub>A</sub> and R<sub>B</sub> used only if gain adjustment is required. 4. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.



## PRINCIPLES OF OPERATION

#### Table 1. Unipolar Binary Code

DIGITAL INPUT (SEE NOTE 5)	ANALOG OUTPUT
MSB LSB	
11111111	- V <sub>ref</sub> (255/256)
1000001	– V <sub>ref</sub> (129/256)
10000000	$-V_{ref}$ (128/256) = $-V_{ref}/2$
01111111	-V <sub>ref</sub> (127/256)
00000001	– V <sub>ref</sub> (1/256)
00000000	0

NOTES: 5. LSB =  $1/256 (V_{ref})$ .

6. LSB =  $1/128 (V_{ref})$ .

#### microprocessor interfaces



#### FIGURE 4. AD7524-Z-80A INTERFACE







#### Table 2. Bipolar (Offset Binary) Code

DIGITAL INPUT (SEE NOTE 6) MSB LSB	ANALOG OUTPUT
11111111	V <sub>ref</sub> (127/128)
10000001	V <sub>ref</sub> (1/128)
1000000	0
01111111	– V <sub>ref</sub> (1/128)
00000001	– V <sub>ref</sub> (127/128)
00000000	-V <sub>ref</sub>

microprocessor interfaces (continued)



FIGURE 6. AD7524-8051 INTERFACE





D3112, JULY 1988

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic Over the Entire A/D Conversion Range
- Designed to be Interchangeable with Analog Devices AD7528 and PMI PM-7528
- Fast Control Signaling for Digital Signal Processor Applications Including Interface with TMS320

KEY PERFORMANCE SPECIFICATIONS					
Resolution	8 bits				
Linearity Error	1/2 LSB				
Power Dissipation at $V_{DD} = 5 V$	5 mW				
Settling Time at $V_{DD} = 5 V$	100 ns				
Propagation Delay at $V_{DD} = 5 V$	80 ns				

#### description

The AD7528 is a dual 8-bit digital-to-analog converter designed with separate on-chip data latches and featuring excellent DAC-to-DAC matching. Data is transferred to either of the two DAC data latches via a common 8-bit input port. Control input DACA/DACB determines which DAC is to be loaded. The "load" cycle of the



AD7528 is similar to the "write" cycle of a random-access memory, allowing easy interface to most popular microprocessor busses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

The AD7528 operates from a 5-V to 15-V power supply and dissipates less than 15 mW (typical). Excellent 2- or 4-quadrant multiplying makes the AD7528 a sound choice for many microprocessor-controlled gainsetting and signal-control applications.

The AD7528B is characterized for operation from -25 °C to 85 °C. The AD7528K is characterized for operation from 0 °C to 70 °C.

SYMBOLIZATION			OPERATING
	DEVICE PACKAGE		TEMPERATURE
	DEVICE	SUFFIX	RANGE
	AD7528B	FN, N	-25°C to 85°C
	AD7528K	FN, N	0°C to 70°C

#### AVAILABLE OPTIONS

Data Sheets

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.



#### functional block diagram



operating sequence





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (to AGND or DGND)
Voltage between AGND and DGND $\cdots$ ± VDD
Input voltage, VI (to DGND) $-0.3$ V to VDD $+0.3$ V
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub> (to AGND) ±25 V
Feedback voltage, VRFBA or VRFBB (to AGND) ±25 V
Output voltage, VOA or VOB (to AGND) ±25 V
Peak input current
Operating free-air temperature range: AD7528B 25 °C to 85 °C
AD7528K
Storage temperature range
Case temperature for 10 seconds: FN package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260 °C

### recommended operating conditions

		$V_{DD} = 4.75 V \text{ to } 5.25 V$			$V_{DD} =$			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Reference voltage, VrefA or VrefB			± 10			± 10		V
High-level input voltage, VIH		2.4			13.5			V
Low-level input voltage, VIL				0.8			1.5	V
CS setup time, t <sub>su(CS)</sub>		50			50			ns
CS hold time, th(CS)		0			0			ns
DAC select setup time, t <sub>su</sub> (DAC)		50			50			ns
DAC select hold time, th(DAC)		10			10			ns
Data bus input setup time t <sub>su(D)</sub>		25			25			ns
Data bus input hold time t <sub>h(D)</sub>		0			0			ns
Pulse duration, WR low, tw(WR)		50			50			ns
Operating free-air temperature, $T_A$	AD7528B	- 25		85	- 25		85	
	AD7528K	0		70	0		70	C C



electrical characteristics over recommended operating temperature range,  $V_{refA} = V_{refB} = 10 V$ , VOA and VOB at 0 V (unless otherwise noted)

DADAMETED			TEAT CONDITIONS		VDD	= 5 V	V <sub>DD</sub> =	V <sub>DD</sub> = 15 V		
	PARAMETER		TEST CONDITIONS			MAX	MIN	MAX	UNIT	
	High lovel input ourrent			Full Range		10		10		
ЧН	High-level input current			25°C		1		1	μΑ	
1	Low-level input current		$V_{\rm L} = 0$	Full Range		- 10		- 10		
чL			•  = 0	25°C		- 1		- 1	μ.	
	Reference input impedar	nce			8	15	8	15	kO	
	(Pin 15 to GND)				<u> </u>			10		
		ΟΠΤΑ	DAC data latch loaded with	Full Range		±400		± 200		
l <sub>lkg</sub> Output I	Output lookago ourropt		00000000, $V_{refA} = \pm 10 V$	25°C		± 50		± 50		
	output leakage current	ОИТВ	DAC data latch loaded with	Full Range		±400		$\pm200$		
			00000000, $V_{refB} = \pm 10 V$	25°C		± 50		± 50		
	Input resistance match					+ 1%		+ 1 %		
	(REFA to REFB)					11/0		± 1 /0		
	DC supply sensitivity		$V_{DD} = \pm 10\%$	Full Range		0.04		0.02	0/2 / 0/2	
	$\Delta gain/\Delta V_{DD}$		•DD = - 10 %	25°C		0.02		0.01	70/90	
		Quiescent	DB0-DB7 at VIHmin or VILmax			1		1		
IDD	Supply current	Standby	DBO DB7 at 0 V or Voo	Full Range		0.5		0.5	mA	
		Otanaby		25°C		0.1		0.1		
		DB0-DB7				10		10		
Ci	Input capacitance	WR, CS,	$V_1 = 0 \text{ or } V_{DD}$			45		4.5	рF	
		DACA/DACB				15		15		
<u> </u>	Output capacitance		DAC Data latches loaded with 0	0000000		50		50		
C <sub>0</sub>	(OUTA, OUTB)		DAC Data latches loaded with 1	DAC Data latches loaded with 11111111				120	р⊢	

2 Data Sheets



operating characteristics over recommended operating free-air temperature range,  $V_{refA} = V_{refB} = 10 V$ ,  $V_{OA}$  and  $V_{OB}$  at 0 V (unless otherwise noted)

DADAMETER				V <sub>DD</sub> = 5 V		V <sub>DD</sub> = 15 V			LINUT		
PARAMI	FANAIVIETEN		TEST CONDITIONS		ТҮР	MAX	MIN	TYP	MAX		
Linearity error						± 1/2			± 1/2	LSB	
Setting time (to 1/2	LSB)	See Note 1				100			100	ns	
Gain arrar		San Note 2	Full Range			± 4			± 3	1.00	
Gain error	Gain error		25°C	± 2			± 2			LSD	
	REFA to OUTA	Can Nata 2	Full Range			- 65			-65	-10	
AC feedthrough	REFB to OUTB	See Note 3	25°C			- 70			- 70	aв	
Temperature coeffic	cient of gain					0.007		(	0.0035	%FSR/°C	
Propagation delay (from digital input to		C. N. A		00		00	80		00	ns	
90% of final analog	output current)	See Note 4		80		80					
Channel-to-channel	REFA to OUTB	See Note 5	25°C		77			77		40	
isolation	REFB to OUTA	See Note 6	25°C		77			77		ab ab	
		Measured for code tr	ansition from								
Digital-to-analog glit	tch impulse area	00000000 to 11111111,			160			440		nVs	
		$T_{\Delta} = 25 ^{\circ}C$									
		Measured for code tr	ansition from								
Digital crosstalk glitch impulse area		00000000 to 11111111,		30		60			n∨s		
}		$T_{\Delta} = 25 ^{\circ}C$									
Harmonic distortion		$V_i = 6 V, f = 1 \text{ kHz}, T_A = 25 \text{ °C}$			- 85			- 85		dB	

NOTES: 1. OUTA, OUTB load = 100  $\Omega$ , C<sub>ext</sub> = 13 pF;  $\overline{WR}$  and  $\overline{CS}$  at 0 V; DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

2. Gain error is measured using an internal feedback resistor. Nominal Full Scale Range (FSR) = Vref - 1 LSB.

3. V<sub>ref</sub> = 20 V peak-to-peak, 100-kHz sine wave; DAC data latches loaded with 0000000.

 $\begin{array}{l} \begin{array}{l} V_{refA} = V_{refB} = 10 \ V; \ 00 \ TA/00 \ TB \ 0ad = 100 \ \Omega, \ C_{ext} = 13 \ pF; \ \overline{WR} \ and \ \overline{CS} \ ato \ V; \ DB0-DB7 \ ato \ V \ to \ V_{DD} \ or \ V_{DD} \ to \ 0 \ V. \\ \end{array} \\ \begin{array}{l} \begin{array}{l} S_{ext} = V_{refB} = 10 \ V; \ 00 \ TA/00 \ TB \ 0ad = 100 \ \Omega, \ C_{ext} = 13 \ pF; \ \overline{WR} \ and \ \overline{CS} \ ato \ V; \ DB0-DB7 \ ato \ V \ to \ V_{DD} \ or \ V_{DD} \ to \ 0 \ V. \\ \end{array} \\ \begin{array}{l} \begin{array}{l} S_{ext} = V_{ext} = V_{ext} \ S_{ext} = 10 \ V; \ DB0-DB7 \ ato \ V \ to \ V_{DD} \ or \ V_{DD} \ to \ 0 \ V. \\ \end{array} \\ \begin{array}{l} \begin{array}{l} S_{ext} = V_{ext} \ S_{ext} \ S_{ext} = 10 \ V; \ DB0-DB7 \ ato \ V \ to \ V_{DD} \ or \ V_{DD} \ to \ 0 \ V. \\ \end{array} \\ \begin{array}{l} \begin{array}{l} S_{ext} = V_{ext} \ S_{ext} \ S_{ext}$ 

#### principles of operation

The AD7528 contains two identical 8-bit multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground pin 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current ( $I_{lkg}$ ) flows across internal junctions, and as with most semiconductor devices, doubles every 10 °C. Co is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of  $C_0$  is 50 pF to 120 pF maximum. The equivalent output resistance ro varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

Interfacing the AD7528 to a microprocessor is accomplished via the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA}/DACB$ control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the AD7528 analog output, specified by the DACA/DACB control line, responds to the activity on the DBO-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the CS signal or WR signal goes high, the data on the DB0-DB7 inputs is latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.

The digital inputs of the AD7528 provide TTL compatibility when operated from a supply voltage of 5 V. The AD7528 may be operated with any supply voltage in the range from 5 V to 15 V, however, input logic levels are not TTL compatible above 5 V.









FIGURE 2. AD7528 EQUIVALENT CIRCUIT, DACA LATCH LOADED WITH 11111111.

#### MODE SELECTION TABLE

DACA/ DACB	<del>cs</del>	WR	DACA	DACB
L	L	L	WRITE	HOLD
н	L	L	HOLD	WRITE
X	н	х	HOLD	HOLD
X	X	н	HOLD	HOLD

L = low level, H = high level, X = don't care



## TYPICAL APPLICATION DATA

The AD7528 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 3 and 4. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
  - C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

#### FIGURE 3. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)





NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 3 for recommended values. Adjust R1 for  $V_{OA} = 0$  V with code 10000000 in DACA latch. Adjust R3 for  $V_{OB} = 0$  V with 10000000 in DACB latch.

2. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.

3. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

#### FIGURE 4. BIPOLAR OPERATION (4-QUADRANT OPERATION)

#### TABLE 1. UNIPOLAR BINARY CODE

DAC LATCH CONTENTS MSB LSB <sup>†</sup>	ANALOG OUTPUT
11111111	– V <sub>i</sub> (255/256)
10000001	– V <sub>i</sub> (129/256)
1000000	$-V_{j}$ (128/256) = $-V_{j}/2$
0111111	– Vi (127/256)
00000001	– V <sub>i</sub> (1/256)
00000000	$-V_i (0/256) = 0$

 $^{\dagger}$  1 LSB = (2  $^{-8}$ )V<sub>j</sub>

#### TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DAC LATCH CONTENTS MSB LSB <sup>‡</sup>	ANALOG OUTPUT
1111111	V <sub>i</sub> (127/128)
1000001	V <sub>i</sub> (1/128)
1000000	οv
01111111	– V <sub>i</sub> (1/128)
00000001	– V <sub>i</sub> (127/128)
00000000	– V <sub>i</sub> (128/128)

 $\pm 1 \text{ LSB} = (2 - 7) \text{V}_{i}$ 



## TYPICAL APPLICATION DATA

#### microprocessor interface information



NOTE: A = decoded address for AD7528 DACA. A+1 = decoded address for AD7528 DACB.





NOTE: A = decoded address for AD7528 DACA. A + 1 = decoded address for AD7528 DACB.

#### FIGURE 6. AD7528 - 6800 INTERFACE





TYPICAL APPLICATION DATA

NOTE: A = decoded address for AD7528 DACA. A+1 = decoded address for AD7528 DACB.

#### FIGURE 7. AD7528 TO Z-80A INTERFACE

#### programmable window detector

The programmable window comparator shown in Figure 8 will determine if voltage applied to the DAC feedback resistors are within the limits programmed into the AD7528 data latches. Input signal range depends on the reference and polarity, that is, the test input range is 0 to  $-V_{ref}$ . The DACA and DACB data latches are programmed with the upper and lower test limits. A signal within the programmed limits will drive the output high.



FIGURE 8. DIGITALLY PROGRAMMABLE WINDOW COMPARATOR (UPPER AND LOWER-LIMIT TESTER)



## TYPICAL APPLICATION DATA

#### digitally controlled signal attenuator

Figure 9 shows the AD7528 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table 3 shows input codes vs attenuation for a 0 to 15.5 dB range.



Attenuation db =  $-20 \log_{10} D/256$ , D = digital ilnput code

FIGURE 9. DIGITALLY CONTROLLED DUAL TELEPHONE ATTENUATOR

ATTN(dB)	DAC INPUT CODE	CODE IN DECIMAL	ATTN(dB)	DAC INPUT CODE	CODE IN DECIMAL
0.	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	1000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43

TABLE 3.	ATTENUATION	vs DACA	DACB CODE
I ADLL U.		V3 DAUA	, DAOD CODL



#### TYPICAL APPLICATION DATA

#### programmable state-variable filter

This programmable state-variable or universal filter configuration provides low-pass, high-pass, and bandpass outputs, and is suitable for applications in which microprocessor control of filter parameters is required.

As shown in Figure 10, DACA1 and DACB1 control the gain and Q of the filter while DACA2 and DACB2 control the cutoff frequency. Both halves of the DACA2 and DACB2 must track accurately in order for the cutoff-frequency equation to be true. With the AD7528, this is easily achieved.

$$f_{\rm C} = \frac{1}{2\pi \ \rm R1 \ \rm C1}$$

The programmable range for the cutoff or center frequency is 0 to 15 kHz with a Q ranging from 0.3 to 4.5. This defines the limits of the component values.

СЗ



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

D2754, NOVEMBER 1983-REVISED SEPTEMBER 1986

- 8-Bit Resolution N PACKAGE (TOP VIEW) **Ratiometric Conversion** CS II 20 VCC (OR REF) 100-us Conversion Time RD 2 19 CLK OUT 135-ns Access Time WR 3 18 DBO (LSB) 17 DB1 CLK IN 14 **Guaranteed Monotonicity** INTR 5 16 DB2 High Reference Ladder Impedance  $IN + \prod 6$ 15 DB3 DATA ...8 kΩ Typical  $IN - \Pi_7$ 14 DB4 OUTPUTS ANLG GND 13 DB5 No Zero Adjust Requirement REF/2 9 12 DB6 **On-Chip Clock Generator** DGTL GND 10 11 DB7 (MSB) Single 5-V Power Supply
- Operates with Microprocessor or as Stand-Alone
- Designed to be Interchangeable with National Semiconductor and Signetics ADC0803 and ADC0805

#### description

The ADC0803 and ADC0805 are CMOS 8-bit, successive-approximation, analog-to-digital converters that use a modified potentiometric (256R) ladder. These devices are designed to operate from common microprocessor control buses with the three-state output latches driving the data bus. The devices can be made to appear to the microprocessor as a memory location or an I/O port. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

A differential analog voltage input allows increased common-mode rejection and offset of the zero-input analog voltage value. Although a reference input (REF/2) is available to allow 8-bit conversion over smaller analog voltage spans or to make use of an external reference, ratiometric conversion is possible with the REF/2 input open. Without an external reference, the conversion takes place over a span from V<sub>CC</sub> to analog ground (ANLG GND). The devices can operate with an external clock signal or, with an additional resistor and capacitor, using an on-chip clock generator.

The ADC0803I and ADC0805I are characterized for operation from -40 °C to 85 °C. The ADC0803C and ADC0805C are characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### functional block diagram (positive logic)





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) 6.1	5 V
Input voltage range: $\overline{CS}$ , $\overline{RD}$ , $\overline{WR}$	8 V
Other inputs $-0.3$ V to V <sub>CC</sub> +0.3	3 V
Output voltage range $-0.3$ V to V <sub>CC</sub> +0.3	3 V
Operating free-air temperature range: ADC080_140 °C to 85	S°C
ADC080_C 0°C to 70	)°C
Storage temperature range	)°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	)°C

NOTE 1: All voltage values are with respect to digital ground (DGTL GND) with DGTL GND and ANLG GND connected together unless otherwise noted.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	6.3	V
Analog input voltage (see Note 2)				V <sub>CC</sub> + 0.05	V
Voltage at REF/2 (see Note 3), V <sub>REF/2</sub>			2.5		V
High-level input voltage at CS, RD, or WR, VIH				15	V
Low-level input voltage at CS, RD, or WR, VIL				0.8	V
Analog ground voltage (see Note 4)			0	1	V
Clock input frequency (see Note 5), fclock			640	1460	kHz
Duty cycle for f <sub>clock</sub> above 640 kHz (see Note 5)		40%		60%	
Pulse duration, clock input (high or low) for fclock below	/ 640 kHz, t <sub>W</sub> (CLK)	275	781		ns
Pulse duration, WR input low, tw(WR)					ns
Constitution (see the second sec	ADC080_1	- 40		85	°C
operating nee-air temperature, TA	ADC080_C	0		70	C

NOTES: 2. When the differential input voltage  $(V_{|+} - V_{|-})$  is less than or equal to 0 V, the output code is 0000 0000.

3. The internal reference voltage is equal to the voltage applied to REF/2 or approximately equal to one-half of the V<sub>CC</sub> when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage range when REF/2 is open and V<sub>CC</sub> = 5 V is 0 V to 5 V. V<sub>REF/2</sub> for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.

4. These values are with respect to DGTL GND.

5. Total unadjusted error is specified only at an f<sub>clock</sub> of 640 kHz with a duty cycle of 40% to 60% (pulse duration 625 ns to 937 ns). For frequencies above this limit or pulse duration below 625 ns, error may increase. The duty cycle limits should be observed for an f<sub>clock</sub> greater than 640 kHz. Below 640 kHz, this duty cycle limit can be exceeded provided t<sub>w(CLK)</sub> remains within limits.



electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 V$ ,  $f_{clock} = 640 \text{ kHz}$ ,  $V_{REF/2} = 2.5 V$  (unless otherwise noted)

PARAMETER			TEST CO	MIN	TYP <sup>†</sup>	MAX	UNIT	
Vou	High-level	All outputs	$V_{CC} = 4.75 V,$	$I_{OH} = -360 \ \mu A$	2.4			V
∙он	output voltage	DB and INTR	$V_{CC} = 4.75 V_{,}$	$I_{OH} = -10 \ \mu A$	4.5			Ň
	Low-level	Data outputs	$V_{CC} = 4.75 V_{,}$	$I_{OL} = 1.6 \text{ mA}$			0.4	
VOL	output	INTR output	$V_{CC} = 4.75 V,$	$I_{OL} = 1 \text{ mA}$			0.4	v
	voltage	CLK OUT	$V_{CC} = 4.75 V_{,}$	$I_{OL} = 360 \ \mu A$			0.4	
VT	Clock positive-goin	g			27	2 1	2.5	V
	threshold voltage				2.7	3.1	5.5	v
VT	Clock negative-going				15	1.8	21	v
•1-	threshold voltage				1.0		<u> </u>	
$V_{T+} - V_{T}$	Clock input hyster	esis			0.6	1.3	2	V
Чн	High-level input current					0.005	1	μA
ΙL	Low-level input cu	rrent				- 0.005	- 1	μA
107	Off-state output current		$V_0 = 0$				- 3	
102			$V_0 = 5 V$				3	μ-
lous	Short-current	Output high	V <sub>O</sub> = 0,	$T_A = 25 \circ C$	-45	- 6		mΔ
10115	output current				4.0			
	Short-circuit	Output low	$V_{0} = 5 V$	$T_{1} = 25^{\circ}C$	9	16		mΔ
-013	output current	output low	•0 •• • •,	1A - 20 0				
	Supply current plus		$V_{REF/2} = open,$	$T_{A} = 25 ^{\circ}C,$		1 1	1.8	mΔ
100	reference current	reference current					1.0	
Borrio	Input resistance to		See Note 6		2.5	8		۲O
TREF/2	reference ladder				2.5			Nat .
Ci	Input capacitance	(control)				5	7.5	рF
Co	Output capacitance	e (DB)				5	7.5	pF

NOTE 6: Resistance is calculated from the current drawn from a 5-V supply applied to pins 8 and 9.

# operating characteristics over recommended operating free-air temperature, $V_{CC} = 5 V$ , $V_{REF/2} = 2.5 V$ , $f_{clock} = 640 \text{ kHz}$ (unless otherwise noted)

PARAMETER			TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
	Supply-voltage-variation error		$V_{CC} = 4.5 V$ to 5.5 V,	See Note 7		± 1/16	± 1/8	LSB
	Total adjusted error ADC0803	With full-scale adjust Se	See Notes 7 and 8			± 1/4	LSB	
				×			± 1/2	-50
	Total upadiusted error	4000805	$V_{REF/2} = 2.5 V,$	See Notes 7 and 8			± 1/2	ISB
	Total diladjusted entit		VREF/2 open,	See Notes 7 and 8			± 1	200
	DC common-mode error		See Notes 7 and 8			± 1/16	± 1/8	LSB
t <sub>en</sub>	Output enable time		$T_{A} = 25 ^{\circ}C,$	$C_L = 100 \text{ pF}$		135	200	ns
<sup>t</sup> dis	Output disable time		$T_A = 25 ^{\circ}C, C_L = 10  pF,$	$R_L = 10 k\Omega$		125	200	ns
<sup>t</sup> d(INTR)	Delay time to reset INTR		$T_A = 25 ^{\circ}C$			300	450	ns
		$f_{clock} = 100 \text{ kHz to } 1.46 \text{ MHz},$		66		72	clock	
CONV	Conversion cycle time		$T_{A} = 25 ^{\circ}C,$	See Note 9	00		/3	cycles
CR	Free-running conversion	rate	INTR connected to WR,	CS at 0 V			8770	conv/s

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 7. These parameters are specified over the recommended analog input voltage range.

All errors are measured with reference to an ideal straight line through the end-points of the analog-to-digital transfer characteristic.
Although internal conversion is completed in 64 clock periods, a CS or WR low-to-high transition is followed by 1 to 8 clock periods before conversion starts. After conversion is complete, part of another clock period is required before a high-to-low transition of INTR completes the cycle.




## PARAMETER MEASUREMENT INFORMATION



2

#### PRINCIPLES OF OPERATION

The ADC0803 and ADC0805 each contain a circuit equivalent to a 256-resistor network. Analog switches are sequenced by successive-approximation logic to match an analog differential input voltage  $(V_{in} - V_{in} -)$  to a corresponding tap on the 256R network. The most significant bit (MSB) is tested first. After eight comparisons (64 clock periods), an eight-bit binary code (1111 1111 = full scale) is transferred to an output latch and the interrupt (INTR) output goes low. The device can be operated in a free-running mode by connecting the INTR output to the write (WR) input and holding the conversion start ( $\overline{CS}$ ) input at a low level. To ensure start-up under all conditions, a low-level WR input is required during the power-up cycle. Taking  $\overline{CS}$  low any time after that will interrupt a conversion in process.

When the  $\overline{\text{WR}}$  input goes low, the internal successive approximation register (SAR) and 8-bit shift register are reset. As long as both  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  remain low, the analog-to-digital converter remains in a reset state. One to eight clock periods after  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$  makes a low-to-high transition, conversion starts.

When the  $\overline{CS}$  and  $\overline{WR}$  inputs are low, the start flip-flop is set and the interrupt flip-flop and 8-bit register are reset. The next clock pulse transfers a logic high to the output of the start flip-flop. The logic high is ANDed with the next clock pulse, placing a logic high on the reset input of the start flip-flop. If either  $\overline{CS}$  or  $\overline{WR}$  have gone high, the set signal to the start flip-flop is removed, causing it to be reset. A logic high is placed on the D input of the eight-bit shift register and the conversion process is started. If the  $\overline{CS}$  and  $\overline{WR}$  inputs are still low, the start flip-flop, the 8-bit shift register, and the SAR remain reset. This action allows for wide  $\overline{CS}$  and  $\overline{WR}$  inputs, with conversion starting from one to eight clock periods after one of the inputs goes high.

When the logic high input has been clocked through the 8-bit shift register, which completes the SAR search, it is applied to an AND gate controlling the output latches and to the D input of a flip-flop. On the next clock pulse, the digital word is transferred to the 3-state output latches and the interrupt flip-flop is set. The output of the interrupt flip-flop is inverted to provide an INTR output that is high during conversion and low when the conversion is complete.

When a low is at both the  $\overline{CS}$  and  $\overline{RD}$  inputs, an output is applied to the DB0 through DB7 outputs and the interrupt flip-flop is reset. When either the  $\overline{CS}$  or  $\overline{RD}$  inputs return to a high state, the DB0 through DB7 outputs are disabled (returned to the high-impedance state). The interrupt flip-flop remains reset.



20 VCC (OR REF)

19 CLK OUT

17 DB1

16 DB2

15 DB3

14 DB4

13 DB5

12 DB6

111 DB7 (MSB)

18 DBO (LSB)

N DUAL-IN-LINE PACKAGE

(TOP VIEW)

 $\overline{CS}$  [1]

RD 12

CLK IN 4

INTR 15

IN - 17

REF/2 19

IN + ∏6

ANLG GND 18

DGTL GND 10

D2755, OCTOBER 1983-REVISED OCTOBER 1988

DATA

OUTPUTS

- 8-Bit Resolution
- Ratiometric Conversion
- 100-μs Conversion Time
- 135-ns Access Time
- No Zero Adjust Requirement
- On-Chip Clock Generator
- Single 5-V Power Supply
- Operates with Microprocessor or as Stand-Alone
- Designed to be Interchangeable with National Semiconductor and Signetics ADC0804

#### description

The ADC0804 is a CMOS 8-bit successive-approximation analog-to-digital converter that uses a modified potentiometric (256R) ladder. The ADC0804 is designed to operate from common microprocessor control buses, with the three-state output latches driving the data bus. The ADC0804 can be made to appear to the microprocessor as a memory location or an I/O port. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

A differential analog voltage input allows increased common-mode rejection and offset of the zero-input analog voltage value. Although a reference input (REF/2) is available to allow 8-bit conversion over smaller analog voltage spans or to make use of an external reference, ratiometric conversion is possible with the REF/2 input open. Without an external reference, the conversion takes place over a span from V<sub>CC</sub> to analog ground (ANLG GND). The ADC0804 can operate with an external clock signal or, with an additional resistor and capacitor, can operate using an on-chip clock generator.

The ADC0804I is characterized for operation from -40 °C to 85 °C. The ADC0804C is characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



functional block diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	6.5 V
Input voltage range: CS, RD, WR	-0.3 V to 18 V
other inputs	to VCC + 0.3 V
Output voltage range	to $V_{CC+}$ 0.3 V
Operating free-air temperature range: ADC0804I	-40°C to 85°C
ADC0804C	. 0°C to 70°C
Storage temperature range	65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect to digital ground (DGTL GND) with DGTL GND and ANLG GND connected together (unless otherwise noted).

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	6.3	V
Voltage at REF/2, VREF/2 (see Note 2)		0.25	2.5		V
High-level input voltage at CS, RD, or WR, VIH		2		15	V
Low-level input voltage at CS, RD, or WR, VIL				0.8	V
Analog ground voltage (see Note 3)		-0.05	0	1	V
Analog input voltage (see Note 4)		-0.05		V <sub>CC</sub> +0.05	V
Clock input frequency, fclock (see Note 5)		100	640	1460	kHz
Duty cycle for $f_{clock} \ge 640$ kHz (see Note 5)		40		60	%
Pulse duration clock input (high or low) for $f_{clock}$ < 640	kHz, tw(CLK) (see Note 5)	275	781		ns
Pulse duration, WR input low (start conversion), tw(WR)					ns
ADC0804I				85	°C
Operating nee-air temperature, 1A	ADC0804C	0		70	-0

NOTES: 2. The internal reference voltage is equal to the voltage applied to REF/2, or approximately equal to one-half of the V<sub>CC</sub> when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage when REF/2 is open and V<sub>CC</sub> = 5 V is 0 to 5 V. VREF/2 for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.

- 3. These values are with respect to DGTL GND.
- 4. When the differential input voltage ( $V_{IN+} V_{in-}$ ) is less than or equal to 0 V, the output code is 0000 0000.
- 5. Total unadjusted error is specified only at an f<sub>clock</sub> of 640 kHz with a duty cycle of 40% to 60% (pulse duration 625 ns to 937 ns). For frequencies above this limit or pulse duration below 625 ns, error may increase. The duty cycle limits should be observed for an f<sub>clock</sub> greater than 640 kHz. Below 640 kHz, this duty cycle limit can be exceeded provided t<sub>w(CLK)</sub> remains within limits.



# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 5 V$ , $f_{clock} = 640 \text{ kHz}$ , REF/2 = 2.5 V (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vali	High lovel output voltage	All outputs	$V_{CC} = 4.75 V$	$I_{OH} = -360 \ \mu A$	2.4			V
⊻он	High-level butput voltage	DB and INTR	$V_{CC} = 4.75 V$	$I_{OH} = -10 \ \mu A$	4.5			v
		Data outputs	$V_{CC} = 4.75 V$	, I <sub>OL</sub> = 1.6 mA			0.4	
VOL	Low-level output voltage	INTR output	$V_{CC} = 4.75 V$	, I <sub>OL</sub> = 1 mA			0.4	V
		CLK OUT	$V_{CC} = 4.75 V$	, $I_{OL} = 360 \ \mu A$			0.4	
V-	Clock positive-going				27	3.1	35	V
VI+	threshold voltage				2.7		0.0	•
VT	Clock negative-going				15	18	21	V
•1	threshold voltage						2	
$V_{T+} - V_{T}$	Clock input hysteresis				0.6	.1.3	2	V
ін	High-level input current					0.005	1	μA
ΙL	Low-level input current					-0.005	- 1	μA
107	Off-state output current		$V_0 = 0$				- 3	<i>"</i> Δ
102			V <sub>0</sub> = 5 V				3	μ
IOHS	Short-circuit output current	Output high	V <sub>0</sub> = 0,	$T_A = 25 ^{\circ}C$	-4.5	- 6		mA
IOLS	Short-circuit output current	Output low	V <sub>0</sub> = 5 V,	$T_A = 25 ^{\circ}C$	9	16		mA
	Supply current plus reference		REF/2 open,	CS at 5 V,		19	25	mΔ
·CC	Supply culter plus reference	Se current	$T_A = 25 ^{\circ}C$			1.0	2.0	1074
R <sub>REF/2</sub>	Input resistance to referenc	e ladder	See Note 6		1	1.3		kΩ
Ci	Input capacitance (control)					5	7.5	pF
Co	Output capacitance (DB)					5	7.5	pF

# operating characteristics over recommended operating free-air temperature range, $V_{CC} = 5 V$ , $V_{REF/2} = 2.5 V$ , $f_{clock} = 640 kHz$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
	Supply-voltage-variation error (See Notes 2 and 7)	$V_{CC} = 4.5 V$ to 5.5 V		± 1/16	± 1/8	LSB
	Total unadjusted error (See Notes 7 and 8)	$V_{\text{REF}/2} = 2.5 \text{ V}$			± 1	LSB
	DC common-mode error (See Note 8)			± 1/16	± 1/8	LSB
t <sub>en</sub>	Output enable time	C <sub>L</sub> = 100 pF		135	200	ns
t <sub>dis</sub>	Output disable time	$C_L = 10 \text{ pF},  R_L = 10 \text{ k}\Omega$		125	200	ns
td(INTR)	Delay time to reset INTR			300	450	ns
t <sub>conv</sub>	Conversion cycle time (See Note 9)	$f_{clock} = 100 \text{ kHz}$ to 1.46 MHz	65½		72 <i>½</i>	clock cycles
	Conversion time		103		114	μS
CR	Free-running conversion rate	INTR connected to WR, CS at 0 V			8827	conv/s

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

- NOTES: 2. The internal reference voltage is equal to the voltage applied to REF/2, or approximately equal to one-half of the V<sub>CC</sub> when REF/2 is left open. The voltage at REF/2 should be one-half the full-scale differential input voltage between the analog inputs. Thus, the differential input voltage when REF/2 is open and V<sub>CC</sub> = 5 V is 0 to 5 V. V<sub>REF/2</sub> for an input voltage range from 0.5 V to 3.5 V (full-scale differential voltage of 3 V) is 1.5 V.
  - 6. The resistance is calculated from the current drawn from a 5-V supply applied to pins 8 and 9.
  - 7. These parameters are specified for the recommended analog input voltage range.
  - 8. All errors are measured with reference to an ideal straight line through the end-points of the analog-to-digital transfer characteristic.
  - Although internal conversion is completed in 64 clock periods, a CS or WR low-to-high transition is followed by 1 to 8 clock periods before conversion starts. After conversion is completed, part of another clock period is required before a high-to-low transition of INTR completes the cycle.

#### timing diagrams



WRITE OPERATION TIMING DIAGRAM



#### PRINCIPLES OF OPERATION

The ADC0804 contains a circuit equivalent to a 256-resistor network. Analog switches are sequenced by successive approximation logic to match an analog differential input voltage  $(V_{in+} - V_{in-})$  to a corresponding tap on the 256-resistor network. The most-significant bit (MSB) is tested first. After eight comparisons (64 clock periods), an 8-bit binary code (1111 1111 = full scale) is transferred to an output latch and the interrupt (INTR) output goes low. The device can be operated in a free-running mode by connecting the INTR output to the write (WR) input and holding the conversion start ( $\overline{CS}$ ) input at a low level. To ensure start-up under all conditions, a low-level WR input is required during the power-up cycle. Taking  $\overline{CS}$  low anytime after that will interrupt a conversion in process.

When the  $\overline{\text{WR}}$  input goes low, the ADC0804 successive approximation register (SAR) and 8-bit shift register are reset. As long as both  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  remain low, the ADC0804 remains in a reset state. One to eight clock periods after  $\overline{\text{CS}}$  or  $\overline{\text{WR}}$  makes a low-to-high transition, conversion starts.

When the  $\overline{CS}$  and  $\overline{WR}$  inputs are low, the start flip-flop is set and the interrupt flip-flop and 8-bit register are reset. The next clock pulse transfers a logic high to the output of the start flip-flop. The logic high is ANDed with the next clock pulse, placing a logic high on the reset input of the start flip-flop. If either  $\overline{CS}$  or  $\overline{WR}$  have gone high, the set signal to the start flip-flop is removed, causing it to be reset. A logic high is placed on the D input of the 8-bit shift register and the conversion process is started. If the  $\overline{CS}$ and  $\overline{WR}$  inputs are still low, the start flip-flop, the 8-bit shift register, and the SAR remain reset. This action allows for wide  $\overline{CS}$  and  $\overline{WR}$  inputs with conversion starting from one to eight clock periods after one of the inputs goes high.

When the logic high input has been clocked through the 8-bit shift register, completing the SAR search, it is applied to an AND gate controlling the output latches and to the D input of a flip-flop. On the next clock pulse, the digital word is transferred to the three-state output latches and the interrupt flip-flop is set. The output of the interrupt flip-flop is inverted to provide an INTR output that is high during conversion and low when the conversion is completed.

When a low is at both the  $\overline{CS}$  and  $\overline{RD}$  inputs, an output is applied to the DBO through DB7 outputs and the interrupt flip-flop is reset. When either the  $\overline{CS}$  or  $\overline{RD}$  inputs return to a high state, the DBO through DB7 outputs are disabled (returned to the high-impedance state). The interrupt flip-flop remains reset.



D2642, JUNE 1981-REVISED MAY 1988

- Total Unadjusted Error . . . ±0.75 LSB Max for ADC0808 and ±1.25 LSB Max for ADC0809
- Resolution of 8 Bits
- 100 μs Conversion Time
- Ratiometric Conversion
- Monotonicity Over the Entire A/D Conversion Range
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-V Supply
- Low Power Consumption
- Designed to be Interchangeable with National Semiconductor ADC0808, ADC0809

#### description

The ADC0808 and ADC0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion

technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 5-V supply and low power requirements make the ADC0808 and ADC0809 especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The ADC0808 and ADC0809 are characterized for operation from -40 °C to 85 °C.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1983, Texas Instruments Incorporated

Data Sheets

#### functional block diagram (positive logic)



WOLTIFLEACH FUNCTION TABLE								
		SELECTED						
A	DDRES	S	ADDRESS	ANALOG				
С	В	Α	STROBE	CHANNEL				
L	L	L	†	0				
L	L	н	t	1				
L	· H	L	t	2				
L	н	н	t	3				
н	Ł	L	t	4				
н	L	н	t	5				
н	н	L	t	6				
н	н	н	t	7				

MULTIPLEVED EUROTION TARK

H = high level, L = low level

1 = low-to-high transition



TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	3.5 V
Input voltage range: control inputs	15 V
all other inputs $-$ -0.3 V to V <sub>CC</sub> + 0	).3 V
Operating free-air temperature range 40 °C to \$	35°C
Storage temperature range	50°C
Case temperature for 10 seconds: FN package	30°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 26	30°C

NOTE 1: All voltage values are with respect to network ground terminal.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	6	V
Positive reference voltage, V <sub>ref +</sub> (see Note 2)		Vcc	V <sub>CC</sub> +0.1	V
Negative reference voltage, V <sub>ref-</sub>		0	-0.1	V
Differential reference voltage, V <sub>ref +</sub> - V <sub>ref -</sub>		5		V
High-level input voltage, VIH	V <sub>CC</sub> - 1.5			V
Low-level input voltage, VIL			1.5	v
Operating free-air temperature, TA	- 40		85	°C

NOTE 2: Care must be taken that this rating is observed even during power-up.

## electrical characteristics over recommended operating free-air temperature range. $V_{CC}$ = 4.75 V to 5.25 V (unless otherwise noted)

#### total device

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage		$I_{O} = -360 \ \mu A$	VCC-0.4			V
Va	Low level output veltage	Data outputs	IO = 1.6 mA			0.45	v
VOL	Low-level output voltage	End of conversion	I <sub>O</sub> = 1.2 mA			0.45	v
107	Off-state (high-impedance-	state)	$V_0 = V_{CC}$			3	
'0Z	output current		$V_0 = 0$			- 3	μΑ
ц	Control input current at ma	aximum input voltage	V <sub>I</sub> = 15 V			1	μA
۱L	Low-level control input cur	rent	V <sub>I</sub> = 0			- 1	μA
lcc	ICC Supply current		f <sub>clock</sub> = 640 kHz		0.3	3	mA
Ci Input capacitance, control inputs		$T_A = 25 ^{\circ}C$		10	15	рF	
Co Output capacitance, data outputs		$T_A = 25 ^{\circ}C$		10	15	рF	
	Resistance from pin 12 to	pin 16			1000		kΩ

#### analog multiplexer

	PARAMETER	TE	ST CONDITIONS	MIN TYP	MAX	UNIT
1	Channel on-state current (see Note 3)	$V_{I} = V_{CC},$	f <sub>clock</sub> = 640 kHz		2	
ion channel on-state current (see Note 5)		$V_{I} = 0.1 V,$	f <sub>clock</sub> = 640 kHz		- 2	μΑ
		$V_{CC} = 5 V$ ,	$V_{I} = 5 V$	10	200	- 4
	Channel off state ourrent	$T_A = 25 °C$	$V_{I} = 0$	- 10	0 - 200	
<sup>1</sup> off	Channel on-state current	Vec - EV	$V_{j} = 5 V$		1	
L			$V_{I} = 0$		- 1	μ <b>μ</b> Α

 $^{\dagger}\text{Typical}$  values are at V\_CC = 5 V and T\_A = 25 °C.

NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.



## timing requirements, $V_{CC} = V_{ref+} = 5 V$ , $V_{ref-} = 0 V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fclock	Clock frequency		10	640	1280	kHz
t <sub>conv</sub>	Conversion time	See Note 4	90	100	116	μS
tw(s)	Pulse duration, START		200			ns
tw(ALE)	Pulse duration, ALE		200			ns
t <sub>su</sub>	Setup time, ADDRESS		50			ns
th	Hold time, ADDRESS		50			ns
t <sub>d</sub>	Delay time, EOC	See Notes 4 and 5	0		14.5	μS

# operating characteristics, $T_A = 25 \text{ °C}$ , $V_{CC} = V_{ref+} = 5 \text{ V}$ , $V_{ref-} = 0 \text{ V}$ , $f_{clock} = 640 \text{ kHz}$ (unless otherwise noted)

DADAMETER		TEST CONDITIONS	ADC0808		8		LINIT		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
kaura	Supply voltage	$V_{CC} = V_{ref +} = 4.75 V \text{ to } 5.25 V,$		+ 0.05			+ 0.05		94 / 11
*SVS	sensitivity	$T_A = -40$ °C to 85 °C, See Note 6		±0.05			±0.05		70 / V
	Linearity error		10.25		10.05		+05		ICP
	(see Note 7)			±0.25			±0.5		LOD
	Zero error (see Note 8)			±0.25			±0.25		LSB
	Total upadiusted	$T_A = 25 ^{\circ}C$		±0.25	±0.5		±0.5		
	arrar (Sao Note O)	$T_A = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$			±0.75			±1.25	LSB
	endr (See Note 3)	$T_A = 0^{\circ}C$ to 70°C						±1	
t <sub>en</sub>	Output enable time	$C_{L} = 50 \text{ pF}, R_{L} = 10 \text{ k}\Omega$		80	250		80	250	ns
tdis	Output disable time	$C_{L} = 10 \text{ pF}, R_{L} = 10 \text{ k}\Omega$		105	250		105	250	ns

<sup>†</sup>Typical values for all except supply voltage sensitivity are at V<sub>CC</sub> = 5 V, and all are at T<sub>A</sub> = 25 °C.

NOTES: 4. Refer to the operating sequence diagram.

5. For clock frequencies other than 640 kHz,  $t_{d(EOC)}$  maximum is 8 clock periods plus 2  $\mu$ s.

 Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and V<sub>ref +</sub> are varied together and the change in accuracy is measured with respect to full-scale.

Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
 Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

9. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.



#### PRINCIPLES OF OPERATION

The ADC0808 and ADC0809 each consists of an analog signal multiplexer, an 8-bit successiveapproximation converter, and related control and output circuitry.

#### multiplexer

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the Endof-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

#### converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch S<sub>C</sub> and all S<sub>T</sub> switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all ST and SC switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF – . If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the VCC voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF – . If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF + through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.





ADC0808M CMOS ANALOG-TO-DIGITAL CONVERTER WITH 8-CHANNEL MULTIPLEXER D2642, NOVEMBER 1986-REVISED MAY 1988

> . DUAL-IN-LINE PACKAGE

> > (TOP VIEW)

28 2 1

27

24 5

> 21 20 2 - 2

17

FK PACKAGE

(TOP VIEW) e 2

INPUT

28 27

26 0

ПΑ

ĪВ

19 2-3

18 2-4

16 REF -

0

INPUT

26

25

24 в 23 CC

 $21 \prod 2 - 1$ 

20 2 - 2

19 12 - 3

(MSB)

2-6 15

٦ cJ

3

Δ

INPUTS

5 [

6

7

EOC 7 22 ALE

2-5 18

OEN 19

CLK 110

Vcc []11

REF + 12

GND 13

2-7714

2

12 13 14 15 16 17 18

(LSB)

œ

 $\sim$ 

REF  $\sim$ 

3

GND ശ

Ë

യ ß 4

INPUT NPUT INPUT INPUT

INPUT 7 5

START 16

EOC 7 2-518

OE 1 9

CLK 1 10

vccDיי

START [ 6 23

3

4 25

- Total Unadjusted Error . . . ±0.75 LSB Max
- **Resolution of 8 Bits**
- 100 µs Conversion Time
- **Ratiometric Conversion**
- Monotonous Over the Entire A/D Conversion Range
- **No Missing Codes**
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-Volt Supply
- Low Power Consumption
- Designed to be Interchangeable with National Semiconductor ADC0808CJ

#### description

The ADC0808M is a monolithic CMOS device with an 8-channel multiplexer, an 8-bit analogto-digital (A/D) converter, and microprocessorcompatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight singleended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion technique featuring a high-impedance threshold detector, a switched capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The comparison and converting methods used eliminate the possibility of missing codes,

nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 5-volt supply and low power requirements make the ADC0808M especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The ADC0808M is characterized for operation over the full military temperature range of -55 °C to 125 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





#### functional block diagram (positive logic)



#### MULTIPLEXER FUNCTION TABLE

	I	SELECTED		
Α	DDRES	S	ADDRESS	ANALOG
С	В	Α	STROBE	CHANNEL
L	L	L	Ť	0
L	L	н	t	1
L	н	L	Ť	2
L	н	н	† t	3
н	L	L	Ť	4
н	L	н	Ť	5
н	н	L	† 1	6
н	н	н	↑ (	7

H = high level, L = low level

 $\uparrow$  = low-to-high transition







#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	6.5 V
Input voltage range: control inputs (	0.3 to 15 V
all other inputs	C + 0.3 V
Operating free-air temperature range 55 °C	C to 125°C
Storage temperature range	C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

NOTE 1: All voltage values are with respect to network ground terminal.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	6	V
Positive reference voltage, V <sub>ref +</sub> (see Note 2)		Vcc	V <sub>CC</sub> + 0.1	V
Negative reference voltage, V <sub>ref-</sub>		0	-0.1	V
Differential reference voltage, V <sub>ref +</sub> - V <sub>ref -</sub>		5		V
High-level input voltage, V <sub>IH</sub>	V <sub>CC</sub> - 1.5			V
Low-level input voltage, VIL			1.5	V
Start pulse duration, t <sub>w(S)</sub>	200			ns
Address load control pulse duration, tw(ALC)	200			ns
Address setup time, t <sub>su</sub>	50			ns
Address hold time, t <sub>h</sub>	50			ns
Clock frequency, f <sub>clock</sub>	10	640	1280	kHz
Operating free-air temperature, T <sub>A</sub>	- 55		125	°C

NOTE 2: Care must be taken that this rating is observed even during power-up.



2

## electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 4.5 V$ to 5.5 V (unless otherwise noted)

#### total device

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	МАХ	UNIT
VOH	High-level output voltage		$I_{O} = -360 \ \mu A$	V <sub>CC</sub> -0.4			V
Vei		Data outputs	$I_0 = 1.6 \text{ mA}$			0.45	V
VOL	Low-level output voltage	End of conversion	$I_0 = 1.2 \text{ mA}$			0.45	v
107	Off-state (high-impedance-s	tate)	$V_0 = V_{CC}$			3	
102	OZ output current		V <sub>0</sub> = 0			- 3	μΑ
Ц	Control input current at ma	ximum input voltage	V <sub>I</sub> = 15 V			1	μA
ΙL	Low-level control input curr	ent	V <sub>1</sub> = 0			- 1	μA
<sup>I</sup> CC	Supply current		f <sub>clock</sub> = 640 kHz		0.3	3	mA
Ci	Input capacitance, control i	nputs	$T_A = 25 °C$		10		pF
Co	Output capacitance, data o	utputs	$T_A = 25 ^{\circ}C$		10		pF
	Resistance from pin 12 to p	pin 16			1000		kΩ

#### analog multiplexer

	PARAMETER	TEST C	MIN	TYP <sup>†</sup>	МАХ	UNIT	
Ion	Channel on-state current (see Note 3)	$V_I = V_{CC}$ ,	$f_{clock} = 640 \text{ kHz}$			2	
		V <sub>I</sub> = 0,	$f_{clock} = 640 \text{ kHz}$			- 2	μΑ
loff		$V_{CC} = 5 V,$	$V_I = 5 V$		10	200	-
		$T_A = 25 °C$	V <sub>I</sub> = 0		- 10	- 200	IIA
	Channel on-state current		$V_1 = 5 V$			1	
			V <sub>1</sub> = 0			- 1	μΑ

 $^{\dagger}$  Typical values are at V\_CC  $\,$  = 5 V and T\_A  $\,$  = 25 °C.

NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

## timing characteristics, $V_{CC} = V_{ref+} = 5 V$ , $V_{ref-} = 0 V$ , $T_A = 25 °C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fclock	Clock frequency		10	640	1280	kHz
t <sub>conv</sub>	Conversion time	See Notes 4 and 5 and Figure 1	90	100	116	μs
t <sub>enH</sub>	Enable time, high	See Figure 1		150	360	ns
t <sub>enL</sub>	Enable time, low	See Figure 1		90	250	ns
t <sub>dis</sub>	Output disable time	See Figure 1		200	405	ns
t <sub>w(s)</sub>	Pulse duration, START		200			ns
tw(ALE)	Pulse duration, ALE		200			ns
t <sub>su</sub>	Setup time, ADDRESS		50			ns
t <sub>h</sub>	Hold time, ADDRESS		50			ns
td(EOC)	Delay time, EOC	See Notes 4 and 6 and Figure 1	0		14.5	μs

NOTES: 4. Refer to the operating sequence diagram.

5. For clock frequencies other than 640 kHz, t<sub>conv</sub> is 57 clock cycles minimum and 74 clock cycles maximum.

6. For clock frequencies other than 640 kHz,  $t_{d(EOC)}$  maximum is 8 clock cycles plus 2  $\mu$ s.



# operating characteristics, $T_A = 25 \,^{\circ}C$ , $V_{CC} = V_{ref+} = 5 \,V$ , $V_{ref-} = 0 \,V$ , $f_{clock} = 640 \,kHz$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT
ksvs	Supply voltage sensitivity	$V_{CC} = V_{ref+} = 4.5 V \text{ to } 5.5 V,$ $T_A = -55 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C},$ See Note 7	±0.05	%/V
	Linearity error (see Note 8)		±0.25	LSB
	Zero error (see Note 9)		±0.25	LSB
	Total unadiversed error (see Nets 10)	$T_A = 25 ^{\circ}C$	$\pm 0.25 \pm 0.5$	100
Total unadjusted error (see Note TO)		$T_{A} = -55 ^{\circ}C$ to $125 ^{\circ}C$	± 0.75	LOD

<sup>†</sup>Typical values for all except supply voltage sensitivity are at V<sub>CC</sub> = 5 V, and all are at T<sub>A</sub> = 25 °C.

NOTES: 7. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and V<sub>ref +</sub> are varied together and the change in accuracy is measured with respect to full-scale.

- varies. The supply and v<sub>Feff</sub> are varied together and the change in accuracy is measured with respect to harscene. 8. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
- Brearry end is the maximum deviation non-a straight line through the end points of the Alb transfer enabedenate.
  Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference
- between 11111111 and the converted output for full-scale input voltage.
- 10. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.

### PARAMETER MEASUREMENT INFORMATION



FIGURE 1. TEST CIRCUIT





### PRINCIPLES OF OPERATION

The ADC0808M consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

#### multiplexer

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the End-of-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

#### converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 2). In the first phase of the conversion process, the analog input is sampled by closing switch  $S_C$  and all  $S_T$  switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all ST and SC switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF – . If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the V<sub>CC</sub> voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF – . If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF + through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.



2 Data Sheets

D2795, AUGUST 1985-REVISED JUNE 1986

- 8-Bit Resolution
- Easy Microprocessor Interface or Stand-Alone Operation
- Operates Ratiometrically or with 5-V Reference
- Single Channel or Multiplexed Twin Channels with Single-Ended or Differential Input Options
- Input Range 0 to 5 V with Single 5-V Supply
- Inputs and Outputs are Compatible with TTL and MOS
- Conversion Time of 32 μs at CLK = 250 kHz
- Designed to be Interchangeable with National Semiconductor ADC0831 and ADC0832

DEVICE	TOTAL UNADJUSTED ERROR				
DEVICE	A-SUFFIX	B-SUFFIX			
ADC0831	±1 LSB	± ½ LSB			
ADC0832	±1 LSB	± ½ LSB			

#### description

These devices are 8-bit successive-approximation analog-to-digital converters. The ADC0831A and ADC0831B have single input channels; the ADC0832A and ADC0832B have multiplexed twin input channels. The serial output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The ADC0832 multiplexer is software configured for single-ended or differential inputs. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

The operation of the ADC0831 and ADC0832 devices is very similar to the more complex ADC0834 and ADC0838 devices. Ratiometric conversion can be attained by setting the REF input equal to the maximum analog input signal value, which gives the highest possible conversion resolution. Typically, REF is set equal to V<sub>CC</sub> (done internally on the ADC0832). For more detail on the operation of the ADC0831 and ADC0832 devices, refer to the ADC0834/ADC0838 data sheet.

The ADC0831AI, ADC0831BI, ADC0832AI, and ADC0832BI are characterized for operation from -40 °C to 85 °C. The ADC0831AC, ADC0831BC, ADC0832AC, and ADC0832BC are characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.







#### ADC0832 . . . P DUAL-IN-LINE PACKAGE (TOP VIEW)

cs 🗆	1	78	V <sub>CC</sub> /REF
сно 🗌	2	7	CLK
СН1 🗌	3	6	DO
GND [	4	5	DI

#### functional block diagram





**2** Data Sheets



ADC0832 MUX ADDRESS CONTROL LOGIC TABLE

MUX	ADDRESS	CHANNEL	NUMBER
SGL/DIF	ODD/EVEN	0	1
L	L	+	-
L	н	· _	+
н	L	+	
н	н		+

H = high level, L = low level, - or + = polarity of selected input pin



2

Data Sheets

absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage range: Logic	0.3 V to 15 V
Analog	V to $V_{CC} + 0.3 V$
Input current	$\ldots \ldots \pm 5 mA$
Total input current for package	±20 mA
Operating free-air temperature range: I-suffix	40°C to 85°C
C-suffix	0°C to 70°C
Storage temperature range	$-65^oC$ to $150^oC$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values, except differential voltages, are with respect to the network ground terminal.

### recommended operating conditions

			MI	NOM	MAX	UNIT
Vcc	Supply voltage	,	4.	5 5	6.3	V
VIH	High-level input voltage			2		V
VIL	Low-level input voltage				0.8	v
fclock	Clock frequency			)	400	kHz
	Clock duty cycle (see Note 2)		4	)	60	%
twH(CS)	Pulse duration, CS high			)		ns
t <sub>su</sub>	Setup time, CS low or ADC0832	data valid before clock↑	35	)		ns
th	Hold time, ADC0832 data valid after clock↑			)		ns
<b>.</b>	0	I-suffix	-4	)	85	
A	Operating free-air temperature	C-suffix		)	70	

NOTE 2: The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1 µs.

# electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = 5 V$ , $f_{Clock} = 250 \text{ kHz}$ (unless otherwise noted)

digital section

PARAMETER		TERT CONDITIONS <sup>†</sup>		I SUFFIX			C SUFFIX			LINUT
		IEST CON	DITIONS	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
Val	High-level output	$V_{CC} = 4.75 V,$	$I_{OH} = -360 \ \mu A$	2.4			2.8			V
⊻он	voltage	$V_{CC} = 4.75 V_{,}$	$I_{OH} = -10 \ \mu A$	4.5			4.6			v
VOL	Low-level output voltage	$V_{CC} = 4.75 V,$	I <sub>OL</sub> = 1.6 mA	0.4			0.34			v
Ίн	High-level input current	V <sub>IH</sub> = 5 V			0.005	1		0.005	1	μA
հլ	Low-level input current	V <sub>IL</sub> = 0			-0.005	- 1		-0.005	- 1	μA
юн	High-level output (source) current	$V_{OH} = V_{O},$	$T_A = 25 ^{\circ}C$	- 6.5	- 14		-6.5	- 14		mA
IOL	Low-level output (sink) current	$V_{OL} = V_{CC},$	$T_A = 25 ^{\circ}C$	8	16		8	16		mA
107	High-impedance- state output	V <sub>0</sub> = 5 V,	$T_A = 25 ^{\circ}C$		0.01	3		0.01	3	μA
10Z	current (DO)	V <sub>O</sub> = 0,	$T_A = 25 ^{\circ}C$		-0.01	- 3		-0.01	- 3	
Ci	Input capacitance				5			5		pF
Co	Output capacitance				5			5		pF

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



# electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = 5 V$ , $f_{clock} = 250 \text{ kHz}$ (unless otherwise noted)

#### analog and converter section

	PARAMETE	R	TEST CONDITIONS <sup>†</sup>	MIN	түр‡	MAX	UNIT
VICB	Common-mode i	nput voltage range	See Note 3	-0.05 to			v
				V <sub>CC</sub> +0.05			
	Standby input current	On-channel	$V_{l} = 5 V$ at on-channel,			1	
1		Off-channel	$V_{I} = 0$ at off-channel			- 1	
'l(stdby)		On-channel	V <sub>I</sub> = 0 at on-channel,			- 1	μΑ
	(see Note 4)	Off-channel	V <sub>I</sub> = 5 V at off-channel			1	
ri(REF)	Input resistance	to reference ladder		1.3	2.4	5.9	kΩ

#### total device

	PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
	Cupply surrout	ADC0831			1	2.5	
'CC	Supply current	ADC0832			3	5.2	ma

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

NOTES: 3. If channel IN – is more positive than channel IN +, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that will conduct forward current for analog input voltages one diode drop above V<sub>CC</sub>. Care must be taken during testing at low V<sub>CC</sub> levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog input stat are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum V<sub>CC</sub> of 4.95 V for all variations of temperature and load.

4. Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.

# operating characteristics V<sub>CC</sub> = REF = 5 V, $f_{clock}$ = 250 kHz, $t_r$ = $t_f$ = 20 ns, T<sub>A</sub> = 25 °C (unless otherwise noted)

DADAMETED		TEST CONDITIONS	BI, BC SUFFIX			AI, AC SUFFIX			LINIT	
PARAMETER			TEST CONDITIONS <sup>3</sup>	MIN	TYP	MAX	MIN	ТҮР	MAX	
Supply-voltage variation error		$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$	1	± 1/16	± 1/4		±1/16	± 1/4	LSB	
	Total unadjusted error		$V_{ref} = 5 V,$			1/2			. 1	LCD
(see Note 5)		T <sub>A</sub> - MIN to MAX			± 1/2			±Ι	Lab	
	Common-mode error		Differential mode	÷	± 1/16	± 1/4		± 1/16	± 1/4	LSB
t <sub>pd</sub>	Propagation delay time, output data after CLK↓ (see Note 6)	MSB-first data	- C <sub>L</sub> = 100 pF		650	1500		650	1500	ne
		LSB-first data			250	600		250	600	115
	Output disable time, <sup>t</sup> dis DO after CS†		$C_L = 10 \text{ pF},$ $R_L = 10 \text{ k}\Omega$		125	250		125	250	
<sup>1</sup> dis			$C_{L} = 100 \text{ pF},$ $R_{L} = 2 \text{ k}\Omega$			500			500	115
Conversion time (multiplexer <sup>t</sup> conv addressing time not included)					8			8	clock periods	

§ All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 5. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

 The most significant-bit-first data is output directly from the comparator and therefore requires additional delay to allow for comparator response time. Least-significant-bit-first data applies only to ADC0832.





NOTE A: CL includes probe and jig capacitance.

#### FIGURE 3. OUTPUT DISABLE TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



2-54









D2795, AUGUST 1985-REVISED OCTOBER 1986

- **8-Bit Resolution**
- Easy Microprocessor Interface or Stand-Alone Operation
- Operates Ratiometrically or with 5-V Reference
- 4- or 8-Channel Multiplexer Options with Address Logic
- Shunt Regulator Allows Operation with **High-Voltage Supplies**
- Input Range 0 to 5 V with Single 5-V Supply
- Remote Operation with Serial Data Link
- Inputs and Outputs are Compatible with TTL and MOS
- Conversion Time of 32 μs at f<sub>clock</sub> = 250 kHz
- Designed to be Interchangeable with National Semiconductor ADC0834 and ADC0838

	TOTAL UNADJUSTED ERROR							
DEVICE	A SUFFIX	B SUFFIX						
ADC0834	±1 LSB	± 1/2 LSB						
ADC0838	±1 LSB	± 1/2 LSB						

#### description

These devices are 8-bit successiveapproximation analog-to-digital converters, each with an input-configurable multichannel multiplexer and serial input/output. The serial input/output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing with most popular microprocessors is readily available from the factory.

The ADC0834 (4-channel) and ADC0838 (8-channel) multiplexer is software configured for single-ended or differential inputs as well as pseudo-differential input assignments. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

The ADC0834AI, ADC0834BI, ADC0838AI, and ADC0838BI are characterized for operation from - 40 °C to 85 °C. The ADC0834AC, ADC0834BC, ADC0838AC, and ADC0838BC are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



DGTL

Copyright © 1985, Texas Instruments Incorporated

**IEXAS** INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

2-57



NOTE A: For the ADC0834, DI is input directly to the D input of SELECT 1; SELECT 0 is forced to a high.

TEXAS TO INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

#### functional description

The ADC0834 and ADC0838 use a sample data comparator structure that converts differential analog inputs by a successive-approximation routine. Operation of both devices is similar with the exception of a select enable ( $\overline{SE}$ ) input, an analog common input, and multiplexer addressing. The input voltage to be converted is applied to a channel terminal and is compared to ground (single-ended), to an adjacent input (differential), or to a common terminal (pseudo-differential) that can be an arbitrary voltage. The input terminals are assigned a positive (+) or negative (-) polarity. If the signal input applied to the assigned positive terminal, the converter output is all zeros.

Channel selection and input configuration are under software control using a serial data link from the controlling processor. A serial communication format allows more functions to be included in a converter package with no increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter at the analog sensor and communicating serially with the controlling processor. This process returns noise-free digital data to the processor.

A particular input configuration is assigned during the multiplexer addressing sequence. The multiplexer address is shifted into the converter through the data input (DI) line. The multiplexer address selects the analog inputs to be enabled and determines whether the input is single-ended or differential. When the input is differential, the polarity of the channel input is assigned. Differential inputs are assigned to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differential pair. These channels cannot act differentially with any other channel. In addition to selecting the differential mode, the polarity may also be selected. Either channel of the channel pair may be designated as the negative or positive input.

The common input on the ADC0838 can be used for a pseudo-differential input. In this mode, the voltage on the common input is considered to be the negative differential input for all channel inputs. This voltage can be any reference potential common to all channel inputs. Each channel input can then be selected as the positive differential input. This feature is useful when all analog circuits are biased to a potential other than ground.

A conversion is initiated by setting the chip select  $(\overline{CS})$  input low, which enables all logic circuits. The  $\overline{CS}$  input must be held low for the complete conversion process. A clock input is then received from the processor. On each low-to-high transition of the clock input, the data on the DI input is clocked into the multiplexer address shift register. The first logic high on the input is the start bit. A 3- to 4-bit assignment word follows the start bit. On each successive low-to-high transition of the clock input, the start bit is shifted into the start bit and assignment word are shifted through the shift register. When the start bit is shifted into the start location of the multiplexer register, the input channel is selected and conversion starts. The SAR Status output (SARS) goes high to indicate that a conversion is in progress, and the DI input to the multiplexer shift register is disabled the duration of the conversion.

An interval of one clock period is automatically inserted to allow the selected multiplexed channel to settle. The data output DO comes out of the high-impedance state and provides a leading low for this one clock period of multiplexer settling time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog signal. The comparator output indicates whether the analog input is greater than or less than the resistive ladder output. As the conversion proceeds, conversion data is simultaneously output from the DO output pin, with the most significant bit (MSB) first.

After eight clock periods the conversion is complete and the SAR Status (SARS) output goes low.

The ADC0834 outputs the least-significant-bit-first data after the MSB-first data stream. If the shift enable  $(\overline{SE})$  line is held high on the ADC0838, the value of the least significant bit (LSB) will remain on the data line. When  $\overline{SE}$  is forced low, the data is then clocked out as LSB-first data. (To output LSB first, the  $\overline{SE}$  control input must first go low, then the data stored in the 9-bit shift register outputs LSB first.) When  $\overline{CS}$  goes high, all internal registers are cleared. At this time the output circuits go to the high-impedance state. If another conversion is desired, the  $\overline{CS}$  line must make a high-to-low transition followed by address information.



#### functional description (continued)

The DI and DO pins can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This is possible because the DI input is only examined during the multiplexer addressing interval and the DO output is still in a high-impedance state.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

#### sequence of operation



ADC0834 MUX ADDRESS CONTROL LOGIC TABLE

	MUX ADDRESS	CHA	NNEL	. NUI	MBER	
SGL/DIF	ODD/EVEN	SELECT BIT 1	0	1	2	3
L	L	L	+	-		
L	L	н			+	-
L	н	L	-	+		
L	н	н			-	+
н	L	L	+			
н	L	н			+	
н	н	L		+		
н	н	Н				+

H = high level, L = low level, - or + = polarity of selected input pin







	MUX ADDRESS				SEL	ECTED	CHAN	INEL N	UMBE	R			
		SELECT		C		1		2		3		сом	
SGL/DIF	ODD/EVEN	1	0	0	1	2	3	4	5	6	7		
L	L	L	L	+	-								
L	L	L	н			+	-						
L	L	н	L					+	-				
L	L	н	н							+			
L	н	L	L	-	+								
L	н	L	н			-	+					1	
L	н	н	L					+					
L	н	н	н							-	+		
н	L	L	L	+								-	
н	L	L	н			+						-	
н	L	н	L					+				-	
н	L	н	н							+		-	
н	н	L	L		+							-	
н	н	L	н				+					-	
н	н	н	L						+			-	
н	н	н	н								+	-	

ADC0838 MUX ADDRESS CONTROL LOGIC TABLE

H = high level, L = low level, - or + = polarity of selected input

## absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Notes 1 and 2) 6.5 V
Input voltage range: Logic
Analog
Input current: V + input 15 mA
Any other input
Total input current for package ±20 mA
Operating free-air temperature range: AI and BI suffixes
AC and BC suffixes
Storage temperature range
Case temperature for 10 seconds: FN package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V + input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V + input.


#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	6.3	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
fclock	Clock frequency				400	kHz
	Clock duty cycle (see Note 3)	40		60	%	
twH(CS)	Pulse duration, CS high		220			ns
t <sub>su</sub>	Setup time, CS low, SE low, or	data valid before clock↑	350			ns
th	Hold time, data valid after clock		90			ns
ТА		AI and BI suffixes	- 40		85	00
	Operating free-air temperature		0		70	°C

NOTE 3: The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1 μs.

# electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = V + = 5 V$ , $f_{clock} = 250 kHz$ (unless otherwise noted)

digital section

	DADAMETED	TEAT OOL	TEST CONDITIONS <sup>†</sup>		, BI SU	FFIX	AC, BC SUFFIX			UNIT
	PARAMETER	TEST CONDITIONS'		MIN	түр‡	MAX	MIN	TYP <sup>‡</sup>	MAX	
N.	Lich level euteut veltege	$V_{CC} = 4.75 V,$	$I_{OH} = -360 \ \mu A$	2.4			2.8			V
⊻он	High-level output voltage	$V_{CC} = 4.75 V,$	$I_{OH} = -10 \ \mu A$	4.5			4.6			
VOL	Low-level output voltage	$V_{CC} = 5.25 V,$	$I_{OL} = 1.6 \text{ mA}$			0.4			0.34	V
Чн	High-level input current	VIH = 5 V			0.005	1		0.005	1	μA
ΊL	Low-level input current	V <sub>IL</sub> = 0			-0.005	- 1		-0.005	- 1	μΑ
ЮН	High-level output (source) current	$V_{OH} = 0,$	$T_A = 25 \circ C$	- 6.5	- 14		-6.5	- 14		mA
IOL	Low-level output (sink) current	$V_{OL} = V_{CC}$	$T_A = 25 ^{\circ}C$	8	16		8	16		mA
1	High-impedance-state output	$V_{O} = 5 V,$	$T_A = 25 ^{\circ}C$		0.01	3		0.01	3	
oz	current (DO or SARS)	$V_0 = 0,$	$T_A = 25 ^{\circ}C$		- 0.01	- 3		-0.01	- 3	μΑ
Ci	Input capacitance				5			5		pF
Co	Output capacitance				5			5		pF

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage (unless otherwise specified). <sup>‡</sup>All typical values are at  $V_{CC} = V_{+} = 5 V$ ,  $T_{A} = 25 \,^{\circ}C$ .



2-63

# electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = V + = 5 V$ , $f_{clock} = 250 \text{ kHz}$ (unless otherwise noted)

#### analog and converter section

	PARAMETER		TEST CONDITIONS <sup>†</sup>	MIN	түр‡	MAX	UNIT
	Common-mode input voltage range			-0.05			
VICR			See Note 4	to			V
				V <sub>CC</sub> +0.05			
		On-channel	V <sub>I</sub> = 5 V at on-channel,			1	
	Standby input current	Off-channel	V <sub>I</sub> = 0 at off-channel	-		- 1	
l 'l(stdby)	(see Note 5)	On-channel	V <sub>I</sub> = 0 at on-channel,			- 1	
		Off-channel	$V_{I} = 5 V$ at off-channel			1	1
<sup>r</sup> i(ref)	Input resistance to refe	rence ladder		1.3	2.4	5.9	kΩ

#### total device

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	түр‡	MAX	UNIT
νz	Internal zener diode breakdown voltage	I∣ = 15 mA at V+ pin, See Note 2	6.3	7	8.5	v
lcc	Supply current			1	2.5	mA

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ , V + = 5 V,  $T_A = 25 °C$ .

NOTES: 2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V + input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V + input.

4. If channel IN – is more positive than channel IN +, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that conduct forward current for analog input voltages one diode drop above V<sub>CC</sub>. Care must be taken during testing at low V<sub>CC</sub> levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog inputs that are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum V<sub>CC</sub> of 4.950 V for all variations of temperature and load.

 Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.



# operating characteristics V + = V<sub>CC</sub> = 5 V, $f_{clock}$ = 250 kHz, $t_r$ = $t_f$ = 20 ns, $T_A$ = 25 °C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	BI,	BC SUP	FIX	AI, AC SUFFIX			
	FARAMETER		TEST CONDITIONS		ТҮР	MAX	MIN	TYP	MAX	UNIT
	Supply-voltage variation	error	$V_{CC} = 4.75 V \text{ to } 5.25 V$		± 1/16	± 1/4		± 1/16	± 1/4	LSB
	Total unadjusted error (	see Note 6)	$V_{ref} = 5 V,$ $T_A = MIN \text{ to MAX}$			± 1/2			± 1	LSB
	Common-mode error		Differential mode		± 1/16	± 1/4		± 1/16	± 1/4	LSB
	Change in zero-error from $V_{CC} = 5 V$ to internal zener diode operation (see Note 2)		$I_I = 15 \text{ mA at V} + \text{ pin},$ $V_{ref} = 5 \text{ V}, \text{ V}_{CC} \text{ open}$			1			1	LSB
÷ ,	Propagation delay time,	MSB-first data	$C_{\rm L} = 100  {\rm pF}$		650	1500		650	1500	26
чра	(see Note 7)	LSB-first data			250	600		250	600	115
+	Output disable time, dis DO or SARS after CS↑		$C_L$ = 10 pF, $R_L$ = 10 k $\Omega$		125	250		125	250	
<sup>L</sup> dis			$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$			500			500	115
tconv	Conversion time (multip addressing time not incl	lexer uded)				8			8	clock periods

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V + input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V + input.
  - 6. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.
  - 7. The most significant bit (MSB) data is output directly from the comparator and therefore requires additional delay to allow for comparator response time.



PARAMETER MEASUREMENT INFORMATION

FIGURE 1. DATA INPUT TIMING





NOTE A: CL includes probe and jig capacitance.





Data Sheets



TYPICAL CHARACTERISTICS



Data Sheets





D2851, DECEMBER 1986-REVISED MARCH 1988

- Advanced LinCMOS<sup>™</sup> Technology
- Zero Reading for 0-V Input
- Precision Null Detection with True Polarity at Zero
- 1-pA Typical Input Current
- **True Differential Input**
- Multiplexed Binary-Coded-Decimal Output
- Low Rollover Error: ±1 Count Maximum
- **Control Signals Allow Interfacing with UARTs or Microprocessors**
- Autoranging Capability with Over- and **Under-Range Signals**
- TTL-Compatible Outputs
- Direct Replacement for Teledyne TSC7135, Intersil ICL7135, Maxim ICL7135, and Siliconix Si7135

#### description

The ICL7135C and TLC7135C converters are manufactured with Texas Instruments highly efficient Advanced LinCMOS™ technology. This 4 1/2-digit dual-slope-integrating analog-todigital converter is designed to provide interfaces to both a microprocessor and a visual display. The digit-drive outputs D1 through D4 and multiplexed binary-coded-decimal outputs, B1 through B4, provide an interface for LED or LCD decoder/drivers as well as microprocessors.

The ICL7135C and TLC7135C offer 50-ppm (one part in 20,000) resolution with a maximum linearity error of one count. The zero error is less than 10  $\mu$ V and zero drift is less than 0.5  $\mu$ V/°C. Source-impedance errors are minimized by low input current (less than 10 pA). Rollover error is limited to  $\pm 1$  count.

The BUSY, STROBE, RUN/HOLD, OVER-RANGE, and UNDER-RANGE control signals support microprocessor-based measurement systems.



#### AVAILABLE OPTIONS<sup>†</sup>

SYMBO	LIZATION	OPERATING
DEVICE	PACKAGE SUFFIX	TEMPERATURE RANGE
ICL7135C	FN, N	0°C to 70°C
TLC7135C	FN, N	0°C to 70°C

<sup>†</sup>In many instances, these ICs may have ICL7135C and TLC7135C symbolization on the package.

The control signals also can support remote data acquisition systems with data transfer via universal asynchronous receiver transmitters (UARTs).

The ICL7135C and TLC7135C are characterized for operation from 0°C to 70°C.



Caution. This device has limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage.

Advanced LinCMOS<sup>™</sup> is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA documents contain information** current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### functional block diagram



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (V <sub>CC+</sub> with respect to V <sub>CC-</sub> )	15 V
Analog input voltage (pin 9 or pin 10) VC	C - to VCC +
Reference voltage range VC	C - to VCC +
Clock input voltage range	0 V to VCC +
Operating free-air temperature range	0°C to 70°C
Storage temperature range	°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C
Case temperature for 10 seconds: FN package	260°C

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC +</sub>	4	5	6	V
Supply voltage, V <sub>CC</sub> -	- 3	- 5	- 8	V
Reference voltage, V <sub>ref</sub>		1		V
High-level input voltage, CLK, RUN/HOLD, VIH	2.8			V
Low-level input voltage, CLK, RUN/HOLD, VIL			0.8	V
Differential input voltage, V <sub>ID</sub>	V <sub>CC</sub> - +1		V <sub>CC+</sub> -0.5	V
Maximum operating frequency, fclock (see Note 1)	1.2	2		MHz
Operating free-air temperature range, TA	0		70	°C

NOTE 1: Clock frequency range extends down to 0 Hz.

# electrical characteristics, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{ref} = 1 V$ , $f_{clock} = 120 \text{ kHz}$ , $T_A = 25 \degree C$ (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V	High-level	D1-D5,B1,B2,B4,B8	$l_0 = -1  mA$		2.4		5	. v
⊻он	output voltage	Other outputs	$I_{O} = -10 \ \mu A$		4.9		5	ľ
VOL	Low-level output	voltage	$I_0 = 1.6 \text{ mA}$				0.4	V
	Peak-to-peak out	put noise voltage	X 0			15		
	(see Note 2)		$\mathbf{v} \mathbf{D} =0,$	Full Scale = 2 V		15		μv
	Zero-reading terr	perature coefficient	V0	0.90 - 1 30.90		0.5		
	of output voltage	9	$v_{ID} = 0,$	U C S TA S 70°C		0.5	2	μν/ - C
Чн	High-level input	current	$V_{I} = 5 V,$	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$		0.1	10	μA
կլ	Low-level input of	current	$V_{I} = 0 V,$	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$		-0.02	-0.1	mA
	Innut Inclusion ou		N 0	$T_A = 25 ^{\circ}C$		1	10	- 4
11	input leakage cu	frent, pins 9 and 10	VID = 0	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$			250	рА
100	Positivo supply s	wront	f 0	$T_A = 25 ^{\circ}C$		1	2	-
ICC +	Fositive supply t	urrent	clock = 0	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$			3	ma
1	Negative events		4	$T_A = 25 ^{\circ}C$		-0.8	- 2	
- 20'	Negative supply	current	<sup>†</sup> clock = 0	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$			- 3	mA
Cpd	Power dissipation	n capacitance	See Note 3			40		pF

NOTES: 2. This is the peak-to-peak value that is not exceeded 95% of the time.

3. Factor relating clock-frequency to increase in supply current. At V<sub>CC+</sub> = 5 V

 $I_{CC+} = I_{CC+}(f_{clock} = 0) + C_{pd} \times 5 \vee f_{clock}$ 



# operating characteristics, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{ref} = 1 V$ , $f_{clock} = 120 kHz$ , $T_A = 25 °C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
~ 50	Full-scale temperature coefficient	$V_{\rm C} = 2 V_{\rm C} 0^{\circ} C \leq T_{\rm C} \leq 70^{\circ} C$			5	nnm/°C
<sup>4</sup> FS	(see Note 4)				5	ppm, C
	Linearity error	$-2 V \leq V_{ID} \leq 2 V$		0.5	1	count
	Differential linearity error (see Note 5)	$-2 V \leq V_{ID} \leq 2 V$		0.01		LSB
	± Full-scale symmetry error (see Note 6)	$V_{12} = \pm 2 M$		0.5	1	agunt
	(rollover error)	$AD = \pm 2$ A		0.5	1	count
	Display reading with 0 V input	$V_{12} = 0$ $0^{8}C = 1 = 70^{8}C$	0.0000	+0.0000	0.0000	Digital
_	Display reading with 0-V input	V[D = 0; 0 C ≤ 1A ≤ 70 C	-0.0000	±0.0000	+0.0000	Reading
	Display reading in ratiomatric encodies	$V_{ID} = V_{ref}, T_A = 25 ^{\circ}C$	+0.9998	+0.9999	+ 1.0000	Digital
	Display reading in ratiometric operation	$0 \circ C \leq T_A \leq 70 \circ C$	+0.9995	+0.9999	+ 1.0005	Reading

NOTES: 4. This parameter is measured with an external reference having a temperature coefficient of less than 0.01 ppm/°C.

5. The magnitude of the difference between the worst case step of adjacent counts and the ideal step.

6. Rollover error is the difference between the absolute values of the conversion for 2 V and -2 V.



<sup>†</sup> Delay between BUSY going low and the first STROBE pulse is dependent upon the analog input.

FIGURE 1





#### timing diagrams (continued)



 $^{\dagger}\mbox{First}$  D5 of AUTO ZERO and DE-INTEGRATE is one count longer.

FIGURE 4



#### PRINCIPLES OF OPERATION

A measurement cycle for the ICL7135C and TLC7135C consists of the following four phases.

- Auto-Zero Phase. The internal IN + and IN inputs are disconnected from the pins and internally connected to ANLG COMMON. The reference capacitor is charged to the reference voltage. The system is configured in a closed loop and the auto-zero capacitor is charged to compensate for offset voltages in the buffer amplifier, integrator, and comparator. The auto-zero accuracy is limited only by the system noise, and the overall offset, as referred to the input, is less than 10 μV.
- 2. Signal Integrate Phase. The auto-zero loop is opened and the internal IN + and IN inputs are connected to the external pins. The differential voltage between these inputs is integrated for a fixed period of time. If the input signal has no return with respect to the converter power supply, IN can be tied to ANLG COMMON to establish the correct common-mode voltage. Upon completion of this phase, the polarity of the input signal is recorded.
- 3. De-integrate Phase. The reference is used to perform the de-integrate task. The internal IN is internally connected to ANLG COMMON and IN + is connected across the previously charged reference capacitor. The recorded polarity of the input signal is used to ensure that the capacitor will be connected with the correct polarity so that the integrator output polarity will return to zero. The time, which is required for the output to return to zero, is proportional to the amplitude of the input signal. The return time is displayed as a digital reading and is determined by the equation 10,000 x (VID/Vref). The maximum or full-scale conversion occurs when VID is two times Vref.
- 4. Zero Integrator Phase. The internal IN is connected to ANLG COMMON. The system is configured in a closed loop to cause the integrator output to return to zero. Typically this phase requires 100 to 200 clock pulses. However, after an over-range conversion, 6200 pulses are required.

#### description of analog circuits

#### input signal range

The common mode range of the input amplifier extends from 1 V above the negative supply to 1 V below the positive supply. Within this range, the common mode rejection ratio (CMRR) is typically 86 dB. Both differential and common mode voltages cause the integrator output to swing. Therefore, care must be exercised to assure the integrator output does not saturate.

#### analog common

Analog common (ANLG COMMON) is connected to the internal IN – during the auto-zero, de-integrate, and zero integrator phases. If IN – is connected to a voltage which is different than analog common during the signal integrate phase, the resulting common mode voltage will be rejected by the amplifier. However, in most applications, IN LO will be set at a known fixed voltage (power supply common for instance). In this application, analog common should be tied to the same point, thus removing the common mode voltage from the converter. Removing the common mode voltage in this manner will slightly increase conversion accuracy.

#### reference

The reference voltage is positive with respect to analog common. The accuracy of the conversion result is dependent upon the quality of the reference. Therefore, to obtain a high accuracy conversion, a high quality reference should be used.



#### description of digital circuits

#### RUN/HOLD input

When the RUN/ $\overline{HOLD}$  input is high or open, the device will continuously perform measurement cycles every 40,002 clock pulses. If this input is taken low, the IC will continue to perform the ongoing measurement cycle and then hold the conversion reading for as long as the pin is held low. If the pin is held low after completion of a measurement cycle, a short positive pulse (greater than 300 ns) will initiate a new measurement cycle. If this positive pulse occurs before the completion of a measurement cycle, it will not be recognized. The first STROBE pulse, which occurs 101 counts after the end of a measurement cycle, is an indication of the completion of a measurement cycle. Thus, the positive pulse could be used to trigger the start of a new measurement after the first STROBE pulse.

#### STROBE input

Negative going pulses from this input are used to transfer the BCD conversion data to external latches, UARTS, or microprocesors. At the end of the measurement cycle, the digit-drive (D5) input goes high and remains high for 201 counts. The most significant digit (MSD) BCD bits are placed on the BCD pins. After the first 101 counts, halfway through the duration of output D1-D5 going high, the STROBE pin goes low for 1/2 clock pulse width. The placement of the STROBE pulse at the midpoint of the D5 high pulse allows the information to be latched into an external device on either a low-level or an edge. Such placement of the STROBE pulse also ensures that the BCD bits for the second MSD will not yet be competing for the BCD lines and latching of the correct bits is assured. The above process is repeated for the second MSD and the D4 output. Similarly, the process is repeated through the least significant digit (LSD). Subsequently, inputs D5 through D1 and the BCD lines will continue scanning without the inclusion of STROBE pulses. This subsequent continuous scanning causes the conversion results to be continuously displayed. Such subsequent scanning does not occur when an over-range condition occurs.

#### **BUSY** output

The BUSY output goes high at the beginning of the signal integrate phase and remains high until the first clock pulse after zero-crossing or at the end of the measurement cycle if an over-range condition occurs. It is possible to use the BUSY pin to serially transmit the conversion result. Serial transmission can be accomplished by ANDing the BUSY and CLOCK signals and transmitting the ANDed output. The transmitted output consists of 10,001 clock pulses, which occur during the signal integrate phase, and the number of clock pulses, which occur during the de-integrate phase. The conversion result can be obtained by subtracting 10,001 from the total number of clock pulses.

#### **OVER-RANGE** output

When an over-range condition occurs, this pin goes high after the BUSY signal goes low at the end of the measurement cycle. As previously noted, the BUSY signal remains high until the end of the measurement cycle when an over-range condition occurs. The OVER-RANGE output goes high at end of BUSY and goes low at the beginning of the de-integrate phase in the next measurement cycle.

#### **UNDER-RANGE** output

At the end of the BUSY signal, this pin goes high if the conversion result is less than or equal to 9% (count of 1800) of the full-scale range. The UNDER-RANGE output is brought low at the beginning of the signal integrate phase of the next measurement cycle.



## PRINCIPLES OF OPERATION

#### **POLARITY** output

The POLARITY output is high for a positive input signal and is updated at the beginning of each de-integrate phase. The polarity output is valid for all inputs including  $\pm 0$  and over-range signals.

#### digit-drive (D5, D4, D2 and D1) outputs

Each digit-drive output (D1 through D5) sequentially goes high for 200 clock pulses. This sequential process is continuous unless an over-range occurs. When an over-range occurs, all of the digit drive outputs are blanked from the end of the strobe sequence until the beginning of the de-integrate phase (when the sequential digit drive activation begins again). The blanking activity, during an over-range condition, may be used to cause the display to flash and indicate the over-range condition.

#### **BCD** outputs

The BCD bits (B8, B4, B2 and B1) for a given digit are sequentially activated on these outputs. Simultaneously, the appropriate Digit-drive line for the given digit is activated.

#### system aspects

#### integrating resistor

The value of the integrating resistor (R<sub>INT</sub>) is determined by the full scale input voltage and the output current of the integrating amplifier. The integrating amplifier can supply 20  $\mu$ A of current with negligible non-linearity. The equation for determining the value of this resistor is as follows:

$$R_{INT} = \frac{FULL-SCALE VOLTAGE}{I_{INT}}$$

Integrating amplifier current, I<sub>INT</sub>, from 5 to 40  $\mu$ A will yield good results. However, the nominal and recommended current is 20  $\mu$ A.

#### integrating capacitor

The product of the integrating resistor and capacitor should be selected to give the maximum voltage swing without causing the integrating amplifier output to saturate and get too close to the power supply voltages. If the amplifier output is within 0.3 V of either supply, saturation will occur. With  $\pm$  5-V supplies and ANLG COMMON connected to ground, the designer should design for a  $\pm$  3.5-V to  $\pm$  4-V integrating amplifier swing. A nominal capacitor value is 0.47  $\mu$ F. The equation for determining the value of the integrating capacitor (C<sub>INT</sub>) is as follows:

 $C_{INT} = \frac{10,000 \times CLOCK \text{ PERIOD } \times I_{INT}}{\text{INTEGRATOR OUTPUT VOLTAGE SWING}}$ 

where: IINT is nominally 20  $\mu$ A.

Capacitors with large tolerances and high dielectric absorption can induce conversion inaccuracies. A capacitor, which is too small could cause the integrating amplifier to saturate. High dielectric absorption causes the effective capacitor value to be different during the signal integrate and de-integrate phases. Polypropylene capacitors have very low dielectric absorption. Polystyrene and Polycarbonate capacitors have higher dielectric absorption, but also work well.



#### PRINCIPLES OF OPERATION

#### auto-zero and reference capacitor

Large capacitors will tend to reduce noise in the system. Dielectric absorption is unimportant except during power-up or overload recovery. Typical values are 1  $\mu$ F.

#### reference voltage

For high-accuracy absolute measurements, a high quality reference should be used.

#### rollover resistor and diode

The ICL7135C and TLC7135C have a small rollover error, however it can be corrected. The correction is to connect the cathode of any silicon diode to the INT OUT pin and the anode to a resistor. The other end of the resistor is connected to ANLG COMMON or ground. For the recommended operating conditions the resistor value is 100 k $\Omega$ . This value may be changed to correct any rollover error which has not been corrected. In many non-critical applications, the resistor and diode are not needed.

#### maximum clock frequency

For most dual-slope A/D converters, the maximum conversion rate is limited by the frequency response of the comparator. In this circuit, the comparator follows the integrator ramp with a 3  $\mu$ s delay. Therefore, with a 160-kHz clock frequency (6  $\mu$ s period), half of the first reference integrate clock period is lost in delay. Hence, the meter reading will change from 0 to 1 with a 50- $\mu$ V input, 1 to 2 with a 150- $\mu$ V input, 2 to 3 with a 250- $\mu$ V input, etc. This transition at midpoint is desirable; however, if the clock frequency is increased appreciably above 160 kHz, the instrument will flash '1'' on noise peaks even when the input is shorted. The above transition points assume a 2-V input range is equivalent to 20,000 clock cycles.

If the input signal is always of one polarity, comparator delay need not be a limitation. Clock rates of 1 MHz are possible since non-linearity and noise do not increase substantially with frequency. For a fixed clock frequency, the extra count or counts caused by comparator delay will be a constant and can be subtracted out digitally.

For signals with both polarities, the clock frequency can be extended above 160 kHz without error by using a low value resistor in series with the integrating capacitor. This resistor causes the integrator to jump slightly towards the zero-crossing level at the beginning of the de-integrate phase and thus, compensates for the comparator delay. This series resistor should be 10  $\Omega$  to 50  $\Omega$ . This approach allows clock frequencies up to 480 kHz.

#### minimum clock frequency

The minimum clock frequency limitations result from capacitor leakage from the auto-zero and reference capacitors. Measurement cycles as high as 10 s are not influenced by leakage error.

#### rejection of 50 Hz or 60 Hz pickup

To maximize the rejection of 50 Hz or 60 Hz pickup, the clock frequency should be chosen so that an integral multiple of 50 Hz or 60 Hz periods occur during the signal integrate phase. To achieve rejection of these signals, some clock frequencies which could be used are as follows:

50 Hz: 250, 166.66, 125, 100 kHz, etc. 60 Hz: 300, 200, 150, 120, 100, 40, 33.33 kHz, etc.



## PRINCIPLES OF OPERATION

#### zero-crossing flip-flop

This flip-flop interrogates the comparator's zero-crossing status. The interrogation is performed after the previous clock cycle and the positive half of the ongoing clock cycle have occurred so that any comparator transients which result from the clock pulses do not affect the detection of a zero-crossing. This procedure delays the zero-crossing detection by one clock cycle. To eliminate the inaccuracy, which is caused by this delay, the counter is disabled for one clock cycle at the beginning of the de-integrate phase. Therefore, when the zero-crossing is detected one clock cycle later than the zero-crossing actually occurs, the correct number of counts is displayed.

#### noise

The peak-to-peak noise around zero is approximately 15  $\mu$ V (peak-to-peak value not exceeded 95% of the time). Near full scale, this value increases to approximately 30  $\mu$ V. Much of the noise originates in the auto-zero loop, and is proportional to the ratio of the input signal to the reference.

#### analog and digital grounds

For high-accuracy applications, ground loops must be avoided. Return currents from digital circuits must not be sent to the analog ground line.

#### power supplies

The ICL7135C and TLC7135C are designed to work with  $\pm$ 5-V power supplies. However, 5-V operation is possible if the input signal does not vary more than  $\pm$ 1.5 V from mid-supply.



**2** Data Sheets 2-80

#### TLO808, TLO809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

D2642, FEBRUARY 1986-REVISED MAY 1988

- Total Unadjusted Error . . . ±0.75 LSB Max for TL0808 and ±1.25 LSB Max for TL0809 Over Temperature Range
- Ideal for Battery Operated, Portable Instrumentation Applications
- Resolution of 8 Bits
- 100 μs Conversion Time
- Ratiometric Conversion
- Monotonic Over the Entire A/D Conversion Range
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 2.75-V to 5.5-V Supply
- Extremely Low Power Consumption . . . 0.3 mW Typ
- Improved Direct Replacements for ADC0808, ADC0809

#### description

The TL0808 and TL0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion



technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory. These devices are designed to operate from common microprocessor control buses, with three-state output latches driving the data bus. The devices can be made to appear to the microprocessor as a memory location or an I/O port.

The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 2.75-V to 5.5-V supply and extremely low power requirements make the TL0808 and TL0809 especially useful for a wide variety of applications including portable battery and LCD applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The TL0808 and TL0809 are characterized for operation from -40 °C to 85 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TL0808, TL0809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

#### functional block diagram (positive logic)



		UTC	SELECTED	
		SELECTED		
A	DDRES	s	ADDRESS	ANALOG
С	В	Α	STROBE	CHANNEL
L	L	L	†	0
L	L	н	Ť	1
L	н	L	t t	2
L	н	н	t ,	3.
н	L	L	t t	4
н	L	н	t	5
н	н	L	t	6
н	н	н	t	7

H = high level, L = low level

1 = low-to-high transition



# TLO808, TLO809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS





# TL0808, TL0809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	. 6.5 V
Input voltage range: control inputs $-0.3$	to 15 V
all other inputs $\dots \dots \dots$	+ 0.3 V
Operating free-air temperature range	to 85°C
Storage temperature range	o 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: All voltage values are with respect to network ground terminal.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	2.75		5.5	V
Positive reference voltage, $V_{ref +}$ (see Notes 2, 3, and 4)	2.75	Vcc	V <sub>CC</sub> +0.1	V
Negative reference voltage, $V_{ref-}$ (see Notes 2, 3, and 4)	-0.1	0		V
Differential reference voltage, $V_{ref+} - V_{ref-}$ (see Note 4)		3		V
High-level input voltage, control inputs, VIH	0.7 V <sub>CC</sub>			V
Low-level input voltage, control inputs, VIL			0.3 V <sub>CC</sub>	V
Operating free-air temperature, T <sub>A</sub> (see Note 4)	- 40		85	°C

NOTES: 2. The accuracy of the conversion will depend on the stability of the reference voltages applied.

Analog voltages greater than or equal to V<sub>ref+</sub> convert to all highs, and all voltages less than V<sub>ref-</sub> convert to all lows.
For proper operation of the TL0808 and TL0809 at free-air temperatures below 0 °C, V<sub>CC</sub> and (V<sub>ref+</sub> - V<sub>ref-</sub>) should not be less than 3 V.

# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 3 V$ to 5.25 V (unless otherwise noted)

#### total device

PARAMETER			TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage		$I_{O} = -360 \ \mu A$	VCC-0.	6		V
Vai		Data outputs	1 <sub>0</sub> = 1.6 mA			0.45	V
VOL	Low-level ontput voltage	End of conversion	I <sub>O</sub> = 1.2 mA			0.45	v
10.7	Off-state (high-impedance-st	ate)	$V_0 = V_{CC}$			1	
102	output current		V <sub>0</sub> = 0			- 1	μΑ
4	Control input current at max	imum input voltage	V <sub>I</sub> = 15 V			1	μA
μL	Low-level control input curre	nt	V <sub>I</sub> = 0			- 1	μA
100	Supply ourrent		$V_{CC} = 3 V$ , $f_{clock} = 640 \text{ kHz}$		100	500	μA
ICC Supply current		$V_{CC} = 5 V$ , $f_{clock} = 640 \text{ kHz}$		0.3	3	mA	
Ci	Input capacitance, control in	puts	T <sub>A</sub> = 25 °C		10	15	рF
Co Output capacitance, data outputs			$T_A = 25 ^{\circ}C$		10	15	рF
Resistance from pin 12 to pin 16				1	1000		kΩ

<sup>†</sup>Typical values are at V<sub>CC</sub> = 3 V and T<sub>A</sub> = 25 °C.



# TLO808, TLO809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

#### analog multiplexer

	PARAMETER	TEST	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Channel on state surrent (see Note E)	V <sub>1</sub> = 3 V,	f <sub>clock</sub> = 640 kHz			2	
Ion	Channel on-state current (see Note 5)	$V_{  } = 0,$	$f_{clock} = 640 \text{ kHz}$			- 2	
		$V_{CC} = 3 V,$	V <sub>I</sub> = 3 V		10	200	- ^
	Channel off-state current	$T_A = 25 °C$	$V_{I} = 0$		- 10	- 200	IIA IIA
<sup>1</sup> off		V <sub>CC</sub> = 3 V	$V_{I} = 3 V$			1	
			$V_{I} = 0$			- 1	

<sup>†</sup>Typical values are at  $V_{CC} = 3 \text{ V}$  and  $T_A = 25 \text{ °C}$ .

NOTE 5: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

## timing requirements, $T_A = 25 \,^{\circ}C$ , $V_{CC} = V_{ref+} = 3 \,^{\circ}V$ , $V_{ref-} = 0$ (unless otherwise noted)

			MIN	NOM	MAX	UNIT
tconv	Conversion time (see Note 6)		90	100	116	μs
fclock	$V_{CC} = 2.75 \text{ V t}$		10		640	644
	Clock nequency	$V_{CC} = 4 V \text{ to } 5.5 V$	10		1280	KIIZ
tw(s)	Start pulse duration					ns
tw(ALC)	Address load control pulse duration		200			ns
t <sub>su</sub>	Address setup time		50			ns
th	Address hold time		50			ns
td(EOC)	Delay time, end of conversion output (see Notes 6 and 7)		0		14.5	μs

# operating characteristics, $T_A = 25 \text{ °C}$ , $V_{CC} = V_{ref+} = 3 \text{ V}$ , $V_{ref-} = 0$ , $f_{clock} = 640 \text{ kHz}$ (unless otherwise noted)

DADAMETED		тге	TEST CONDITIONS		TL0808			LINUT		
	FARAMETER				TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
ksvs	Supply voltage sensitivity	$V_{CC} = V_{ref}$ $T_A = -40^{\circ}$		±0.05			±0.05		%/V	
	Linearity error (see Note 9)				±0.5			± 1		LSB
	Zero error (see Note 10)				±0.5			±0.5		LSB
	Total unadjusted	f <sub>clock</sub> =	$T_A = 25 ^{\circ}C$		±0.25	±0.5		±0.5	± 1	ICD
	error (See Note 11)	125 kHz	25 kHz $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			±0.75			±1.25	130
t <sub>en</sub>	Output enable time	$C_L = 50 \text{ pF},$	$R_{L} = 10 \ k\Omega$		80	250		80	250	ns
<sup>t</sup> dis	Output disable time	$C_L = 10 \text{ pF}$	, $R_L = 10 k\Omega$		105	300		105	300	ns

<sup>†</sup>Typical values for all except supply voltage sensitivity are at  $V_{CC} = 3 V$ .

NOTES: 6. Refer to the operating sequence diagram.

7. For clock frequencies other than 640 kHz,  $t_{d(EOC)}$  maximum is 8 clock periods plus 2  $\mu$ s.

 Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and V<sub>ref +</sub> are varied together and the change in accuracy is measured with respect to full-scale.

Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

11. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.



## TL0808, TL0809 LOW-POWER CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

#### PRINCIPLES OF OPERATION

The TL0808 and TL0809 each consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

#### multiplexer

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the Endof-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

#### converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch  $S_C$  and all  $S_T$  switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all ST and SC switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF – . If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one half the V<sub>CC</sub> voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF – . If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF + through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.



# TL182, TL185, TL188, TL191 BI-MOS SWITCHES

D2234, JUNE 1976-REVISED SEPTEMBER 1986

- Functionally Interchangeable with Siliconix DG182, DG185, DG188, DG191 with Same Terminal Assignments
- Monolithic Construction
- Adjustable Reference Voltage
- JFET Inputs

#### description

The TL182, TL185, TL188, and TL191 are monolithic high-speed analog switches using BI-MOS technology. They comprise JFET-input buffers, level translators, and output JFET switches. The TL182 switches are SPST; the TL185 switches are SPDT. The TL188 is a pair of complementary SPST switches as is each half of the TL191.

A high level at a control input of the TL182 turns the associated switch off. A high level at a control input of the TL185 turns the associated switch on. For the TL188, a high level at the control input turns the associated switches S1 on and S2 off.

The threshold of the input buffer is determined by the voltage applied to the reference input ( $V_{ref}$ ). The input threshold is related to the reference input by the equation  $V_{th} = V_{ref} + 1.4$  V. Thus, for TTL compatibility, the  $V_{ref}$  input is connected to ground. The JFET input makes the device compatible with bipolar, MOD, and CMOS logic families. Threshold compatibility may, again, be determined by  $V_{th} = V_{ref} + 1.4$  V.

The output switches are junction field-effect transistors featuring low on-state resistance and high off-state resistance. The monolithic structure ensures uniform matching.

BI-MOS technology is a major breakthrough in linear integrated circuit processing. BI-MOS can have ion-implanted JFETs, p-channel MOS-FETs, plus the usual bipolar components all on the same chip. BI-MOS provides for monolithic circuit designs that previously have been available only as expensive hybrids.

M-suffix devices are characterized for operation over the full military temperature range of -55 °C to 125 °C. I-suffix devices are characterized for operation from -25 °C to 85 °C, and C-suffix devices are characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



- Uniform On-State Resistance for Minimum Signal Distortion
- ± 10-V Analog Voltage Range
- TTL, MOS, and CMOS Logic Control Compatibility

TL182 N PACKAGE								
(TOP VIEW)								
1S 1 14 1D 2 13 NC 3 12 NC 4 11 1A 5 10 VCC 6 9 VLL 7 8	2S 2D NC 2A 2A VEE Vref							
TL185								
	ίΕ Λ							
	") "]							
ID1   1   16     NC   2   15     1D2   3   14     1S2   4   13     2S1   5   12     2D1   6   11     NC   7   10     2D2   8   9	1S1   1A   VEE   Vref   VLL   VCC   2A   2S2							
TL188								
N PACKAG	E							
NC     1     14       NC     2     13       D1     3     12       S1     4     11       A     5     10       VCC     6     9       VLL     7     8	] NC ] NC ] D2 ] S2 ] NC ] V <sub>EE</sub> ] V <sub>ref</sub>							
TL191								
N PACKAGE (TOP VIEW)	E )							
1D1 1 16 NC 2 15 1D2 3 14 1S2 4 13 2S2 5 12 2D2 6 11 NC 7 10 2D1 8 9 NC-No internal co	] 1S1 ] 1A ] VEE ] Vref ] VLL ] VCC ] 2A ] 2S1							

Copyright © 1984, Texas Instruments Incorporated



**TL185 TWIN DPST SWITCH** 





symbol



FUNCTION TABLE (EACH HALF)

INPUT	SWITCHES
А	SW1 AND SW2
L	OFF (OPEN)
н	ON (CLOSED)



symbol



## **TL188 DUAL COMPLEMENTARY SPST SWITCH**



## schematic (each channel)





# TL182, TL185, TL188, TL191 BI-MOS SWITCHES

#### functional block diagram



See the preceding two pages for operation of the switches.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Positive supply to negative supply voltage, V <sub>CC</sub> - V <sub>EE</sub>
Positive supply voltage to either drain, V <sub>CC</sub> - V <sub>D</sub> 33 V
Drain to negative supply voltage, $V_D - V_{EE}$
Drain to source voltage, VD $-$ VS $\pm 22$ V
Logic supply to negative supply voltage, VLL $-$ VEE
Logic supply to logic input voltage, VLL - VI $\ldots$ 33 V
Logic supply to reference voltage, VLL – Vref $\ldots$ 33 V
Logic input to reference voltage, VI – $V_{ref}$
Reference to negative supply voltage, V <sub>ref</sub> - V <sub>EE</sub> 27 V
Reference to logic input voltage, V <sub>ref</sub> - V <sub>I</sub>
Current (any terminal)
Operating free-air temperature range: TL182M, TL185M, TL188M, TL191M55 °C to 125 °C
TL182I, TL185I, TL188I, TL191I – 25 °C to 85 °C
TL182C, TL185C, TL188C, TL191C 0°C to 70°C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260 °C



PARAMETER		TEST CONDITIONS				TL1	_M	TL	1_1	TL	1_C	
						MIN	MAX	MIN	MAX	MIN	MAX	
VIH	High-level control input voltage				$T_A = MIN TO MAX$	V <sub>ref</sub> +2		V <sub>ref</sub> +2		V <sub>ref</sub> +2		v
VIL	Low-level control input voltage				$T_A = MIN \text{ to MAX}$	v,	ref + 0.8		/ <sub>ref</sub> +0.8	v	ref + 0.8	v
Чн	High-level control input current	V <sub>1</sub> = 5 V			$T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = MAX$		10 20		10 20		20 20	μΑ
կլ	Low-level control input current	V <sub>1</sub> = 0			$T_A = MIN \text{ to MAX}$		- 250		- 250		- 250	μA
ID(off)	Off-state drain current	V <sub>D</sub> = 10 V, V <sub>IH</sub> = 2 V,	$V_{S} = -10 V$ $V_{IL} = 0.8 V$	Ι,	$T_A = 25 ^{\circ}C$ $T_A = MAX$		100		5 100		5 100	nA
IS(off)	Off-state source current	V <sub>D</sub> = -10 V, V <sub>IH</sub> = 2 V,	$V_{S} = 10 V,$ $V_{IL} = 0.8 V$		$T_A \approx 25 ^{\circ}C$ $T_A = MAX$	-	100		5 100		5 100	nA
	On-state channel	$V_{\rm D} = -10  \rm V,$	$V_{S} = -10$ V	Ι,	$T_A = 25 ^{\circ}C$				- 10		- 10	nA
·D(01) · ·S(01	leakage current	V <sub>IH</sub> = 2 V,	$V_{IL} = 0.8 V$		$T_A = MAX$		- 200		- 200		- 200	
	<b>D</b>			TL182,	$T_A = MIN \text{ to } 25 ^{\circ}\text{C}$		75		100		100	1
<sup>r</sup> DS(on)	Drain-to-source	$v_{\rm D} = -10 v_{\rm c}$	IS = I MA,	1L188	$I_A = MAX$		125		150		150	Ω
	Un-state resistance	VIH - 2 V,	VIL - 0.8 V	TI 191	$T_A = MAX$	·	250	<u> </u>	300		300	1
	Supply current from Vcc				YA	+	1.5		1.5		1.5	
	Supply current from VFF						- 5		- 5		- 5	1
41	Supply current from VII	Both control inpu	Both control inputs at 0 V		$T_A = 25 ^{\circ}C$		4.5		4.5		4.5	mA
Iref	Reference current					- 2	1	- 2		- 2	1	
ICC	Supply current from V <sub>CC</sub>						1.5		1.5		1.5	
I <sub>EE</sub>	Supply current from VEE	Both control inter	to ot E \/		T 259C		- 5		- 5		- 5	
<sup>I</sup> LL	Supply current from VLL	Both control inpu	is at 5 V		$I_A = 25^{\circ}C$		4.5		4.5		4.5	
Iref	Reference current	]					- 2		- 2		- 2	Į

# electrical characteristics, $V_{CC} = 15 V$ , $V_{EE} = -15 V$ , $V_{LL} = 5 V$ , $V_{ref} = 0 V$

# switching characteristics, V<sub>CC</sub> = 10 V, V<sub>EE</sub> = -20 V, V<sub>LL</sub> = 5 V, V<sub>ref</sub> = 0 V, T<sub>A</sub> = $25^{\circ}$ C

DADAMETED	TEST CONDITIONS	TL1_M	TL1_I	TL1_C	LINUT
PARAMETER	PARAMETER TEST CONDITIONS		ТҮР	ТҮР	
t <sub>on</sub> Turn-on time	P. 200.0 C. 20 - 5 Figure 1	175	175	175	
toff Turn-off time	$R_{L} = 300 \ u$ , $C_{L} = 30 \ pr$ , Figure 1	350	350	350	ns





# PARAMETER MEASUREMENT INFORMATION







- NOTE: A. The solid waveform applies for TL185 and SW1 of TL185 and TL191; the dashed waveform applies for TL182 and SW2 of TL185 and TL191.
  - B. V<sub>O</sub> is the steady-state output with the switch on. Feed through via the gate capacitance may result in spikes (not shown) at the leading and trailing edges of the output waveform.

FIGURE 1. VOLTAGE WAVEFORMS



# TL500I, TL500C, TL501I, TL501C, TL502C, TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

D2477 DECEMBER 1979-REVISED JANUARY 1989

#### TL500I, TL500C, TL501I, TL501C ANALOG PROCESSORS

- True Differential Inputs
- Automatic Zero
- Automatic Polarity
- High Input Impedance . . . 10<sup>9</sup> Ohms Typically

#### TL500I, TL500C CAPABILITIES

- Resolution . . .14 Bits (with TL502C)
- Linearity Error . . . 0.001%
- 4 1/2-Digit Readout Accuracy with External Precision Reference

#### TL502C/TL503C DIGITAL PROCESSORS

- Fast Display Scan Rates
- Internal Oscillator May Be Driven or Free-Running
- Interdigit Blanking
- Over-Range Blanking
- 4 1/2-Digit Display Circuitry
- High-Sink-Current Digit Driver for Large Displays

#### TL501I, TL501C CAPABILITIES

- Resolution . . . 10-13 Bits (with TL502C)
- Linearity Error . . . 0.01%
- 3 1/2-Digit Readout Accuracy

#### **TL502C CAPABILITIES**

- Compatible with Popular Seven-Segment Common-Anode Displays
- High-Sink-Current Segment Driver for Large Displays

#### **TL503C CAPABILITIES**

- Multiplexed BCD Outputs
- High-Sink-Current BCD Outputs



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### description

The TL500I, TL500C, TL501I, and TL501C analog processors and TL502C and TL503C digital processors provide the basic functions for a dual-slope-integrating analog-to-digital converter.

The TL500 and TL501 contain the necessary analog switches and decoding circuits, reference voltage generator, buffer, integrator, and comparator. These devices may be controlled by the TL502C, TL503C, by discrete logic, or by a software routine in a microprocessor.

The TL502C and TL503C each includes oscillator, counter, control logic, and digit enable circuits. The TL502C provides multiplexed outputs for seven-segment displays, while the TL503C has multiplexed BCD outputs.

When used in complementary fashion, these devices form a system that features automatic zero-offset compensation, true differential inputs, high input impedance, and capability for 4 1/2-digit accuracy. Applications include the conversion of analog data from high-impedance sensors of pressure, temperature, light, moisture, and position. Analog-to-digital-logic conversion provides display and control signals for weight scales, industrial controllers, thermometers, light-level indicators, and many other applications.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Data Sheets

# TL500I, TL500C, TL501I, TL501C, TL502C, TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCKS

#### principles of operation

The basic principle of dual-slope-integrating converters is relatively simple. A capacitor,  $C\chi$ , is charged through the integrator from  $V_{CT}$  for a fixed period of time at a rate determined by the value of the unknown voltage input. Then the capacitor is discharged at a fixed rate (determined by the reference voltage) back to  $V_{CT}$  where the discharge time is measured precisely. The relationship of the charge and discharge values are shown below (see Figure 1).

$$V_{CX} = V_{CT} - \frac{V_{It1}}{R_X C_X}$$
 Charge (1)  
$$V_{CT} = V_{CX} - \frac{V_{ref} t_2}{R_X C_X}$$
 Discharge (2)

Combining equations 1 and 2 results in:

$$\frac{V_{I}}{V_{ref}} = -\frac{t_{2}}{t_{1}}$$
(3)

where:

VCT = Comparator (offset) threshold voltage

 $V_{CX}$  = Voltage change across C<sub>X</sub> during t<sub>1</sub> and during t<sub>2</sub> (equal in magnitude)

VI = Average value of input voltage during t1

t<sub>1</sub> = Time period over which unknown voltage is integrated

t<sub>2</sub> = Unknown time period over which a known reference voltage is integrated.

Equation (3) illustrates the major advantages of a dual-slope converter:

- a. Accuracy is not dependent on absolute values of t1 and t2, but is dependent on their ratios. Long-term clock frequency variations will not affect the accuracy.
- b. Offset values, VCT, are not important.

The BCD counter in the digital processor (see Figure 2) and the control logic divide each measurement cycle into three phases. The BCD counter changes at a rate equal to one-half the oscillator frequency.

#### auto-zero phase

The cycle begins at the end of the integrate-reference phase when the digital processor applies low levels to inputs A and B of the analog processor. If the trigger input is at a high level, a free-running condition exists and continuous conversions are made. However, if the trigger input is low, the digital processor stops the counter at 20,000, entering a hold mode. In this mode, the processor samples the trigger input every 4000 oscillator pulses until a high level is detected. When this occurs, the counter is started again and is carried to completion at 30,000. The reference voltage is stored on reference capacitor Cref, comparator offset voltage is stored on zero capacitor CZ. During the auto-zero phase, the comparator output is characterized by an oscillation (limit cycle) of indeterminate waveform and frequency that is filtered and d-c shifted by the level shifter.

#### integrate-input phase

The auto-zero phase is completed at a BCD count of 30,000, and high levels are applied to both control inputs to initiate the integrate-input phase. The integrator charges  $C_X$  for a fixed time of 10,000 BCD counts at a rate determined by the input voltage. Note that during this phase, the analog inputs see only the high impedance of the noninverting operational amplifier input. Therefore, the integrator responds only to the difference between the analog input terminals, thus providing true differential inputs.



# TL500I, TL500C, TL501I, TL501C, TL502C, TL503C ANALOG-TO-DIGITAL-CONVERTER BUILDING BLOCK

#### integrate-reference phase

At a BCD count of 39,999 + 1 = 40,000 or 0, the integrate-input phase is terminated and the integrate-reference phase is begun by sampling the comparator output. If the comparator output is low corresponding to a negative average analog input voltage, the digital processor applies a low and a high to inputs A and B, respectively, to apply the reference voltage stored on  $C_{ref}$  to the buffer. If the comparator output is high corresponding to a positive input, inputs A and B are made high and low, respectively, and the negative of the stored reference voltage is applied to the buffer. In either case, the processor automatically selects the proper logic state to cause the integrator to ramp back toward zero at a rate proportional to the reference voltage. The time required to return to zero is measured by the counter in the digital processor. The phase is terminated when the integrator output crosses zero and the over-range indication is activated. When activated, the over-range indication blanks all but the most significant digit and sign.

Seventeen parallel bits (4-1/2 digits) of information are strobed into the buffer register at the end of the integration phase. Information for each digit is multiplexed out to the BCD outputs (TL503C) or the seven-segment drivers (TL502C) at a rate equal to the oscillator frequency divided by 200.



\*This step is the voltage at pin 2 with respect to analog ground.

FIGURE 1. VOLTAGE WAVEFORMS AND TIMING DIAGRAM





NOTES: A. Pin 18 of the TL502C provides an output of f<sub>OSC</sub> (oscillator frequency) ÷ 20,000. B. The trigger input assumes a high level if not externally connected.

#### FIGURE 2. BLOCK DIAGRAM OF BASIC ANALOG-TO-DIGITAL CONVERTER USING TL500 OR TL501 AND TL502C OR TL503C

MODE	ANALOG INPUT	COMPARATOR	CONTROLS A AND B	ANALOG SWITCHES CLOSED
Auto Zero	v	Oscillation		S3 S4 S7 S9 S10
Hold <sup>†</sup>	] ^	Oscillation		33, 34, 37, 33, 310
Integrate	Positive	н		C1 C2
Input	Negative	L		51, 52
Integrate	v	L‡	LH	S3, S6, S7
Reference	^	н‡	HL	S3, S5, S8

 $H \equiv High, L \equiv Iow, X \equiv Irrelevant$ 

<sup>†</sup> If the trigger input is low at the beginning of the auto-zero cycle, the system will enter the hold mode. A high level (or open circuit) will signal the digital processor to continue or resume normal operation.

<sup>‡</sup> This is the state of the comparator output as determined by the polarity of the analog input during the integrate input phase.

# TL500I, TL500C, TL501I, TL501C ANALOG PROCESSORS

#### description of analog processors

The TL500 and TL501 analog processors are designed to automatically compensate for internal zero offsets, integrate a differential voltage at the analog inputs, integrate a voltage at the reference input in the opposite direction, and provide an indication of zero-voltage crossing. The external control mechanism may be a microcomputer and software routing, discrete logic, or a TL502C or TL503C controller. The TL500 and TL501 are designed primarily for simple, cost-effective, dual-slope analog-todigital converters. Both devices feature true differential analog inputs, high input impedance, and an internal reference-voltage source. The TL500 provides 4-1/2-digit readout accuracy when used with a precision external reference voltage. The TL501 provides 100-ppm linearity error and 3-1/2-digit accuracy capability. These devices are manufactured using TI's advanced technology to produce JFET, MOSFET, and bipolar devices on the same chip. The TL500C and TL501C are characterized for operation over the temperature range of 0°C to 70°C. The TL500I and TL501I are characterized for operation from -40°C to 85°C.



NC-No internal connection

		PAC	KAGE
TA	ERROR	CERAMIC DIP (J)	WIDE-BODY SO (DW)
0.00 +- 70.00	0.005% FS	TL500CJ	TL500CDW
	0.05% FS	TL501CJ	TL501CDW
40.0C to 95.0C	0.005% FS	TL500IJ	TL500IDW
-40°C to 85°C	0.05% ES	TL5011.1	TI 501IDW

#### AVAILABLE OPTIONS



# TL500I, TL500C, TL501I, TL501C Analog Processors

#### schematics of inputs and outputs





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Positive supply voltage, V <sub>CC+</sub> (see Note 1)
Input voltage, VI
Comparator output voltage range (see Note 2) 0 V to V <sub>CC+</sub>
Comparator output sink current (see Note 2) 20 mA
Buffer, reference, or integrator output source current (see Note 2) 10 mA
Total dissipation
Operating free-air temperature range: TL500I, TL501I40 to 85 °C
TL500C, TL501C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C

NOTES: 1. Voltage values, except differential voltages, are with respect to the analog ground common pin tied together. 2. Buffer, integrator, and comparator outputs are not short-circuit protected.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE $T_A = 25$ °C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DW	1125 mW	9 mW/°C	720 mW	585 mW
J	1025 mW	8.2 mW/°C	656 mW	533 mW


# TL500I, TL500C, TL501I, TL501C ANALOG PROCESSORS

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Positive supply voltage, V <sub>CC +</sub>		7	12	15	V
Negative supply voltage, V <sub>CC</sub> -		- 9	-12	- 15	v
Reference input voltage, Vref(I)		0.1		5	V
Analog input voltage, V <sub>I</sub>				± 5	V
Differential analog input voltage, VID				10	V
High-level input voltage, VIH Control inputs		2			V
Low-level input voltage, VIL Control inputs				0.8	V
Peak positive integrator output voltage, V <sub>OM +</sub>	+ 9			V	
Peak negative integrator output voltage, V <sub>OM –</sub>					V
Full scale input voltage				2 V <sub>ref</sub>	
Autozero and reference capacitors, CZ and Cref		0.2			μF
Integrator capacitor, CX		0.2			μF
Integrator resistor, R <sub>X</sub>		15		100	kΩ
Integrator time constant BuCu		See			
	Integrator time constant, H <sub>X</sub> C <sub>X</sub>		5		
Free six encoding townships T	TL500I, TL501I	-40		85	00
Free-air operating temperature, 1A	TL500C, TL501C	0		70	
Maximum conversion rate with TL502C or TL503C	aximum conversion rate with TL502C or TL503C				conv/sec

# system electrical characteristics at V<sub>CC ±</sub> = $\pm$ 12 V, V<sub>ref</sub> = 1,000 $\pm$ 0.03 mV, T<sub>A</sub> = 25 °C (unless otherwise noted) (see Figure 3)

DADAMETED	TEST CONDITIONS		TL501			TL500		LINIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	ΤΥΡ	MAX	UNIT
Zero error			50	300		10	30	μV
Linearity error relative to full scale	$V_{I} = 2 V \text{ to } 2 V$		0.005	0.05		0.001	0.005	%FS
Full scale temperature coefficient			6			6		ppm/°C
Temperature coefficient of zero error			4			1		μV/°C
Rollover error <sup>†</sup>			200	500		30	100	μV
Equivalent peak-to-peak input noise voltage			20			20		μV
Analog input resistance	Pin 1 or 2		10 <sup>9</sup>			10 <sup>9</sup>		Ω
Common-mode rejection ratio	$V_{IC} = -1 V to + 1 V$		86			90		dB
Current into analog input	$V_{I} = \pm 5 V$		50			50		pА
Supply voltage rejection ratio			90			90		dB

<sup>†</sup>Rollover error is the voltage difference between the conversion results of the full-scale positive 2 V and the full-scale negative 2 V. NOTE 3. The minimum integrator time constant may be found by use of the following formula:

Minimum 
$$R_X C_X = \frac{V_{ID} (full scale) t_1}{|V_{OM} - | - V_I(pin 2)}$$

where

 $V_{ID}$  = voltage at pin with respect to pin 2

 $V_1(pin 2) = voltage at pin 2 with respect to analog ground$ 

t<sub>1</sub> = input integration time seconds



# TL500I, TL500C, TL501I, TL501C ANALOG PROCESSORS

# electrical characteristics at V<sub>CC±</sub> = $\pm$ 12 V, V<sub>ref</sub> = 1 V, T<sub>A</sub> = 25 °C (see Figure 3)

## integrator and buffer operational amplifiers

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VIO	Input offset voltage			15		mV
Чв	Input bias current			50		pА
VOM +	Positive output voltage swing		9	11		V
Vom-	Negative output voltage swing		- 5	- 7		V
AVD	Voltage amplification			110		dB
B <sub>1</sub>	Unity-gain bandwidth			3		MHz
CMRR	Common mode rejection	$V_{IC} = -1 V \text{ to } +1 V$		100		dB
SR	Output slew rate			5		V/µs

## comparator

**2** Data Sheets

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage			15		mV
Iв	Input bias current			50		pА
AVD	Voltage amplification			100		dB
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA		200	400	mV
ЮН	High-level output current	V <sub>OH</sub> = 3 V		5	20	nA

## voltage reference output

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>ref(0)</sub>	Reference voltage		1.12	1.22	1.32	V
	Reference-voltage	T. full songe		80		
avref	temperature coefficient	r A = run range 80				ppm/ -C
ro	Reference output resistance			3		Ω

## logic control section

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Чн	High-level input current	$V_{IH} = 2 V$		1	10	μA
կլ	Low-level input current	$V_{IL} = 0.8 V$		- 40	- 300	μΑ

#### total device

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
ICC+	Positive supply current			15	20	mA
ICC -	Negative supply current			12	18	mA





NOTES: C. Tests are started approximately 5 seconds after power-on.

D. Capacitors used are TRW's X363UW polypropylene or equivalent for C<sub>X</sub>, C<sub>ref</sub>, and C<sub>Z</sub>; however for C<sub>ref</sub> and C<sub>Z</sub> film-dielectric capacitors may be substituted.

#### FIGURE 3. TEST CIRCUIT CONFIGURATION

#### external-component selection guide

The autozero capacitor  $C_Z$  and reference capacitor  $C_{ref}$  should be within the recommended range of operating conditions and should have low-leakage characteristics. Most film-dielectric capacitors and some tantalum capacitors provide acceptable results. Ceramic and aluminum capacitors are not recommended because of their relatively high-leakage characteristics.

The integrator capacitor C $\chi$  should also be within the recommended range and must have good voltage linearity and low dielectric absorption. A polypropylene-dielectric capacitor similar to TRW's X363UW is recommended for 4-1/2-digit accuracy. For 3-1/2-digit applications, polyester, polycarbonate, and other film dielectrics are usually suitable. Ceramic and electrolytic capacitors are not recommended.

Stray coupling from the comparator output to any analog pin (in order of importance 17, 18, 14, 7, 6, 13, 1, 2, 15) must be minimized to avoid oscillations. In addition, all power supply pins should be bypassed at the package, for example, by a 0.01- $\mu$ F ceramic capacitor.

Analog and digital common are internally isolated and may be at different potentials. Digital common can be within 4 V of positive or negative supply with the logic decode still functioning properly.

The time constant  $R_XC_X$  should be kept as near the minimum value as possible and is given by the formula:

Minimum 
$$R_X C_X = \frac{V_{ID} (full scale) t_1}{|V_{OM} - | -V_I(pin2)|}$$

where:

 $\begin{array}{l} V_{ID}(\mbox{full scale}) = \mbox{Voltage on pin 1 with respect to pin 2} \\ t_1 = \mbox{Input integration time in seconds} \\ V_{I(\mbox{pin2})} = \mbox{Voltage on pin 2 with respect to analog ground.} \end{array}$ 



#### description of digital processors

The TL502C and TL503C are control logic devices designed to complement the TL500 and TL501 analog processors. They feature interdigit blanking, over-range blanking, an internal oscillator, and a fast display scan rate. The internal-oscillator input is a Schmitt trigger circuit that can be driven by an external clock pulse or provide its own time base with the addition of a capacitor. The typical oscillator frequency is 120 kHz with a 470-pF capacitor connected between the oscillator input and ground.

The TL502C provides seven-segment-display output drivers capable of sinking 100 mA and compatible with popular common-anode displays. The TL503C has four BCD output drivers capable of 100-mA sink currents. The code (see next page and Figure 4) for each digit is multiplexed to the output drivers in phase with a pulse on the appropriate digit-enable line at a digit rate equal to f<sub>osc</sub>, divided by 200. Each digit-enable output is capable of sinking 20-mA.

The comparator input of each device, in addition to monitoring the output of the zero-crossing detector in the analog processor, may be used in the display test mode to check for wiring and display faults. A high logic level (2 to 6.5 V) at the trigger input with the comparator input at or below 6.5 V starts the integrate-input phase. Voltage levels equal to or greater than 7.9 V on both the trigger and comparator inputs clear the system and set the BCD counter to 20,000. When normal operation resumes, the conversion cycle is restarted at the auto zero phase.

These devices are manufactured using  $I^2L$  and bipolar techniques. The TL502C and TL503C are characterized for operation from 0 °C to 70 °C.



 $^\dagger Pin$  18 of TL502C provides an output of  $f_{OSC}$  (oscillator frequency) + 20,000.

<sup>‡</sup>D5, the most significant bit, is also the sign bit.

TRIGGER INPUT	COMPARATOR INPUT	FUNCTION			
Vi≤0.8 V	V <sub>I</sub> ≤6.5 V	Hold at auto-zero cycle after completion of conversion			
$2 V \le V_{I} \le 6.5 V$ $V_{I} \le 6.5 V$		Normal operation (continuous conversion)			
Vi≤6.5 V	V <sub>I</sub> ≥7.9 V	Display Test: All BCD outputs high			
Vi≥7.9 V	V1≤6.5 V	Internal Test			
Both inputs to go Vi≥7.9 V		System clear: Sets BCD counter to 20,000.			
simultaneously		When normal operation is resumed, cycle begins with Auto Zer			

# TABLE OF SPECIAL FUNCTIONS

 $V_{CC} = 5 V \pm 10\%$ 



		TL5	02C SE	VEN-SE	TL503C BCD OUTPL			UT LINES			
CHARACTER		Р	~	~	-	-	~	03	Q2	Q1	00
	<b>^</b>	Б	C	U	E	F	G	8	4	2	1
+	н	н	н	Н	L	L	L	н	L	н	L
+ 1	н	L	L	н	L	L	L	н	н	н	L
-	L	н	н	Ļ	н	Н	L	н	L	н	н
- 1	L	L	L	L	н	н	L	н	н	н	н

# DIGIT 5 (MOST SIGNIFICANT DIGIT) CHARACTER CODES

#### DIGITS 1 THRU 4 NUMERIC CODE (See Figure 4)

	1	TL5	02C SE	VEN-SE	GMENT	LINES		TL5030	BCDC	UTPUT	LINES
NUMBER	•	в	c	D	F	E	G	03	Q2	Q1	00
	<b>^</b>	Б	C	U	E	F	G	8	4	2	1
0	L	L	L	Ĺ	L	L	н	L	L	L	L
1	н	L	L	н	н	н	н	L	L	L	н
2	L	L	н	L	L	н	L	L	L	н	L
3	L	L	L	L	н	н	L	L	L	н	н
4	н	L	L	н	н	L	L	L	н	L	L
5	L	н	L	L	н	L	L	L	н	L	н
6	L	н	L	L	L	L	L	L	н	н	L
7	L	L	L	н	н	н	н	L	н	н	н
8	L	L	L	L	L	L	L	н	L	L	L
9	L	L	L	L	н	L	L	н	L	L	н

H = high level, L = low level

# schematics of inputs and outputs





# TL502C, TL503C Digital processors

#### absolute maximum ratings

Supply voltage, V <sub>CC</sub> (see Note 4)		7	V
	Oscillator	5.5	
input voltage, v	Comparator or Trigger	9	v
	BCD or Segment drivers	120	
Output current	Digit-enable outputs	40	mA
	Pin 18 (TL502C only)	20	
Total power dissipation at (or below) 30 °C free-air temperatu	re (see Note 5)	1100	mW
Operating free-air temperature range		0 to 70	°C
Storage temperature range		-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 secon	ds	260	°C

NOTES: 4. Voltage values are with respect to the network ground terminal.

5. For operation above 30 °C free-air temperature, derate linearly to 736 mW at 70 °C at the rate of 9.2 mW/ °C.

# **2** Data Sheets

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	V
High-level input voltage, VIH	Comparator and trigger inputs	2			V
Low-level input voltage, VIL	Comparator and trigger inputs			0.8	V
Operating free-air temperature		0		70	°C



# electrical characteristics at 25 °C free-air temperature

		TEDMINIAL	TEAT OOND	TIONO		TL5020	;		TL5030	:	LIAUT
	PARAIVIETER	TERMINAL	TEST COND	THONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	All inputs	$V_{CC} = 4.5 V,$	$l_{\rm I} = -12  \rm mA$		-0.8	- 1.5		-0.8	- 1.5	V
V <sub>T+</sub>	Positive-going input threshold voltage	Oscillator	$V_{CC} = 5 V$			1.5			1.5		v
V <sub>T</sub> -	Negative-going input threshold voltage	Oscillator	$V_{CC} = 5 V$			0.9			0.9		V
$V_{T+} - V_{T-}$	Hysteresis	Oscillator	$V_{CC} = 5 V$		0.4	0.6	0.8	0.4	0.6	0.8	
IT +	Input current at positive-going input threshold voltage	Oscillator	$V_{CC} = 5 V$		- 40	- 94	- 170	- 40	- 94	- 170	μΑ
IT	Input current at negative-going input threshold voltage	Oscillator	$V_{CC} = 5 V$		40	117	170	40	117	170	μΑ
		Digit enable			4.15	4.4		4.15	4.4		
V <sub>OH</sub>	High-level output voltage	Pin 18 (TL502C only)	$V_{CC} = 4.5 V_{,}$	<sup>I</sup> OH = 0	4.25	4.4					V
		Control A and B			4.25	4.4		4.25	4.4		[ ]
		Digit enable		$I_{OL} = 20 \text{ mA}$					0.2	0.5	
		Pin 18 (TL502C only)		$I_{OL} = 10 \text{ mA}$		0.15	0.4				
VOL	Low-level output voltage	Control A and B	$V_{CC} = 4.5 V$	$I_{OL} = 2 \text{ mA}$		0.088	0.4		0.088	0.4	V
		Segment drivers		$I_{OL} = 100 \text{ mA}$		0.17	0.3				
		BCD drivers		$I_{OL} = 100 \text{ mA}$					0.17	0.3	
1.	Input ourrent	Comparator, Trigger	V00 = 5 5 V	VI - 5 5 V		65	100		65	100	μA
''		Oscillator	VCC = 5.5 V,	vi = 5.5 v			1			1	mA
1	High-level input current	Comparator, Trigger	Vec - 5.5.V	$V_{1} = 2.4 V_{2}$		-0.6	- 1		-0.6	- 1	m۵
'IH		Oscillator	· ( ( = 0.0 · ,	vi = 2.4 v			0.5			0.5	
10	low-level input voltage	Oscillator	$V_{CC} = 5.5 V$	$V_{I} = 0.4 V$		-0.1	-0.17		-0.1	-0.17	mΑ
11	Lott lottel input tokage	Comparator, Trigger	· · · · · · · · · · · · · · · · · · ·			- 1	- 1.6		- 1	- 1.6	
		Digit enable		$V_0 = 0.5 V$ ,	- 2.5	- 4		- 2.5	- 4		
	High-level output current	Pin 18 (TL502C only)		$V_0 = 0.5 V$	-0.5	-0.9					
юн	(Output transistor off)	Control A and B	$V_{CC} = 4.5 V$	$V_0 = 0.5 V$	- 0.25	-0.4		-0.25	-0.4		mA
	(output transietor on)	Segment drivers		$V_0 = 5.5 V$			0.25				
		BCD drivers		$V_0 = 5.5 V$						0.25	
IOL	Low-level output current (Output transistor on)	Digit enable	$V_{CC} = 4.5 V,$	V <sub>O</sub> = 3.55 V	18	23					mA
ICC	Supply current	V <sub>CC</sub>	$V_{CC} = 5.5 V$			73	110		73	110	mA

TL502C, TL503C Digital processors

Data Sheets N

TEXAS \*\*\* INSTRUMENTS

# TL502C, TL503C Digital processors

# special functions<sup>†</sup> operating characteristics at 25 °C free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Γ.	Input current into	$V_{CC} = 5.5 V, V_{1} = 8.55 V$		1.2	1.8	mA
[ "	comparator or trigger inputs	$V_{CC} = 5.5 V, V_1 = 6.25 V$			0.5	mA

<sup>†</sup>The comparator and trigger inputs may be used in the normal mode or to perform special functions. See the Table of Special Functions.



NOTE E: The BCD or seven-segment driver outputs are present for a particular digit slightly before the falling edge of that digit enable.

# FIGURE 4. TL502C, TL503C DIGIT TIMING WITH 120-kHz CLOCK SIGNAL AT OSCILLATOR INPUT



# TL505C ANALOG-TO-DIGITAL CONVERTER

D2366, OCTOBER 1977-REVISED FEBRUARY 1989

13 ZERO CAP 1

12 INTEG RES

10 INTEG OUT

8 COMP OUT

11 INTEG IN

9 GND

VCC 1 14 ZERO CAP 2

N PACKAGE (TOP VIEW)

ANALOG IN 12

REF OUT 13

REF IN 14

GND 15

B IN 16

A IN 🗌

- 3-Digit Accuracy (0.1%)
- 10-Bit Resolution
- Automatic Zero
- Internal Reference Voltage
- Single-Supply Operation
- **High-Impedance MOS Input**
- Designed for Use with TMS1000 Type Microprocessors for Cost-Effective High-Volume Applications
- **BI-MOS Technology**
- Only 40 mW Typical Power Consumption



Caution. This device has limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### description

The TL505C is an analog-to-digital converter building block designed for use with TMS1000 type microprocessors. It contains the analog elements (operational amplifier, comparator, voltage reference, analog switches, and switch drivers) necessary for a unipolar automatic-zeroing dual-slope converter. The logic for the dual-slope conversion can be performed by the associated MPU as a software routine or can be implemented with other components, such as the TL502 logic-control device.

The high-impedance MOS inputs permit the use of less expensive, lower value capacitors for the integration and offset capacitors and permit conversion speeds from 20 per second to 0.05 per second.

The TL505C is a product of TI's BI-MOS process, which incorporates bipolar and MOSFET transistors on the same monolithic circuit. The TL505C is characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



2-107

# TL505C ANALOG·TO·DIGITAL CONVERTER

# functional block diagram



NOTE: Analog and digital GND are internally connected together.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) 18	v
Input voltage, pins 2, 4, 6, and 7 Vc	c
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 1150 m	W
Operating free-air temperature range	,C
Storage temperature range	,C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	,C

NOTES: 1. Voltage values are with respect to the two ground terminals connected together.

2. For operation above 25 °C free-air temperature, derate linearly to 736 mW at 70 °C at the rate of 9.2 mW/°C.

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	7	9	15	V
Analog input voltage, V	0	_	4	V
Reference input voltage, V <sub>ref(I)</sub>	0.5		3	V
High-level input voltage at A or B, VIH	3.6		V <sub>CC</sub> +1	V
Low-level input voltage at A or B, VIL	0.2		1.8	V
Integrator capacitor, C <sub>X</sub>	See "con	nponent	selection''	
Integrator resistor, R <sub>X</sub>	0.5		2	MΩ
Integration time, t <sub>1</sub>	16.6		500	ms
Operating free-air temperature, T <sub>A</sub>	0		70	°C



# electrical characteristics, $V_{CC} = 9 V$ , $V_{ref(I)} = 1 V$ , $T_A = 25 °C$ , connected as shown in Figure 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Vон	High-level output voltage at pin 8	I <sub>OH</sub> = 0	7.5	8.5		V
юн	High-level output current at pin 8	$V_{OH} = 7.5 V$		- 100		μA
VOL	Low-level output voltage at pin 8	I <sub>OL</sub> = 1.6 mA		200	400	mV
∨ом	Maximum peak output voltage swing at integrator output	$R_X \ge 500 \ k\Omega$	V <sub>CC</sub> – 2	V <sub>CC</sub> – 1		V
Vref(0)	Reference output voltage	$I_{ref} = -100 \ \mu A$	1.15	1.22	1.35	V
∝Vref	Temperature coefficient of reference output voltage	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$		± 100		ppm/°C
ЧΗ	High-level input current into A or B	V <sub>1</sub> = 9 V		1	10	μA
ЧL	Low-level input current into A or B	$V_{I} = 1 V$		10	200	μA
4	Current into analog input	$V_{I} = 0$ to 4 V, A input at 0 V		± 10	±200	pА
IВ	Total integrator input bias current			± 10		pА
1cc	Supply current	No load		4.5	8	mA

# system electrical characteristics, $V_{CC} = 9 V$ , $V_{ref(I)} = 1 V$ , $T_A = 25 \,^{\circ}C$ , connected as shown in Figure 1 (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Zero error	$V_{I} = 0$		0.1	0.4	mV
Linearity error	$V_{I} = 0$ to 4 V		0.02	0.1	%FS
Ratiometric reading	$V_I = V_{ref(I)} \approx 1 V$	0.998	1.000	1.002	
Temperature coefficient of ratiometric reading	$V_{ref(I)}$ constant and $\approx 1 V$ , T <sub>A</sub> = 0 °C to 70 °C		± 10		ppm/°C

# **DEFINITION OF TERMS**

## Zero Error

The intercept (b) of the anolog-to-digital converter system transfer function y = mx + b, where y is the digital output, x is the analog input, and m is the slope of the transfer function, which is approximated by the ratiometric reading.

## Linearity Error

The maximum magnitude of the deviation from a straight line between the end points of the transfer function.

## **Ratiometric Reading**

The ratio of negative integration time (t<sub>2</sub>) to positive time (t<sub>1</sub>).



# TL505C ANALOG-TO-DIGITAL CONVERTER

# PRINCIPLES OF OPERATION

A block diagram of an MPU system using the TL505C is shown in Figure 1. The TL505C operates in a modified positive-integration, three-step, dual-slope conversion mode. The A/D converter waveforms during the conversion process are illustrated in Figure 2.



FIGURE 1. FUNCTIONAL BLOCK DIAGRAM OF TL505C INTERFACE WITH A MICROPROCESSOR SYSTEM



FIGURE 2. CONVERSION PROCESS TIMING DIAGRAMS



#### **PRINCIPLES OF OPERATION (Continued)**

The first step of the conversion process is the auto-zero period to. By the end of this period, the integrator offset is stored in the autozero capacitor, and the offset of the comparator is stored in the integrator capacitor. To achieve this end, the MPU takes the A and B inputs low, which closes S1 and S2. The output of the comparator is connected to the input of the integrator through the low-pass filter consisting of R<sub>Z</sub> and C<sub>Z</sub>. The closed loop of A1 and A2 seeks a null condition in which the offsets of the integrator and comparator are stored in C<sub>Z</sub> and C<sub>X</sub>, respectively. This null condition is characterized by a high-frequency oscillation at the output of the comparator. The purpose of S2B is to shorten the amount of time required to reach the null condition.

At the conclusion of t<sub>0</sub>, the MPU takes the A and B inputs both high, which closes S3 and opens all other switches. The input signal V<sub>I</sub> is applied to the noninverting input of A1 through C<sub>Z</sub>. V<sub>I</sub> is then positively integrated by A1. Since the offset of A1 is stored in C<sub>Z</sub>, the change in voltage across C<sub>X</sub> is due to only the input voltage. Since the input is integrated in a positive integration during t<sub>1</sub>, the output of A1 will be the sum of the input voltage, the integral of the input voltage, and the comparator offset, as shown in Figure 2. The change in voltage across capacitor C<sub>X</sub> (V<sub>CX</sub>) during t<sub>1</sub> is given by

$$\Delta V_{CX}(1) = \frac{V_{I}t_{1}}{R_{1}C_{X}}$$
(1)

where  $R_1 = R\chi + R_{S3B}$  and  $R_{S3B}$  is the resistance of switch S3B.

At the end of  $t_1$ , the MPU takes the A input low and the B input high, which closes S1 and S4 and opens all other switches. In this state, the reference is integrated by A1 in a negative sense until the integrator output reaches the comparator threshold. At this point, the comparator output goes high. This change in state is sensed by the MPU, which terminates  $t_2$  by again taking the A and B inputs both low. During  $t_2$ , the change in voltage across C $\chi$  is given by

$$\Delta V_{CX(2)} = \frac{V_{reft_2}}{R_2 C_X}$$
(2)

where  $R_2 = R_X + R_{S4} + R_{ref}$  and  $R_{ref}$  is the equivalent resistance of the reference divider.

Since  $\Delta V_{CX1} = -\Delta V_{CX2}$ , equations (1) and (2) can be combined to give

$$V_{I} = V_{ref} \frac{R_{1} \cdot t_{2}}{R_{2} \cdot t_{1}}$$
(3)

This equation is a variation on the ideal dual-slope equation, which is

$$V_{I} = V_{ref} \frac{t_{2}}{t_{1}}$$
(4)

Ideally then, the ratio of R<sub>1</sub>/R<sub>2</sub> would be exactly equal to one. In a typical TL505C system where  $R_{\chi} = 1 M\Omega$ , the scaling error introduced by the difference in R<sub>1</sub> and R<sub>2</sub> is so small that it can be neglected, and equation (3) reduces to (4).



2-111

# TL505C ANALOG-TO-DIGITAL CONVERTER

#### **PRINCIPLES OF OPERATION (Continued)**

#### component selection

The autozero capacitor C<sub>Z</sub> should be within the recommended range of operating conditions and should have low leakage characteristics. Most film-dielectric capacitors and some tantalum capacitors provide acceptable results. Ceramic and aluminum capacitors are not recommended because of their relatively high leakage characteristics.

The integrator capacitor  $C_X$  should also be within the recommended range and must have good voltage linearity and low dielectric absorption. For 10-bit applications, polyster, polycarbonate, and other film dielectrics are usually suitable. If greater precision or stability is required, a polypropylene-dielectric capacitor similar to TRW's X363UW might be appropriate.

Stray coupling from the comparator output to any analog pin (in order of importance, 13, 11, 10, 2, 4) must be minimized to avoid oscillations. In addition, all power supply pins should be bypassed at the package, for example, by a 0.01- $\mu$ F ceramic capacitor.

The time constant R<sub>X</sub>C<sub>X</sub> should be kept as near the minimum value as possible and is given by the formula:

Minimum 
$$R_X C_X = \frac{V_{I(max)} t_1}{(V_{CC} - 2 V - V_{I(max)})}$$

where:

t<sub>1</sub> = Input integration time in seconds,

 $V_{I(max)}$  = the maximum value of the analog input voltage,

 $V_{CC} - 2 V =$  the maximum voltage swing of the integrator input.



# **TL505C** ANALOG-TO-DIGITAL CONVERTER



FIGURE 3. TL505C IN CONJUNCTION WITH A TMS1000 SERIES MICROPROCESSOR

FOR A 3-DIGITAL PANEL METER APPLICATION



FIGURE 4. AUDIO PEAK POWER METER



2 Data Sheets

# TL5071. TL507C ANALOG-TO-DIGITAL CONVERTER

D2503, OCTOBER 1979-REVISED OCTOBER 1988

- Low Cost
- 7-Bit Resolution
- Monotonicity Over Entire A/D Conversion Range
- **Ratiometric Conversion**
- Conversion Speed . . . Approximately 1 ms
- Single-Supply Operation . . . Either Unregulated 8-V to 18-V (VCC2 Input), or Regulated 3.5-V to 6-V (VCC1 Input)
- 1<sup>2</sup>L Technology
- Power Consumption at 5 V . . . 25 mW Typ
- Regulated 5.5 V Output ( $\leq 1$  mA)

#### description

The TL507 is a low-cost single-slope analog-todigital converter designed to convert analog input voltages between 0.25 VCC1 and 0.75 VCC1 into a pulse-width-modulated output code. The device contains a 7-bit synchronous

P PACKAGE (TOP VIEW) ENABLE 1 8 RESET



FUNCTION	TABLE
1 0110 11014	IADEE

ANALOG INPUT CONDITION	ENABLE	ουτρυτ
Х	L†	н
V1<200 mV	н	L
V <sub>ramp</sub> >V <sub>I</sub> >200 mV	н	н
V <sub>I</sub> >V <sub>ramp</sub>	н	L

<sup>†</sup>Low level on enable also inhibits the reset function. H = high level, L = low level, X = irrelevant

A high level on the reset pin clears the counter to zero, which sets the internal ramp to 0.75 V<sub>CC</sub>. Internal pull-down resistors keep the reset and enable pins low when not connected.

counter, a binary weighted resistor ladder network, an operational amplifier, two comparators, a buffer amplifier, an internal regulator, and necessary logic circuitry. Integrated-injection logic (I<sup>2</sup>L) technology makes it possible to offer this complex circuit at low cost in a small dual-in-line 8-pin package.

In continuous operation, conversion speeds of up to 1000 conversions per second are possible. The TL507 requires external signals for clock, reset, and enable. Versatility and simplicity of operation, coupled with low cost, makes this converter especially useful for a wide variety of applications.

The TL507I is characterized for operation from  $-40^{\circ}$ C to 85°C, and the TL507C is characterized for operation from 0°C to 70°C.

# functional block diagram (positive logic)



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# TL507I, TL507C Analog-to-digital converter



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC1 (see Note 1) 6.5 V
Supply voltage, VCC2
Input voltage at analog input
Input voltage at enable, clock, and reset inputs ±20 V
On-state output voltage
Off-state output voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2) 1000 mW
Operating free-air temperature range: TL507I 40 °C to 85 °C
TL507C 0 to 70 °C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260 °C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise noted.

2. For operation above 25 °C free-air temperature, derate linearly to 520 mW at 85 °C at the rate of 8.0 mW/ °C.



**2** Data Sheets

# TL507I, TL507C ANALOG-TO-DIGITAL CONVERTER

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>	3.5	5	6	V
Supply voltage, V <sub>CC2</sub>	8	15	18	V
Input voltage at analog input	0		5.5	V
Input voltage at chip enable, clock, and reset inputs			±18	V
High-level input voltage, VIH, reset and enable	2			V
Low-level input voltage, VIL, reset and enable			0.8	V
On-state output voltage			5.5	V
Off-state output voltage			18	V
Clock frequency, f <sub>clock</sub>	0	125	150	kHz

# electrical characteristics over recommended operating free-air temperature range, $V_{CC1} = V_{CC2} = 5 V$ (unless otherwise noted)

#### regulator section

	PARAMETER	TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
VCC1	Supply voltage (output)	V <sub>CC2</sub> = 10 to 18 V,	$I_{CC1} = 0$ to $-1mA$	5	5.5	6	V
ICC1	Supply current	$V_{CC1} = 5 V,$	V <sub>CC2</sub> open		5	8	mA
ICC2	Supply current	$V_{CC2} = 15 V,$	V <sub>CC1</sub> open		7	10	mA

#### inputs

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VT+	Positive-going threshold voltage <sup>‡</sup>					4.5	V
VT-	Negative-going threshold voltage <sup>‡</sup>	Clock Input		0.4			V
Vhys	Hysteresis (V <sub>T +</sub> - V <sub>T -</sub> )			2	2.6	4	V
	IIH High-level input current	Reset, Enable, and Clock	$V_{1} = 2.4 V$		17	35	
ЧН			V <sub>1</sub> = 18 V	130	220	320	μΑ
ΙL	Low-level input current		$V_{I} = 0$			±10	μA
Ц	Analog input current		$V_1 = 4 V$		10	300	nA

#### output section

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
юн	High-level output current	V <sub>OH</sub> = 18 V		0.1	100	μA
IOL	Low-level output current	V <sub>OL</sub> = 5.5 V	5	10	15	mA
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA		80	400	mV

# operating characteristics over recommended operating free-air temperature range, $V_{CC1} = V_{CC2} = 5.12 V$

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Overall error				± 80	mV
Differential nonlinearity	See Figure 1			± 20	mV
Zero error <sup>‡</sup>	Binary count $= 0$			± 80	mV
Scale error	Binary count = 127			± 80	mV
Full scale input voltage <sup>‡</sup>	Binary count = 127	3.74	3.82	3.9	V
Propagation delay time from reset or enable			2		μS

 $^{\dagger}All$  typical values are at T\_A = 25 °C.  $^{\ddagger}These$  parameters are linear functions of V<sub>CC1</sub>.



# definitions

#### zero error

The absolute value of the difference between the actual analog voltage at the 01H-to-00H transition and the ideal analog voltage at that transition.

#### overall error

The magnitude of the deviation from a straight line between the endpoints of the transfer function.

#### differential nonlinearity

The maximum deviation of an analog-value change associated with a 1-bit code change (1 clock pulse) from its theoretical value of 1 LSB.



FIGURE 1. MONOTONICITY AND NONLINEARITY TEST CIRCUIT



# PRINCIPLES OF OPERATION

The TL507 is a single-slope analog-to-digital converter. All single-slope converters are basically voltageto-time or current-to-time converters. A study of the functional block diagram shows the versatility of the TL507.

An external clock signal is applied through a buffer to a negative-edge-triggered synchronous counter. Binaryweighted resistors from the counter are connected to an operational amplifier used as an adder. The operational amplifier generates a signal that ramps from  $0.75 \cdot V_{CC1}$  down to  $0.25 \cdot V_{CC1}$ . Comparator 1 compares the ramp signal to the analog input signal. Comparator 2 functions as a fault defector. With the analog input voltage in the range  $0.25 \cdot V_{CC1}$  to  $0.75 \cdot V_{CC1}$ , the duty cycle of the output signal is determined by the unknown analog input, as shown in Figure 2 and the Function Table.

For illustration, assume  $V_{CC1} = 5.12 V$ ,

 $0.25 \cdot V_{CC1} = 1.28 \text{ V}$   $1 \text{ binary count} = \frac{(0.75 - 0.25) \text{ V}_{CC1}}{128} = 20 \text{ mV}$   $0.75 \cdot V_{CC1} - 1 \text{ count} = 3.82 \text{ V}$ 

The output is an open-collector n-p-n transistor capable of withstanding up to 18 V in the off state. The output is current limited to the 8- to 12-mA range; however, care must be taken to ensure that the output does not exceed 5.5 V in the on state.

The voltage regulator section allows operation from either an unregulated 8- to 18-V V<sub>CC2</sub> source or a regulated 3.5- to 6-V V<sub>CC1</sub> source. Regardless of which external power source is used, the internal circuitry operates at V<sub>CC1</sub>. When operating from a V<sub>CC1</sub> source, V<sub>CC2</sub> may be connected to V<sub>CC1</sub> or left open. When operating from a V<sub>CC2</sub> source, V<sub>CC1</sub> can be used as a reference voltage output.



Data Sheets



4

D2161, JUNE 1976-REVISED OCTOBER 1986

- Switch ±10-V Analog Signals
- **TTL Logic Capability**
- 5- to 30-V Supply Ranges
- Low (100 Ω) On-State Resistance
- High (10<sup>11</sup>  $\Omega$ ) Off-State Resistance
- 8-Pin Functions

# description

The TL601, TL604, TL607, and TL610 are a family of monolithic P-MOS analog switches that provide fast switching speeds with high roff/ron ratio and no offset voltage. The p-channel enhancement-type MOS switches accept analog signals up to  $\pm 10$  V and are controlled by TTLcompatible logic inputs. The monolithic structure is made possible by BI-MOS technology, which combines p-channel MOS with standard bipolar transistors.

These switches are particularly useful in military, industrial, and commercial applications such as data acquisition, multiplexers, A/D and D/A converters, MODEMS, sample-and-hold systems, signal multiplexing, integrators, programmable operational amplifiers, programmable voltage regulators, crosspoint switching networks, logic interface, and many other analog systems.

The TL601 is an SPDT switch with two logic control inputs. The TL604 is a dual complementary SPST switch with a single control input. The TL607 is an SPDT switch with one logic control input and one enable input. The TL610 is an SPST switch with three logic control inputs. The TL610 features a higher roff/ron ratio than the other members of the family.

The TL601M, TL604M, TL607M, and TL610M are characterized for operation over the full military temperature range of -55 °C to 125 °C, the TL601I, TL604I, TL607I, and TL610I are characterized for operation from -25°C to 85 °C, and the TL601C, TL604C, TL607C, and TL610C are characterized for operation from 0°C to 70°C.



TYPICAL OF ALL INPUTS





PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



1	INPUTS	ANALOG SWITCH			
Α	ENABLE	S1	S2		
х	L	OFF (OPEN)	OFF (OPEN)		
L	н	OFF (OPEN)	ON (CLOSED)		
н	н	ON (CLOSED)	OFF (OPEN)		

<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984.

## TL607 logic diagram (positive logic)





FUNCTION TABLE

LOGIC INPUT	ANALOG SWITCH				
Α	S1	S2			
н	ON (CLOSED)	OFF (OPEN)			
L	OFF (OPEN)	ON (CLOSED)			



FUNCTION TABLE

INPUTS			ANALOG SWITCH
А	в	С	S
L	х	х	OFF (OPEN)
x	L	х	OFF (OPEN)
x	х	L	OFF (OPEN)
н	н	н	ON (CLOSED)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: All voltage values are with respect to network ground terminal.

## recommended operating conditions

	TL60	1М, ТІ	.604M	TL6	011, TL	6041	TL60	1C, TL	604C	
	TL60	7М, ТІ	.610M	TL6	07I, TL	6101	TL60	7C, TL	610C	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC +</sub> (see Figure 1)	5	10	25	5	10	25	5	10	25	V
Supply voltage, V <sub>CC</sub> (see Figure 1)	- 5	- 20	- 25	- 5	- 20	-25	- 5	- 20	- 25	V
$V_{CC+}$ to $V_{CC-}$ supply voltage differential (see Figure 1)	15		30	15		30	15		30	V
High-level control input voltage, V <sub>IH</sub>	2		5.5	2		5.5	2		5.5	V
Low-level control input voltage, VIL All inputs			0.8			0.8			0.8	
Voltage at any analog switch (S) terminal	V <sub>CC</sub> – +	- 8	V <sub>CC+</sub>	VCC-	+8	V <sub>CC+</sub>	V <sub>CC</sub> -	+8	V <sub>CC+</sub>	V
Switch on-state current			10			10			10	mA
Operating free-air temperature, TA	- 55		125	- 25		85	0		70	°C



electrical characteristics over recommended operatir	ng free-air temperature range, VCC+ =	10 V,
$V_{CC-} = -20$ V, analog switch test current = 1 r	nA (unless otherwise noted)	

PARAMETER		TEST CONDITIONS <sup>†</sup>			TL6M TL6I MIN_TYP <sup>‡</sup> _MAX			TI	UNIT			
ίн	High-level input current	V <sub>1</sub> = 5.5 V	V <sub>1</sub> = 5.5 V			0.5	10		0.5	10	μA	
IL.	Low-level input current	V <sub>I</sub> = 0.4 V				- 50	- 250		- 50	-250	μΑ	
1	Switch off state surrent	$V_{I(sw)} = -10$	0 V,	$T_A = 25 ^{\circ}C$		-400			- 500		pА	
'off	Switch on-state current	See Note 2		$T_A = MAX^{\dagger}$		- 50	- 100		- 10	- 20	nA	
				TL601								
		$V_{I(sw)} = 10$	V,	TL604		55	100		75	200		
		$I_{O(sw)} = -1$	mA	TL607								
	Switch on state resistance			TL610		40	80		40	100		
ion 3	Switch on-state resistance			TL601	1						- 12	
		$V_{I(sw)} = -10$	0 V,	TL604	220	400	220	600				
		$I_{O(sw)} = -1$	mA	TL607								
		TL610			120	300		120	400			
roff	Switch off-state resistance					25			20		GΩ	
Con	Switch on-state input capacitance	$V_{I(sw)} = 0 V$	, f = 1 MH	z		16			16		рF	
Coff	Switch off-state input capacitance	$V_{I(SW)} = 0 V$	, f = 1 MH	z		8			8		pF	
				TL601	5		10		5	10		
		Logic input(s)		TL604								
		at 5.5 V,	Enable			5	10		5	10		
ICC +	Supply current from V <sub>CC +</sub>	All switch	input high	TI 607								mA
		terminals	Enable	12007	3		5		3	5		
		open	input low									
	· · · · · · · · · · · · · · · · · · ·			TL610		5	10		5	10		
				TL601		- 1.2	-2.5		- 1.2	- 2.5		
		Logic input(s)		TL604								
		at 5.5 V,	Enable		ļ	-2.5	- 5		-2.5	- 5		
ICC –	Supply current from V <sub>CC</sub> -	All switch	input high	TI 607							mA	
		terminals	Enable			-0.05	-0.5		-0.05	-0.5		
		open	input low									
				TL610		- 1.2	-2.5		-1.2	-2.5	[	

 $^{\dagger}MAX$  is 125°C for M-suffix types, 85°C for I-suffix types, and 70°C for C-suffix types.  $^{\ddagger}All$  typical values are at  $T_A~=~25$ °C except for  $I_{off}$  at  $T_A~=~MAX$ . NOTE 2: The other terminal of the switch under test is at  $V_{CC}+~=~10$  V.

# switching characteristics, $V_{CC+} = 10 V$ , $V_{CC-} = -20 V$ , $T_A = 25 °C$

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
toff	Switch turn-off time	$P_{1} = 1 k 0 C_{1} = 25 k \Gamma See Figure 2$		400	500	
t <sub>on</sub> s	Switch turn-on time	$n_{L} = 1 \text{ k}_{M}, \text{ C}_{L} = 35 \text{ pr}, \text{ See Figure 2}$		100	150	ns

TEXAS

INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



Figure 1 shows power supply boundary conditions for proper operation of the TL601 Series. The range of operation for supply V<sub>CC+</sub> from +5 V to +25 V is shown on the vertical axis. The range of V<sub>CC-</sub> from -5 V to -25 V is shown on the horizontal axis. A recommended 30-V maximum voltage differential from V<sub>CC+</sub> to V<sub>CC-</sub> governs the maximum V<sub>CC+</sub> for a chosen V<sub>CC-</sub> (or vice versa). A minimum recommended difference of 15 V from V<sub>CC+</sub> to V<sub>CC-</sub> and the boundaries shown in Figure 1 allow the designer to select the proper combinations of the two supplies.

The designer-selected V<sub>CC+</sub> supply value for a chosen V<sub>CC-</sub> supply value limits the maximum input voltage that can be applied to either switch terminal; that is, the input voltage should be between V<sub>CC-</sub> +8 V and V<sub>CC+</sub> to keep the on-state resistance within specified limits.



Data Sheets







D OR P PACKAGE

(TOP VIEW)

7

5

CLKIN 1

CLKR 2

Vcc – **□**4

LS 3

D2970, NOVEMBER 1986-REVISED NOVEMBER 1988

8 FILTER IN

hvcc+

6 TAGND

FILTER OUT

- Low Clock-to-Cutoff-Frequency Ratio Error TLC04/MF4A-50... ±0.8% TLC14/MF4A-100... ±1%
- Filter Cutoff Frequency Dependent Only on External-Clock Frequency Stability
- Minimum Filter Response Deviation Due to External Component Variations Over Time and Temperature
- Cutoff Frequency Range from 0.1 Hz to 30 kHz, V<sub>CC±</sub> = ±2.5 V
- 5-V to 12-V Operation
- Self Clocking or TTL-Compatible and CMOS-Compatible Clock Inputs
- Low Supply Voltage Sensitivity
- Designed to be Interchangeable with National MF4-50 and MF4-100

#### description

The TLCO4/MF4A-50 and TLC14/MF4A-100 are monolithic Butterworth low-pass switched-capacitor filters. Each is designed as a low-cost, easy-to-use device providing accurate fourth-order low-pass filter functions in circuit design configurations.

Each filter features cutoff frequency stability that is dependent only on the external-clock frequency stability. The cutoff frequency is clock tunable and has a clock-to-cutoff frequency ratio of 50:1 with less than  $\pm 0.8\%$  error for the TLC04/MF4A-50 and a clock-to-cutoff frequency ratio of 100:1 with less than  $\pm 1\%$  error for the TLC14/MF4A-100. The input clock features self-clocking or TTL- or CMOS-compatible options in conjunction with the level shift (LS) pin.

The TLC04M/MF4A-50M and TLC14M/MF4A-100M are characterized over the full military temperature range of -55 °C to 125 °C. The TLC04I/MF4A-50I and TLC14I/MF4A-100I are characterized for operation from -40 °C to 85 °C. The TLC04C/MF4A-50C and TLC14C/MF4A-100C are characterized for operation from 0 °C to 70 °C.

## functional block diagram



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# TLC04/MF4A-50, TLC14/MF4A-100 Butterworth Fourth-Order Low-Pass Switched-Capacitor Filters

		PACKAGE					
TA	CLOCK-TO-CUTOFF	SMALL OUTLINE	PLASTIC DIP				
	FREQUENCY RATIO	(D)	(P)				
0°C	50:1	TLC04CD/MF4A-50CD	TLC04CP/MF4A-50CP				
to							
70°C	100:1	TLC14CD/MF4A-100CD	TLC14CP/MF4A-100CP				
-40°C	50:1	TLC04ID/MF4A-50ID	TLC04IP/MF4A-50IP				
to							
85°C	100:1	TLC14ID/MF4A-100ID	TLC14IP/MF4A-100IP				
– 55°C	50:1		TLC04MP/MF4A-50MP				
to							
125°C	100:1		TLC14MP/MF4A-100MP				

AVAILABLE OPTIONS

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLC04CDR/MF4A-50CDR).

# pin description

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	
AGND	6	1	Analog Ground – The noninverting input to the operational amplifiers of the Butterworth fourth-order low-
			pass filter.
CLKIN	1	1	Clock In — The clock input terminal for CMOS-compatible clock or self-clocking options. For either option,
			the Level Shift (LS) terminal is at V <sub>CC –</sub> . For self-clocking, a resistor is connected between the CLKIN and
			CLKR terminal pins and a capacitor is connected from the CLKIN terminal pin to ground.
CLKR	2	1	Clock R - The clock input for a TTL-compatible clock. For a TTL clock, the level shift pin is connected
			to mid-supply and the CLKIN pin may be left open, but it is recommended that it be connected to either
			V <sub>CC+</sub> or V <sub>CC-</sub> .
FILTER IN	8	1	Filter Input
FILTER OUT	5	0	Butterworth fourth-order low-pass Filter Output
LS	3	I	Level Shift – This terminal accommodates the various input clocking options. For CMOS-compatible clocks
			or self-clocking, the level-shift terminal is at V <sub>CC –</sub> and for TTL-compatible clocks, the level-shift terminal
			is at mid-supply.
V <sub>CC+</sub>	7	1	Positive supply voltage terminal
V <sub>CC</sub> –	4	I	Negative supply voltage terminal



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC\pm}$ (see Note 1).	±7 V
Operating free-air temperature range:	TLC04M/MF4A-50M, TLC14M/MF4A-100M -55 °C to 125 °C
	TLC04I/MF4A-50I, TLC14I/MF4A-100I 40°C to 85°C
	TLC04C/MF4A-50C, TLC14C/MF4A-100C 0°C to 70°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch)	) from case for 10 seconds 260 °C

NOTE 1: All voltage values are with respect to the AGND terminal.

#### recommended operating conditions

			TLC04	1/MF4A-50	TLC14	LIAUT		
			MIN	MAX	MIN	MAX	UNIT	
V <sub>CC</sub> +	Positive supply voltage		2.25	6	2.25	6	V	
Vcc-	Negative supply voltage		- 2.25	- 6	- 2.25	- 6	V	
VIH	High-level input voltage		2		2		V	
VIL	Low-level input voltage			0.8		0.8	V	
f <sub>clock</sub>	Clock frequency (see Note 2)	$V_{CC\pm} = \pm 2.5 V$	5	1.5x10 <sup>6</sup>	5	1.5x10 <sup>6</sup>	Hz	
		$V_{CC\pm} = \pm 5 V$	5	2x106	5	2x10 <sup>6</sup>		
f <sub>co</sub>	Cutoff frequency (see Note 3)		0.1	40x10 <sup>3</sup>	0.05	20x10 <sup>3</sup>	Hz	
T <sub>A</sub> Operating free-air		TLC04M/MF4A-50M, TLC14M/MF4A-100M	- 55	125	- 55	125		
	Operating free-air temperature	TLC04I/MF4A-50I, TLC14I/MF4A-100I	- 40	85	- 40	85	°C	
		TLC04C/MF4A-50C, TLC14C/MF4A-100C	0	70	0	70		

NOTES: 2. Above 250 kHz, the input clock duty cycle should be 50% to allow the operational amplifiers the maximum time to settle while processing analog samples.

3. The cutoff frequency is defined as the frequency where the response is 3.01 dB less than the dc gain of the filter.



electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 2.5 V$ ,  $V_{CC-} = -2.5 V$ ,  $f_{clock} \le 250 \text{ kHz}$  (unless otherwise noted)

#### filter section

DADAMETED			TEST CONDITIONS	TLC	04/MF4	A-50	TLC			
FARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
Voo	Output voltage offset				25			50		mV
VOM Peak output voltages	VOM +	+ Pi = 10 k0		2		1.8	2		V	
	Feak output voltages	Vom -		- 1.25	- 1.7		- 1.25	- 1.7		ľ
IOS Short-circuit output current	Chart circuit cutrut current	Source	$T_{A} = 25 ^{\circ}C,$		-0.5			-0.5		
	Short-circuit output current	Sink	See Note 4		4			4		mA
lcc	Supply current		$f_{clock} = 250 \text{ kHz}$		1.2	2.25		1.2	2.25	mA

2

Data Sheets

NOTE 4: IOS (source current) is measured by forcing the output to its maximum positive voltage and then shorting the output to the negative supply (V<sub>CC</sub> –) terminal. IOS (sink current) is measured by forcing the output to its maximum negative voltage and then shorting the output to the positive supply (V<sub>CC</sub> +) terminal.

# operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 2.5 V$ , $V_{CC-} = -2.5 V$ (unless otherwise noted)

DADAMETER	TEST CONS	TLC	04/MF4	A-50	TLC	1.0017			
PARAMETER	TEST CONDITIONS			TYPT	MAX	MIN	TYP	MAX	
Maximum clock frequency, fmax	See Note 2		1.5	3		1.5	3		MHz
Clock-to-cutoff-frequency ratio	f < 250 kHz	T 25%C	19 27	50.07	50.97	00	100	101	
(fclock/fco)	Clock S 250 KHZ,	1A - 25 C	45.27	50.07	50.87	33	100	101	
Temperature coefficient of	f < 250 kHz			+ 25			+ 25		nnm/9C
clock-to-cutoff frequency ratio	CIOCK S 250 KHZ			125			±25		ppin/ C
	f <sub>CO</sub> = 5 kHz,	f = 6 kHz	- 7.9	- 7.57	-7.1				
	f <sub>clk</sub> = 250 kHz,								dB
Frequency response above and below	$T_A = 25^{\circ}C$	f = 4.5 kHz	-1.7	- 1.46	-1.3				
cutoff frequency (see Note 5)	$f_{CO} = 2.5 \text{ kHz},$	f = 3 kHz				-7.9	-7.42	- 7.1	
	f <sub>clk</sub> = 250 kHz,								dB
	$T_A = 25^{\circ}C$	f = 2.25 kHz	İ			-1.7	- 1.51	- 1.3	
Dynamic range (see Note 6)	$T_A = 25 °C$			80			78		dB
Stop-band frequency	f 250 kHz		24	25		24	25		dB
attentuation at 2 f <sub>co</sub>	CIOCK S 250 KHZ		24	20		24	25		
DC voltage amplification	f <sub>clock</sub> ≤ 250 kHz,	$RS \leq 2 k\Omega$	-0.15	0	0.15	-0.15	0	0.15	dB
Peak-to-peak clock	T 25°C			5			5		m\/
feedthrough voltage	1A - 25 C			5			5		

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 2. Above 250 kHz, the input clock duty cycle should be 50% to allow the operational amplifiers the maximum time to settle while processing analog samples.

5. The frequency responses at f are referenced to a dc gain of 0 dB.

 The dynamic range is referenced to 1.06 V rms (1.5 V peak) where the wideband noise over a 30-kHz bandwidth is typically 106 μV rms for the TLC04/MF4A-50 and 135 μV rms for the TLC14/MF4A-100.



# electrical characteristics over recommended operating free-air temperature range, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, f<sub>clock</sub> $\leq 250$ kHz, (unless otherwise noted)

# filter section

PARAMETER		TEST CONDITIONS	TLC	04/MF4	A-50	TLC	LIAUT		
		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OO</sub> Output voltage offset				150			200		mV
	VoM+	D 10.40	3.75	4.3		3.75	4.5		
VOM Peak output voltages	Vom-		- 3.75	- 4.1		- 3.75	- 4.1		l v
	Source	$T_{A} = 25 ^{\circ}C,$		- 2			- 2		
IOS Short-circuit output current	Sink	See Note 4		5			5		mA
ICC Supply current		f <sub>clock</sub> = 250 kHz		1.8	3		1.8	3	mA
k <sub>svs</sub> Supply voltage sensitivity (see Figure			- 30			- 30		dB	

NOTE 4: I<sub>OS</sub> (source current) is measured by forcing the output to its maximum positive voltage and then shorting the output to the negative supply (V<sub>CC</sub> -) terminal. I<sub>OS</sub> (sink current) is measured by forcing the output to its maximum negative voltage and then shorting the output to the positive supply (V<sub>CC</sub> +) terminal.

#### clocking section

PARAMETER		TEST CONDITIONS <sup>‡</sup>	MIN	TYP <sup>†</sup>	MAX	UNIT
V- Positivo going input threshold voltage		$V_{CC+} = 10 V, V_{CC-} = 0$	6.1	7	8.9	V
VI + Positive-going input threshold voltage		$V_{CC+} = 5 V, V_{CC-} = 0$	3.1	3.5	4.4	v
V- Negative going input threshold voltage		$V_{CC+} = 10 V, V_{CC-} = 0$	1.3	3	3.8	V
V _ Negative-going input threshold voltage	CLKIN	$V_{CC+} = 5 V, V_{CC-} = 0$	0.6	1.5	1.9	v
		$V_{CC+} = 10 V, V_{CC-} = 0$	2.3	4	7.6	V
vhys Hysteresis (v++ - v+-)		$V_{CC+} = 5 V, V_{CC-} = 0$	1.2	2	3.8	v
Very High level output voltage		$V_{CC} = 10 V$	9			V
		$V_{CC} = 5 V$ $O = -10 \mu A$	4.5			v
		$V_{CC} = 10 V_{10} = 100$			1	V
		$V_{CC} = 5 V$ $I_{O} = 10 \mu R$			0.5	v
Input lookage ourrent	CIVE	V <sub>CC</sub> = 10 V Level Shift pin at mid-supply,			2	
input leakage current	CLKN	$V_{CC} = 5 V T_A = 25 °C$			2	μΑ
Output ourrent		$V_{CC} = 10 V CLKR and CLKIN$	- 3	- 7		
Output current		$V_{CC} = 5 V$ shorted to $V_{CC}$ –	- 0.75	- 2		IIIA
Output ourrent		$V_{CC} = 10 V CLKR and CLKIN$	3	7		<b>m</b> (
		$V_{CC} = 5 V$ shorted to $V_{CC+}$	0.75	2		IIIA

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

 $^{\dagger}V_{CC} = V_{CC+} - V_{CC-}$ 



operating	characteristics	over	recommended	operating	free-air	temperature	range,	VCC+	=	5 V,
$V_{CC-} =$	– 5 V (unless	other	wise noted)							

DADAMETED	TEAT CONDITIONS		TLO	CO4/MF4	A-50	TLC			
PARAMETER	TEST CONL	TEST CONDITIONS		TYPT	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Maximum clock frequency, f <sub>max</sub>			2	4		2	4		MHz
Clock-to-cutoff-frequency ratio (fclock/fco)	f <sub>clock</sub> ≤ 250 kHz,	$T_A = 25 ^{\circ}C$	49.58	49.98	50.38	99	100	101	
Temperature coefficient of clock-to-cutoff frequency ratio	$f_{clock} \le 250 \text{ kHz}$			±15			± 15		ppm/°C
Frequency response above and below	$f_{CO} = 5 \text{ kHz},$ $f_{HI} = 250 \text{ kHz}$	f = 6 kHz	- 7.9	- 7.57	- 7.1				dB
	$T_{A} = 25^{\circ}C$	f = 4.5 kHz	- 1.7	- 1.44	- 1.3				ub.
cutoff frequency (see Note 5)	f <sub>CO</sub> = 2.5 kHz, f = 250 kHz	f = 3 kHz				- 7.9	-7.42	-7.1	dB
	$T_{clk} = 250 \text{ kHz},$ $T_{A} = 25 ^{\circ}\text{C}$	f = 2.25  kHz				- 1.7	- 1.51	-1.3	ub.
Dynamic range (see Note 7)	$T_A = 25 ^{\circ}C$			86			84		dB
Stop-band frequency attentuation at 2 f <sub>CO</sub>	f <sub>clock</sub> ≤ 250 kHz		24	25		24	25		dB
DC voltage amplification	f <sub>clock</sub> ≤ 250 kHz,	$RS \leq 2 k\Omega$	-0.15	0	0.15	-0.15	0	0.15	dB
Peak-to-peak clock feedthrough voltage	$T_A = 25 ^{\circ}C$			7			7		mV

<sup>†</sup> All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 2. Above 250 kHz, the input clock duty cycle should be 50% to allow the operational amplifiers the maximum time to settle while processing analog samples.

5. The frequency responses at f are referenced to a dc gain of 0 dB.

 The dynamic range is referenced to 2.82 V rms (4 V peak) where the wideband noise over a 30-kHz bandwidth is typically 142 µV rms for the TLC04/MF4A-50 and 178 µV rms for the TLC14/MF4A-100.





#### TYPICAL CHARACTERISTICS





FIGURE 4. TTL-CLOCK-DRIVEN, DUAL-SUPPLY OPERATION


## TLC04/MF4A-50, TLC14/MF4A-100 BUTTERWORTH FOURTH-ORDER LOW-PASS SWITCHED-CAPACITOR FILTERS



FIGURE 5. SELF-CLOCKING THROUGH SCHMITT-TRIGGER OSCILLATOR, DUAL-SUPPLY OPERATION



## TLC04/MF4A-50, TLC14/MF4A-100 BUTTERWORTH FOURTH-ORDER LOW-PASS SWITCHED-CAPACITOR FILTERS



NOTES: A. The external clock used must be of CMOS level because the clock is input to a CMOS Schmitt trigger.

B. The Filter input signal should be dc-biased to mid-supply or ac-coupled to the terminal.

C. The AGND terminal must be biased to mid-supply.

FIGURE 6. EXTERNAL-CLOCK-DRIVEN SINGLE-SUPPLY OPERATION



## TLCO4/MF4A-50, TLC14/MF4A-100 BUTTERWORTH FOURTH-ORDER LOW-PASS SWITCHED-CAPACITOR FILTERS



NOTE A: The AGND terminal must be biased to mid-supply.

#### FIGURE 7. SELF-CLOCKING THROUGH SCHMITT-TRIGGER OSCILLATOR, SINGLE-SUPPLY OPERATION



Data Sheets

## TLC04/MF4A-50, TLC14/MF4A-100 BUTTERWORTH FOURTH-ORDER LOW-PASS SWITCHED-CAPACITOR FILTERS



TYPICAL APPLICATION DATA





2



D2952, AUGUST 1986-REVISED NOVEMBER 1988

• Maximum Clock to Center-Frequency Ratio Error

 $\begin{array}{c} TLC10 \ . \ . \ \pm 0.6\% \\ TLC20 \ . \ . \ \pm 1.5\% \end{array}$ 

- Filter Cutoff Frequency Stability Dependent Only on External-Clock Frequency Stability
- Minimum Filter Response Deviation Due to External Component Variations over Time and Temperature
- Critical-Frequency Times Q Factor Range Up to 200 kHz
- Critical-Frequency Operation Up to 30 kHz
- Designed to be Interchangeable with: National MF10 Maxim MF10 Linear Technology LTC1060

#### description

The TLC10/MF10A and TLC20/MF10C are monolithic general-purpose switched-capacitor CMOS filters each containing two independent active-filter sections. Each device facilitates configuration of Butterworth, Bessel, Cauer, or Chebyshev filter design.

Filter features include cutoff frequency stability that is dependent only on the external clock frequency stability and minimal response deviation over time and temperature. Features also include a critical-frequency times filter quality ( $\Omega$ ) factor range of up to 200 kHz.

With external clock and resistors, each filter section can be used independently to produce various second-order functions or both sections can be cascaded to produce fourth-order functions. For functions greater than fourthorder, ICs can be cascaded.

The TLC10/MF10A and TLC20/MF10C are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.





#### **AVAILABLE OPTIONS**

		MAY	PACK	AGE					
	TΑ	f /fo EPROR	CHIP CARRIER	PLASTIC DIP					
l		Clock/IC ERROR	(FN) (N)						
			TLC10CFN	TLC10CN					
	0.00	±0.6%	or	or					
	to		MF10ACFN	MF10ACN					
	70.00		TLC20CFN	TLC20CN					
	/0 C	±1.5%	or	or					
			MF10CCFN	MF10CCN					

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## TLC10/MF10A, TLC20/MF10C Universal dual switched-capacitor filter

PIN									
NAME	NO.	1/0	DESCRIPTION						
AGND	15	1	Analog Ground – The noninverting inputs to the input operational amplifiers of both filter sections. This terminal						
			should be at ground for dual supplies or at mid-supply level for single-supply operation.						
1APIN	5	1	All-Pass Inputs – The all-pass input to the summing amplifier of each respective filter section used for all-pass						
2APIN	16		filter applications in configuration modes 1a, 4, 5, and 6. This terminal should be driven from a source having						
			an impedance of less than 1 k $\Omega$ . In all other modes, this terminal is grounded. See Typical Application Data.						
1BP	2	0	Band-Pass Outputs The band-pass output of each respective filter section provides the second-order band-						
2BP	19		pass filter functions.						
CF/CL	12		Center Frequency/Current Limit - This input terminal provides the option to select the input-clock-to-center-						
			frequency ratio of 50:1 or 100:1 or to limit the current of the IC. For a 50:1 ratio, the CF/CL terminal is set						
			to V <sub>DD+</sub> . For a 100:1 ratio, the CF/CL terminal is set to ground for dual supplies or to mid-supply level for						
			single-supply operation. For current limiting, the CF/CL terminal is set to V $_{ m DD-}$ . This aborts filtering and limits						
			the IC current to 0.5 milliamperes.						
1CLK	10	1	Clock Inputs - The clock input to the two-phase nonoverlapping generator of each respective filter section						
2CLK	11		is used to generate the center frequency of the complex pole pair second-order function. Both clocks should						
			be of the same level (TTL or CMOS) and have duty cycles close to 50%, especially when clock frequencies						
			(f <sub>clock</sub> ) greater than 200 kHz are used. At this duty cycle, the operational amplifiers have the maximum time						
			to settle while processing analog samples.						
11N	4	1	Inverting Inputs – The inverting input side of the input operational amplifier whose output drives the summing						
2IN -	17		amplifier of each respective filter section.						
1LP	1	0	Low-Pass Outputs - The low-pass outputs of the second-order filters						
2LP	20	Ŭ							
LS	9	1	Level Shift – This terminal accommodates various input clock levels of bipolar (CMOS) or unipolar (TTL or						
			other clocks) to function with single or dual supplies. For CMOS ( $\pm$ 5-volt) clocks, V <sub>DD</sub> – or ground is applied						
			to the LS terminal. For TTL and other clocks, ground is applied to the LS terminal.						
1NAH	3	0	Notch, All-Pass, or High-Pass Outputs – The output of each respective filter section can be used to provide						
2NAH	18		either a second-order notch, all-pass, or high-pass output filter function, depending on circuit configuration.						
SW	6		Switch Input – This input terminal is used to control internal switches to connect either the AGND input or						
			the LP output to one of the inputs of the summing amplifier. The terminal controls both independent filter sections						
			and places them in the same configuration simultaneously. If V <sub>CC<math>- is applied to the SW terminal, the AGND</math></sub>						
			input terminal will be connected to one of the inputs of each summing amplifier. If $V_{CC+}$ is applied to the						
			SW terminal, the LP output will be connected to one of the inputs of the summing amplifier.						
V <sub>CC+</sub>	7		Analog positive supply voltage terminal						
V <sub>CC</sub> -	14		Analog negative supply voltage terminal						
V <sub>DD</sub> +	8		Digital positive supply voltage terminal						
V <sub>DD</sub> -	13		Digital negative supply voltage terminal						







2-141

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Analog supply voltage, V <sub>CC<math>\pm</math></sub> (see Note 1)	. ±7V
Digital supply voltage, VDD±	. ±7V
Operating free-air temperature range 0°C	to 70°C
Storage temperature range	o 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FN or N package	260°C

NOTE 1: All voltage values are with respect to the AGND terminal.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Analog supply voltage, $V_{CC\pm}$ , (see Note 2)	± 4	± 5	±6	V
Digital supply voltage, $V_{DD\pm}$ , (see Note 2)	±4	± 5	±6	V
Clock frequency, fclock, (see Note 3)	0.008		1.0	MHz
Operating free-air temperature, T <sub>A</sub>	0		70	°C

NOTES: 2. A common supply voltage source should be used for the analog and digital supply voltages. Although each has separate terminals, they are connected together internally at the substrate. V<sub>CC+</sub> and V<sub>DD+</sub> can be connected together at the device terminals or at the supply voltage source. The same is true for  $V_{CC}$  – and  $V_{DD}$  –. 3. Both input clocks should be of the same level type (TTL or CMOS), and their duty cycles should be at 50% above 200 kHz

to allow the operational amplifiers the maximum time to settle while processing analog samples.

## electrical characteristics at V<sub>CC±</sub> = $\pm 5$ V, V<sub>DD±</sub> + = $\pm 5$ V, T<sub>A</sub> = 25 °C (unless otherwise noted)

	DADAMETED		TEST CONDITIONS	TLC	0/MF1	0A	TLC20/MF10C			LINUT	
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Ven	Maximum peak-to-peak	output	$P_{\rm b} = 3.5 k_{\rm c}$ at all outputs	±4	+ 1 1		±3.8	± 3.9		V	
VOPP	voltage swing				14.1						
	Short-circuit output	Source	San Nata 4		2			2		<b>m</b> A	
os	current, Pins 3 and 18	Sink	See Note 4		50			50			
ICC	Supply current				8	10		8	10	mA	

NOTE 4: The short-circuit output current for pins 1, 2, 19, and 20 will be typically the same as pins 3 and 18.

### operating characteristics at V<sub>CC±</sub> = $\pm 5$ V, V<sub>DD±</sub> = $\pm 5$ V, T<sub>A</sub> = 25 °C (unless otherwise noted)

DADAMETED	TEST CONDITIONS			TL	C10/MF	10A	TLC20/MF10C			UNIT	
PARAMETER		TEST CONDITIONS				MAX	MIN	TYP	MAX	UNIT	
Critical-frequency range	$f_0 \times Q \le 20$	0 kHz		20	30		20	30		kHz	
Maximum clock	See Nate 2			1	1 5		1	1 5		MILLE	
frequency, fclock	See Note 5				1.5		'	1.5		WITTZ	
Clock to center-frequency	$f_0 \le 5 \text{ kHz},$	R3/R2 = 10,	Pin 12 at 5 V	49.64	49.94	50.24	49.24	49.94	50.64		
ratio	Mode 1,	See Figure 1	Pin 12 at 0 V	98.75	99.35	99.95	97.86	99.35	100.84		
Temperature coefficient of	$f_0 \le 5 \text{ kHz},$	R3/R2 = 20,	Pin 12 at 5 V		± 10			±10		ppm/9C	
center frequency	Mode 1,	See Figure 1	Pin 12 at 0 V		± 100			± 100		ppm/-C	
Filter Q (quality factor)	$f_0 \le 5 \text{ kHz},$	R3/R2 = 20,	Pin 12 at 5 V		±2%	±4%		±2%	±6%		
deviation from 20	Mode 1,	See Figure 1	Pin 12 at 0 V		±2%	±3%		±2%	±6%		
Temperature coefficient of	$f_0 \le 5 \text{ kHz},$	R3/R2 = 20,			. 500			. 500		nnm/0C	
measured filter Q	Mode 1				± 500			± 500		ppm/-C	
Low-pass output deviation	R1 = R2 =	10 kΩ		. 20/		. 20/					
from unity gain	Mode 1,	See Figure 1				± 2 %			± 2 %		
Crosstalk attenuation					60			60		dB	
Clock feedthrough voltage					10			10		mV	
Operational amplifier					2 5			2 5		MUS	
gain-bandwidth product					2.0			2.5		IVITIZ	
Operational amplifier					7			7		Mue	
slew rate					/			/		v/μs	



#### TYPICAL APPLICATION DATA

#### modes of operation

The TLC10/MF10A and TLC20/MF10C are switched-capacitor (sampled-data) filters that closely approximate continuous filters. Each filter section is designed to approximate the response of a second-order variable filter. When the sampling frequency is much larger than the frequency band of interest, the sampled-data filter is a good approximation to its continuous time equivalent. In the case of the TLC10/MF10A and TLC20/MF10C, the ratio is about 50:1 or 100:1. To fully describe their transfer function, a time domain approach would be appropriate. Since this may appear cumbersome, the following application examples are based on the well known frequency domain. It should be noted that in order to obtain the actual filter response, the filter's response must be examined in the z-domain.



 $f_{0} = f_{clock}/100 \text{ or } f_{clock}/50 \\ f_{notch} = f_{0} \\ H_{OLP} = -R2/R1 \text{ (as } f \rightarrow 0) \\ H_{OBP} = -R3/R1 \text{ (at } f = f_{0}) \\ H_{ON} = \text{ notch gain } \begin{cases} as f \text{ approaches } 0 - R2/R1 \\ s f \text{ approaches } 0.5 \ f_{clock} \\ 0 = f_{0}/BW = R3/R2 \end{cases}$ 

Circuit dynamics:

The following expressions determine the swing at each output as a function of the desired Q of the second-order function.  $H_{OLP} = H_{OBP}/Q$  or  $H_{OLP} \times Q = H_{ON} \times Q$  $H_{OLP}$  (peak) = Q ×  $H_{OLP}$  (for high Qs)

FIGURE 1. MODE 1 FOR NOTCH, BAND-PASS, AND LOW-PASS OUTPUTS: fnotch = fo





**TYPICAL APPLICATION DATA** 

Circuit dynamics:  $H_{OBP1} \approx Q$ 

#### FIGURE 2. MODE 1a FOR NONINVERTING BAND-PASS AND LOW-PASS OUTPUTS



TYPICAL APPLICATION DATA



Data Sheets

$$\begin{split} f_{0} &= f_{notch} \times \sqrt{R2/R4 + 1} \\ f_{notch} &= f_{clock}/100 \text{ or } f_{clock}/50 \\ Q &= \sqrt{\frac{R2/R4 + 1}{R2/R3}} \\ H_{OLP} (as f approaches 0) &= \frac{-R2/R1}{R2/R4 + 1} \\ H_{OBP} (at f = f_{0}) &= -R3/R1 \\ H_{ON1} (as f approaches 0) &= \frac{-R2/R1}{R2/R4 + 1} \\ H_{ON2} (as f approaches 0.5 f_{clock}) &= -R2/R1 \\ Circuit dynamics: \end{split}$$

 $H_{OBP} = Q \sqrt{H_{OLP} \times H_{ON2}} = Q \sqrt{H_{ON1} \times H_{ON2}}$ 

FIGURE 3. MODE 2 FOR NOTCH 2, BAND-PASS, AND LOW-PASS OUTPUTS: fnotch (fo



## TLC10/MF10A, TLC20/MF10C Universal dual switched-capacitor filter



#### TYPICAL APPLICATION DATA

 $H_{OHP}$  (peak) = Q ×  $H_{OHP}$  (for high Qs)

<sup>†</sup>In this mode, the feedback loop is closed around the input summing amplifier; the finite GBW product of this operational amplifier will cause a slight Q enhancement. If this is a problem, connect a low-value capacitor (10 pF to 100 pF) across R4 to provide some phase lead.

FIGURE 4. MODE 3 FOR HIGH-PASS, BAND-PASS, AND LOW-PASS OUTPUTS



2 Data Sheets

#### TYPICAL APPLICATION DATA



 $f_{o} = (f_{clock}/100 \text{ or } f_{clock}/50) \sqrt{R2/R4}$   $Q = \sqrt{R2/R4} \times R3/R2$   $H_{OHP} = -R2/R1$   $H_{OBP} = -R3/R1$   $H_{OLP} = -R4/R1$   $f_{notch} = (f_{clock}/100 \text{ or } f_{clock}/50) \sqrt{Rh/Ri}$   $H_{ON} (at f = f_{o}) = | Q (Rg/Ri \times H_{OLP} - Rg/Rh \times HOHP) |$   $H_{ON1} (as f approaches 0) = Rg/Ri \times H_{OLP}$   $H_{ON2} (as f approaches 0.5 f_{clock}) = -Rg/Rh \times HOHP$ 

#### FIGURE 5. MODE 3a FOR HIGH-PASS, BAND-PASS, LOW-PASS, AND NOTCH OUTPUTS WITH EXTERNAL OPERATIONAL AMPLIFIER



Data Sheets



#### TYPICAL APPLICATION DATA

$$\begin{split} f_{z} &= f_{0}^{-1} & \text{chow} \\ \Omega &= f_{0}/BW = R3/R2 \\ \Omega_{z} &= R3/R1 \\ H_{OAP} (at \ 0 \leq f \leq 0.5 \ f_{clock}) = -R2/R1 = -1 \\ (for \ AP \ output \ R1 = R2) \\ H_{OLP} (as \ f \ approaches \ 0) = -(R2/R1 + 1) = -2 \\ H_{OBP} (at \ f = f_{0}) = -R3/R2 (R2/R1 + 1) = -2 (R3/R2) \end{split}$$

Circuit dynamics:

 $H_{OBP} = H_{OLP} \times Q = (H_{OAP} + 1) Q$ 

<sup>†</sup>Due to the sampled-data nature of the filter, a slight mismatch of  $f_z$  and  $f_o$  occurs causing a 0.4-dB peaking around  $f_o$  of the all-pass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.

#### FIGURE 6. MODE 4 FOR ALL-PASS, BAND-PASS, AND LOW-PASS OUTPUTS



TYPICAL APPLICATION DATA



$$\begin{split} f_{O} &= \sqrt{R2/R4 + 1} \times (f_{Clock}/100 \text{ or } f_{Clock}/50) \\ f_{Z} &= \sqrt{1 - R1/R4} \times (f_{Clock}/100 \text{ or } f_{Clock}/50) \\ O &= \sqrt{R2/R4 + 1} \times R3/R2 \\ O_{Z} &= \sqrt{1 - R1/R4} \times R3/R1 \\ H_{OZ1} (as f approaches 0) &= R2 (R4 - R1)/R1 (R2 + R4) \\ H_{OZ2} (as f approaches 0.5 f_{Clock}) &= R2/R1 \\ H_{OBP} &= (R2/R1 + 1) \times R3/R2 \\ H_{OLP} &= (R2 + R1)/(R2 + R4) \times R4/R1 \end{split}$$

FIGURE 7. MODE 5 FOR NUMERATOR COMPLEX ZEROS, BAND-PASS, AND LOW-PASS OUTPUTS



2-149



TYPICAL APPLICATION DATA

 $\label{eq:fc} \begin{array}{l} f_{C} = R2/R3 \ (f_{Clock}/100 \ or \ f_{Clock}/50) \\ H_{OLP} = -R3/R1 \\ H_{OHP} = -R2/R1 \end{array}$ 





2 Data Sheets

**TYPICAL APPLICATION DATA** 



$$\begin{split} f_{C} &= R2/R3 \times (f_{Clock}/100 \text{ or } f_{Clock}/50) \\ H_{OLP1} &= 1 \ (noninverting) \\ H_{OLP2} &= -R3/R2 \end{split}$$

FIGURE 9. MODE 6a FOR SINGLE-POLE LOW-PASS OUTPUT (INVERTED AND NONINVERTED)



## TLC10/MF10A, TLC20/MF10C Universal dual switched-capacitor filter



**TYPICAL APPLICATION DATA** 



#### filter terminology

f <sub>C</sub>	The cutoff frequency of the low-pass or high-pass filter output
fclock	The input clock frequency to the device
fnotch	The notch frequency of the notch output
fo	The center frequency of the complex pole pair second-order function
fz	The center frequency of the complex zero pair
HOBP	The band-pass output voltage gain (V/V) at the band-pass center frequency
Нонр	The high-pass output voltage gain (V/V) as the frequency approaches 0.5 f <sub>clock</sub>
HOLP	The low-pass output voltage gain (V/V) as the frequency approaches 0
HON	The notch output voltage gain (V/V) at the notch frequency
HON1	The low-side notch output voltage gain as the frequency approaches 0
HON2	The high-side notch output voltage gain as the frequency approaches 0.5 f <sub>clock</sub>
Hoz1	Gain at complex zero output (as $f \rightarrow 0 Hz$ )
HOZ2	Gain at complex zero output (as f approaches 0.5 f <sub>clock</sub> )
Q	The quality factor of the complex pole pair second-order function. Q is the ratio of $f_0$ to
	the 3-dB bandwidth of the band-pass output. The value of Q also affects the possible
	peaking of the low-pass and high-pass outputs.
Qz	The quality factor of the complex zero pair, if such a complex pair exists. This parameter
	used when an all-pass filter output is desired.

is









Data Sheets

2 Data Sheets

.

•

## TLC532AM, TLC532AI, TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

D2819, NOVEMBER 1983-REVISED SEPTEMBER 1986

- LinCMOS<sup>™</sup> Technology
- 8-Bit Resolution
- Total Unadjusted Error . . . ± 0.5 LSB Max
- **Ratiometric Conversion**
- Access Plus Conversion Time: TLC532A . . . 15 us Max TLC533A . . . 30 µs Max
- 3-State, Bidirectional I/O Data Bus
- 5 Analog and 6 Dual-Purpose Inputs
- **On-Chip 12-Channel Analog Multiplexer**
- Three On-Chip 16-Bit Data Registers
- Software Compatible with Larger TL530 and TL531 (21-Input Versions)
- **On-Chip Sample-and-Hold Circuit**
- Single 5-V Supply Operation
- Low Power Consumption . . . 6.5 mW Typ •
- Improved Direct Replacements for Texas Instruments TL532 and TL533, National Semiconductor ADC0829, and Motorola MC14442

#### description

The TLC532A and TLC533A are monolithic LinCMOS<sup>™</sup> peripheral integrated circuits each designed to interface a microprocessor for analog data acquisition. These devices are complete peripheral data acquisition systems on a single chip and can convert analog signals to digital data from up to 11 external analog terminals. Each device operates from a single 5-V supply and contains a 12-channel analog multiplexer, an 8-bit ratiometric analogto-digital (A/D) converter, a sample-and-hold, three 16-bit registers, and microprocessorcompatible control circuitry. Additional features include a built-in self-test, six multipurpose (analog or digital) inputs, five external analog inputs, and an 8-pin input/output (I/O) data port. The three on-chip data registers store the control data, the conversion results, and the input digital data that can be accesssed via the microprocessor data bus in two 8-bit bytes (most-significant byte first). In this manner, a microprocessor can access up to 11 external analog inputs or 6 digital signals and the positive reference voltage that may be used for self-test.



**PRODUCTION DATA documents contain information** current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### FUNCTION TABLE

AD	DRES	S/CO	NTR	OL	DESCRIPTION
R/W	RS	ĈŜ	R	CLK	DESCRIPTION
х	х	х	L†		Reset
1		Write			Write bus data to control
			Ť	register	
1	Read d		+	Read data from analog	
1 ''	2	Ľ		'	conversion register
			*	Read data from ditigal	
		Ľ			data register
X	х	н	н	х	No response

H = High-level, L = Low-level, X = Irrelevant

INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

 $\downarrow$  = High-to-low transition,  $\uparrow$  = Low-to-high transition

<sup>†</sup>For proper operation, Reset must be low for at least three clock cycles.

Copyright © 1983, Texas Instruments Incorporated

## TLC532AM, TLC532AI, TLC533AM, TLC533AI Lincmos™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

#### description (continued)

The A/D conversion uses the successive-approximation technique and switched-capacitor circuitry. This method eliminates the possibility of missing codes, nonmonotonicity, and a need for zero or full-scale adjustment. Any one of 11 analog inputs (or self-test) can be converted to an 8-bit digital word and stored within 10  $\mu$ s (TLC532A) or 20  $\mu$ s (TLC533A) after instructions from the microprocessor are recognized. The on-chip sample-and-hold automatically minimizes errors due to noise on the analog inputs. Furthermore, differential high-impedance reference inputs are available to help isolate the analog circuitry from the logic and supply noises while easing ratiometric conversion and scaling.

The TLC532AM and TLC533AM are available in both the N and FN plastic packages and are characterized for operation from -55 °C to 125 °C. The TLC532AI and TLC533AI are characterized for operation from -40 °C to 85 °C.

#### functional description

The TLC532A and TLC533A provide direct interface to a microprocessor-based system. Control of the TLC532A and TLC533A is handled via the 8-line TTL-compatible 3-state data bus, the three control inputs (Read/Write, Register Select, and Chip Select), and the Clock input. Each device contains three 16-bit internal registers — the control register, the analog conversion data register, and the digital data register.

A high level at the Read/Write input and a low level at the Chip Select input set the device to output data on the 8-line data bus for the processor to read. A low level at the Read/Write input and a low level at the Chip Select input set the device to receive instructions into the internal control register on the 8-line data bus from the processor. When the device is in the read mode and the Register Select input is low, the processor reads the data contained in the analog conversion data register. However, when the Register Select input is high, the processor reads the data contained in the data contained in the digital data register.

The control register is a write-only register into which the microprocessor writes command instructions for the device to start A/D conversion and to select the analog channel to be converted. The analog conversion data register is a read-only register that contains the current converter status and most recent conversion results. The digital data register is also a read-only register that holds the digital input logic levels from the six dual-purpose inputs.

Internally each device contains a byte pointer that selects the appropriate byte during two cycles of the Clock input in a normal 16-bit microprocessor instruction. The internal pointer automatically points to the most significant (MS) byte after the first complete clock cycle any time that the Chip Select is at the high level for at least one clock cycle. The device treats the next signal on the 8-line data bus as the MS byte. A low level at the Chip Select input activates the inputs and outputs and an internal function decoder. However, no data is transferred until the Clock goes high. The internal byte pointer first points to the MS byte of the selected register during the first clock cycle. After the first clock cycle in which the MS byte is accessed, the internal pointer switches to the LS byte and remains there for as long as Chip Select is low. The MS byte of any register may be accessed by either an 8-bit or a 16-bit microprocessor instruction; however, the LS byte may only be accessed by a 16-bit microprocessor instruction.

Normally, a 2-byte word is written or read from the controlling processor, but a single byte can be read by the processor by manipulating the Chip Select input. This can be used to read conversion status from the analog conversion data register or the digital multipurpose input levels from the digital data register. The format and content of each 2-byte word is shown in Figures 1 through 3.



## TLC532AM, TLC532AI, TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

#### functional description (continued)

A conversion cycle starts after a 2-byte instruction is written to the control register and the start conversion (SC) bit is a logic high. This 2-byte instruction also selects the input analog channel to be converted. The status (EOC) bit in the analog conversion data register is reset, and it remains reset until the conversion is complete, at which time the status bit is set again. After conversion, the results are loaded into the analog conversion data register. These results remain in the analog conversion data register until the next conversion cycle is complete. If a new conversion command is entered into the control register while the conversion cycle is in progress, the on-going conversion is aborted and a new channel acquisition cycle begins immediately.

The Reset input allows the device to be externally forced to a known state. When a low level is applied to the Reset input for a minimum of three clock periods, the start conversion bit is cleared. The A/D converter is then idled and all the outputs are placed in the high-impedance off-state. However, the content of the analog conversion data register is not affected by the Reset input going to a low level.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.







NOTES: A. This is a 16-bit input instruction from the microprocessor being sent to the control data register.

- B. This is the 2-byte (16-bit) content of the digital data register being sent to the microprocessor.
- C. This is the LS byte (8-bit) content of the analog conversion data register being sent to the microprocessor.
- D. This is the LS byte (8-bit) content of the digital data register being sent to the microprocessor.
- E. These are MS byte (8-bit), LS byte (8-bit), and LS byte (8-bit) content of the analog conversion data register or digital data register being sent to the microprocessor.
- F. This is the 2-byte (16-bit) content of the analog conversion data register being sent to the microprocessor.

## TLC532AM, TLC532AI, TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG TO DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS



NOTES: A. The reset pulse ( $\overline{R}$  low) is required only during power-up.

B. The most significant byte output of Data Out occurs when CLK is high. When CLK is low, Data Out is in the high-impedance (off) state. When CLK goes high again, the least significant byte is placed on the data bus. At this point, the least significant byte remains on the bus for as long as CLK is kept high.



## TLC532AM, TLC532AI, TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS



Unused Bits (X) – The MS byte bits 2<sup>-1</sup> through 2<sup>-7</sup> and LS byte bits 2<sup>-1</sup> through 2<sup>-4</sup> of the control register are not used internally. Start Conversion (SC) – When the SC bit in the MS byte is set to a logical 1, and analog-to-digital conversion on the specified analog channel begins immediately after the completion of the control register write.

Analog Multiplex Address (A0-A3) — These four address bits are decoded by the analog multiplexer and used to select the appropriate analog channel as shown below:

Hexadecimal Address (A3 = MSB)	Channel Select
0	AO
1	REF + (A1)
2-5	A2-A5
6-9 (not used)	
A-F	A10-A15
FIGURE 1. WORD FORM	AT AND CONTENT FOR CONTROL REGISTER 2-BYTE WRITE



- A/D Status (EOC) The A/D status end-of-conversion (EOC) bit is set whenever an analog-to-digital conversion is successfully completed by the A/D converter. The status bit is cleared by a 16-bit write from the microprocessor to the control register. The remainder of the bits in the MS byte of the analog conversion data register are always reset to logical 0 to simplify microprocessor interrogation of the A/D converter status.
- A/D Result (R0-R7) The LS byte of the analog conversion data register contains the result of the analog-to-digital conversion. Result bit R7 is the MSB and the converter follows the standard convention of assigning a code of all ones (11111111) to a full-scale analog voltage. There are no special overflow or underflow indications.

## FIGURE 2. WORD FORMAT AND CONTENT FOR ANALOG CONVERSION DATA REGISTER 1-BYTE AND 2-BYTE READ



Shared Digital Port (A10/D1-A15/D6) — The voltage present on these pins is interpreted as a digital signal, and the corresponding states are read from these bits. A digital value is given for each pin even if some or all of these pins are being used as analog inputs. Analog Multiplexer Address (A0-A3) — The address of the selected analog channel presently addressed is given by these bits. Unused Bits (X) – LS byte bits  $2^{-3}$  through  $2^{-8}$  of the digital data register are not used.

#### FIGURE 3. WORD FORMAT AND CONTENT FOR DIGITAL DATA REGISTER 1-BYTE AND 2-BYTE READ



## TLC532AM, TLC532AI, TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)
Input voltage range: Positive reference voltage $\ldots$ VREF - to VCC + 0.3 V
Negative reference voltage
All other inputs $\dots \dots
Input current, II (any input)
Total input current, (all inputs)
Operating free-air temperature range: TLC532AM, TLC533AM
TLC532AI, TLC533AI
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260 °C
Case temperature for 10 seconds: FN package

NOTE 1: All voltage values are with respect to network ground terminal.

#### recommended operating conditions

			TLC532A			TLC533A			
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V <sub>CC</sub>	4.75	5	5.5	4.75	5	5.5	V		
Positive reference voltage, VR	EF + (see Note 2)	2.5	VCC	V <sub>CC</sub> +0.1	2.5	Vcc	V <sub>CC</sub> + 0.1	V	
Negative reference voltage, Vp	REF _ (see Note 2)	-0.1	0	2.5	-0.1	0	2.5	V	
Differential reference voltage,	1	VCC	V <sub>CC</sub> +0.2	1	Vcc	V <sub>CC</sub> + 0.2	V		
	Clock input	V <sub>CC</sub> -0.8			V <sub>CC</sub> -0.8			V	
High-level input voltage, VIH	All other digital inputs	2			2			1 <sup>×</sup>	
Low-level input voltage, VIL	Any digital input			0.8			0.8	V	
Clock frequency, fCLK		0.1	2	2.048	0.1	1.048	1.06	MHz	
CS setup time, t <sub>su(CS)</sub>		75			100			ns	
Address (R/W and RS) setup t	ime, t <sub>su(A)</sub>	100			145			ns	
Data bus input setup time, t <sub>su</sub>	(bus)	140			185			ns	
Control (R/W, RS, and CS) hol	d time, t <sub>h(C)</sub>	10			20			ns	
Data bus input hold time, th(b	us)	15			20			ns	
Pulse duration of control durin	g read, t <sub>w(C)</sub>	305			575			ns	
Dulas duration accetion t		2						Clock	
Fulse duration, reset low, t <sub>wL</sub>	(reset)	3			3			Cycles	
Pulse duration of clock high, t	wH(CLK)	230			440			ns	
Pulse duration of clock low, ty	200			410			ns		
Clock rise time, tr(CLK)			15			25	ns		
Clock fall time, tf(CLK)			16			30	ns		
Operating free-air	TLC AM	- 55		125	- 55		125	00	
temperature, TA	TLCAI	- 40		85	- 40		85	1 -	

NOTE 2: Analog input voltages greater than or equal to that applied to the REF + terminal convert to all ones (11111111), while input voltages equal to or less than that applied to the REF - terminal convert to all zeros (00000000). For proper operation, the positive reference voltage, VREF +, must be at least 1 V greater than the negative reference voltage, VREF -. In addition, unadjusted errors may increase as the differential reference voltage, VREF + - VREF -. falls below 4.75 V.



## TLC532AM, TLC532AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

electrical characteristics over recommended operating free-air temperature range, VREF -	= VCC
$V_{REF}$ at ground, fCLK = 2 MHz (unless otherwise noted)	

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>†</sup>	МАХ	UNIT	
VOH	High-level output vol	tage	$I_{OH} = -1.6 \text{ mA}$	2.4			V	
VOL	Low-level output vol	tage	$I_{OL} = 1.6 \text{ mA}$			0.4	V	
1	High-level	Any digital or Clock input				10		
чн	input current	Any control input	VIH = 5:5 V			1	μΑ	
lu.	Low-level	Any digital or Clock input	No 0			- 10		
ης ·	input current	Any control input	VIL = 0			- 1	μΑ	
	Off-state (high-impedance state)		V <sub>O</sub> = V <sub>CC</sub>			10		
νOZ	output current		V <sub>0</sub> = 0			- 10	μΑ	
ц	Analog input current (see Note 3)		$V_{I} = 0$ to $V_{CC}$			± 500	nA	
	Leakage current betw	veen selected channel	$V_{I} = 0$ to $V_{CC}$ ,			. 400	nA	
	and all other analog	channels	Clock input at 0 V			±400		
C.	Innut consoltance	Digital pins 3 thru 10			4	30	_	
Ci	Any other input pin				2	15		
	Supply oursept plus	oforence ourrent	$V_{CC} = V_{REF+} = 5.5 V,$	1.5		2		
ICC + REF +	Supply current plus reference current		Outputs open	1.5		3	mA	
lcc	Supply current		$V_{CC} = 5.5 V$		1.4	2	mA	

NOTE 3: Analog input current is an average of the current flowing into a selected analog channel input during one full conversion cycle.

# operating characteristics over recommended operating free-air temperature range, $V_{REF+} = V_{CC}$ , $V_{REF-}$ at ground, f<sub>CLK</sub> = 2 MHz (unless otherwise noted)

	PAR	AMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	МАХ	UNIT
	Linearity error (see N	ote 4)				±0.5	LSB
	Zero error (see Note	5)				±0.5	LSB
Full-scale error (see Note 5)						±0.5	LSB
Total unadjusted error (see Note 6)						±0.5	LSB
Absolute accuracy error (see Note 7)						± 1	LSB
	Conversion time (incl			20			Clock
conv	Conversion time (inci	uding channel acquisition time)			30	Cycles	
	Channel acquisition t	imo prior to starting conversion		10			Clock
'acq	Channel acquisition t	ine pror to starting conversion		10	Cycles		
t <sub>en</sub>	Data output enable ti	ime (see Note 8)	$C_{L} = 50 \text{ pF}, R_{L} = 3 \text{ k}\Omega,$			250	ns
<sup>t</sup> dis	Data output disable t	ime	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega$	10			ns
	Data bus output	High impedance to high level	C 50-5 P 240			150	
<sup>t</sup> r(bus)	rise time	Low-to-high level	$C_{L} = 50 \text{ pr, } R_{L} = 3 \text{ k}\Omega$		250 10 150 300	ns	
	Data bus output	High impedance to low level	0 50 - 5 B 240			150	
너(bus)	fall time	High-to-low level	$C_{L} = 50 \text{ pr}, \text{ R}_{L} = 3 \text{ k}\Omega$	300			ns

<sup>†</sup>Typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C.

NOTES: 4. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.

- 5. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
- 6. Total unadjusted error is the sum of linearity, zero, and full-scale errors.
- Absolute accuracy error is the maximum difference between an analog value and the nominal midstep value within any step. This includes all errors including inherent quantization error, which is the ±0.5 LSB uncertainty caused by the A/D converters' finite resolution.
- 8. If chip-select setup time,  $t_{su(CS)}$ , is less than 0.14  $\mu$ s, the effective data output enable time,  $t_{en}$ , may extend such that  $t_{su(CS)} + t_{en}$  is equal to a maximum of 0.475  $\mu$ s.



## TLC533AM, TLC533AI LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH 5 ANALOG AND 6 DUAL-PURPOSE INPUTS

electrical characteristics over recommended ranges V<sub>CC</sub>, V<sub>REF +</sub>, and operating free-air temperature,  $V_{REF -}$  at ground,  $f_{CLK} = 1.048$  MHz (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output vo	Itage	$I_{OH} = -1.6 \text{ mA}$	2.4			V
VOL	Low-level output vol	tage	$I_{OL} = 1.6 \text{ mA}$			0.4	V
	High-level	Any digital or Clock input		-		10	
чн	input current	Any control input	VIH = 5.5 V	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			
L.	Low-level	Any digital or Clock input		- 10		- 10	1.
'IL	input current	Any control input	VIL = 0	H = 5.5 V $H = 5.5 V$ $H = 0$ $H =$			
1	Off-state (high-impedance state) output current		V <sub>O</sub> = V <sub>CC</sub>			10	
'0Z			$V_0 = 0$	- 10		μΑ	
14	Analog input current (see Note 3)		$V_{I} = 0$ to $V_{CC}$	± 500		± 500	nA
	Leakage current betw	ween selected channel	$V_{I} = 0$ to $V_{CC}$ ,	100		+ 400	- 1
	and all other analog	channels	Clock input at 0 V			±400	IA
C.	Innut consoltance	Digital pins 3 thru 10			4	30	-
	input capacitance	Any other input pin			2	15	pr
	Supply ourroot plus	reference ourrent	$V_{CC} = V_{REF +} = 5.5 V,$		1 2	2	
I 'CC ⊤'REF +	Supply current plus		Outputs open	1.3		3	mA
lcc	Supply current		$V_{CC} = 5.5 V$		1.2	2	mA

NOTE 3: Analog input current is an average of the current flowing into a selected analog channel input during one full conversion cycle.

# operating characteristics over recommended ranges VCC, VREF + , and operating free-air temperature, VREF – at ground, $f_{clock}$ = 1.048 MHz (unless otherwise noted)

	PA	ARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
	Linearity error (see	Note 4)				±0.5	LSB
Zero error (see Note 5)						±0.5	LSB
Full-scale error (see Note 5)			· · · · · · · · · · · · · · · · · · ·			$\pm 0.5$	LSB
	Total unadjusted en	rror (see Note 6)				$\pm 0.5$	LSB
	Absolute accuracy	error (see Note 7)				± 1	LSB
	Commission diama (in				20		Clock
tconv	Conversion time (in	icluding channel acquisition time)			Cycles		
	Channel annuisition			10			Clock
lacq	Channel acquisition	time pror to starting conversion		10		Cycles	
t <sub>en</sub>	Data output enable	time (see Note 8)	$C_{L} = 50 \text{ pF}, R_{L} = 3 \text{ k}\Omega,$			335	ns
tdis	Data output disable	e time	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega$	10			ns
	Data bus output	High impedance to high level	$C_{1} = 50 \text{ m} \text{E} \text{ B}_{1} = 2 \text{ k} 0$				
<sup>t</sup> r(bus)	rise time	Low-to-high level	$C_{L} = 50 \text{ pr}, \text{ R}_{L} = 3 \text{ k}\Omega$		10.3 ±1 30 10 335 	ns	
	Data bus output	High impedance to low level				150	
l <sup>(f</sup> (bus)	tf(bus) fall time High-to-low level		$C_{L} = 50 \text{ pr}, \text{ R}_{L} = 3 \text{ k}_{L}^{\alpha}$	300			ns

<sup>†</sup> Typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

NOTES: 4. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.

- 5. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
- 6. Total unadjusted error is the sum of linearity, zero, and full-scale errors.
- 7. Absolute accuracy error is the maximum difference between an analog value and the nominal midstep value within any step. This includes all errors including inherent quantization error, which is the ±0.5 LSB uncertainty caused by the A/D converters' finite resolution.
- 8. If chip-select setup time,  $t_{su(CS)}$ , is less than 0.14  $\mu$ s, the effective data output enable time,  $t_{en}$ , may extend such that  $t_{du(CS)} + t_{en}$  is equal to a maximum of 0.475  $\mu$ s.





## TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SFRIAL CONTROL AND 11 INPUTS

- LinCMOS<sup>™</sup> Technology
- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- **On-Chip 12-Channel Analog Multiplexer**
- **Built-In Self-Test Mode**
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ± 0.5 LSB Max
- **TLC541** is Direct Replacement for Motorola MC145040 and National Semiconductor ADC0811. TLC540 is Capable of Higher Speed
- Pinout and Control Signals Compatible with TLC1540 Family of 10-Bit A/D Converters

TYPICAL PERFORMANCE	TLC540	TLC541		
Channel Acquisition Sample Time	2 μs	3.6 µs		
Conversion Time	9 μs	17 μs		
Samples per Second	75 × 10 <sup>3</sup>	$40 \times 10^3$		
Power Dissipation	6 mW	6 mW		

#### description

The TLC540 and TLC541 are LinCMOS™ A/D peripherals built around an 8-bit switchedcapacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a threestate output with up to four control inputs [including independent System Clock, I/O Clock, Chip Select  $(\overline{CS})$ , and Address Input]. A 4-MHz system clock for the TLC540 and a 2.1-MHz system clock for the TLC541 with a design that includes simultaneous read/write operation allow high-speed data

transfers and sample rates of up to 75,180 samples per second for the TLC540 and 40,000 samples per second for the TLC541. In addition to the high-speed converter and versatile control logic, there is an onchip 12-channel analog multiplexer that can be used to sample any one of 11 inputs or an internal "selftest" voltage, and a sample-and-hold that can operate automatically or under microprocessor control. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The converters incorporated in the TLC540 and TLC541 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A switched-capacitor design allows low-error ( $\pm 0.5$  LSB) conversion in 9  $\mu$ s for the TLC540 and 17  $\mu$ s for the TLC541 over the full operating temperature range.

The M-suffix versions are characterized for operation from -55 °C to 125 °C. The I-suffix versions are characterized for operation from -40 °C to 85 °C.

LinCMOS is a trademark of Texas Instruments Incorporated







10 11 12 13

9

NPUT A8 INPUT A9 NPUT A10 REF

GND

2-165

## TLC540M, TLC540I, TLC541M, TLC541I Lincmos™ 8-Bit Analog-to-digital peripherals With Serial Control and 11 inputs

#### functional block diagram



NOTES: A. The conversion cycle, which requires 36 System Clock periods, is initiated on the 8th falling edge of the I/O Clock after  $\overline{CS}$  goes low for the channel whose address exists in memory at that time. If  $\overline{CS}$  is kept low during conversion, the I/O Clock must remain low for at least 36 System Clock cycles to allow conversion to be completed.

- B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after  $\overline{CS}$  is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O Clock falling edges.
- C. To minimize errors caused by noise at the  $\overline{\text{CS}}$  input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.



## TLC540M, TLC540I, TLC541M, TLC541I LinCMOS<sup>™</sup> 8-BIT ANALOG TO DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	6.5 V
Input voltage range (any input)0.3 V to V <sub>CC</sub> + 0	0.3 V
Output voltage range $-0.3$ V to V <sub>CC</sub> + 0	0.3 V
Peak input current range (any input) ± 1	0 mA
Peak total input current (all inputs) ±3	0 mA
Operating free-air temperature range: TLC540I, TLC541I 40 °C to	85°C
TLC540M, TLC541M	25°C
Storage temperature range	50°C
Case temperature for 10 seconds: FN package	2°00
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package 2	2°00

NOTE 1: All voltage values are with respect to digital ground with REF - and GND wired together (unless otherwise noted).

#### recommended operating conditions

				TLC540			TLC541		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			4.75	5	5.5	4.75	5	5.5	V
Positive reference vol	tage, VREF	+ (see Note 2)	2.5	Vcc	V <sub>CC</sub> + 0.1	2.5	Vcc	V <sub>CC</sub> +0.1	V
Negative reference vo	Itage, VRE	F _ (see Note 2)	-0.1	0	2.5	0.1	0	2.5	V
Differential reference voltage,				V	1		V02	V	
V <sub>REF +</sub> - V <sub>REF -</sub> (se	ee Note 2)			vcc	VCC+0.2		vcc	VCC+0.2	ľ
Analog input voltage	(see Note 2	2)	0		Vcc	0		Vcc	V
High-level control input	gh-level control input voltage, VIH 2					2			V
Low-level control inpu	it voltage,	VIL			0.8			0.8	V
Setup time, address b	its at data	input	200			100			
before I/O CLK1, t <sub>su()</sub>	۹)		200			400			ns
Hold time, address bit	s after I/O	CLK1, th(A)	0			0			ns
Satura time CE law h	oforo olook	ing in first							System
setup time, CS low b	Note 2	ing in first	3			3			clock
address bit, t <sub>su(CS)</sub> is	see Note 3	)							cycles
									System
CS high during conve	rsion, t <sub>wH</sub> (	CS)	36			36			clock
			]						cycles
Input/Output clock fre	quency, fo	LK(I/O)	0		2.048	0		1.1	MHz
System clock frequen	cy, fCLK(S	YS)	fCLK(I/O)		4	fCLK(I/O)		2.1	MHz
System clock high, ty	H(SYS)		110			210			ns
System clock low, tw	L(SYS)		100			190			ns
Input/Output clock hig	h, twH(I/C	))	200			404			ns
Input/Output clock lov	v, t <sub>wL(I/O)</sub>		200			404			ns
		$f_{CLK(SYS)} \leq 1048 \text{ kHz}$			30			30	
Clock transition time	System	fCLK(SYS) > 1048 kHz			20			20	ns
(see Note 4)		$f_{CLK(I/O)} \leq 525 \text{ kHz}$			100			100	}
	1/0	f <sub>CLK(I/O)</sub> > 525 kHz			40			40	ns
Operating free-air		TLC540M, TLC541M	- 55		125	- 55		125	00
temperature, T <sub>A</sub>		TLC540I, TLC541I	- 40		85	- 40		85	

Data Sheets

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all "1"s (11111111), while input voltages less than that applied to REF - convert as all "0"'s (00000000). For proper operation, REF + voltage must be at least 1 V higher than REF voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

3. To minimize errors caused by noise at the chip select input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.

4. This is the time required for the clock input signal to fall from  $V_{IH}$  min to  $V_{IL}$  max or to rise from  $V_{IL}$  max to  $V_{IH}$  min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 µs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



## TLC540M, TLC540I, TLC541M, TLC541I Lincmos™ 8-Bit Analog-to-digital peripherals With Serial Control and 11 inputs

## electrical characteristics over recommended operating temperature range, VCC = VREF + = 4.75 V to 5.5 V (unless otherwise noted), fCLK(I/O) = 2.048 MHz for TLC540 or fCLK(I/O) = 1.1 MHz for TLC541

PARAMETER			TEST CO	TEST CONDITIONS		MAX	UNIT
VOH	High-level output volta	ge (pin 16)	$V_{CC} = 4.75 V,$	$I_{OH} = 360 \ \mu A$	2.4		V
VOL	Low-level output volta	ge	$V_{CC} = 4.75 V,$	$I_{OL} \approx 1.6 \text{ mA}$		0.4	V
1	Off-state (high-impeda	nce state)	$V_0 = V_{CC}$	CS at V <sub>CC</sub>		10	
102	output current		$V_0 = 0,$	CS at V <sub>CC</sub>		$\begin{array}{c c} & MAX \\ \hline \\ 0.4 \\ 10 \\ -10 \\ 5 \\ 2.5 \\ 5 \\ -2.5 \\ 2 \\ 2.5 \\ 4 \\ 1 \\ 4 \\ -1 \\ 3 \\ 3 \\ 7 \\ 55 \\ 5 \\ 15 \\ \end{array}$	μΑ
Чн	High-level input curren	t	$V_I = V_{CC}$		0.005	5 2.5	μA
11L	Low-level input current		Vj = 0	- 0.005	5 – 2.5	μΑ	
lcc	Operating supply curre	nt	CS at 0 V	1.2	2.5	mA	
		Selected channel a	t V <sub>CC</sub> ,		. 1		
	Colocted channel looks	ao ourropt	Unselected channel	lat 0 V	0.4	• •	
	Selected channel leaka	ge carrent	Selected channel at 0 V,			1 1	
				I at V <sub>CC</sub>	-0,2		
ICC + IRE	F Supply and reference of	urrent	V <sub>REF +</sub> = V <sub>CC</sub> ,	CS at 0 V	1.3	3 3	mA
C	leput conscitance	Analog inputs				7 55	pF
	input capacitance	Control inputs			Ę	5 15	

<sup>†</sup>All typical values are at  $T_A \approx 25 \,^{\circ}$ C.



2

### TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

operating characteristics over recommended operating free-air temperature range,  $V_{CC} = V_{REF+} = 4.75 V$  to 5.5 V, f<sub>CLK(I/O)</sub> = 2.048 MHz for TLC540 or 1.1 MHz for TLC541, f<sub>CLK(SYS)</sub> = 4 MHz for TLC540 or 2.1 MHz for TLC541.

PARAMETER		TEST CONDITIONS	т	LC540	T		
	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ ΜΑΧ	MIN	TYP MAX	UNIT
	Linearity error	See Note 5		±0.5		±0.5	LSB
	Zero error	See Notes 2 and 6		±0.5		±0.5	LSB
	Full-scale error	See Notes 2 and 6		±0.5		±0.5	LSB
	Total unadjusted error	See Note 7		±0.5		±0.5	LSB
	Colf toot output code	Input A11 address = 1011	01111101	10000011	01111101	10000011	
	Sen-test output code	(See Note 8)	(125)	(131)	(125)	(131)	
t <sub>conv</sub>	Conversion time	See Operating Sequence		9		17	μS
	Total access and conversion time	See Operating Sequence		13.3		25	μs
t <sub>acq</sub>	Channel acquisition time (sample cycle)	See Operating Sequence		4		4	l/O clock cycles
t <sub>v</sub>	Time output data remains valid after I/O clock↓		10		10		ns
t <sub>d</sub>	Delay time, I/O clock↓ to data output valid			300		400	ns
ten	Output enable time	See Parameter		150		150	ns
tdis	Output disable time	ivieasurement		150		150	ns
tr(bus)	Data bus rise time	information		300		300	ns
tf(bus)	Data bus fall time			300		300	ns

NOTES: 2. Analog input voltages greater than that applied to REF + convert to all ''1''s (1111111), while input voltages less than that applied to REF - convert to all ''0''s (0000000). For proper operation, REF + voltage must be at least 1 V higher than REF - voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

7. Total unadjusted error is the sum of linearity, zero, and full-scale errors.

8. Both the input address and the output codes are expressed in positive logic.



## TLC540M, TLC540I, TLC541M, TLC541I Lincmos™ 8-Bit Analog-to-digital peripherals With Serial Control and 11 inputs




### TLC540M, TLC540I, TLC541M, TLC541I LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

#### principles of operation

The TLC540 and TLC541 are each complete data acquisition systems on a single chip. They include such functions as analog multiplexer, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs [two clocks, chip select  $(\overline{CS})$ , and address]. These control inputs and a TTL-compatible 3-state output are intended for serial communications with a microprocessor or microcomputer. With judicious interface timing, with TLC540 a conversion can be completed in 9  $\mu$ s, while complete input-conversion-output cycles can be repeated every 13  $\mu$ s. With TLC541 a conversion can be completed in 17  $\mu$ s, while complete input-conversion-output cycles are repeated every 25  $\mu$ s. Furthermore, this fast conversion can be executed on any of 11 inputs or its built-in "self-test," and in any order desired by the controlling processor.

The System and I/O Clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System Clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O Clock. The System Clock will drive the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{\text{CS}}$  is high, the Data Output pin is in a three-state condition and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{\text{CS}}$  pin, to share a control logic point with their counterpart pins on additional A/D devices when additional TLC540/541 devices are used. In this way, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and then a falling edge of the System Clock after a low CS transition, before the low transition is recognized. This technique is used to protect the device against noise when the device is used in a noisy environment. The MSB of the previous conversion result will automatically appear on the Data Out pin.
- 2. A new positive-logic multiplexer address is shifted in on the first four rising edges of the I/O Clock. The MSB of the address is shifted in first. The negative edges of these four I/O clock pulses shift out the second, third, fourth, and fifth most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Three clock cycles are then applied to the I/O pin and the sixth, seventh, and eighth conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final eighth clock cycle is applied to the I/O Clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 36 System Clock cycles. After this final !/O Clock cycle, CS must go high or the I/O Clock must remain low for at least 36 System Clock cycles to allow for the conversion function.

 $\overline{CS}$  can be kept low during periods of multiple conversion. When keeping  $\overline{CS}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{CS}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{CS}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 System Clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.



### TLC540M, TLC540I, TLC541M, TLC541I Lincmos™ 8-Bit Analog-to-digital peripherals with serial control and 11 inputs

#### principles of operation (continued)

It is possible to connect the System and I/O Clock pins together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- 1. When  $\overline{CS}$  is recognized by the device to be at a low level, the common clock signal is used as an I/O Clock. When  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
- 2. The device will recognize a  $\overline{CS}$  low transition only when the  $\overline{CS}$  input changes and subsequently the System Clock pin receives two positive edges and then a negative edge. For this reason, after a  $\overline{CS}$  negative edge, the first two clock cycles will not shift in the address because a low  $\overline{CS}$  must be recognized before the I/O Clock can shift in an analog channel address. Also, upon shifting in the address,  $\overline{CS}$  must be raised after the sixth I/O Clock pulse that has been recognized by the device, so that a  $\overline{CS}$  low level will be recognized upon the lowering of the eighth I/O Clock signal that is recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O Clock pulses and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the fourth I/O Clock cycle, the hold function is not initiated until the negative edge of the eighth I/O Clock cycle. Thus, the control circuitry can leave the I/O Clock signal in its high state during the eighth I/O Clock cycle until the moment at which the analog signal must be converted. The TLC540/TLC541 will continue sampling the analog input until the eighth falling edge of the I/O Clock. The control circuitry or software will then immediately lower the I/O Clock signal and hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.



### TLC545M, TLC545I, TLC545C, TLC546M, TLC546I, TLC546C Lincmos™ 8-Bit Analog-to-digital peripherals With Serial Control and 19 inputs

- LinCMOS<sup>™</sup> Technology
- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 20-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ± 0.5 LSB Max
- Timing and Control Signals Compatible with 8-Bit TLC540 and 10-Bit TLC1540 A/D Converter Families

TYPICAL PERFORMANCE	TL545	TL546
Channel Acquisition Time	1.5 μs	2.7 μs
Conversion Time	9 μs	17 μs
Sampling Rate	76 × 10 <sup>3</sup>	$40 \times 10^{3}$
Power Dissipation	6 mW	6 mW

#### description

The TLC545 and TLC546 are LinCMOS<sup>™</sup> A/D peripherals built around an 8-bit switchedcapacitor successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a 3-state output with up to four control inputs [including independent System Clock, I/O Clock, Chip Select (CS), and Address Input]. A 4-MHz system clock for the TLC545 and a 2.1-MHz system clock for the TLC546 with a design that includes simultaneous read/write operation allowing high-speed data transfers and sample rates of up to 76,923 samples per second for the TLC545, and 40,000 samples per second for the TLC546. In addition to the high-speed converter and versatile control logic, there is an on-chip 20-channel analog multiplexer that can be used to sample any one of 19 inputs or an internal "self-test" voltage, and a sample-and-hold that can operate automatically or under microprocessor control.

The converters incorporated in the TLC545 and TLC546 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched-capacitor design allows low-error ( $\pm$ 0.5 LSB)

LinCMOS is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Copyright © 1985, Texas Instruments Incorporated

### TLC545M, TLC545I, TLC545C, TLC546M, TLC546I, TLC546C Lincmos™ 8-Bit Analog-to-digital peripherals With Serial Control and 19 inputs

conversion in 9  $\mu$ s for the TLC545, and 17  $\mu$ s for the TLC546, over the full operating temperature range. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The TLC545M and the TLC546M are characterized for operation from -55 °C to 125 °C. The TLC545I and the TLC546I are characterized for operation from -40 °C to 85 °C. The TLC545C and the TLC546C are characterized for operation from 0 °C to 70 °C.

#### functional block diagram





#### operating sequence



- NOTES: A. The conversion cycle, which requires 36 system clock periods, is initiated with the 8th I/O clock after CSJ for the channel whose address exists in memory at that time.
  - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O clock falling edges.
  - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three system clock cycles (or less) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) 6.5 V
Input voltage range (any input)
Output voltage range
Peak input current range (any input) ± 10 mA
Peak total input current (all inputs) ±30 mA
Operating free-air temperature range: TLC545M, TLC546M 55 °C to 125 °C
TLC545I, TLC546I
TLC545C, TLC546C
Storage temperature range
Case temperature for 10 seconds: FN package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package 260 °C

NOTE 1: All voltage values are with respect to network ground terminal.



### TLC545M, TLC545I, TLC545C, TLC546M, TLC546I, TLC546C Lincmos™ 8-Bit Analog-to-digital peripherals with serial control and 19 inputs

#### recommended operating conditions

· · · · · · · · · · · · · · · · · · ·				TLC54	5		TLC546	3	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			4.75	5	5.5	4.75	5	5.5	V
Positive reference volt	age, V <sub>ref +</sub> (	see Note 3)	0	Vcc	V <sub>CC</sub> +0.1	0	Vcc	V <sub>CC</sub> +0.1	V
Negative reference vol	tage, V <sub>ref-</sub>	(see Note 2)	-0.1	0	Vcc	-0.1	0	Vcc	V
Differential reference v	voltage, V <sub>ref</sub>	+ - V <sub>ref</sub> - (see Note 2)	0	Vcc	V <sub>CC</sub> +0.2	0	Vcc	V <sub>CC</sub> +0.2	V
Analog input voltage (	see Note 2)		0		VCC	0		Vcc	~
High-level control inpu	t voltage, V <sub>l</sub>	Н	2			2			~
Low-level control input	t voltage, V <sub>II</sub>	-			0.8			0.8	V
Setup time, address bi	ts at data in	out before I/O CLK1, t <sub>su(A)</sub>	200			400			ns
Address hold time, th			0			0			ns
Setup time CS low be	fore clocking	ı in first							System
address hit t (00) (see Note 3)			3			3			clock
									cycles
									System
Chip select high during	g conversion,	<sup>t</sup> wH(CS)	36			36			clock
	-								cycles
Input/Output clock free	quency, fCLk	.(I/O)	0		2.048	0		1.1	MHz
System clock frequend	y, fCLK(SYS	)	fCLK(I/O)		4	fCLK(I/O)		2.1	MHz
System clock high, tw	H(SYS)		110			210			ns
System clock low, tw	_(SYS)		100			190			ns
Input/Output clock hig	h, t <sub>wH(I/O)</sub>		200			404			ns
Input/Output clock low	<sup>, t</sup> wL(I/O)		200			404			ns
	System	f <sub>CLK(SYS)</sub> ≤ 1048 kHz			30			30	ns
Clock transition time	- Oyatein	f <sub>CLK(SYS)</sub> > 1048 kHz			20			20	113
(see Note 4)	VO	$f_{CLK(I/O)} \leq 525 \text{ kHz}$			100			100	DS
	1/0	fCLK(I/O) > 525 kHz			40			40	115
		TLC545M, TLC546M	~ 55		125	- 55		125	
Operating free-air tem	perature, $T_A$	TLC545I, TLC546I	- 40		85	- 40		85	°C
		TLC545C, TLC546C	0		70	0		70	]

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ''1''s (11111111), while input voltages less than that applied to REF - convert as all ''0''s (0000000). As the differential reference voltage decreases below 4.75 V, the total unadjusted error tends to increase.

3. To minimize errors caused by noise at the Chip Select input, the internal circuitry waits for three system clock cycles (or less) after a chip select falling edge or rising edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.

4. This is the time required for the clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or tc rise from V<sub>IL</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 μs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



2-176

### TLC545M, TLC545I, TLC545C, TLC546M, TLC546I, TLC546C Lincmos™ 8-Bit Analog-to-digital Peripherals With Serial Control and 19 inputs

#### electrical characteristics over recommended operating temperature range, VCC = Vref + = 4.75 V to 5.5 V (unless otherwise noted), fCLK(I/O) = 2.048 MHz for TLC545 or fCLK(I/O) = 1.1 MHz for TLC546

	PARAMETER		TEST CO	NDITIONS	MIN TYP	t MAX	UNIT
Voн	High-level output volta	age (pin 24)	$V_{CC} = 4.75 V_{,}$	$I_{OH} = -360 \ \mu A$	2.4		V
VOL	Low-level output volta	ige	$V_{CC} = 4.75 V,$	$I_{OL} = 3.2 \text{ mA}$		0.4	V
107	Off-state (high-impedance state)		$V_0 = V_{CC}$ , $\overline{CS}$ at $V_{CC}$			10	
102	output current		V <sub>O</sub> = 0,	CS at V <sub>CC</sub>		- 10	μη
ηн	High-level input current		$V_I = V_{CC}$		0.00	5 2.5	μA
ηL	Low-level input curren	t	V <sub>I</sub> = 0		-0.00	5 - 2.5	μA
lcc	Operating supply curre	ent	CS at 0 V		1.	2 2.5	mA
			Selected channel at V <sub>CC</sub> ,		0	4 1	
	Salaatad ahannal laaki	an ourrent	Unselected channe	0.	4 1		
	Selected chame leak	Selected channel leakage current		Selected channel at 0 V,		4 1	μΑ
			Unselected channe	l at V <sub>CC</sub>	-0.	4 = 1	
ICC + Iref	Supply and reference	current	$V_{ref +} = V_{CC},  \overline{CS} \text{ at } 0 \text{ V}$		1.	3 3	mA
C.		Analog inputs				7 55	
C <sub>i</sub>	input capacitance	Control inputs				5 15	рг

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

# operating characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = V<sub>ref +</sub> = 4.75 V to 5.5 V, f<sub>CLK(I/O)</sub> = 2.048 MHz for TLC545 or 1.1 MHz for TLC546, f<sub>CLK(SYS)</sub> = 4 MHz for TLC545 or 2.1 MHz for TLC546

	DADAMETER	TEST CONDITIONS		TLC545	Т	LINUT	
	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	MIN	TYP MAX	
	Linearity error	See Note 5		±0.5		±0.5	LSB
	Zero error	See Note 6		± 0.5		±0.5	LSB
	Full-scale error	See Note 6		± 0.5		± 0.5	LSB
	Total unadjusted error	See Note 7		± 0.5		±0.5	LSB
	Colf toot output code	Input A19 address = 10011	01111101	10000011	01111101	10000011	
	Sen-test output code	(See Note 8)	(125)	(131)	(125)	(131)	
t <sub>conv</sub>	Conversion time	See Operating Sequence		9		17	μs
	Total access and conversion time	See Operating Sequence		13		25	μs
t <sub>acq</sub>	Channel acquisition time (sample cycle)	See Operating Sequence		3		3	I/O clock cycles
t <sub>v</sub>	Time output data remains valid after I/O clock↓		10		10		ns
td	Delay time, I/O clock↓ to data output valid			300		400	ns
ten	Output enable time	See Parameter		150		150	ns
t <sub>dis</sub>	Output disable time			150		150	ns
tr(bus)	Data bus rise time	Information		300		300	ns
tf(bus)	Data bus fall time	1		300		300	ns

NOTES: 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

 Zero Error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

7. Total unadjusted error is the sum of linearity, zero, and full-scale errors.

8. Both the input address and the output codes are expressed in positive logic. The A19 analog input signal is internally generated and is used for test purposes.



### TLC545M, TLC545I, TLC545C, TLC546M, TLC546I, TLC546C Lincmos™ 8-BIT Analog-to-digital peripherals With Serial Control and 19 inputs



- B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ 
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



### TLC545M, TLC545I, TLC545C, TLC546M, TLC546I, TLC546C LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 19 INPUTS

#### principles of operation

The TLC545 and TLC546 are both complete data acquisition systems on single chips. Each includes such functions as system clock, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs; Chip Select ( $\overline{CS}$ ), Address Input, I/O clock, and System clock. These control inputs and a TTL-compatible 3-state output facilitate serial communications with a microprocessor or microcomputer. The TLC545 and TLC546 can complete conversions in a maximum of 9 and 17  $\mu$ s respectively, while complete input-conversion-output cycles can be repeated at a maximum of 13 and 25  $\mu$ s, respectively.

The System and I/O clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O clock. The System clock will drive the 'conversion crunching'' circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{\text{CS}}$  is high, the Data Output pin is in a high-impedance condition, and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{\text{CS}}$ , to share a control logic point with their counterpart pins on additional A/D devices when additional TLC545/TLC546 devices are used. Thus, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and then a falling edge of the System clock after a CS transition before the transition is recognized. The MSB of the previous conversion result will automatically appear on the Data Out pin.
- 2. A new positive-logic multiplexer address is shifted in on the first five rising edges of the I/O clock. The MSB of the address is shifted in first. The negative edges of these five I/O clocks shift out the 2nd, 3rd, 4th, 5th, and 6th most significant bits of the previous conversion result. The onchip sample-and hold begins sampling the newly addressed analog input after the 5th falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Two clock cycles are then applied to the I/O pin and the 7th and 8th conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final 8th clock cycle is applied to the I/O clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 36 system clock cycles. After this final I/O clock cycle, CS must go high or the I/O clock must remain low for at least 36 system clock cycles to allow for the conversion function.

 $\overline{\text{CS}}$  can be kept low during periods of multiple conversion. When keeping  $\overline{\text{CS}}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{\text{CS}}$  is taken high, it must remain high until the end of conversion. Otherwise, a valid falling edge of  $\overline{\text{CS}}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 system clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.



### TLC545M, TLC545I, TLC545C, TLC546M, TLC546I, TLC546C LinCMOS™ 8-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 19 INPUTS

#### principles of operation (continued)

It is possible to connect the system and I/O clocks together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- When CS is recognized by the device to be at a low level, the common clock signal is used as an I/O clock. When the CS is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
- 2. The device will recognize a CS transition only when the CS input changes and subsequently the system clock pin receives two positive edges and then a negative edge. For this reason, after a CS negative edge, the first two clock cycles will not shift in the address because a low CS must be recognized before the I/O clock can shift in an analog channel address. Also, upon shifting in the address, CS must be raised after the 6th I/O clock, which has been recognized by the device, so that a CS low level will be recognized upon the lowering of the 8th I/O clock signal recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O clocks and will shift in an eroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the 5th I/O clock cycle, the hold function is not initiated until the negative edge of the 8th I/O clock cycle. Thus, the control circuitry can leave the I/O clock signal in its high state during the 8th I/O clock cycle, until the moment at which the analog signal must be converted. The TLC545/546 will continue sampling the analog input until the 8th falling edge of the I/O clock. The control circuitry or software must then immediately lower the I/O clock signal to initiate the hold function at the desired point in time and to start conversion.

Detailed information on interfacing to most popular microprocesors is readily available from the factory.

D2816, NOVEMBER 1983-REVISED OCTOBER 1988

- LinCMOS<sup>™</sup> Technology
- Microprocessor Peripheral or Stand-Alone Operation
- 8-Bit Resolution A/D Converter
- **Differential Reference Input Voltages**
- Conversion Time . . . 17 µs Max
- Total Access and Conversion Cycles Per Second TLC548 . . . up to 45,500 TLC549 . . . up to 40,000
- On-Chip Software-Controllable Sample-and-Hold
- Total Unadjusted Error . . . ± 0.5 LSB Max
- 4-MHz Typical Internal System Clock
- Wide Supply Range . . . 3 V to 6 V
- Low Power Consumption . . . 6 mW Typ
- Ideal for Cost-Effective, High-Performance Applications Including Battery-Operated Portable Instrumentation
- Pinout and Control Signals Compatible with the TLC540 and TLC545 8-Bit A/D Converters and with the TLC1540 10-Bit A/D Converter

#### description

The TLC548 and TLC549 are LinCMOS<sup>™</sup> A/D peripheral integrated circuits built around an 8-bit switchedcapacitor successive-approximation ADC. They are designed for serial interface with a microprocessor or peripheral through a 3-state data output and an analog input. The TLC548 and TLC549 use only the Input/Output Clock (I/O Clock) input along with the Chip Select ( $\overline{CS}$ ) input for data control. The maximum I/O clock input frequency of the TLC548 is guaranteed up to 2.048 MHz, and the I/O clock input frequency of the TLC549 is guaranteed to 1.1 MHz. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

Operation of the TLC548 and the TLC549 is very similar to that of the more complex TLC540 and TLC541 devices; however, the TLC548 and TLC549 provide an on-chip system clock that operates typically at 4 MHz and requires no external components. The on-chip system clock allows internal device operation to proceed independently of serial input/output data timing and permits manipulation of the TLC548 and TLC549 as desired for a wide range of software and hardware requirements. The I/O Clock together with the internal system clock allow high-speed data transfer and conversion rates of 45,500 conversions per second for the TLC548, and 40,000 conversions per second for the TLC549.

Additional TLC548 and TLC549 features include versatile control logic, an on-chip sample-and-hold circuit that can operate automatically or under microprocessor control, and a high-speed converter with differential high-impedance reference voltage inputs that ease ratiometric conversion, scaling, and circuit isolation from logic and supply noises. Design of the totally switched-capacitor successive-approximation converter circuit allows conversion with a maximum total error of  $\pm 0.5$  least significant bit (LSB) in less than 17  $\mu$ s.

The TLC548M and TLC549M are characterized for operation over the temperature range of -55°C to 125 °C. The TLC548I and TLC549I are characterized for operation from -40 °C to 85 °C. The TLC548C and TLC549C are characterized for operation from 0°C to 70°C.

LinCMOS is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA documents contain information** routor in a of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



D OR P PACKAGE (TOP VIEW) ANALOG IN 2 7 11/O CLOCK REF - 13 6 DATA OUT GND 4 5 TCS

#### functional block diagram



NOTES: A. The conversion cycle, which requires 36 internal system clock periods (17 μs maximum), is initiated with the 8th I/O clock pulse trailing edge after CS goes low for the channel whose address exists in memory at the time.

B. The most significant bit (A7) will automatically be placed on the DATA OUT bus after  $\overline{CS}$  is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O clock falling edges. B7-B0 will follow in the same manner.



**Data Sheets** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	6.5 V
Input voltage range at any input	0.3 V
Output voltage range	0.3 V
Peak input current range (any input) ± 1	10 mA
Peak total input current range (all inputs) ±3	30 mA
Operating free-air temperature range (see Note 2): TLC548M, TLC549M 55°C to 1	125°C
TLC548I, TLC549I −40°C to	85°C
TLC548C, TLC549C	70°C
Storage temperature range	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. All voltage values are with respect to the network ground terminal with the REF – and GND terminal pins connected together, unless otherwise noted.

2. The D package is not recommended below  $-40 \,^{\circ}\text{C}$ .

#### recommended operating conditions

			TLC548			TLC549		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		3	5	6	3	5	6	V
Positive reference voltage, VREF + (s	ee Note 3)	2.5	V <sub>CC</sub> V	CC + 0.1	2.5	VCC V	CC+0.1	V
Negative reference voltage, VREF - (	see Note 3)	-0.1	0	2.5	-0.1	0	2.5	V
Differential reference voltage, VREF +	, V <sub>REF -</sub> (see Note 3)	1	V <sub>CC</sub> V	CC + 0.2	1	V <sub>CC</sub> V	CC+0.2	V
Analog input voltage (see Note 3)		0		VCC	0		Vcc	V
High-level control input voltage, VIH	$(for V_{CC} = 4.75 V to 5.5 V)$	2			2			V
Low-level control input voltage, VIL (	for $V_{CC} = 4.75 \text{ V}$ to 5.5 V)			0.8			0.8	V
Input/output clock frequency, f <sub>CLK</sub> (I/O)				2.048	0		1.1	MHz
100  V(C) = 4.75  V 10  5.5 V	Vac = 4.75 V to 5.5 V/	200			404			ns
Input/output clock low, twi (I/O) (for	$V_{CC} = 4.75 \text{ V} \text{ to } 5.5 \text{ V}$	200			404			ns
Input/output clock two, $v_{L(I/O)}$ that $v_{CC} = 4.75$ V to 5.5 V) (for V <sub>CC</sub> = 4.75 V to 5.5 V)				100			100	ns
Duration of $\overline{CS}$ input high state during conversion, t <sub>WH(CS)</sub> (for V <sub>CC</sub> = 4.75 V to 5.5 V)					17			μs
Setup time, $\overline{CS}$ low before first I/O clock, $t_{SU}(CS)$ (for V <sub>CC</sub> = 4.75 V to 5.5 V) (see Note 5)		1.4			1.4			μs
	TLC548M, TLC549M	- 55		125	- 55		125	
Operating free-air temperature, TA	TLC548I, TLC549I	- 40		85	- 40		85	°C
	TLC548C, TLC549C	0		70	0		70	1

- NOTES: 3. Analog input voltages greater than that applied to REF + convert to all ones (11111111), while input voltages less than that applied to REF - convert to all zeros (00000000). For proper operation, the positive reference voltage V<sub>REF +</sub>, must be at least 1 V greater than the negative reference voltage V<sub>REF -</sub>. In addition, unadjusted errors may increase as the differential reference voltage V<sub>REF +</sub> - V<sub>REF</sub> - falls below 4.75 V.
  - 4. This is the time required for the input/output clock input signal to fall from V<sub>I</sub><sub>H</sub> min to V<sub>I</sub><sub>L</sub> max or to rise from V<sub>I</sub><sub>L</sub> max to V<sub>I</sub><sub>H</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 μs for remote data acquisition applications in which the sensor and the ADC are placed several feet away from the controlling microprocessor.
  - 5. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and one falling edge of internal system clock after CSJ before responding to control input signals. This CS set-up time is given by the t<sub>en</sub> and t<sub>su(CS)</sub> specifications.



### electrical characteristics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V (unless otherwise noted), fCLK(I/O) = 2.048 MHz for TLC548 or 1.1 MHz for TLC549

	PARAME	TER	TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output vo	ltage	$V_{CC} = 4.75 V,$	$I_{OH} = -360 \ \mu A$	2.4			V
VOL	Low-level output vo	tage	$V_{CC} = 4.75 V,$	$I_{OL} = 3.2 \text{ mA}$			0.4	V
107	Off-state (high-impe	dance	$V_0 = V_{CC}$ ,	CS at V <sub>CC</sub>			10	V
-02	state) output curren	t	V <sub>0</sub> = 0,	CS at V <sub>CC</sub>			- 10	v
ίн	IH High-level input current, control inputs		$V_{I} = V_{CC}$			0.005	2.5	μA
կլ	L Low-level input current, control inputs		V <sub>1</sub> = 0			-0.005	- 2.5	μA
hr. a	Analog channel on-state input		Analog input at V <sub>CC</sub>			0.4	1	
'I(on)	current, during sample cycle		Analog input at 0 V			- 0.4	- 1	μΑ
lcc	Operating supply cu	rrent	CS at 0 V			1.8	2.5	mA
ICC + IREF Supply and reference current		$V_{REF+} = V_{CC}$			1.9	3	mA	
C.	Input canacitance	Analog inputs				7	55	~ <b>F</b>
C <sub>1</sub>	input capacitance	Control inputs				5	15	μr

operating characteristics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V (unless otherwise noted), f<sub>CLK</sub>(I/O) = 2.048 MHz for TLC548 or 1.1 MHz for TLC549

PARAMETER		TEST CONDITIONS	TLC548			7			
		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
	Linearity error	See Note 6			±0.5			±0.5	₽SB
	Zero error	See Note 7			±0.5			±0.5	LSB
	Full-scale error	See Note 7			±0.5			±0.5	LSB
	Total unadjusted error	See Note 8			±0.5			±0.5	LSB
t <sub>conv</sub>	Conversion time	See Operating Sequence		8	17		12	17	μs
	Total access and conversion time	See Operating Sequence		12	22		19	25	μS
t <sub>acq</sub>	Channel acquisition time (sample cycle)	See Operating Sequence			4			4	I/O clock cycles
t <sub>v</sub>	Time output data remains valid after I/O clock↓		10			10			ns
td	Delay time to data output valid	I/O clock↓		300				400	ns
t <sub>en</sub>	Output enable time				1.4			1.4	μS
t <sub>dis</sub>	Output disable time	See Parameter			150			150	ns
t <sub>r(bus)</sub>	Data bus rise time	Measurement Information			300			300	ns
t <sub>f(bus)</sub>	Data bus fall time				300			300	ns

<sup>†</sup>All typicals are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

NOTES: 6. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.

8. Total unadjusted error is the sum of linearity, zero, and full-scale errors.



<sup>7.</sup> Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.



NOTES: A. CL = 50 pF for TLC548 and 100 pF for TLC549; CL includes jig capacitance.

B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



Data Sheets

#### PRINCIPLES OF OPERATION

The TLC548 and TLC549 are each complete data acquisition systems on a single chip. Each contains an internal system clock, sample-and-hold, 8-bit A/D converter, data register, and control logic circuitry. For flexibility and access speed, there are two control inputs: I/O Clock and Chip Select ( $\overline{CS}$ ). These control inputs and a TTL-compatible three-state output facilitate serial communications with a microprocessor or minicomputer. A conversion can be completed in 17  $\mu$ s or less, while complete input-conversion-output cycles can be repeated in 22  $\mu$ s for the TLC548 and in 25  $\mu$ s for the TLC549.

The internal system clock and I/O clock are used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Due to this independence and the internal generation of the system clock, the control hardware and software need only be concerned with reading the previous conversion result and starting the conversion by using the I/O clock. In this manner, the internal system clock drives the "conversion crunching" circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{\text{CS}}$  is high, the data output pin is in a high-impedance condition and the I/O clock pin is disabled. This  $\overline{\text{CS}}$  control function allows the I/O Clock pin to share the same control logic point with its counterpart pin when additional TLC548 and TLC549 devices are used. This also serves to minimize the required control logic pins when using multiple TLC548 and TLC549 devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- 1.  $\overline{CS}$  is brought low. To minimize errors caused by noise at the  $\overline{CS}$  input, the internal circuitry waits for two rising edges and then a falling edge of the internal system clock after a  $\overline{CS}\downarrow$  before the transition is recognized. However, upon a  $\overline{CS}$  rising edge, DATA OUT will go to a high-impedance state within the t<sub>dis</sub> specification even though the rest of the IC's circuitry will not recognize the transition until the t<sub>su(CS)</sub> specification has elapsed. This technique is used to protect the device against noise when used in a noisy environment. The most significant bit (MSB) of the previous conversion result will initially appear on the DATA OUT pin when  $\overline{CS}$  goes low.
- 2. The falling edges of the first four I/O clock cycles shift out the 2nd, 3rd, 4th, and 5th most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the analog input after the 4th high-to-low transition of the I/O Clock. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Three more I/O clock cycles are then applied to the I/O pin and the 6th, 7th, and 8th conversion bits are shifted out on the falling edges of these clock cycles.
- 4. The final, (the 8th), clock cycle is applied to the I/O clock pin. The on-chip sample-and-hold begins the hold function upon the high-to-low transition of this clock cycle. The hold function will continue for the next four internal system clock cycles, after which the holding function terminates and the conversion is performed during the next 32 system clock cycles, giving a total of 36 cycles. After the 8th I/O clock cycle, CS must go high or the I/O clock must remain low for at least 36 internal system clock cycles to allow for the completion of the hold and conversion functions. CS can be kept low during periods of multiple conversion. When keeping CS low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O clock line. If glitches occur on the I/O clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. If CS is taken high, it must remain high until the end of conversion. Otherwise, a valid high-to-low transition of CS will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 internal system clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.



#### PRINCIPLES OF OPERATION

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the high-to-low transition of the 4th I/O clock cycle, the hold function does not begin until the high-to-low transition of the 8th I/O clock cycle, which should occur at the moment when the analog signal must be converted. The TLC548 and TLC549 will continue sampling the analog input until the high-to-low transition of the 8th I/O clock pulse. The control circuitry or software will then immediately lower the I/O clock signal and start the holding function to hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to the most popular microprocessor is readily available from Texas Instruments.





#### TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED "FLASH" TECHNIQUES D2873, SEPTEMBER 1986-REVISED FEBRUARY 1989

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- 8-Bit Resolution
- Differential Reference Inputs
- Parallel Microprocessor Interface
- Conversion and Access Time Over Temperature Range Write-Read Mode . . . 1.18 μs and 1.92 μs Read Mode . . . 2.5 μs Max
- No External Clock or Oscillator Components Required
- On-Chip Track-and-Hold
- Low Power Consumption . . . 50 mW Typ
- Single 5-V Supply
- TLC0820B is Direct Replacement for National Semiconductor ADC0820B/BC and Analog Devices AD7820L/C/U; TLC0820A is Direct Replacement for National Semiconductor ADC0820C/CC and Analog Devices AD7820K/B/T

#### description

The TLC0820A, TLC0820B, ADC0820B, and ADC0820C are Advanced LinCMOS<sup>™</sup> 8-bit analog-to-digital converters each consisting of two 4-bit "flash" converters, a 4-bit digital-toanalog converter, a summing (error) amplifier, control logic, and a result latch circuit. The modified "flash" technique allows low-power integrated circuitry to complete an 8-bit conversion in 1.18 µs over temperature. The onchip track-and-hold circuit has a 100 ns sample window and allows these devices to convert continuous analog signals having slew rates of up to 100 mV/µs without external sampling components. TTL-compatible three-state output drivers and two modes of operation allow interfacing to a variety of microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.



ALL TYPES . . . DW OR N PACKAGE





NC - No internal connection

The M-suffix devices are characterized for operation over the full military temperature range of -55 °C to 125 °C. The I-suffix devices are characterized for operation from -40 °C to 85 °C. The C-suffix devices are characterized for operation from 0 °C to 70 °C. See Available Options.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

AVAILABLE OPTIONS								
SYMBO	LIZATION <sup>†</sup>	OPERATING	TOTAL					
DEVICE	PACKAGE	TEMPERATURE	UNADJUSTED					
DEVICE	SUFFIX	RANGE	ERROR					
TLC0820AC	DW, FN, N	0°C to 70°C	±1 LSB					
TLC0820AI	DW, FN, N	– 40 °C to 85 °C	±1 LSB					
TLC0820AM	DW, FK, J, N	-55°C to 125°C	±1 LSB					
TLC0820BC	DW, FN, N	0°C to 70°C	±0.5 LSB					
TLC0820BI	DW, FN, N	– 40 °C to 85 °C	±0.5 LSB					
TLC0820BM	DW, FK, J, N	– 55 °C to 125 °C	±0.5 LSB					
ADC0820BC	DW, FN, N	0°C to 70°C	±0.5 LSB					
ADC0820BCI	DW, FN, N	– 40 °C to 85 °C	±0.5 LSB					
ADC0820CC	DW, FN, N	0°C to 70°C	±1 LSB					
ADC0820CCI	DW, FN, N	-40°C to 85°C	±1 LSB					

<sup>†</sup>In many instances, these ICs may have both TLC0820 and ADC0820 labeling on the package.







PIN		
NAME	NUMBER	DESCRIPTION
ANLG IN	1	Analog input
<u>cs</u>	13	This input must be low in order for $\overline{RD}$ or $\overline{WR}$ to be recognized by the ADC.
DO	2	Three-state data output, bit 1 (LSB)
D1	3	Three-state data output, bit 2
D2	4	Three-state data output, bit 3
D3	5	Three-state data output, bit 4
D4	14	Three-state data output, bit 5
D5	15	Three-state data output, bit 6
D6	16	Three-state data output, bit 7
D7	17	Three-state data output, bit 8 (MSB)
GND	10	Ground
INT	9	In the WRITE-READ mode, the interrupt output, INT, going low indicates that the internal count-down delay time,
		t <sub>d(int)</sub> , is complete and the data result is in the output latch. t <sub>d(int)</sub> is typically 800 ns starting after the rising
		edge of the WR input (see operating characteristics and Figure 3). If RD goes low prior to the end of td(int),
		INT goes low at the end of tdRIL and the conversion results are available sooner (see Figure 2). INT is reset by the
		rising edge of either RD or CS.
MODE	7	Mode-selection input. It is internally tied to GND through a $50-\mu A$ current source, which acts like a pull-down
		resistor.
		READ mode: Occurs when this input is low.
		WRITE-READ mode: Occurs when this input is high.
NC	19	No internal connection
OFLW	18	Normally the OFLW output is a logical high. However, if the analog input is higher than the VREF +, OFLW
		will be low at the end of conversion. It can be used to cascade 2 or more devices to improve resolution (9
		or 10-bits).
RD	8	In the WRITE-READ mode with $\overline{CS}$ low, the 3-state data outputs D0 through D7 are activated when $\overline{RD}$ goes
		low. RD can also be used to increase the conversion speed by reading data prior to the end of the internal
]		count-down delay time. As a result, the data transferred to the output latch is latched after the falling edge of RD.
		In the READ mode with $\overline{ ext{CS}}$ low, the conversion starts with $\overline{ ext{RD}}$ going low. $\overline{ ext{RD}}$ also enables the three-state
		data outputs upon completion of the conversion. The RDY output going into the high-impedance state and
		INT going low indicates completion of the conversion.
REF –	11	This input voltage is placed on the bottom of the resistor ladder.
REF +	12	This input voltage is placed on the top of the resistor ladder.
Vcc	20	Power supply voltage
WR/RDY	6	In the WRITE-READ mode with $\overline{\text{CS}}$ low, the conversion is started on the falling edge of the $\overline{\text{WR}}$ input signal.
		The result of the conversion is strobed into the output latch after the internal count-down delay time, t <sub>d(int)</sub> ,
		provided that the $\overline{\text{RD}}$ input does not go low prior to this time. $t_{d(int)}$ is approximately 800 ns.
		In the READ mode, RDY (an open-drain output) will go low after the falling edge of $\overline{\text{CS}}$ , and will go into the
		high-impedance state when the conversion is strobed into the output latch. It is used to simplify the interface
		to a microprocessor system.



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	TLC0820M	TLC0820I ADC0820CI	TLC0820_C ADC0820_C	UNIT	
Supply voltage, V <sub>CC</sub> (see Note 1)	10	10	10	V	
Innut voltage range, all innute (can Note 1)	-0.2 to	-0.2 to	-0.2 to	V	
input voltage lange, an inputs (see Note 1)	V <sub>CC</sub> +0.2	V <sub>CC</sub> + 0.2	V <sub>CC</sub> +0.2	V	
Output voltage renge, ell outpute (see Note 1)	-0.2 to	-0.2 to -0.2 to		V	
Output voltage range, an outputs (see Note 1)	V <sub>CC</sub> +0.2	V <sub>CC</sub> + 0.2	V <sub>CC</sub> +0.2	v j	
Operating free-air temperature range	-55 to 125	-40 to 85	0 to 70	°C	
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C	
Case temperature for 60 seconds: FK package	260			°C	
Case temperature for 10 seconds: FN package		260	260	°C	
Lead temperature 1,6 mm (1/16 inch) from case	200				
for 60 seconds: J package	300			÷υ	
Lead temperature 1,6 mm (1/16 inch) from case	260	260	260		
for 10 seconds: DW or N package	200	200	200	٥C	

NOTE 1: All voltages are with respect to network ground terminal, pin 10.

#### recommended operating conditions

		TLC0820M		TLC0820_1		TLC0820_C		LINIT				
			MIN	NOM	MAX	MIN	NOM		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	8	4.5	5	8	4.5	5	8	V	
Analog input vo	ltage		-0.1	١	/ <sub>CC</sub> +0.1	-0.1	١	/CC+0.1	-0.1	V	CC+0.1	V
Positive referen	ce voltage, VREF	-+	VREF -		Vcc	VREF -		Vcc	VREF -		VCC	V
Negative reference voltage, VREF -			GND		VREF +	GND		V <sub>REF +</sub>	GND		VREF +	V
High-level input	V <sub>CC</sub> = 4.75 V	CS, WR/RDY, RD	2			2			2			
voltage, VIH	to 5.25 V	MODE	3.5			3.5			3.5			v
Low-level input	V <sub>CC</sub> = 4.75 V	CS, WR/RDY, RD			0.8			0.8			0.8	
voltage, VIL	to 5.25 V	MODE			1.5			1.5			1.5	v
Delay to next c	onversion, td(NC	:)	500		500	500		500				
(see Figures 1, 2, 3, and 4)			500			500			500			115
Delay time from $\overline{WR}$ to $\overline{RD}$ in write-read mode,												
t <sub>dWR</sub> (see Figure 2)			0.4			0.4			0.4			μs
Write-pulse duration in write-read mode, twW			0.5		50	0.5		50	0.5		50	
(see Figures 2,	3, and 4)		0.5		50	0.5		50	0.5		50	μS
Operating free-a	air temperature,	TA	- 55		125	-40		85	0		70	°C



	PARAMETEI	R	TEST COND	MIN	TYPT	MAX	UNIT	
Vou	High-level output voltage		V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -360 μA	Full range	2.4			V
∙Он	Tightever output voltage		$V_{CC} = 4.75 V,$	Full range	4.5			v
			$I_{OH} = -10 \ \mu A$	25 °C	4.6			
Ve	Low-level output voltage	Any D, OFLW, INT,	$V_{CC} = 5.25 V,$	Full range			0.4	M
VOL		or WR/RDY	$l_{OL} = 1.6 \text{ mA}$	25 °C			0.34	v
		CS or RD		Full range		0.005	1	
				Full range			3	
I <sub>IH</sub> High-level input current	WR/RUT	V <sub>IH</sub> = 5 V	25 °C		0.1	0.3	μA	
	MODE	1	Full range			200		
		MODE		25 °C		50	170	
ηĽ	Low-level input current	CS, WR/RDY, RD, or MODE	V <sub>IL</sub> = 0	Full range		- 0.005	- 1	μΑ
			V <sub>0</sub> = 5 V	Full range			3	3
Off-state (high-impedance OZ state) output current	Off-state (high-impedance			25°C		0.1	0.3	
	Any D or WR/RDY	N 0	Full range			- 3	μΑ	
			v0 = 0	25°C		-0.1	-0.3	
			CS at 5 V,	Full range			3	
			VI = 5 V	25°C			0.3	
I Analog input current			CS at 5 V,	Full range			- 3	μΑ
			VI = 0	25°C		**************************************	-0.3	
		Any D, OFLW, INT,		Full range	7			mA
		or WR/RDY	$V_0 = 5 V$	25°C	8.4	14		
				Full range	- 6			
OS	Short-circuit output current	Any D or OFLW		25°C	- 7.2	- 12	u f ar an an an Africa an	
			$V_0 = 0$	Full range	-4.5			
		INT		25 °C	- 5.3	- 9		
_				Full range	1.25		6	
R <sub>ref</sub>	Reference resistance			25 °C	1.4	2.3	5.3	kΩ
			CS, WR/RDY,	Full range			15	
1CC	Supply current		and RD at 0 V	25 °C	1	7.5	13	mA
		Any digital				5		_
Ci	Input capacitance	ANLG IN		Full range	45			pF
Co	Output capacitance	Any digital		Full range			5	pF

electrical characteristics at specified operating free-air temperature, V<sub>CC</sub> = 5 V (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .



operating characteristics, V<sub>CC</sub> = 5 V, V<sub>REF+</sub> = 5 V, V<sub>REF-</sub> = 0,  $t_r = t_f = 20 \text{ ns}$ , T<sub>A</sub> = 25 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TLC0820B ADC0820B MIN TYP MAX		TLC0820A ADC0820C MIN TYP MAX			UNIT	
ksvs	Supply voltage sensitivity	$V_{CC} = 5 V \pm 5\%, T$	$V_{CC} = 5 V \pm 5\%$ , $T_A = MIN$ to MAX		± 1/16	± 1/4		± 1/16	± 1/4	LSB
	Total unadjusted error <sup>†</sup>	MODE pin at 0 V, TA	MODE pin at 0 V, $T_A = MIN$ to MAX			1/2			1	LSB
t <sub>conv</sub> R	Read mode conversion time	MODE pin at 0 V, Se	e Figure 1		1.6	2.5		1.6	2.5	μS
<sup>t</sup> d(int)	Internal count- down delay time	MODE pin at 5 V, See Figures 3 and 4	MODE pin at 5 V, $C_L = 50 \text{ pF}$ , See Figures 3 and 4		800	1300		800	1300	ns
<sup>t</sup> aR	Access time from $\overline{RD}\downarrow$	MODE pin at 0 V, See Figure 1			<sup>t</sup> convR + 20	t <sub>conv</sub> R +50		t <sub>conv</sub> R + 20	<sup>t</sup> convR + 50	ns
	Access time from $\overline{\text{RD}}\downarrow$	MODE pin at 5 V,	C <sub>L</sub> = 15 pF		190	280		190	280	
<sup>t</sup> aR1		<sup>t</sup> dWR < <sup>t</sup> d(int), See Figure 2	C <sub>L</sub> = 100 pF		210	320		210	320	) ns
		MODE pin at 5 V,	C <sub>L</sub> = 15 pF		70	120		70	120	
<sup>t</sup> aR2	Access time from RD↓	<sup>t</sup> dWR > <sup>t</sup> d(int) See Figure 3	C <sub>L</sub> = 100 pF		90	150		90	150	ns
<sup>t</sup> alNT	Access time from $\overline{\text{INT}}{\downarrow}$	MODE pin at 5 V, Se	e Figure 4		20	50		20	50	ns
<sup>t</sup> dis	Disable time from RD1	$R_L = 1 k\Omega$ , See Figures 1, 2, 3, a	$C_L = 10  pF$ , and 5		70	95		70	95	ns
tuppy	Delay time from	MODE pin at 0 V,	$C_L = 50 \text{ pF},$		50	100		50	100	ne
	CS↓ to RDY↓	See Figure 1								
tdRIH	Delay time from	$C_{L} = 50 \text{ pF},$	1.2		125	225		125	225	ns
	Delay time from	MODE pin at 5 V	$t_{d} \times D \leq t_{d} \times D$			······		·····		
tdRIL	RD↓ to INT↓	See Figure 2	avvn - a(mu)		200	290		200	290	ns
tdWIH	Delay time from ₩B↑ to INT↑	MODE pin at 5 V, See Figure 4	$C_L = 50 \text{ pF},$		175	270		175	270	ns
	Slew rate tracking				0.1	·····		0.1		V/µs
				L						

<sup>†</sup>Total unadjusted error includes offset, full-scale, and linearity errors.





TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-195



PARAMETER MEASUREMENT INFORMATION



t<sub>r</sub> = 20 ns



Uns

 $C_L = 10 \text{ pF}$ 



TEST CIRCUIT

VOLTAGE WAVEFORMS

FIGURE 5. TEST CIRCUIT AND VOLTAGE WAVEFORMS



#### PRINCIPLES OF OPERATION

The TLC0820A, TLC0820B, ADC0820B and ADC0820C each employ a combination of "sampled-data" comparator techniques and "flash" techniques common to many high-speed converters. Two 4-bit "flash" analog-to-digital conversions are used to give a full 8-bit output.

The recommended analog input voltage range for conversion is -0.1 V to V<sub>CC</sub> + 0.1 V. Analog input signals that are less than V<sub>REF</sub> +  $\frac{1}{2}$  LSB or greater than V<sub>REF</sub> +  $-\frac{1}{2}$  LSB convert to 00000000 or 11111111 respectively. The reference inputs are fully differential with common-mode limits defined by the supply rails. The reference input values define the full-scale range of the analog input. This allows the gain of the ADC to be varied for ratiometric conversion by changing the V<sub>REF</sub> + and V<sub>REF</sub> - voltages.

The device operates in two modes, read (only) and write-read, which are selected by the MODE pin (pin 7). The converter is set to the read (only) mode when pin 7 is low. In the read mode, the  $\overline{\text{WR}}/\text{RDY}$  pin is used as an output and is referred to as the ''ready'' pin. In this mode, a low on the ''ready'' pin while  $\overline{\text{CS}}$  is low indicates that the device is busy. Conversion starts on the falling edge of  $\overline{\text{RD}}$  and is completed no more than 2.5  $\mu$ s later when  $\overline{\text{INT}}$  falls and the ''ready'' pin returns to a high-impedance state. Data outputs also change from high-impedance to active states at this time. After the data is read,  $\overline{\text{RD}}$  is taken high,  $\overline{\text{INT}}$  returns high, and the data outputs return to their high-impedance states.

The converter is set to the write-read mode when pin 7 is high and  $\overline{WR}/RDY$  is referred to as the "write" pin. Taking  $\overline{CS}$  and the "write" pin low selects the converter and initiates measurement of the input signal. Approximately 600 ns after the "write" pin returns high, the conversion is completed. Conversion starts on the rising edge of  $\overline{WR}/RDY$  in the write-read mode.

The high-order 4-bit "flash" ADC measures the input by means of 16 comparators operating simultaneously. A high precision 4-bit DAC then generates a discrete analog voltage from the result of that conversion. After a time delay, a second bank of comparators does a low-order conversion on the analog difference between the input level and the high-order DAC output. The results from each of these conversions enter an 8-bit latch and are output to the three-state buffers on the falling edge of  $\overline{RD}$ .





#### TYPICAL APPLICATION DATA

FIGURE 6. CONFIGURATION FOR 9-BIT RESOLUTION



**2** Data Sheets

### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

- LinCMOS<sup>™</sup> Technology
- 10-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . TLC1540: ±0.5 LSB Max TLC1541: ±1.0 LSB Max
- Pinout and Control Signals Compatible with TLC540 and TLC549 Families of 8-Bit A/D Converters

TYPICAL PERFORMANCE	
Channel Acquisition Sample Time	5.5 µs
Conversion Time	21 μs
Samples per Second	32×10 <sup>3</sup>
Power Dissipation	6 mW

#### description

The TLC1540 and TLC1541 are LinCMOS<sup>™</sup> A/D peripherals built around a 10-bit, switchedcapacitor, successive-approximation, A/D converter. They are designed for serial interface to a microprocessor or peripheral via a threestate output with up to four control inputs [including independent System Clock, I/O Clock, Chip Select (CS), and Address Input]. A 2.1-megahertz system clock for the TLC1540 and TLC1541, with a design that includes simultaneous read/write operation, allows high speed data transfers and sample rates of up to 32.258 samples per second. In addition to the



high-speed converter and versatile control logic, there is an on-chip 12-channel analog multiplexer that can be used to sample any one of 11 inputs or an internal "self-test" voltage, and a sample-and-hold that can operate automatically or under microprocessor control. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The converters incorporated in the TLC1540 and TLC1541 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched-capacitor design allows guaranteed low-error conversion ( $\pm 0.5$  LSB for the TLC1540,  $\pm 1$  LSB for the TLC1541) in 21 microseconds over the full operating temperature range.

The TLC1540 and the TLC1541 are available in FK, FN, J, and N packages. The M-suffix versions are characterized for operation from -55 °C to 125 °C. The I-suffix versions are characterized for operation from -40 °C to 85 °C.

LinCMOS is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

#### functional block diagram



#### operating sequence

Data Sheets



- NOTES: A. The conversion cycle, which requires 44 System Clock periods, is initiated on the 10th falling edge of the I/O Clock1 after CSJ goes low for the channel whose address exists in memory at that time. If CS is kept low during conversion, the I/O Clock must remain low for at least 44 System Clock cycles to allow conversion to be completed.
  - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after  $\overline{CS}$  is brought low. The remaining nine bits (A8-A0) will be clocked out on the first nine I/O Clock falling edges.
  - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three System Clock cycles (or less) after a chip-select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.



### TLC1540M, TLC1540I, TLC1541M, TLC1541I Lincmos™ 10-bit Analog-to-digital Peripherals With Serial Control and 11 inputs

solute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) 6.5 V
Input voltage range (any input)
Output voltage range
Peak input current range (any input) ± 10 mA
Peak total input current (all inputs) ±30 mA
Operating free-air temperature range: TLC1540I, TLC1541I 40 °C to 85 °C
TLC1540M, TLC1541M
Storage temperature range
Case temperature for 60 seconds: FK package
Case temperature for 10 seconds: FN package
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: N package

NOTE 1: All voltage values are with respect to digital ground with REF - and GND wired together (unless otherwise noted).



### TLC1540M, TLC1540I, TLC1541M, TLC1541I Lincmos™ 10-bit Analog-to-digital peripherals With Serial Control and 11 inputs

#### recommended operating conditions

	•		TLC	TLC1540, TLC1541			
			MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	ge, V <sub>CC</sub> 4.75				5.5	V	
Positive reference volt	age, VREF -	(see Note 2)	2.5	Vcc	V <sub>CC</sub> +0.1	V	
Negative reference vo	Itage, VREF	_ (see Note 2)	-0.1	0	2.5	V	
Differential reference	voltage, VR	EF + - VREF - (see Note 2)	1	Vcc	V <sub>CC</sub> +0.2	V	
Analog input voltage (see Note 2) 0 V <sub>CC</sub>							
High-level control input	-level control input voltage, VIH 2						
Low-level control inpu	t voltage, V	/IL			0.8	V	
Setup time, address b	p time, address bits before I/O CLK↑, t <sub>SU</sub> (A) 400						
told time, address bits after I/O CLK $\uparrow$ , t <sub>h(A)</sub> 0							
				System			
Setup time, CS low be	efore clocki	ng in first address bit, t <sub>su(CS)</sub> (see Note 3)	3			clock	
						cycles	
						System	
CS high during conver	rsion, t <sub>w</sub> H((	S)	44			clock	
						cycles	
Input/Output clock fre	quency, f <sub>Cl</sub>	_K(I/O)	0		1.1	MHz	
System clock frequend	cy, <sup>f</sup> CLK(SY	S)	fCLK(I/O)		2.1	MHz	
System clock high, t <sub>W</sub>	/H(SYS)		210			ns	
System clock low, t <sub>W</sub>	L(SYS)		190			ns	
Input/Output clock hig	h, twH(I/O)		404			ns	
Input/Output clock lov	v, t <sub>wL(I/O)</sub>		404			ns	
	System	$f_{CLK(SYS)} \leq 1048 \text{ kHz}$			30	ns	
Clock transition time		fCLK(SYS) > 1048 kHz			20		
(see Note 4)	1/0	$^{\rm f}{\rm CLK}({\rm I}/{\rm O}) \leq 525 ~{\rm kHz}$			100	ne	
		f <sub>CLK(I/O)</sub> > 525 kHz			40	113	
Operating free-air		TLC1540M, TLC1541M	- 55		125	°C	
temperature, T <sub>A</sub>		TLC1540I, TLC1541I	- 40		85	l ŭ	

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all "1"s (1111111), while input voltages less than that applied to REF - convert as all "0"s (0000000). For proper operation, REF + voltage must be at least 1 volt higher than REF - voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.

- 3. To minimize errors caused by noise at the chip select input, the internal circuitry waits for three System Clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.
- 4. This is the time required for the clock input signal to fall from V<sub>IH</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IH</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 microseconds for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



**Data Sheets** 

### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

electrical characteristics over recommended operating temperature range,  $V_{CC} = V_{REF+} = 4.75 V$  to 5.5 V (unless otherwise noted), f<sub>CLK(I/O)</sub> = 1.1 MHz, f<sub>CLK(SYS)</sub> = 2.1 MHz

	PARAMETER		TEST CO	NDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output volt	age (pin 16)	$V_{CC} = 4.75 V,$	IOH = 360 μA	2.4		V
VOL	Low-level output volt	age	$V_{CC} = 4.75 V,$	$I_{OL} = 3.2 \text{ mA}$		0.4	V
107	Off-state (high-imped	ff-state (high-impedance state)		$\overline{\text{CS}}$ at V <sub>CC</sub>		10	
102	output current		$V_0 = 0,$	$\overline{\text{CS}}$ at V <sub>CC</sub>		- 10	1
ЧΗ	High-level input curre	nt	$V_{I} = V_{CC}$		0.005	2.5	μΑ
1IL	Low-level input currer	nt	$V_{I} = 0$		- 0.005	- 2.5	μA
lcc	Operating supply curr	ent	CS at 0 V		1.2	2.5	mA
				Selected channel at V <sub>CC</sub> ,			
Salaatad ahannal laakaga ayyrant			Unselected channe	0.4	1		
Selected channel leakage current		age current	Selected channel a	0.4	1	μΑ	
			Unselected channe	-0.4	- 1		
ICC + IRE	F Supply and reference	current	$V_{REF+} = V_{CC},$	CS at 0 V	1.3	3	mA
C.	Input capacitance	Analog inputs			7	55	nE
	Control inputs				5	15	

 $^{\dagger}$  All typical values are at V\_CC  $\,=\,$  5 V, T\_A  $\,=\,$  25 °C.

### TLC1540M, TLC1540I, TLC1541M, TLC1541I Lincmos™ 10-Bit Analog-to-digital peripherals With Serial Control and 11 inputs

## operating characteristics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V, fCLK(I/O) = 1.1 MHz, fCLK(SYS) = 2.1 MHz

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT	
	Linearity error	TLC1540	See Note F		±0.5	ICD	
Linearity error		TLC1541	See Note 5		± 1	130	
Zero error TLC		TLC1540	See Nates 2 and 6		±0.5		
		TLC1541	See Notes 2 and 6		± 1	130	
Full-scale error		TLC1540	See Notes 2 and 6		±0.5	ISB	
		TLC1541			± 1	130	
	Total upadiusted arror	TLC1540 See Note 7			±0.5	ICP	
	lotal unadjusted error		See Note 7		± 1	130	
Self-test output code			Input A11 address - 1011 (See Note 8)	0111110100	1000001100		
	Sen-test output code		Input ATT address = TOTT (See Note 8)	(500)	(524)		
t <sub>conv</sub>	Conversion time		See Operating Sequence		21	μS	
	Total access and conversion	n time	See Operating Sequence		31	μS	
						I/O	
tacq	Channel acquisition time (sa	ample cycle)	See Operating Sequence		6	clock	
						cycles	
•	Time output data remains v	alid		10			
۰v	after I/O clock↓			10		115	
+.	Delay time, I/O clock↓				400	ne	
۲d	<sup>t</sup> d to data output valid		See Parameter		400	113	
t <sub>en</sub>	Output enable time		Massurement		150	ns	
t <sub>dis</sub> Output disable time		Information		150	ns		
t <sub>r(bus)</sub> Data bus rise time			momation		300	ns	
t <sub>f(bus)</sub>	Data bus fall time				300	ns	

NOTES: 2. Analog input voltages greater than that applied to REF + convert to all "1"s (11111111), while input voltages less than that applied to REF - convert to all"0"s (0000000). For proper operation, REF + voltage must be at least 1 volt higher than REF - voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 volts.

5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

6. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

7. Total unadjusted error comprises linearity, zero, and full-scale errors.

8. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.



### TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS



B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



2-205

Data Sheets

### TLC1540M, TLC1540I, TLC1541M, TLC1541I Lincmos™ 10-Bit Analog-to-digital peripherals with serial control and 11 inputs

#### principles of operation

The TLC1540 and TLC1541 are complete data acquisition systems on single chips. Each includes such functions as sample-and-hold, 10-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs; Chip Select ( $\overline{CS}$ ), Address Input, I/O Clock, and System Clock. These control inputs and a TTL-compatible three-state output are intended for serial communications with a microprocessor or microcomputer. The TLC1540 and TLC1541 can complete conversions in a maximum of 21 microseconds, while complete input-conversion-output cycles can be repeated at a maximum of 31 microseconds.

The System and I/O Clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to the System Clock input, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using the I/O Clock. The System Clock will drive the 'conversion crunching' circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{\text{CS}}$  is high, the Data Output pin is in a three-state condition and the Address Input and I/O Clock pins are disabled. This feature allows each of these pins, with the exception of the  $\overline{\text{CS}}$  pin, to share a control logic point with their counterpart pins on additional A/D devices when additional TLC1540/1541 devices are used. In this way, the above feature serves to minimize the required control logic pins when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and then a falling edge of the System Clock after a low CS transition, before the low transition is recognized. This technique is used to protect the device against noise when the device is used in a noisy environment. The MSB of the previous conversion result will automatically appear on the Data Out pin.
- 2. A new positive-logic multiplexer address is shifted in on the first four rising edges of the I/O Clock. The MSB of the address is shifted in first. The negative edges of these four I/O Clock pulses shift out the second, third, fourth, and fifth most significant bits of the previous conversion result. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Five clock cycles are then applied to the I/O pin and the sixth, seventh, eighth, ninth, and tenth conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final tenth clock cycle is applied to the I/O Clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 44 System Clock cycles. After this final I/O Clock cycle, CS must go high or the I/O Clock must remain low for at least 44 System Clock cycles to allow for the conversion function.

 $\overline{CS}$  can be kept low during periods of multiple conversion. When keeping  $\overline{CS}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on the I/O Clock line. If glitches occur on the I/O Clock line, the I/O sequence between the microprocessor/controller and the device will lose synchronization. Also, if  $\overline{CS}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{CS}$  will cause a reset condition, which will abort the conversion in progress.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 44 System Clock cycles occur. Such action will yield the conversion result of the previous conversion and not the ongoing conversion.


# TLC1540M, TLC1540I, TLC1541M, TLC1541I LinCMOS™ 10-BIT ANALOG-TO-DIGITAL PERIPHERALS WITH SERIAL CONTROL AND 11 INPUTS

### principles of operation (continued)

It is possible to connect the System and I/O Clock pins together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- 1. When  $\overline{CS}$  is recognized by the device to be at a low level, the common clock signal is used as an I/O Clock. When  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used to drive the "conversion crunching" circuitry.
- 2. The device will recognize a CS low transition only when the CS input changes and subsequently the System Clock pin receives two positive edges and then a negative edge. For this reason, after a CS negative edge, the first two clock cycles will not shift in the address because a low CS must be recognized before the I/O Clock can shift in an analog channel address. Also, upon shifting in the address, CS must be raised after the eighth I/O Clock that has been recognized by the device, so that a CS low level will be recognized upon the lowering of the tenth I/O Clock signal that is recognized by the device. Otherwise, additional common clock cycles will be recognized as I/O Clock pulses and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device will accommodate these applications. Although the on-chip sample-and-hold begins sampling upon the negative edge of the fourth I/O Clock cycle, the hold function is not initiated until the negative edge of the tenth I/O Clock cycle. Thus, the control circuitry can leave the I/O Clock signal in its high state during the tenth I/O Clock cycle until the moment at which the analog signal must be converted. The TLC1540/TLC1541 will continue sampling the analog input until the tenth falling edge of the I/O Clock. The control circuitry or software will then immediately lower the I/O Clock signal and hold the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.



2 Data Sheets

# TLC4016M, TLC4016i SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

D2922, JANUARY 1986-REVISED OCTOBER 1988

10 AB

9∏3B

81 3A

- High Degree of Linearity
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches
- Low On-State Impedance . . . 50 Ω Typ at
   V<sub>CC</sub> = 9 V
- Individual Switch Controls
- Extremely Low Input Current

### description

The TLC4016 is a silicon-gate CMOS quadruple analog switch designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 12 V peak to be transmitted in either direction.

Each switch section has its own enable input control. A high-level voltage applied to this control terminal turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-toanalog conversion systems.

The TLC4016M is characterized for operation from  $-55\,^{\circ}\mathrm{C}$  to  $125\,^{\circ}\mathrm{C}$ , and the TLC4016l is characterized from  $-40\,^{\circ}\mathrm{C}$  to  $85\,^{\circ}\mathrm{C}.$ 

## logic diagram (positive logic)



2C 15

3C 🕇 6

GND 17

X1

logic symbol<sup>†</sup>

1C (13)

1A <u>(1)</u> 2C <u>(5)</u>

 $2A \frac{(4)}{(6)}$ 

3A (8)

4C (12)

4A (11)

Data Sheets

(2)\_\_1B

<sup>(3)</sup>-28

(<u>9)</u>\_3B

(<u>10)</u> 4B

 $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



2-209

# TLC4016M, TLC4016I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range (see Note 1)
Control-input diode current (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) $\pm 20 \text{ mA}$
I/O port diode current (VI < 0 or VI/O > VCC) $\pm 20 \text{ mA}$
On-state switch current (V <sub>I/O</sub> = 0 to V <sub>CC</sub> ) $\pm 25$ mA
Continuous current through V <sub>CC</sub> or GND pins
Continuous total dissipation see Dissipation Rating Table
Operating free-air temperature range: TLC4016M55 °C to 125 °C
TLC4016I
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package

NOTE 1: All voltages are with respect to ground unless otherwise specified.

### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	230 mW

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		2†	5	12	v
I/O port voltage, VI/O		0		Vcc	V
	$V_{CC} = 2 V$	1.5		Vcc	
High-level input voltage, VIH	$V_{CC} = 4.5 V$	3.15		Vcc	v
Thigh-level links voltage, VIH	$V_{CC} = 9 V$	6.3		Vcc	v
Low-level input voltage, V <sub>IL</sub>	$V_{CC} = 12 V$	8.4		Vcc	
	$V_{CC} = 2 V$	8.4 V <sub>CC</sub> 0 0.3 0 0.9 0 1.8 0 2.4			
Low level input veltage Mu	$V_{CC} = 4.5 V$	0		0.9	V
Low-level input voltage, vil	$V_{CC} = 9 V$	0		1.8	v
	$V_{CC} = 12 V$	MIN         NOM         MAX         U           2 <sup>†</sup> 5         12           0         VCC           1.5         VCC           V         3.15         VCC           V         6.3         VCC           V         8.4         VCC           V         0         0.3           V         0         0.9           V         0         2.4           V         0         2.4           V         0         2.4           V         500         400           V         500         400           V         500         400           V         500         400           V         500         400			
	$V_{CC} = 2 V$			1000	
Input rise time, t <sub>r</sub>	$V_{CC} = 4.5 V$			500	ns
	$V_{CC} = 9 V$			400	
	$V_{CC} = 2 V$			1000	
Input fall time, t <sub>f</sub>	$V_{CC} = 4.5 V$			500	ns
	$V_{CC} = 9 V$			400	
Operating free air temperature. Te	TLC4016M	- 55		125	°C
Operating nee-an temperature, 1A	TLC4016I	-40		85	L L

<sup>†</sup>With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.



DADAMETED		TERT CONDITIONS		Т	LC4016	M	Т	LC4016	1	LINUT		
	PARAMETER	i	TEST CONDITIONS	vcc	MIN	TYPT	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
			$I_S = 1 mA$ ,	4.5 V		100	220		100	200		
			$V_A = 0$ to $V_{CC}$ ,	9 V		50	120		50	105		
	On state quitab		See Figure 1	12 V		30	100		30	85		
<sup>r</sup> Son	resistance		lc = 1 mA	2 V		120	240		120	215	Ω	
	resistance		$V_{A} = 0 \text{ or } V_{AB}$	4.5 V		50	120		50	100		
				9 V		35	80		35	75		
			Jee rigure i	12 V		20	70		20	60		
	On state switch			4.5 V		10	20		10	20		
	Un-state switch	-	$V_A = 0.00 V_{CC}$	9 V		5	15		5	15	Ω	
	resistance matching		See Figure 1	12 V		5	15		5	15		
			$V_{I} = 0 \text{ or } V_{CC}$	2 V			± 1			± 1		
4	I Control input current	nt	$V_{ } = 0 \text{ or } V_{CC},$	to							μA	
				6 V			±0.1			±0.1		
	Off state switch		$V_{0} = \pm V_{00}$	5.5 V		± 10	± 600		± 10	±600		
<sup>I</sup> Soff	leakage current		$\nabla S = \pm \nabla CC$	9 V		±15	± 800		±15	± 800	nA	
	leakage current		See Figure 2	12 V		± 20	±1000		± 20	± 1000		
	On state switch			5.5 V		± 10	± 150		± 10	±150		
ISon			$V_A = 0.01 V_{CC}$	9 V		±15	± 200		±15	±200	nA	
	leakage current		See Figure 5	12 V		± 20	± 300		± 20	± 300		
				5.5 V		2	40		2	20		
1cc	Supply current		$v_1 = 0$ or $v_{CC}$ ,	9 V		8	160		8	80	μA	
			10 = 0	12 V		16	320		16	160		
C.	Innut conscitones	A or B		2 V to		15			15		<b>n</b> E	
4	input capacitance	С		12 V		5	10		5	10	ρr	
C.	Feedthrough	A to B	$V_{i} = 0$	2 V to		5			E		ъĘ	
C†	capacitance A to B		VI = U	12 V		5			5		μr	

TEXAS

INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted).

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .



# TLC4016M, TLC4016I Silicon-Gate CMOS QUADRUPLE BILATERAL ANALOG SWITCH

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted)

	DADAMETER	TEAT CONDITIONS		Т	LC4016	M	Т	LC4016	1		
	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
			2 V		25	75		25	62		
	Propagation delay time,	See Figure 4	4.5 V		5	15		5	13		
'pd	A to B or B to A	See Figure 4	9 V		4	14		4	12	ns	
			12 V		3	13		3	11	]	
			2 V		32	150		32	125		
	Switch turn on time	$R_L = 1 k\Omega$ ,	4.5 V		8	30		8	25		
ton	Switch turn-on time	See Figures 5 and 6	9 V		6	18		6	15	ns	
		· · · · ·	12 V		5	15		5	13		
	Switch turn-off time			2 V		45	252		45	210	
		$R_L = 1 k\Omega$ ,	4.5 V		15	54		15	45		
toff		See Figures 5 and 6	9 V		10	48		10	40	ns	
			12 V		8	45		8	38	1	
	Switch cutoff frequency		4.5 V		100			100			
'co	(channel loss = 3 dB)		9 V		120			120		WHZ	
	Control feedthrough voltage	С. <u>Г</u> . <u>7</u>	4 5 1/			050			050		
VOCF(PP)	to any switch, peak to peak	See Figure 7	4.5 V			350			350	mv	
	Frequency at which crosstalk										
	attenuation between any two	See Figure 8	4.5 V		1			1		MHz	
	switches equals 50 dB										

<sup>†</sup>All typical values are at T<sub>A</sub> =  $25 \,^{\circ}$ C.

•

## PARAMETER MEASUREMENT INFORMATION







## FIGURE 2. TEST CIRCUIT FOR OFF-STATE SWITCH LEAKAGE CURRENT



# TLC4016M, TLC4016i Silicon-gate CMOS quadruple bilateral analog switch

## PARAMETER MEASUREMENT INFORMATION



## FIGURE 3. TEST CIRCUIT FOR ON-STATE SWITCH LEAKAGE CURRENT





VOLTAGE WAVEFORMS

FIGURE 4. PROPAGATION DELAY TIME, SIGNAL INPUT TO SIGNAL OUTPUT



# TLC4016M, TLC4016I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH



FIGURE 5. SWITCHING TIME (tPZL, tPLZ), CONTROL TO SIGNAL OUTPUT



# TLC4016M, TLC4016I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

### PARAMETER MEASUREMENT INFORMATION





VOLTAGE WAVEFORMS

FIGURE 6. SWITCHING TIME (tPZH, tPHZ), CONTROL TO SIGNAL OUTPUT





# TLC4016M, TLC4016I Silicon-Gate CMOS QUADRUPLE BILATERAL ANALOG SWITCH



NOTE: ADJUST f for  $a_X = \frac{V_{O2}}{V_{O1}} = 50 \text{ dB}.$ 

SEE NOTE

FIGURE 8. CROSSTALK BETWEEN ANY TWO SWITCHES, TEST CIRCUIT

SWITCH

(1 OF 4)

2

V02



## TLC4066M, TLC4066I SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

D2922, JANUARY 1986-REVISED OCTOBER 1988

- High Degree of Linearity
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches
- Low On-State Impedance . . . 30 Ω Typ at V<sub>CC</sub> = 12 V
- Individual Switch Controls
- Extremely Low Input Current
- Functionally Interchangeable with National Semiconductor MM54/74HC4066, Motorola MC54/74HC4066, and RCA CD4066A

### description

The TLC4066 is a silicon-gate CMOS quadruple analog switch designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 12 V peak to be transmitted in either direction.

Each switch section has its own enable input control. A high-level voltage applied to this control terminal turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-toanalog conversion systems.

The TLC4066M is characterized for operation from -55 °C to 125 °C. The TLC4066I is characterized from -40 °C to 85 °C.

## logic diagram (positive logic)

TLC4066M	J OR N PACKAGE
TLC4066I	D OR N PACKAGE
(TO	P VIEW)
1 A [ 1	14 VCC
1B ] 2	13 1C
2B ] 3	12 4C
2A ] 4	11 4A
2C ] 5	10 4B
3C [ 6	9 3B
GND ] 7	8 3A

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 1986, Texas Instruments Incorporated

# TLC4066M, TLC4066I Silicon-Gate CMOS QUADRUPLE BILATERAL ANALOG SWITCH

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range (see Note 1)0.5 V to 15 V
Control-input diode current (VI < 0 or VI > V <sub>CC</sub> )
I/O port diode current (VI < 0 or VI/O > VCC) $\pm 20 \text{ mA}$
On-state switch current (V <sub>I/O</sub> = 0 to V <sub>CC</sub> ) $\pm 25$ mA
Continuous current through V <sub>CC</sub> or GND pins ± 50 mA
Continuous total dissipation see Dissipation Rating Table
Operating free-air temperature: TLC4066M 55 °C to 125 °C
TLC4066I
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C

### NOTE 1: All voltages are with respect to ground unless otherwise specified.

### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	230 mW

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		2†	5	12	v
I/O port voltage, VI/O		0		Vcc	V
	$V_{CC} = 2 V$	1.5		Vcc	
High-level input voltage, VIH	$V_{CC} = 4.5 V$	3.15		Vcc	v
	$V_{CC} = 9 V$	6.3		Vcc	v
	$V_{CC} = 12 V$	8.4		Vcc	
	$V_{CC} = 2 V$	1.5         VCC           3.15         VCC           6.3         VCC           0         0.3           0         0.9           0         1.8           0         2.4           1000         500			
Low level input voltage. Vu	$V_{CC} = 4.5 V$	0		0.9	v
Low-level input voltage, vil	$V_{CC} = 9 V$	0		1.8	v
Low-level input voltage, VIL	$V_{CC} = 12 V$	0		2.4	
	$V_{CC} = 2 V$			1000	
Input rise time, t <sub>r</sub>	$V_{CC} = 4.5 V$			500	ns
	$V_{CC} = 9 V$			400	
	$V_{CC} = 2 V$			1000	
Input fall time, t <sub>f</sub>	$V_{CC} = 4.5 V$			500	ns
	$V_{CC} = 9 V$			400	
Operating free cit temperature T	TLC4066M	- 55		125	00
Operating free-air temperature, 1A	TLC4066I	- 40		85	-U

<sup>†</sup>With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.



# **TLC4066M**, **TLC4066I** SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

		TEGT CONDITIONS		TLC40	66M	Т	LC4066	1	
	PARAMETER	TEST CONDITIONS	VCC	MIN TYP	† MAX	MIN	TYP <sup>†</sup>	MAX	
		$I_S = 1 \text{ mA},$	4.5 V	10	0 220		100	200	
		$V_A = 0$ to $V_{CC}$ ,	9 V	5	0 110		50	105	1
	On state switch	See Figure 1	12 V	3	0 90		30	85	1
<sup>r</sup> Son	On-state switch	1 - 1 0	2 V	12	0 240		120	215	Ω
resi	resistance	Ince IS = 1 mA,	4.5 V	5	0 120		50	100	1
		$V_A = 0$ or $V_{CC}$ ,	9 V	3	5 80		35	75	1
		See Figure 1	12 V	2	0 70		20	60	1
	On state envited		4.5 V	1	0 20		10	20	
	Un-state switch	$V_A = 0$ to $V_{CC}$ ,	9 V		5 15		5	15	Ω
	resistance matching	See Figure 1	12 V		5 15		5	15	
			2 V						
4	Control input current	$V_I = 0 \text{ or } V_{CC}$	or		± 1			± 1	μA
			6 V						
	Off state switch		5.5 V	± 1	$0 \pm 600$		± 10	± 600	
ISoff		$V_S = \pm V_{CC}$	9 V	± 1	5 ±800		±15	±800	nA
0011	leakage current	See Figure 2	12 V	+ 2	0 + 1000		+ 20	+ 1000	1

12 V

5.5 V

9 V

12 V

5.5 V

9 V

12 V

12 V

2 V to

2 V to

12 V

 $\pm 20 \pm 1000$ 

±10 ±150

±15 ±200

40

320

10

± 20 ± 300

2

8 160

16

15

5

5

 $\pm 20 \pm 1000$ 

±10 ±150

 $\pm 15 \pm 200$ 

± 20 2 20

8

16

15

5

5

± 300

80

160

10

nA

 $\mu A$ 

pF

рF

See Figure 3

 $I_0 = 0$ 

 $V_I = 0$ 

 $V_A = 0 \text{ or } V_{CC}$ ,

 $V_I = 0 \text{ or } V_{CC'}$ 

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

A or B

A to B

С

On-state switch

Input capacitance

Feedthrough

capacitance

ISon leakage current

ICC Supply current

Ci

Cf





# TLC4066M, TLC4066I SILICON GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

# switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted)

		TEAT CONDITIONS		Т	LC4066	M	Т	LC4066	1	
	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
			2 V		25	75		15	30	
	Propagation delay time,	0 5 4	4.5 V		5	15		5	13	
lpd	A to B or B to A	See Figure 4	9 V		4	12		4	10	ns
			12 V		3	13		3	11	
			2 V		32	150		32	125	
	Cuvitab turn on time	$R_L = 1 k\Omega$ ,	4.5 V		8	30		8	25	
<sup>c</sup> on	Switch turn-on time	See Figures 5 and 6	9 V		6	18		6	15	ns
			12 V		5	15		5	13	
		$R_L = 1 k\Omega$ , See Figures 5 and 6	2 V		45	252		45	210	ns
			4.5 V		15	54		15	45	
Loff	Switch turn-on time		9 V		10	48		10	40	
			12 V		8	45		8	38	
4	Switch cutoff frequency		4.5 V		100			100		NALL
100	(channel loss = 3 dB)		9 V		120			120		
	Control feedthrough voltage	See Figure 7	4 5 1/			250			250	
VOCF(PP)	to any switch, peak to peak	See Figure 7	4.5 V	1		350			350	mv
	Frequency at which crosstalk									
	attenuation between any two	See Figure 8	4.5 V		1			1		MHz
	switches equals 50 dB									

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

## PARAMETER MEASUREMENT INFORMATION







## FIGURE 2. TEST CIRCUIT FOR OFF-STATE SWITCH LEAKAGE CURRENT



# TLC4066M, TLC4066i SILICON-GATE CMOS QUADRUPLE BILATERAL ANALOG SWITCH

## PARAMETER MEASUREMENT INFORMATION



## FIGURE 3. TEST CIRCUIT FOR ON-STATE SWITCH LEAKAGE CURRENT





VOLTAGE WAVEFORMS

FIGURE 4. PROPAGATION DELAY TIME, SIGNAL INPUT TO SIGNAL OUTPUT



# TLC4066M, TLC4066I Silicon-Gate CMOS QUADRUPLE BILATERAL ANALOG SWITCH



FIGURE 5. SWITCHING TIME (tpzL, tpLZ), CONTROL TO SIGNAL OUTPUT



2 Data Sheets

## PARAMETER MEASUREMENT INFORMATION





VOLTAGE WAVEFORMS

FIGURE 6. SWITCHING TIME (tPZH, tPHZ), CONTROL TO SIGNAL OUTPUT



# TLC4066M, TLC4066I Silicon-Gate CMOS QUADRUPLE BILATERAL ANALOG SWITCH



NOTE: ADJUST f for  $a_X = \frac{V_{02}}{V_{01}} = 50 \text{ dB}.$ 

FIGURE 8. CROSSTALK BETWEEN ANY TWO SWITCHES, TEST CIRCUIT



2 Data Sheets

# TI C7524 Advanced LinCMOS<sup>™</sup> 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

D3008, SEPTEMBER 1986-REVISED OCTOBER 1988

Advanced LinCMOS<sup>™</sup> Silicon-Gate D OB N PACKAGE (TOP VIEW) Technology Easily Interfaced to Microprocessors OUT1 II OUT2 15 🗌 REF 2 **On-Chip Data Latches** GND [ 3 Monotonic over the Entire A/D Conversion DB7 🗌 4 DB6 Range 5 12 <u>CS</u> ۲ 11 🗍 DBO DB5 6 Segmented High-Order Bits Ensure Low-10 DB1 DB4 7 **Glitch Output** DB2 ٩N Designed to be Interchangeable with Analog Devices AD7524, PMI PM-7524, and Micro FN PACKAGE Power Systems MP7524 (TOP VIEW) Fast Control Signaling for Digital Signal 5 L OUT RFB RFB Processor Applications Including Interface with TMS320 2 1 20 19 18 GND 4 VDD KEY PERFORMANCE SPECIFICATIONS WR DB7 15 17 Resolution 8 Bits NC 6 16 NC Linearity error 1/2 LSB Max 15 DB6 17 CS Power dissipation 5 mW Max 14 DB5 18 DB0 at  $V_{DD} = 5 V$ 10 11 Settling time 100 ns Max Propagation delay 80 ns Max DB3 NC DB2 **5**B4 081

NC-No internal connection

### description

The TLC7524 is an Advanced LinCMOS™ 8-bit digital-to-analog converter (DAC) designed for easy interface to most popular microprocessors.

The TLC7524 is an 8-bit multiplying DAC with input latches and with a load cycle similar to the "write" cycle of a random access memory. Segmenting the high-order bits minimizes glitches during changes in the most-significant bits, which produce the highest glitch impulse. The TLC7524 provides accuracy to ½ LSB without the need for thin-film resistors or laser trimming, while dissipating less than 5 milliwatts typically.

Featuring operation from a 5-V to 15-V single supply, the TLC7524 interfaces easily to most microprocessor buses or output ports. Excellent multiplying (2 or 4 quadrant) makes the TLC7524 an ideal choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC7524I is characterized for operation from -25 °C to 85 °C, and the TLC7524C is characterized for operation from 0°C to 70°C.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1986, Texas Instruments Incorporated

## functional block diagram



### operating sequence





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD	-0.3 V to	16.5 V
Digital input voltage, VI	V to VDD	+0.3 V
Reference voltage, V <sub>ref</sub>		$\pm 25 V$
Peak digital input current, II		10 μA
Operating free-air temperature range: TLC7524I	−25°C t	o 85°C
TLC7524C	0°C t	o 70°C
Storage temperature range	–65°C to	150°C
Case temperature for 10 seconds: FN package		260°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package		260°C

## recommended operating conditions

		v	$V_{DD} = 5 V$			V <sub>DD</sub> = 15 V			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>DD</sub>		4.75	5	5.25	14.5	15	15.5	V	
Reference voltage, V <sub>ref</sub>			± 10			± 10		V	
High-level input voltage, V <sub>IH</sub>		2.4			13.5			V	
Low-level input voltage, VIL				0.8			1.5	V	
CS setup time, t <sub>SU</sub> (CS)		40			40			ns	
CS hold time, th(CS)		0.			0			ns	
Data bus input setup time, t <sub>su(D)</sub>		25	-		25			ns	
Data bus input hold time, th(D)		10			10			ns	
Pulse duration, WR low, tw(WR)		40			40			ns	
	TLC7524I	- 25		85	- 25		85	°C	
Operating free-air temperature, I A	TLC7524C	0		70	0		70	, C	

# electrical characteristics over recommended operating free-air temperature range, $V_{ref} = \pm 10 V$ , OUT1 and OUT2 at GND (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	VC	D = 5	v	V <sub>DD</sub> = 15 V			LINIT
	FANAMETER	•	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	түр	MAX	UNIT
ЧН	High-level input c	urrent	$V_{I} = V_{DD}$			10			10	μΑ
IIL.	Low-level input c	urrant	V <sub>1</sub> = 0			- 10			-10	μA
			DBO-DB7 at 0 V, WR, CS at 0 V,			+ 100			+ 200	
1	Output leakage	0011	$V_{ref} = \pm 10 V$			±400			± 200	- 1
likg	current	0.170	DBO-DB7 at V <sub>DD</sub> , WR, CS at 0 V,	. 400	1 400	·			hA	
		0012	$V_{ref} = \pm 10 V$			±400	± 200			
1	Supply surrout	Quiescent	DB0-DB7 at VIHmin or VILmax			1			2	mA
סטי	IDD Supply current S		DB0-DB7 at 0 V or V <sub>DD</sub>			500			500	μA
	Supply voltage se	ensitivity,	10%		0.01	0.10		0.005	0.04	0/ 500/0/
KSVS	$\Delta gain/\Delta V_{DD}$		$\Delta V_{DD} = \pm 10\%$		0.01	0.16	0.005		0.04	70FSR/70
C.	Input capacitance	,	<u>)</u> (			F			F	- F
5	DBO-DB7, WR, C	S	V = 0			5			5	p۴
6	0	OUT1	DBO-DB7 at 0 V,			30			30	- 5
0	Output capacitan	OUT2	$\overline{WR}$ and $\overline{CS}$ at 0 V			120			120	рн
6	0	OUT1	DBO-DB7 at V <sub>DD</sub> ,			120			120	
Co	D Output capacitance OUT2		$\overline{WR}$ and $\overline{CS}$ at 0 V			30			30	p⊢
	Reference input in	mpedance		c.		20	-		20	10
	(Pin 15 to GND)			5		20	) °		20	К1/





operating characteristics over recommended operating free-air temperature range,	Vref	-	± 10 V,
OUT1 and OUT2 at GND (unless otherwise noted)			

DADAMETED	TEST CONDITIONS	v	DD =	5 V	V <sub>D</sub>	v		
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Linearity error				±0.5			±0.5	LSB
Gain error	See Note 1			±2.5			±2.5	LSB
Settling time (to 1/2 LSB)	See Note 2			100			100	ns
Propagation delay from								
digital input to 90% of	See Note 2			80			80	ns
final analog output current								
Foodthrough at OUT1 or OUT2	$V_{ref} = \pm 10 V (100 \text{-kHz sinewave})$	0.5				0.5	0/ ECD	
	$\overline{WR}$ and $\overline{CS}$ at 0 V, DB0-DB7 at 0 V			0.5			%F3N	
Temperature coefficient of gain	$T_A = 25 ^{\circ}C$ to MAX	:	±0.004			±0.001		%FSR/°C

NOTES: 1. Gain error is measured using the internal feedback resistor. Nominal Full Scale Range (FSR) = V<sub>ref</sub> - 1 LSB.
2. OUT1 load = 100 Ω, C<sub>ext</sub> = 13 pF, WR at 0 V, CS at 0 V, DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

### principles of operation

The TLC7524 is an 8-bit multiplying D/A converter consisting of an inverted R-2R ladder, analog switches, and data input latches. Binary weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state. The high-order bits are decoded and these decoded bits, through a modification in the R-2R ladder, control three equally weighted current sources. Most applications only require the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is seen in Figure 1. With all digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2. The current source I/256 represents the constant current flowing through the termination resistor of the R-2R ladder, while the current source  $I_{kg}$  represents leakage currents to the substrate. The capacitances appearing at OUT1 and OUT2 are dependent upon the digital input code. With all digital inputs high, the off-state switch capacitance (30 pF maximum) appears at OUT2 and the on-state switch capacitance (120 pF maximum) appears at OUT1. With all digital inputs low, the situation is reversed as shown in Figure 1. Analysis of the circuit for all digital inputs high is similar to Figure 1; however, in this case,  $I_{ref}$  would be switched to OUT1.

Interfacing the TLC7524 D/A converter to a microprocessor is accomplished via the data bus and the  $\overline{CS}$  and  $\overline{WR}$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the TLC7524 analog output responds to the data activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0-DB7 inputs are latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled regardless of the state of the  $\overline{WR}$  signal.

The TLC7524 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant or 4-quadrant multiplication are shown in Figures 2 and 3. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



## **TLC7524** Advanced LinCMOS<sup>™</sup> 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

### principles of operation (continued)



FIGURE 1. TLC7524 EQUIVALENT CIRCUIT WITH ALL DIGITAL INPUTS LOW



FIGURE 2. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)



FIGURE 3. BIPOLAR OPERATION (4-QUADRANT OPERATION)

NOTES: 3. R<sub>A</sub> and R<sub>B</sub> used only if gain adjustment is required.
 4. C phase compensation (10-15 pF) is required when using high-speed amplifiers to prevent ringing or oscillation.



### principles of operation (continued)

## TABLE 1. UNIPOLAR BINARY CODE

DIGITAL INPUT (SEE NOTE 5) MSB LSB	ANALOG OUTPUT
11111111	-V <sub>ref</sub> (255/256)
10000001	- V <sub>ref</sub> (129/256)
10000000	$-V_{ref}$ (128/256) = $-V_{ref}/2$
01111111	-V <sub>ref</sub> (127/256)
00000001	-V <sub>ref</sub> (1/256)
00000000	0

NOTES: 5. LSB = 1/256 (V<sub>ref</sub>). 6. LSB = 1/128 (V<sub>ref</sub>).

## microprocessor interfaces

#### TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DIGITAL INPUT	
(SEE NOTE 6)	ANALOG OUTPUT
MSB LSB	
11111111	V <sub>ref</sub> (127/128)
10000001	V <sub>ref</sub> (1/128)
1000000	0
01111111	- V <sub>ref</sub> (1/128)
00000001	– V <sub>ref</sub> (127/128)
00000000	-V <sub>ref</sub>



### FIGURE 4. TLC7524-Z-80A INTERFACE



### FIGURE 5. TLC7524-6800 INTERFACE



### microprocessor interfaces (continued)



FIGURE 6. TLC7524-8051 INTERFACE



## TYPICAL APPLICATION DATA

### voltage-mode operation

It is possible to operate the TLC7524 current multiplying D/A converter in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output pin. The analog output voltage is then available at the reference voltage pin. Figure 7 is an example of a current multiplying D/A, which is operated in voltage mode.



FIGURE 7. VOLTAGE MODE OPERATION

The relationship between the fixed input voltage and the analog output voltage is given by the following equation:

 $V_0 = V_1 (D/256)$ 

where

Vo = analog output voltage

V<sub>I</sub> = fixed input voltage

D = digital input code converted to decimal

In voltage-mode operation, the TLC7524 will meet the following specification:

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Linearity error at REF	$V_{DD}$ = 5 V, OUT1 = 2.5 V, OUT2 at GND, $T_A$ = 0°C to 70°C		1	LSB



D2979, JANUARY 1987-REVISED OCTOBER 1988

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic Over the Entire A/D Conversion Range
- Designed to be Interchangeable with Analog Devices AD7528 and PMI PM-7528
- Fast Control Signaling for Digital Signal Processor Applications Including Interface with TMS320
- Voltage-Mode Operation

KEY PERFORMANCE SPECIFICATIONS							
Resolution	8 bits						
Linearity Error	1/2 LSB						
Power Dissipation at $V_{DD} = 5 V$	5 mW						
Settling Time at V <sub>DD</sub> = 5 V 100 ns							
Propagation Delay at $V_{DD} = 5 V$	80 ns						

## description

The TLC7528 is a dual 8-bit digital-to-analog converter designed with separate on-chip data latches and featuring excellent DAC-to-DAC matching. Data is transferred to either of the two DAC data latches via a common 8-bit input port. Control input DACA/DACB determines which DAC is to be loaded. The "load" cycle of the



TLC7528 is similar to the "write" cycle of a random-access memory, allowing easy interface to most popular microprocessor busses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

The TLC7528 operates from a 5-V to 15-V power supply and dissipates less than 15 mW (typical). Excellent 2- or 4-quadrant multiplying makes the TLC7528 a sound choice for many microprocessor-controlled gainsetting and signal-control applications. It can be operated in voltage mode, which produces a voltage output rather than a current output. Refer to the typical application data in this data sheet.

The TLC7528I is characterized for operation from -25 to 85 °C. The TLC7528C is characterized for operation from 0 °C to 70 °C.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.



Data Sheets |

functional block diagram







2 Data Sheets

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

5	Supply voltage, VDD (to AGND or DGND)	16.5 V
)	Voltage between AGND and DGND	± VDD
	Input voltage, VI (to DGND)	D+0.3
F	Reference voltage, V <sub>refA</sub> or V <sub>refB</sub> (to AGND)	$\pm 25 V$
F	Feedback voltage VRFBA or VRFBB (to AGND)	±25 V
(	Output voltage, VOA or VOB (to AGND)	$\pm 25 V$
F	Peak input current	10 μA
(	Operating free-air temperature range: TLC7528I	o 85°C
	TLC7528C	o 70°C
S	Storage temperature range $\ldots$ – 65 °C to	150°C
(	Case temperature for 10 seconds: FN package	260°C
Ł	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C

### recommended operating conditions

		$V_{DD} = 4.75 V \text{ to } 5.25 V$			V <sub>DD</sub> =	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Reference voltage, VrefA or VrefB			± 10			±10		V
High-level input voltage, VIH		2.4			13.5			V
Low-level input voltage, VIL				0.8			1.5	V
CS setup time, t <sub>su(CS)</sub>		50			50			ns
CS hold time, th(CS)		0			0			ns
DAC select setup time, t <sub>su(DAC)</sub>		50			50			ns
DAC select hold time, th(DAC)		10		_	10			ns
Data bus input setup time t <sub>su(D)</sub>		25			25			ns
Data bus input hold time th(D)		0			0			ns
Pulse duration, $\overline{WR}$ low, $t_{W(WR)}$		50			50			ns
	TLC75281	- 25		85	- 25		85	
Operating free-air temperature, 1A	TLC7528C	0		70	0		70	C



# electrical characteristics over recommended operating free-air temperature range, $V_{refA} = V_{refB} = 10 V$ , VOA and VOB at 0 V (unless otherwise noted)

	DADAMET			v	DD = 5	٧	V	D = 15	5 V	LINUT
	PARAMETE	:R	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
ΫН	High-level input o	current	$V_{I} = V_{DD}$			10			10	μA
μL	Low-level input o	current	$V_I = 0 V$			- 10			- 10	μA
	Reference input i	mpedance		5	10	20	E	10	20	10
	(Pin 15 to GND)			5	12	20	5	12	20	K12
			DACA data latch loaded							
		OUTA	with 0000000,	)		±400			± 200	
Outp	Output leakage		$V_{refA} = \pm 10 V$							- 1
lkg	current		DACB data latch loaded						nA	
			OUTB	with 0000000,	± 400					± 200
			$V_{refB} = \pm 10 V$							
	Input resistance match					+ 1 %			+ 1.04	
	(REFA to REFB)			ł		±170			±170	
	DC supply sensit	ivity,	1)/22 = +10%			0.04			0.02	0/_/0/_
	$\Delta \text{ gain}/\Delta \text{ V}_{\text{DD}}$		∆vbb = ±10%	0.04		0.04			0.02	707 70
100	Supply current /	wiescent)	DB0-DB7 at V <sub>IH</sub> min or		1			1	m۸	
טטי	Supply current (c	ulescenti	V <sub>IL</sub> max							
IDD	Supply current (s	standby)	DB0-DB7 at 0 V or V <sub>DD</sub>			0.5			0.5	mA
	Input	DB0-DB7				10			10	
Ci	appositonee	WR, CS				15			15	pF
	capacitance	DACA/DACB			10		15			
			DAC data latches loaded	50		50				
	Output capacitar	ice,	with 0000000			50			50	ъF
<i>~</i> 0	(OUTA, OUTB)		DAC data latches loaded			120			120	P
			with 1111111	120		.20	120			

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .



operating characteristics over recommended operating free-air temperature range. VrefA = VrefB = 10 V, VOA and VOB at 0 V (unless otherwise noted)

PARAMETER			VD	D = 5	v	VD	D = 19	5 V	
PARA	WEIER	TEST CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	
Linearity error					± 1/2			± 1/2	LSB
Settling time (to 1	/2 LSB)	See Note 1			100			100	ns
Gain error		See Note 2			2.5			2.5	LSB
AC foodthrough	REFA to OUTA	See Nate 2		- 6				-65	an
AC reedthrough	REFB to OUTB	See Note 3			-65			- 65	
Temperature coefficient of gain		See Note 4			0.007		(	0.0035	%FSR/°C
Propagation delay (from digital input to 90% of final analog output current)		See Note 5			80			80	ns
Channel-to-	REFA to OUTB	See Note 6		77			77		10
channel isolation	REFB to OUTA	See Note 7		77		77			- dB
Digital-to-analog glitch impulse area		Measured for code transition from 00000000 to 11111111, $T_A = 25 ^{\circ}C$		160			440		nVs
Digital crosstalk glitch impulse area		Measured for code transition from 00000000 to 11111111, $T_A = 25 ^{\circ}C$	30				60		nVs
Harmonic distortion		$V_i = 6 V rms, f = 1 kHz,$ $T_A = 25 °C$		- 85			- 85		dB

Data Sheets

NOTES: 1. OUTA, OUTB load = 100  $\Omega$ , C<sub>ext</sub> = 13 pF;  $\overline{WR}$  and  $\overline{CS}$  at 0 V; DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

2. Gain error is measured using an internal feedback resistor. Nominal Full Scale Range (FSR) = V<sub>ref</sub> - 1 LSB.

3. Vref = 20 V peak-to-peak, 100-kHz sine wave; DAC data latches loaded with 00000000.

4. Temperature coefficient of gain measured from 0°C to 25°C or from 25°C to 70°C.

5.  $V_{refA} = V_{refB} = 10 \text{ V}$ ; OUTA/OUTB load = 100  $\Omega$ ,  $C_{ext} = 13 \text{ pF}$ ;  $\overline{WR}$  and  $\overline{CS}$  at 0 V; DB0-DB7 at 0 V to  $V_{DD}$  or  $V_{DD}$  to 0 V. 6. Both DAC latches loaded with 11111111;  $V_{refA} = 20 \text{ V}$  peak-to-peak, 100-kHz sine wave;  $V_{refB} = 0$ ;  $T_A = 25 ^{\circ}$ C. 7. Both DAC latches loaded with 11111111;  $V_{refB} = 20 \text{ V}$  peak-to-peak, 100-kHz sine wave;  $V_{refA} = 0$ ;  $T_A = 25 ^{\circ}$ C.

### principles of operation

The TLC7528 contains two identical 8-bit multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground pin 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current (IIkg) flows across internal junctions, and as with most semiconductor devices, doubles every 10 °C. Co is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of  $C_0$  is 50 pF to 120 pF maximum. The equivalent output resistance  $r_0$  varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

Interfacing the TLC7528 to a microprocessor is accomplished via the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA}/DACB$ control signals. When CS and WR are both low, the TLC7528 analog output, specified by the DACA/DACB control line, responds to the activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the CS signal or WR signal goes high, the data on the DB0-DB7 inputs is latched until the  $\overline{ ext{CS}}$  and  $\overline{ ext{WR}}$  signals go low again. When  $\overline{\text{CS}}$  is high, the data inputs are disabled regardless of the state of the  $\overline{\text{WR}}$  signal.

The digital inputs of the TLC7528 provide TTL compatibility when operated from a supply voltage of 5 V. The TLC7528 may be operated with any supply voltage in the range from 5 V to 15 V, however, input logic levels are not TTL compatible above 5 V.









FIGURE 2. TLC7528 EQUIVALENT CIRCUIT, DACA LATCH LOADED WITH 11111111.

## MODE SELECTION TABLE

DACA/ DACB	<del>cs</del>	WR	DACA	DACB
L	L	L	WRITE	HOLD
н	L	L	HOLD	WRITE
X	н	х	HOLD	HOLD
X	X	н	HOLD	HOLD

L = low level, H = high level, X = don't care

# TEXAS V INSTRUMENTS

## TYPICAL APPLICATION DATA

The TLC7528 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 3 and 4. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
  - 2. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

## FIGURE 3. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)





- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 3 for recommended values. Adjust R1 for  $V_{OA} = 0$  V with code 10000000 in DACA latch. Adjust R3 for  $V_{OB} = 0$  V with 10000000 in DACB latch.
  - 2. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.
  - 3. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

### FIGURE 4. BIPOLAR OPERATION (4-QUADRANT OPERATION)

#### TABLE 1. UNIPOLAR BINARY CODE

DAC LATCH CONTENTS MSB LSB <sup>†</sup>	ANALOG OUTPUT	
11111111	- Vj (255/256)	
1000001	- Vi (129/256)	
1000000	$-V_i (128/256) = -V_i/2$	
01111111	- Vi (127/256)	
0000001	– V <sub>i</sub> (1/256)	
00000000	$-V_i (0/256) = 0$	

 $^{\dagger}$  1 LSB =  $(2^{-8})V_{1}$ 

### TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DAC LATCH CONTENTS MSB LSB <sup>‡</sup>	ANALOG OUTPUT	
1111111	V <sub>i</sub> (127/128)	
10000001	V <sub>i</sub> (1/128)	
1000000	οv	
01111111	– V <sub>i</sub> (1/128)	
00000001	– V <sub>i</sub> (127/128)	
00000000	– V <sub>i</sub> (128/128)	

 $^{\ddagger}$  1 LSB =  $(2-7)V_{i}$ 



## TYPICAL APPLICATION DATA

microprocessor interface information



NOTE: A = decoded address for TLC7528 DACA. A + 1 = decoded address for TLC7528 DACB.

FIGURE 5. TLC7528 - INTEL 8051 INTERFACE



NOTE: A = decoded address for TLC7528 DACA.  $A+1 \ = \ decoded \ address \ for \ TLC7528 \ DACB.$ 

FIGURE 6. TLC7528 - 6800 INTERFACE





TYPICAL APPLICATION DATA

NOTE: A+1 = decoded address for TLC7528 DACB.

### FIGURE 7. TLC7528 TO Z80-A INTERFACE

### programmable window detector

The programmable window comparator shown in Figure 8 will determine if voltage applied to the DAC feedback resistors are within the limits programmed into the TLC7528 data latches. Input signal range depends on the reference and polarity, that is, the test input range is 0 to -Vref. The DACA and DACB data latches are programmed with the upper and lower test limits. A signal within the programmed limits will drive the output high.



FIGURE 8. DIGITALLY PROGRAMMABLE WINDOW COMPARATOR (UPPER- AND LOWER-LIMIT TESTER)


# TYPICAL APPLICATION DATA

#### digitally controlled signal attenuator

Figure 9 shows the TLC7528 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table 3 shows input codes vs attenuation for a 0 to 15.5 dB range.





ATTN(dB)	DAC INPUT CODE	CODE IN DECIMAL	ATTN(dB)	DAC INPUT CODE	CODE IN DECIMAL
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10010000	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	1000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43

#### TABLE 3. ATTENUATION vs DACA, DACB CODE



# TLC7528 Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

# TYPICAL APPLICATION DATA

#### programmable state-variable filter

This programmable state-variable or universal filter configuration provides low-pass, high-pass, and bandpass outputs, and is suitable for applications in which microprocessor control of filter parameters is required.

As shown in Figure 10, DACA1 and DACB1 control the gain and Q of the filter while DACA2 and DACB2 control the cutoff frequency. Both halves of the DACA2 and DACB2 must track accurately in order for the cutoff-frequency equation to be true. With the TLC7528, this is easily achieved.

$$f_{C} = \frac{1}{2\pi R1 C1}$$

The programmable range for the cutoff or center frequency is 0 to 15 kHz with a Q ranging from 0.3 to 4.5. This defines the limits of the component values.



DAC digital code



2

# TYPICAL APPLICATION DATA

#### voltage-mode operation

It is possible to operate the TLC7528 current multiplying D/A converter in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output pin. The analog output voltage is then available at the reference voltage pin. Figure 11 is an example of a current multiplying D/A, which is operated in voltage mode.



FIGURE 11. VOLTAGE-MODE OPERATION

The relationship between the fixed input voltage and the analog output voltage is given by the following equation:

$$V_0 = V_1 (D/256)$$

where

VO = analog output voltage

 $V_1$  = fixed input voltage

D = digital input code converted to decimal

In voltage-mode operation, the TLC7528 will meet the following specification:

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Linearity error at REFA or REFB	$V_{DD} = 5 \text{ V}$ , OUTA or OUTB at 2.5 V, $T_A = 0 \text{ °C}$ to 70 °C		1	LSB





- D2964, SEPTEMBER 1987-REVISED SEPTEMBER 1988
- Advanced LinCMOS<sup>™</sup> Silicon-Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS32011, TMS320C17, TMS32020, and TMS320C25 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates with Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN74299 Serial-to-Parallel Shift Register for Parallel Interface to TMS32010, TMS320C15, or Other Digital Processors

PART NUMBER	DESCRIPTION						
TLC32040	Analog Interface Circuit with internal						
	reference. Also a plug-in replacement						
	for TLC32041.						
TLC32041	Analog Interface Circuit without internal						
	reference.						
TLC32042	Identical to TLC32040, but has a						
	slightly wider bandpass filter bandwidth						

# description

The TLC32040, TLC32041, and TLC32042 are complete analog-to-digital and digital-to-analog input/output systems, each on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit-resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass



 $\ensuremath{\mathsf{NU-Nonusable}}\xspace$  , no external connection should be made to these pins.

switched-capacitor output-reconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Typical applications for this IC include modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors (DSPs), speech recognition/storage systems, industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS32011, TMS320C17, TMS32020, and TMS320C25 digital signal processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN74299

Advanced LinCMOS<sup>™</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texes Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Data Sheets

#### description (continued)

serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, TMS320C15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises seventh-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively, and a fourth-order equalizer. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When no filtering is desired, the entire composite filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A converters each have 14 bits of resolution. The A/D and D/A architectures ensure no missing codes and monotonic operation. An internal voltage reference is provided on the TLC32040 and TLC32042 to ease the design task and to provide complete control over the performance of the IC. The internal voltage reference is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is a seventh-order CC-type (Chebyshev/elliptic transitional low-pass filter with a fourth-order equalizer) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal.

The TLC32040I, TLC32041I, and TLC32042I are characterized for operation from -40 °C to 85 °C, and the TLC32040C, TLC32041C, and TLC32042C are characterized for operation from 0 °C to 70 °C.



#### functional block diagram



#### PRINCIPLES OF OPERATION

#### analog input

Two sets of analog inputs are provided. Normally, the IN + and IN - input set is used; however, the auxiliary input set, AUX IN + and AUX IN -, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN +, IN -, AUX IN +, and AUX IN - inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

#### A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion timing

The A/D bandpass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The low-frequency roll-off of the high-pass section is 300 Hz. However, the high-pass section low-frequency roll-off is less steep for the TLC32042 than for the TLC32040 and TLC32041.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass switched-capacitor filter clock for several Master Clock input frequencies.

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

#### A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

#### analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

#### D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the D/A low-pass filter to greatly attenuate any switched-capacitor clock feedthrough.

The D/A conversion rate is then attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.



# **PRINCIPLES OF OPERATION (continued)**

#### asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and band-pass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and bandpass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

#### D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

#### system frequency response correction

Sin x/x correction circuitry is performed in digital signal processor software. The system frequency response can be corrected via DSP software to  $\pm 0.1$  dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the sin x/x Correction Section for more details).

#### serial port

The serial port has four possible modes that are described in detail in the Functional Pin Description Section. These modes are briefly described below and in the Functional Description for Pin 13, WORD/BYTE.

- 1. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- 2. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32020 and the TMS320C25.
- 3. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- 4. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, or two SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS32010, TMS320C15, to any other digital signal processor, or to external FIFO circuitry.

#### testing

An addendum accompanying this data sheet fully describes the test capabilities of the IC, provided by the design.

# operation of TLC32040 or TLC32042 with internal voltage reference

The internal reference of the TLC32040 and TLC32042 eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.



# **PRINCIPLES OF OPERATION (continued)**

#### operation of TLC32040, TLC32041, or TLC32042 with external voltage reference

The REF pin may be driven from an external reference circuit if so desired. This external circuit must be capable of supplying 250  $\mu$ A and must be adequately protected from noise such as crosstalk from the analog input.

#### reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).

#### loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT – pins are internally connected to the IN + and IN – pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.

In loopback, if the IN + and IN – pins are enabled, the external signals on the IN + and IN – pins are ignored. If the AUX IN + and AUX IN – pins are enabled, the external signals on these pins are added to the OUT + and OUT – signals in loopback operation.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).

PIN	NO	1/0	DESCRIPTION
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.
AUX IN +	24	1	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter
			path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will replace
			the IN + and IN - inputs. If the bit is a 0, the IN + and IN - inputs will be used (see the AIC DX Data Word
			Format section).
AUX IN -	23	Ι	Inverting auxiliary analog input (see the above AUX IN + pin description).
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.
DR	5	0	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission
			of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.
DX	12	1	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial
			transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.
EODR	3	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been
			transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor
			upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-
			to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications
			between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low
}			after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the
			second byte has been transmitted. The TMS32011 or TMS320C17 can use this low-going signal to differentiate
			between the two bytes as to which is first and which is second.



PIN			
NAME	NO.	I/O	DESCRIPTION
ΕΟDΧ	11	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control or register information have been transmitted from the TMS320 serial port to the AIC. This signal can be used to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate parallel data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low after the first byte has been transmitted from the TMS320 serial port to the AIC and is kept low until the second byte has been transmitted. The TMS32011 or TMS320C17 can use this low-going signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	0	In the serial transmission modes, which are described in the WORD/BYTE pin description, the FSR pin is held low during bit transmission. When the FSR pin goes low, the TMS320 serial port will begin receiving bits from the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR pin before FSR goes low. (See Serial Port Timing and Internal Timing Configuration Diagrams.)
FSX	14	0	When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC via the DX pin of the AIC. In all serial transmission modes, which are described in the WORD/ $\overline{BYTE}$ pin description, the $\overline{FSX}$ pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration Diagrams).
IN +	26	1	Noninverting input to analog input amplifier stage
IN –	25	1	Inverting input to analog input amplifier stage
MSTR CLK	6	1	The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples of the Master Clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT +	22	0	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads directly in either a differential or a single-ended configuration.
OUT –	21	0	Inverting output of analog output power amplifier. Functionally identical with and complementary to OUT + .
REF	8	1/0	For the TLC32040 and TLC32042, the internal voltage reference is brought out on this pin. For the TLC32040, TLC32041, and TLC32042, an external voltage reference can be applied to this pin.
RESET	2	1	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This reset function initiates serial communications between the AIC and DSP. The reset function will initialize all AIC registers including the control register. After a negative-going pulse on the RESET pin, the AIC registers will be initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock input signal. The conversion rate adjust registers, TA' and RA', will be reset to 1. The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section). d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1 This initialization allows normal serial-port communication to occur between AIC and DSP.
SHIFT CLK	10	0	The Shift Clock signal is obtained by dividing the Master Clock signal frequency by four. This signal is used
S.M. FOLK			to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description below (see the Serial Port Timing and Internal Timing Configuration diagram).
VDD	7		Digital supply voltage, 5 V ±5%
V <sub>CC+</sub>	20		Positive analog supply voltage, 5 V $\pm 5\%$
Vcc-	19		Negative analog supply voltage -5 V $\pm$ 5%



2 Data Sheets

PIN		1/0	DESCRIPTION
	NU.	<u> </u>	
WORD/BYTE	13	l '	This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial
			All transmit and reactive sections are described below.
			And transmit and receive sections are operated asynchronously.
			The tollowing description applies when the AIC is configured to have asynchronous transmit and receive sections.
			If the appropriate data bit in the Control register is a 0 (see the AIC DX Data word Format), the transmit and
			Exercise the section is will be asynchronous.
			E Serial port directly interfaces with the serial port of the histoport of histoport / and communicates in two 9 bit butter. The comparison equipment is as follows (see Serial Port Timing diagrams).
			1 The ECX or EX pin is brought low
			2 One 8-bit byte is transmitted or one 8-bit byte is received
			3. The FODX or FODB nin is brought low.
		1	4. The FSX or FSR pin emits a positive frame-sync pulse that is
			four Shift Clock cycles wide.
			5. One 8-bit byte is transmitted or one 8-bit byte is received.
		İ.	6. The EODX or EODR oin is brought high.
			7. The FSX or FSR pin is brought high.
[			H Serial port directly interfaces with the serial port of the TMS32020, TMS320C25, or TMS320C30
			and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
			diagrams):
			1. The FSX or FSR pin is brought low.
			2. One 16-bit word is transmitted or one 16-bit word is received.
			3. The FSX or FSR pin is brought high.
ļ			4. The EODX or EODR pin emits a low-going pulse.
			AIC transmit and receive sections are operated synchronously.
			If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configured
			to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing will
		{	be derived from the TX Counter A, TX Counter B, and TA, TA', and TB registers, rather than the RX Counter
		ļ	A, RX Counter B, and RA, RA', and RB registers. In this case, the AIC FSX and FSR timing will be identical
}			during primary data communication; however, FSR will not be asserted during secondary data communication
			Since there is no new A/D conversion result. The synchronous operation sequences are as follows (see Senal
			Social part directly interfaces with the social part of the TMS320011 or TMS320017 and communicates
			in two 8-bit butter. The operation sequence is as follows (see Serial Port Timing diagrams):
		1	1 The FSX and FSR nins are brought low
			2. One 8-bit byte is transmitted and one 8-bit byte is received.
			3. The EODX and EODR pins are brought low.
			4. The FSX and FSR pins emit positive frame-sync pulses that are
			four Shift Clock cycles wide.
		l	5. One 8-bit byte is transmitted and one 8-bit byte is received.
			6. The EODX and EODR pins are brought high.
			7. The FSX and FSR pins are brought high.
			H Serial port directly interfaces with the serial port of the TMS32020, TMS320C25, or TMS320C30
			and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
			diagrams):
			1. The FSX and FSR pins are brought low.
			<ol> <li>One 16-bit word is transmitted and one 16-bit word is received.</li> </ol>
			3. The FSX and FSR pins are brought high.
			4. The EODX or EODR pins emit low-going pulses.
			Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port, with additional
			NUK and AND gates, will interface to two SN/4299 serial-to-parallel shift registers. Interfacing the AIC to
			the SN/4299 shift register allows the AIC to interface to an external FIFU KAM and facilitates parallel, data
			bus communications between the Arc and the digital signal processor. The operation sequence is the same
1		1	as the above sequence (see Senai Full Linning diagrams).



2-253



INTERNAL TIMING CONFIGURATION

NOTE: Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

<sup>†</sup>Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

<sup>‡</sup>These control bits are described in the AIC DX Data Word Format section.



#### explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

SCE Clock Fraguency		Master Clock Frequency
SCF CIOCK Frequency	-	$2 \times Contents of Counter A$
Conversion Frequency	=	SCF Clock Frequency Contents of Counter B
Shift Clock Frequency	-	Master Clock Frequency 4

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion timing. In order for the switched-capacitor low-pass and bandpass filters to meet their transfer function specifications, the frequency of the clock inputs of the switched-capacitor filters must be 288 kHz. If the frequencies of the clock inputs are not 288 kHz, the filter transfer function frequencies are scaled by the ratios of the clock frequencies to 288 kHz. Thus, to obtain the specified filter responses, the combination of Master Clock frequency and TX Counter A and RX Counter A values must yield 288-kHz switched-capacitor clock signals. These 288-kHz clock signals can then be divided by the TX Counter B and RX Counter B to establish the D/A and A/D conversion timings.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers, respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur earlier be and amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.

If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.



# AIC DR or DX word bit pattern

A/D or	D/A N	ISB,													
1st bit sent 0 Sent 1st bit sent of 2nd byte A/D or D/A LSB															
<del>\</del>								•					•		
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO

# AIC DX data word format section

d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4	d2	d1	d0	COMMENTS
primary DX serial communication protocol				
← d15 (MSB) through d2 go to the D/A	->	0	0	The TX and RX Counter A's are loaded with the TA and RA register
converter register				values. The TX and RX Counter B's are loaded with TB and RB
				register values.
$\leftarrow$ d15 (MSB) through d2 go to the D/A	->	0	1	The TX and RX Counter A's are loaded with the TA + TA' and
converter register				RA + RA' register values. The TX and RX Counter B's are loaded
				with the TB and RB register values. NOTE: $d1 = 0$ , $d0 = 1$ will cause
				the next D/A and A/D conversion periods to be changed by the
				addition of TA' and RA' Master Clock cycles, in which TA' and
				RA' can be positive or negative or zero. Please refer to
				Table 1. AIC Responses to Improper Conditions.
$\leftarrow$ d15 (MSB) through d2 go to the D/A	->	1	0	The TX and RX Counter A's are loaded with the TA – TA' and
converter register				RA – RA' register values. The TX and RX Counter B's are loaded
				with the TB and RB register values. NOTE: $d1 = 1$ , $d0 = 0$ will cause
				the next D/A and A/D conversion periods to be changed by the
				subtraction of TA' and RA' Master Clock cycles, in which TA' and
				RA' can be positive or negative or zero. Please refer to
· .				Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	->	1	1	The TX and RX Counter A's are loaded with the TA and RA register
converter register				values. The TX and RX Counter B's are loaded with the TB and
				RB register values. After a delay of four Shift Clock cycles, a
				secondary transmission will immediately follow to program the AIC
				to operate in the desired configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output. It is important to note that in the synchronous mode, FSR will not be asserted during Secondary Communications.



#### secondary DX serial communication protocol

$ x x  \leftarrow$ to TA register $\rightarrow  x x  \leftarrow$ to RA register $\rightarrow  0 0$	d13 and d6 are MSBs (unsigned binary)
$x \vdash to TA'$ register $\rightarrow  x  \leftarrow to RA'$ register $\rightarrow  0 $	d14 and d7 are 2's complement sign bits
$x \vdash to TB register \rightarrow  x  \leftarrow to RB register \rightarrow  1 0$	d14 and d7 are MSBs (unsigned binary)
x x x x x x x x x d7d6d5d4d3d2 11	
CONTROL	d2 = 0/1 deletes/inserts the bandpass filter
REGISTER	d3 = 0/1 disables/enables the loopback function
	d4 = 0/1 disables/enables the AUX IN + and AUX IN - pins
	d5 = 0/1 asynchronous/synchronous transmit and receive sections
	d6 = 0/1 gain control bits (see Gain Control Section)
	d7 = 0/1 gain control bits (see Gain Control Section)

#### reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on the RESET pin will initialize the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):

	INITIALIZED REGISTER
REGISTER	VALUE (HEX)
ТА	9
TA'	1
ТВ	24
RA	9
RA′	1
RB	24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the Pin Descriptions and AIC DX Word Format sections).

The circuit shown below will provide a reset on power-up when power is applied in the sequence given under Power-Up Sequence. The circuit depends on the power supplies' reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.





#### power-up sequence

To ensure proper operation of the AIC, and as a safeguard against latch-up, it is recommended that a Schottky diode with a forward voltage less than or equal to 0.4 V be connected from  $V_{CC-}$  to ANLG GND (see Figure 17). In the absence of such a diode, power should be applied in the following sequence: ANLG GND and DGTL GND,  $V_{CC-}$ , then  $V_{CC+}$  and  $V_{DD}$ . Also, no input signal should be applied until after power-up.

#### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

#### AIC register constraints

The following constraints are placed on the contents of the AIC registers:

- 1. TA register must be > 1.
- 2. TA' register can be either positive, negative, or zero.
- 3. RA register must be > 1.
- 4. RA' register can be either positive, negative, or zero.
- 5. (TA register  $\pm$  TA' register) must be > 1.
- 6. (RA register  $\pm$  RA' register) must be > 1.
- 7. TB register must be > 1.

#### TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS

	· · · · · · · · · · · · · · · · · · ·
IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A,
	i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A,
	i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A
TA register = 0 or 1	AIC is shut down
RA register = 0 or 1	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output

#### improper operation due to conversion times being too close together

If the difference between two successive D/A conversion frame syncs is less that 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see diagram below).



# asynchronous operation — more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a FSX frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period B. The adjustment command only adjusts one transmit conversion period and one receive conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent FSX frame (see figure below).



# asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjustment in the diagram as shown in the figure below. If the adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjusted. Or, the receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjusted to a prior adjustment to mand is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjustment command.



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265 2

Data Sheets

asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period A. There is sufficient to an explicit during a polied during conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)	-0.3 V to 15 V
Supply voltage, VDD	$-0.3\ V$ to $15\ V$
Output voltage, VO	-0.3 V to 15 V
Input voltage, VI	-0.3 V to 15 V
Digital ground voltage	-0.3 V to 15 V
Operating free-air temperature range: TLC32040I, TLC32041I, TLC32042I	-40°C to 85°C
TLC32040C, TLC32041C, TLC32042C	0°C to 70°C
Storage temperature range	-65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: Voltage values for maximum ratings are with respect to VCC - .



recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT		
Supply voltage, V <sub>CC +</sub> (see Note 2)			5	5.25	V	
Supply voltage, V <sub>CC</sub> – (see Note 2)		-4.75	- 5	- 5.25	V	
Digital supply voltage, V <sub>DD</sub> (see Note 2)		4.75	5	5.25	V	
Digital ground voltage with respect to ANLG GN	D, DGTL GND		0		V	
Reference input voltage, Vref(ext) (see Note 2)		2		4	V	
High-level input voltage, VIH	High-level input voltage, VIH			V <sub>DD</sub> +0.3	V	
Low-level input voltage, VIL (see Note 3)				0.8	V	
Load resistance at OUT + and/or OUT - , R					Ω	
Load capacitance at OUT + and/or OUT - , CL				100	pF	
MSTR CLK frequency (see Note 4)		0.075	5	10.368	MHz	
Analog input amplifier common mode input volta	ge (see Note 5)			± 1.5	V	
A/D or D/A conversion rate				19.2	kHz	
Conversion rate				20	kHz	
	TLC32040I, TLC32041I, TLC32042I	- 40		85		
Operating free-air temperature, TA	TLC32040C, TLC32041C, TLC32042C	0		70		

NOTES: 2. Voltages at analog inputs and outputs, REF,  $V_{CC+}$ , and  $V_{CC-}$ , are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and  $V_{DD}$  are with respect to the DGTL GND terminal.

3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

4. The bandpass and low-pass switched-capacitor filter response specifications apply only when the switched-capacitor clock frequency is 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

5. This range applies when (IN + - IN -) or (AUX IN + - AUX IN -) equals  $\pm 6$  V.



electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

#### total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage		$V_{DD} = 4.75 V$ , $I_{OH} = -300 \mu A$	2.4			V
VOL	Low-level output voltage		$V_{DD} = 4.75 V$ , $I_{OL} = 2 mA$			0.4	V
100	Supply ourrent from Vee	TLC3204-C				35	
ICC + Supply current from VCC +	TLC3204-1				40	IIIA	
1.0.0	les Supply surrout from V-s	TLC3204_C				- 35	
- CC –	Supply current from VCC -	TLC3204-1				- 40	mA
IDD	Supply current from VDD		fMSTR CLK = 5.184 MHz			7	mA
V <sub>ref</sub>	Internal reference output voltag	e		3		3.3	V
Temperature coefficient of internal				100		nnm/90	
۷ref	reference voltage				100		ppm/-C
ro	Output resistance at REF				100		kΩ

#### receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	A/D converter offset error (filters bypassed)			25	65	mV
	A/D converter offset error (filters in)			25	65	mV
CMPR	Common-mode rejection ratio at IN + , IN - ,	Car Nata C		EE		ab
Civinn	or AUX IN+, AUX IN-	See Note 6	55			uв
	Input resistance at IN + , IN -			100		10
rj	or AUX IN+, AUX IN-, REF			100		K12

#### transmit filter output

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vaa	Output offset voltage at OUT + or OUT -			16	75	mV
100	(single-ended relative to ANLG GND)				,,,	
	Maximum peak output voltage swing across	$R_L \ge 300 \Omega$ ,	+ 2			V
VOM	RL at OUT + or OUT - (single-ended)	Offset voltage = 0	±3			v
Vari	Maximum peak output voltage swing between	P. > 600.0	+6			V
VOM	OUT + and OUT - (differential output)	nL ≤ 800 1/	ΞŪ			v

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTE 6: The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.



2

#### electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC} = -5 V$ , $V_{DD} = 5 V$ (unless otherwise noted)

#### system distortion specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Attenuation of second harmonic of	single-ended	$V_{in} = -0.1 \text{ dB to} -24 \text{ dB referred to } V_{ref}$		70		dD
A/D input signal	differential	See Note 7	62	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0.1 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		٩D
harmonics of A/D input signal	differential	See Note 7	57	65		uв
Attenuation of second harmonic of	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		70		-10
D/A input signal	differential	See Note 7	62	70		ав
Attenuation of third and higher	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		dF.
harmonics of D/A input signal	differential	See Note 7	57	65		ав

#### A/D channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 7)	$A_v = 1^{\ddagger}$ MIN MAX	$A_v = 2^{\ddagger}$ MIN MAX	$A_v = 4^{\ddagger}$ MIN MAX	UNIT
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	58	>58 §	>58 <sup>§</sup>	
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58	58	>58§	1
	$V_{in} = -18  dB  to - 12  dB$	56	58	58	]
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	50	56	58	]
A/D channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to} -24 \text{ dB}$	44	50	56	dB
	$V_{in} = -36 \text{ dB to } -30 \text{ dB}$	38	44	50	]
	$V_{in} = -42 \text{ dB to } -36 \text{ dB}$	32	38	44	]
	$V_{in} = -48 \text{ dB to } -42 \text{ dB}$	26	32	38	]
	$V_{in} = -54 \text{ dB to} - 48 \text{ dB}$	20	26	32	]

#### D/A channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 7)	MIN MAX	UNIT
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	58	
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58	]
	$V_{in} = -18 \text{ dB to } -12 \text{ dB}$	56	]
	$V_{in} = -24 \text{ dB to } -18 \text{ dB}$	50	]
D/A channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to } -24 \text{ dB}$	44	dB
	$V_{in} = -36 \text{ dB to } -30 \text{ dB}$	38	]
	$V_{in} = -42 \text{ dB to } -36 \text{ dB}$	32	]
	$V_{in} = -48 \text{ dB to} -42 \text{ dB}$	26	]
	$V_{in} = -54 \text{ dB to} -48 \text{ dB}$	20	1

#### gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Absolute transmit gain tracking error while transmitting	- 48 dB to 0 dB signal range,		+0.05	+0.15	dP
into 600 Ω	See Note 8		±0.05	±0.15	UD
Abashuta reacius asis traching array	– 48 dB to 0 dB signal range,	$\pm 0.05 \pm 0.15$		+0.15	4D
Absolute receive gain tracking error	See Note 8			uв	

 $^{\dagger}$  All typical values are at T\_A = 25 °C.  $^{\ddagger}A_V$  is the programmable gain of the input amplifier.

 $^{\S}\text{A}$  value > 58 is overrange and signal clipping occurs.

NOTES: 7. The test condition is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to Vref). The load impedance for the DAC is 600 Ω.

8. Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (0 db relative to  $V_{ref}$ ).



#### power supply rejection and crosstalk attenuation

PARAMET	ER	TEST CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT
V <sub>CC +</sub> or V <sub>CC -</sub> supply voltage rejection ratio, receive channel	f = 0 to 30 kHz	Idle channel, supply signal	30	dB
	f = 30  kHz to 50 kHz	at DR (ADC output)	45	aB
V <sub>CC+</sub> or V <sub>CC-</sub> supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30	
rejection ratio, transmit channel (single-ended)	f = 30  kHz  to  50  kHz	at OUT +	45	dB
Crosstalk attenuation, transmit-to-r	eceive (single-ended)		80	dB

#### delay distortion, SCF clock frequency = 288 kHz $\pm 2\%$ , input (IN + - IN -) is $\pm 3$ -V sinewave

Please refer to filter response graphs for delay distortion specifications.

# ■ TLC32040 and TLC32041 bandpass filter transfer function (see curves), SCF clock frequency = 288 kHz ±2%, input (IN + - IN -) is a ±3-V sinewave (see Note 9)

PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
		f = 100 Hz		- 42	
Filter Gain Input (see Note 10)	Input signal reference is 0 dB	f ≈ 170 Hz		- 25	
		$300 \text{ Hz} \le f \le 3.4 \text{ kHz}$	-0.5	0.5	dB
		f = 4  kHz		- 16	
		f ≥ 4.6 kHz		- 58	

# TLC32042 bandpass filter transfer function (see curves), SCF clock frequency = 288 kHz $\pm 2\%$ , input (IN + - IN -) is a $\pm 3$ -V sinewave (see Note 9)

PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
Filter Gain (see Note 10)	Input signal reference is 0 dB	f = 100 Hz		- 27	
		f = 170 Hz		- 2	
		$300 \text{ Hz} \le \text{f} \le 3.4 \text{ kHz}$	-0.5	0.5	dB
		f = 4  kHz		- 16	
		f ≥ 4.6 kHz		- 58	

# low-pass filter transfer function, SCF clock frequency = $288 \text{ kHz} \pm 2\%$ (see Note 9)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
Filter Gain (see Note 10)	Output signal reference is 0 dB	f ≤ 3.4 kHz	-0.5	0.5	
		f = 3.6 kHz		- 4	dD
		f = 4  kHz		- 30	uв
		f ≥ 4.4 kHz		- 58	

#### serial port

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage	$I_{OH} = -300 \ \mu A$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4	V
4	Input current				±10	μA
CI	Input capacitance			15		pF
CO	Output capacitance			15		pF

<sup>†</sup> All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 9. The above filter specifications are for a switched-capacitor filter clock range of 288 kHz ± 2%. For switched-capacitor filter clocks at frequencies other than 288 kHz ± 2%, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

10. The filter gain outside of the passband is measured with respect to the gain at 1 kHz. The filter gain within the passband is measured with respect to the average gain within the passband. The passbands are 300 to 3400 Hz and 0 to 3400 Hz for the bandpass and lowpass filters respectively.



operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$ 

#### noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER		TEST CONDITIONS		MAX	UNIT
	single-ended		200		μV rms
Transmit noise	differential	DX input = 0000000000000, constant input code		500	μV rms
					dBrnc0
Receive noise (see Note 11)		Inputs grounded, gain = 1		475	μV rms
					dBrnc0

#### timing requirements

#### serial port recommended input signals

	PARAMETER	MIN	МАХ	UNIT
t <sub>c</sub> (MCLK)	Master clock cycle time	95		ns
tr(MCLK)	Master clock rise time		10	ns
tf(MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	42%	58%	
	RESET pulse duration (see Note 12)	800		ns
t <sub>su</sub> (DX)	DX setup time before SCLK↓	20		ns
<sup>t</sup> h(DX)	DX hold time after SCLK↓	tc(SCLK)/4		ns

<sup>†</sup> All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 11. This noise is referred to the input with a buffer gain of one. If the buffer gain is two or four, the noise figure will be correspondingly reduced. The noise is computed by statistically evaluating the digital output of the A/D converter.

12. RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their recommended values.



#### correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000-Hz and 9600-Hz sampling rates.

	ERROR (dB)	ERROR (dB)		
f (H-)	f <sub>s</sub> = 8000 Hz	f <sub>s</sub> ≈ 9600 Hz p1 = −0.1307		
1 (112)	p1 = -0.14813			
	p2 = 0.9888	p2 = 0.9951		
300	- 0.099	-0.043		
600	- 0.089	-0.043		
900	- 0.054	0		
1200	- 0.002	0		
1500	0.041	0		
1800	0.079	0.043		
2100	0.100	0.043		
2400	0.091	0.043		
2700	- 0.043	0		
3000	- 0.102	-0.043		

TA	BL	E	4
----	----	---	---

2

Data Sheets

#### TMS320 software requirements

The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where k1 equals p1 (from the preceding page), k2 equals (1 - p1)p2 (from the preceding page), Y is the filter state, and U is the next I/O sample. The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the TMS320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTA K1 MPY Y APAC SACH (dma), (shift)



#### sin x/x correction section

The AIC does not have sin x/x correction circuitry after the digital-to-analog converter. Sin x/x correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300–3000-Hz band.

#### sin x/x roll-off for a zero-order hold function

The sin x/x roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.

f <sub>s</sub> (Hz)	$20 \log \frac{\sin \pi f/f_s}{\pi f/f_s}$ (f = 3000 Hz) (dB)
7200	- 2.64
8000	- 2.11
9600	- 1.44
14400	-0.63
19200	- 0.35

TABLE 3. sin x/x ROLL-OFF

Note that the actual AIC sin x/x roll-off will be slightly less than the above figures, because the AIC has less than a 100-% duty cycle hold interval.

#### correction filter

To compensate for the sin x/x roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

 $y_{i+1} = p2(1-p1)(u_{i+1})+p1y_i$ 

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_s) + p1^2}$$



operating characteristics over recommended operating free-air temperature range, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, V<sub>DD</sub> = 5 V (continued)

#### serial port - AIC output signals

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> c(SCLK)	Shift clock (SCLK) cycle time	380		ns
tf(SCLK)	Shift clock (SCLK) fall time		50	ns
<sup>t</sup> r(SCLK)	Shift clock (SCLK) rise time		50	ns
	Shift clock (SCLK) duty cycle	45	55	%
td(CH-FL)	Delay from SCLK↑ to FSR/FSX↓		90	ns
<sup>t</sup> d(CH-FH)	Delay from SCLK1 to FSR/FSX1		90	ns
td(CH-DR)	DR valid after SCLK†		90	ns
<sup>t</sup> dw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode		90	ns
<sup>t</sup> dw(CH-EH)	Delay from SCLK1 to EODX/EODR1 in word mode		90	ns
tf(EODX)	EODX fall time		15	ns
<sup>t</sup> f(EODR)	EODR fall time		15	ns
<sup>t</sup> db(CH-EL)	Delay from SCLK1 to EODX/EODR↓ in byte mode		100	ns
<sup>t</sup> db(CH-EH)	Delay from SCLK1 to EODX/EODR1 in byte mode		100	ns

# TABLE 2. GAIN CONTROL TABLE (ANALOG INPUT SIGNAL REQUIRED FOR FULL-SCALE A/D CONVERSION)

	CONTROL R	GISTER BITS		A/D CONVERSION	
INPUT CONFIGURATIONS	d6	d7	ANALOG INFOT	RESULT	
Differential configuration	1	1	±6 V	full-scale	
Analog input = IN + - IN -	0	0			
= AUX IN + - AUX IN -	1	0	±3 V	full-scale	
	0	1	± 1.5 V	full-scale	
Single-ended configuration	1	1	±3 V	half-scale	
Analog input = IN + - ANLG GND	0	0			
= AUX IN + - ANLG GND	1	0	±3 V	full-scale	
	0	1	± 1.5 V	full-scale	

<sup>†</sup> In this example, V<sub>ref</sub> is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed 0.1 dB below full scale.

















FIGURE 4. TMS32010-TLC32040/TLC32041/TLC32042 INTERFACE CIRCUIT







2 **Data Sheets** 

in instruction timing

# TYPICAL CHARACTERISTICS



Data Sheets **C** 

- NOTES: A. Maximum relative delay (O Hz to 600 Hz) = 125  $\mu s.$ 
  - B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm$  50  $\mu$ s.
  - C. Absolute delay (600 Hz to 3000 Hz) = 700  $\mu$ s.
  - D. Test conditions are V<sub>CC</sub> , and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.

#### FIGURE 6

TEXAS V INSTRUMENTS



**TYPICAL CHARACTERISTICS** 

- NOTES: A. Maximum relative delay (200 Hz to 600 Hz) =  $3350 \ \mu$ s. B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \ \mu$ s.
  - C. Absolute delay (600 Hz to 3000 Hz) =  $1230 \ \mu s$
  - D. Test conditions are V<sub>CC</sub> +, V<sub>CC</sub> -, and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.







- NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350  $\mu$ s.
  - B. Maximum relative delay (600 Hz to 3000 Hz) =  $\pm 50 \ \mu s$ .
  - C. Absolute delay (600 Hz to 3000 Hz) = 1080  $\mu$ s.
  - D. Test conditions are V<sub>CC</sub> -, v<sub>CC</sub> -, and V<sub>DD</sub> within recommended operating conditions, SCF clock f = 288 kHz  $\pm 2\%$ , input =  $\pm 3$ -V sinewave, and T<sub>A</sub> = 25 °C.

#### FIGURE 8





**TYPICAL CHARACTERISTICS** 

NOTE: Test conditions are V<sub>CC</sub> + , V<sub>CC</sub> - , and V<sub>DD</sub> within recommended operating conditions set clock f = 288 kHz  $\pm 2\%$ , and T<sub>A</sub> = 25 °C.





NOTE: Test conditions are V<sub>CC</sub> +, V<sub>CC</sub> -, and V<sub>DD</sub> within recommended operating conditions set clock f = 288 kHz ± 2%, and T<sub>A</sub> = 25 °C.



#### TYPICAL APPLICATION INFORMATION



C = 0.2  $\mu$ F, CERAMIC FIGURE 17. AIC INTERFACE TO THE TMS32020/C25 SHOWING DECOUPLING CAPACITORS AND SCHOTTKY DIODE<sup>†</sup>





<sup>†</sup>Thomson Semiconductors



# TLC32044I, TLC32044C VOICE-BAND ANALOG INTERFACE CIRCUITS

D3098, MARCH 1988- REVISED DECEMBER 1988

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- 16-Bit Dynamic Range Input with Programmable Gain
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS320C17, TMS32020, TMS320C25, and TMS320C30 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates with Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN74299 Serial-to-Parallel Shift Register for Parallel Interface to TMS32010, TMS320C15, or Other Digital Processors
- Internal Reference for Normal Operation and External Purposes, or Can Be Overridden by External Reference

#### description

The TLC32044 is a complete analog-to-digital and digital-to-analog input/output system on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit-resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass switched-capacitor output reconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.



NU – Nonusable; no external connection should be made to these pins. See Table 2.

Typical applications for this IC include speech encryption for digital transmission, speech recognition/storage systems, speech synthesis, modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors (DSPs), industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS320C17, TMS32020, TMS320C25, and TMS320C30 digital signal

Advanced LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

# TLC32044I, TLC32044C VOICE-BAND ANALOG INTERFACE CIRCUITS

#### description (continued)

processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN74299 serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, TMS320C15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises eighth-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When only low-pass filtering is desired, the high-pass filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A architectures ensure no missing codes and monotonic operation. An internal voltage reference is provided to ease the design task and to provide complete control over the performance of the IC. The internal voltage reference is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is an eighth-order CC-type (Chebyshev/elliptic transitional low-pass filter) followed by a second-order (sin x)/x correction filter) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal. The on-board (sin x)/x correction filter can be switched out of the signal path using digital signal processor control, if desired.

The TLC32044I is characterized for operation from -40 °C to 85 °C, and the TLC32044C is characterized for operation from 0 °C to 70 °C.




#### functional block diagram

**PRINCIPLES OF OPERATION** 

#### analog input

Two sets of analog inputs are provided. Normally, the IN + and IN - input set is used; however, the auxiliary input set, AUX IN + and AUX IN -, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN +, IN -, AUX IN +, and AUX IN - inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

#### A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion timing

The A/D high-pass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz and the A/D sample rate is 8 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the low-pass filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The ripple bandwidth and 3-dB low-frequency roll-off points of the high-pass section are 150 and 100 Hz, respectively. However, the high-pass section low-frequency roll-off is frequency-scaled by the ratio of the A/D sample rate to 8 kHz.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass switched-capacitor filter clock for several Master Clock input frequencies.



#### **PRINCIPLES OF OPERATION (continued)**

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

#### A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

#### analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

#### D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the (sin x)/x filter to eliminate the periodic sample data signal information, which occurs at multiples of the 288-kHz switched-capacitor filter clock. The continuous time filter also greatly attenuates any switched-capacitor clock feedthrough.

The D/A conversion rate is attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.

#### asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and bandpass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and bandpass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

#### D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

#### system frequency response correction

 $(\sin x)/x$  correction for the D/A converter's zero-order sample-and-hold output can be provided by an onboard second-order  $(\sin x)/x$  correction filter. This  $(\sin x)/x$  correction filter can be inserted into or deleted from the signal path by digital signal processor control. When inserted, the  $(\sin x)/x$  correction filter follows the switched-capacitor low-pass filter. When the TB register (see Internal Timing Configuration section) equals 36, the correction results of Figures 11 and 12 will be obtained.



#### **PRINCIPLES OF OPERATION (continued)**

 $(\sin x)/x$  correction can also be accomplished by deleting the on-board second-order correction filter and performing the  $(\sin x)/x$  correction in digital signal processor software. The system frequency response can be corrected via DSP software to  $\pm 0.1$  dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMIS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the (sin x)/x Correction Section for more details).

#### serial port

The serial port has four possible modes that are described in detail in the Functional Pin Description Section. These modes are briefly described below and in the Functional Description for Pin 13, WORD/BYTE.

- The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS320C17.
- The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, and the TMS320C30.
- 3. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS320C17.
- 4. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, TMS320C30, or two SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS32010, TMS320C15, to any other digital signal processor, or to external FIFO circuitry.

#### operation of TLC32044 with internal voltage reference

The internal reference of the TLC32044 eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.

#### operation of TLC32044 with external voltage reference

The REF pin may be driven from an external reference circuit if so desired. This external circuit must be capable of supplying 250  $\mu$ A and must be adequately protected from noise such as crosstalk from the analog input.

#### reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).



### **PRINCIPLES OF OPERATION (continued)**

#### loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT – pins are internally connected to the IN + and IN – pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).

PIN		110	DESCRIPTION			
NAME	NO.	"0	DESCRIPTION			
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.			
AUX IN +	24	1	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter			
			path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will replace			
			the IN + and IN - inputs. If the bit is a 0, the IN + and IN - inputs will be used (see the AIC DX Data Word I			
			Format section).			
AUX IN-	23	Ι	Inverting auxiliary analog input (see the above AUX IN + pin description).			
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.			
DR	5	0	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission			
			of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.			
DX	12	1	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial			
			transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.			
EODR	3	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode			
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been			
			transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor			
			upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-			
			to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications			
			between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low			
			after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the			
			second byte has been transmitted. The TMS320C17 can use this low-going signal to differentiate between			
			the two bytes as to which is first and which is second.			



PIN			
NAME	NO.	1/0	DESCRIPTION
EODX	11	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control or register information have been transmitted from the TMS320 serial port to the AIC. This signal can be used to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate parallel data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low after the first byte has been transmitted from the TMS320 serial port to the AIC and is kept low until the second byte has been transmitted. The TMS320C17 can use this low-going signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	0	In the serial transmission modes, which are described in the WORD/BYTE pin description, the FSR pin is held low during bit transmission. When the FSR pin goes low, the TMS320 serial port will begin receiving bits from the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR pin before FSR goes low. (See Serial Port Timing and Internal Timing Configuration Diagrams.)
FSX	14	0	When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC via the DX pin of the AIC. In all serial transmission modes, which are described in the WORD/BYTE pin description, the FSX pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration Diagrams).
IN +	26	1	Noninverting input to analog input amplifier stage
IN –	25	1	Inverting input to analog input amplifier stage
MSTR CLK	6		The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples of the Master Clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT +	22	0	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads directly in either a differential or a single-ended configuration.
OUT	21	0	Inverting output of analog output power amplifier. Functionally identical with and complementary to OUT + .
REF	8	1/0	The internal voltage reference is brought out on this pin. An external voltage reference can also be applied to this pin.
RESET	2	I	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This reset function initiates serial communications between the AIC and DSP. The reset function will initialize all AIC registers including the control register. After a negative-going pulse on the RESET pin, the AIC registers will be initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock input signal. The conversion rate adjust registers, TA' and RA', will be reset to 1. The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section).
			d9 = 1, $d7 = 1$ , $d6 = 1$ , $d5 = 1$ , $d4 = 0$ , $d3 = 0$ , $d2 = 1This initialization allows normal serial-port communication to occur between AIC and DSP.$
SHIFT CLK	10	0	The Shift Clock signal is obtained by dividing the Master Clock signal frequency by four. This signal is used to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description below (see the Serial Port Timing and Internal Timing Configuration diagram).
V <sub>DD</sub>	7		Digital supply voltage, 5 V ±5%
V <sub>CC</sub> +	20		Positive analog supply voltage, 5 V ±5%
Vcc-	19	1	Negative analog supply voltage $-5 \text{ V} \pm 5\%$



2-283

PIN NAME	NO.	1/0	DESCRIPTION
WORD/BYTE	13	T	This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial
			modes. These four serial modes are described below.
		1	AIC transmit and receive sections are operated asynchronously.
			The following description applies when the AIC is configured to have asynchronous transmit and receive sections.
			If the appropriate data bit in the Control register is a O (see the AIC DX Data Word Format), the transmit and
			receive sections will be asynchronous.
			L Serial port directly interfaces with the serial port of the TMS320C17 and communicates in two
1			8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams).
			1. The FSX or FSR pin is brought low.
			2. One 8-bit byte is transmitted or one 8-bit byte is received.
			3. The EODX or EODR pin is brought low.
			4. The FSX or FSR pin emits a positive frame-sync pulse that is
J			four Shift Clock cycles wide.
			5. One 8-bit byte is transmitted or one 8-bit byte is received.
			6. The EODX or EODR pin is brought high.
1			7. The FSX or FSR pin is brought high.
			H Serial port directly interfaces with the serial ports of the TMS32020, TMS320C25, and TMS320C30,
			and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
			diagrams):
1			1. The FSX or FSR pin is brought low.
			2. One 16-bit word is transmitted or one 16-bit word is received.
			3. The FSX or FSR pin is brought high.
1		1	4. The EODX or EODR pin emits a low-going pulse.
			AIC transmit and receive sections are operated synchronously.
			If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configured
			to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing will
			be derived from the TX Counter A, TX Counter B, and TA, TA', and TB registers, rather than the RX Counter
			A, RX Counter B, and RA, RA', and RB registers. In this case, the AIC FSX and FSR timing will be identical
			during primary data communication; however, FSR will not be asserted during secondary data communication
			since there is no new A/D conversion result. The synchronous operation sequences are as follows (see Serial
			Port Timing diagrams).
			L Serial port directly interfaces with the serial port of the TMS320C17 and communicates in two
		1	8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams):
			1. The FSX and FSR pins are brought low.
			2. One 8-bit byte is transmitted and one 8-bit byte is received.
			3. The EODX and EODR pins are brought low.
			4. The FSX and FSR pins emit positive frame-sync pulses that are
		1	four Shift Clock cycles wide.
			5. One 8-bit byte is transmitted and one 8-bit byte is received.
			6. The EODX and EODR pins are brought high.
			7. The FSX and FSR pins are brought high.
			H Serial port directly interfaces with the serial ports of the TMS32020, TMS320C25, and TMS320C30,
1			and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
			diagrams):
			1. The FSX and FSR pins are brought low.
1		1	<ol> <li>One 16-bit word is transmitted and one 16-bit word is received.</li> </ol>
			3. The FSX and FSR pins are brought high.
1		1	4. The EODX or EODR pins emit low-going pulses.
			Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port, with additional
			NOR and AND gates, will interface to two SN74299 serial-to-parallel shift registers. Interfacing the AIC to
			the SN74299 shift register allows the AIC to interface to an external FIFO RAM and facilitates parallel, data
			bus communications between the AIC and the digital signal processor. The operation sequence is the same
L		1	as the above sequence (see Serial Port Timing diagrams).





NOTE: Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

<sup>†</sup>Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

<sup>‡</sup>These control bits are described in the AIC DX Data Word Format section.



#### explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

Low-pass:

SCF Clock Frequency (D/A or A/D Path)	=	$\frac{\text{Master Clock Frequency}}{2 \times \text{Contents of Counter A}}$
Conversion Frequency	-	SCF Clock Frequency (D/A or A/D Path)
,		Contents of Counter B
High-pass:		
SCF Clock Frequency (A/D Path)	=	A/D Conversion Frequency
Shift Clock Frequency	=	Master Clock Frequency

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion timing. In order for the low-pass switched-capacitor filter in the D/A path to meet its transfer function specifications, the frequency of its clock input must be 288 kHz. If the clock frequency is not 288 kHz, the filter transfer function frequencies are frequency-scaled by the ratios of the clock frequency to 288 kHz. Thus, to obtain the specified filter response, the combination of Master Clock signal. This 288-kHz clock signal can then be divided by the TX Counter B to establish the D/A conversion timing.

The transfer function of the bandpass switched-capacitor filter in the A/D path is a composite of its highpass and low-pass section transfer functions. The high-frequency roll-off of the low-pass section will meet the bandpass filter transfer function specification when the low-pass section SCF is 288 kHz. Otherwise, the high-frequency roll-off will be frequency-scaled by the ratio of the high-pass section's SCF clock to 288 kHz. The low-frequency roll-off of the high-pass section will meet the bandpass filter transfer function specification when the A/D conversion rate is 8 kHz. Otherwise, the low-frequency roll-off of the highpass section will be frequency-scaled by the ratio of the A/D conversion rate to 8 kHz.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers, respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur earlier be an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.



If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.

#### AIC DR or DX word bit pattern

\_ . . . . \_ \_

A/D or	D/A N	1SB,													
1st bit sent						1 s1	1st bit sent of 2nd byte					A/D or D/A LSB			
. ↓								4					♦		
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO

#### AIC DX data word format section

d15 d14 d13 d12 d11 d10 d9 d8 d7 d6	d5 d4 d3 d2	d1 d0	COMMENTS
primary DX serial communication protocol			
$\leftarrow$ d15 (MSB) through d2 go to the D/A	->	0 0	The TX and RX Counter A's are loaded with the TA and RA
converter register			register values. The TX and RX Counter B's are loaded with TB
			and RB register values.
← d15 (MSB) through d2 go to the D/A	->	0 1	The TX and RX Counter A's are loaded with the TA + TA' and
converter register			RA + RA ' register values. The TX and RX Counter B's are loaded
			with the TB and RB register values. NOTE: $d1 = 0$ , $d0 = 1$ will
			cause the next D/A and A/D conversion periods to be changed
			by the addition of TA' and RA' Master Clock cycles, in which
			TA' and RA' can be positive or negative or zero. Please refer to
			Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	→	1 0	The TX and RX Counter A's are loaded with the TA – TA' and
converter register			RA – RA' register values. The TX and RX Counter B's are loaded
			with the TB and RB register values. NOTE: $d1 = 1$ , $d0 = 0$ will
			cause the next D/A and A/D conversion periods to be changed
			by the subtraction of TA' and RA' Master Clock cycles, in which
			TA' and RA' can be positive or negative or zero. Please refer to
			Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	→	1 1	The TX and RX Counter A's are loaded with the TA and RA
converter register			register converter register values. The TX and RX Counter B's
			are loaded with the TB and RB register values. After a delay of
			four Shift Clock cycles, a secondary transmission will
			immediately follow to program the AIC to operate in the desired
			configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output. It is important to note that in the synchronous mode, FSR will not be asserted during Secondary Communications.



$x   \leftarrow to TA register \rightarrow   x   \leftarrow to RA register \rightarrow   0 0$	d13 and d6 are MSBs (unsigned binary)
$x \leftarrow to TA' register \rightarrow  x  \leftarrow to RA' register \rightarrow  0 $	d14 and d7 are 2's complement sign bits
$x \mid \leftarrow$ to TB register $\rightarrow \mid x \mid \leftarrow$ to RB register $\rightarrow \mid 1 = 0$	d14 and d7 are MSBs (unsigned binary)
x x x x x x d9 x d7 d6 d5 d4 d3 d2 1 1	
CONTROL	d2 = 0/1 deletes/inserts the A/D high-pass filter
REGISTER	d3 = 0/1 disables/enables the loopback function
	d4 = 0/1 disables/enables the AUX IN + and AUX IN - pins
	d5 = 0/1 asynchronous/synchronous transmit and receive
	sections
	d6 = 0/1 gain control bits (see Gain Control Section)
	d7 = 0/1 gain control bits (see Gain Control Section)
	d9 = 0/1 delete/insert on-board second-order (sin x)/x
	correction filter

### secondary DX serial communication protocol

#### reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on the RESET pin will initialize the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):

	INITIALIZED
	REGISTER
REGISTER	VALUE (HEX)
TA	9
TA'	1
ТВ	24
RA	9
RA′	1
RB	24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

d9 = 1, d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the Pin Descriptions and AIC DX Word Format sections).

The circuit shown below will provide a reset on power-up when power is applied in the sequence given under Power-Up Sequence. The circuit depends on the power supplies' reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.





#### power-up sequence

To ensure proper operation of the AIC, and as a safeguard against latch-up, it is recommended that Schottky diodes with forward voltages less than or equal to 0.4 V be connected from  $V_{CC}$  to ANLG GND and from  $V_{CC}$  to DGTL GND (see Figure 21). In the absence of such diodes, power should be applied in the following sequence: ANLG GND and DGTL GND,  $V_{CC}$  , then  $V_{CC}$  + and  $V_{DD}$ . Also, no input signal should be applied until after power-up.

#### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

#### AIC register constraints

The following constraints are placed on the contents of the AIC registers:

- 1. TA register must be > 1.
- 2. TA' register can be either positive, negative, or zero.
- 3. RA register must be > 1.
- 4. RA' register can be either positive, negative, or zero.
- 5. (TA register  $\pm$  TA' register) must be > 1.
- 6. (RA register  $\pm$  RA' register) must be > 1.
- 7. TB register must be > 1.

#### TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A,
	i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A,
	i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A
TA register = 0 or 1	AIC is shut down
RA register = 0 or 1	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output

#### improper operation due to conversion times being too close together

If the difference between two successive D/A conversion frame syncs is less that 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see diagram below).





## asynchronous operation — more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a FSX frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period B. The adjustment command only adjusts one transmit conversion period and one receive conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent FSX frame (see figure below).



## asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period is then adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjust options on the figure below. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjusted. Or, the receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored is used is such a during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjustment command.



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

## asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period A. Therwise, this information will be applied during Receive Conversion Period A. Therwise, this information will be applied during Receive Conversion Period A. Therwise, this information will be applied during Receive Conversion Period A. Therwise, this information that is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).





## TLC32044I, TLC32044C Voice-band Analog Interface Circuits

#### test modes<sup>†</sup>

The following paragraph provides information that allows the TLC32044 to be operated in special test modes. These test modes are used by Texas Instruments to facilitate testing of the device during manufacturing. They are not intended to be used in real applications, however, they allow the filters in the A/D and D/A paths to be used without using the A/D and D/A converters.

In normal operation, the nonusable (NU) pins are left unconnected. These NU pins are used by the factory to speed up testing of the TLC32044 Analog Interface Circuit (AIC). When the device is used in normal (non-test-mode) operation, the NU pin (pin 1) has an internal pull-down to -5 V. Externally connecting 0 V or 5 V to pin 1 puts the device in test-mode operation. Selecting one of the possible test modes is accomplished by placing a particular voltage on certain pins. A description of these modes is provided in Table 2 and Figures 1 and 2.

TEST	D/A PATH TEST (PIN 1 to 5 V)	A/D PATH TEST (PIN 1 to 0)					
PINS	TEST FUNCTION	TEST FUNCTION					
5	The low-pass switched-capacitor filter clock is brought	The bandpass switched-capacitor filter clock is brought					
	out to pin 5. This clock signal is normally internal.	out to pin 5. This clock signal is normally internal.					
11	No change from normal operation. The $\overline{\text{EODX}}$ signal is	The pulse that initiates the A/D conversion is brought					
	brought out to pin 11.	out here. This signal is normally internal.					
3	The pulse that initiates the D/A conversion is brought	No change from normal operation. The EODR signal is					
	out here.	brought out.					
27 and 28	There are no test output signals provided on these pins.	The outputs of the A/D path low-pass or bandpass filter					
		(depending upon control bit d2 - see AIC DX Data					
		Word Format section) are brought out to these pins. If					
		the high-pass section is inserted, the output will have a					
		(sinx)/x droop. The slope of the droop will be determined					
		by the ADC sampling frequency, which is the high-pass					
		section clock frequency (see diagram of bandpass or					
		low-pass filter test for receive section). These outputs					
		will drive small (30-pF) loads.					
	D/A PATH LOW-PASS FILTER TE	EST; PIN 13 (WORD/ $\overline{BYTE}$ ) to $-5 V$					
	TEST F	UNCTION					
15 and 16	The inputs of the D/A path low-pass filter are brought ou	t to pins 15 and 16. The D/A input to this filter is removed.					
	If the (sin x)/x correction filter is inserted, the OUT + and	OUT - signals will have a flat response (see Figure 2). The					
1	common-mode range of these inputs must not exceed $\pm 0.5$ V.						

IABLE Z. LIST OF TEST MODE	ТАВІ	LE 2.	LIST	OF	TEST	MODES
----------------------------	------	-------	------	----	------	-------

<sup>†</sup> In the test mode, the AIC responds to the setting of Pin 13 to -5 V, as if Pin 13 were set to 0 V. Thus, the byte mode is selected for communicating between DSP and AIC. Either of the path tests (D/A or A/D) can be performed simultaneously with the D/A low-pass filter test. In this situation, Pin 13 must be connected to -5 V, which initiates byte-mode communications.



2



FIGURE 1. BANDPASS OR LOW-PASS FILTER TEST FOR RECEIVER SECTION



#### FIGURE 2. LOW-PASS FILTER TEST FOR TRANSMIT SECTION

<sup>†</sup>All analog signal paths have differential architecture and hence have positive and negative components.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)	-0.3 V to 15 V
Supply voltage, VDD	-0.3 V to 15 V
Output voltage, VO	-0.3 V to 15 V
Input voltage, VI	-0.3 V to 15 V
Digital ground voltage	-0.3 V to 15 V
Operating free-air temperature range: TLC32044I	-40°C to 85°C
TLC32044C	0°C to 70°C
Storage temperature range	-40°C to 125°C
Case temperature for 10 seconds: FN package	<b>260°C</b>
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package $\ldots$ .	<b>260°C</b>

NOTE 1: Voltage values for maximum ratings are with respect to VCC -.

#### recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC+</sub> (see Note 2)	4.75	5	5.25	V		
Supply voltage, V <sub>CC-</sub> (see Note 2)		-4.75	- 5	- 5.25	V	
Digital supply voltage, V <sub>DD</sub> (see Note 2)		4.75	5	5.25	V	
Digital ground voltage with respect to ANLG GND, DGTL GND		0		V		
Reference input voltage, V <sub>ref(ext)</sub> (see Note 2)		2		4	V	
High-level input voltage, VIH	2	Ň	/ <sub>DD</sub> +0.3	V		
Low-level input voltage, VIL (see Note 3)				0.8	V	
Load resistance at OUT + and/or OUT - , RL					Ω	
Load capacitance at OUT + and/or OUT -, CL				100	pF	
MSTR CLK frequency (see Note 4)		0.075	5	10.368	MHz	
Analog input amplifier common mode input voltage (see Note 5)				± 1.5	V	
A/D or D/A conversion rate			19.2	kHz		
Conversion rate				20	kHz	
	TLC320441	- 40		85	°C	
Operating nee-an temperature, 1A	TLC32044C	0		70		

NOTES: 2. Voltages at analog inputs and outputs, REF, V<sub>CC+</sub>, and V<sub>CC-</sub>, are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and V<sub>DD</sub> are with respect to the DGTL GND terminal.

3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

4. The bandpass switched-capacitor filter (SCF) specifications apply only when the low-pass section SCF clock is 288 kHz and the high-pass section SCF clock is 8 kHz. If the low-pass SCF clock is shifted from 288 kHz, the low-pass roll-off frequency will shift by the ratio of the low-pass SCF clock to 288 kHz. If the high-pass SCF clock is shifted from 8 kHz, the high-pass roll-off frequency will shift by the ratio of the high-pass SCF clock is 288 kHz. If the high-pass SCF clock is shifted from 8 kHz, the high-pass roll-off frequency will shift by the ratio of the high-pass SCF clock to 8 kHz. If the SCF clock is shifted from 288 kHz, the low-pass switched-capacitor filter (SCF) specifications apply only when the SCF clock is 288 kHz. If the SCF clock is shifted from 288 kHz, the low-pass roll-off frequency will shift by the ratio of the SCF clock to 288 kHz.

5. This range applies when (IN + - IN -) or (AUX IN + - AUX IN -) equals  $\pm 6 V$ .



## electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (unless otherwise noted)

#### total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage		$V_{DD} = 4.75 \text{ V}, I_{OH} = -300 \ \mu\text{A}$	2.4			V
VOL	Low-level output voltage		$V_{DD} = 4.75 V$ , $I_{OL} = 2 mA$			0.4	V
		TLC32044I				40	
'CC +	Supply current from VCC+	TLC32044C				35	
1.0.0	Supply current from $V_{CC-}$	TLC32044I				- 40	
- CC -		TLC32044C				- 35	
IDD	Supply current from VDD		fMSTR CLK = 5.184 MHz			7	mA
Vref	Internal reference output volta	ige		3		3.3	V
	Temperature coefficient of				250		
<sup>aVref</sup> internal reference voltage					250		ppm/ °C
ro	Output resistance at REF				100		kΩ

#### receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	A/D converter offset error (filters in)			10	70	mV
CMPR	Common-mode rejection ratio at $IN +$ , $IN -$ ,	See Note 6				dB
CMRR	or AUX IN+, AUX IN-	See Note 6		55		uв
	Input resistance at IN + , IN -			100		10
rl	or AUX IN+, AUX IN-, REF			100		K11

#### transmit filter output

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vac	Output offset voltage at OUT + or OUT -		1		80	m\/
00	(single-ended relative to ANLG GND)			15	80	niv.
Varia	Maximum peak output voltage swing across	$R_{L} \geq 300 \Omega$ ,	+ 2			V
⊻ом	R <sub>L</sub> at OUT + or OUT - (single-ended)	Offset voltage = 0	±3			v v
Var	Maximum peak output voltage swing between	P. > 600.0	+ 6			V
VОМ	OUT + and OUT - (differential output)	n_ ≥ 800 %				v

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTE 6: The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.



electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

#### system distortion specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Attenuation of second harmonic of	single-ended	$V_{in} = -0.1 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		70		dB
A/D input signal	differential	See Note 7	62	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0.1 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		65		aD
harmonics of A/D input signal	differential	See Note 7	57	65		uв
Attenuation of second harmonic of	single-ended	$V_{in} = -0 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		70		an
D/A input signal	differential	See Note 7	62	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		-10
harmonics of D/A input signal	differential	See Note 7	57	65		uв

#### A/D channel signal-to-distortion ratio

DADAMETED	TEST CONDITIONS	$A_v = 1^{\ddagger}$	$A_v = 2^{\ddagger}$	$A_v = 4^{\ddagger}$	LINIT
FARAMETER	(see Note 7)	MIN MAX	MIN MAX	MIN MAX	UNIT
	$V_{in} = -6  dB  to  -0.1  dB$	58	>58 §	>58 §	
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58	58	>58 §	
	$V_{in} = -18 \text{ dB to} - 12 \text{ dB}$	56	58	58	
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	50	56	58	
A/D channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to} - 24 \text{ dB}$	44	50	56	dB
	$V_{in} = -36 \text{ dB to } -30 \text{ dB}$	38	44	50	]
	$V_{in} = -42 \text{ dB to } -36 \text{ dB}$	32	38	44	
	$V_{in} = -48 \text{ dB to } -42 \text{ dB}$	26	32	38	
	$V_{in} = -54 \text{ dB to} - 48 \text{ dB}$	20	26	32	

 $^{\dagger}$  All typical values are at  $T_A=25\,^{o}C.$   $^{\ddagger}$   $A_V$  is the programmable gain of the input amplifier.  $^{\$}$  A value >60 is over range and signal clipping occurs.

#### D/A channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 7)	MIN	мах	UNIT
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	58		
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58		
	$V_{in} = -18 \text{ dB to} - 12 \text{ dB}$	56		
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	50		
D/A channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to} -24 \text{ dB}$	44		dB
	$V_{in} = -36 \text{ dB to } -30 \text{ dB}$	.38		
	$V_{in} = -42 \text{ dB to} - 36 \text{ dB}$	32		
	$V_{in} = -48 \text{ dB to } -42 \text{ dB}$	26		
	$V_{in} = -54 \text{ dB} - 48 \text{ dB}$	20		

NOTE 7: The test condition is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to Vref). The load impedance for the DAC is 600 Ω.



electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (unless otherwise noted) (Continued)

#### gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Absolute transmit gain tracking error while transmitting	- 48 dB to 0 dB signal range,	±0.05		0.15	٩D
into 600 Ω	See Note 8			±0.15	uв
	- 48 dB to 0 dB signal range,		0.05	. 0.15	٩٢
Absolute receive gain tracking error	See Note 8		±0.05 ±		чь

#### power supply rejection and crosstalk attenuation

PARAMETER		TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
V <sub>CC +</sub> or V <sub>CC -</sub> supply voltage rejection ratio, receive channel	f = 0 to 30 kHz	Idle channel, supply signal	30		dP
	f = 30  kHz to 50 kHz	at 200 mV p-p measured at DR (ADC output) 4			ав
$V_{CC+}$ or $V_{CC-}$ supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30		
rejection ratio, transmit channel (single-ended)	f = 30  kHz to 50 kHz	at 200 mv p-p measured at OUT +	45		dB
Crosstalk attenuation, transmit-to-receive (single-ended)			80		dB

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTE 8: Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (0 dB relative to V<sub>ref</sub>).



#### delay distortion

bandpass filter transfer function, SCF  $f_{clock} = 288 \text{ kHz}$ , input (IN + - IN -) is a ±3-V sinewave<sup>†</sup> (see Note 9)

PARAMETER	TEST CONDITION	FREQUENCY RANGE	ADJUSTMENT ADDEND <sup>‡</sup>	MIN	ΤΥΡ <sup>§</sup>	мах	UNIT
		f ≤ 50 Hz	K1 × 0 dB	- 33	- 29	- 25	
		f = 100 Hz	K1 × - 0.26 dB	-4	- 2	- 1	
		f = 150 Hz to 3100 Hz	$K1 \times 0 dB$	-0.25	0	0.25	
	Input signal	f = 3100  Hz to 3300 Hz	K1 × 0 dB	-0.3	0	0.3	
Filter gain		f = 3300 Hz to 3650 Hz	K1 × 0 dB	-0.5	0	0.5	dB
	Telefence is 0 db	f = 3800 Hz	K1 × 2.3 dB	- 5	- 3	- 1	
		f = 4000 Hz	K1 × 2.7 dB	- 20	- 17	- 16	
		f ≥ 4400 Hz	K1 × 3.2 dB			- 40	
		f ≥ 5000 Hz	K1 × 0 dB			-65	

### low-pass filter transfer function, SCF $f_{clock} = 288 \text{ kHz}$ (see Note 9)

PARAMETER	TEST CONDITION	FREQUENCY RANGE	ADJUSTMENT ADDEND <sup>‡</sup>	MIN	түр§	мах	UNIT
		f = 0 Hz to 3100 Hz	K1 × 0 dB	-0.25	0	0.25	
	Input signal reference is 0 dB	f = 3100 Hz to 3300 Hz	K1 × 0 dB	-0.3	0	0.3	
		f = 3300 Hz to 3650 Hz	K1 × 0 dB	-0.5	0	0.5	
Filter gain		f = 3800 Hz	K1 × 2.3 dB	- 5	- 3	- 1	dB
		f = 4000 Hz	K1 × 2.7 dB	- 20	- 17	- 16	
		f ≥ 4400 Hz	K1 × 3.2 dB			- 40	]
	1	f ≥ 5000 Hz	K1 × 0 dB			- 65	

#### serial port

	PARAMETER	TEST CONDITIONS	MIN	ТҮР§	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -300 μA	2.4			V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.4	V
4	Input current				± 10	μA
Ci	Input capacitance			15		pF
Co	Output capacitance			15		pF

<sup>†</sup>See filter curves in typical characteristics.

<sup>‡</sup> The MIN, TYP, and MAX specifications are given for a 288-kHz SCF clock frequency. A slight error in the 288-kHz SCF may result from inaccuracies in the MSTR CLK frequency, resulting from crystal frequency tolerances. If this frequency error is less than 0.25%, the ADJUSTMENT ADDEND should be added to the MIN, TYP, and MAX specifications, where K1 = 100 • [(SCF frequency - 288 kHz)/ 288 kHz]. For errors greater than 0.25%, see Note 10.

§ All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 9. The filter gain outside of the passband is measured with respect to the gain at 1 kHz. The filter gain within the passband is measured with respect to the average gain within the passband. The passbands are 150 to 3600 Hz and 0 to 3600 Hz for the bandpass and low-pass filters respectively.

10. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switchedcapacitor filter clock frequency to 288 kHz.



operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$ 

#### noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER		TEST CONDITIONS		MAX	UNIT
	with (sin x)/x	DX input = 0000000000000, constant input code		550	μV rms
Transmit noise	without (sin x)/x			425	μV rms
					dBrncO
Receive noise (see Note 11)		Inputs grounded, gain = 1		500	μV rms
					dBrncO

#### timing requirements

#### serial port recommended input signals

PARAMETER		MIN	MAX	UNIT
t <sub>c</sub> (MCLK)	Master clock cycle time	95		ns
tr(MCLK)	Master clock rise time		10	ns
tf(MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	25%	75%	
	RESET pulse duration (see Note 12)	800		ns
t <sub>su</sub> (DX)	DX setup time before SCLK↓	20		ns
th(DX)	DX hold time after SCLK↓	tc(SCLK)/4		ns

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 11. The noise is computed by statistically evaluating the digital output of the A/D converter.

 RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their recommended values.



## operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (continued)

#### serial port - AIC output signals

	PARAMETER	MIN	MAX	UNIT
tc(SCLK)	Shift clock (SCLK) cycle time	380		ns
tf(SCLK)	Shift clock (SCLK) fall time		50	ns
tr(SCLK)	Shift clock (SCLK) rise time		50	ns
	Shift clock (SCLK) duty cycle	45	55	%
<sup>t</sup> d(CH-FL)	Delay from SCLK↑ to FSR/FSX↓		90	ns
<sup>t</sup> d(CH-FH)	Delay from SCLK1 to FSR/FSX1		90	ns
<sup>t</sup> d(CH-DR)	DR valid after SCLK1		90	ns
<sup>t</sup> dw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode		90	ns
<sup>t</sup> dw(CH-EH)	Delay from SCLK1 to EODX/EODR1 in word mode		90	ns
<sup>t</sup> f(EODX)	EODX fall time		15	ns
tf(EODR)	EODR fall time		15	ns
tdb(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in byte mode		100	ns
tdb(CH-EH)	Delay from SCLK1 to EODX/EODR1 in byte mode		100	ns

#### TABLE 2. GAIN CONTROL TABLE (ANALOG INPUT SIGNAL REQUIRED FOR FULL-SCALE A/D CONVERSION)

	CONTROL REGISTER BITS			A/D CONVERSION	
INFOT CONFIGURATIONS	d6	d7	ANALOG INFOT	RESULT	
Differential configuration	1	1	±6 V	full-scale	
Analog input = IN + - IN -	0	0			
= AUX IN + - AUX IN -	1	0	±3 V	full-scale	
	0	1	±1.5 V	full-scale	
Single-ended configuration	1	1	±3 V	half-scale	
Analog input = IN + - ANLG GND	0	0			
= AUX IN + - ANLG GND	1	0	±3 V	full-scale	
	0	1	± 1.5 V	full-scale	

<sup>†</sup> In this example, V<sub>ref</sub> is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed 0.1 dB below full scale.





R<sub>fb</sub>

FIGURE 4. AUX IN + AND AUX IN -GAIN CONTROL CIRCUITRY





#### (sin x)/x correction section

If the designer does not wish to use the on-board second-order  $(\sin x)/x$  correction filter, correction can be accomplished in digital signal processor (DSP) software.  $(\sin x)/x$  correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300–3000-Hz band.

#### (sin x)/x roll-off for a zero-order hold function

The  $(\sin x)/x$  roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.

f <sub>s</sub> (Hz)	$20 \log \frac{\sin \pi f/f_S}{\pi f/f_S}$ (f = 3000 Hz) (dB)
7200	- 2.64
8000	- 2.11
9600	- 1.44
14400	-0.63
19200	- 0.35

TABLE 3. (sin x)/x ROLL-OFF

Note that the actual AIC (sin x)/x roll-off will be slightly less than the above figures, because the AIC has less than a 100% duty cycle hold interval.

#### correction filter

To compensate for the  $(\sin x)/x$  roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

 $y_{i+1} = p2(1-p1) (u_{i+1}) + p1 y_i$ 

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_s) + p1^2}$$



#### correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000-Hz and 9600-Hz sampling rates.

$f (Hz) = \begin{cases} ERROR (dB) \\ f_{S} = 8000 Hz \\ p1 = -0.14813 \\ p2 = 0.9888 \end{cases}$		ERROR (dB) $f_s = 9600 \text{ Hz}$ p1 = -0.1307 p2 = 0.9951		
300	-0.099	-0.043		
600	-0.089	-0.043		
900	-0.054	0		
1200	-0.002	0		
1500	0.041	0		
1800	0.079	0.043		
2100	0.100	0.043		
2400	0.091	0.043		
2700	- 0.043	0		
3000	-0.102	- 0.043		

ΤA	BL	Е	4
----	----	---	---

2

#### TMS320 software requirements

The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where k1 equals p1 (from the preceding page), k2 equals (1 - p1)p2 (from the preceding page), Y is the filter state, and U is the next I/O sample. The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the TMS320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTA K1 MPY Y APAC SACH (dma), (shift)







FIGURE 6. TMS32010/TMS320C15-TLC32044 INTERFACE CIRCUIT





2 Data Sheets

in instruction timing









#### TYPICAL CHARACTERISTICS











**TYPICAL CHARACTERISTICS** 





#### **TYPICAL CHARACTERISTICS**



## TYPICAL APPLICATION INFORMATION









<sup>†</sup>Thomson Semiconductors



D3188, DECEMBER 1988

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- 16-Bit Dynamic Range Input with Programmable Gain
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS320C17, TMS32020, TMS320C25, and TMS320C30 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates with Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN74299 Serial-to-Parallel Shift Register for Parallel Interface to TMS32010, TMS320C15, or Other Digital Processors
- Internal Reference for Normal Operation and External Purposes, or Can Be Overridden by External Reference

#### description

The TLC32045 is a complete analog-to-digital and digital-to-analog input/output system on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input filter, a 14-bit-resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass switched-capacitor outputreconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.



NU-Nonusable; no external connection should be made to these pins. See Table 2.

Typical applications for this IC include speech encryption for digital transmission, speech recognition/storage systems, speech synthesis, modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors (DSPs), industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS320C17, TMS32020, TMS320C25, and TMS320C30 digital signal

Advanced LinCMOS<sup>™</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Data Sheets

#### description (continued)

processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN74299 serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, TMS320C15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.

The antialiasing input filter comprises eighth-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When only low-pass filtering is desired, the high-pass filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A converters each have 14 bits of resolution with 9 bits of integral linearity specified over any 9-bit range. The A/D and D/A architectures ensure no missing codes and monotonic operation. An internal voltage reference is provided to ease the design task and to provide complete control over the performance of the IC. The internal voltage reference is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is an eighth-order CC-type (Chebyshev/elliptic transitional low-pass filter) followed by a second-order (sin x)/x correction filter) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal. The on-board (sin x)/x correction filter can be switched out of the signal path using digital signal processor control, if desired.

The TLC32045I is characterized for operation from -40 °C to 85 °C, and the TLC32045C is characterized for operation from 0 °C to 70 °C.





#### functional block diagram

PRINCIPLES OF OPERATION

#### analog input

Two sets of analog inputs are provided. Normally, the IN + and IN - input set is used; however, the auxiliary input set, AUX IN + and AUX IN -, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN +, IN -, AUX IN +, and AUX IN - inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

#### A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion timing

The A/D high-pass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz and the A/D sample rate is 8 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the low-pass filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The ripple bandwidth and 3-dB low-frequency roll-off points of the high-pass section are 150 and 100 Hz, respectively. However, the high-pass section low-frequency roll-off is frequency-scaled by the ratio of the A/D sample rate to 8 kHz.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass switched-capacitor filter clock for several Master Clock input frequencies.



#### **PRINCIPLES OF OPERATION (continued)**

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

#### A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

#### analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

#### D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the  $(\sin x)/x$  filter to eliminate the periodic sample data signal information, which occurs at multiples of the 288-kHz switched-capacitor filter clock. The continuous time filter also greatly attenuates any switched-capacitor clock feedthrough.

The D/A conversion rate is attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.

#### asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and bandpass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and bandpass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

#### D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

#### system frequency response correction

 $(\sin x)/x$  correction for the D/A converter's zero-order sample-and-hold output can be provided by an onboard second-order  $(\sin x)/x$  correction filter. This  $(\sin x)/x$  correction filter can be inserted into or deleted from the signal path by digital signal processor control. When inserted, the  $(\sin x)/x$  correction filter follows the switched-capacitor low-pass filter. When the TB register (see Internal Timing Configuration section) equals 36, the correction results of Figures 11 and 12 will be obtained.


#### **PRINCIPLES OF OPERATION (continued)**

 $(\sin x)/x$  correction can also be accomplished by deleting the on-board second-order correction filter and performing the  $(\sin x)/x$  correction in digital signal processor software. The system frequency response can be corrected via DSP software to  $\pm 0.1$  dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the  $(\sin x)/x$  Correction Section for more details).

#### serial port

The serial port has four possible modes that are described in detail in the Functional Pin Description Section. These modes are briefly described below and in the Functional Description for Pin 13, WORD/BYTE.

- The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS320C17.
- 2. The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, and the TMS320C30.
- The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS320C17.
- 4. The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32020, TMS320C25, TMS320C30, or two SN74299 serial-to-parallel shift registers, which can then interface in parallel to the TMS32010, TMS320C15, to any other digital signal processor, or to external FIFO circuitry.

#### operation of TLC32045 with internal voltage reference

The internal reference of the TLC32045 eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.

#### operation of TLC32045 with external voltage reference

The REF pin may be driven from an external reference circuit if so desired. This external circuit must be capable of supplying 250  $\mu$ A and must be adequately protected from noise such as crosstalk from the analog input.

#### reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).



#### **PRINCIPLES OF OPERATION (Continued)**

#### loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT – pins are internally connected to the IN + and IN – pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).

PIN		1/0	DESCRIPTION		
NAME	NO.		DESCRIPTION		
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.		
AUX IN+	24	1	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter		
			path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will replace		
			the IN + and IN - inputs. If the bit is a 0, the IN + and IN - inputs will be used (see the AIC DX Data Word		
			Format section).		
AUX IN –	23	1	Inverting auxiliary analog input (see the above AUX IN + pin description).		
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.		
DR	5	0	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission		
			of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.		
DX	12	Ι	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial		
			transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.		
EODR	3	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode		
			timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have been		
			transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor		
			upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-		
			to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications		
			between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low		
1			after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the		
			second byte has been transmitted. The TMS320C17 can use this low-going signal to differentiate between		
			the two bytes as to which is first and which is second.		



PIN		1/0	DESCRIPTION
NAME	NO.		
EODX	11	0	(See the WORD/BYTE pin description and the Serial Port Timing Diagram.) During the word-mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter and control or register information have been transmitted from the TMS320 serial port to the AIC. This signal can be used to interrupt a microprocessor upon the completion of serial communications. Also, this signal can be used to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM, and to facilitate parallel data-bus communications between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low after the first byte has been transmitted from the TMS320 serial port to the AIC and use this low-going signal to differentiate between the two bytes as to which is first and which is second. In the serial transmission when the FSR pin is need to write TMS20 serial port to the FSR pin is held low during hit transmission.
			the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR pin before FSR goes low. (See Serial Port Timing and Internal Timing Configuration Diagrams.)
FSX	14	0	When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC via the DX pin of the AIC. In all serial transmission modes, which are described in the WORD/BYTE pin description, the FSX pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration Diagrams).
IN +	26	1	Noninverting input to analog input amplifier stage
IN –	25	1	Inverting input to analog input amplifier stage
MSTR CLK	6	1	The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples of the Master Clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT +	22	0	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads directly in either a differential or a single-ended configuration.
OUT -	21	0	Inverting output of analog output power amplifier. Functionally identical with and complementary to OUT +.
REF	8	1/0	The internal voltage reference is brought out on this pin. An external voltage reference can also be applied to this pin.
RESET	2	1	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This reset function initiates serial communications between the AIC and DSP. The reset function will initialize all AIC registers including the control register. After a negative-going pulse on the RESET pin, the AIC registers will be initialized to provide an 8-kHz data conversion rate for a 5.184-MHz master clock input signal. The conversion rate adjust registers, TA' and RA', will be reset to 1. The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section). d9 = 1, d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1 This initialized is a solution of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of the term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of term of ter
SHIET CI K	10	$\frac{1}{2}$	This initialization anows normal senal-port communication to occur between Aic and DSP.
	10		to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description below (see the Serial Dort Timing and Internal Timing Configuration diagram).
Voo	7		Digital supply voltage 5 V + 5%
Vcc	20	+	Positive analog supply voltage, 5 V +5%
Vcc-	19	<u> </u>	Negative analog supply voltage -5 V ±5%



DIN		r	
NAME	NO.	1/0	DESCRIPTION
WORD/BYTE	13	1	This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial
			modes. These four serial modes are described below.
			AIC transmit and receive sections are operated asynchronously.
		1	The following description applies when the AIC is configured to have asynchronous transmit and receive sections.
			If the appropriate data bit in the Control register is a O (see the AIC DX Data Word Format), the transmit and
			receive sections will be asynchronous.
		1	L Serial port directly interfaces with the serial port of the TMS320C17 and communicates in two
			8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams).
			1. The FSX or FSR pin is brought low.
		1	2. Une 8-bit byte is transmitted or one 8-bit byte is received.
			3. The EODA of EODA pin is brought low.
			4. The FSX of FSR pin emits a positive frame-sync pulse that is four Shift Clock evolve wide
			5 One 8-bit byte is transmitted or one 8-bit byte is received
			6. The FODX or FODB pin is brought high
			7. The FSX or FSB pin is brought high.
		1	H Serial port directly interfaces with the serial ports of the TMS32020, TMS320C25, and TMS320C30.
			and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
			diagrams):
			1. The FSX or FSR pin is brought low.
		1	<ol><li>One 16-bit word is transmitted or one 16-bit word is received.</li></ol>
		1	3. The FSX or FSR pin is brought high.
			4. The EODX or EODR pin emits a low-going pulse.
			AIC transmit and receive sections are operated synchronously.
			If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configured
			to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing will
		1	be derived from the TX Counter A, TX Counter B, and TA, TA', and TB registers, rather than the RX Counter
[		1	A, RX Counter B, and RA, RA , and RB registers. In this case, the AIC FSX and FSR tilling will be identical
		1	curing primary data communication, nowever, FSN will not be asserted during secondary data communication since there is no new A/D conversion result. The synchronous operation sequences are as follows (see Serial
			Port Timing diagrams)
		1	L Serial port directly interfaces with the serial port of the TMS320C17 and communicates in two
		1	8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams):
			1. The FSX and FSR pins are brought low.
		1	2. One 8-bit byte is transmitted and one 8-bit byte is received.
			3. The EODX and EODR pins are brought low.
			4. The FSX and FSR pins emit positive frame-sync pulses that are
		1	four Shift Clock cycles wide.
			5. One 8-bit byte is transmitted and one 8-bit byte is received.
			6. The EODX and EODR pins are brought high.
			7. The FSX and FSR pins are brought high.
		1	H Serial port directly interfaces with the serial ports of the TMS32020, TMS320C25, and TMS320C30,
			and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
			diagrams):
]			Ine FSX and FSR pins are brought low.     One 16 bit word is transmitted and one 16 bit word is received.
			3. The FSY and FSB pins are brought high
1			4 The FODX or FODB nins emit low-going pulses
			Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port, with additional
			NOR and AND gates, will interface to two SN74299 serial-to-parallel shift registers. Interfacing the AIC to
}			the SN74299 shift register allows the AIC to interface to an external FIFO RAM and facilitates parallel, data
			bus communications between the AIC and the digital signal processor. The operation sequence is the same
			as the above sequence (see Serial Port Timing diagrams).



NOTE: Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

<sup>†</sup>Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

<sup>‡</sup>These control bits are described in the AIC DX Data Word Format section.



#### explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

Low-pass:

SCF Clock Frequency (D/A or A/D Path) =	$\frac{\text{Master Clock Frequency}}{2 \times \text{Contents of Counter A}}$
Conversion Frequency =	SCF Clock Frequency (D/A or A/D Path) Contents of Counter B
High-pass:	
SCF Clock Frequency (A/D Path) =	A/D Conversion Frequency
Shift Clock Frequency =	Master Clock Frequency

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion timing. In order for the low-pass switched-capacitor filter in the D/A path to meet its transfer function specifications, the frequency of its clock input must be 288 kHz. If the clock frequency is not 288 kHz, the filter transfer function frequencies are frequency-scaled by the ratios of the clock frequency to 288 kHz. Thus, to obtain the specified filter response, the combination of Master Clock signal. This 288-kHz clock signal can then be divided by the TX Counter B to establish the D/A conversion timing.

The transfer function of the bandpass switched-capacitor filter in the A/D path is a composite of its highpass and low-pass section transfer functions. The high-frequency roll-off of the low-pass section will meet the bandpass filter transfer function specification when the low-pass section SCF is 288 kHz. Otherwise, the high-frequency roll-off will be frequency-scaled by the ratio of the high-pass section's SCF clock to 288 kHz. The low-frequency roll-off of the high-pass section will meet the bandpass filter transfer function specification when the A/D conversion rate is 8 kHz. Otherwise, the low-frequency roll-off of the highpass section will be frequency-scaled by the ratio of the A/D conversion rate to 8 kHz.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers, respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur earlier be an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.



If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.

#### AIC DR or DX word bit pattern

A/D or D/A MSB,		
1st bit sent	1st bit sent of 2nd byte	A/D or D/A LSB

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0					-											
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO

#### AIC DX data word format section

d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d	d4 d3 d	12	d1	d0	COMMENTS
primary DX serial communication protocol					
← d15 (MSB) through d2 go to the D/A	-	•	0	0	The TX and RX Counter A's are loaded with the TA and RA
converter register					register values. The TX and RX Counter B's are loaded with TB
					and RB register values.
← d15 (MSB) through d2 go to the D/A	_	*	0	1	The TX and RX Counter A's are loaded with the TA + TA' and
converter register					$\rm RA$ + $\rm RA$ ' register values. The TX and RX Counter B's are loaded
					with the TB and RB register values. NOTE: $d1 = 0$ , $d0 = 1$ will
					cause the next D/A and A/D conversion periods to be changed
					by the addition of TA' and RA' Master Clock cycles, in which
					TA' and RA' can be positive or negative or zero. Please refer to
					Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	-	•	1	0	The TX and RX Counter A's are loaded with the TA – TA' and
converter register					RA – RA ' register values. The TX and RX Counter B's are loaded
					with the TB and RB register values. NOTE: $d1 = 1$ , $d0 = 0$ will
					cause the next D/A and A/D conversion periods to be changed
					by the subtraction of TA' and RA' Master Clock cycles, in which
					TA' and RA' can be positive or negative or zero. Please refer to
					Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	_	*	1	1	The TX and RX Counter A's are loaded with the TA and RA
converter register					register converter register values. The TX and RX Counter B's
					are loaded with the TB and RB register values. After a delay of
					four Shift Clock cycles, a secondary transmission will
					immediately follow to program the AIC to operate in the desired
					configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output. It is important to note that in the synchronous mode, FSR will not be asserted during Secondary Communications.



#### secondary DX serial communication protocol

$ \mathbf{x} \mathbf{x}  \leftarrow \text{to TA register} \rightarrow  \mathbf{x} \mathbf{x}  \leftarrow \text{to RA register} \rightarrow  0 0 $	d13 and d6 are MSBs (unsigned binary)
$x \leftarrow to TA' register \rightarrow  x  \leftarrow to RA' register \rightarrow  0 $	d14 and d7 are 2's complement sign bits
$x \mid \leftarrow$ to TB register $\rightarrow \mid x \mid \leftarrow$ to RB register $\rightarrow \mid 1 = 0$	d14 and d7 are MSBs (unsigned binary)
x x x x x x d9 x d7 d6 d5 d4 d3 d2 1 1	
CONTROL	d2 = 0/1 deletes/inserts the A/D highpass filter
REGISTER	d3 = 0/1 disables/enables the loopback function
	d4 = 0/1 disables/enables the AUX IN + and AUX IN - pins
	d5 = 0/1 asynchronous/synchronous transmit and receive
	sections
	d6 = 0/1 gain control bits (see Gain Control Section)
	d7 = 0/1 gain control bits (see Gain Control Section)
	d9 = 0/1 delete/insert on-board second-order (sin x)/x
	correction filter

#### reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on the RESET pin will initialize the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):

	INITIALIZED
	REGISTER
REGISTER	VALUE (HEX)
ТА	9
ΤΑΊ	1
ТВ	24
RA	9
RA′	1
RB	24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

d9 = 1, d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the Pin Descriptions and AIC DX Word Format sections).

The circuit shown below will provide a reset on power-up when power is applied in the sequence given under Power-Up Sequence. The circuit depends on the power supplies' reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.





#### power-up sequence

To ensure proper operation of the AIC, and as a safeguard against latch-up, it is recommended that Schottky diodes with forward voltages less than or equal to 0.4 V be connected from  $V_{CC}$  to ANLG GND and from  $V_{CC}$  to DGTL GND (see Figure 21). In the absence of such diodes, power should be applied in the following sequence: ANLG GND and DGTL GND,  $V_{CC}$ , then  $V_{CC}$  and  $V_{DD}$ . Also, no input signal should be applied until after power-up.

#### AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

#### AIC register constraints

The following constraints are placed on the contents of the AIC registers:

- 1. TA register must be > 1.
- 2. TA' register can be either positive, negative, or zero.
- 3. RA register must be > 1.
- 4. RA' register can be either positive, negative, or zero.
- 5. (TA register  $\pm$  TA' register) must be > 1.
- 6. (RA register  $\pm$  RA' register) must be > 1.
- 7. TB register must be > 1.

#### TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A,
	i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A,
	i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A
TA register = 0 or 1	AIC is shut down
RA register = 0 or 1	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output

#### improper operation due to conversion times being too close together

If the difference between two successive D/A conversion frame syncs is less that 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see diagram below).



# asynchronous operation — more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a  $\overline{FSX}$  frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent  $\overline{FSX}$  frame (see figure below).



## asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A + A' or A - A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period is then adjust options is sent to the AIC during a FSX frame sync. The ongoing transmit conversion period adjustment in the diagram as shown in the figure below. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjusted. Or, the receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjusted to a prior adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B, which already will be adjusted via the Transmit Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjustment command.



INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period A. RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).





#### test modes<sup>†</sup>

The following paragraph provides information that allows the TLC32045 to be operated in special test modes. These test modes are used by Texas Instruments to facilitate testing of the device during manufacturing. They are not intended to be used in real applications, however, they allow the filters in the A/D and D/A paths to be used without using the A/D and D/A converters.

In normal operation, the nonusable (NU) pins are left unconnected. These NU pins are used by the factory to speed up testing of the TLC32045 Analog Interface Circuit (AIC). When the device is used in normal (non-test mode) operation, the NU pin (pin 1) has an internal pull-down to -5 V. Externally connecting 0 V or 5 V to pin 1 puts the device in test-mode operation. Selecting one of the possible test or NU modes is accomplished by placing a particular voltage on certain pins. A description of these modes is provided in Table 2 and Figures 1 and 2.

TEST	D/A PATH TEST (PIN 1 to 5 V)	A/D PATH TEST (PIN 1 to 0)					
DINC							
FINO	TEST FONCTION	TEST FUNCTION					
5	The low-pass switched-capacitor filter clock is brought	The bandpass switched-capacitor filter clock is brought					
	out to pin 5. This clock signal is normally internal.	out to pin 5. This clock signal is normally internal.					
11	No change from normal operation. The EODX signal is	The pulse that initiates the A/D conversion is brought					
	brought out to pin 11.	out here. This signal is normally internal.					
3	The pulse that initiates the D/A conversion is brought	No change from normal operation. The EODR signal is					
	out here.	brought out.					
27 and 28	There are no test output signals provided on these pins.	The outputs of the A/D path low-pass or bandpass filter					
	(depending upon control bit d2 - see AIC DX Data						
		Word Format section) are brought out to these pins. If					
		the high-pass section is inserted, the output will have a					
	(sinx)/x droop. The slope of the droop will be detern						
		by the ADC sampling frequency, which is the high-pass					
}		section clock frequency (see diagram of bandpass or					
		low-pass filter test for receive section). These outputs					
		will drive small (30-pF) loads.					
	D/A PATH LOW-PASS FILTER TE	ST; PIN 13 (WORD/BYTE) to -5 V					
	TEST FUNCTION						
15 and 16	The inputs of the D/A path low-pass filter are brought out to pins 15 and 16. The D/A input to this filter is removed.						
	If the (sin x)/x correction filter is inserted, the OUT + and	$\ensuremath{\text{OUT}}$ – signals will have a flat response (see Figure 2). The					
	common-mode range of these inputs must not exceed $\pm 0.5$ V.						

#### TABLE 2. LIST OF TEST MODES

<sup>†</sup> In the test mode, the AIC responds to the setting of Pin 13 to -5 V, as if Pin 13 were set to 0 V. Thus, the byte mode is selected for communicating between DSP and AIC. Either of the path tests (D/A or A/D) can be performed simultaneously with the D/A low-pass filter test. In this situation, Pin 13 must be connected to -5 V, which initiates byte-mode communications.





FIGURE 1. BANDPASS OR LOW-PASS FILTER TEST FOR RECEIVER SECTION





<sup>†</sup>All analog signal paths have differential architecture and hence have positive and negative components.



Data Sheets **B** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)	-0.3 V to 15 V
Supply voltage, VDD	-0.3 V to 15 V
Output voltage, VO	-0.3 V to 15 V
Input voltage, VI	-0.3 V to 15 V
Digital ground voltage	-0.3 V to 15 V
Operating free-air temperature range: TLC32045I	$-40^oC$ to $85^oC$
TLC32045C	0°C to 70°C
Storage temperature range	-40°C to 125°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: Voltage values for maximum ratings are with respect to VCC - .

#### recommended operating conditions

PARAMETER	PARAMETER					
Supply voltage, V <sub>CC+</sub> (see Note 2)	4.75	5	5.25	V		
Supply voltage, V <sub>CC</sub> – (see Note 2)		-4.75	- 5	- 5.25	V	
Digital supply voltage, V <sub>DD</sub> (see Note 2)	4.75	5	5.25	V		
Digital ground voltage with respect to ANLG GND, DGTL GND		0		V		
Reference input voltage, V <sub>ref(ext)</sub> (see Note 2)	2		4	V		
High-level input voltage, VIH	2	١	/ <sub>DD</sub> +0.3	V		
Low-level input voltage, VIL (see Note 3)	-0.3		0.8	V		
Load resistance at OUT + and/or OUT - , RL	300			Ω		
Load capacitance at OUT + and/or OUT - , CL				100	pF	
MSTR CLK frequency (see Note 4)		0.075	5	10.368	MHz	
Analog input amplifier common mode input voltage (see Note 5)				±1.5	V	
A/D or D/A conversion rate			19.2	kHz		
Conversion rate		1		20	kHz	
Operation free six temperature T.	TLC320451	- 40		85		
Operating free-air temperature, TA		0		70	°C	

NOTES: 2. Voltages at analog inputs and outputs, REF, V<sub>CC+</sub>, and V<sub>CC-</sub>, are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and V<sub>DD</sub> are with respect to the DGTL GND terminal.

3. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.

4. The bandpass switched-capacitor filter (SCF) specifications apply only when the low-pass section SCF clock is 288 kHz and the high-pass section SCF clock is 8 kHz. If the low-pass SCF clock is shifted from 288 kHz, the low-pass roll-off frequency will shift by the ratio of the low-pass SCF clock to 288 kHz. If the high-pass SCF clock is shifted from 8 kHz, the high-pass roll-off frequency will shift by the ratio of the high-pass SCF clock to 8 kHz. If the high-pass SCF clock is shifted from 8 kHz, the high-pass roll-off frequency will shift by the ratio of the SCF clock is 288 kHz. If the SCF clock is shifted from 288 kHz, the low-pass switched-capacitor filter (SCF) specifications apply only when the SCF clock is 288 kHz. If the SCF clock is shifted from 288 kHz, the low-pass roll-off frequency will shift by the ratio of the SCF clock to 288 kHz.

5. This range applies when (IN + - IN -) or (AUX IN + - AUX IN -) equals  $\pm 6$  V.



# electrical characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 V$ , $V_{CC-} = -5 V$ , $V_{DD} = 5 V$ (unless otherwise noted)

#### total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage		$V_{DD} = 4.75 \text{ V}, I_{OH} = -300 \ \mu\text{A}$	2.4			V
VOL	Low-level output voltage		$V_{DD} = 4.75 \text{ V}, \text{ I}_{OL} = 2 \text{ mA}$			0.4	V
		TLC32045I				45	-
+ CC+	Supply current from VCC +	TLC32045C				40	IIIA
1	Supply current from V <sub>CC</sub> -	TLC32045I				- 45	-
PCC -		TLC32045C				- 40	
IDD	IDD Supply current from VDD		fMSTR CLK = 5.184 MHz			7	mA
Vref	Vref Internal reference output voltage			2.9		3.4	V
Temperature coefficient of <sup>α</sup> Vref internal reference voltage				250		nom/9C	
					250		ppm/ C
ro	Output resistance at REF				100		kΩ

#### receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
	A/D converter offset error (filters in)			10	75	mV	
CMPP	Common-mode rejection ratio at $IN + , IN - ,$	See Note 6		EE		dB	
CMRR	or AUX IN+, AUX IN-			55		uв	
	Input resistance at IN + , IN -			100		10	
rj	or AUX IN+, AUX IN-, REF			100		K11	

#### transmit filter output

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vee	Output offset voltage at OUT + or OUT -			15	90	m\/
v00	(single-ended relative to ANLG GND)			15	80	1117
Varia	Maximum peak output voltage swing across	$R_{L} \geq 300 \Omega$ ,	+ 2			V
VОМ	$R_L$ at OUT + or OUT - (single-ended)	Offset voltage = 0	± 3			v
Var	Maximum peak output voltage swing between	$P_{\rm b} > 600.0$				V
∨ом	OUT + and OUT - (differential output)	nL ≥ 800 1	ΞŪ			v

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTE 6: The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.



electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

#### system distortion specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT
Attenuation of second harmonic of	single-ended	$V_{in} = -0.1 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		70		
A/D input signal	differential	See Note 7	55	70		uв
Attenuation of third and higher	single-ended	$V_{in} = -0.1 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		dD
harmonics of A/D input signal	differential	See Note 7	55	65		uв
Attenuation of second harmonic of	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		70		
D/A input signal	differential	See Note 7	55	70		
Attenuation of third and higher	single-ended	$V_{in} = -0 \text{ dB to} - 24 \text{ dB referred to } V_{ref}$		65		40
harmonics of D/A input signal	differential	See Note 7	55	65		UB

#### A/D channel signal-to-distortion ratio

DADAMETED	TEST CONDITIONS	$A_v = 1^{\ddagger}$		$A_v = 2^{\ddagger}$		$A_v = 4^{\ddagger}$		LINIT	
FARAMETER	(see Note 7)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	55		>55 <sup>§</sup>		>55§			
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	55		55		> 55 §			
	$V_{in} = -18 \text{ dB to} - 12 \text{ dB}$	53		55		55			
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	47		53		55			
A/D channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to} - 24 \text{ dB}$	41		47		53		dB	
	$V_{in} = -36 \text{ dB to } -30 \text{ dB}$	35		41		47			
	$V_{in} = -42 \text{ dB to} - 36 \text{ dB}$	29		35		41			
	$V_{in} = -48 \text{ dB to } -42 \text{ dB}$	23		29		35			
	$V_{in} = -54 \text{ dB to} - 48 \text{ dB}$	17		23		29		]	

#### D/A channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 7)	MIN	мах	UNIT		
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	55				
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	55				
	$V_{in} = -18 \text{ dB to } -12 \text{ dB}$	53				
	$V_{in} = -24 \text{ dB to} - 18 \text{ dB}$	47				
D/A channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to} -24 \text{ dB}$	41		dB		
	$V_{in} = -36 \text{ dB to} - 30 \text{ dB}$	35				
	$V_{in} = -42 \text{ dB to } -36 \text{ dB}$	29				
	$V_{in} = -48 \text{ dB to } -42 \text{ dB}$	23				
	$V_{in} = -54 \text{ dB to} -48 \text{ dB}$	17		i		

<sup>†</sup> All typical values are at  $T_A = 25 \,^{\circ}C$ .

 $^{\ddagger}$  A<sub>V</sub> is the programmable gain of the input amplifier.

 $\ensuremath{^{\$}}$  A value >55 is over range and signal clipping occurs.

NOTE 7: The test condition is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to V<sub>ref</sub>). The load impedance for the DAC is 600 Ω.



2

electrical characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

#### gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN TYP <sup>†</sup>	MAX	UNIT
Absolute transmit gain tracking error while transmitting	<ul> <li>42 dB to 0 dB signal range,</li> </ul>	+0.05	+0.15	dB
into 600 Ω	See Note 8	± 0.05	±0.15	uв
Absolute reactive gain tracking over	<ul> <li>42 dB to 0 dB signal range,</li> </ul>	+ 0.05	0.15	dВ
Absolute receive gain tracking erfor	See Note 8	±0.05	±0.15	

#### power supply rejection and crosstalk attenuation

PARAMET	ER	TEST CONDITIONS	MIN TYP <sup>†</sup> MAX	UNIT
$V_{CC+}$ or $V_{CC-}$ supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30	
rejection ratio, receive channel	f = 30  kHz to  50  kHz	at DR (ADC output)	45	
$V_{CC+}$ or $V_{CC-}$ supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30	
rejection ratio, transmit channel (single-ended)	f = 30  kHz to  50  kHz	at 200 mV p-p measured at OUT +	45	1 dB
Crosstalk attenuation, transmit-to-	receive (single-ended)		75	dB

<sup>†</sup>All typical values are at T<sub>A</sub> = 25 °C. NOTE: 8. Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (0 dB relative to V<sub>ref</sub>).





#### delay distortion

bandpass filter transfer function, SCF  $f_{clock} = 288 \text{ kHz IN} + - \text{IN} - \text{is a } \pm 3 \text{ V} \text{ sinewave}^{\dagger}$  (see Note 9)

PARAMETER	TEST CONDITION	FREQUENCY RANGE	ADJUSTMENT ADDEND <sup>‡</sup>	MIN	TYP§	МАХ	UNIT
		f ≤ 50 Hz	$K1 \times 0 dB$	- 33	- 29	- 25	
		f = 100 Hz	K1 × - 0.26 dB	-4	- 2	-1	
Gain relative to		f = 150 Hz to 3100 Hz	K1 × 0 dB	-0.25	0	0.25	
gain at 1 kHz	Input signal	f = 3100 Hz to 3300 Hz	K1 × 0 dB	-0.3	0	0.3	
(except passband	reference is 0 dB	f = 3300 Hz to 3650 Hz	K1 × 0 dB	-0.5	0	0.5	dB
ripple	(see Note 9)	f = 3800 Hz	K1 × 2.3 dB	- 5	- 3	- 1	
specification)		f = 4000 Hz	K1 × 2.7 dB	- 20	- 17	- 16	
		f ≥ 4400 Hz	K1 × 3.2 dB			- 40	
		f ≥ 5000 Hz	K1 × 0 dB			- 65	

## low-pass filter transfer function (see curves), SCF $f_{clock} = 288$ kHz (see Note 9)

PARAMETER	TEST CONDITION	FREQUENCY RANGE	ADJUSTMENT ADDEND <sup>‡</sup>	MIN	TY₽§	мах	UNIT
		f = 0 Hz to 3100 Hz	$K1 \times 0 dB$	-0.25	0	0.25	
Gain relative to		f = 3100 Hz to 3300 Hz	$K1 \times O dB$	-0.3	0	0.3	
gain at 1 kHz	Input signal	f = 3300 Hz to 3650 Hz	K1 × 0 dB	-0.5	0	0.5	
(except passband	reference is 0 dB	f = 3800 Hz	K1 × 2.3 dB	- 5	- 3	- 1	dB
ripple	(see Note 9)	f = 4000 Hz	K1 × 2.7 dB	- 20	- 17	- 16	
specification)		f ≥ 4400 Hz	K1 × 3.2 dB			- 40	
		f ≥ 5000 Hz	K1 × O dB			- 65	

#### serial port

	PARAMETER	TEST CONDITIONS	MIN	ТҮР§	MAX	UNIT
Vон	High-level output voltage	l <sub>OH</sub> = -300 μA	2.4			V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.4	V
Ц	Input current				±10	μA
Ci	Input capacitance			15		pF
Co	Output capacitance			15		pF

<sup>†</sup>See filter curves in typical characteristics.

<sup>‡</sup> The MIN, TYP, and MAX specifications are given for a 288-kHz SCF clock frequency. A slight error in the 288-kHz SCF may result from inaccuracies in the MSTR CLK frequency, resulting from crystal frequency tolerances. If this frequency error is less than 0.25%, the ADJUSTMENT ADDEND should be added to the MIN, TYP, and MAX specifications, where K1 = 100 • [(SCF frequency – 288 kHz)/ 288 kHz]. For errors greater than 0.25%, see Note 10.

 $^{\$}$  All typical values are at T<sub>A</sub> = 25 °C.

NOTES: 9. The filter gain outside of the passband is measured with respect to the gain at 1 kHz. The filter gain within the passband is measured with respect to the average gain within the passband. The passbands are 150 to 3600 Hz and 0 to 3600 Hz for the bandpass and low-pass filters respectively.

10. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switchedcapacitor filter clock frequency to 288 kHz.



operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$ 

#### noise (measurement includes low-pass and bandpass switched-capacitor filters)

	PARAMETER	TEST CONDITIONS	TYPT	MAX	UNIT
Transmit noise	with (sin x)/x correction	DX input = 0000000000000, constant input code		600	μV rms
				450	μV rms
	without (sin x)/x correction				dBrnc0
Receive noise (see Note 11)		Inputs grounded, gain = 1		530	μV rms
					dBrnc0

#### timing requirements

#### serial port recommended input signals

	PARAMETER			UNIT
tc(MCLK)	Master clock cycle time	95		ns
tr(MCLK)	Master clock rise time		10	ns
tf(MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	25%	75%	
	RESET pulse duration (see Note 12)	800		ns
t <sub>su</sub> (DX)	DX setup time before SCLK1	20		ns
th(DX)	DX hold time after SCLK↓	tc(SCLK)/4		ns

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$ .

NOTES: 11. The noise is computed by statistically evaluating the digital output of the A/D converter.

12. RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their recommended values.



operating characteristics over recommended operating free-air temperature range,  $V_{CC+} = 5 V$ ,  $V_{CC-} = -5 V$ ,  $V_{DD} = 5 V$  (continued)

#### serial port - AIC output signals

	PARAMETER	MIN	MAX	UNIT
tc(SCLK)	Shift clock (SCLK) cycle time	380		ns
tf(SCLK)	Shift clock (SCLK) fall time		50	ns
<sup>t</sup> r(SCLK)	Shift clock (SCLK) rise time		50	ns
	Shift clock (SCLK) duty cycle	45	55	%
td(CH-FL)	Delay from SCLK↑ to FSR/FSX↓		90	ns
<sup>t</sup> d(CH-FH)	Delay from SCLK† to FSR/FSX†		90	ns
td(CH-DR)	DR valid after SCLK1		90	ns
<sup>t</sup> dw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode		90	ns
<sup>t</sup> dw(CH-EH)	Delay from SCLK↑ to EODX/EODR↑ in word mode		90	ns
tf(EODX)	EODX fall time		15	ns
tf(EODR)	EODR fall time		15	ns
<sup>t</sup> db(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in byte mode		100	ns
<sup>t</sup> db(CH-EH)	Delay from SCLK1 to EODX/EODR1 in byte mode		100	ns

#### TABLE 2. GAIN CONTROL TABLE (ANALOG INPUT SIGNAL REQUIRED FOR FULL-SCALE A/D CONVERSION)

	CONTROL RI	EGISTER BITS		A/D CONVERSION	
INPUT CONFIGURATIONS	d6	d7	ANALOG INPUT	RESULT	
Differential configuration	1	1	±6 V	full-scale	
Analog input = IN + - IN -	0	0			
= AUX IN + - AUX IN -	1	0	±3 V	full-scale	
	0	1	±1.5 V	full-scale	
Single-ended configuration	1	1	±3 V	half-scale	
Analog input = IN + - ANLG GND	0	0			
= AUX IN + - ANLG GND	1	0	±3 V	full-scale	
	0	1	±1.5 V	full-scale	

<sup>†</sup> In this example, V<sub>ref</sub> is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed 0.1 dB below full scale.



CONTROL CIRCUITRY



FIGURE 4. AUX IN + AND AUX IN -GAIN CONTROL CIRCUITRY



2

#### (sin x)/x correction section

If the designer does not wish to use the on-board second-order  $(\sin x)/x$  correction filter, correction can be accomplished in digital signal processor (DSP) software. (Sin x)/x correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300–3000-Hz band.

#### (sin x)/x roll-off for a zero-order hold function

The  $(\sin x)/x$  roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.

f <sub>s</sub> (Hz)	$20 \log \frac{\sin \pi f/f_{S}}{\pi f/f_{S}}$ (f = 3000 Hz) (dB)
7200	- 2.64
8000	- 2.11
9600	- 1.44
14400	-0.63
19200	-0.35

TABLE 3. (sin x)/x ROLL-OFF

Note that the actual AIC (sin x)/x roll-off will be slightly less than the above figures, because the AIC has less than a 100% duty cycle hold interval.

#### correction filter

To compensate for the  $(\sin x)/x$  roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

 $y_{i+1} = p2(1-p1) (u_{i+1}) + p1 y_i$ 

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

 $|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_s) + p1^2}$ 



#### correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000-Hz and 9600-Hz sampling rates.

	ERROR (dB)	ERROR (dB)
£ (H_)	f <sub>s</sub> = 8000 Hz	$f_{s} = 9600 \text{ Hz}$
1 (112)	p1 = -0.14813	p1 = ~0.1307
	p2 = 0.9888	p2 = 0.9951
300	-0.099	-0.043
600	-0.089	-0.043
900	-0.054	0
1200	-0.002	0
1500	0.041	0
1800	0.079	0.043
2100	0.100	0.043
2400	0.091	0.043
2700	-0.043	0
3000	-0.102	-0.043

TΑ	BL	E	4

#### TMS320 software requirements

The digital correction filter equation can be written in state variable form as follows:

$$Y = k1Y + k2U$$

where k1 equals p1 (from the preceding page), k2 equals (1-p1)p2 (from the preceding page), Y is the filter state, and U is the next I/O sample. The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the TMS320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTA K1 MPY Y APAC SACH (dma), (shift)











FIGURE 6. TMS32010/TMS320C15-TLC32045 INTERFACE CIRCUIT













#### **TYPICAL CHARACTERISTICS**









2-341



TYPICAL CHARACTERISTICS



#### **TYPICAL CHARACTERISTICS**

#### **TYPICAL APPLICATION INFORMATION**



C = 0.2  $\mu$ F, CERAMIC

FIGURE 23. AIC INTERFACE TO THE TMS32020/C25 SHOWING DECOUPLING CAPACITORS AND SCHOTTKY DIODE<sup>†</sup>





<sup>†</sup>Thomson Semiconductors







**Product Previews** 

3





## AD7628 Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

D3198, JANUARY 1989

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- Easy Microprocessor Interface
- On-Chip Data Latches
- Digital Inputs are TTL-Compatible with 10.8-V to 15.75-V Power Supply
- Monotonic Over the Entire A/D Conversion Range
- Designed to be Interchangeable with Analog Devices AD7628
- Fast Control Signaling for Digital Signal Processor Applications Including Interface with TMS320

KEY PERFORMANCE SPECIFICATIONS					
Resolution 8 bits					
Linearity Error	1/2 LSB				
Power Dissipation at $V_{DD} = 15 V$	15 mW				
Settling Time at $V_{DD} = 5 V$	100 ns				
Propagation Delay at $V_{DD} = 5 V$	80 ns				

#### description

The AD7628 is a dual 8-bit digital-to-analog converter designed with separate on-chip data latches and featuring excellent DAC-to-DAC matching. Data is transferred to either of the two DAC data latches via a common 8-bit input port. Control input DACA/DACB determines which DAC is loaded. The "load" cycle of the



**Product Previews** 

AD7628 is similar to the "write" cycle of a random-access memory, allowing easy interface to most popular microprocessor busses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

The AD7628 operates from a 10.8-V to 15.75-V power supply and is TTL-compatible over this range. Power dissipation is less than 15 mW. Excellent 2- or 4-quadrant multiplying makes the AD7628 a sound choice for many microprocessor-controlled gain-setting and signal-control applications.

The AD7628B is characterized for operation from -25 °C to 85 °C. The AD7628K is characterized for operation from 0 °C to 70 °C.

#### AVAILABLE OPTIONS

SYMBOLIZATION		OPERATING
DEVICE	PACKAGE TEMPER	
	SUFFIX	RANGE
AD7628B	FN, N	- 25 °C to 85 °C
AD7628K	FN, N	0°C to 70°C

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design

goals. Texas Instruments reserves the right to change or discontinue these products without notice.



## AD7628 Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

#### functional block diagram



3



ł

## AD7628 Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL·TO-ANALOG CONVERTER

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (to AGND or DGND)	-0.3 V to 17 V
Voltage between AGND and DGND	$\dots \dots \pm V_{DD}$
Input voltage, VI (to DGND)0.3 \	/ to V <sub>DD</sub> +0.3 V
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub> (to AGND)	$\dots \dots \pm 25 V$
Feedback voltage, VRFBA or VRFBB (to AGND)	$\dots \pm 25 V$
Output voltage, VOA or VOB (to AGND)	$\dots \dots \pm 25 V$
Peak input current	10 μA
Operating free-air temperature range: AD7628B	$-25^{o}C$ to $85^{o}C$
AD7628K	0°C to 70°C
Storage temperature range	-65°C to 150°C
Case temperature for 10 seconds: FN package	<b>260°</b> C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

#### recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage, V <sub>DD</sub>			15.75	V
Reference voltage, VrefA or VrefB			±10	V
High-level input voltage, VIH		2.4		V
Low-level input voltage, VIL			0.8	V
CS setup time, t <sub>su(CS)</sub>				ns
CS hold time, th(CS)				ns
DAC select setup time, t <sub>su(DAC)</sub>				ns
DAC select hold time, th(DAC)				ns
Data bus input setup time t <sub>su(D)</sub>				ns
Data bus input hold time th(D)				ns
Pulse duration, WR low, tw(WR)				ns
Operating free-air temperature, $T_A$	AD7628B	- 25	85	00
	AD7628K	0	70	



## AD7628 Advanced LinCMOS™ DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

# electrical characteristics over recommended ranges of operating free-air temperature and V<sub>DD</sub>, $V_{refA} = V_{refB} = 10 \text{ V}$ , V<sub>OA</sub> and V<sub>OB</sub> at 0 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT	
1	High lovel input ourrent		N N	Full Range		10		
чн	High-level input current		vi = vDD	25°C		1	μΑ	
1			V: = 0	Full Range		- 10		
112			V] - 0	25°C		- 1	μΑ	
	Reference input impedar	nce			9	15	10	
	(Pin 15 to GND)					15	N11	
			DAC data latch loaded with	Full Range		± 200		
I	Output lookogo ourront	001A	0000000, $V_{refA} = \pm 10 V$	25°C		± 50	- 4	
likg	Output leakage current		DAC data latch loaded with	Full Range		± 200	IIA	
		0018	00000000, $V_{refB} = \pm 10 V$	25°C		± 50		
	Input resistance match					+ 1%		
(REFA to REFB)						T 1 70		
	DC supply sensitivity		4 = +5%	Full Range		0.02	96/96	
	∆gain/∆V <sub>DD</sub>		$\Delta v_{DD} = \pm 5\%$	25°C		0.01	707 70	
		Quiescent	DBO-DB7 at VIHmin or VILmax			1		
IDD	Supply current	Standby		Full Range	0.5		mA	
		Stanuby		25°C				
	DB					10		
C <sub>i</sub> Input capacitance		WR, CS,	$V_{I} = 0$ or $V_{DD}$		15		pF	
		DACA/DACB						
_	Output capacitance		DAC Data latches loaded with 00000000			25		
	(OUTA, OUTB)		DAC Data latches loaded with 11111111			60	р⊦	


operating characteristics over recommended ranges of operating free-air temperature and V<sub>DD</sub>,  $V_{refA} = V_{refB} = 10 V$ , V<sub>OA</sub> and V<sub>OB</sub> at 0 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS			ТҮР	MAX	UNIT
Linearity error						± 1/2	LSB
Setting time (to 1/2	LSB)	See Note 1				100	ns
Gain arrar		See Note 2	Full Range			±3	100
Gain enor		See Note 2	25°C			± 2	
AC foodthrough	REFA to OUTA	See Note 2	Full Range			- 65	dB
Ac reedthrough	REFB to OUTB	See Note 3 25°C				- 70	uв
Temperature coeffic	cient of gain				(	0.0035	%FSR/°C
Propagation delay (	from digital input to	See Note 4		80		80	
90% of final analog	output current)					80	113
Channel-to-channel	REFA to OUTB	See Note 5	25°C		80		dB
isolation	REFB to OUTA	See Note 6	25°C		80		uв
		Measured for code transition from					
Digital-to-analog gli	tch impulse area	00000000 to 1111111,			440		nV•s
		$T_A = 25 ^{\circ}C$					
Digital crosstalk glitch impulse area		Measured for code transition from					
		00000000 to 1111111,			60		nV•s
		$T_A = 25 ^{\circ}C$					
Harmonic distortion		$V_i = 6 V, f = 1 \text{ kHz}, T_A = 25 \text{ °C}$			- 85		dB

NOTES: 1. OUTA, OUTB load =  $100 \Omega$ , C<sub>ext</sub> = 13 pF; WR and  $\overline{\text{CS}}$  at 0 V; DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

 Gain error is measured using an internal feedback resistor. Nominal Full Scale Range (FSR) = V<sub>ref</sub> - 1 LSB. Both DAC latches are loaded with 111111111.

3.  $V_{ref} = 20 V \text{ peak-to-peak}$ , 10-kHz sine wave.

4.  $V_{refA} = V_{refB} = 10 \text{ V}$ ; OUTA/OUTB load = 100  $\Omega$ ,  $C_{ext} = 13 \text{ pF}$ ;  $\overline{WR}$  and  $\overline{CS}$  at 0 V; DB0-DB7 at 0 V to V<sub>DD</sub> or V<sub>DD</sub> to 0 V.

5.  $V_{refA} = 20 V \text{ peak-to-peak}$ , 10-kHz sine wave;  $V_{refB} = 0$ .

6.  $V_{refB} = 20 V \text{ peak-to-peak}$ , 10-kHz sine wave;  $V_{refA} = 0$ .

#### principles of operation

The AD7628 contains two identical 8-bit multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground pin 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current ( $I_{lkg}$ ) flows across internal junctions, and as with most semiconductor devices, doubles every 10 °C. C<sub>0</sub> is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of C<sub>0</sub> is 25 pF to 60 pF maximum. The equivalent output resistance r<sub>0</sub> varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

Interfacing the AD7628 to a microprocessor is accomplished via the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA}/DACB$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the AD7628 analog output, specified by the  $\overline{DACA}/DACB$  control line, responds to the activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0-DB7 inputs is latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled, regardless of the state of the  $\overline{WR}$  signal.

The digital inputs of the AD7628 provide TTL compatibility when operated from a supply voltage of 10.8 V to 15.75 V. Power dissipation is a low 10 mW within this range.









FIGURE 2. AD7628 EQUIVALENT CIRCUIT, DACA LATCH LOADED WITH 11111111. MODE SELECTION TABLE

DACA/ DACB	<del>cs</del>	WR	DACA	DACB
L	L	L	WRITE	HOLD
н	L	L	HOLD	WRITE
х	н	X	HOLD	HOLD
х	x	н	HOLD	HOLD

L = low level, H = high level, X = don't care



## TYPICAL APPLICATION DATA

The AD7628 is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 3 and 4. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.



- NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
  - 2. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

## FIGURE 3. UNIPOLAR OPERATION (2-QUADRANT MULTIPLICATION)





TYPICAL APPLICATION DATA

NOTES: 1. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 3 for recommended values. Adjust R1 for V<sub>OA</sub> = 0 V with code 10000000 in DACA latch. Adjust R3 for V<sub>OB</sub> = 0 V with 10000000 in DACB latch.

2. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.

3. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

#### FIGURE 4. BIPOLAR OPERATION (4-QUADRANT OPERATION)

## TABLE 1. UNIPOLAR BINARY CODE

DAC LATCH CONTENTS MSB LSB <sup>†</sup>	ANALOG OUTPUT
11111111	– Vi (255/256)
1000001	– V <sub>i</sub> (129/256)
1000000	$-V_{j}$ (128/256) = $-V_{j}/2$
01111111	– Vi (127/256)
0000001	– V <sub>i</sub> (1/256)
0000000	$-V_i (0/256) = 0$

 $^{\dagger}$  1 LSB =  $(2^{-8})V_{i}$ 

#### TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DAC LATCH CONTENTS MSB LSB <sup>‡</sup>	ANALOG OUTPUT
1111111	V <sub>i</sub> (127/128)
1000001	V <sub>i</sub> (1/128)
1000000	0 V
01111111	– V <sub>i</sub> (1/128)
0000001	– V <sub>i</sub> (127/128)
0000000	– V <sub>i</sub> (128/128)

 $\pm 1 \text{ LSB} = (2 - 7)V_i$ 



## TYPICAL APPLICATION DATA

## microprocessor interface information









NOTE: A = decoded address for AD7628 DACA. A+1 = decoded address for AD7628 DACB.





## TYPICAL APPLICATION DATA

#### voltage-mode operation

The AD7628 current-multiplying D/A converter can be operated in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output pin. The analog output voltage is then available at the reference voltage pin. An example of a current-multiplying D/A converter operating in voltage mode is shown in Figure 7. The relationship between the fixed input voltage and the analog output voltage is given by the following equation:

Analog output voltage = fixed input voltage (D/256)

where D = the digital input. In voltage-mode operation, the AD7628 meets the following specification:





#### FIGURE 7. CURRENT-MULTIPLYING D/A CONVERTER OPERATING IN VOLTAGE MODE



15 DGTL VCC

14 ANLG VCC

12 ANLG INPUT

10 ANLG VCC

9 DGTL VCC

13 REFB

11 REFT

N PACKAGE

(TOP VIEW)

(LSB) DO T U16 GND

 $D1\Pi_2$ 

D3 14

D4 5

CLK [7

GND 18

D3163, OCTOBER 1988

- 6-Bit Resolution
- 0.8% Linearity
- Maximum Conversion Rate . . . 25 MHz Typ 20 MHz Min
- Analog Input Voltage Range . . . VCC to VCC - 2 V
- Analog Input Dynamic Range . . . 1 V
- TTL Digital I/O Level
- Low Power Consumption . . . 200 mW Typ
- 5-V Single-Supply Operation
- Interchangeable with Fujitsu MB40576

#### description

The TL5501 is a low-power ultra-high-speed video-band analog-to-digital converter that uses the Advanced Low-Power Schottky (ALS) process. It utilizes the full-parallel comparison (flash method) for high-speed conversion. It converts wide-band analog signals (such as a video signal) to a digital signal at a sampling rate of dc to 25 MHz. Because of such high-speed capability, the TL5501 is suitable for digital video applications such as digital TV, video processing with a computer, or radar signal processing.

The TL5501 is characterized for operation from 0°C to 70°C.

#### functional block diagram



PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1988, Texas Instruments Incorporated

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

-----

equivalents of analog input circuit



- NOTE A: C<sub>i</sub> nonlinear emitter-follower junction capacitance R<sub>i</sub> linear resistance model for input current transition caused by comparator switching. V<sub>I</sub> < V<sub>refB</sub>: Infinite; CLK high: Infinite.  $\begin{array}{l} V_{refB} = - voltage at REFB terminal \\ l_{bias} = - constant input bias current \\ D = Base-collector junction diode of emitter-follower transistor \\ \end{array}$

## equivalent of digital input circuit





## FUNCTION TABLE

STEP	ANALOG INPUT	D	IGI'	TAL	. 0	UTF	νUT
	VOLTAGET	CODE					
0	3.992 V	L	L	L	L	L	L
1	4.008 V	L	L	L	L	L	н
	t I						
31	4.488 V	L	н	н	н	н	н
32	4.508 V	н	L	L	L	L	L
33	4.520 V	н	L	L	L	L	н
	1				l.		
62	4.984 V	н	н	н	н	н	Ł
63	5.000 V	н	н	н	н	н	н

 $^{\dagger}$  These values are based on the assumption that  $V_{refB}$  and  $V_{refT}$  have been adjusted so that the voltage at the transition from digital 0 to 1 (V<sub>ZT</sub>) is 4.000 V and the transition to full scale (V<sub>FT</sub>) is 4.992 V. 1 LSB = 16 mV.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG V <sub>CC</sub>	-0.5 V to 7 V
Supply voltage range, DGTL V <sub>CC</sub>	-0.5 V to 7 V
Input voltage range at digital input, VI	-0.5 V to 7 V
Input voltage range at analog input, VI	LG V <sub>CC</sub> +0.5 V
Analog reference voltage range, V <sub>ref</sub> Analog reference voltage range, V to AN	LG V <sub>CC</sub> +0.5 V
Storage temperature range	55°C to 150°C
Operating free-air temperature range	. 0°C to 70°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, ANLG V <sub>CC</sub>	4.75	5	5.25	V
Supply voltage, DGTL V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, VIL			0.8	V
Input voltage at analog input, VI (see Note 1)	4		5	V
Analog reference voltage (top side), V <sub>refT</sub> (see Note 1)	4	5	5.1	V
Analog reference voltage (bottom side), V <sub>refB</sub> (see Note 1)	3	4	4.1	V
High-level output current, IOH			- 400	μA
Low-level output current, IOL			4	mA
Clock pulse duration, high-level or low-level, tw	25			ns
Operating free-air temperature, T <sub>A</sub>	0		70	°C

NOTE 1:  $V_{refB} < V_I < V_{refT}$ ,  $V_{refT} - V_{refB} = 1 V \pm 0.1 V$ .



## electrical characteristics over operating supply voltage range, TA = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		$V_{i} = 5 V$			75	
1 4	Analog input current	$V_1 = 4 V$			73	μΑ
Чн	Digital high-level input current	V <sub>1</sub> = 2.7 V		0	20	μΑ
IIL.	Digital low-level input current	$V_{i} = 0.4 V$		- 40	- 400	μA
4	Digital input current	V <sub>1</sub> = 7 V			100	μA
IrefB	Reference current	V <sub>refB</sub> = 4 V		- 4	-7.2	mA
IrefT	Reference current	V <sub>refT</sub> = 5 V		4	7.2	mA
∨он	High-level output voltage	$I_{OH} = -400 \ \mu A$	2.7			V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
ri	Analog input resistance		100			kΩ
Ci	Analog input capacitance			35	65	pF
1cc	Supply current			40	60	mA

# operating characteristics over operating supply voltage range, $T_A = 25 \,^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
EL	Linearity error				±0.8	%FSR
fmax	Maximum conversion rate		20	25		MHz
td	Digital output delay time	See Figure 3		15	30	ns

timing diagram







## **TYPICAL CHARACTERISTICS**













# TL5601 6-BIT DIGITAL-TO-ANALOG CONVERTER

15 D0 (LSB)

10 D5 (MSB)

14 D1

13 D D 2

12 D3

11 D4

9 П С∟К

N PACKAGE

(TOP VIEW)

DGTL VCC 1 U16 GND

COMP 2

AOUT 5

GND 8

ANLG VCC

ANLG VCC

DGTL VCC

REF 3

- 6-Bit Resolution
- ±0.8% Linearity
- Maximum Conversion Rate . . . 30 MHz Typ 20 MHz Min
- Analog Output Voltage Range . . . VCC to VCC - 1 V
- TTL Digital Input Voltage
- Low Power Consumption . . . 200 mW Typ
- 5-V Single-Supply Operation
- Interchangeable with Fujitsu MB40776

#### description

The TL5601 is a low-power ultra-high-speed video digital-to-analog converter that uses the Advanced Low-Power Schottky (ALS) process. It converts digital signals to analog signals at a sampling rate of dc to 20 MHz. Because of such high-speed capability, the TL5601 is suitable for digital video applications such as digital television, video processing with a computer, and radar signal processing.

The TL5601C is characterized for operation from 0°C to 70°C.

#### functional block diagram



OTED		D	IGITAL	INPUT	S		OUTPUT
SICP	D5	D4	D3	D2	D1	D0	VOLTAGE <sup>†</sup>
0	L	L	L	L	L	L	3.992 V
1	L	L	L	L	L	н	4.008 V
31	L	н	н	н	н	н	4.488 V
32	н	L	L	L	L	L	4.504 V
33	н	L	L	L	L	н	4.520 V
							1
62	н	н	н	н	н	L	4.984 V
63	н	н	н	н	н	н	5.000 V

 $^{+}$ For V<sub>CC</sub> = 5 V, V<sub>ref</sub> = 3.976 V

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1988, Texas Instruments Incorporated



## schematics of equivalent input and output circuits

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG V <sub>CC</sub> , DGTL V <sub>CC</sub>	-0.5 V to 7 V
Digital input voltage range, V <sub>1</sub>	-0.5 V to 7 V
Analog reference voltage range, Vref 3.8 V	to VCC +0.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
V <sub>ref</sub>	Analog reference voltage (see Note 1)	3.8	4	4.2	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
tw	Pulse duration, CLK high or low	25			ns
t <sub>su</sub>	Setup time, data before CLK1	12.5			ns
t <sub>h</sub>	Hold time, data after CLK1	12.5			ns
C <sub>comp</sub>	Phase compensation capacitance (see Note 2)	1			μF
TA	Operating free-air temperature	0		70	°C

NOTES: 1. Vref must be within 1.2 V of VCC.

2. This capacitor should be connected between comp and GND.



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4	Input current at maximum input voltage	$V_{I} = 7 V$		0	100	μA
Чн	High-level input current	$V_{1} = 2.7 V$		0	20	μA
11L	Low-level input current	$V_{I} = 0.4 V$		- 40	- 400	μA
Iref	Input reference current	V <sub>ref</sub> = 4 V			10	μA
VFS	Full-scale analog output voltage	$V_{CC} = 5 V, V_{ref} = 3.976 V,$	V <sub>CC</sub> - 15	Vcc	V <sub>CC</sub> +15	mV
Vzs	Zero-scale analog output voltage	$I_0 = 0$ (no load)	3.932	3.992	4.052	V
ro	Output resistance	$T_A = 25 ^{\circ}C$	70	80	90	Ω
1cc	Supply current	V <sub>ref</sub> = 4.05 V		48	65	mA

## operating characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
EL	Linearity error				±0.8	%FSR
fmax	Maximum conversion rate		20	30		MHz

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, V<sub>ref</sub> = 4 V, T<sub>A</sub> = 25 °C.

## PARAMETER MEASUREMENT INFORMATION







# TL5601 **6-BIT DIGITAL-TO-ANALOG CONVERTER**



#### **TYPICAL CHARACTERISTICS**



FIGURE 3. END-POINT LINEARITY ERROR



# TL5602 8-BIT DIGITAL-TO-ANALOG CONVERTER

18 DO (LSB)

17 D1

16 D2

15 D3

14FD4 13 D5

12DD6

10 CLK

11 D7 (MSB)

N PACKAGE (TOP VIEW)

GND 1

сомр 🗍 з

REF 4

GND 9

DGTL VCC

ANLG VCC 5 AOUT 6

ANLG VCC 7

DGTL VCC

D3094, SEPTEMBER 1988



- ±0.2% Linearity
- Maximum Conversion Rate . . . 30 MHz Tvp 20 MHz Min
- Analog Output Voltage Range ... VCC to Vcc -1 V
- **TTL Digital Input Voltage**
- 5-V Single-Supply Operation
- Low Power Consumption . . . 250 mW Typ
- Interchangeable with Fujitsu MB40778

#### description

The TL5602 is a low-power ultra-high-speed video digital-to-analog converter that uses the Advanced Low-Power Schottky (ALS) process. It converts digital signals to analog signals at a sampling rate of dc to 20 MHz. Because of such high-speed capability, the TL5602 is suitable for digital video applications such as digital television, video processing with a computer, and radar signal processing.

The TL5602C is characterized for operation from 0°C to 70°C.

#### functional block diagram



#### FUNCTION TABLE

OTED				DIGITA		JTS			OUTPUT
SIEP	D7	D6	D5	D4	D3	D2	D1	D0	VOLTAGE <sup>†</sup>
0	L	L	L	L	L	L	L	L	3.980 V
1	L	L	L	L	L	L	L	L	3.984 ∨ ¦
127	L	н	н	н	н	н	н	н	4.488 V
128	н	L	L	L	L	L	L	L	4.492 V
129 ¦	н	L	L	L	L	L	Ł	н	4.496 ∨ ¦
254	н	н	н	н	н	н	н	L	4.996 V
255	н	н	н	н	н	н	н	н	5.000 V

<sup>†</sup>For V<sub>CC</sub> = 5 V, V<sub>ref</sub> = 3.976 V

PRODUCT PREVIEW documents contain information

rouber reprint deciments contain mormation on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1988, Texas Instruments Incorporated

Product Previews

# TL5602 **8-BIT DIGITAL-TO-ANALOG CONVERTER**



## schematics of equivalent input and output circuits

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG V <sub>CC</sub> , DGTL V <sub>CC</sub>	-0.5 V to 7 V
Digital input voltage range, VI	-0.5 V to 7 V
Analog reference voltage range, V <sub>ref</sub> 3.8 V	to V <sub>CC</sub> +0.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
V <sub>ref</sub>	Analog reference voltage (see Note 1)	3.8	4	4.2	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
tw	Pulse duration, CLK high or low	25			ns
t <sub>su</sub>	Setup time, data before CLK↑	12.5			ns
th	Hold time, data after CLK↑	12.5			ns
C <sub>comp</sub>	Phase compensation capacitance (see Note 2)	1			μF
Τ <sub>Α</sub>	Operating free-air temperature	0		70	°C

NOTES: 1. V\_{CC} - V\_{ref} \leq 1.2 V 2. This capacitor should be connected between COMP and GND.



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
4	Input current at maximum input voltage	$V_{CC} = 5.25 V, V_{I} = 7 V$		0	100	μΑ
ЧΗ	High-level input current	$V_{CC} = 5.25 V, V_{I} = 2.7 V$		0	20	μA
կլ	Low-level input current	$V_{CC} = 5.25 V, V_{I} = 0.4 V$		- 40	- 400	μΑ
Iref	Input reference current	$V_{ref} = 4 V$			10	μA
VFS	Full-scale analog output voltage	$V_{CC} = 5 V, V_{ref} = 3.976 V,$	V <sub>CC</sub> - 15	Vcc	V <sub>CC</sub> +15	mV
Vzs	Zero-scale analog output voltage	$I_0 = 0$ (no load)	3.919	3.980	4.042	V
ro	Output resistance	$T_A = 25 ^{\circ}C$	70	80	90	Ω
ICC	Supply current	V <sub>ref</sub> = 4.05 V		50	75	mA

 $^{\dagger}\text{All}$  typical values are at V\_CC = 5 V, V\_{ref} = 4 V, T\_A = 25  $^{\circ}\text{C}$ 

#### operating characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
EL	Linearity error				±0.2	%FSR
f <sub>max</sub>	Maximum conversion rate		20	30		MHz

### PARAMETER MEASUREMENT INFORMATION







# TL5602 8-BIT DIGITAL-TO-ANALOG CONVERTER



#### **TYPICAL CHARACTERISTICS**



127 128 129 Digital Input Code 254 257

0 1 2



1

- LinCMOS<sup>™</sup> Technology
- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone
  Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ±0.5 LSB Max
- Direct Replacement for Motorola MC145041
- On-Board System Clock
- End-Of-Conversion (EOC) Output
- Pinout and Control Signals Compatible with TLC540 and TLC1540 Family of 10-Bit A/D Converters

#### TYPICAL PERFORMANCE

Channel Acquisition/Sample Time	1.6 µs
Conversion Time	20 µs
Samples per Second	$25 \times 10^{3}$
Power Dissipation	10 mW

#### description

The TLC542 is a LinCMOS <sup>™</sup> A/D peripheral built around an 8-bit switched-capacitor successiveapproximation A/D converter. The device is designed for serial interface to a microprocessor or peripheral via a 3-state output with three inputs (including I/O Clock, Chip Select ( $\overline{CS}$ ), and Address Input). The TLC542 allows high-speed data transfers and sample rates of up to 40,000

samples per second. In addition to the high-speed converter and versatile control logic, an on-chip 12-channel analog multiplexer can sample any one of 11 inputs or an internal "self-test" voltage, and the sample-and-hold is started under microprocessor control. At the end of conversion, the End-Of-Conversion (EOC) output pin goes high to indicate that conversion is complete. Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The converter incorporated in the TLC542 features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noises. A switched-capacitor design allows low-error ( $\pm$ 0.5 LSB) conversion in 20  $\mu$ s over the full operating temperature range.

The TLC542 is available in both the N and FN plastic packages. The TLC542M is characterized for operation from  $-55^{\circ}$ C to 125°C, and the TLC542I is characterized for operation from  $-40^{\circ}$ C to 85°C.

LinCMOS is a trademark of Texas Instruments Incorporated.

(TOP VIEW)								
NPUT A0    1    20    VCC      NPUT A1    2    19    EOC      NPUT A2    3    18    I/O CLOCK      NPUT A3    4    17    ADDRESS INPL      NPUT A4    5    16    DATA OUT      NPUT A5    6    15    CS      NPUT A6    7    14    REF +      NPUT A8    9    12    INPUT A10      GND    10    110    INPUT A9	ΤL							

N PACKAGE



#### functional block diagram









- NOTES: 1. The conversion cycle, which requires 36 internal system clock periods, is initiated on the 8th falling edge of the I/O Clock after  $\overline{CS}$  goes low for the channel whose address exists in memory at that time. If  $\overline{CS}$  is kept low during conversion, the I/O Clock must remain low for at least 36 system clock cycles to allow conversion to be completed.
  - 2. To minimize errors caused by noise at the chip select input, the internal circuitry waits for two rising edges and one falling edge of the internal system clock after CS ↓ before responding to control input signals. The CS setup time is given by the t<sub>SU(CS)</sub> specifications. Therefore, no attempt should be made to clock in an address until the minimum chip select setup time has elapsed.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 3)	V
Input voltage range (any input)	٧
Output voltage range	٧
Peak input current range (any input) ±20 m/	A
Peak total input current (all inputs) ±30 m/	А
Operating free-air temperature: TLC542M	С
TLC542I	С
Storage temperature range	С
Case temperature for 10 seconds: FN package	С
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	С

NOTE 3: All voltage values are with respect to digital ground with REF- and GND wired together (unless otherwise noted).

## recommended operating conditions, V<sub>CC</sub> = 4.75 V to 5.5 V

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>				5.5	V	
Positive reference voltage, VREF+ (see Note 4)		2.5	Vcc	V <sub>CC</sub> + 0.1	V	
Negative reference voltage, VREF- (see Note 4)		0.1	0	2.5	V	
Differential reference voltage, VREF+ ~ VREF- (see Note 4)		1	Vcc	V <sub>CC</sub> + 0.2	V	
Analog input voltage (see Note 4)		0		Vcc	V	
High-level control input voltage, VIH		2			V	
Low-level control input voltage, VIL				0.8	V	
Setup time, address bits at data input before I/O CLK t, t <sub>Su(A)</sub>					ns	
Hold time, address bits after I/O CLK ↑, th(A)					ns	
Hold time, CS low after 8th I/O CLK J, th(CS)					ns	
Setup time, CS low before clocking in first address bit, tsu(CS) (see Note	2)	1.4			μs	
CS high during conversion, t <sub>wH</sub> (CS)		17			μs	
Input/Output clock frequency, fCLK(I/O)		0		1.1	MHz	
Input/Output clock high, twH(I/O)		404			ns	
Input/Output clock low, twL(I/O)					ns	
1/O Clock transition time (see Note 5)	fCLK(I/O) ≤ 525 kHz			100	ns	
I/O Clock transition time (see Note 5)	$f_{CLK(I/O)} > 525 \text{ kHz}$			40		
Operating free pir temperature Te	TLC542M	-55		125	°C	
Operating nee-an temperature, 1A	TLC542I	-40		85		

NOTES: 2. To minimize errors caused by noise at the chip select input, the internal circuitry waits for two rising edges and one falling edge of the internal system clock after CS 1 before responding to control input signals. The CS setup time is given by the t<sub>su(CS)</sub> specifications. Therefore, no attempt should be made to clock-in an address until the minimum chip select setup time has elapsed.

4. Analog input voltages greater than that applied to REF+ convert as all ones (11111111), while input voltages less than that applied to REF- convert as all zeros (00000000). For proper operation, REF+ must be at least 1 V higher than REF-. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

5. This is the time required for the clock input signal to fall from V<sub>IL</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max to V<sub>IL</sub> max t



## electrical characteristics over recommended operating temperature range, VCC = VREF + = 4.75 V to 5.5 V (unless otherwise noted), $f_{CLK(I/O)}$ = 1.1 MHz

PARAMETER			TEST CONDITIONS			TYP	MAX	UNIT
VOH	High-level output vo	ltage (pin 16)	$V_{CC} = 4.75 V$ , $I_{OH} = -360$	) μA	2.4			V
VOL	Low-level output vol	tage	$V_{CC} = 4.75 V$ , $I_{OL} = 1.6 m$	A			0.4	V
lan	Off-state (high-impe	dance state)	$V_O = V_{CC}, \overline{CS} \text{ at } V_{CC}$				10	
102	output current		$V_{O} = 0$ , $\overline{CS}$ at $V_{CC}$				-10	μΑ
lιΗ	High-level input curr	rent	$V_{I} = V_{CC}$			0.005	2	μΑ
μL	Low-level input curr	ent	$V_{\parallel} = 0$			-0.005	-2.5	μA
ICC	CC Operating supply current		CS at 0 V			1.2	2	mA
			Selected channel at V <sub>CC</sub> ,	-55°C to 125°C			1	
	Colocted observal is	okaan ourront	Unselected channel at 0 V	-40°C to 85°C			0.4	
	Selected chamerie	akage current	Selected channel at 0 V,	-55°C to 125°C			- 1	μΑ
			Unselected channel at V <sub>CC</sub>	-40°C to 85°C			-0.4	
IREF	EF Maximum static analog reference current into REF+		$V_{\text{REF}+} = V_{\text{CC}}, V_{\text{REF}-} = 0$	and			10	μA
0		Analog inputs				7	55	
	Control inputs		-			5	15	p-

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

## operating characteristics over recommended operating free-air temperature range, VCC = VREF + = 4.75 V to 5.5 V, fCLK(I/O) = 1 MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Linearity error (see Note 7)				±0.5	LSB
	Zero error (see Note 8)	See Note 6			±0.5	LSB
	Full-scale error (see Note 8)	See Note 6			±0.5	LSB
	Total unadjusted error (see Note 9)				±0.5	LSB
		Input A11 address = 1011,	01111101		10000011	
	Sen-test output code	See Note 10	(125)		(131)	
tconv	Conversion time	See operating sequence			20	μs
<sup>t</sup> cycle	Total access and conversion cycle time	See operating sequence			40	μs
tacq	Channel acquisition time (sample cycle)	See operating sequence			16	μs
t <sub>v</sub>	Time output data remains valid after I/O CLK ↓	See Figure 5	10			ns
td(IO-DATA)	Delay time, I/O CLK ↓ to data output valid	See Figure 5			400	ns
td(IO-EOC)	Delay time, 8th I/O CLK↓ to EOC↓	See Figure 6			500	ns
td(EOC-DATA)	Delay time, EOC ↑ to data out (MSB)	See Figure 7			400	ns
tPZH, tPZL	Delay time, CS↓ to data out (MSB)	See Figure 2			3.4	μs
tPHZ, tPLZ	Delay time, CS ↑ to data out	See Figure 2			150	ns
tr(EOC)	Rise time	See Figure 7			100	ns
tf(EOC)	Fall time	See Figure 6			100	ns
tr(bus)	Data bus rise time	See Figure 5			300	ns
tf(bus)	Data bus fall time	See Figure 5			300	ns

NOTES: 6. Analog input voltages greater than that applied to REF+ convert to all ones (11111111), while input voltages less than that applied to REF- convert to all zeros (00000000). For proper operation, REF+ must be at least 1 V higher than REF-. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

7. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

8. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.

9. Total unadjusted error is the sum of linearity, zero, and full-scale errors.

10. Both the input address and the output codes are expressed in positive logic. The A11 analog input signal is internally generated and is used for test purposes.









## PARAMETER MEASUREMENT INFORMATION

FIGURE 7



TEXAS V INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

#### principles of operation

The TLC542 is a complete data acquisition system on a single chip. The device includes such functions as analog multiplexer, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. Three control inputs (I/O clock, chip select ( $\overline{\rm CS}$ ), and address) are included for flexibility and access speed. These control inputs and a TTL-compatible 3-state output are intended for serial communications with a microprocessor or microcomputer. With judicious interface timing, the TLC542 can complete a conversion in 20  $\mu$ s, while complete input-conversion-output cycles can be repeated every 40  $\mu$ s. Furthermore, this fast conversion can be executed on any of 11 inputs or its built-in "self-test" and in any order desired by the controlling processor.

When  $\overline{CS}$  is high, the Data Output pin is in a 3-state condition and the Address Input and I/O Clock pins are disabled. When additional TLC542 devices are used, this feature allows each of these pins, with the exception of the  $\overline{CS}$  pin, to share a control logic point with their counterpart pins on additional A/D devices. Thus, this feature minimizes the control logic pins required when using multiple A/D devices.

The control sequence is designed to minimize the time and effort required to initiate conversion and to obtain the conversion result. A normal control sequence is as follows:

- CS is brought low. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and then a falling edge of the internal system clock before recognizing the low CS transition. The MSB of the result of the previous conversion automatically appears on the Data Out pin.
- 2. On the first four rising edges of the I/O Clock, a new positive-logic multiplexer address is shifted in, with the MSB of this address shifted first. The negative edges of these four I/O clock pulses shift out the second, third, fourth, and fifth most significant bits of the result of the previous conversion. The on-chip sample-and-hold begins sampling the newly addressed analog input after the fourth falling edge of the I/O Clock. The sampling operation basically involves charging the internal capacitors to the level of the analog input voltage.
- 3. Three clock cycles are applied to the I/O pin, and the sixth, seventh, and eighth conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final eighth clock cycle is applied to the I/O Clock pin. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 20 μs. After this final I/O Clock cycle, CS must go high or the I/O Clock must remain low for at least 20 μs to allow for the conversion function.

 $\overline{CS}$  can be kept low during periods of multiple conversion. If  $\overline{CS}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{CS}$  causes a reset condition, which aborts the conversion process.

A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the  $20-\mu s$  conversion time has elapsed. Such action yields the conversion result of the previous conversion and not the ongoing conversion.

The End-Of-Conversion (EOC) output goes low on the negative edge of the eighth I/O Clock. The subsequent low-to-high transition of EOC indicates the A/D conversion is complete and the conversion result is ready for transfer.



- LinCMOS<sup>™</sup> Technology
- 8-Bit Resolution A/D Converter
- On-Chip 6-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample-and-Hold
- Total Unadjusted Error . . . ±0.5 LSB Max
- End-of-Conversion Output
- Conversion Time . . . 17 μs Max
- Internal System Clock . . . 4 MHz Typ
- Low Power Consumption . . . 6 mW Typ
- Minimum Sample Rates: TLC543 . . . 45,500 c/s TLC544 . . . 40,000 c/s

#### description

The TLC543 and TLC544 are LinCMOS<sup>TM</sup> A/D peripherals built around an 8-bit switched-capacitor, successive-approximation A/D converter. They are designed for serial interface to a microprocessor or peripheral via a 3-state output with up to four control lines including I/O Clock, Chip Select ( $\overline{CS}$ ), Address Input, and End-of-Conversion (EOC) output. A 4-MHz on-chip system clock and simultaneous read/write operations permit high-speed data transfer and minimum sample rates of 45,500 cycles per second for the TLC543 and 40,000 cycles per second for the TLC544. In addition to the high-speed converter and versatile control logic, an on-chip 6-channel analog multiplexer can be used to sample any one of five inputs or an internal "self-test" voltage, and a sample-and-hold can operate automatically or under processor control.

The converters incorporated in the TLC543 and TLC544 feature differential high-impedance reference inputs that permit ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise.

A totally switched-capacitor design allows low-error ( $\pm 0.5$  LSB) conversion in 17 microseconds maximum for the TLC543 and the TLC544 over the full operating temperature range. The TLC543M and TLC544M are characterized for operation over the full military temperature range of -55 °C to 125 °C. The TLC543I and TLC544I are characterized for operation from -40 °C to 85 °C.

D, J, OR N PACKAGE (TOP VIEW)  $A1 \Pi 2$ 13 REF + 12 EOC A2 [ 3 A3 🛛 4 11 ADDRESS IN A4 🗍 5 10 1/O CLOCK  $REF - \prod_{i=1}^{i} 6$ 9 DATA OUT GND 7 8 CS

LinCMOS is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1986, Texas Instruments Incorporated

#### functional block diagram



- NOTES: A. The conversion cycle, which requires 36 internal system clock periods, is initiated on the 8th falling edge of the I/O Clock after CS goes low for the channel whose address exists in memory at that time. If CS is kept low during conversion, the I/O clock must remain low for at least 36 system clock cycles to allow conversion to complete.
  - B. The most significant bit (MSB) is automatically placed on the DATA OUT bus after  $\overline{\text{CS}}$  is brought low. The remaining seven bits (A6-A0) are clocked out on the first seven falling edges of the I/O Clock.
  - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three internal system clock cycles (1.4 µs at 2 MHz) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.



3

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage Vcc (see Note 1) 65 V
input voltage range (any input) $\cdots \cdots
Output voltage range $-0.3$ V to V <sub>CC</sub> + 0.3 V
Peak input current (any input) ± 10 mA
Peak total input current (all inputs) ±30 mA
Operating free-air temperature range: TLC543M, TLC544M 55 °C to 125 °C
TLC543I, TLC544I
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package

NOTE 1: All voltages are with respect to ground (GND pin) with REF - and GND wired together (unless otherwise noted).

#### recommended operating conditions

		TLC543							
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	3	5	6	3	5	6	v		
Positive reference voltage, VREF + (se	e Note 2)	2.5	Vcc	V <sub>CC</sub> +0.1	2.5	Vcc	V <sub>CC</sub> +0.1	V	
Negative reference voltage, VREF - (s	ee Note 2)	-0.1	0	2.5	0.1	0	2.5	V	
Differential reference voltage, VREF +	- VREF - (see Note 2)	1	Vcc	V <sub>CC</sub> +0.2	1	Vcc	V <sub>CC</sub> +0.2	V	
Analog input voltage (see Note 2)		0		Vcc	0		Vcc	V	
High-level control input voltage, VIH (1	or $V_{CC} = 4.75$ to 5.5 V)	2			2			V	
Low-level control input voltage, VIL (fe	or $V_{CC} = 4.75$ to 5.5 V)			0.8			0.8	V	
Input/Output clock frequency, fCLK(I/C	))	0		2.048			1.1	MALL	
$(for V_{CC} = 4.75 to 5.5 V)$		0		2.048	0		1.1	WITZ	
System clock frequency, fCLK(I/O) (for			4			2.1	MHz		
Input/Output clock high, twH(I/O)	200			404			ns		
Input/Output clock low, twL(I/O)					404			ns	
1/O clock transition time (and Note 2)	$f_{CLK(I/O)} < 1.1 \text{ MHz}$			100			100		
1/O CIOCK transition time (see Note 3)	$f_{CLK(I/O)} > 1.1 \text{ MHz}$			40				ns	
Duration of CS input high state during	conversion, twH(CS)	17			17			μs	
Setup time, address bits at data input									
before I/O CLOCK1, tsu(A)					400			ns	
Hold time, address bits after I/O CLOC	0			0			ns		
Setup time, CS low before clocking in									
t <sub>su(CS)</sub> (see Note 4)					1.4			μs	
	TLC543M, TLC544M	- 55		125	- 55		125		
Operating free-air temperature, TA	TLC543I, TLC544I	- 40		85	- 40		85	۳C	

NOTES: 2. Analog input voltages greater than that applied to REF + convert to all ones (11111111), and input voltages less than that applied to REF - convert to all zeros (00000000). For proper operation, REF + voltage must be at least 1 V higher than REF - voltage. Also, adjusted errors may increase as this differential reference voltage falls below 4.75 V.

3. This is the time required for the clock input signal to fall from  $V_{IH}$  min to  $V_{IL}$  max or to rise from  $V_{IL}$  max to  $V_{IH}$  min. In the vicinity of normal room temperature, the devices function with input clock transitions as slow as 2  $\mu$ s for remote data acquisition applications in which the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

4. To minimize errors caused by noise at the Chip Select input, the internal circuitry waits for three system clock cycles (1.4 μs at 2 MHz) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.



#### electrical characteristics over recommended operating temperature range,

 $V_{CC} = V_{REF+} = 4.75 V$  to 5.5 V (unless otherwise noted),  $f_{CLK(I/O)} = 2.048 MHz$  for TLC543 or  $f_{CLK(I/O)} = 1.1 MHz$  for TLC544

PARAMETER				TEST CONDIT	MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>OH</sub>	High-level output voltage, Data out, EOC			$V_{CC} = 4.75 V,$	$I_{OH} = -360 \ \mu A$	2.4			v
Val	VOL Low-level output vo	anetle	Data out	$V_{CC} = 4.75 V,$	IOL = 3.2  mA			0.4	v
VOL		Jitage	EOC	$V_{CC} = 4.75 V,$	IOL = 1.6 mA			0.4	•
107	Off-state (high-impedance state) DZ output current			$V_0 = V_{CC}$ ,	CS at V <sub>CC</sub>			10	<i>"</i> Δ
102				$V_{0} = 0,$	CS at V <sub>CC</sub>			- 10	μη
ЧΗ	High-level input current			$V_1 = V_{CC} + 0.3 V$			0.005	2.5	μA
μL	Low-level input current			V <sub>1</sub> = 0			-0.005	- 2.5	μA
ICC	Operating supply current			CS at 0 V			1.2	2	mA
				Selected channel at V <sub>CC</sub> ,			0.4	1	
1	Selected channel leakage current			Unselected channel at 0 V	See Figure 1	0.4			μΑ
' <sup>IKg</sup>				Selected channel at 0 V,	Jeerigule	0.4	_ 1		
				Unselected channel at V <sub>CC</sub>			-0.4		
IREF	Reference current			$V_{\text{REF}+} = V_{\text{CC}},$	CS at 0 V		0.1	1	mA
C.	Input canacitance	Analo	g inputs				7	55	ъĘ
9	input capacitance	Contr	ol inputs				5	15	pi

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C.

## PARAMETER MEASUREMENT INFORMATION



FIGURE 1. SELECTED CHANNEL LEAKAGE CURRENT



operating	characteristics	over	recommended	operating	free-air	temperature	range,	Vcc	= VREF -	 4.75 t	:0 5.5 \	1
fCLK(I/O)	= 2.048 MHz	for T	LC543 or 1.1	MHz for T	LC544							

DADAMETED		TEST CONDITIONS	TLC543				LINUT		
]	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
	Linearity error (see Note 5)				±0.5			±0.5	LSB
	Zero error (see Note 6)				±0.5			±0.5	LSB
	Full-scale error (see Note 6)				±0.5			±0.5	LSB
	Total unadjusted error (see Note 7)				±0.5			±0.5	LSB
		Input A5 address = 10110,	01111101		10000011	01111101		10000011	
	Self-test output code	See Note 8	(125)		(131)	(125)		(131)	
t <sub>conv</sub>	Conversion time	See Operating Sequence		8	17		12	17	μs
t <sub>a+c</sub>	Total access and conversion time	See Operating Sequence		12	22		19	25	μS
									I/O
tacq	Channel acquisition time (sample cycle)	See Operating Sequence			4			4	clock
1									cycles
	Time output data remains valid		10			10			
τ <sub>v</sub>	after I/O clock↓		10			10			ns
td	Delay time, I/O clock↓ to data output valid				300			400	ns
t <sub>en</sub>	Output enable time				1.4			1.4	ns
tdis	Output disable time				150			150	ns
tr(bus)	Data bus and EOC rise time				300			300	ns
tf(bus)	Data bus and EOC fall time	See Figure 2			300			300	ns
<sup>t</sup> PHL(EOC)	Propagation delay, 8th I/O clock↓ to EOC				400			400	ns
	Delay time, EOC to DATA OUT (MSB)			1					
<sup>t</sup> d(EOC)	(see Note 9)			- 1			- (		μs

NOTES: 5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

6. Zero error is the difference between the output of an ideal and an actual A/D converter for zero input voltage; full-scale error is that same difference for fullscale input voltage.

7. Total unadjusted error comprises linearity, zero, and full-scale errors.

8. Both the input address and the output codes are expressed in positive logic. The A5 analog input signal is internally generated and is used for test purposes.

9. The EOC signal is output after 40 internal clock cycles, while the data is available after 36 internal clock cycles. Thus, the delay time, EOC to DATA OUT, is a negative value equal to four internal system clock cycles less internal propagation delays.

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265 IEXAS V

E







NOTES: A.  $C_L = 50 \text{ pF}$  for TLC543 and 100 pF for TLC544.

- B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

#### FIGURE 2. OPERATING CHARACTERISTICS



## PRINCIPLES OF OPERATION

#### introduction

TLC543 and TLC544 are each complete data acquisition systems on a single chip. They include the functions of analog multiplexer, sample-and-hold, 8-bit A/D converter, data and control registers, and control logic. Flexible serial communication is achieved with a microprocessor or microcomputer using a TTL-compatible 3-state Data Out and four control lines – Chip Select ( $\overline{CS}$ ), I/O Clock, Address Input, and End of Conversion (EOC) output.

To maximize access speed, the device simultaneously writes the previous conversion result, reads a new multiplexer address, and acquires the analog signal. This is followed by the A/D conversion, whose end is signalled by the EOC output going high. These total access and conversion cycles are completed in a minimum of 22  $\mu$ s for the TLC543 and 25  $\mu$ s for the TLC544. Conversion can take place, in any order, on the five analog inputs or the built-in self-test system.

The system clock, which drives the control logic and the switched-capacitor successive-approximation A/D converter, is internal to the device and typically runs at a frequency of 4 MHz. This internal system clock runs independently, and there are no required phase or frequency relationships with other signals.

#### digital interface

The I/O clock controls the acquisition of the analog signal as well as all serial data communications between the TLC543 or TLC544 and the host processor. From the host, this I/O clock consists of a burst of eight pulses separated by the conversion time. Timing may be achieved by Chip Select ( $\overline{CS}$ ) synchronously gating a continuous I/O clock or directly from the host with  $\overline{CS}$  held low continuously.

With  $\overline{CS}$  high, Data Out is in a high-impedance condition with the Address Input and I/O Clock input disabled. This feature allows the interface pins, with the exception of  $\overline{CS}$  and EOC, to share a common bus with additional TLC543 or TLC544 devices or other members of the TLC543/544 family of devices.

#### typical operating sequence

Consider an access and conversion sequence where  $\overline{CS}$  is being used:  $\overline{CS}$  is brought low and recognized after the time out of the noise-rejection circuitry. The MSB of the result of the previous conversion appears at Data Out, whose 3-state output is enabled. The MSB of the new multiplexer address should be present at the Address Input to conform with the setup time,  $t_{SU}(A)$ , requirements before the first rising edge of the I/O clock. The multiplexer address is shifted in on the first three rising edges of the I/O clock.

The first seven falling edges of I/O CLOCK shift out the remaining seven bits of the previous conversion on DATA OUT. The eighth I/O clock falling edge returns the MSB to the Data Out. Optimum serial transfer takes place with the bit streams being read on the rising edges of the I/O clock for the respective devices and the Data Out and Address In lines.

At the fourth falling edge of the I/O clock, the on-chip sample-and-hold begins to acquire the newly addressed analog input and continues until the eighth (and final) falling edge. A hold function is initiated by the eighth I/O clock pulse falling edge. To start the conversion at a specific point in time (or lengthen the acquisition time), the host processor may leave the eighth I/O clock pulse in the high state until the moment at which the analog signal must be sampled. After bringing the eighth I/O pulse low, the A/D function is performed in the next 36 internal system clock cycles.

In applications where  $\overline{CS}$  is held low continuously, the bursts of eight I/O clock pulses should be timed to be at least t<sub>conv</sub> apart.



## **CS** input

To minimize bus contention caused by noise enabling the 3-state Data Out, when the  $\overline{CS}$  input is brought low, the device waits for two rising edges and a falling edge of the internal system clock before recognizing the  $\overline{CS}$  transition. Hence, the setup time  $t_{SU}(CS)$  should be observed when using the  $\overline{CS}$  input. This also applies to a  $\overline{CS}$  high-to-low transition, except for disabling DATA OUT, which goes into a high-impedance state immediately within the  $t_{dis}$  specification (see Figure 3). If this interruption of  $\overline{CS}$  in the low state is less than 1.5 internal system clock cycles, and hence not recognized, DATA OUT will be immediately enabled with the return of  $\overline{CS}$  to the low state. DATA OUT becomes enabled after a  $\overline{CS}$  high-to-low transition in time  $t_{en}$  (equivalent to  $t_{SU}(CS)$  for this device).

 $\overline{CS}$  can be brought high during a conversion without affecting the ongoing conversion but must remain high until the end of conversion. Otherwise, a  $\overline{CS}$  falling edge causes a reset condition that aborts the conversion in progress. When a new access cycle starts, the previous conversion result is output.

A new conversion may be restarted by toggling  $\overline{CS}$  high-to-low at least  $t_{su(CS)}$  before the eighth falling edge of the I/O clock. The ongoing access cycle is aborted. Again, when a new access cycle starts, the previous conversion result is output.

## end of conversion output (EOC)

EOC goes low at propagation delay time, tpHL(EOC), after the 8th falling edge of the I/O clock and goes high when conversion is complete. At this time, the MSB is available at Data Out; however, if  $\overline{CS}$  is high, it is necessary to bring  $\overline{CS}$  low and wait for the  $\overline{CS}$  recognition time before Data Out is available, since Data Out is in a high-impedance state when  $\overline{CS}$  is high. Delay time, td(EOC), of EOC to Data Out is a negative value of 4 internal system clock cycles less internal propagation delay because the EOC signal is output after 40 internal system clock cycles, whereas conversion is complete with data available after 36 cycles.


D2982, FEBRUARY 1987-REVISED JANUARY 1989

- Advanced LinCMOS<sup>™</sup> Technology
- Self-Calibration Eliminates Expensive Trimming at Factory and Offset Adjustment in the Field
- 12-Bit Plus Sign Bipolar or 12-Bit Unipolar
- ±1/2 and ±1 LSB Linearity Error in Unipolar Configuration
- 10 µs Conversion Time (clock = 2.6 MHz)
- Compatible with All Microprocessors
- True Differential Analog Voltage Inputs
- 0 to 5 V Analog Voltage Range with Single 5-V Supply (Unipolar Configuration)
- -5 V to 5 V Analog Voltage Range with ±5-V Supplies (Bipolar Configuration)
- Low Power . . . 25 mW Maximum

#### description

The TLC1225A and TLC1225B converters are manufactured with Texas Instruments highly efficient Advanced LinCMOS<sup>™</sup> technology. Either of the TLC1225A or TLC1225B CMOS analog-to-digital converters can be operated as a unipolar or bipolar converter. A unipolar input(0 to 5 V) can be accommodated with a single 5-V supply; a bipolar input (-5 V to 5 V) requires the addition of a 5-V negative supply. Conversion is performed via the successive-approximation method. The TLC1225A and TLC1225B output the converted data in a parallel word and interfaces directly to a 16-bit data bus. Negative numbers are given in the two's complement data format. All digital signals are fully TTL and CMOS compatible.

These converters utilize a self-calibration technique by which seven of the internal capacitors in the capacitive ladder of the A/D conversion circuitry can be automatically calibrated. The internal capacitors are calibrated during a nonconversion, capacitor-calibrate cycle in which all seven of the internal capacitors are calibrated at the same time. A conversion requires only 10  $\mu$ s (2.6 MHz clock) after the nonconversion, capacitor-calibration or conversion croce the calibration or conversion cycle may be initiated at any time by issuing the proper command word to the data bus. The self-calibrating technique eliminates the need for expensive trimming of thin-film resistors at the factory and provide excellent performance at low cost.

The TLC1225AM and TLC1225BM are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The TLC1225AI and TLC1225BI are characterized for operation from  $-40^{\circ}$ C to 85°C.

Advanced LinCMOS™ is a trademark of Texas Instruments Incorporated

Copyright © 1987, Texas Instruments Incorporated



#### functional block diagram





#### operation description calibration of comparator offset

The following actions are performed to calibrate the comparator offset:

1. The IN+ and IN- inputs are internally shorted together in order that the comparator input is zero. A course comparator offset calibration is performed by storing the offset voltages of the interconnecting comparator stages on the coupling capacitors that connect these stages. Refer to Figure 1. The storage of offset voltages is accomplished by closing all switches and then opening switches A and A', then switches B and B', and then C and C'. This process continues until all interconnecting stages of the comparator are calibrated. After this action, some of the comparator offset still remains uncalibrated.



FIGURE 1

An A/D conversion is done on the remaining offset with the 8-bit calibration DACs and 8-bit SAR and the result is stored in the RAM.

#### capacitor calibration of the ADC's capacitive ladder

The following actions are performed to calibrate capacitors in the 13-bit DACs that comprise the ADC's capacitive ladder:

- 1. The IN+ and IN- inputs are internally disconnected from the 13-bit capacitive DACs.
- 2. The most significant bit (MSB) capacitor is tied to REF, while the rest of the ladder capacitors are tied to GND. The A/D conversion result for the remaining comparator offset, obtained in Step 2 above, is retrieved from the RAM and is input to the 8-bit DACs.
- 3. Step 1 of the Calibration of Comparator Offset sequence is performed. The 8-bit DAC input is returned to zero and the remaining comparator offset is then subtracted. Thus, the comparator offset is completely corrected.
- 4. Now the MSB capacitor is tied to GND, while the rest of the ladder capacitors, C<sub>x</sub>, are tied to REF. An MSB capacitor voltage error (see Figure 2) on the comparator output will occur if the MSB capacitor does not equal the sum of the other capacitors in the capacitive ladder. This error voltage is converted to an 8-bit word from which a capacitor error is computed and stored in the RAM.
- 5. The capacitor voltage error for the next most significant capacitor is calibrated by keeping the MSB capacitor grounded and then performing the above Steps 1-4 while using the next most significant capacitor in lieu of the MSB capacitor. The seven most significant capacitors can be calibrated in this manner.









#### analog-to-digital conversion

The following steps are performed in the analog-to-digital conversion process:

- Step 1 of the Calibration of Comparator Offset Sequence is performed. The A/D conversion result for the remaining comparator offset, which was obtained in Step 2 of the Calibration of Comparator Offset, is retrieved from the RAM and is input to the 8-bit DACs. Thus the comparator offset is completely corrected.
- 2. IN+ and IN- are sampled onto the 13-bit capacitive ladders.
- 3. The 13-bit analog-to-digital conversion is performed. As the successive-approximation conversion proceeds successively through the seven most significant capacitors, the error for each of these capacitors is recovered from the RAM and accumulated in a register. This register controls the 8-bit DACs so the total accumulated error for these capacitors is subtracted out during the conversion process.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (ANLG V <sub>CC+</sub> and DGTL V <sub>CC</sub> ) (see Note 1)
Supply voltage, ANLG V <sub>CC</sub>
Control and Clock input voltage range
Analog input (IN+, IN-) voltage range,
$V_{l+}$ and $V_{l-}$ ANLG $V_{CC-}$ –0.3 V to ANLG $V_{CC+}$ +0.3 V
Reference voltage range, V <sub>ref</sub>
Pin 7 voltage range, VOS
Output voltage range $-0.3$ V to DGTL $V_{CC}$ +0.3 V
Input current (per pin) ±5 mA
Input current (per package) ±20 mA
Operating free-air temperature range:
TLC1225AM, TL1225BM
TLC1225AI, TLC1225BI
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J package
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: N package 260°C
NOTE 1: All analog voltages are referred to ANLG GND and all digital voltages are referred to DGTL GND.



#### recommended operating conditions

		MIN	MAX	UNIT
	ANLG VCC+	4.5	6	
Supply voltage	ANLG VCC-	-5.5	ANLG GND	V
	DGTL V <sub>CC</sub>	4.5	6	
High-level input voltage, $V_{IH}$ , all digital inputs exce ( $V_{CC} = 4.75 \text{ V}$ to 5.25 V)	pt CLK IN	2		v
Low-level input voltage, V <sub>IL</sub> , all digital inputs excep (V <sub>CC</sub> = 4.75 V to 5.25 V)	t CLK IN		0.8	v
Analog input voltage VI. VI	Bipolar range	ANLG V <sub>CC-</sub> - 0.05	ANLG V <sub>CC+</sub> + 0.05	V
Analog hiput voltage, v[+, v]	Unipolar range	ANLG GND - 0.05	ANLG $V_{CC+}$ + 0.05	, v
Pin 7 (TIE HIGH)		2		V
Clock input frequency, fclock		0.3	2.6	MHz
Clock duty cycle		40%	60%	
Pulse duration, $\overline{CS}$ and $\overline{WR}$ both low, t <sub>W</sub> ( $\overline{CS} \cdot \overline{WR}$ )		50		ns
Setup time before WR↑ or CS↑, t <sub>SU</sub>			50	ns
Hold time after WR↑ or CS↑, th			50	ns
Operating free air temperature T.	TLC1225AM, TLC1225BM	-55	125	°C
operating nee-an temperature, 1A	TLC1225AI, TLC1225BI	-40	85	

electrical characteristics over recommended operating free-air temperature range, ANLG V<sub>CC</sub> + = DGTL V<sub>CC</sub> = V<sub>ref</sub> = 5 V, ANLG V<sub>CC</sub> - = -5 V (for bipolar input range), ANLG V<sub>CC</sub> - = ANLG GND (for unipolar input range) (unless otherwise noted) (see Note 2)

	PARAMETER	TEST CON	TEST CONDITIONS			
Vou	High-level output voltage		$I_{O} = -1.8 \text{ mA}$	2.4		V
vОн	- inginievel output voltage	DGTL VCC = 4.75 V	$I_{O} = -50 \ \mu A$	4.5		v
VOL	Low-level output voltage	DGTL V <sub>CC</sub> = 4.75 V,	$I_0 = 8 \text{ mA}$		0.4	V
V <sub>T+</sub>	Clock positive-going threshold voltage			2.7	3.5	V
VT-	Clock negative-going threshold voltage			1.4	2.1	V
14	Clack input hystoresis	V <sub>T+</sub> min - V <sub>T-</sub> max		0.6		V
*hys	Clock input hysteresis	$V_{T+}$ max – $V_{T-}$ min			2.1	v
rref	Input resistance, REF terminal			1	10	MΩ
Чн	High-level input current	V <sub>I</sub> = 5 V			1	μΑ
IL	Low-level input current	V <sub>1</sub> = 0			-1	μA
lag	High-impedance-state	$V_0 = 0$			-3	
'0Z	output leakage current	$V_0 = 5 V$			3	μΑ
10		$V_{O} = 0$			-6	
10	Output current	$V_0 = 5 V$			8	mA
DGTL ICC	Supply current from DGTL VCC	f <sub>Clk</sub> = 2.6 MHz,	CS high		3	mA
ANLG ICC+	Supply current from ANLG V <sub>CC+</sub>	f <sub>clk</sub> = 2.6 MHz,	CS high		3	mA
ANLG ICC-	Supply current from ANLG VCC-	$f_{clk} = 2.6 \text{ MHz},$	CS high		-3	mA

NOTE 2: Bipolar input range is defined as:  $V_{I+} = -5.05 V to 5.05 V$ ,  $V_{I-} = -5.05 V to 5.05 V$ , and  $|V_{I+} - V_{I-}| \le 5.05 V$ . The unipolar input voltage range is defined as:  $V_{I+} = -0.05 V to 5.05 V$ ,  $V_{I-} = -0.05 V to 5.05 V$ , and  $|V_{I+} - V_{I-}| \le 5.05 V$ .



operating characteristics over recommended operating free-air temperature range, ANLG V<sub>CC</sub> + = DGTL V<sub>CC</sub> = V<sub>ref</sub> = 5 V, ANLG V<sub>CC</sub> - = -5 V (for bipolar input range), ANLG V<sub>CC</sub> - = ANLG GND (for unipolar input range), f<sub>Clock</sub> = 2.6 MHz (unless otherwise noted) (see Note 2)

	PARAME	TER	TEST C	ONDITIONS	MIN MA	UNIT
			Linipolar input range	TLC1225A	±	1
с.	Linearity error		T	TLC1225B	±0	5
	Linearity error		Bipolar input rango	TLC1225A	=	2
			Dipolar input range	TLC1225B	±1	5
	Zero error				±0	5 LSB
	Adjusted positive ar	nd negative	Unipolar input range			1 100
	full-scale error (see	Note 3)	Unipolar input range			1 100
	Adjusted positive an	nd negative	Binolar input range		+	1 158
	full-scale error (see	Note 4)	Bipolar input range			1 200
	Temperature coeffic	ient of gain			1	5 ppm/°C
	Temperature coeffic	ient of offset point			1	5 ppm/°C
		Zero error			±0.7	5
kovo	Supply voltage	Positive and negative	ANLG $V_{CC+} = 5 V \pm$	5%,	+0.7	5 ISB
1.242	sensitivity	full-scale error	ANLG VCC = $= -5 V$	± 5%, %		0 100
		Linearity error		±0.2	5	
to	Conversion time (1/	four				7 clock
·C		-CIK/				cycles
ta	Access time (delay	from falling edge of	$C_{1} = 100  \text{pF}$		1.	0 ns
·a	CS-RD to data outp	ut)				
telie	Disable time, output	(delay from rising	$R_L = 10 k\Omega$ ,	CL = 10 pF	6	0 ns
-015	edge of RD to high-	impedance state	$R_L = 2 k\Omega$ ,	CL = 100 pF	6	0
td(READY)	RD or WR to READ	OUT delay			14	0 ns
td(INT)	RD or WR to reset of	f INT delay			40	0 ns

Product Previews

NOTES: 2. Bipolar input range is defined as:  $V_{I+} = -5.05$  V to 5.05 V,  $V_{I-} = -5.05$  V to 5.05 V, and  $|V_{I+} - V_{I-}| \le 5.05$  V. The unipolar input voltage range is defined as:  $V_{I+} = -0.05$  V to 5.05 V,  $V_{I-} = -0.05$  V to 5.05 V, and  $|V_{I+} - V_{I-}| \le 5.05$  V.

3. See the Positive and Negative Full-Scale Adjustment section, Unipolar Inputs.

4. See the Positive and Negative Full-Scale Adjustment section, Bipolar Inputs.











FIGURE 4. LOAD CIRCUITS AND WAVEFORMS

### PRINCIPLES OF OPERATION

#### power-up calibration sequence

Power-Up calibration is not automatic and calibration is initiated by writing control words to the six least significant bits of the data bus. If addressed or initiated, conversion can begin after the first clock cycle. However, full A/D conversion accuracy is not established until after internal capacitor calibration.

#### conversion start sequence

The writing of the conversion command word to the six least significant bits of the data bus, when either  $\overline{CS}$  or  $\overline{WR}$  goes high, initiates the conversion sequence.

#### analog sampling sequence

Sampling of the input signal occurs during clock cycles 3 thru 10 of the conversion sequence.

#### completed A/D conversion

When INT goes low, conversion is complete and the A/D result can be read. A new conversion can begin immediately. The A/D conversion is complete at the end of clock cycle 27 of the conversion sequence.

#### aborting a conversion in process and beginning a new conversion

If a conversion is initiated while a conversion sequence is in process, the ongoing conversion will be aborted and a new conversion sequence will begin.

#### reading the conversion result

When both  $\overline{CS}$  and  $\overline{RD}$  go low, all 13 bits of conversion data are output to the I/O bus. The format of the output is extended sign with 2's complement, right justified data. For both unipolar and bipolar cases, the sign bit D12 is low if  $V_{I+} - V_{I-}$  is positive and high if  $V_{I+} - V_{I-}$  is negative.



#### general

#### reset INT

When reading the conversion data, the falling edge of the first low-going combination of  $\overline{CS}$  and  $\overline{RD}$  will reset  $\overline{INT}$ . The falling edge of the low-going combination of  $\overline{CS}$  and  $\overline{WR}$  will also reset  $\overline{INT}$ .

#### ready out

For high-speed microprocessors, READY OUT allows the TLC1225 to insert a wait state in the microprocessor's read or write cycle.

#### reference voltage (Vref)

This voltage defines the range for  $|V_{I+} - V_{I-}|$ . When  $|V_{I+} - V_{I-}|$  equals  $V_{ref}$ , the highest conversion data value results. When  $|V_{I+} - V_{I-}|$  equals 0, the conversion data value is zero. Thus, for a given input, the conversion data changes ratiometrically with changes in  $V_{ref}$ .

#### TIE HIGH

This pin is a digital input and should be tied high.

#### calibration and conversion considerations

Calibration of the internal capacitor and A/D conversion are two separate actions. Each action is independently initiated. A calibration command that calibrates all seven internal capacitors is normally issued before conversion. A conversion command then initiates the A/D conversion. Subsequent conversions can be performed by issuing additional conversion commands. The calibration and conversion commands are totally independent from one another and can be initiated in any order. Calibration and conversion commands require 105 and 27 clock cycles, respectively.

The calibrate and conversion commands are initiated by writing control words on the six least significant bits of the data bus. These control words are written into the IC when either  $\overline{CS}$  or  $\overline{WR}$  goes high. The initiation of these commands is illustrated in the Timing Diagram. The bit patterns for the commands are shown in Table 1.

0000000				I/O	BUS			REQUIRED NUMBER
COMMAND	C5 + WH	DI5	DI4	DI3	DI2	DI1	D10	OF CLOCK CYCLES
Conversion	Ť	н	L	Х	Х	Х	L	27
Calibrate <sup>†</sup>	t	L	х	L	L	L	Ł	105

#### TABLE 1. CONVERSION COMMANDS

<sup>†</sup>Calibration is lost when clock is stopped.

#### analog inputs

#### differential inputs provide common-mode rejection

The differential inputs reduce common-mode noise. Common-mode noise is noise common to both IN+ and IN- inputs, such as 60-Hz noise. There is no time interval between the sampling of the IN+ and IN- so these inputs are truly differential. Thus, no conversion errors result from a time interval between the sampling of the IN+ and IN- inputs.

#### input bypass capacitors

Input bypass capacitors may be used for noise filtering. However, the charge on these bypass capacitors will be depleted during the input sampling sequence when the internal sampling capacitors are charged. Note that the charging of the bypass capacitors through the differential source resistances must keep pace with the charge depletion of the bypass capacitors during the input sampling sequence. Higher source resistances reduce the amount of charging current for the bypass capacitors. Also, note that fast, successive conversion



will have the greatest charge depletion effect on the bypass capacitors. Therefore, the above phenomenon becomes more significant as source resistances and the converssion rate (i.e., higher clock frequency and conversion initiation rate) increase.

In addition, if the above phenomenon prevents the bypass capacitors from fully charging between conversions, voltage drops across the source resistances will result due to the ongoing bypass capacitor charging currents. The voltage drops will cause a conversion error. Also, the voltage drops increase with higher  $|V_{l+} - V_{l-}|$  values, higher source resistances, and lower charge on the bypass capacitors (i.e., faster conversion rate).

For low-source-resistance applications ( $R_{SOURCe} < 100 \Omega$ ), a 0.001- $\mu$ F bypass capacitor at the inputs will prevent pickup due to the series lead inductance of a long wire. A 100- $\Omega$  resistor can be placed between the capacitor and the output of an operational amplifier to isolate the capacitor from the operational amplifier.

#### input leads

The input leads should be kept as short as possible, since the coupling of noise and digital clock signals to the inputs can cause errors.

#### power supply considerations

Noise spikes on the V<sub>CC</sub> lines can cause conversion error. Low-inductance tantalum capacitors (> 1  $\mu$ F) with short leads should be used to bypass ANLG V<sub>CC</sub> and DGTL V<sub>CC</sub>. A separate regulator for the TLC1225A or TLC1225B and other analog circuitry will greatly reduce digital noise on the supply line.

#### positive and negative full-scale adjustment

#### unipolar inputs

Apply a differential input voltage that is 0.5 LSB below the desired analog full-scale voltage (VFS) and adjust the magnitude of the REF input so that the output code is just changing from 0.1111.1111.1110 to 0.1111.1111. If this transition is desired for a different input voltage, the reference voltage can be adjusted accordingly.

#### bipolar inputs

First, follow the procedure for the unipolar case.

Second, apply a differential input voltage so that the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000. Call this actual differential voltage V $\chi$ . The ideal differential voltage for this transition is:

$$-V_{FS} + \frac{V_{FS}}{8192}$$
(1)

The difference between the actual and ideal differential voltages is:

$$Delta = V_X - \left(-V_{FS} + \frac{V_{FS}}{8192}\right)$$
(2)

Then apply a differential input voltage of:

$$V_{\chi} - \frac{\text{Delta}}{2}$$
 (3)

and adjust  $V_{ref}$  so the digital output code is just changing from 1 0000 0000 0001 to 1 0000 0000 0000. This procedure produces positive and negative full-scale transitions with symmetrical minimum error.





NOTES: A. The analog input must have some current return path to ANALOG GND. B. Bypass capacitor leads must be as short as possible.

FIGURE 6. ANALOG CONSIDERATIONS



**TYPICAL APPLICATIONS (Continued)** 



FIGURE 7. INPUT PROTECTION



NOTES: A. V<sub>I</sub> = 0.15 × ANLG V<sub>CC</sub> +. B. 15% of ANALOG V<sub>CC</sub> ≤ V<sub>XDR</sub> ≤ 85% of ANALOG V<sub>CC</sub>.

FIGURE 8. OPERATING WITH RATIOMETRIC TRANSDUCERS



D3220, FEBRUARY 1989

		and the second second second second second second second second second second second second second second second
٠	8-Bit Resolution	N PACKAGE
•	0.2% Linearity	(TOP VIEW)
•	Maximum Conversion Rate 25 MHz Typ 20 MHz Min	DGTL GND $\begin{bmatrix} 1 \\ 22 \end{bmatrix}$ ANLG GND (LSB) DO $\begin{bmatrix} 2 \\ 21 \end{bmatrix}$ DGTL V <sub>DD</sub> D1 $\begin{bmatrix} 3 \\ 20 \end{bmatrix}$ ANLG V <sub>DD</sub>
•	Analog Input Voltage Range V <sub>CC</sub> to V <sub>CC</sub> – 2 V	D2 4 19 REFB D3 5 18 ANLG INPUT
٠	Analog Input Dynamic Range 2 V to 5 V	D4_16 17_1ANLG INPUT D5_7 16_7 REFM
٠	TTL Digital I/O Level	D6 8 15 REFT
•	Low Power Consumption 200 mW Typ	(MSB) D7 []9 14 ] ANLG V <sub>DD</sub> CLK []10 13 ] DGTL V <sub>DD</sub>
٠	5-V Single-Supply Operation	DGTL GND
•	Interchangeable with Fujitsu MB40578	

#### description

The TLC5502 is a low-power ultra-high-speed video-band analog-to-digital converter that uses the LinEPIC<sup>™</sup> 1-µm CMOS process. It utilizes the full-parallel comparison (flash method) for high-speed conversion. It converts wide-band analog signals (such as a video signal) to a digital signal at a sampling rate of dc to 30 MHz. Because of such high-speed capability, the TL5502 is suitable for digital video applications such as digital TV, video processing with a computer, or radar signal processing.

The TL5502 is characterized for operation from 0°C to 70°C.

#### functional block diagram



LinEPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



equivalents of analog input circuit



equivalent of digital input circuit



	ANALOG INPLIT	<u> </u>	D	GIT		01	ITC		
STEP	VOLTAGE <sup>†</sup>		0		CC	DDE	517	01	
0	2.960 V	L	L	L	L	L	L	L	L
1	2.968 V	L	L	L	L	L	L	L	Н
	1					l ł			
127	3.976 V	L	н	н	н	н	н	н	н
128	3.984 V	н	L	L	L	L	L	L	L
129	3.992 V	н	L	L	L	L	L	L	н
						1			
254	4.992 V	н	н	н	н	н	н	н	L
255	5.000 V	н	н	н	н	н	н	н	н

#### FUNCTION TABLE

<sup>†</sup>These values are based on the assumption that V<sub>refB</sub> and V<sub>refT</sub> have been adjusted so that the voltage at the transition from digital 0 to 1 (V<sub>ZT</sub>) is 2.964 V and the transition to full scale (V<sub>FT</sub>) is 4.996 V. 1 LSB = 8 mV.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG V	-0.5 V to 7 V
Supply voltage range, DGTL VOLT	-0.5 V to 7 V
Input voltage range at digital input, VI	-0.5 V to 7 V
Input voltage range at analog input, VI	LG V <sub>DD</sub> + 0.5 V
Analog reference voltage range, Vref	LG V <sub>DD</sub> + 0.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, ANLG V <sub>DD</sub>	4.75	5	5.25	V
Supply voltage, DGTL V <sub>DD</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, VIL			0.8	V
Input voltage at analog input, VI	0		5	V
Analog reference voltage (top side), V <sub>refT</sub>	3		ANLG	V
			GND	v
Appleg reference veltage (better cide) V/ re	ANLG		2	V
Analog reference voltage (bottom side), vrefB	GND		5	v
Differential reference voltage, V <sub>refT</sub> - V <sub>refB</sub>	2		5	V
High-level output current, I <sub>OH</sub>			- 400	μA
Low-level output current, IOL			4	mA
Clock pulse duration, high-level or low-level, tw	25			ns
Operating free-air temperature, T <sub>A</sub>	0		70	°C



## electrical characteristics over operating supply voltage range, $T_A = 25 \,^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -400 \ \mu A$	2.4			V
VOL	Low-level output voltage	$I_{OL} = 4 \text{ mA}$			0.4	V
ų	Analog input current	$V_{I} = 4 V$			15	μA
Чн	Digital high-level input current	$V_{I} = 5 V$			1	μA
ηL	Digital low-level input current	$V_{I} = 0$			- 1	μA
4	Digital input current	$V_{I} = 7 V$			100	μA
IrefB	Reference current	V <sub>refB</sub> = 3 V		- 10		mA
<sup>I</sup> refT	Reference current	$V_{refT} = 5 V$		- 10		mA
ri	Analog input resistance		1			MΩ
Ci	Analog input capacitance			50	75	pF
1CC	Supply current			40	60	mA

### operating characteristics over operating supply voltage range, TA = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
EL	Linearity error				±0.2	%FSR
f <sub>max</sub>	Maximum conversion rate		20	30		MHz
t <sub>d</sub>	Digital output delay time	See Figure 3		15	30	ns

timing diagram







### **TYPICAL CHARACTERISTICS**

NOTE 2: This curve is based on the assumption that V<sub>refB</sub> and V<sub>refT</sub> have been adjusted so that the voltage at the transition from digital 0 to 1 (V<sub>ZT</sub>) is 4.000 V and the transition to full scale (V<sub>FT</sub>) is 4.992 V. 1 LSB = 16 mV.









D3224, FEBRUARY 1989

- 8-Bit Resolution
- ± 0.2% Linearity
- Maximum Conversion Rate . . . 30 MHz Typ 20 MHz Min
- Analog Output Voltage Range of V<sub>CC</sub> to V<sub>CC</sub> - 1 V
- TTL Digital Input Voltage
- 5-V Single Power Supply Operation
- Low Power Consumption . . .
   80 mW Typical
- Interchangeable with Fujitsu MB40778

#### description

The TLC5602 is a low-power ultra-high speed video digital-to-analog converter that uses the LinEPIC<sup>™</sup> 1-µm CMOS process. The TL5602 converts digital signals to analog signals at a sampling rate of dc to 20 MHz. Because of high-speed operation, the TLC5602 is suitable for digital video applications such as digital television, video processing with a computer, and radar-signal processing.

The TLC5602 is characterized for operation from 0°C to 70°C.





FUNCTION TABLE

0750			OUTPUT						
STEP	D7	D6	D5	D4	D3	D2	D1	D0	VOLTAGE <sup>†</sup>
0	L	L	L	L	L	L	L	L	3.980 V
1	L	L	L	L	L	L	L	н	3.984 V
1				ł					
127	L	н	н	н	н	н	н	н	4.488 V
128	н	L	L	L	L	L	L	L	4.492 V
129	н	L	L	L	L	L	L	н	4.496 V
1									1
254	н	н	н	н	н	н	н	L	4.996 V
255	н	н	н	н	н	н	н	н	5.000 V

<sup>†</sup>For V<sub>DD</sub> = 5 V, V<sub>ref</sub> = 3.976 V.

#### functional block diagram



LinEPIC is a trademark of Texas Instruments Incorporated.





### TLC5602 Linepic™ 8-Bit digital-to-Analog converter



#### schematic of digital input and analog output

<sup>†</sup>ANLG GND and DGTL GND are not connected internally and should be tied together as close to the device as possible.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG VDD, DGTL VDD	-0.5 V to 7 V
Digital input voltage range, V <sub>1</sub>	-0.5 V to 7 V
Analog reference voltage range, Vref 3.5 V	to V <sub>DD</sub> +0.5 V
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	4.75	5	5.25	V
Analog reference voltage, V <sub>ref</sub> (see Note 1)	3.8	4	4.2	V
High-level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, VIL			0.8	V
Pulse duration, CLK high or low, tw	25			ns
Setup time, data high before CLK1, t <sub>SU</sub>	12.5			ns
Hold time, data high after CLK <sup>1</sup> , t <sub>h</sub>	12.5			ns
Phase compensation capacitance, C <sub>comp</sub> (see Note 2)	1			μF
Operating free-air temperature, T <sub>A</sub>	0		70	°C

NOTES: 1. Vref should be greater than or equal to V\_DD  $\,-\,$  1.2 V.

2. The phase compensation capacitor should be connected between COMP and ANLG GND.



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
ін	High-level input current	$V_{DD} = 5.25 \text{ V}, \text{ V}_{I} = 2.7 \text{ V}$			1	μA
41	Low-level input current	$V_{DD} = 5.25 \text{ V}, \text{ V}_{I} = 0.4 \text{ V}$			- 1	μA
Iref	Input reference current	$V_{ref} = 4 V$	1		1	μΑ
VFS	Full-scale analog output voltage		V <sub>DD</sub> – 15	VDD	V <sub>DD</sub> + 15	mV
Vzs	Zero-scale analog output voltage	VDD = 5 V, Vret = 4 V	3.919	3.98	4.042	V
ro	Output resistance	$T_A = 25 ^{\circ}C$	60		100	Ω
Ci	Input capacitance	$f_{clock} = 1 \text{ MHz}, T_A = 25 \text{ °C}$		15		pF
IDD	Supply current	$V_{ref} = 4.05 V$		16	25	mA

#### operating characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	МАХ	UNIT
EL	Linearity error, best-straight-line				±0.2%	
ED	Linearity error, differential				±0.1%	
Gdiff	Differential gain	NTSC 40 IRE modulated ramp,			2%	
¢diff	Differential phase	f <sub>clock</sub> = 14.3 MHz			2 °	
tpd	Propagation delay, CLK to analog output	$C_L = 10 \text{ pF}$		25		ns
ts	Settling time to within ½LSB	$C_L = 10 \text{ pF}$		30		ns

PARAMETER MEASUREMENT INFORMATION

<sup>†</sup>All typical values are at  $V_{DD} = 5 V$  and  $T_A = 25 \,^{\circ}C$ .







### **TLC5602** LinEPIC<sup>™</sup> 8-BIT DIGITAL-TO-ANALOG CONVERTER



#### **TYPICAL CHARACTERISTICS**



D2166, OCTOBER 1986-REVISED FEBRUARY 1989

- Advanced LinCMOS<sup>™</sup> Silicon-Gate Technology
- Monotonic Over the Entire A/D Conversion Range
- Fast Settling Time
- CMOS/TTL Compatible
- Four-Quadrant Multiplication
- Designed to be Interchangeable with Analog Devices AD7533, AD7520, and PMI PM-7533

KEY PERFORMANCE				
SPECIFICATIONS				
Resolution	10 Bits			
Linearity Error 1/2 LSB				
Power Dissipation 30 mW				
Settling Time	150 ns			

#### description

The TLC7533 and AD7533 are Advanced LinCMOS<sup>™</sup> 10-bit digital-to-analog converters featuring two- and four-quadrant multiplication.

The TLC7533 and AD7533 are functionally equivalent to the AD7520 and have the same pinout. Texas Instruments advanced thin-filmon-monolithic-CMOS fabrication process provides 10-bit linearity without laser trimming.

The TLC7533 and AD7533 feature TTL or CMOS compatibility with low input leakage currents from 5-V to 15-V power supplies. Output scaling is provided by an internal feedback resistor and an external operational amplifier. Either positive or negative reference voltages can be used.

The TLC7533C and AD7533I are characterized for operation from -25 °C to 85 °C. The TLC7533L and AD7533C are characterized for operation from 0 °C to 70 °C.



#### FN CHIP CARRIER PACKAGE (TOP VIEW)



NC-No internal connections

#### **AVAILABLE OPTIONS**

SYMBOLIZATION <sup>†</sup>		OPERATING
DEVICE	PACKAGE	TEMPERATURE
DEVICE	SUFFIX	RANGE
TLC7533C	D, FN, N	0°C to 70°C
TLC7533I	D, FN, N	-25°C to 85°C
AD7533C	FN, N	- 25 °C to 85 °C
AD7533L	FN, N	0°C to 70°C

<sup>†</sup> In many instances, these ICs may have both TLC7533 and AD7533 labeling on the package.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)	v
Digital input voltage, VI	V
Output voltage at $T_A = 25 ^{\circ}$ C, OUT1 and OUT2 $\pm 25 ^{\circ}$	V
RFB to ground at $T_A = 25 ^{\circ}C$	D
Reference voltage, V <sub>ref</sub> ±25	V
Operating free-air temperature range: TLC7533I, AD7533C 25 °C to 85 °	С
TLC7533C, AD7533L	С
Storage temperature range	С
Case temperature for 10 seconds: FN package	С
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °	С

NOTE 1: All voltage values are with respect to the network ground terminal.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VDD				16.5	V
Reference voltage, V <sub>ref</sub>			±10		V
High-level input voltage, VIH					V
Low-level input voltage, V <sub>IL</sub>				0.8	V
	TLC7533I, AD7533C	- 25		85	
Operating free-air temperature, 1A	TLC7533C, AD7533L	0		70	

# electrical characteristics over recommended operating temperature range, $V_{DD}$ = 15 V, $V_{ref}$ = ±10 V, OUT1 and OUT2 at 0 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
liikg	g Input leakage current		$V_I = 0 \text{ or } V_{DD}$			± 1	μΑ
ri -	Input resistance, REF (see	Note 2)			5	20	kΩ
			Digital inputs at Vu	Full range		± 200	
lo.	Output lookage ourrept	0011		25 °C		± 50	- ^
Olkg Output leakage current	Output leakage current	01172	Digital inputs at Val	Full range		± 200	IIA IIIA
	0012		25°C		± 50		
4	Supply voltage sensitivity		$V_{DD} = 14 V \text{ to } 17 V,$	Full range		0.008	
∿svs	$\Delta A_V / \Delta V_{DD}$ (see Note 3)		Digital inputs at $V_{IH}$ or $V_{IL}$	25°C		0.005	707 70
IDD	Supply current					2	mA
Ci	i Input capacitance		$V_{I} = 0 \text{ or } V_{DD}$			5	pF
		OUT1	Digital inputs at Vu			100	
c		OUT2				35	
Co	Output capacitance	OUT1	Digital inputs at Vu			35	pr
		OUT2				100	

NOTES: 2. Temperature coefficient is approximately - 300 ppm/°C.

3. A<sub>V</sub> is the ratio of the D/A external operational amplifier output voltage to the REF input voltage when using the internal feedback resistor.



operating characteristics over recommended operating free-air temperature range,  $V_{DD}$  = 15 V,  $V_{ref}$  = 10 V, OUT1 and OUT2 at 0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
Relative accuracy	See Note 4			±0.05	%FSR
Gain array	Digital inputs - Vue San Natao 4 and 5	Full range		±1.5	0/ ES
Gain endi	Digital inputs = VIH, see Notes 4 and 5 25°C			±1.4	705
To $\pm 0.05\%$ FSR, R <sub>L</sub> = 100 $\Omega$			150		
Digital inputs changing from VIH to VIL, or VIL to VIH			150	115	
Digital inputs at VIL,			1	+ 0.1	0/ ECD
	$V_{ref} = \pm 10 V$ sine wave at 100 kHz		±0.1		70F3N

NOTES 4. Practical Full Scale Range (FSR) =  $V_{ref}$  - 1 LSB.

5. Gain error is measured using an internal feedback resistor, Full Scale (FS) =  $V_{ref}$  (1023/1024). Maximum gain change from  $T_A = 25$  °C to minimum or maximum temperature is ±0.1% FSR.



#### PRINCIPLES OF OPERATION

The TLC7533 and AD7533 are 10-bit multiplying D/A converters consisting of an inverted R-2R ladder and analog switches. Binary-weighted currents are switched between the OUT1 and OUT2 bus lines by NMOS current switches. The on-state resistances of these switches are binarily scaled so that the voltage drop across every switch is the same. The OUT1 and OUT2 bus lines should be maintained at the same potential so that the current in each ladder leg remains constant and is independent of the switch state. Most applications require only the addition of an external operational amplifier and a voltage reference.

The equivalent circuit for all digital inputs low is shown in Figure 1. With all of the digital inputs low, the entire reference current,  $I_{ref}$ , is switched to OUT2 as shown in Figure 2. The current source  $I_{ref}/1024$  represents the constant current flowing through the termination resistor of the R-2R ladder; while the current source  $I_{lkg}$  represents leakage currents to the substrate. The output capacitances,  $C_{O(1)}$  and  $C_{O(2)}$ , are due to the capacitance of the NMOS current switches and vary with the switch state. With all digital inputs low, all of the current switches and the entire resistor ladder are switched to the OUT2 bus line. The capacitance appearing at OUT2 is a maximum of 100 pF; at OUT1 there is a maximum of 35 pF. With all digital inputs high, all of the current switches are switched to OUT1, and 100 pF maximum appears at OUT1. A maximum of 35 pF appears at OUT2 as shown in Figure 3.













#### TYPICAL APPLICATION DATA

The TLC7533 and AD7533 are capable of performing 2-guadrant or full 4-guadrant multiplication. Circuit configurations for 2-guadrant or 4-guadrant multiplication are shown in Figures 4 and 5. Input coding for unipolar and bipolar operation are summarized in Tables 1 and 2, respectively.









NOTES: 6. RA and RB are used only if gain adjustment is required. 7. C1 (10-33 pF) may be required for phase compensation when using high-speed op-amps.

#### TABLE 1. UNIPOLAR BINARY CODE

DAC DIGITAL INPUT MSB LSB <sup>†</sup>	ANALOG OUTPUT
1111111111	– VI (1023/1024)
100000001	– VI (513/1024)
100000000	$-V_{I}(512/1024) = -V_{ref}/2$
0111111111	– V <sub>I</sub> (511/1024)
000000001	- VI (1/1024)
000000000	$-V_{ }(0/1024) = 0$

 $^{\dagger}$  1 LSB = (2 - 10) V<sub>I</sub>  $^{\ddagger}$  1 LSB = (2 - 9) V<sub>I</sub>

#### TABLE 2. BIPOLAR (OFFSET BINARY) CODE

DAC DIGITAL INPUT MSB LSB <sup>‡</sup>	ANALOG OUTPUT
111111111	+ VI (511/512)
100000001	+ VI (1/512)
100000000	0
011111111	– VI (1/512)
000000001	– VI (511/512)
0000000000	$-V_{I}(512/512) = -V_{I}$



3-69

Product Previews

,

#### TYPICAL APPLICATION DATA

The TLC7533 and AD7533 may be used in voltage output operation as shown in Figure 6. In this configuration, the input voltage is applied to the OUT1 terminal and the output voltage is taken from the REF terminal. The output voltage varies with the digital input code according to the equation shown. The output should be buffered to prevent loading errors due to the high output resistance of this circuit (typically 10 k $\Omega$ ). The input voltage should not exceed 1.5 V to ensure nonlinearity errors less than 1 LSB.



#### FIGURE 6. VOLTAGE OUTPUT OPERATION

By connecting the DAC in the feedback of an op-amp as shown in Figure 7, the circuit behaves as a programmable gain amplifier with the transfer function:

$$V_0 = -V_1 \left(\frac{1024}{D}\right)$$

VO/VI

- 1.00097

- 2

-4

- 8

- 512

- 1024

where D = Digital Input Code (expressed as a decimal number)



FIGURE 7. PROGRAMMABLE GAIN AMPLIFIER



#### TYPICAL APPLICATION DATA

The programmable function generator shown in Figure 8 produces both square and triangular wave output at a frequency determined by the digital input code. The digital input of the digitally programmable limit detector shown in Figure 9 determines the trip point of the PASS/FAIL output. For a digital input of 00000 00000, the threshold is 0 V, for 11111 11111, the threshold is  $-V_{ref}$ .

















FIGURE 11. 10-BIT AND SIGN MULTIPLYING D/A





Data Sheets 2

Product Previews 3

Mechanical Data

4

# Contents

	Page
Ordering Instructions	4-3
Mechanical Data	4-5

### **ORDERING INSTRUCTIONS**

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is shown in the ''Available Options'' table on each data sheet and is usually denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.

			EXAMPLE:	TLC 544M J /883B	
Prefix				/ / / /	
MUST CONT	AIN TWO				
TL TI Linear Products TLC TI Linear Silicon-Gate CMOS Products					
STANDARD SECOND-SOURCE PREFIXES					
AD Analog Devices ADC National ICL Intersil					
Unique Circu	it Descript	ion Including Tempe	rature Range ————	/ /	
MUST CONT	AIN TWO (From	TO SIX CHARACTE Individual Data Shee	RS ets)		
Examples:	10 191 1540	1255A 32040C			
Package ——				/	
MUST CONT	AIN ONE	OR TWO LETTERS			
D, DW, FK, I (From Pin-Co	FN, J, JD, nnection [	N, P Diagrams on Individu	al Data Sheet)		
MIL-STD-883B, Method 5004, Class B					
OMIT/883B	WHEN NO	T APPLICABLE			

Circuits are shipped in one of the carriers below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier.

Small Outline (D, DW) Dual-In-Line (J, JD, N, P) - Slide Magazines - A-Channel Plastic Tubing - Sectioned Cardboard Box - Individual Cardboard Box Chip Carriers (FK, FN)

-Anti-Static Plastic Tubing



4-3

Mechanical Data



4-4

#### D008, D014, and D016 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within  $\pm 0,051$  (0.002) exclusive of solder.



#### DW016, DW020, DW024, and DW028 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



<sup>†</sup>The 28-pin package drawing is presently classified as Advance Information.

NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within  $\pm 0,051$  (0.002) exclusive of solder.



4
#### FK020 and FK028 ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.

FK package terminal assignments conform to JEDEC Standards 1 and 2.





#### FN020, FN028, FN044, FN068, and FN084 plastic chip carrier packages

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.

B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

C. The lead contact points are planar within 0,10 (0.004).

#### J014 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### J018 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

#### J020 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



### **MECHANICAL DATA**

#### J028 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

4



#### JD024 and JD028 ceramic side-braze dual-in-line packages

Each of these hermetically sealed dual-in-line packages consists of a ceramic base, metal can, and sidebrazed tin-plated leads. These packages are intended for insertion in mounting-hole rows on 15,14 (0.600) centers. Leads require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



### **MECHANICAL DATA**

#### N014 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers (see Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



**Mechanical Data** 

4

#### N016 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



### **MECHANICAL DATA**

#### N018 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



#### N020 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



### **MECHANICAL DATA**

#### N022 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 10,16 (0.400) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



#### N028 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



#### P008 dual-in-line plastic package

This package consists of a circuit mounted on an 8-pin lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers (See Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Solder-plated leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



Mechanical Data

4

# TI Sales Offices | TI Distributors

ALABAMA: Huntsville (205) 837-7530. ARIZONA: Phoenix (602) 995-1007; Tucson (602) 292-2640.

CALIFORNIA: Irvine (714) 660-1200; Roseville (916) 786-9208; San Diego (619) 278-9601; Santa Ciars (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074. FLORIDA: Altamonte Springs (305) 260-2116; Ft. Lauderdale (305) 973-8502; Tampa (813) 885-7411.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-2925. INDIANA: Carmel (317) 573-6400; Ft. Wayne (219) 424-5174.

IOWA: Cedar Rapids (319) 395-9550.

KANSAS: Overland Park (913) 451-4511

MARYLAND: Columbia (301) 964-2003.

MASSACHUSETTS: Waltham (617) 895-9100.

MICHIGAN: Farmington Hills (313) 553-1569; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300. MISSOURI: St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsle (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0933; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Beaver Creek (513) 427-6200.

OREGON: Beaverton (503) 643-6758. PENNSYLVANIA: Blue Bell (215) 825-9500.

PUERTO RICO: Hato Rey (809) 753-8700.

TENNESSEE: Johnson City (615) 461-2192.

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

WASHINGTON: Redmond (206) 881-3080. WISCONSIN: Brookfield (414) 782-2899.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 336-1860.

## **TI Regional Technology Centers**

CALIFORNIA: Irvine (714) 660-8105; Santa Clara (408) 748-2220; GEORGIA: Norcross (404) 662-7945. ILLINOIS Arlington Heights (312) 640-2909. MASSACHUSETTS: Waltham (617) 895-9196. TEXAS: Richardson (214) 680-5066. CANADA: Nepean, Ontario (613) 726-1970.

TI AUTHORIZED DISTRIBUTORS Arrow/Klerulff Electronics Group Arrow (Canada) Future Electronics (Canada) GRS Electronics Co., Inc. Hall-Mark Electronics Marshall Industries **Newark Electronics** Schweber Electronics **Time Electronics** Wyle Laboratories **Zeus Components** 

**OBSOLETE PRODUCT ONLY --**Rochester Electronics, Inc. Newburyport, Massachusetts (508) 462-9332

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Schweber (205) 895-0480.

ARIZONA: Arrow/Kierulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-02 Schweber (602) 431-0030; Wyle (602) 866-2888. 496-0290:

Schweber (502) 431-0030; Wyle (602) 856-2888. CALIFORNIA: Los Angeles/Orange County: Arrow/Kierulf (818) 701-7500, (718) 838-3422; Hairsmit (818) 701-7500, (718) 838-3422; Hairsmit (818) 407-0101, (718) 439-5500, (714) 458-3953; Schweber (818) 880-9686; (714) 863-3953; Schweber (818) 880-9686; (714) 863-3953; Zeus (714) 921-9000; (818) 889-3833; Sacramento: Hail-Mark (916) 624-9781; Marshall (916) 635-9700; Schweber (916) 384-0222; Wyle (916) 638-5202; Schweber (916) 384-0222; Wyle (916) 638-5202; Schweber (916) 372-9600; Hail-Mark (619) 268-1201; Marshall (619) 757-9600; Hail-Mark (608) 432-7171; Wyle (408) 727-2500; Zeus (408) 998-5121. OL ODBCO: Answel/Kerniff (202) 700 4444.

COLORADO: Arrow/Kierulff (303) 790-4444; Hali-Mark (303) 790-1662; Marshall (303) 451-8383; Schweber (303) 799-0258; Wyle (303) 457-9953.

CONNETICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822; Schweber (203) 264-4700.

Schweber (203) 294-9700. FLORIDJ: FL. Lauderdale: Arrow/Kieruffl (305) 429-8200; Hall-Mark (305) 971-9280; Marshail (305) 977-4880; Schweber (305) 977-7511; Orlando: Arrow/Kieruffl (407) 323-0252; Hail-Mark (407) 830-855; Marshail (407) 767-8585; Schweber (407) 830-4852; Marshail (407) 767-8585; Schweber (407) 331-7555; Zeus (407) 365-3000; Tampa: Hail-Mark (813) 350-4543; Marshail (813) 576-1399; Schweber (813) 541-5100.

GEORGIA: Arrow/Kierulff (404) 449-8252; Hall-Mark (404) 447-8000; Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow/Kierulff (312) 250-0500; Hall-Mark (312) 860-3800; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.

INDIANA: Indianapolis: Arrow/Kierulff (317) 243-9353; Hali-Mark (317) 872-8875; Marshall (317) 297-0483; Schweber (317) 843-1050.

IOWA: Arrow/Kierulff (319) 395-7230; Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2922.



MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 235-9464; Schweber (301) 840-5900; Zeus (301) 997-1118.

MASSACHUSETTS Arrow/Kierulf (508) 658-0900; Hail-Mark (508) 667-0902; Marshall (508) 658-0810; Schweber (617) 275-5100; Time (617) 532-6200; Wyle (617) 273-7300; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow/Kierulff (313) 462-2290; Hall-Mark (313) 462-1205; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow/Kierulff (616) 243-0912.

MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Schwr. er (612) 941-5280.

MISSGJRI: St. Louis: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Schweber (314) 739-0526.

NEW HAMPSHIRE: Arrow/Kierulff (603) 668-6968; Schweber (603) 625-2250.

NEW JERSEY: Arrow/Kierulff (201) 538-0900, (609) 596-8000; GRS Electronics (609) 964-8560; Hall-Mark (201) 875-4415, (201) 882-9773, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9190; Schweber (201) 227-7880.

NEW MEXICO: Arrow/Kierulff (505) 243-4566.

NEW YORK: Long Island: Arrow/Kieruff (516) 231-1009; Hal-Mark (516) 737-0600; Marshall (516) 273-2424; Schweber (516) 334-7474; Zeus (914) 937-7400; Rochester: Arrow/Kieruff (716) 427-0300; Hali-Mark (716) 424-2222; Syracuse: Marshall (607) 798-1611.

NORTH CAROLINA: Arrow/Kierulff (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Schweber (919) 876-0000.

Matshail (317) 09205, 30140007 (317) 073007 Hail-Mark (216) 349-4632; Marshall (216) 248-3930; Hail-Mark (216) 349-4632; Marshall (216) 248-1788; Schweber (216) 464-2970; Columbus: Hail-Mark (614) 888-3313; Dayton: Arrow/Kierulf (513) 435-5563; Marshall (513) 898-4480; Schweber (513) 439-1800.

OKLAHOMA: Arrow/Kierulff (918) 252-7537; Schweber (918) 622-8003.

OREGON: Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 640-6000.

PENNSYLVANIA: Arrow/Kierulff (412) 856-7000, (215) 928-1800; GRS Electronics (215) 922-7037; Marshall (412) 963-0441; Schweber (215) 441-0600, (412) 963-6804.

TEXAS: Austin: Arrow/Kierulff (512) 835-4180;
 Hail-Mark (512) 258-8848; Marshall (512) 837-1991;
 Schweber (512) 339-0088; Wyle (512) 839-9957;
 Dalfas: Arrow/Kierulff (214) 80-6464;
 Hail-Mark (214) 651-300; Myle (512) 839-5200;
 Schweber (214) 661-5010; Wyle (214) 235-9953;
 Zusus (214) 7761-7010;
 Storowick (214) 7173) 530-706;
 Houston: Arrow/Kierulff (713) 850-706;
 Hail-Mark (713) 781-100;
 Marshall (214) 867-300;
 Schweber (713) 781-100;
 Marshall (713) 879-9953.

UTAH: Arrow/Kierulff (801) 973-6913; Hall-Mark (801) 972-1008; Marshall (801) 485-1551; Wyle (801) 974-9953.

WASHINGTON: Arrow/Kierulff (206) 575-4420; Marshall (206) 486-5747; Wyle (206) 881-1150.

WISCONSIN: Arrow/Kierulff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Schweber (414) 784-9020.

Schweber (419) 744-9020. CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2658; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; Ouebec City: Arrow Canada (419) 671-7769; Toronto: Arrow Canada (419) 672-7769; Future (416) 654-771; Marshall (416) 672-2161; Vancouved; 924-1166.

## Customer **Response** Center

TOLL FREE: (800) 232-3200 OUTSIDE USA: (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

A-189

## TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007;TUCSON: 818 W. Miracle Mile, Suite 43, Tucson, AZ 85705, (602) 292-2640.

Mile, Suite 43, Tucson, AZ 85705, (602) 292-2840. CALIFORNIA: trvine: 17891 Cartwright Dr., Irvine, CA 92714, (714) 660-1200; Roseville: 1 Sierra Gate Plaza, Roseville: CA 95674; (916) 736-950 San Diego: 4333 View Ridge Ave., Suite 100, San Diego: CA 92123, (619) 228-9601; Santa Clare: 5353 Betsy Ross Dr., Santa Clare, CA 95054, (408) 980-9000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217-7010; Woodland Hills; 21220 Ervin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Altamonte Springs: 370 S. North Lake Blvd, Aftamonte Springs, FL 32701, (305) 260-2116; Ft. Lauderdale: 2260 N.W. 62nd St., Ft. Lauderdale: FL 33309, (305) 973-8502; Tampa: 4R03 George Rd., Suite 390, Tampa, FL 33634, (813) 885-7411.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Carmel: 550 Congressional Dr., Carmel, IN 46032, (317) 573-6400.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 201, Cedar Rapids, IA 52402, (319) 395-9550.

KANSAS: Overland Park: 7300 College Blvd., Lighton Plaza, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Dr., Columbia MD 21045, (301) 964-2003.

MASSACHUSETTS: Waltham: 950 Winter St., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1569. Grand Rapids: 3075 Orchard Vista Dr. S.E., Grand Rapids, MI 49506, (616) 957-4200.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie: MN 55344 (612) 828-9300.

MISSOURI: St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050.

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer Dr., East Syracuse, NY 13057, (315) 463-9291; Melville: 1835 Walt Whitman Rd., P.O. Box 2936, Melville, NY 11747, (516) 454-6600; Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 385-8720;

Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0933; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

 OHIO:
 Beachwood:
 23775
 Commerce Park Rd.,
 Isective
 OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Blue Bell: 670 Sentry Pkwy, Blue Bell, PA 19422, (215) 825-9500.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TENNESSEE: Johnson City: Erwin Hwy, P.O. Drawer 1255, Johnson City, TN 37605 (615) 461-2192.

TEXAS: Austin: 12501 Research Blvd., Austin, TX 78759, (512) 250-7855; Richardson: 1001 E. Campbell Rd, Richardson, TX 75081, (214) 880-5082; Houston: 8100 Southwest Frwy., Suite 250, Houston, TX 77074, (713) 776-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, 1512) 4961-1779.

UTAH: Murray: 5201 South Green St., Suite 200, Murray, UT 84123, (801) 266-8972.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 782-2899.

CANADA: Nepeen: 301 Moodie Drive, Mallorn Center, Nepean, Ontario, Canada, K2H9C4, (613) 726-1970. Nichmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent: Ville St. Laurent Quebec, Gado Trans Canada Hwy., St. Laurent, Quebec, Canada H4S1R7, (514) 336-1860.

ARGENTINA: Texas Instruments Argentina Viamonte 1119, 1053 Capital Federal, Buenos Aires, Argentina, 541/748-3699

Australıla (& NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Vales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-6877; 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2066.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrabe B/16, A-2345 Brunn/Gebirge, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: 11, Avenue Jules Bondetlaan 11, 1140 Brussels, Belgium, (02) 242-3080.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, 2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Ahertajantie 3, P.O. Box 81, ESP00, Finland, (90) 0-461-422.

FRANCE: Texas Instruments France: Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 Velizy-Villacoublay cedex (1) 30 70 1003.

GERMANY (Fed. Republic of Gernamy): Texas Instruments Deutschland GmbH: Haggertystrasse 1, 8050 Freising, 8161 + 80-4591; Kurtuerstendamm 195/196, 1000 Berlin 15, 304 + 882-7365; IN, Hagen 43/Kibbeistrasse, .19, 4300 Essen, 201-24250; Kirchhorsterstrasse 2, 3000 Hannover 51, 511 + 648021; Maybachstrabe 11, 7302 Ostfilden 2-Neinigen, 711 + 34030.



HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Ctr., 7 Canton Rd., Kowloon, Hong Kong, (852) 3-7351223.

IRELAND: Texas Instruments (Ireland) Limited: 7/8 Harcourt Street, Stillorgan, County Dublin, Eire, 1 781677.

TTALY: Texas Instruments Italia S.p.A. Divisione Semiconduttori: Viale Europa, 40, 20093 Cologne Monzese (Milano), (02) 253001; Via Castello della Magliana, 38, 00148 Roma, (06) 522651; Via Amendola, 17, 40100 Bologna, (051) 554004.

KOREA: Texas Instruments Korea Ltd., 28th Fl., Trade Tower, #159, Samsung-Dong, Kangnam-ku, Seoul, Korea 2 + 551-2810.

MEXICO: Texas Instruments de Mexico S.A.: Alfonso Reyes-115, Col. Hipodromo Condesa, Mexico, D.F., Mexico 06120, 525/525-3860.

MIDDLE EAST: Texas Instruments: No. 13, 1st Floor Mannai Bldg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973+274681.

NETHERLANDS: Texas Instruments Holland B.V., 19 Hogehilweg, 1100 AZ Amsterdam-Zuidoost, Holland 20+5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 0585, Oslo 5, Norway, (2) 155090.

PEOPLES REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 Citic Bldg., 19 Jianguomenwai Dajje, Beijing, China, (861) 5002255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba- Lepanto Bldg., Paseo de Roxas, Makati, Metro Manila, Philippines, 817-60-31.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILANDI: Texas Instruments Singapore (PTE) Ltd., Asia Pacific Division, 101 Thompson Rd. #23-01, United Square, Singapore 1130, 350-8100.

SPAIN: Texas Instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 28036, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): S-164-93, Stockholm, Sweden, 8 - 752-5800.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co., 9th Floor Bank Tower, 205 Tun Hwa N. Rd., Taipei, Taiwan, Republic of China, 2 + 713-9311.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 270111.

