

# **High-Performance FIFO Memories** Unidirectional and Bidirectional





	General Information	<b>8.1</b> 6
	Unidirectional Clocked FIFOs	<b>2</b>
	Unidirectional FIFOs	
	Bidirectional Clocked FIFOs	24
<b></b>	Bidiroctional EIEOs	
		調しる法語
	Product Previews	6
	Articles and Application Notes	
		n - Lange and Anna Anna Anna Anna Anna Anna Anna
	Mechanical Data	8

· · · .

# High-Performance FIFO Memories Data Book

Unidirectional and Bidirectional

1**992** 



## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1992, Texas Instruments Incorporated

Printed in the U.S.A.

## INTRODUCTION

First-In, First-Out (FIFO) memories from Texas Instruments are valuable data path elements for eliminating bottlenecks and regulating flow. Data transfers in and out of a FIFO memory are independent of one another and allow the device to be the communication medium between two asynchronous systems. Empty and full status flags that prevent underflow and overflow conditions are standard with all devices, and many have programmable almost full/almost empty flags to optimize the control of a particular system.

Each FIFO is constructed with a dual-port SRAM, read and write address incrementing logic, and flag circuitry. Rising-edge-triggered clocks are featured on all TI FIFOs, with self-timed reads and writes on memory that allow a large variance of usable pulse widths. The *strobed* style of FIFO produced by TI writes data to memory on each low-to-high transition of the load clock (LDCK) input and reads data on each rising edge of the unload clock (UNCK) input.

TI's *clocked* style FIFO can also receive asynchronous clocks for writing and reading data, but the clock inputs are designed to be continuous, with the rising edge affecting data transfers when separate enable signals are asserted. This characteristic allows a seamless interface between the device and other high-speed buses or microprocessors with similar control. The availability of the free-running clock also provides the means to synchronize the full and empty status flags for use as reliable control signals and reduce the amount of external support logic. Each TI clocked FIFO has its empty flag synchronized to the read clock and its full flag synchronized to the write clock with at least two flip-flop stages. Clocked FIFOs produced in Advanced CMOS technology can support clock frequencies up to 67 MHz, and the SN74ABT7819, the first FIFO produced in Advanced BiCMOS technology, is capable of speeds up to 80 MHz. The SN74ABT7819 is also a bidirectional FIFO, with two independent FIFO memories combined on one chip to buffer data in opposite directions.

Memory organization of the FIFOs ranges in depth from 16 words to 2048 words and data bit widths of 4, 5, 8, 9, and 18. To accommodate the need of reducing the package area as data widths increase, many TI FIFO memories are offered in *shrink* surface-mount packages. The SSOP and SQFP packages, with 25-mil and 0.5-mm lead pitch, respectively, can reduce the FIFO-dedicated board area by 70% over PLCC packages.

Texas Instruments continues to offer leading-edge solutions to customers' needs in both packaging technology and device architecture. This is evidenced by the 120-pin SQFP with 16 mm  $\times$  16 mm area used to house the upcoming 32- and 36-bit products. With features such as synchronous retransmit, mailbox bypass registers, byte swapping, and bus-width matching, these devices provide a high level of integration in a compact area for applications such as interfacing a digital signal processor (DSP) to a host processor and matching systems with different memory organizations.

v

# **PRODUCT STAGE STATEMENTS**

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

The next statements must be used in combination:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

If any of the pages contain PRODUCT PREVIEW information, this statement must appear at the lower left on those pages:

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If any of the pages contain ADVANCE INFORMATION, this statement must appear at the lower left on those pages:

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

# Contents

Section 1 – General Information 1–1
Glossary    1–3      Explanation of Function Tables    1–6      D Flip-Flop and Latch Signal Conventions    1–8      Thermal Information    1–9
Section 2 – Unidirectional Clocked FIFOs
SN74ACT7801
1024 × 18 Clocked First-In, First-Out Memory
512 × 18 Clocked First-In, First-Out Memory
256 × 18 Clocked First-In, First-Out Memory
2048 × 9 Clocked First-In, First-Out Memory
1024 × 18 Clocked First-In, First-Out Memory With 3-State Outputs
64 × 18 Clocked First-In, First-Out Memory
Section 3 – Unidirectional FIFOs
SN74ACT7802
1024 × 18 Asynchronous First-In, First-Out Memory
SN74ACT7804
SN74ACT7806 256 × 18 First-In, First-Out Memory
SN74ACT7808
SN74ACT7814
64 × 18 First-In, First-Out Memory
16 x 5 Asynchronous First-In, First-Out Memory
SN74ALS232B 16 x 4 Asynchronous First-In First-Out Memory 3-71
SN74ALS233B
16 x 5 Asynchronous First-In, First-Out Memory
64 × 8 Asynchronous First-In, First-Out Memory
SN74ALS2233A
64 x 9 Asynchronous First-In, First-Out Memory
Section 4 – Bidirectional Clocked FIFOs
SN74ABT7819
512 x 18 x 2 Clocked First-In, First-Out Memory 4–3
Section 5 – Bidirectional FIFOs
SN74ABT7820
512 x 18 x 2 First-In, First-Out Memory 5–3 SN74ACT2225
1024 × 9 × 2 Asynchronous First-In, First-Out Memory

SN74ACT2236	
1024 × 9 × 2 Asynchronous First-In, First-Out Memory	:9
32 x 9 x 2 Asynchronous Bidirectional First-In First-Out Memory 5-4	11
	•
Section 6 – Product Previews	1
SN74ABT7815	
64 × 36 × 2 Clocked First-In, First-Out Memory With Bus Matching and Byte Swapping 6-3	J
SN74ABT7816	
64 × 36 × 2 Clocked First-In, First-Out Memory	5
SN74ABT7817	-
64 × 36 Clocked First-In, First-Out Memory with Bus Matching and Byte Swapping 6-1	1
64 x 36 x 2 Clocked First-In. First-Out Memory	9
SN74ACT2226, SN74ACT2228	-
Dual 64 × 1 and Dual 256 × 1 Clocked First-In, First-Out Memories	!1
SN74ACT2227, SN74ACT2229	
Dual 64 x 1 and Dual 256 x 1 First-In, First-Out memories	1
512 x 32 x 2 Clocked First-In, First-Out Memory	1
SN74ACT7822	
512 × 36 × 2 Clocked First-In, First-Out Memory 6-4	9
SN74ACT7823	
1024 × 36 Clocked First-In, First-Out Memory	
Section 7 – Articles and Application Notes	1
64 Bite EIEOn SNZ4AI S2222A and SNZ4AI S2222A 7 2 3	<u> </u>
1K x 9 x 2 Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 7–9	,
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236	7
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2	7
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3	7
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-1	7 25 13 1
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-	7 15 13 <b>1</b>
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-3      Ordering Instructions    8-3	7 15 13 1
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-3      Ordering Instructions    8-3      DL028, DL048, and DL056    8-4	7 17 15 13 <b>1</b>
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-3      DL028, DL048, and DL056    8-4      PW016, DW024, and DW028    8-4	7 5 13 <b>1</b>
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-3      DL028, DL048, and DL056    8-3      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-5	<b>1</b> 72513 <b>1</b> 7513 <b>1</b> 7513
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-3      DL028, DL048, and DL056    8-3      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-4      Flastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084	17 25 13 <b>1</b>
Ordering Instructions    8-3      DL028, DL048, and DL056    8-4      DW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6	, 17 25 13 <b>1</b> ; ;
Ordering Instructions    8-3      Dudge Static Small-Outline Packages    8-4      DW016, DW020, FN028, FN044, FN052, FN068, and FN084    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      No14, N016, and N020    8-9      2000    2000      2000    2000      2000    2000      2000    2000      2000    2000      2000    2000      2000    Plastic Dudu In Line Packages      2000    Plastic J-Leaded Chip Carriers      2000    Plastic Dudu In Line Packages      2000    Plastic Dudu In Line Packages	972533 <b>1</b> ↓ ; ;
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-3      Ordering Instructions    8-3      DL028, DL048, and DL056    8-4      PW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-6      N028, N040, N048, and N052    8-8	<b>1</b> 7533 <b>1</b>
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-3      Ordering Instructions    8-3      DL028, DL048, and DL056    8-4      PW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-8      N028, N040, N048, and N052    8-8      600-mil Plastic Dual-In-line Packages    8-8	
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-4      PW016, DW020, DW024, and DW028    8-4      DW016, DW020, FN028, FN044, FN052, FN068, and FN084    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-8      N028, N040, N048, and N052    8-8      N024 and NT028    8-9	) 725 33 <b>1</b> ) ; ; ; )
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-4      PW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-4      DW016, DW020, FN028, FN044, FN052, FN068, and FN084    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-8      N028, N040, N048, and N052    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9      G00-mil Plastic Dual-In-Line Packages    8-9	725 33 <b>1</b> 3 3 3 1 3 3 3 1 3 3 3 1 3 3 3 1 3 3 3 1 3 3 3 1 3 3 3 3 1 3 3 3 1 3 3 3 1 3 3 3 3 1 3 3 3 3 1 3
Ordering Instructions    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-3      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-8      N028, N040, N048, and N052    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-1      FDEC    Matrix Plastic Qual-In-Line Packages	
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-4      PW016, DW020, DW024, and DW028    8-4      DW016, DW020, FN044, FN052, FN068, and FN084    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-8      N028, N040, N048, and N052    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9      G00-mil Plastic Dual-In-Line Packages    8-1      PBM120    JEDEC Metric Plastic Quad Flatpack    8-1	
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-3      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-5      Plastic J-Leaded Chip Carriers    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-8      N028, N040, N048, and N052    600-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9    8-1      PBM120    JEDEC Metric Plastic Quad Flatpack    8-1      PCB120    JEDEC Metric Plastic Shrink Quad Flatpack    8-1	0 7 25 33 <b>1</b> 5 5 5 0 1 2
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-3      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-5      Plastic J-Leaded Chip Carriers    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-8      N028, N040, N048, and N052    600-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9    8-1      G00-mil Plastic Dual-In-Line Packages    8-1      PBM120    JEDEC Metric Plastic Quad Flatpack    8-1      JEDEC Metric Plastic Shrink Qua	
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-3      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-5      Plastic J-Leaded Chip Carriers    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-8      N028, N040, N048, and N052    600-mil Plastic Dual-In-Line Packages    8-9      N024 and NT028    8-9    8-9      G00-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9    8-1      PBM120    JEDEC Metric Plastic Quad Flatpack    8-1      PCB120    JEDEC Metric Plastic Shrink Quad Flatpack    8-1      PH080    JEDEC Metric Plastic Quad Flatpack    8-1	
Ordering    Instructions      Section 8 - Mechanical Data    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 - Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-4      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      Plastic J-Leaded Chip Carriers    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-6      N028, N040, N048, and N052    600-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9    8-9      600-mil Plastic Dual-In-Line Packages    8-1      PBM120    3EDEC Metric Plastic Guad Flatpack    8-1      PCB120    JEDEC Metric Plastic Shrink Quad Flatpack    8-1      PH080    JEDEC Metric Plastic Quad Flatpack    8-1      PH080	
Ordering    Instruction      Section 8 - Mechanical Data    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 - Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-4      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-4      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      Plastic J-Leaded Chip Carriers    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-6      N028, N040, N048, and N052    600-mil Plastic Dual-In-Line Packages    8-6      N1024 and NT028    8-9    8-9      600-mil Plastic Dual-In-Line Packages    8-1      PBM120    8-1    9      JEDEC Metric Plastic Shrink Quad Flatpack    8-1      PH080    JEDEC Metric Plastic Shrink Quad Flatpack    8-1      PH080    JEDEC Metric Plastic Shrink Quad Flatpac	97533 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
IK × 9 × 2 Asynchronous FIFOs, SN74ACT2235 and SN74ACT2236    7-9      FIFO Solutions for Increasing Clock Rates and Data Widths    7-1      FIFO Surface-Mount Package Information    7-2      Metastability Performance of Clocked FIFOs    7-3      Section 8 – Mechanical Data    8-      Ordering Instructions    8-3      DL028, DL048, and DL056    8-3      Plastic Small-Outline Packages    8-4      DW016, DW020, DW024, and DW028    8-5      Plastic Small-Outline Packages    8-5      FN020, FN028, FN044, FN052, FN068, and FN084    8-6      Plastic J-Leaded Chip Carriers    8-6      N014, N016, and N020    300-mil Plastic Dual-In-Line Packages    8-6      N029, N040, N048, and N052    600-mil Plastic Dual-In-Line Packages    8-9      NT024 and NT028    8-9    8-9      MT024 and NT028    8-1    9      JEDEC Metric Plastic Quad Flatpack    8-1      PCB120    JEDEC Metric Plastic Shrink Quad Flatpack    8-1      PH080    JEDEC Metric Plastic Shrink Quad Flatpack    8-1      PH064, PN80, and PZ100    JEDEC Metric Plastic Shrink Quad Flatpacks    8-1      PM64, PN80, and PZ100    JEDEC Plasti	97533 17533 1 1 1 1 1 1 1 1 1 1 1 1 1

General Information	
Unidirectional Clocked FIFOs	2
Unidirectional FIFOs	- Circle
Bidirectional Clocked FIFOs	4
Bidirectional FIFOs	<b>B</b>
Product Previews	G
Articles and Application Notes	1 and 1 a
Mechanical Data	<b>.</b>

1-2

## introduction

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

## operating conditions and characteristics (in sequence by letter symbols)

Cı Input capacitance The internal capacitance at an input of the device. **Output capacitance** C<sub>o</sub> The internal capacitance at an output of the device. Cpd Power dissipation capacitance Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages):  $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}.$ f<sub>max</sub> Maximum clock frequency The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification. lcc Supply current The current into\* the V<sub>CC</sub> supply terminal of an integrated circuit. Δlcc Supply current change (ACT devices only) The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>. High-level input current ŀн The current into\* an input when a high-level voltage is applied to that input. Low-level input current կլ The current into\* an input when a low-level voltage is applied to that input. High-level output current юн The current into\* an output with input conditions applied that, according to the product specification, will establish a high level at the output. Low-level output current **IOL** The current into\* an output with input conditions applied that, according to the product specification, will establish a low level at the output. Off-state (high-impedance-state) output current (of a 3-state output) loz The current flowing into\* an output having 3-state capability with input conditions established that. according to the product specification, will establish the high-impedance state at the output. ta Access time The time interval between the application of a specified input pulse and the availability of valid signals at an output.

\*Current out of a terminal is given as a negative value.



operatir	ng conditions and characteristics (continued)
t <sub>dis</sub>	<b>Disable time (of a 3-state or open-collector output)</b> The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state.
	NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or $t_{PLZ}$ . Open-collector outputs will change only if they are low at the time of disabling so $t_{dis} = t_{PLH}$ .
t <sub>en</sub>	Enable time (of a 3-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low).
	NOTE: In the case of memories, this is the access time from an enable input (e.g., $\overline{G}$ ). For 3-state outputs, $t_{en} = t_{PZH}$ or $t_{PZL}$ . Open-collector outputs will change only if they are responding to data that would cause the output to go low so, for them $t_{en} = t_{PHL}$ .
t <sub>h</sub>	Hold time The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.
	NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
	2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.
t <sub>pd</sub>	<b>Propagation delay time</b> The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. (t <sub>pd</sub> = t <sub>PHL</sub> or t <sub>PLH</sub> ).
<sup>t</sup> ₽HL	Propagation delay time, high-to-low level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.
t <sub>PHZ</sub>	<b>Disable time (of a 3-state output) from high level</b> The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to a high-impedance (off) state.
t <sub>₽LH</sub>	Propagation delay time, low-to-high level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.
t <sub>PLZ</sub>	<b>Disable time (of a 3-state output) from low level</b> The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to a high-impedance (off) state.
t <sub>PZH</sub>	Enable time (of a 3-state output) to high level The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to the defined high level.
t <sub>PZL</sub>	Enable time (of a 3-state output) to low level The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to the defined low level .



## operating conditions and characteristics (continued)

## t<sub>su</sub> Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.

2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

# t<sub>w</sub> Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

## VIH High-level Input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

## VIL Low-level input voltage

An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

# V<sub>OH</sub> High-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.

#### V<sub>CL</sub> Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.

# V<sub>T+</sub> Positive-going threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage,  $V_{T-}$ .

#### V<sub>T</sub>\_\_\_\_ Negative-going threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage,  $V_{T+}$ .

#### definitions

#### clocked FIFO

A first-in, first-out memory that allows data to be written to its array and read from its array at independent rates. The low-to-high transition of a continous (free-running) write clock stores data in memory when write enable input signals are asserted. The low-to-high and high-to-low transitions of the input ready flag (or full flag) output are synchronous to the rising edge of the write clock. The low-to-high transition of a continous (free-running) read clock reads data from memory when read enable input signals are asserted. The low-to-high and high-to-low transitions of the asserted. The low-to-high and high-to-low transition of a continous (free-running) read clock reads data from memory when read enable input signals are asserted. The low-to-high and high-to-low transitions of the output ready flag (or empty flag) output are synchronous to the rising edge of the read clock.



# **EXPLANATION OF FUNCTION TABLES**

## function tables

The following symbols are used in function tables on TI data sheets.

- H = high level (steady state)
- L = low level (steady state)
- ↑ = transition from low to high level
- transition from high to low level
- ---- = value/level or resulting value/level is routed to indicated destination
- = value/level is re-entered
- X = irrelevant (any input, including transitions)
- Z = off (high-impedance) state of a 3-state output
- a..h = the level of steady-state inputs A through H respectively
- Q<sub>0</sub> = level of Q before the indicated steady-state input conditions were established
- $\overline{Q}_0$  = complement of  $Q_0$  or level of  $\overline{Q}$  before the indicated steady-state input conditions were established
- $Q_n$  = level of Q before the most recent active transition indicated by  $\downarrow$  or  $\uparrow$
- \_\_\_\_ = one high-level pulse
- -\_\_\_ = one low-level pulse

TOGGLE = each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with  $\uparrow$  and/or  $\downarrow$ , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q<sub>0</sub>, or  $\overline{Q}_0$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  $\neg$   $\neg$   $\neg$ , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)



## function tables (continued)

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

	INPUTS						OUTPUTS						
	MODE		01.001/	SERIAL		PARALLEL				•	-	•	
CLEAR	<b>S1</b>	<b>S</b> 0	CLUCK	LEFT	RIGHT	Α	В	С	D	<b>U</b> A	uв	uc	ЧD
L	Х	Х	Х	X	Х	Х	Х	Х	Х	L	L	L	L
н	х	х	L	X	x	х	х	х	х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	$Q_{D0}$
н	н	н	t	X	х	a	b	с	d	a	b	c	d
н	L	н	t	х	н	н	н	н	н	н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
н	L	н	t	х	L	L	L	L	L	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
н	н	Ľ	t	н	х	х	' <b>X</b>	х	х	QBn	Q <sub>Cn</sub>	Q <sub>Dn</sub>	н
н	н	L	t	L	x	х	х	х	х	QBn	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
н	L	L	х	х	х	х	х	Х	X	Q <sub>A0</sub>	<b>Q</b> B0	Q <sub>C0</sub>	Q <sub>D0</sub>

FUNCTION TABLE

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output  $Q_A$ , data entered at B will be at  $Q_B$ , and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at  $Q_A$  is now at  $Q_B$ , the previous levels of  $Q_B$  and  $Q_C$  are now at  $Q_C$  and  $Q_D$ , respectively, and the data previously at  $Q_D$  is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at  $Q_B$  is not at  $Q_A$ , the previous levels of  $Q_C$  and  $Q_D$  are now at  $Q_B$  and  $Q_C$ , respectively, and the data previously at  $Q_A$  is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The function table functional tests do not reflect all possible combinations or sequential modes.



## D flip-flop and latch signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producting complementary data are called  $\overline{Q}$ . An input that causes a Q output to go high or a  $\overline{Q}$  output to go low is called preset (PRE). An input that causes a  $\overline{Q}$  output to go high or a Q output to go low is called over these pin names (PRE and CLR) if they are active-low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits D and Q.

In some applications, it may be advantageous to redesignate the data input from D to  $\overline{D}$  or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.



The figures show that when Q and  $\overline{Q}$  exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\square$ ) on PRE and  $\overline{CLR}$  remain, as these inputs are still active-low, but the presence or absence of the polarity indicator changes at D (or  $\overline{D}$ ), Q, and  $\overline{Q}$ . Pin 5 (Q or  $\overline{Q}$ ) is still in phase with the data input (D or  $\overline{D}$ ); their active levels change together.



## thermal information

In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the EPIC<sup>™</sup> ACL family. In general, the junction temperature for any device can be calculated using Equation 1.

$$TJ = R_{\theta JA} \times P_T + T_A \tag{1}$$

where:

T.L = virtual junction temperature R<sub>0.IA</sub> = thermal resistance, junction to free air PT = total power dissipation of the device TΔ = free-air temperature

The total power consumption can be determined from Equation 2 for an AC device and Equation 3 for an ACT device.

$$P_{T} = V_{CC} \times I_{CC} + (C_{pd} \times V_{CC}^{2} \times f_{i}) + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o})$$

$$\mathbf{P}_{\mathsf{T}} = \mathbf{V}_{\mathsf{C}\mathsf{C}} \times [\mathbf{I}_{\mathsf{C}\mathsf{C}} + (\mathsf{N} \times \Delta \mathbf{I}_{\mathsf{C}\mathsf{C}} \times \mathsf{d}\mathsf{c})] + (\mathbf{C}_{\mathsf{pd}} \times \mathbf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{i}}) + \Sigma(\mathbf{C}_{\mathsf{L}} \times \mathbf{V}_{\mathsf{C}\mathsf{C}}^2 \times \mathsf{f}_{\mathsf{o}})$$

where:

Vcc = supply voltage (5 V for typical, 5.5 V for maximum) (see Note 1)

= quiescent supply current (specified on device data sheet) Icc

C<sub>pd</sub> = power dissipation capacitance (from the device data sheet)

fi = input frequency

ĊL = output load capacitance

= output frequency fo

Ν = number of inputs driven by a TTL device

dc = duty cycle

∆lcc = increase in supply current (specified on device data sheet)



EPIC is a trademark of Texas Instruments Incorporated.





JUNCTION-TO-AMBIENT THERMAL RESISTANCE





1–10



2-2

SCAS111-D3489, APRIL 1990-REVISED MAY 1991

- Member of the Texas Instruments *Widebus*™ Family
- Independent Asynchronous Inputs and Outputs
- 1024 Words × 18 Bits
- Read and Write Operations Can Be Synchronized to independent System Clocks
- Programmable Almost Full/Almost Empty Flag

- Input Ready, Output Ready, and Half-Full Flags
- Cascadable In Word Width and/or Word
  Depth
- Fast Access Times of 15 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- 3-State Outputs
- Available in 68-Pin PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat Pack (PN)

FN PACKAGE (TOP VIEW)



Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS111-D3489, APRIL 1990-REVISED MAY 1991



NC - No internal connection

## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7801 is a 1024- × 18-bit FIFO for high speed and fast access times. It processes data at rates up to 40 MHz and access times of 15 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The SN74ACT7801 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent read and write (interrupts, requests) to their respective system clock.



SCAS111-D3489, APRIL 1990-REVISED MAY 1991





<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



SCAS111-D3489, APRIL 1990-REVISED MAY 1991

#### functional block diagram



# functional description

#### inputs

#### data in (D0--D17)

Data inputs for 18-bit-wide data to be stored in the memory. Data lines D0-D8 also carry the almost full/almost empty offset value (X) on a high-to-low transition of the define almost full (DAF) input.

#### reset (RESET)

A reset is accomplished by taking reset (RESET) low and generating a minimum of four read clock (RDCLK) and write clock (WRTCLK) cycles. This ensures that the internal read and write pointers are reset and that the output ready flag (OR), the half-full flag (HF), and the input ready flag (IR) are low; the almost full/almost empty flag (AF/AE) is high. The FIFO must be reset upon power up. With the define almost full (DAF) input at a low level, a low pulse on RESET defines the AF/AE status flag using the almost full/almost empty offset value (X), where X is the value previously stored. With DAF at a high level, a low-level pulse on RESET defines the AF/AE flag using the default value of X = 256.

#### write enables (WRTEN1, WRTEN2)

The write enables (WRTEN1, WRTEN2) must be high before the rising edge of write clock (WRTCLK) for a word to be written into memory. The write enables do not affect the storage of the almost full/almost empty offset value (X).



#### functional description (continued)

#### write clock (WRTCLK)

Data is written into memory on a low-to-high transition of the write clock (WRTCLK) if the input ready flag output (IR) and the write enable control inputs (WRTEN1, WRTEN2) are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. The IR flag output is also driven synchronously with respect to the WRTCLK signal.

#### read enables (RDEN1, RDEN2)

Both read enables (RDEN1, RDEN2) must be high before the rising edge of read clock (RDCLK) to read a word out of memory. The read enables are not used to read the first word stored in memory.

#### read clock (RDCLK)

Data is read out of memory on a low-to-high transition at the read clock (RDCLK) input if the output ready flag output (OR) and the output enable (OE) and read enable (RDEN1, RDEN2) control inputs are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. The OR flag is also driven synchronously with respect to the RDCLK signal.

#### define almost full (DAF)

The high-to-low transition of the define almost full (DAF) input stores the binary value of data inputs D0–D8 as the almost full/almost empty offset value (X). With DAF held low, a low pulse on the reset (RESET) input defines the almost full/almost empty flag (AF/AE) using X.

#### output enable (OE)

The data out (Q0–Q17) outputs and the output ready flag (OR) are in the high-impedance state when the output enable (OE) input is low. OE must be high before the rising edge of read clock (RDCLK) to read a word from memory.

#### outputs

#### data out (Q0-Q17)

The first data word to be loaded into the FIFO is moved to the data out (Q0–Q17) register on the rising edge of the third read clock (RDCLK) pulse to occur after the first valid write. The read enable (RDEN1, RDEN2) inputs do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, and the output ready flag (OR) are high.

#### Input ready flag (IR)

The input ready flag (IR) is high when the FIFO is not full and low when the device is full. During reset, the IR flag is driven low on the rising edge of the second write clock (WRTCLK) pulse. The IR flag is driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read.

## output ready flag (OR)

The output ready flag (OR) is high when the FIFO is not empty and low when it is empty. During reset, the OR flag is set low on the rising edge of the third read clock (RDCLK) pulse. The OR flag is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read.

#### half-full status flag (HF)

The half-full flag (HF) is high when the FIFO contains 513 or more words and is low when it contains 512 or less words.



SCAS111-D3489, APRIL 1990-REVISED MAY 1991

#### functional description (continued)

## almost full/almost empty status flag (AF/AE)

The almost full/almost empty flag (AF/AE) is defined by the almost full/almost empty offset value (X). The AF/AE flag is high when the FIFO contains (X + 1) or less words or (1025 - X) or more words. The AF/AE flag is low when the FIFO contains between (X + 2) and (1024 - X) words.

## programming procedure for AF/AE

The almost full/almost empty flag (AF/AE) is programmed during each reset cycle. The almost full/almost empty offset value (X) is either a user-defined value or the default value of X = 256. Below are instructions to program AF/AE using both methods.

# user-defined X:

- Step 1. Take DAF from high to low.
- Step 2. If RESET is not already low, take RESET low.
- Step 3. With DAF held low, take RESET high. This defines the AF/AE flag using X.
- Step 4. To retain the current offset for the next reset, keep DAF low.

#### default X:

To redefine the AF/AE flag using the default value of X = 256, hold DAF high during the reset cycle.



SCAS111-D3489, APRIL 1990-REVISED MAY 1991



<sup>†</sup> X is the binary value of D0–D8 only.





SCAS111-D3489, APRIL 1990-REVISED MAY 1991







SCAS111-D3489, APRIL 1990-REVISED MAY 1991

RESET			<u></u>	. <u></u>		
DAF		Don't care	111111.			ΠĿ
WRTCLK			<u>م</u>			
WRTEN1		· ·				
WRTEN2						   
D0D17	W1 W2 W3 W3	W4	+2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	13 W W1	025-X X W	1025
RDCLK		<u>ئے رہے</u> ہوت	<b>٦, ٢</b>	᠆᠆,ᠮ	⁻∟,,_₫	
RDEN1			 			
RDEN2						
OE						
Q0-Q17	Invalid	X	W1			
OR						
AF/AE						
HF						
IR			·			

Figure 3. Write



SCAS111-D3489, APRIL 1990-REVISED MAY 1991



Figure 4. Read



SCAS111-D3489, APRIL 1990-REVISED MAY 1991

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage, VI	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

			'ACT7	301-15	'ACT78	301-18	'ACT7801-20		11017
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input volta	ge	2		2		2		V
VIL	Low-level input voltage	je		0.8		0.8		0.8	v
юн	High-level output curr	ent		-8		-8		-8	mA
I <sub>OL</sub>	Low-level output curr	ent		16		16		16	mA
f <sub>clock</sub>	Clock frequency		40		35		28.5		MHz
		Data in (D0-D17) high or low	10		12		14		
ĺ		WRTCLK high	7		8.5		10		
		WRTCLK low	15		15		15		
•	Pulse duration	RDCLK high	7		8.5		10		
~		RDCLK low	15		15		15		115
		DAF high	10		10		10		
]		WRTEN1, WRTEN2 high or low	10		10		10		
		OE, RDEN1, RDEN2 high or low	10		10		10		
		Data in (D0-D17) before WRTCLK†	5		5		5		_
		WRTEN1, WRTEN2 before WRTCLK†	5		5		5		
		OE, RDEN1, RDEN2 before RDCLK†	5		5		5		
t <sub>su</sub>	Setup time	Reset: RESET low before first WRTCLK and RDCLK†	7		7		7		ns
		Define AF/AE: D0-D8 before DAF	5		5		5		
		It voltage    2    2      t voltage    0.8    0.8      put current   8   8      ut current    16    16      cy    40    35      Data in (DO-D17) high or low    10    12      WRTCLK high    7    8.5      WRTCLK low    15    15      DALK high    7    8.5      RDCLK low    15    15      DAF high    10    10      WRTEN1, RDEN2 high or low    10    10      OE, RDEN1, RDEN2 high or low    10    10      OE, RDEN1, RDEN2 high or low    10    10      Data in (DO-D17) before WRTCLK†    5    5      OE, RDEN1, RDEN2 before WRTCLK†    5    5      OE, RDEN1, RDEN2 before RECLK†    5    5      OE, RDEN1, RDEN2 before RESET†    7    7      Define AF/AE: DAF4 before RESET†    7    7      Define AF/AE: DAF4 before RESET†    5    5      Define AF/AE: DAF4 before RESET†    1    1      WRTEN1, WRTEN2 after WRTCLK†    1    1      Define AF/AE: DAF4 befo	7						
		Define AF/AE (default): DAF high before RESET †	5		5		5		
		Data in (D0-D17) after WRTCLK	1		1		1		
		WRTEN1, WRTEN2 after WRTCLK†	1		1		1		
		OE, RDEN1, RDEN2 after RDCLK†	1		1		1		
<sup>t</sup> h	Hold time	Reset: RESET low after fourth WRTCLK and RDCLK†	0		0		0		ns
		Define AF/AE: D0D8 after DAF	1		1		1		
		Define AF/AE: DAF low after RESET†	0		0		0		
		Define AF/AE (default): DAF high after RESET†	1		1		1		
TA	Operating free-air ten	nperature	0	70	0	70	Ō	70	°C



SCAS111-D3489, APRIL 1990-REVISED MAY 1991

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 8 mA	2.4			V
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 16 mA			0.5	V
lj		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μΑ
loz		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μA
Icc1 <sup>‡</sup>	Supply current	f <sub>clock</sub> = 25 MHz <sup>§</sup>			200	230	mA
I <sub>CC2</sub> ‡	Standby current	V <sub>IH</sub> = WRTCLK,	VI = VIH or VIL		20	25	mÁ
I <sub>CC3</sub> ‡	Power-down current	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$				400	μΑ
Ci		V <sub>I</sub> = 0,	f = 1 MHz		4		pF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (see Figures 9 and 10)

DARAMETER	FROM	то	'A'	'ACT7801-15			301-18	'ACT78	11507		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT	
f <sub>max</sub>	WRTCLK or RDCLK		40			35		28.5		MHz	
t <sub>pd</sub>	PDCI K+	Amy O	5	12	15	5	18	5	20	ne	
tpd	RUCERT			10.5						115	
t <sub>pd</sub>	WRTCLKt	IR	4		10	4	12	4	14	ns	
tpd	RDCLK†	OR	4	-	10	4	12	4	14	ns	
t <sub>pd</sub>	WRTCLK	AF/AE	7		20	7	22	7	24	ns	
tpd	RDCLK†	AF/AE	7		20	7	22	7	24	ns	
<b>t</b> elн	WRTCLK	VE	6		19	6	21	6	23		
t <sub>PHL</sub>	RDCLK†		6		19	6	21	6	23	115	
ŧрLH	BESETI	AF/AE	4		19	4	21	4	23		
t <sub>PHL</sub>	RESET #	HF	4		21	4	23	4	25	ns	
t <sub>en</sub>	OF	Any O. OR	4		11	4	. 11	4	11	n <del>s</del>	
tdis	UE	Any Q, OH	2		14	2	14	2	14		

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> I<sub>CC</sub> tested with outputs open.

For frequencies greater than 25 MHz, I<sub>CC</sub> = 230 mA + (6 mA × [f - 25 MHz]).

<sup>1</sup> This parameter is measured with  $C_L = 30 \text{ pF}$  (see Figure 5).



SCAS111-D3489, APRIL 1990-REVISED MAY 1991

# **TYPICAL CHARACTERISTICS**













#### SCAS111-D3489, APRIL 1990-REVISED MAY 1991

## calculating power dissipation

With I<sub>CCF</sub> taken from Figure 6, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

$$\begin{split} I_{CC} &= \text{power-down } I_{CC} \text{ maximum} \\ N &= \text{number of inputs driven by a TTL device} \\ \Delta & I_{CC} &= \text{increase in supply current} \\ dc &= duty cycle of inputs at a TTL high level of 3.4 V \\ C_{pd} &= \text{power dissipation capacitance} \\ C_L &= \text{output capacitive load} \\ f_l &= data \text{ input frequency} \\ f_o &= data \text{ output frequency} \end{split}$$


SCAS111-D3489, APRIL 1990-REVISED MAY 1991

#### **APPLICATION DATA**

#### expanding the SN74ACT7801

The SN74ACT7801 is expandable in width and depth. Expanding in word depth offers special timing considerations:

- 1. After the first data word is loaded into the FIFO, the word is unloaded, and the output ready flag output (OR) goes high after (N × 3) read clock (RDCLK) cycles, where N is the number of devices used in depth expansion.
- After the FIFO is filled, the input ready flag output (IR) goes low, the first word is unloaded, and the IR flag output is driven high after (N × 2) write clock cycles, where N is the number of devices used in depth expansion.



Figure 7. Word-Depth Expansion: 2048 Words × 18 Bits, N = 2







SCAS111-D3489, APRIL 1990-REVISED MAY 1991







LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARAMETER		PARAMETER RL CL <sup>†</sup>			
•	t <sub>PZH</sub>	500.0	50 pF	Open	Closed
<u>l</u> en	t₽ZL	2000	50 pr	Closed	Open
	t <sub>PHZ</sub>	500.0	50 mF	Open	Closed
'dis	telz.	500 2	50 pr	Closed	Open
t <sub>od</sub> or t <sub>t</sub>		-	50 pF	Open	Open

† includes probe and test fixture capacitance.

Figure 10. 3-State Outputs (Any Q, OR)



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992

<ul> <li>Member of the Texas Instruments</li> <li>Widebus ™ Family</li> </ul>	DL PACKAGE (TOP VIEW)					
<ul> <li>Free-Running Read and Write Clocks May Be Asynchronous or Coincident</li> </ul>		56] OE1				
<ul> <li>Read and Write Operations Synchronized to Independent System Clocks</li> </ul>	D17 U2 D16 U3	541 Q16				
<ul> <li>Input-Ready Flag Synchronized to Write Clock</li> </ul>	D13 U4 D14 U5	52 GND				
<ul> <li>Output-Ready Flag Synchronized to Read Clock</li> </ul>	D12 7 D11 8	50 V <sub>CC</sub> 49 Q13				
<ul> <li>Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing</li> </ul>	D10 9 V <sub>CC</sub> 10 D9 11	48 012 47 011 46 010				
<ul> <li>512 Words by 18 Bits</li> </ul>	D8 [ 12	45 Q9				
<ul> <li>Low-Power Advanced CMOS Technology</li> <li>Half-Full Flag and Programmable Almost Full/Almost Empty Flag</li> </ul>	D7 [ 14 D6 [ 15 D5 [ 16	43 Q8 42 Q7 41 Q6				
<ul> <li>Bidirectional Configuration and Width Expansion Without Additional Logic</li> </ul>	D4 [] 17 D3 [] 18	40]] Q5 39]] V <sub>CC</sub>				
<ul> <li>Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously</li> </ul>	D2 [] 19 D1 [] 20 D0 [] 21	38 04 37 03 36 02				
<ul> <li>Data Rates From 0 to 67 MHz</li> </ul>		35 GND				
<ul> <li>Pin Compatible With SN74ACT7805 and SN74ACT7813</li> </ul>	PEN [] 23 AF/AE [] 24 WRTCLK [] 25	33 Q0 32 RDCLK				
description	WRTEN2	31 RDEN 30 0 0E2				
The SN74ACT7803 is a 512-word × 18-bit FIFO		29108				

suited for buffering asynchronous data paths at 67-MHz clock rates and 12-ns access times. Its 56-pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices may be configured for bidirectional data buffering without additional logic. Multiple distributed V<sub>CC</sub> and GND pins along with TI's patented Output Control Edge (OEC ") circuit dampen

The state of the second second

The write clock (WRTCLK) and read clock (RDCLK) should be free-running and may be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN. OE1, and OE2 levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO may be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

Widebus and OEC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

simultaneous switching noise.



Copyright C 1992, Texas Instruments Incorporated

SCAS191-D3993, MARCH 1991-REVISED MARCH 1992

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992



#### functional block diagram



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992

#### **Terminal Functions**

NAME	PIN NO.	i/O	DESCRIPTION
AF/AE	24	ο	Almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 64 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AE is high when memory contains X or less words or (512 minus Y) or more words. AF/AE is high after reset.
D0D17	21–14, 12–11, 9–2	I	18-bit data input port
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset.
IR	28	ο	Input ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.
OE1, OE2	56, 30	1	Output enables. When OE1, OE2, and RDEN are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either OE1 or OE2 is high, reads are disabled, and the data outputs are in the high-impedance state.
OR	29	ο	Output ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.
PEN	23	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D7 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	ο	18-bit data output port. After the first valid write to empty memory, the first word is output on QO–Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on QO–Q17.
RDCLK	32	I	Read clock. RDCLK is a continuous clock and may be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when OE1, OE2, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition of RDCLK.
RDEN	31	I	Read enable. When RDEN, OE1, and OE2 are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK.
RESET	1	1.	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.
WRTCLK	25	I	Write clock. WRTCLK is a continuous clock and may be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK.
WRTEN1, WRTEN2	27, 26	I	Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK.



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992



Figure 1. Reset Cycle



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992

#### timing diagram







SCAS191-D3993, MARCH 1991-REVISED MARCH 1992



Figure 3. Read



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992

#### offset values for AF/AE

The almost full/almost empty flag has two programmable limits, the almost empty offset value (X) and the almost full offset value (Y). They may be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 64 are used. The AF/AE flag is high when the FIFO contains X or less words or (512 minus Y) or more words.

Program enable (PEN) should be held high throughout the reset cycle. PEN may be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0–D7 is stored as the almost empty offset value (X) and the almost full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK will reprogram Y to the binary value on D0–D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 255 may be programmed for either X or Y. To use the default values of X = Y = 64, PEN must be held high.

#### timing diagram





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$\ldots~-0.5$ V to 7 V
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992

			'ACT78	303-15	'ACT78	303-20	'ACT78	303-25	'ACT78	303-40	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
I <sub>OH</sub>	High-level output current	Q outputs, flags		-8		-8		-8		-8	mA
		Q outputs		16		16		16		16	
OL	Low-level output current	Flags		8		8		8		8	mA
f <sub>clock</sub>	Clock frequency			67		50		40		25	MHz
		WRTCLK high or low	6		7		8		12		
tw	Pulse duration	RDCLK high or low	6		7		8		12		ns
		PEN low	8		9		9		12		
		Data in (D0–D17) before WRTCLK†	4		5		5		5		
		WRTEN1, WRTEN2 before WRTCLK†	4		5		5		5		
	O a farm from a	OE1, OE2 before RDCLK†	5		5		6		6		
<sup>L</sup> SU	Semb rume	RDEN before RDCLK†	4		5		5		5		ns
		Reset: RESET low before first WRTCLK† and RDCLK† <sup>†</sup>	5		6		6		6		
		PEN before WRTCLK†	5		6		6		6		
		Data in (D0D17) after WRTCLK†	0		0		0		0		
	· · · · ·	WRTEN1, WRTEN2 after WRTCLK†	0		0		0		0		
		OE1, OE2, RDEN after RDCLK†	0		0		0		0		
t <sub>h</sub> F	Hold time	Reset: RESET low after fourth WRTCLK† and RDCLK† <sup>†</sup>	2		2		2		2		ns
		PEN high after WRTCLK	0		0		0		0		
		PEN low after WRTCLK†	2		2		2		2		
T.	Operating free-air temperat	lire	0	70	0	70	0	70	0	70	<u>.</u>

#### recommended operating conditions

<sup>†</sup> To permit the clock pulse to be utilized for reset purposes.



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	RAMETER	TEST CO	TEST CONDITIONS				UNIT
V <sub>OH</sub>		$V_{\rm CC} = 4.5  \rm V,$	í <sub>OH</sub> = 8 mA	2.4			V
V	Flags	V <sub>CC</sub> = 4.5 V,	1 <sub>OL</sub> = 8 mA			0.5	V.
VOL	Q outputs	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 16 mA			0.5	v
lı	-	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μA
loz		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μA
Icc		$V_{I} = V_{CC} - 0.2 V \text{ or } 0$				400	μA
Δl <sub>CC</sub> ‡		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci		V <sub>1</sub> = 0,	f = 1 MHz		4		рF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		рF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 9 and 10)

DADAMETER	FROM	то	'A'	CT7803-1	15	'ACT7	303-20	'ACT7	303-25	'ACT78	303-40	UNITE
FANAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>mex</sub>	WRTCLK or RDCLK		67			50	_	40		25		MHz
t <sub>pd</sub>	BDCI K+	Amy O	4	9.5	12	4	13	4	15	4	20	ne
t <sub>pd</sub> §	HDOLKI	Any Q		8.5								115
tpd	WRTCLK†	IR	3		8.5	3	11	3	13	3	15	ns
tpd	RDCLK†	OR	3		8.5	3	11	3	13	3	15	ns
tpd	WRTCLK†	AF/AE	7		16.5	7	19	7	21	7	23	ns
tpd	RDCLK†	AF/AE	7		17	7	19	7	21	7	23	ns
<sup>t</sup> ₽LH	WRTCLK†	ur	7		15	7	17	7	19	7	21	
tенL	RDCLKt	пг	7		15.5	7	18	7	20	7	22	115
ФІН	DECET Iour	AF/AE	2		9	2	11	2	13	2	15	
\$₽HL	RESETION	HF	2		10	2	12	2	14	2	16	115
t <sub>en</sub>		Am: 0	2		8.5	2	11	2	11	2	11	
tdis	021,022	Any Q	2		9.5	2	11	2	14	2	14	115

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.

<sup>§</sup> This parameter is measured with a 30 pF load (see Figure 7).

#### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	TEST	ТҮР	UNIT		
C <sub>pd</sub> Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 5 MHz	53	pF



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992







Figure 6. Word-Width Expansion: 512 × 36 Bit



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992



#### TYPICAL CHARACTERISTICS







2–30

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 8, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

$$\begin{split} I_{CC} &= \text{power-down} \ I_{CC} \ \text{maximum} \\ N &= \text{number of inputs driven by a TTL device} \\ \Delta \ I_{CC} &= \text{increase in supply current} \\ \text{dc} &= \text{duty cycle of inputs at a TTL high level of 3.4 V} \\ C_{pd} &= \text{power dissipation capacitance} \\ C_L &= \text{output capacitive load} \\ f_i &= \text{data input frequency} \\ f_o &= \text{data output frequency} \end{split}$$



SCAS191-D3993, MARCH 1991-REVISED MARCH 1992



Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)



#### LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARAMETER		R1, R2	C <sub>L</sub> †	S1
ten	t <sub>PZH</sub>	500.0	50 pE	Open
	t <sub>PZL</sub>		50 pr	Closed
t <sub>dis</sub>	tрнz	<b>500 O</b>	50 pE	Open
	t <sub>PLZ</sub>	500 2	50 pr	Closed
tod		500 Ω	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 10. 3-State Outputs (Any Q)



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992

<ul> <li>Member of the Texas Instruments Widebus <sup>™</sup> Family</li> </ul>	DL PAC (TOP V	:KAGE 1EW)
<ul> <li>Free-Running Read and Write Clocks May Be Asynchronous or Coincident</li> </ul>		56] OE1
<ul> <li>Read and Write Operations Synchronized to Independent System Clocks</li> </ul>	D17 U 2 D16 U 3	55 U Q17 54 U Q16
<ul> <li>Input-Ready Flag Synchronized to Write Clock</li> </ul>	D15 U 4 D14 U 5	52 GND
<ul> <li>Output-Ready Flag Synchronized to Read Clock</li> </ul>	D12 [] 7 D11 [] 8	50 V <sub>CC</sub>
<ul> <li>Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center</li> </ul>	D10 9 V <sub>CC</sub> 10	48 Q12 47 Q11
256 Words by 18 Bits	D9 [] 11 D8 [] 12 GND [] 13	46 U Q10 45 U Q9 44 U GND
<ul> <li>Low-Power Advanced CMOS Technology</li> <li>Half-Full Flag and Programmable Almost Full/Almost Empty Flag</li> </ul>	D7 [ 14 D6 [ 15	43 Q8 42 Q7
<ul> <li>Bidirectional Configuration and Width Expansion Without Additional Logic</li> </ul>	D5 [ 16 D4 [ 17 D3 [ 18	41 U Q6 40 U Q5 39 U Vcc
<ul> <li>Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously</li> </ul>	D2 19 D1 20	38 Q4 37 Q3
<ul> <li>Data Rates From 0 to 67 MHz</li> </ul>		36 U Q2 35 GND
<ul> <li>Pin Compatible With SN74ACT7803 and SN74ACT7813</li> </ul>		
description		
The SN74ACT7805 is a 256-word × 18-bit clocked FIFO suited for buffering asynchronous data	IR [ 28	29 OR

The write clock (WRTCLK) and read clock (RDCLK) should be free-running and may be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO may be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

Widebus and OEC are trademarks of Texas Instruments Incorporated.

dampen simultaneous switching noise.

paths at 67-MHz clock rates and 12-ns access times. Its 56-pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices may be configured for bidirectional data buffering without additional logic. Multiple distributed V<sub>CC</sub> and GND pins along with TI's patented Output Edge Control ( $OEC^{m}$ ) circuit

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Toxas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1992, Texas Instruments Incorporated

SCAS201-D4007, MARCH 1991-REVISED APRIL 1992

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992





SCAS201-D4007, MARCH 1991-REVISED APRIL 1992

#### **Terminal Functions**

NAME	PIN	1/0	DESCRIPTION
AF/AE	<u>NO.</u> 24	0	Almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 32 may be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or less words or (256 minus Y) or more words. AF/AE is high after reset.
D0D17	21-14, 12-11, 9-2	I	18-bit data input port
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 128 or more words. HF is low after reset.
IR	28	0	Input ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.
OET, OE2	56, 30	I	Output enables. When OE1, OE2, and RDEN are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either OE1 or OE2 is high, reads are disabled, and the data outputs are in the high-impedance state.
OR	29	o	Output ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.
PEN	23	1	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D6 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	0	18-bit data output port. After the first valid write to empty memory, the first word is output on QO–Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to Indicate ready data. When OR is low, the last word read from the FIFO is present on QO–Q17.
RDCLK	32	1	Read clock. RDCLK is a continuous clock and may be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when OE1, OE2, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK.
RDEN	31	I	Read enable. When RDEN, OE1, and OE2 are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK.
RESET	1	I	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.
WRTCLK	25	I	Write clock. WRTCLK is a continuous clock and may be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK.
WRTEN1, WRTEN2	27, 26	1	Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK.



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992



Figure 1. Reset Cycle



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992

#### timing diagrams (continued)

•							1
RESET							0
PEN	ana - Mari - Calari - C				<u></u>		1 0
WRTCLK		_ <b>f</b> ,		<b></b>	<u> </u>		
WRTEN1	<u> </u>		   	   			1 0
WRTEN2					· · · · · · · · · · · · · · · · · · ·		
D0D17	w1 w2 w3	wa 22/2 wo	(+2) <b>/// w1</b>	29 W(2	57-Y) / WZ	57	
		<b>1</b> <sup>3</sup> , <b>1</b>	ᡗ᠋ᡁᠶᠴᠮ	Ĺ	<b>٦,_f</b>		
OET .		   	 	   			1 0
RDEN	<u> </u>	   		   			1 0
OE2		 					1 0
Q0-Q17	invalid	×	\\	N1			
OR		 		 			
AF/AE		<u></u>				 	
HF	··•						
IR IR		<del></del>					





SCAS201-D4007, MARCH 1991-REVISED APRIL 1992



Figure 3. Read



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992

#### offset values for AF/AE

The almost full/almost empty flag has two programmable limits, the almost empty offset value (X) and the almost full offset value (Y). They may be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 32 are used. The AF/AE flag is high when the FIFO contains X or less words or (256 minus Y) or more words.

Program enable (PEN) should be held high throughout the reset cycle. PEN may be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0–D6 is stored as the almost empty offset value (X) and the almost full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK will reprogram Y to the binary value on D0–D6 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 127 may be programmed for either X or Y. To use the default values of X = Y = 32, PEN must be held high.

#### timing diagram



Figure 4. Programming X and Y Separately

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	7 V
Input voltage, V1	7 V
Voltage applied to a disabled 3-state output 5.5	5 V
Operating free-air temperature range 0°C to 70	°C
Storage temperature range	°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992

#### recommended operating conditions

			'ACT78	305-15	'ACT78	305-20	'ACT78	305-25	'ACT78	305-40	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
lон	High-level output current	Q outputs, flags		-8		-8		-8		-8	mA
1		Q outputs		16		16		16		16	m۸
OL		Flags		8		8		8		8	IIIA
f <sub>clock</sub>	Clock frequency			67		50		40		25	MHz
		WRTCLK high or low	6		7		8		12		
ŧw	Pulse duration	RDCLK high or low	6		7		8		12		ns
		PEN low	8		9		9		12		
		Data in (D0D17) before WRTCLK†	4		5		5		5		
tsu	Setup time	WRTEN1, WRTEN2 before WRTCLK†	4		5		5		5		
		OE1, OE2 before RDCLK†	5		5		6		6		<b>n</b> c (
		RDEN before RDCLK†	4		5		5		5		
		Reset: RESET low before first WRTCLK† and RDCLK† <sup>†</sup>	5		6		6		6		115
		WRTCLK low before PEN†	0		0		0		0		
		Define AF/AE: PEN before WRTCLK†	5		6		6		6		
		Data in (D0-D17) after WRTCLK†	0		0		0		0		
		WRTEN1, WRTEN2 after WRTCLK†	0		0		0		0		
t <sub>n</sub>	Hold time	OE1, OE2, RDEN after RDCLK†	0	,	0		0		0		ns
		Reset: RESET low after fourth WRTCLK† and RDCLK† <sup>†</sup>	2		2		2		2		
		Define AF/AE: PEN after WRTCLK†	2		2		2		2		
TA	Operating free-air temperature		0	70	0	70	0	70	0	70	°C

<sup>†</sup> To permit the clock pulse to be utilized for reset purposes.



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	PARAMETER TEST CONDITIONS				TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> ≈ – 8 mA	2.4			V
V V	Flags	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 8 mA			0.5	V
VOL	Q outputs	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 16 mA			0.5	v
4		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μΑ
loz		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μA
Icc		$V_{I} = V_{CC} - 0.2 V \text{ or } 0$				400	μA
∆l <sub>CC</sub> ‡		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci		V <sub>I</sub> = 0,	f = 1 MHz		4		рF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		pF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 9 and 10)

DADAMETED	FROM	то	Ά	CT7805-1	5	'ACT78	305-20	'ACT78	305-25	'ACT78	05-40	UNIT
PANAMETEN	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>mex</sub>	WRTCLK or RDCLK		67			50		40		25		MHz
t <sub>pd</sub>	BDCLKt	Any O	4	9.5	12	4	13	4	15	4	20	ns
t <sub>pd</sub> §		Ally G		8.5								1.5
tpd	WRTCLK	IR	3		8.5	3	11	3	13	3	15	ns
tpd	RDCLK†	OR	3		8.5	3	11	3	13	3	15	ns
tpd	WRTCLK		7		16.5	7	19	7	21	7	23	
tpd	RDCLK†		7		17	7	19	7	21	7	23	115
<sup>t</sup> ₽LH	WRTCLK		7		15	7	17	7	19		21	
Фн∟	RDCLKt	пг	7		15.5	7	18	7	20	7	22	115
tern	DECET low	AF/AE	2		9	2	11	2	13	2	15	
<sup>t</sup> ₽HL	REGETION	HF	2		10	2	12	2	14	2	16	115
ten	OE1, OE2	Any O	2		8.5	2	11	2	11	_ 2	11	ne
tdis			2		9.5	2	11	2	14	2	14	115

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\* This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.

<sup>§</sup> This parameter is measured at  $C_L = 30 \text{ pF}$  load (see Figure 7).

#### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST	ТҮР	UNIT		
Cpd	Power dissipation capacitance per FIFO channel	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 5 MHz	53	рF



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992







Figure 6. Word-Width Expansion: 256 × 36 Bits



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992







Figure 8



2-44

SCAS201-D4007, MARCH 1991-REVISED APRIL 1992

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 8, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times f) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

$$\begin{split} I_{CC} &= \text{power-down} \ I_{CC} \ \text{maximum} \\ N &= \text{number of inputs driven by a TTL device} \\ \Delta \ I_{CC} &= \text{increase in supply current} \\ dc &= duty \ cycle \ \text{of inputs at a TTL high level of 3.4 V} \\ C_{pd} &= \text{power dissipation capacitance} \\ C_L &= \text{output capacitive load} \\ f_i &= data \ \text{input frequency} \\ f_o &= data \ \text{output frequency} \end{split}$$



SCAS201-D4007, MARCH 1991-REVISED APRIL 1992



Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)



#### LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	METER	R1, R2	CLţ	S1
	фгн	500.0	50 pE	Open
-en	t₽ZL	500 2	50 pr	Closed
•	tрнz	500.0	50 pE	Open
-dis	t <sub>PLZ</sub>	500 2	50 pr	Closed
t <sub>od</sub>	·	500 Q	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 10. 3-State Outputs (Any Q)



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992

- Free-Running Read and Write Clocks May Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Programmable Almost Full/Almost Empty Flag

- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word
   Depth
- Fast Access Times of 12 ns With a 50-pF Load
- Data Rates From 0 to 67 MHz
- 3-State Outputs
- Available in 44-Pin PLCC (FN) or Space-Saving 64-Pin Shrink Quad Flat Pack (PM)

#### description

The SN74ACT7807 is a 2048-word by 9-bit FIFO with high speed and fast access times. It processes data at rates up to 67 MHz and access times of 12 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The write clock (WRTCLK) and read clock (RDCLK) inputs should be free-running and may be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when the write-enable (WRTEN1/DP9, WRTEN2) inputs are high and the input-ready (IR) flag output is high. Data is read from memory on the rising edge of RDCLK when the read-enable (RDEN1, RDEN2) and output-enable (OE) inputs are high and the output-ready (OR) flag output is high. The first word written to memory is clocked through to the output buffer regardless of the levels on RDEN1, RDEN2, and OE. The OR flag indicates that valid data is present on the output buffer.

The FIFO may be reset asynchronous to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK cycles occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty, Production processing does not necessarily include testing of all parameters.



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992



NC - No internal connection



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992

#### **Terminal Functions**

PIN NAME	1/0	DESCRIPTION
AF/AE	0	Almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 256 may be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or less words or (2048 minus Y) or more words. AF/AE is high after reset.
D0D8	1	Nine-bit data Input port.
HF	0	Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset.
IR	ο	Input ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.
OE	I	Output enable. When OE, RDEN1, RDEN2 and OR are high, data is read from the FIFO on a low-to-high transition of RDCLK. When OE is low, reads are disabled and the data outputs are in the high-impedance state.
OR	0	Output ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.
PEN	1	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D8 and DP9 is latched as an AF/AE offset value when PEN Is low and WRTCLK is high.
Q0-Q8	ο	Nine-bit data output port. After the first valid write to empty memory, the first word is output on QO–Q8 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on QO–Q8.
RDCLK	1	Read clock. RDCLK is a continuous clock and may be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when RDEN1, RDEN2, OE, and OR are high. OR is synchronous to the low-to-high transition or RDCLK.
RDEN1, RDEN2	I	Read enables. When RDEN1, RDEN2, OE, and OR are high, data is read from the FIFO on the low-to-high transition of RDCLK.
RESET	I	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.
WRTCLK	I	Write clock. WRTCLK is a continuous clock and may be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN1/DP9, WRTEN2, and IR are high. IR is synchronous to the low-to-high transition of WRTCLK.
WRTEN1/DP9	I	Write enable/data pin 9. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. When programming an AF/AE offset value, WRTEN1/DP9 is used as the most significant data bit.
WRTEN2	I	Write enable. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK.



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992



## TEXAS VI INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992

#### offset values for AF/AE

The almost full/almost empty flag has two programmable limits, the almost-empty offset value (X) and the almost-full offset value (Y). They may be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 256 are used. The AF/AE flag is high when the FIFO contains X or less words or (2048 minus Y) or more words.

Program enable (PEN) should be held high throughout the reset cycle. PEN may be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0–D8 and WRTEN1/DP9 is stored as the almost empty offset value (X) and the almost full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0–D8 and WRTEN1/DP9 at the time of the second WRTCLK low-to-high transition. While the offsets are programmed, data is not written to the FIFO memory regardless of the state of the write enables (WRTEN1/DP9, WRTEN2).

A maximum value of 1023 may be programmed for either X or Y. To use the default values of X = Y = 256, PEN must be held high.



#### timing diagrams

Figure 1. Programming X and Y Separately


SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992



Figure 2. Reset Cycle: Define AF/AE Using the Default



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992

# timing diagrams (continued)



Figure 3. Write



SCAS200--D4005, JANUARY 1991-REVISED APRIL 1992



Figure 4. Read



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			'ACT78	307-15	'ACT7	807-20	'ACT78	307-25	'ACT7807-40		UNIT
		1	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
1 <sub>OH</sub>	High-level output current	Q outputs, flags		-8		-8		-8		-8	mA
1	output ourrent	Q outputs		16		16		16		16	m۸
OL		Flags		8		8		8		8	
f <sub>clock</sub>	Clock frequency			67		50		40		25	MHz
		WRTCLK high or low	6		8		9		13		
ŧw	Puise duration	RDCLK high or low	6		8		9		13		ns
		PEN low	6		9		9		13		
		Data in (D0–D8) before WRTCLK†	4		5		5		5		
	Setup time	WRTEN1, WRTEN2 before WRTCLK†	4		5		5		5		
t <sub>su</sub>		OE, RDEN1, RDEN2 before RDCLK†	5		6		6		6.5		ns
		Reset: RESET low before first WRTCLK† and RDCLK† <sup>†</sup>	7		8		8		8		
		PEN before WRTCLK†	4		5		5		5		
		Data in (D0–D8) after WRTCLK†	0		0		0		0		
		WRTEN1, WRTEN2 after WRTCLK†	0		0		0		0		
		OE, RDEN1, RDEN2 after RDCLK†	0		0		0		0	,	
t <sub>n</sub>	Hold time	Reset: RESET low after fourth WRTCLK† and RDCLK† <sup>†</sup>	5		5		5		5		. ns
		PEN high after WRTCLK	0		0		0		0		
		PEN low after WRTCLK†	3		3		3		3		
TA	Operating free-air tempera	ture	0	70	0	70	0	70	0	70	°C

<sup>†</sup> To permit the clock pulse to be utilized for reset purposes.



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 8 mA	2.4			V
V	Flags	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA			0.5	v
VOL	Q outputs	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 16 mA			0.5	v
կ		V <sub>CC</sub> = 5.5 V,	VI =VCC or 0	T		±5	μA
I <sub>OZ</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> cr 0			±5	μA
lcc		V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$			400	μΑ
	WRTEN1/DP9					2	
DICC*	Other inputs	$v_{\rm CC} = 5.5  \text{v}, \text{ One input at 3.4 v},$	Other inputs at V <sub>CC</sub> or GND			1	ma
Ci		V <sub>1</sub> = 0,	f = 1 MHz		4		pF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		pF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 9 and 10)

DADAMETER	FROM TO		'ACT7807-15			'ACT7807-20		'ACT78	307-25	'ACT7807-40		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	WRTCLK or RDCLK		67			50		40		25		MHz
tpd	RDCLK†	A O	3	9	12	3	13	3	18	3	25	ne
t <sub>pd</sub> ∮		Ally Q		8								115
tpd	WRTCLK†	IR	1		9	1	12	1	14	1	16	ns
t <sub>pd</sub>	RDCLK†	OR	1		9	2	12	2	14	2	16	ns
tpd	WRTCLK	AF/AE	2		16	2	20	2	25	2	30	ns
tpd	RDCLK†	AF/AE	2		17	2	20	2	25	2	30	ns
<sup>t</sup> ₽LH	WRTCLK†	UE	2		19	2	21	2	23	2	25	
t₽HL	RDCLK†	nr	2		16	2	18	2	20	2	22	115
t <sub>РLH</sub>	DESET law	AF/AE	1		12	1	18	1	22	1	24	
<sup>t</sup> ₽HL	RESEI IOW	HESET IOW HF	2		12	2	18	2	22	2	24	115
t <sub>en</sub>	OF	Amy O	2		10	2	13	2	15	2	18	
tdis	UE	Any Q	1		11	1	13	1	15	1	18	115

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>. <sup>§</sup> This parameter is measured with C<sub>L</sub> = 30 pF (see Figure 7).

#### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST	ТҮР	UNIT		
Cpd	Power dissipation capacitance per FIFO channel	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 5 MHz	91	pF



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992



Figure 6. Word-Width Expansion: 2048 Words by 18 Bits



2--58

SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992

#### **TYPICAL CHARACTERISTICS**







Figure 8



SCAS200--D4005, APRIL 1992

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 8, the maximum power dissipation may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

I<sub>CC</sub> = power-down I<sub>CC</sub> maximum

N = number of inputs driven by a TTL device

 $\Delta I_{CC}$  = increase in supply current

dc = duty cycle of inputs at a TTL high level of 3.4 V

C<sub>pd</sub> = power dissipation capacitance

CL = output capacitive load

 $f_i = data input frequency$ 

fo = data output frequency



SCAS200-D4005, JANUARY 1991-REVISED APRIL 1992

#### PARAMETER MEASUREMENT INFORMATION







#### LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	METER	R1, R2	CLt	S1
•	t₽ZH	500 0	50 pE	Open
'en	t <sub>PZL</sub>	500 2	50 pr	Closed
•	t₽HZ	500.0	50 pE	Open
-dis	t₽LZ	500 52	50 pr	Closed
tod		500 Q	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 10. 3-State Outputs (Any Q)



SN74ACT7811 1024 X 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS SCAS151A-D3729, JANUARY 1991-REVISED FEBRUARY 1992 ٠ Member of the Texas Instruments Input Ready, Output Ready, and Half-Full Widebus™ Family Flags Independent Asynchronous Inputs and ٠ Cascadable in Word Width and/or Word Outputs Depth 1024 Words × 18 Bits Fast Access Times of 15 ns With a 50-pF Load **Read and Write Operations Can Be** Synchronized to independent System High Output Drive for Direct Bus Interface Clocks Available in 68-Pin PLCC (FN) or Programmable Almost Full/Almost Empty Space-Saving 80-Pin Shrink Quad Flat Pack (PN) Flag **FN PACKAGE** (TOP VIEW) RDCLK RDEN1 RDEN2 D15 D16 GND 9 6 5 4 3 2 1 68 67 66 65 64 63 62 61 8 7 D14 10 60 F Vcc D13 11 Q14 59N D12 112 Q13 58 D11 1 13 GND 57 D10 1 14 Q12 56 D9 🛿 15 55 **П** Q11 Vcc 11 16 54 Vcc D8 17 53**Г** Q10 GND 1 18 Q9 52 D7 🕇 19 51 GND D6 🕇 20 Q8 50 D5 Q7 N 21 49**F** D4 22 48 Vcc D3 | 23 Q6 47**П** D2 1 24 Q5 46 T D1 1 25 GND 45П D0 1 26 Q4 44 T 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 WRITEN WRITEN AFIC S AF GND GND WRTCLK

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to epecifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

South States



Copyright © 1992, Texas Instruments Incorporated

# SN74ACT7811 1024 X 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SCAS151A-D3729, JANUARY 1991-REVISED FEBRUARY 1992



NC - No internal connection

#### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7811 is a 1024- x 18-bit FIFO for high speed and fast access times. It processes data at rates up to 40 MHz and access times of 15 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The SN74ACT7811 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent read and write (interrupts, requests) to their respective system clock.



# logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12 Pin numbers shown are for the FN package.



## SN74ACT7811 1024 X 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SCAS151A-D3729, JANUARY 1991-REVISED FEBRUARY 1992

#### functional block diagram



#### terminal functions

#### inputs

#### data in (D0-D17)

Data inputs for 18-bit-wide data to be stored in the memory. Data lines D0-D8 also carry the almost full/almost empty offset value (X) on a high-to-low transition of the define almost full (DAF) input.

#### reset (RESET)

A reset is accomplished by taking reset (RESET) low and generating a minimum of four read clock (RDCLK) and write clock (WRTCLK) cycles. This ensures that the internal read and write pointers are reset and that the output ready flag (OR), the half-full flag (HF), and the input ready flag (IR) are low; the almost full/almost empty flag (AF/AE) is high. The FIFO must be reset upon power up. With the define almost full (DAF) input at a low level, a low pulse on RESET defines the AF/AE status flag using the almost full/almost empty offset value (X), where X is the value previously stored. With DAF at a high level, a low-level pulse on RESET defines the AF/AE flag using the default value of X = 256.

#### write enables (WRTEN1, WRTEN2)

The write enables (WRTEN1, WRTEN2) must be high before the rising edge of write clock (WRTCLK) for a word to be written into memory. The write enables do not affect the storage of the almost full/almost empty offset value (X).



#### terminal functions (continued)

#### write clock (WRTCLK)

Data is written into memory on a low-to-high transition of the write clock (WRTCLK) if the input ready flag output (IR) and the write enable control inputs (WRTEN1, WRTEN2) are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. The IR flag output is also driven synchronously with respect to the WRTCLK signal.

#### read enables (RDEN1, RDEN2)

Both read enables (RDEN1, RDEN2) must high before the rising edge of read clock (RDCLK) to read a word out of memory. The read enables are not used to read the first word stored in memory.

#### read clock (RDCLK)

Data is read out of memory on a low-to-high transition at the read clock (RDCLK) input if the output ready flag output (OR) and the output enable (OE) and read enable (RDEN1, RDEN2) control inputs are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. The OR flag is also driven synchronously with respect to the RDCLK signal.

#### define almost full (DAF)

The high-to-low transition of the define almost full (DAF) input stores the binary value of data inputs D0–D8 as the almost full/almost empty offset value (X). With DAF held low, a low pulse on the reset (RESET) input defines the almost full/almost empty flag (AF/AE) using X.

#### output enable (OE)

The data out (Q0–Q17) outputs are in the high-impedance state when the output enable (OE) input is low. OE must be high before the rising edge of read clock (RDCLK) to read a word from memory.

#### outputs

#### data out (Q0–Q17)

The first data word to be loaded into the FIFO is moved to the data out (Q0–Q17) register on the rising edge of the third read clock (RDCLK) pulse to occur after the first valid write. The read enable (RDEN1, RDEN2) inputs do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, and the output ready flag (OR) are high.

#### input ready flag (IR)

The input ready flag (IR) is high when the FIFO is not full and low when the device is full. During reset, the IR flag is driven low on the rising edge of the second write clock (WRTCLK) pulse. The IR flag is driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read.

#### output ready flag (OR)

The output ready flag (OR) is high when the FIFO is not empty and low when it is empty. During reset, the OR flag is set low on the rising edge of the third read clock (RDCLK) pulse. The OR flag is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read.

#### half-full status flag (HF)

The half-full flag (HF) is high when the FIFO contains 513 or more words and is low when it contains 512 or less words.

#### almost full/almost empty status flag (AF/AE)

The almost full/almost empty flag (AF/AE) is defined by the almost full/almost empty offset value (X). The AF/AE flag is high when the FIFO contains (X + 1) or less words or (1025 - X) or more words. The AF/AE flag is low when the FIFO contains between (X + 2) and (1024 - X) words.



#### terminal functions (continued)

#### programming procedure for AF/AE

The almost full/almost empty flag (AF/AE) is programmed during each reset cycle. The almost full/almost empty offset value (X) is either a user-defined value or the default value of X = 256. Below are instructions to program AF/AE using both methods .

#### user-defined X:

- Step 1. Take DAF from high to low.
- Step 2. If RESET is not already low, take RESET low.
- Step 3. With DAF held low, take RESET high. This defines the AF/AE flag using X.

Step 4. To retain the current offset for the next reset, keep DAF low.

#### default X:

To redefine the AF/AE flag using the default value of X = 256, hold DAF high during the reset cycle.



# SN74ACT7811 1024 X 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SCAS151A-D3729, JANUARY 1991-REVISED FEBRUARY 1992





<sup>†</sup> X is the binary value of D0–D8 only.

Figure 1. Reset Cycle: Define AF/AE Using the Value of X



# SN74ACT7811 1024 X 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SCAS151A-D3729, JANUARY 1991-REVISED FEBRUARY 1992



Figure 2. Reset Cycle: Define AF/AE Using the Default Value



RESET	
DAF	
WRTCLK	
WRTEN1	
WRTEN2	
D0D17	W1         W2         W3         W4         S5         W1+2         S5         W1025-X         S5         S5         S6
RDCLK	
RDEN1	
RDEN2	
OE	
Q0-Q17	invalid W1
OR	
AF/AE	
HF	
IR	

Figure 3. Write

.





Figure 4. Read



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage, V <sub>1</sub>	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
ViH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
ЮН	High-level output current		-8	mA
IOL	Low-level output current		16	mA
TA	Operating free-air temperature	0	70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP‡	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 8 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 16 mA			0.5	V
lj –	Input current	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0 V			±5	μA
loz	High-impedance-state output current	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0 V			±5	μA
15		$V_{I} = V_{CC} - 0.2 V \text{ or } 0 V$				400	μA
100-		One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			1	mA
Ci		V <sub>l</sub> = 0 V, f = 1 MHz			4		pF
C <sub>o</sub>		V <sub>O</sub> = 0 V, f = 1 MHz			8		рF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ I<sub>CC</sub> tested with outputs open.



timing requirements

			'ACT78	311-15	'ACT7	811-18	'ACT78	311-20	'ACT78	11-25	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>clock</sub>	Clock frequency		40		35		28.5		16.7		MHz
		Data In (D0–D17) high or low	10		12		14		20		
		WRTCLK high	7		8.5		10		17		
		WRTCLK low	10		11		14		23		
		RDCLK high	7		8.5		10		17		
tw	Pulse duration	RDCLK low	10		11		14		23		ns
		DAF high	10		10		10		10		
	·	WRTEN1, WRTEN2 high or low	10		10		10		10		
	•	OE, RDEN1, RDEN2 high or low	10		10		10		10		
		Data In (D0–D17) before WRTCLK†	5		5		5		5		
		WRTEN1, WRTEN2 high before WRTCLK†	5		5		5		5		
		OE, RDEN1, RDEN2 high before RDCLK†	5		5		5		5		
t <sub>su</sub>	Setup time	Reset: RESET low before first WRTCLK and RDCLK†	7		7		7		7		ns
		Define AF/AE: D0–D8 before DAF↓	5		5		5		5		
	•	Define AF/AE: DAF t before RESET†	7		7		7		7		
		Define AF/AE (default): DAF high before RESET†	5		5		5		5		
		Data In (D0–D17) after WRTCLK†	1		1		1		1		
		WRTEN1, WRTEN2 high after WRTCLK†	1		1		1		1		
		OE, RDEN1, RDEN2 high after RDCLK†	1		1		1		1		
ŧ <sub>h</sub>	Hold time	Reset: RESET low after fourth WRTCLK and RDCLK†	0		0		0		0		ns
		Define AF/AE: D0–D8 after DAF I	1		1		1		1		
		Define AF/AE: DAF low after RESET †	0		0		0		0		
		Define AF/AE (default): DAF high after RESET t	1		1		1		1		

<sup>†</sup> To permit the clock pulse to be utilized for reset purposes.



# switching characteristics over recommended operating free-air temperature range (see Figures 9 and 10)

PARAMETER	FROM TO (INPUT) (OUTPUT)	ΤΟ (Τυ <b>Υ</b> ΤΟ	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500 \Omega$ $T_{A} = 0^{\circ}\text{C to } 70^{\circ}\text{C}^{\dagger}$									
			'A0	CT7811-	15	'ACT7	311-18	'ACT7	B11-20	'ACT7811-25		
			MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	WRTCLK or RDCLK		40			35		28.5		16.7		MHz
t <sub>pd</sub>	RDCLK†	Any Q	4	12	15	4	18	4	20	4	25	
t <sub>pd</sub> ‡				10.5								ns
t <sub>pd</sub>	WRTCLK	IR	2		10	2	12	2	14	2	16	ns
t <sub>pd</sub>	RDCLKt	OR	2		10	2	12	2	14	2	16	ns
t <sub>pd</sub>	WRTCLKt	AF/AE	6		20	6	22	6	24	6	26	ns
t <sub>pd</sub>	RDCLK†	AF/AE	6		20	6	22	- 6	24	6	26	ns
¢₽LH	WRTCLK	LIF.	6		19	6	21	6	23	6	25	
t <sub>₽HL</sub>	RDCLK†		6		19	6	21	6	23	6	25	ns
t <sub>PLH</sub>	DECET	AF/AE	3		19	3	21	3	23	3	25	
t₽HL	RESET	HF	4		21	4	23	4	25	4	27	15
t <sub>en</sub>	05	4-14-0	2		11	2	11	2	11	2	11	
t <sub>dis</sub>	UE	AnyQ	2		14	2	14	2	14	2	14	15

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value under recommended operating conditions.

<sup>‡</sup> This parameter is measured with  $C_L = 30 \text{ pF}$  (see Figure 5).

# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
C <sub>pd</sub>	Power dissipation capacitance per 1K bits	$C_L = 50 \text{ pF}, \text{ f} = 5 \text{ MHz}$	65	pF



#### **TYPICAL CHARACTERISTICS**









### **TYPICAL CHARACTERISTICS**

#### TYPICAL POWER DISSIPATION CAPACITANCE



 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

I<sub>CC</sub> = power-down I<sub>CC</sub> maximum

N = number of inputs driven by a TTL device

 $\Delta$  I<sub>CC</sub> = increase in supply current

dc = duty cycle of inputs at a TTL high level of 3.4 V

C<sub>pd</sub> = power dissipation capacitance

CL = output capacitive load

 $f_i$  = data input frequency

fo = data output frequency

Figure 6



#### **APPLICATION DATA**

#### expanding the SN74ACT7811

- The SN74ACT7811 is expandable in width and depth. Expanding in word depth offers special timing considerations:
- After the first data word is loaded into the FIFO, the word is unloaded, and the output ready flag output (OR) goes high after (N × 3) read clock (RDCLK) cycles, where N is the number of devices used in depth expansion.
- After the FIFO is filled, the input ready flag output (IR) goes low, the first word is unloaded, and the IR flag output is driven high after (N × 2) write clock cycles, where N is the number of devices used in depth expansion.











# PARAMETER MEASUREMENT INFORMATION







#### LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARAMETER		R1, R2	CLt	S1
+	ФZн	500.0	50 pF	Open
-en	t <sub>PZL</sub>	500 2		Closed
•	tенz		50 × F	Open
<sup>L</sup> dis	t <sub>PLZ</sub>		50 pF	Closed
tpd		500 Q	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 10. 3-State Outputs (Any Q)





SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992

<ul> <li>Member of the Texas Instruments Widebus <sup>™</sup> Family</li> </ul>		DL PACKAGE (TOP VIEW)		
<ul> <li>Free-Running Read and Write Clocks May Be Asynchronous or Coincident</li> </ul>	RESET	1 56		
<ul> <li>Read and Write Operations Synchronized to independent System Clocks</li> </ul>	D17 D16	2 55 3 54	Q17 Q16	
<ul> <li>Input-Ready Flag Synchronized to Write Clock</li> </ul>	D15 [ D14 [	4 53 5 52	GND	
<ul> <li>Output-Ready Flag Synchronized to Read Clock</li> </ul>	D13 [ D12 [ D11 ]	7 50 8 49		
<ul> <li>Packaged in Shrink Small-Outline 300-mil Package (DL) Lising 25-mil Center-to-Center</li> </ul>	D10	9 48	Q12	
Spacing	D9	11 46		
<ul> <li>b4 words by 18 bits</li> <li>Low-Power Advanced CMOS Technology</li> </ul>	GND [	13 44 14 43		
<ul> <li>Half-Full Flag and Programmable Almost Full/Almost Empty Flag</li> </ul>	D6 [	15 42 16 41	Q7	
<ul> <li>Bidirectional Configuration and Width Expansion Without Additional Logic</li> </ul>	D4 [ D3 [	17 40 18 39	0 0 0 1 Vcc	
<ul> <li>Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching</li> </ul>	D2 [ D1 [	19 38 20 37	04 03	
Simultaneously <ul> <li>Data Rates From 0 to 67 MHz</li> </ul>	DO [ HF [	21 36 22 35	Q2 GND	
<ul> <li>Pin Compatible With SN74ACT7803 and SN74ACT7805</li> </ul>	PEN [ AF/AE [ WRTCLK	23 34 24 33 25 32		
description		26 31 27 30		
The SN74ACT7813 is a 64-word × 18-bit FIFO		28 29		

suited for buffering asynchronous data paths at 67-MHz clock rates and 12-ns access times. Its 56-pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices may be configured for bidirectional data buffering without additional logic. Multiple distributed  $V_{CC}$ and GND pins along with TI's patented Output Edge Control (OEC<sup>¬</sup>) circuit dampen simultaneous switching noise.

The write clock (WRTCLK) and read clock (RDCLK) should be free-running and may be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when RDEN, OE1, and OE2 are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, OE1, and OE2 levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO may be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

Widebus and OEC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1992, Texas Instruments Incorporated

SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12



SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992



# TEXAS

SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992

## **Terminal Functions**

PIN		I/O	DESCRIPTION	
AF/AE	24	0	Almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 8 may be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or less words or (64 minus Y) or more words. AF/AE is high after reset.	
D0D17	21-14, 12-11, 9-2		18-bit data input port	
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low after reset.	
IR	28	ο	Input ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset.	
OE1, OE2	56, 30	I	Output enables. When OE1, OE2, and RDEN are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either OE1 or OE2 is high, reads are disabled, and the data outputs are in the high-impedance state.	
OR	29	ο	Output ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on QQ-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.	
PEÑ	23	1	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D4 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.	
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	ο	18-bit data output port. After the first valid write to empty memory, the first word is output on Q0–Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0–Q17.	
RDCLK	32	I	Read clock. RDCLK is a continuous clock and may be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when OE1, OE2, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK.	
RDEN	31	I	Read enable. When RDEN, OE1, and OE2 are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK.	
RESET	1	Ι	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.	
WRTCLK	25	I	Write clock. WRTCLK is a continuous clock and may be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK.	
WRTEN1, WRTEN2	27, 26	I	Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCI K.	



SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992



Figure 1. Reset Cycle



SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992

# timing diagram

RESET	<u> </u>	- <u></u>		<u></u>	<u> </u>		1 0
PEN				<u></u>		<u> </u>	1 0
WRTCLK		_ <b>f</b>	<b></b>				
WRTEN1			   				1 0
WRTEN2			 	1		   	
D0D17	W1 W2 W3	W4 22 W0	(+2)	33 1/2 W(0	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	⊑ ≊_Z	
RDCLK		3	<mark>لر_</mark>	<b>`</b>	ᡗᢩ᠋᠋᠋,ᠶ᠊ᢩᠮ		
OET	<u> </u>	 	   	 			1 0
RDEN	<u></u>		 				1 0
OE2					· · ·		1 0
Q0-Q17	Invalid		\\	W1			
OR							
AF/AE						 	
HF	5 <u></u>					   	
IR				. <u>.</u>		 	





SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992





SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992

#### offset values for AF/AE

The almost full/almost empty flag has two programmable limits, the almost empty offset value (X) and the almost full offset value (Y). They may be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 8 are used. The AF/AE flag is high when the FIFO contains X or less words or (64 minus Y) or more words.

Program enable (PEN) should be held high throughout the reset cycle. PEN may be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0-D4 is stored as the almost empty offset value (X) and the almost full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK will reprogram Y to the binary value on D0–D4 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 31 may be programmed for either X or Y. To use the default values of X = Y = 8, PEN must be held high.

#### timing diagram



Figure 4. Programming X and Y Separately

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$\ldots~-0.5$ V to 7 V
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992

	· · · · · · · · · · · · · · · · · · ·		'ACT78	B13-15	'ACT78	313-20	'ACT78	313-25	'ACT78	313-40	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
I <sub>ОН</sub>	High-level output current	Q outputs, flags		-8		-8		-8		-8	mA
1		Q outputs		16		16		16		16	
OL	Low-level output current	Flags		8		8		8		8	mA
f <sub>clock</sub>	Clock frequency			67		50		40		25	MHz
		WRTCLK high or low	6		7		8		12		
tw	Pulse duration	RDCLK high or low	6		7		8		12		ns
		PEN low	8		9		9		12		
	· ·	Data in (D0–D17) before WRTCLK†	4		5		5		5		
•		WRTEN1, WRTEN2 before WRTCLK†	4		5		5		5		
	Catur dava	OE1, OE2 before RDCLK†	5		5		6		6		
<sup>1</sup> su	Semh nue	RDEN before RDCLK†	4		5		5		5		ns
		Reset: RESET low before first WRTCLK† and RDCLK† <sup>†</sup>	5		6		6		6		
		PEN before WRTCLK†	5		6		6		6		
		Data in (D0–D17) after WRTCLK†	0		0		0		0		
		WRTEN1, WRTEN2 after WRTCLK†	0		0		0		0		
		OE1, OE2, RDEN after RDCLK†	0		0		0		0		
t <sub>n</sub>	Hold time	Reset: RESET low after fourth WRTCLK† and RDCLK† <sup>†</sup>	2		2		2		2		ns
		PEN high after WRTCLK	0		0		0		0		
		PEN low after WRTCLK†	2		2		2		2		
Т	Operating free air temperat	line	0	70	0	70	٥	70	٥	70	°C

## recommended operating conditions

<sup>†</sup> To permit the clock pulse to be utilized for reset purposes.



SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	TEST CONDITIONS				
V <sub>OH</sub>		$V_{\rm CC} = 4.5  \rm V,$	I <sub>OH</sub> = 8 mA	2.4			V
N.	Flags	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA			0.5	v
VOL	Q outputs	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 16 mA			0.5	v
կ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μA
l <sub>oz</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μΑ
Icc		$V_{I} = V_{CC} - 0.2 V \text{ or } 0$				400	μΑ
Δl <sub>CC</sub> ‡		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci		V <sub>I</sub> = 0,	f = 1 MHz		4		pF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		pF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 9 and 10)

DADAMETED	FROM	то	'Α	CT7813-1	5	'ACT78	813-20	'ACT78	313-25	'ACT7813-40		UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	WRTCLK or RDCLK		67			50		40		25		MHz
t <sub>pd</sub>	BDCI KA	Any O	4	9.5	12	4	13	4	15	4	20	
t <sub>pd</sub> §	NDOLK			8.5								115
t <sub>pd</sub>	WRTCLK†	IR	3		8.5	3	11	3	13	3	15	ns
tpd	RDCLK†	OR	3		8.5	3	11	3	13	3	15	ns
t <sub>pd</sub>	WRTCLK†	AF/AE	7		16.5	7	19	7	21	7	23	ns
t <sub>pd</sub>	RDCLK†	AF/AE	7		17	7	19	7	21	7	23	ns
t <sub>PLH</sub>	WRTCLK†	ЦE	7		15	7	17	7	19	7	21	
t₽HL	RDCLK†	nr	7		15.5	7	18	7	20	7	22	115
t₽LH	PESET low	AF/AE	2		9	2	11	2	13	. 2	15	
t₽HL	RESETION	HF	2		10	2	12	2	14	2	16	115
t <sub>en</sub>	OFT OF		2		8.5	2	11	2	11	2	11	
t <sub>dis</sub>	0E1, 0E2	Aliy Q	2		9.5	2	11	2	14	2	14	115

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.

<sup>§</sup> This parameter is measured with a 30 pF load (see Figure 7).

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST C	ТҮР	UNIT		
Cpd	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 5 MHz	53	рF



SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992







Figure 6. Word-Width Expansion: 64 × 36 Bits



SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992



#### **TYPICAL CHARACTERISTICS**



SUPPLY CURRENT





2-92

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 8, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times f) + \Sigma (C_{L} \times V_{CC}^{2} \times f)$ 

$$\begin{split} I_{CC} &= \text{power-down} \ I_{CC} \ \text{maximum} \\ N &= \text{number of inputs driven by a TTL device} \\ \Delta \ I_{CC} &= \text{increase in supply current} \\ \text{dc} &= \text{duty cycle of inputs at a TTL high level of 3.4 V} \\ C_{pd} &= \text{power dissipation capacitance} \\ C_L &= \text{output capacitive load} \\ f_i &= \text{data input frequency} \end{split}$$

fo = data output frequency



SCAS199-D4002, JANUARY 1991-REVISED APRIL 1992



Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)



#### LOAD CIRCUIT

#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	METER	R1, R2	CL <sup>†</sup>	S1
•	<sup>t</sup> ₽ZH	500 0	50 pE	Open
<sup>l</sup> en	t₽ZL	500 2	SU PF	Closed
•	tенz	<b>500 O</b>	50 pF	Open
<sup>u</sup> dis	t <sub>PLZ</sub>	500 ⊻	50 pF	Closed
tod		500 Ω	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.







SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991

- Member of the Texas Instruments *Widebus*™ Family
- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- 1024 Words × 18 Bits
- Programmable Almost Full/Almost Empty Flag

- Empty, Full, and Half-Full Flags
- Fast Access Times of 15 ns With a 50-pF Load
- Fali-Through Time . . . 20 ns Typical
- Data Rates From 0 to 50 MHz
- High-Output Drive for Direct Bus Interface
- 3-State Outputs
- Available in 68-Pin PLCC (FN) Package

#### FN PACKAGE (TOP VIEW)



NC-No internal connection

#### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7802 is a 1024- by 18-bit FIFO for high-speed applications. It processes data in a bit-parallel format at rates up to 50 MHz and access times of 25 ns.

Data is written into the FIFO memory on a low-to-high transition on the load clock input (LDCK) and is read out on a low-to-high transition on the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 1024 the number of words clocked out. When the memory is full, LDCK has no effect on the data in the memory; when the memory is empty, UNCK has no effect.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to apacifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991

#### description (continued)

The FIFO memory status is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost full/almost empty (AF/AE) flags. The FULL output is low when the memory is full; the EMPTY output is low when the memory is empty. The HF output is high when the memory contains 512 or more words and low when it contains less than 512 words. The level of the AF/AE flag is determined by both the number of words in the FIFO and a user-definable offset X. AF/AE is high when the FIFO is almost full or almost empty, i.e., when it contains X or less words or (1024 – X) or more words. The almost full/almost empty offset value is either user-defined or the default value of 256; it is programmed during each reset cycle as follows:

#### user-defined X:

- Step 1. Take DAF from high to low.
- Step 2. If RESET is not already low, take RESET low.
- Step 3. With DAF held low, take RESET high. This defines the AF/AE flag using X.

#### default X:

To redefine the AF/AE flag using the default value of X = 256, hold DAF high during the reset cycle.

A low level on the reset (RESET) input resets the FIFO internal clock stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.

The Q outputs are noninverting and are in the high-impedance state when the output-enable (OE) input is low.

When writing to the FIFO after a reset pulse or when the FIFO is empty, the first active transition on LDCK drives EMPTY high and causes the first word written to the FIFO to appear on the Q outputs. Therefore, an active transition on UNCK is not required to read the first word written to the FIFO. Each subsequent read from the FIFO requires an active transition on UNCK.

The SN74ACT7802 can be cascaded in the word-width direction but not in the word-depth direction.



SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12



SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991

# functional block diagram







TEXAS TO TEXAS TO TEXAS TO TEXAS TO TEXAS TO TEXAS TO TEXAS TEXAS

ų

SN74ACT7802 2024 X 18 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage, V <sub>1</sub>	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			'ACT7802-20 'ACT7802-30		'ACT7802-40		'ACT7802-60		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input vo	oltage	2		2		2		2		V
VIL	Low-level input vo	Itage		0.8		0.8		0.8		0.8	V
I <sub>OH</sub>	High-level output	current		-8		-8		-8		-8	mA
loL	Low-level output o	Low-level output current		16		16		16		16	mA
f <sub>clock</sub>	Clock frequency		50		33		25		16.7		MHz
		LDCK high	8		10		14		20		
		LDCK low	8		10		14		20		
<b>.</b>	Pulse duration	UNCK high	8		10		14		20		ne
~	F uso duratori	UNCK low	8		10		14		20		115
		DAF high	10		. 10		10		10		
		RESET low	20		20		25		25		
		Data in (D0-D7) before LDCK†	4		4		5		5		
	Setup time	RESET inactive (high) before LDCK†	5		5		5		5		
t <sub>su</sub>		Define AF/AE: D0–D8 before DAF↓	5		5		5		5		n <del>s</del>
		Define AF/AE: DAF↓ before RESET†	7		. 7		7		7		
	· .	Define AF/AE (default): DAF high before RESET†	5		5		5		5		
		Data in (D0-D7) after LDCK†	1		1	_	2		2		
		Define AF/AE: D0–D8 after DAF↓	0		0		0		0		
t <sub>n</sub>	Hold time	Define AF/AE: DAF low after RESET†	0		0		0		0		ns
		Define AF/AE (default): DAF high after RESET†	0		0		0		0		
TA	Operating free-air	temperature	0	70	0	70	0	70	0	70	•C



SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIO	NS	MiN	TYP <sup>†</sup>	MAX	UNIT
VOH	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 8 mA		2.4			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 16 mA		Γ		0.5	V
lı lı	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0				±5	μA
l <sub>oz</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0				±5	μA
l <sub>cc</sub> ‡	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$					400	μA
∆l <sub>CC</sub> ‡	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci	V <sub>1</sub> = 0,	f = 1 MHz			4		рF
Co	V <sub>O</sub> = 0,	f = 1 MHz			8		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (see Figures 4 and 5)

DADAMETED	FROM	то	'A'	CT7802-	20	'ACT7802-30		'ACT7802-40		'ACT7802-60		LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	LDCK or UNCK		50			33		25		16.7		MHz
t <sub>pd</sub>	LDCK†	Any Q	8		25	8	30	8	35	8	45	ns
t <sub>pd</sub> §	UNCK†	Any Q	12	21	25	12	30	12	35	12	45	ns
t <sub>PLH</sub>	LDCK†	EMPTY	4		16	4	18	4	20	4	22	ne
t <sub>PHL</sub>	UNCK		2		16	2	18	2	20	2	22	115
. t <sub>PHL</sub>	RESET	EMPTY	2		16	2	18	2	20	2	22	ns
t <sub>PHL</sub>	LDCK†	FULL	4		16	4	18	4	20	4	22	ns
	UNCK†	FULL	4		15	4	17	4	19	4	21	
PLH	RESET		2		15	2	17	2	19	2	21	115
• .	LDCK†		2		18	2	20	2	22	2	24	ne
'pd	UNCK†		2		18	2	20	2	22	2	24	115
t <sub>PLH</sub>	RESET	AF/AE	2		15	2	17	2	19	2	21	ns
t <sub>PLH</sub>	LDCK†	HALF FULL	2		16	2	18	2	20	2	22	ns
	UNCKt		2		16	2	18	2	20	2	22	
*PHL	RESET	IALF FOLL	2		15	2	17	2	19	2	21	115
t <sub>en</sub>	OE	Any Q	2		10	2	12	2	14	2	16	ns
t <sub>dis</sub>	OE	Any Q	2		12	2	14	2	16	2	18	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\*  $I_{CC}$  tested with outputs open. \* This parameter is measured with  $C_L = 30 \text{ pF}$  (see Figure 1).

## operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	ТҮР	UNIT	
Cpd	Power dissipation capacitancer per channel	CL = 50 pF,	f = 5 MHz	65	pF



SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991



#### Figure 1



SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991





#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 2, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $\mathsf{P}_{\mathsf{t}} = \mathsf{V}_{\mathsf{CC}} \times [\mathsf{I}_{\mathsf{CCF}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{CC}} \times \mathsf{dc})] + \Sigma (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{CC}}^2 \times \mathsf{fo})$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$$

$$\begin{split} I_{CC} &= \text{power-down} \ I_{CC} \ \text{maximum} \\ N &= \text{number of inputs driven by a TTL device} \\ \Delta \ I_{CC} &= \text{increase in supply current} \\ dc &= duty \ cycle \ of inputs \ at a TTL \ high \ level \ of \ 3.4 \ V \\ C_{pd} &= \text{power dissipation capacitance} \\ C_L &= \text{output capacitive load} \\ f_l &= data \ \text{input frequency} \\ f_o &= data \ \text{output frequency} \end{split}$$



SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991



**APPLICATION DATA** 

Figure 3. Word-Width Expansion: 1024-Word by 36-Bit



SCAS187-D3599, AUGUST 1990-REVISED DECEMBER 1991

## PARAMETER MEASUREMENT INFORMATION







#### LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARAM	METER	RL	CL <sup>†</sup>	<b>S1</b>	S2
•	t <sub>PZH</sub>	500.0	50 pE	Open	Closed
<sup>L</sup> en	t₽ZL	500 2	50 pr	Closed	Open
•	t <sub>PHZ</sub>	500.0	50 pE	Open	Closed
<sup>1</sup> dis	t <sub>PLZ</sub>	500 2	50 pr-	Closed	Open
t <sub>od</sub> or t <sub>t</sub>		-	50 pF	Open	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 5. 3-State Outputs (Any Q)



3-14

SCAS204--D4025, JUNE 1991-REVISED APRIL 1992

<ul> <li>Load Clock and Unload Clock May Be Asynchronous or Coincident</li> <li>Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center</li> <li>Package (DL) Using 25-mil Center-to-Center</li> </ul>	
Packaged in Shrink Small-Outline 300-mil         D17 [12 55] [017           Package (DL) Using 25-mil Center to-Center         D16 [13 54] [016	
Spacing Division Spacing	
512 Words by 18 Bits     D13 [] 6 51 ]] Q14     D13 [] 6 51 ]] Q14	
Full, Empty, and Half-Full Flags     D12 [17 50] V <sub>CC</sub> D12 [17 50] V <sub>CC</sub> D11 [18 49] Q13     D10 [10 43] Q12	
Programmable Almost Full/Almost Empty     Flag     Vcc [] 10 47 ] Q11     D	
Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously	
Data Rates From 0 to 50 MHz     D6 [] 15 42] 07	
• 3-State Outputs       D5 [[16 41]] Q6         • Pin Compatible With SN74ACT7806 and       D4 [[17 40]] Q5         • D174ACT7814       D3 [[18	
SN/4AC1/814         D3         [18         39]         V22           D2         [19         38]         Q4           description         D1         [120         37]         Q3	
A FIFO memory is a storage device that allows D0 [21 36] O2 HF [22 35] GND	
data to be written into and read from its array at       PEN [23 34] Q1         independent data rates. The SN74ACT7804 is a       AF/AE [24 33] Q0         510 word by 18 bit EIEO for bith array at       AF/AE [24 33] Q0	
access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel LDCK [25 32] UNCK NC [26 31] NC	

clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 512. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect. Status of the FIFO memory is monitored by the full (FULL), empty

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload

Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost full/almost empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 256 or more words and is low when it contains 255 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or less words or (512 minus Y) or more words. The AF/AE flag is low when the FIFO contains between (X plus 1) and (511 minus Y) words.

FULL 1 28

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

format.



EMPTY

29

#### SCAS204-D4025, JUNE 1991-REVISED APRIL 1992

#### description (continued)

A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.

The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is high.

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS204-D4025, JUNE 1991-REVISED APRIL 1992





SCAS204-D4025, JUNE 1991-REVISED APRIL 1992

PIN			
NAME	NO.	1/0	DESCRIPTION
AF/AE	24	0	Almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 64 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AE is high when memory contains X or less words or (512 minus Y) or more words. AF/AE is high after reset.
D0D17	21–14, 12–11, 9–2	1	18-bit data input port
EMPTY	29	0	Empty flag. EMPTY is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low.
FULL	28	0	Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high.
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset.
LDCK	25	I	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.
ŌĒ	56	I	Output enable. When OE is high, the data outputs are in the high-impedance state.
PEN	23	1	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D7 is latched as an AF/AE offset value when PEN is low and LDCK is high.
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	ο	18-bit data output port
RESET	1	i	Reset. A low level on this input resets the FIFO and drives AF/AE and FULL high and HF and EMPTY low.
UNCK	32	I	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.

#### **Terminal Functions**



#### offset values for AF/AE

The almost full/almost empty flag has two programmable limits, the almost empty offset value (X) and the almost full offset value (Y). They may be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains X or less words or (512 minus Y) or more words.

To program the offset values, PEN may be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of LDCK will reprogram Y to the binary value on D0–D7 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed.

A maximum value of 255 may be programmed for either X or Y. To use the default values of X = Y = 64, PEN must be held high.



Figure 1. Programming X and Y Separately



SCAS204-D4025, JUNE 1991-REVISED APRIL 1992



3–20

SCAS204-D4025, JUNE 1991-REVISED APRIL 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			'ACT7	'ACT7804-20		304-25	'ACT7804-40		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8	V
I <sub>OH</sub>	High-level output current	Q outputs, Flags		-8		-8		-8	mA
1	Low-level output ourrept	Q outputs		16		16		16	- 0
'OL	Low-level output current	Flags		8		8		8	mA
f <sub>clock</sub>	Clock frequency			50		40		25	MHz
	Pulse duration	LDCK high or low	7		8		12		ns
Ι.		UNCK high or low	7		8		12		
<b>"</b>		PEN low	7		8		12		
		RESET low	10		10		12		
		Data in (D0-D17) before LDCK†	5		5		5		
t <sub>su</sub>	Setup time	PEN before LDCK†	5		5		5		ns
		LDCK inactive before RESET high	5		6		6		
		Data in (D0D17) after LDCK†	0		0		0		
	Light time	LDCK inactive after RESET high	5		6		6		ns
Դ		PEN low after LDCK†	3		3		- 3		
		PEN high after LDCK	0		0		0		
TA	Operating free-air temperat	Jre	0	70	0	70	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP‡	MAX	UNIT
V <sub>OH</sub>		$V_{\rm CC} = 4.5  \rm V,$	I <sub>OH</sub> = – 8 mA	2.4			V
Ve	Flags	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA			0.5	v
VOL	Q outputs	V <sub>CC</sub> = 4.5 V,	i <sub>OL</sub> = 16 mA			0.5	v
1		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μA
loz		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μA
Icc		V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$			400	μA
∆l <sub>CC</sub> §		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			1	mA
Ci		V <sub>1</sub> = 0,	f = 1 MHz		4		рF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		рF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>§</sup> This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.



SCAS204-D4025, JUNE 1991-REVISED APRIL 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figures 5 and 6)

DADAMETED	FROM	то	'A'	CT7804-	20	'ACT78	304-25	'ACT7804-40		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	LDCK or UNCK		50			40		25		MHz
t <sub>pd</sub>	LDCK		9		20	9	22	9	24	
t <sub>pd</sub>	UNCKt	Any Q	6	11.5	15	6	18	6	20	ns
t <sub>pd</sub> ‡	UNCKt	1		10.5						
tесн	LDCKt		6		15	6	17	6	19	
t₽HL	UNCKt	EMPTY	6		15	6	17	6	19	ns
t <sub>PHL</sub>	RESET low		4		16	4	18	4	20	
teнL	LDCKt		6		15	6	17	6	19	
t <sub>PLH</sub>	UNCKt	FUEL	6		15	6	17	6	19	ns
t <sub>PLH</sub>	RESET low		4		18	4	20	4	22	
t <sub>pd</sub>	LDCKt		7		18	7	20	7	22	
t <sub>pd</sub>	UNCK	AF/AE	7		18	7	20	7	22	ns
tегн	RESET low		2		10	2	12	2	14	
<sup>‡</sup> ΡLΗ	LDCKt		5		18	5	20	5	22	
t <sub>₽HL</sub>	UNCKt	HF	7		18	7	20	7	22	ns
tрнL	RESET low		3		12	3	14	3	16	
t <sub>en</sub>	 7E	Any O	2		9	2	10	2	11	
tdis	UE	Any G	2		10	2	11	2	12	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This parameter is measured at  $C_L$  = 30 pF (see Figure 3).

# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER		TEST C	ONDITIONS	ТҮР	UNIT
C <sub>pd</sub>	Power dissipation capacitance per FIFO channel	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 5 MHz	53	рF



SCAS204-D4025, JUNE 1991-REVISED APRIL 1992



Figure 2. Word-Width Expansion: 512 Words by 36 Bits



SCAS204-D4025, JUNE 1991-REVISED APRIL 1992



#### **TYPICAL CHARACTERISTICS**







#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 4, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $\mathsf{P}_{\mathsf{t}} = \mathsf{V}_{\mathsf{CC}} \times [\mathsf{I}_{\mathsf{CC}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{CC}} \times \mathsf{dc})] + \Sigma \; (\mathsf{C}_{\mathsf{pd}} \times \mathsf{V}_{\mathsf{CC}}^2 \times \mathsf{fi}) + \Sigma \; (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{CC}}^2 \times \mathsf{fo})$ 

$$\begin{split} I_{CC} &= \text{power-down} \ I_{CC} \ \text{maximum} \\ N &= \text{number of inputs driven by a TTL device} \\ \Delta \ I_{CC} &= \text{increase in supply current} \\ dc &= duty \ cycle \ of \ inputs \ at a TTL \ high \ level \ of \ 3.4 \ V \\ C_{pd} &= \text{power dissipation capacitance} \\ C_L &= output \ capacitive \ load \\ f_i &= data \ input \ frequency \\ f_o &= data \ output \ frequency \end{split}$$



SCAS204-D4025, JUNE 1991-REVISED APRIL 1992



Figure 5. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)



#### LOAD CIRCUIT

#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	PARAMETER		CL <sup>†</sup>	S1
•	ФΖН	500.0	50 pE	Open
4en	t₽z∟		50 pP	Closed
•	tрнz	500.0	50 pE	Open
'dis	ΨLZ	500 2	50 pr	Closed
tod		500 Q	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 6. 3-State Outputs (Any Q)



SCAS208-D4024, JUNE 1991-REVISED APRIL 1992

Member of the Texas Instruments	DLP	ACKAGE
<ul> <li>Videbus <sup>Transiy</sup></li> <li>Load Clock and Unload Clock May Be Asynchronous or Coincident</li> </ul>		
<ul> <li>Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing</li> </ul>	D17 []2 D16 []3 D15 []4	55 0 Q17 54 0 Q16 53 0 Q15
• 256 Words by 18 Bits	D14 5	52 GND
Low-Power Advanced CMOS Technology	D12 [7	50 VCC
<ul> <li>Full, Empty, and Half-Full Flags</li> </ul>	D11 []8	49 Q13
<ul> <li>Programmable Almost Full/Almost Empty Flag</li> </ul>	D10 U9 V <sub>CC</sub> U10	48 Q12 47 Q11
<ul> <li>Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously</li> </ul>	D9 [[11 D8 []12 GND []13	461 Q10 45 Q9 44 GND
Data Rates From 0 to 50 MHz	D7 [] 14 D6 [] 15	43 Q8 42 Q7
3-State Outputs	D5 🛛 16	41 🛛 Q6
<ul> <li>Pin Compatible With SN74ACT7804 and SN74ACT7814</li> </ul>	D4 [] 17 D3 [] 18 D2 [] 19	40 Q5 39 V <sub>CC</sub>
description	D1 20	37 Q3
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7806 is a	DO [ 21 HF [ 22 PEN [ 23 AF/AE [ 24	36 ] Q2 35 ] GND 34 ] Q1 33 ] Q0
access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.	LDCK 25 NC 26 NC 27	32 UNCK 31 NC 30 NC

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 256. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost full/almost empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 128 or more words and is low when it contains 127 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or less words or (256 minus Y) or more words. The AF/AE flag is low when the FIFO contains between (X plus 1) and (255 minus Y) words.

FULL 1 28

29 EMPTY

A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.

Widebus is a trademark of Texas Instruments Incorporated.

#### SCAS208-D4024, JUNE 1991-REVISED APRIL 1992

#### description (continued)

The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is high.

### logic symbol<sup>†</sup>.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS208-D4024, JUNE 1991-REVISED APRIL 1992



functional block diagram



SCAS208-D4024, JUNE 1991-REVISED APRIL 1992

NAME	PIN NO.	1/0	DESCRIPTION
AF/AE	24	ο	Almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 32 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AE is high when memory contains X or less words or (256 minus Y) or more words. AF/AE is high after reset.
D0D17	21–14, 12–11, 9–2	I	18-bit data input port
EMPTY	29	0	Empty flag. EMPTY is high when the FIFO memory is not empty; EMPTY is low when the FIFO memory is empty or upon assertion of RESET.
FULL	28	0	Full flag. FULL is high when the FIFO memory is not full or upon assertion of RESET; FULL is low when the FIFO memory is full.
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 128 or more words. HF is low after reset.
LDCK	25	I	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.
ŌE	56	1	Output enable. When OE is high, the data outputs are in the high-impedance state.
PEN	23	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D6 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	0	18-bit data output port
RESET	1	1	Reset. A low level on this input resets the FIFO and drives FULL high and HF and EMPTY low.
UNCK	32		Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.

## **Terminal Functions**


SCAS208-D4024, JUNE 1991-REVISED APRIL 1992

#### offset values for AF/AE

The almost full/almost empty flag has two programmable limits, the almost empty offset value (X) and the almost full offset value (Y). They may be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag will be high when the FIFO contains X or less words or (256 minus Y) or more words.

To program the offset values, PEN may be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D6 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of LDCK will reprogram Y to the binary value on D0–D6 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed.

A maximum value of 127 may be programmed for either X or Y. To use the default values of X = Y = 32, PEN must be held high.



Figure 1. Programming X and Y Separately



SCAS208-D4024, JUNE 1991-REVISED APRIL 1992





SCAS208-D4024, JUNE 1991-REVISED APRIL 1992

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$-0.5$ V to 7 V
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			'ACT7	806-20	'ACT7	806-25	'ACT78	306-40		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage		2		2		2		V	
VIL	Low-level input voltage			0.8		0.8		0.8	V	
I <sub>OH</sub>	High-level output current	Q outputs, flags		-8		-8		-8	mA	
1	Low lovel output ourrent	Q outputs		16		16		16		
'OL	Low-level output current	Flags		8		8		8	mA	
fclock	Clock frequency			50		40		25	MHz	
		LDCK high or low	7		8		12			
	Pulse duration	UNCK high or low	7		8		12			
w		PEN low	7		8		12		115	
		RESET low	10		10		12			
	······································	Data in (D0-D17) before LDCK†	5		5		5			
t <sub>su</sub>	Setup time	PEN before LDCK†	5		5		5		ns	
		LDCK inactive before RESET high	5		6		6			
		Data in (D0-D17) after LDCK†	0		0		0			
l.	l la la dias a	LDCK inactive after RESET high	5		6		6			
տ		PEN low after LDCK†	3		3		3		ns	
		PEN high after LDCK	0		0		0			
TA	Operating free-air temperat	are	0	70	0	70	0	70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST	CONDITIONS	MIN	TYP‡	MAX	UNIT
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	l <sub>OH</sub> = - 8 mA	2.4			V
V <sub>OL</sub> Flags Q outputs		$V_{\rm CC} = 4.5  \rm V,$	l <sub>OL</sub> = 8⋅mA			0.5	v
		V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 16 mA			0.5	v
1		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μA
loz		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μΑ
Icc		V <sub>CC</sub> = 5.5 V,	$V_{l} = V_{CC} - 0.2 V \text{ or } 0$			400	μA
∆l <sub>CC</sub> §		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			1	mA
Ci		V <sub>1</sub> = 0,	f = 1 MHz		4		рF
Co		V <sub>O</sub> = 0,	f = 1 MHz		. 8		рF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.



SCAS208-D4024, JUNE 1991-REVISED APRIL 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figures 5 and 6)

DADAMETER	FROM	то	'A(	CT7806-2	20	'ACT78	306-25	'ACT78	306-40	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	LDCK or UNCK		50			40		25		MHz
t <sub>pd</sub>	LDCKt		9		20	9	22	9	24	
tpd	UNCK†	Any Q	6	11.5	15	6	18	6	20	ns
t <sub>pd</sub> ‡	UNCK			10.5						
terth	LDCK†		6		15	6	17	6	19	
t₽HL_	UNCK†	EMPTY	6		15	6	17	6	19	ns
<sup>t</sup> ₽HL	RESET low		4		16	4	18	4	20	
t₽HL	LDCKt		6		15	6	17	6	19	
t₽LH	UNCK†	FULL	6		15	6	17	6	19	ns
telh	RESET low		4		18	4	20	4	22	
t <sub>pd</sub>	LDCKt		7		18	7	20	7	22	
t <sub>pd</sub>	UNCK†	AF/AE	7		18	7	20	7	22	ns
telh	RESET low		2		10	2	12	2	14	
ter H	LDCK†		5		18	5	20	5	22	
t₽HL	UNCK	HF	7		18	7	20	7	22	ns
t <sub>PHL</sub>	RESET low		3		12	3	14	3	16	
t <sub>en</sub>	ÕE	Any O	2		9	2	10	2	11	ne
t <sub>dis</sub>	UE	Any Q	2		10	2	11	2	12	115

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup> This parameter is measured at  $C_L = 30 \text{ pF}$  (see Figure 3).

### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ТҮР	UNIT		
Cpd	Power dissipation capacitance per FIFO channel	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 5 MHz	53	pF



SCAS208-D4024, JUNE 1991-REVISED APRIL 1992



Figure 2. Word-Width Expansion: 256 Words by 36 Bits



SCAS208-D4024, JUNE 1991-REVISED APRIL 1992







Figure 4



3--36

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 4, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

 $\begin{array}{l} I_{CC} = power-down \ I_{CC} \ maximum \\ N = number \ of \ inputs \ driven \ by \ a \ TTL \ device \\ \Delta \ I_{CC} = increase \ in \ supply \ current \\ dc = \ duty \ cycle \ of \ inputs \ at \ a \ TTL \ high \ level \ of \ 3.4 \ V \\ C_{pd} = power \ dissipation \ capacitance \\ C_L = \ output \ capacitive \ load \\ f_i = \ data \ input \ frequency \end{array}$ 

 $f_o = data output frequency$ 



SCAS208-D4024, JUNE 1991-REVISED APRIL 1992



Figure 5. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)



#### LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	METER	R1, R2	CLt	S1
•	<sup>t</sup> ₽ZH	500.0 50.55		Open
4en	t PZL	500 2	50 pr	Closed
•	t <sub>PHZ</sub>	500 O	50 pE	Open
'dis	t <sub>PLZ</sub>	300 2	30 pi	Closed
tod		500 Ω	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 6. 3-State Outputs (Any Q)



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992

- Load Clocks and Unload Clocks May Be Asynchronous or Coincident
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Fast Access Times of 15 ns With a 50-pF Load
- Programmable Almost Full/Almost Empty Flag

- Expansion Logic for Depth Cascading
- Empty, Full, and Half-Full Flags
- Fall-Through Time of 20 ns Typ
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Available in 44-Pin PLCC (FN) or Space-Saving 64-Pin Shrink Quad Flat Pack (PM)

#### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7808 is a 2048-word by 9-bit FIFO designed for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 2048. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost full/almost empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high whenever the FIFO contains 1024 or more words and is low when it contains 1023 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset may be used to program the almost empty offset value (X) and the almost full offset value (Y) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or less words or (2048 minus Y) or more words. The AF/AE flag is low when the FIFO contains between (X + 1) and (2047 minus Y) words.

A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.

The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is low. OE does not affect the output flags.

Cascading is easily accomplished in the word-width and word-depth directions. When not using the FIFO in depth expansion, cascade enable (CASEN) must be tied high.

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include besing of all parameters.



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992



NC - No internal connection



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992

FULL

AF/AE

EMPTY

HF

QO

Q1

Q2

Q3

Q4

Q5

Q6

Q7

Q8



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992

#### functional block diagram





SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992

DININAME	1/0	DESCRIPTION
PIN NAME	1/0	DESCRIPTION
AF/AE	ο	Almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 256 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AE is high when memory contains X or less words or (2048 minus Y) or more words. AF/AE is high after reset.
CASEN <sup>†</sup>	<u> </u>	Cascade enable. When multiple 'ACT7808 devices are depth cascaded, every device must have its CASEN input tied low. CASEN must be tied high when a device is not used in depth expansion.
D0D8	1	9-bit data input port
DP9	I	DP9 is used as the most significant bit when programming the AF/AE offset values.
EMPTY	0	Empty flag. EMPTY is low when the FIFO memory is empty. A FIFO reset also causes EMPTY to go low.
FLT	1	When multiple 'ACT7808 devices are depth cascaded, the first device in the chain must have its FL input tied low, and all other devices must have their FL inputs tied high.
FULL	0	Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high.
HF	0	Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset.
LDCK	I	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.
OE	I	Output enable. When OE is low, the data outputs are in the high-impedance state.
PEN	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D8 and DP9 is latched as an AF/AE offset value when PEN is low and LDCK is high.
Q0-Q8	0	9-bit data output port
RESET		Reset. A low level on this input resets the FIFO and drives FULL and AF/AE high and HF and EMPTY low.
UNCK	1	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.
XI†	ł	Expansion input (XI) and expansion output (XO). When multiple 'ACT7808 devices are depth cascaded, the XO of one device must be connected to the XI of the next device in the chain. The XO of the last device in the chain is connected
XOt	0	to the XI of the first device in the chain.

#### **Terminal Functions**

<sup>†</sup> See Figures 2 and 3 for application information on FIFO word-width and depth expansions, respectively.



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992

#### offset values for AF/AE

The almost full/almost empty flag has two programmable limits, the almost-empty offset value (X) and the almost-full offset value (Y). They may be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 256 are used. The AF/AE flag is high when the FIFO contains X or less words or (2048 minus Y) or more words.

To program the offset values, PEN may be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D8 and DP9 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of LDCK reprograms Y to the binary value on D0–D8 and DP9 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed.

A maximum value of 1023 may be programmed for either X or Y. To use the default values of X = Y = 256, PEN must be held high.



#### timing diagram

Figure 1. Timing Diagram to Program X and Y Separately



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992



TEXAS INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage, V <sub>1</sub>	7V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under \*absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under \*recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			'ACT78	308-20	'ACT78	308-25	'ACT78	308-30	'ACT7808-40		LINIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
V		XI	3.85		3.85		3.85		3.85		v
VIH	I iign-level iliput voltage	Other inputs	2		2		2		2		v
V <sub>IL</sub>	Low-level input voltage			0.8		0.8		0.8		0.8	V
I <sub>OH</sub>	High-level output current			-8		-8		-8		-8	mA
		Q outputs		16		16		16		16	m۸
'OL	Low-lover output current	Flags		8		8		8		8	
f <sub>clock</sub>	Clock frequency			50		40		33.3		25	MHz
		LDCK high or low	8		9		11		13		
Ι.	Pulse duration	UNCK high or low	8		9		11		13		
<b>"</b>	Fuise duration	PEN low	9		9		16		13		115
		RESET low	10		13		16		19		
		Data in (D0D8, DP9) before LDCK†	5		5		5		5		
t <sub>su</sub>	Setup time	LDCK inactive before RESET high	5		5		5	_	5		ns
		PEN before LDCK†	5		5		5		5		
		Data in (D0–D8, DP9) after LDCK†	0		0		0		0		
t <sub>h</sub>	Hold time	LDCK inactive after RESET high	5		5		5		5		ns
		PEN low after LDCK†	4		4		4		4		
	F	PEN high after LDCK low	0		0		. 0		0		
TA	Operating free-air tempera	ture	0	70	0	70	Ō	70	0	70	°C



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST	CONDITIONS	MIN	<b>TYP</b> <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 8 mA	2.4			V
V.	Flags	$V_{\rm CC} = 4.5  \rm V,$	l <sub>OL</sub> = 8 mA			0.5	v
VOL	Q outputs	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 16 mA			0.5	v
կ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μΑ
l <sub>oz</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μA
lcc		V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$			400	μΑ
∆l <sub>CC</sub> ‡		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			1	mA
Ci		V <sub>1</sub> = 0,	f = 1 MHz		4		pF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		рF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 6 and 7)

DADAMETER	FROM	то	'A	CT7808-	20	'ACT78	308-25	'ACT78	308-30	'ACT78	308-40	
PARAMETER	(INPUT)	(Ουτρυτ)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	LDCK or UNCK		50			40		33.3		25		MHz
tpd	LDCK†		5		20	5	22	5	25	5	28	
t <sub>pd</sub>	LINCK	Any Q	4.5	11	15	4.5	18	4.5	20	4.5	22	ns
t <sub>pd</sub> ∮	ONON			10								
<b>t</b> erн	LDCK†		4		15	4	17	4	19	4	21	
tрнL	UNCK†	EMPTY	2		15	2	17	2	19	2	21	ns
tенL	RESET low		2		16	2	18	2	20	2	22	
t₽HL	LDCK†		4		15	4	17	. 4	19	4	21	
трун	UNCK†	FULL	4		14	4	16	4	18	4	20	ns
ФЦН	RESET low		2		. 18	2	20	2	22	2	24	
t <sub>pd</sub>	LDCK†		2		16	2	18	2	20	2	22	
tpd	UNCK†	AF/AE	2		16	2	18	2	20	2	22	ns
ter H	RESET low		0		10	0	12	0	14	0	16	
tецн	LDCK†		2		19	2	21	2	23	2	25	
t₽HL	UNCK†	HF	2		16	2	18	2	20	2	22	ns
t₽HL	RESET low		2		12	2	14	2	16	2	18	
t₽LH	UNCKt	XO	2		. 11	2	13	2	15	2	17	
tрнL	LDCK†	70	2		11	2	13	2	15	2	17	115
t <sub>en</sub>	OF	Amy O	1		10	1	12	1	14	1	16	ne
t <sub>dis</sub>	OE	Ally Q	1		9	1	11	1	13	1	15	GII
t <sub>en</sub>	XI high	Amy O	3		13	3	15	3	17	3	19	
t <sub>dis</sub>	XO high	Aliy Q			4		4		4		4	115

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\* This is the increase in supply current for each input, excluding XI, that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.

<sup>§</sup> This parameter is measured with  $C_L = 30 \text{ pF}$  (see Figure 4).

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST C	ТҮР	UNIT		
C <sub>pd</sub>	Power dissipation capacitance per FIFO channel	Outputs enabled	C <sub>L</sub> = 50 pF,	f=5 MHz	91	pF



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992



Figure 2. Word-Width Expansion: 2048 Words by 18 Bits



#### depth cascading

The SN74ACT7808 provides expansion logic necessary for cascading an unlimited number of the FIFOs in depth. CASEN must be low on all FIFOs used in depth expansion. FL must be tied low on the first FIFO in the chain; all others must have FL tied high. The expansion out (XO) output of a FIFO must be tied to the expansion in (XI) input of the next FIFO in the chain. The XO output of the last FIFO is tied to the XI input of the first FIFO to complete the loop. Data buses are common to each FIFO in the chain. A composite EMPTY and FULL signal must be generated to indicate boundary conditions.



Figure 3. Depth Cascading to Form a 6K × 9 FIFO



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992



**TYPICAL CHARACTERISTICS** 



SUPPLY CURRENT VS CLOCK FREQUENCY 160 V<sub>CC</sub> = 5.5 V T<sub>A</sub> = 75°C C<sub>L</sub> = 0 pF 140 V<sub>CC</sub> = 5 V CC -- Supply Current -- mA 120 100 V<sub>CC</sub> = 4.5 V 80 60 40 20 0 0 10 20 30 40 50 60 70 80  $f_{clock}$  – Clock Frequency – MHz





3-50

SCAS205-D4026, APRIL 1992

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 5, the maximum power dissipation may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times f) + \Sigma (C_{L} \times V_{CC}^{2} \times f)$ 

I<sub>CC</sub> = power-down I<sub>CC</sub> maximum

N = number of inputs driven by a TTL device

 $\Delta I_{CC}$  = increase in supply current

dc = duty cycle of inputs at a TTL high level of 3.4 V

C<sub>pd</sub> = power dissipation capacitance

CL = output capacitive load

f<sub>i</sub> = data input frequency

fo = data output frequency



SCAS205-D4026, FEBRUARY 1991-REVISED APRIL 1992



Figure 6. Standard CMOS Outputs (XO, EMPTY, FULL, AF/AE, HF)



#### LOAD CIRCUIT

#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARAMETER		R1, R2	CLt	S1
•	ФZн	500.0	50 pE	Open
len.	t <sub>PZL</sub>	500 2	50 pF	Closed
•	tенz	<b>500 O</b>	50 pE	Open
-dis	t <sub>PLZ</sub>	500 2	50 pr	Closed
tod		500 Q	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 7. 3-State Outputs (Any Q)



SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992

<ul> <li>Member of the Texas Instruments</li> <li>Widebus <sup>™</sup> Family</li> </ul>		DL PAC (TOP VI	KAGE (EW)
<ul> <li>Load Clock and Unload Clock May Be Asynchronous or Coincident</li> </ul>	RESET [		56] OE
<ul> <li>Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center</li> </ul>	D17 [ D16 [	2 3	55 Q17 54 Q16
Spacing	D15 [	4 5	53    Q15 52    GND
<ul> <li>64 Words by 18 Bits</li> </ul>	D13 [	6	51 Q14
Low-Power Advanced CMOS Technology	D12	7	50 🛛 V <sub>CC</sub>
<ul> <li>Full, Empty, and Half-Full Flags</li> </ul>	D11 [	8	49 🛛 Q13
Programmable Almost Full/Almost Empty	D10 [	9	48 Q12
Flag	V <sub>CC</sub>	10	47 Q11
<ul> <li>Fast Access Times of 15 ns With a 50-pF</li> </ul>	D9 [	11	46 Q10
Load and All Data Outputs Switching	D8 L GND [	12 13	45    Q9 44    GND
	D7 [	14	43 🛛 Q8
Data Hates From 0 to 50 MHz	D6 [	15	42 🛛 Q7
• 3-State Outputs	D5 [	16	41 🛛 Q6
<ul> <li>Pin Compatible With SN74ACT7804 and</li> </ul>	D4 [	17	40 Q5
SN74ACT7806	D3 [	18	39 🛛 V <sub>CC</sub>
	D2	19	38 Q4
description	D1	20	37 03
A FIFO memory is a storage device that allows		21	36   Q2
data to be written into and read from its array at	HF L	22	35 II GND
independent data rates. The SN74ACT7814 is a	AF/AE	23 24	34    Q1 33    Q0

data to be written into and read from its array at independent data rates. The SN74ACT7814 is a 64-word by 18-bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 64. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost full/almost empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 32 or more words and is low when it contains 31 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or less words or (64 minus Y) or more words. The AF/AE flag is low when the FIFO contains between (X plus 1) and (63 minus Y) words.

LDCK 25

NC 26

NC 1 27

FULL 28

32 UNCK

29 EMPTY

31 NC

30 1 NC

A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include tecting of all parameters.

SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992

#### description (continued)

The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable ( $\overline{OE}$ ) input is high.

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992



functional block diagram



SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992

PIN		- 1 -	
NAME	NO.	1/0	DESCRIPTION
AF/AE	24	0	Almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 8 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AE is high when memory contains X or less words or (64 minus Y) or more words. AF/AE is high after reset.
D0-D17	21–14, 12–11, <del>9–</del> 2	I	18-bit data input port
EMPTY	29	0	Empty flag. EMPTY is high when the FIFO memory is not empty; EMPTY is low when the FIFO memory is empty or upon assertion of RESET.
FULL	28	0	Full flag. FULL is high when the FIFO memory is not full or upon assertion of RESET; FULL is low when the FIFO memory is full.
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low after reset.
LDCK	25	1	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.
ΘE	56	1	Output enable. When OE is high, the data outputs are in the high-impedance state.
PEN	23	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D4 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	0	18-bit data output port
RESET	1	1	Reset. A low level on this input resets the FIFO and drives FULL high and HF and EMPTY low.
UNCK	32	1	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.

#### **Terminal Functions**



SCAS209--D4023, SEPTEMBER 1991-REVISED APRIL 1992

#### offset values for AF/AE

The almost full/almost empty flag has two programmable limits, the almost empty offset value (X) and the almost full offset value (Y). They may be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag will be high when the FIFO contains X or less words or (64 minus Y) or more words.

To program the offset values, PEN may be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D4 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of LDCK will reprogram Y to the binary value on D0–D4 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed.

A maximum value of 31 may be programmed for either X or Y. To use the default values of X = Y = 8, PEN must be held high.



Figure 1. Programming X and Y Separately



SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992



TEXAS INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3--58

SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			'ACT7	'ACT7814-20		314-25	'ACT7814-40		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8	V
lон	High-level output current	Q outputs, flags		-8		-8		-8	mA
IOL Low-level output current	Q outputs		16		16		16	mA	
	Flags		8		8		8		
f <sub>clock</sub>	Clock frequency			50		40		25	MHz
	Pulse duration	LDCK high or low	7		8		12		ns
I.		UNCK high or low	7		8		12		
<b>W</b>		PEN low	7		8		12		
		RESET low	10		10		12		
		Data in (D0-D17) before LDCK†	5		5		5		
t <sub>su</sub>	Setup time	PEN before LDCK†	5		5		5		ns
		LDCK inactive before RESET high	5		6		6		
		Data in (D0-D17) after LDCK†	0		0		0		ns
	l la la d'an a	LDCK inactive after RESET high	5		6		6		
տ	Hola time	PEN low after LDCK†	3		3		3		
		PEN high after LDCK	0		0		0		
TA	Operating free-air temperati	lite	0	70	0	70	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP‡	MAX	UNIT
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -8 mA	2.4			V
V	Flags	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA			0.5	v
VOL	Q outputs	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 16 mA			0.5	v
h		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> ≃V <sub>CC</sub> or 0			±5	μA
l <sub>oz</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μΑ
I <sub>CC</sub>		$V_1 = V_{CC} - 0.2 V \text{ or } 0$				400	μΑ
∆l <sub>CC</sub> §		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			1	mA
Ci		V <sub>I</sub> = 0,	f = 1 MHz		4		рF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		pF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.



SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figures 5 and 6)

DADAMETER	FROM	то	'ACT7814-20			'ACT7814-25		'ACT7814-40		LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>max</sub>	LDCK or UNCK		50			40		25		MHz
t <sub>pd</sub>	LDCK†		9		20	9	22	9	24	
t <sub>pd</sub>	UNCKt	Any Q	6	11.5	15	6	18	6	20	ns
t <sub>pd</sub> ‡	UNCKt			10.5						
t <sub>PLH</sub>	LDCK†		6		15	6	17	6	19	
t <sub>PHL</sub>	UNCK†	EMPTY	6		15	6	17	6	19	ns
ŧрнL	RESET low		4		16	4	18	4	20	
ФнL	LDCK		6		15	6	17	6	19	
ФІН	UNCKt	FULL	6		15	6	17	6	19	ns
telh	RESET low		4		18	4	20	4	22	
tpd	LDCK†		7		18	7	20	7	22	
tpd	UNCKt	AF/AE	7		18	7	20	7	22	ns
tern	RESET low		2		10	2	12	2	14	
t₽LH	LDCK†		5		18	5	20	5	22	
¢PHL	UNCK†	HF	7		18	7	20	7	22	ns
ten.	RESET low		3		12	3	14	3	16	
t <sub>en</sub>	ΔE.	Amy O	2		9	2	10	2	11	ne
tdis	UE	Any Q	2		10	2	11	2	12	115

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup> This parameter is measured at  $C_L = 30 \text{ pF}$  (see Figure 3).

### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER		TEST C	ONDITIONS	ТҮР	UNIT
Cpd	Power dissipation capacitance per FIFO channel	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 5 MHz	53	pF



SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992



**APPLICATION INFORMATION** 

Figure 2. Word-Width Expansion: 64 Words by 36 Bits



SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992



#### **TYPICAL CHARACTERISTICS**







#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 4, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $\mathsf{P}_{\mathsf{t}} = \mathsf{V}_{\mathsf{CC}} \times [\mathsf{I}_{\mathsf{CC}} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{CC}} \times \mathsf{dc})] + \Sigma (\mathsf{C}_{\mathsf{pd}} \times \mathsf{V}_{\mathsf{CC}}^2 \times \mathsf{fi}) + \Sigma (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{CC}}^2 \times \mathsf{fo})$ 

I<sub>CC</sub> = power-down I<sub>CC</sub> maximum

N = number of inputs driven by a TTL device  $\Delta$  I<sub>CC</sub> = increase in supply current dc = duty cycle of inputs at a TTL high level of 3.4 V

C<sub>pd</sub> = power dissipation capacitance

C<sub>L</sub> = output capacitive load

f<sub>i</sub> = data input frequency

fo = data output frequency



SCAS209-D4023, SEPTEMBER 1991-REVISED APRIL 1992



Figure 5. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)



LOAD CIRCUIT

#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARAMETER		R1, R2	CL↓	S1
•	Ф́гн	500.0	50 ×5	Open
'en	t₽ZL	500 2	50 pF	Closed
•	tенz	500.0	50 pE	Open
4dis	t <b>PLZ</b>	500 2	50 pr	Closed
tod		500 Q	50 pF	Open

† Includes probe and test fixture capacitance.

Figure 6. 3-State Outputs (Any Q)



SN74ALS229B 16 X 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

- Independent Asychronous inputs and Outputs
- 16 Words by 5 Bits Each
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs

#### description

This 80-bit memory uses Advanced Low-Power Schottky technology and features high speed and fast fall-through times. It is organized as 16 words by 5 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.



Status of the FIFO memory is monitored by the FULL, EMPTY, FULL-2, and FULL+2 output flags. The FULL output is low when the memory is full and high when it is not full. The FULL-2 output is low when the memory contains 14 data words. The EMPTY output is low when the memory is empty and high when it is not empty. The EMPTY+2 output is low when two words remain in memory.

A low level on the reset input (RST) resets the internal stack control pointers and also sets EMPTY low and sets FULL, FULL-2, and EMPTY+2 high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK after either a RST pulse or from an empty condition causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable input (OE) is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.

The SN74ALS229B is characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## SN74ALS229B **16 X 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY**

D3486, MARCH 1990-REVISED JUNE 1992

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

Pin numbers shown are for DW and N packages.


D3486, MARCH 1990-REVISED JUNE 1992



Pin numbers shown are for DW and N packages.



D3486, MARCH 1990-REVISED JUNE 1992

#### timing diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



D3486, MARCH 1990-REVISED JUNE 1992

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
1	High lovel extruct excreme	Q outputs			-1.6	
юн	High-laver output cutterit	Status flags			-0.4	ma
1		Q outputs		24		
OL	Low-level output current	Status flags			8	mA
£	Clock frequency	LDCK	0		40	MU-
<sup>1</sup> clock	Clock frequency	UNCK	0		40	MITZ
		RST low	18			
•		LDCK low	15			
tw	Pulse duration	LDCK high	10			ns
		UNCK low	15			
		UNCK high	10			
		Data before LDCK†	8			
t <sub>su</sub>	Setup time	RST (inactive) before LDCK†	5			ns
		LDCK (inactive) before RST f	5			
ŧ,	Hold time	Data after LDCK†	5			ns
TA	Operating free-air temperature		0		70	°C

#### recommended operating conditions (see Note 1)

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the V<sub>IL</sub>, V<sub>IH</sub>, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	Т	EST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> =18 mA			-1.2	v
Val	Q outputs	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = - 2.6 mA	2.4	3.2		v
∙он	Status flags	$V_{CC} = 4.5 V$ to 5.5 V,	I <sub>OL</sub> = -0.4 mA	V <sub>CC</sub> -2			v
	Ooutpute	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 12 mA		0.25	0.4	
V	Ci Outputs	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 24 mA		0.35	0.5	v
VOL	Status flags	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 4 mA		0.25	0.4	v
		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA		0.35	0.5	
I <sub>ОZH</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20	μA
l <sub>ozl</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20	μΑ
l <sub>i</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
1 <sub>IH</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA
Ι <sub>ΙL</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2	mA
lo‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA
lcc		V <sub>CC</sub> = 5.5 V			85	140	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\* The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



D3486, MARCH 1990-REVISED JUNE 1992

## switching characteristics

			V <sub>CC</sub> = 4.5 V	to 5.5 V,	
			C <sub>L</sub> = 50 pF,		
DADAMETED	FROM	то	R1 = 500 Q,		LINIT
PARAMETER	(INPUT)	(OUTPUT)	R2 = 500 Q,		UNIT
			T <sub>A</sub> = 0°C to	70°C	
			MIN	MAX	
f <sub>max</sub>	LDCK, UNCK		40		MHz
• .	LDCK†	Amy O	6	30	
чрd	UNCK†	Any G	6	30	ns
<sup>t</sup> ΡLH	LDCKt	EUDTY	5	25	
<b>t</b> ₽HL	UNCK†	EMFIT	6	27	115
₽HL	RSTI	EMPTY	5	26	ns
•	LDCKt	FURTY A	7	33	
Чрd	UNCK†	EMP11+2	9	35	15
terth	RST	EMPTY+2	9	33	ns
	LDCKt	<u>1111-7</u>	7	33	
Чрd	UNCKt	FOLL-2	9	35	ns
t <sub>PLH</sub>	RST↓	FULL-2	. 9	33	ns
t₽HL	LDCKt	FULL	6	27	ns
•	UNCKt	FILT	5	25	
ΨLH	RST↓	FOLL	8	31	31 ns
t <sub>en</sub>	OEt	Q	2	15	ns
t <sub>dis</sub>	OEļ	Q	1	15	ns



- Independent Asynchronous Inputs and Outputs
- Package Options Include Plastic Small-Outline Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- 16 Words by 4 Bits Each
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 14 ns Type
- 3-State Outputs

#### description

This 64-bit memory uses Advanced Low-Power Schottky technology and features high speed and fast fall-through times. It is organized as 16 words by 4 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.



FN PACKAGE (TOP VIEW)



NC-No internal connection

Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output will be low when the memory is full, and high when the memory is not full. The EMPTY output will be low when the memory is empty, and high when it is not empty.

A low level on the reset input (RST) resets the internal stack control pointers and also sets EMPTY low and sets FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a RST pulse or from an empty condition, will cause EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable input (OE) is low. OE does not affect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SDIS010A - D3247, FEBRUARY 1989

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

#### logic diagram (positive logic)



SDIS010A -- D3247, FEBRUARY 1989

timing diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, VCC			. 7 V
Input voltage			. 7 V
Voltage applied to a disabled 3-state output			5.5 V
Operating free-air temperature range		0°C to	o 70°C
Storage temperature range	-65	°C to	150°C

recommended operating conditions (see Note 1)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage	· · · · · · · · · · · · · · · · · · ·			0.8	V
		Q outputs			-2.6	
гон	High-level output current	FULL, EMPTY			-0.4	ma
1	1 11	Q outputs			24	
OL	Low-level output current	FULL, EMPTY			8	
4	<sup>†</sup> Clock frequency	LDCK	0		40	MU-
'clock		UNCK	0		40	
		RST low	18			
		LDCK low	15			
tw	Pulse duration	LDCK high	10			ns
		UNCK low	15			
		UNCK high	10			
	Catura tima	Data before LDCK1	8			
<sup>t</sup> su	Setup time	LDCK inactive before RST1	5			
	11-1-1	Data after LDCK1	5			
l 'h		LDCK inactive after RST1	5			
TA	Operating free-air temperature		0		70	°C

<sup>†</sup>The maximum possible clock frequency is 40 MHz. The maximum clock frequency when using a 50% duty cycle is 33.3 MHz. NOTE 1: To ensure proper operation, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates limits for maximum V<sub>IL</sub>, minimum V<sub>IH</sub>, or minimum pulse duration can cause a false clock or improper operation of the internal read and write pointers.



SDIS010A - D3247, FEBRUARY 1989

PARAMETER		TEST CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	lj = -18 mA			-1.2	V
Val	FULL, EMPTY	V <sub>CC</sub> = 4.5 V to 5.5 V	′, I <sub>OH</sub> = −0.4 mA	V <sub>CC</sub> -2	2		v ·
⊻он	Q outputs	$V_{CC} = 4.5 V,$	loн = -2.6 mA	2.4	3.2		v
	O autouta	$V_{CC} = 4.5 V,$	IOL = 12 mA		0.25	0.4	
N		$V_{CC} = 4.5 V,$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	
VOL		$V_{CC} = 4.5 V,$	I <sub>OH</sub> = 4 mA		0.25	0.4	v
	FULL, EIVIPTT	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 8 mA		0.35	0.5	
lozh		$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			20	μA
<sup>I</sup> OZL		$V_{CC} = 5.5 V,$	$V_0 = 0.4 V$			- 20	μA
Ϊį		$V_{CC} = 5.5 V,$	VI = 7 V			0.1	mA
ЧН		$V_{CC} = 5.5 V,$	VI = 2.7 V			20	μA
կլ		$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-0.2	mA
10 <sup>‡</sup>		$V_{CC} = 5.5 V,$	$V_0 = 2.25 V$	- 30		-112	mA
<sup>I</sup> CC		$V_{CC} = 5.5 V$			80	125	mA

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C. <sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

#### switching characteristics

PARAMETER	FROM (INPUT)	ТО (О <b>UТ</b> РИТ)	V <sub>CC</sub> CL- R1- R2- T <sub>A</sub> -	- 5 V - 50 pF - 500 S - 500 S - 500 S	, ;, ], ], ;	$V_{CC} = 4.5$ $C_L = 50 \text{ p}$ R1 = 500 R2 = 500 $T_A = 0 \text{ °C}$	5 V to 5.5 V, F, Ω, Ω, to 70°C	UNIT
			MIN	TYP	MAX	MIN	MAX	
feren	LDCK		<u> </u>	50		40		MH7
'max	UNCK			50		40		141112
t <sub>pd</sub>	LDCK†	Any Q		14	23	6	30	ns
t <sub>pd</sub>	UNCKT	Any Q		15	23	6	30	ns
tPLH .	LDCK1	EMPTY		13	20	5	25	ns
tPHL 1	UNCK†	EMPTY		15	22	6	27	ns
<sup>t</sup> PHL	RST↓	EMPTY		15	21	5	26	ns
<sup>t</sup> PHL	LDCK1	FULL		15	22	6	27	ns
<sup>t</sup> PLH	UNCK†	FULL		13	20	5	25	ns
<sup>t</sup> PLH	RST↓	FULL		16	23	7	28	ns
t <sub>en</sub>	OEt	Q		5	12	1	14	ns
t <sub>dis</sub>	OEţ	٥		5	12	1	16	' ns



D3487, MARCH 1990-REVISED JUNE 1992

- Independent Asychronous inputs and Outputs
- 16 Words by 5 Bits Each
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs

#### description

Contra Antonio

This 80-bit memory uses Advanced Low-Power Schottky technology and features high speed and a fast fall-through time. It is organized as 16 words by 5 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock input (LDCK) and is read out on a low-to-high transition at the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.



Status of the FIFO memory is monitored by the FULL, EMPTY, FULL-1, and FULL+1 output flags. The FULL output is low when the memory is full and high when it is not full. The FULL-1 output is low when the memory contains 15 data words. The EMPTY output is low when the memory is empty and high when it is not empty. The EMPTY+1 output is low when two words remain in memory.

A low level on the reset input (RST) resets the internal stack control pointers and also sets EMPTY low and sets FULL, FULL-1, and EMPTY+1 high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable input (OE) is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.

The SN74ALS233B is characterized for operation from 0°C to 70°C.

PRODUCTION DATA Information is current as of publication data. Products conform to epecifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include teacing of all parameters.



D3487, MARCH 1990-REVISED JUNE 1992

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0. Pin numbers shown are for DW and N packages.



D3487, MARCH 1990-REVISED JUNE 1992



TEXAS INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D3487, MARCH 1990-REVISED JUNE 1992

#### timing diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	7V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



D3487, MARCH 1990-REVISED JUNE 1992

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	v
ViH	High-level input voltage		2			v
VIL	Low-level input voltage				0.8	V
1	High lovel output oursent	Q outputs			-1.6	
юн		Status flags			-0.4	mA
1		Q outputs		24 8 40 40	24	
OL		Status flags			8	mA
<b>4</b>	Clock frequency	LDCK	0		40	
fclock		UNCK	0		40	MHZ
		RST low	18			
		LDCK low	15			
ŧw	Pulse duration	LDCK high	10			ns
		UNCK low	15			
		UNCK high	10			
		Data before LDCK†	8			
t <sub>su</sub>	Setup time	RST (inactive) before LDCK†	5			ns
		LDCK (inactive) before RST†	5			
ц.	Hold time	Data after LDCK†	5			ns
TA	Operating free-air temperature		0		70	°C

#### recommended operating conditions (see Note 1)

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the V<sub>IL</sub>, V<sub>IH</sub>, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	1	EST CONDITIONS	MiN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>i</sub> = 18 mA			-1.2	V
V	Q outputs	V <sub>CC</sub> = 4.5 V,	l <sub>OH</sub> = - 2.6 mA	2.4	3.2		V
∙он	Status flags	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	l <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2			v
	Ooutpute	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 12 mA		0.25	0.4	
V-	Goupuis	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 24 mA		0.35	0.5	v
VOL	Status flags	V <sub>CC</sub> = 4.5 V,	i <sub>OL</sub> = 4 mA		0.25	0.4	v
		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA		0.35	0.5	
l <sub>ozh</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20	μA
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20	μA
4		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
ųн		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA
l <sub>IL</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>l</sub> = 0.4 V			-0.2	mA
lo‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA
lcc		V <sub>CC</sub> = 5.5 V			88	133	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

\* The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



D3487, MARCH 1990-REVISED JUNE 1992

# switching characteristics

			V <sub>CC</sub> = 4.5 V	to 5.5 V,	
			$C_{L} = 50  \text{pF},$		
PARAMETER	FROM	то	R1 = 500 Ω,		UNIT
	(INPUT)	(OUTPUT)	R2 = 500 Q,		•
	· ·		T <sub>A</sub> = 0°C to	70°C	
			MIN	MAX	
f <sub>max</sub>	LDCK, UNCK		40		MHz
• .	LDCKt	Any O	6	32	DE
чрd	UNCKt		6	30	115
ter H	LDCK†	ENETY	5	25	
t <sub>PHL</sub>	UNCK†	EMPTT	6	27	115
t₽HL	RST	EMPTY	5	25	ns
	LDCK†	FIIFW77	7	34	
Чра	UNCKt	EMP11+1	7	34	115
<b>t</b> erн	RST	EMPTY+1	8	31	ns
	LDCKt	807-3	9	33	
Чра	UNCK	FOLL=1	8	32	115
t <sub>PLH</sub>	RSTI	FULL-1	11	32	ns
t₽HL	LDCK†	FULL	6	27	ns
•	UNCKt	Етит	5	25	
ሞርዝ	RST		9	30	115
t <sub>en</sub>	OEt	Q	2	15	ns
tdis	OEL	Q	1	15	ns



# 64 X 8 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

- Independent Asynchronous Inputs and Outputs
- 64 Words by 8 Bits Each
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 20 ns Typical
- 3-State Outputs

#### description

This 512-bit memory uses Advanced Low-Power Schottky IMPACT-X ™ technology and features high speed and fast fall-through times. It is organized as 64 words by 8 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition of the load clock (LDCK) input and is read out on a low-to-high transition of the unload clock (UNCK) input. The memory is full when the number of words clocked in exceed by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output will be low when the memory is full, and high when the memory is not full. The EMPTY output will be low when the memory is empty, and high when it is not empty.

RST		24	OE								
D0[	2	23	Q0								
D1[	3	22	Q1								
D2[	4	21	Q2								
D3[	5	20	Q3								
Vcc[	6	19	GND								
D4[	7	18	Q4								
D5[	8	17	Q5								
D6[	9	16	Q6								
D7[	10	15	Q7								
FULC[	11	14]	EMPTY								
LDCK[	12	13]	UNCK								
		_									

D3091, FEBRUARY 1988-REVISED MARCH 1990



NC-No internal connection

A low level on the reset (RST) input resets the internal stack control pointers and also sets EMPTY low and FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable (OE) input is low. The OE input does not effect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

The SN74ALS2232A is characterized for operation from 0°C to 70°C.

IMPACT-X is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all perameters.



Copyright © 1990, Texas Instruments Incorporated

D3091, FEBRUARY 1988-REVISED MARCH 1990

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0. Pin numbers shown are for the NT package.



D3091, FEBRUARY 1988-REVISED MARCH 1990

logic diagram (positive logic)



Pin numbers shown are for the NT package.



D3091, FEBRUARY 1988-REVISED MARCH 1990

#### timing diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to GND.



D3091, FEBRUARY 1988-REVISED MARCH 1990

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.75	5	5.5	V
VIH	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
	High-layel output ourrent	Q outputs			-2.6	mA
юн		FULL, EMPTY			-0.4	IIIA
1		Q outputs			24	۳A
OL		FULL, EMPTY			8	mA
f <sub>clock</sub>	Clock frequency	LDCK, UNCK	0		40	MHz
		RST low	25			
		LDCK low	13			
tw 🛛	Pulse duration	LDCK high	12			ns
		<b>UNCK low</b>	13			
	UNCK high					
t <sub>su1</sub>	Setup time, data before LDCK†		5			ns
t <sub>su2</sub>	Setup time, RST high (inactive) before LDCK†		5			ns
t <sub>h</sub>	Hold time, data after LDCK†		5			ns
TA	Operating free-air temperature		0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = -18 mA			-1.2	V
V	Q outputs	V <sub>CC</sub> = 4.5 V,	l <sub>OH</sub> = - 2.6 mA	2.4	3.2		v
∙он	FULL, EMPTY	V <sub>CC</sub> = MIN to MAX,	l <sub>OH</sub> = 0.4 mA	V <sub>CC</sub> -2			v
	O outpute	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 12 mA		0.25	0.4	
v.	a oupuis	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA		0.35	0.5	v
VOL		V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 4 mA		0.25	- 0.4	v
	FOLL, EMPTY	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 8 mA		0.35	0.5	
I <sub>ozH</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20	μA
lozl		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20	μA
h		V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 7 V			0.1	mA
1 <sub>1H</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA
1.	CLKS	V. EEV	V - 0.4V			-0.2	
46	Others	$v_{\rm CC} = 5.5 v_{\rm i}$	V  = 0.4 V			-0.1	IIIA
1.+	Q outputs	V	V 2 25 V	-20		-130	mA
'O'	FULL, EMPTY	v <sub>CC</sub> = 5.5 v,	v <sub>0</sub> = 2:25 v	-20		-112	
Icc		V <sub>CC</sub> = 5.5 V			175	270	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\* The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



D3091, FEBRUARY 1988-REVISED MARCH 1990

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	FROM (INPUT)	ΤΟ (ΟυΤΡΟΤ)	$V_{CC} = 5 V,$ $C_L = 50 pF,$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}C$		$V_{CC} = 4.5 V$ $C_{L} = 50$ R1 = 50 R2 = 50 $T_{A} = 0^{\circ}C$ to	to 5.5 V, pF, 0 요, 0 요, 0 70°C	UNIT	
		h	MIN	ТҮР	MAX	MIN	MAX	
t <sub>max</sub>	LDCK, UNCK		40			40		MHz
• .	LDCK†	Αην Ο		18	26		30	30
чра	UNCK†			18	24		27	115
t <sub>PLH</sub>	LDCKt	EUDTY		12	16		18	
t <sub>PHL</sub>	UNCKt			12	17		20	115
t₽HL	RST	EMPTY	1	12	17		20	ns
<sup>t</sup> ₽HL	LDCK†	FULL		16	21		22	ns
•	UNCKt	EIIT		10	15		18	
ሞርዝ	RST,			13	19		23	115
t <sub>en</sub>	OEţ	Q		11	15		17	ns
tdis	OE!	Q	Í	11	17		19	ns



D3092, FEBRUARY 1988-REVISED MARCH 1990

- Independent Asynchronous Inputs and Outputs
- 64 Words By 9 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 20 ns Typical
- 3-State Outputs

#### description

San Aran

This 576-bit memory uses Advanced Low-Power Schottky IMPACT $-X^{m}$  technology and features high speed and fast fall-through times. It is organized as 64 words by 9 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bitparallel format, word by word.

Data is written into memory on a low-to-high transition of the load clock input (LDCK) and is read out on a low-to-high transition of the unload clock input (UNCK). The memory is full when the number of words clocked in exceeds by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL, EMPTY, ALMOST FULL/EMPTY, and HALF FULL output flags. The FULL output will be low when the memory is full and high when the memory is not full. The EMPTY output will be low when the memory is empty and high when it is not empty. The ALMOST FULL/EMPTY flag is high when the FIFO contains eight or less words or fifty-six or more words. The ALMOST FULL/EMPTY flag is low when the FIFO contains between nine and fifty-five words. The HALF FULL flag is high when the FIFO contains thirty-two or more words, and is low when the FIFO contains thirty-one words or less.

RST 1 28 OE   D0 2 27 Q0   D1 3 26 Q1   D2 4 25 Q2   D3 5 24 Q3   VCC 6 23 GND   D4 7 22 Q4   D5 8 21 Q5   D6 9 20 Q6   D7 10 19 Q7   D8 11 18 Q8   ALMOST FULL/EMPTY 12 17 HALF FULL   FULL 13 16 EMPTY   LDCK 14 15 UNCK	
FN PACKAGE (TOP VIEW)	
C C	

IMPACT-X is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



D3092, FEBRUARY 1988-REVISED MARCH 1990

#### description (continued)

A low level on the reset input (RST) resets the internal stack control pointers and also sets EMPTY low and FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable input (OE) is low. The OE input does not affect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

The SN74ALS2233A is characterized for operation from 0°C to 70°C.

#### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.

Pin numbers shown are for the N package.



D3092, FEBRUARY 1988-REVISED MARCH 1990

logic diagram (positive logic)









SN74ALS2233A 64 × 9 Asynchronous First-In, First-Out Memory

D3092, FEBRUARY 1988-REVISED MARCH 1990

TEXAS TEXAS INSTRUMENTS

D3092, FEBRUARY 1988-REVISED MARCH 1990

#### absolute maximum ratings over operating free-air temperature range

Supply voltage, V <sub>CC</sub>	7 '	v
Input voltage	7 '	v
Voltage applied to a disabled 3-state output 5.	.5 '	v
Operating free-air temperature range	0°0	С
Storage temperature range65 °C to 15	0 ° (	С

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
ViH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
lou	High lovel output ourrent	Q outputs			-2.6	
юн	nigh-level output current	Flag outputs			-0.4	
	Low-level output current	Q outputs			24	m۸
		Flag outputs			8	1 <sup>mA</sup>
fclock	Clock frequency	LDCK, UNCK	0		40	MHz
	Pusle duration	RST low	25	_		
		LDCK low	13			
tw		LDCK high	12			ns
		UNCK low	13			
	UNCK high	UNCK high	12		_	
t <sub>su1</sub>	Setup time, data before LDCKt		5			ns
t <sub>su2</sub>	Setup time, $\overline{RST}$ high (inactive) before	> LDCKt	5			ns
th	Hold time, data after LDCKt					ns
TA	Operating free-air temperature		0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDTIONS	MIN	TYP	MAX	UNIT	
VIK		$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			1.2	V	
	Flag outputs	$V_{CC} = MIN TO MAX,$	I <sub>OH</sub> = 0.4 mA	V <sub>CC</sub> -2	2		v	
∣∨он	Q outputs	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		v	
	0.0		$I_{OL} \approx 12 \text{ mA}$		0.25	0.4		
N		Vac - AEV	10L = 24 mA		0.35	0.5	v	
VOL		$v_{CC} = 4.5 v$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	v	
{	Flag outputs	Flag outputs	· .	$I_{OL} = 8 \text{ mA}$		0.35	0.5	
lozн		$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			20	μA	
IOZL		$V_{CC} = 5.5 V_{,}$	$V_0 = 0.4 V$			- 20	μA	
h.		$V_{CC} = 5.5 V,$	$V_{I} = 7 V$			0.1	mA	
Чн		$V_{CC} = 5.5 V,$	$V_{I} = 2.7 V$			20	μA	
L.,	CLKs	Vec - EEV	$\lambda = 0.4 \lambda $			-0.2		
91	Others	$v_{\rm CC} = 5.5 v_{\rm c}$	V  = 0.4 V			-0.1	- AIA	
le‡	Q outputs			- 20		- 130	m۸	
10.1	Flag outputs	$v_{\rm CC} = 5.5 v,$	v <sub>0</sub> = 2.25 v	- 20		-112	104	
Icc		$V_{CC} = 5.5 V$			175	290	mA	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C. <sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.



D3092, FEBRUARY 1988-REVISED MARCH 1990

#### switching characteristics

PARAMETER	FROM (INPUT)	то (оитрит)	$V_{CC} = 5$ $C_L = 50$ R1 = 500 R2 = 500 $T_A = 25$	V, pF, Ω, Ω, °C	$V_{CC} = 4.5 V$ $C_L = 50$ R1 = 50 R2 = 50 $T_A = 0^{\circ}C t$	to 5.5 V pF, 0 Ω, 0 Ω, o 70°C	UNIT
				MAA	40	MAA	
f <sub>max</sub>	UNCK				40		MHz
tnd	LDCKT	Any Q	18	26		30	ns
t <sub>pd</sub>	UNCKT	Any Q	18	24		27	ns
tPLH	LDCKt	EMPTY	12	16	· · ·	18	ns
tPHL	UNCKT	EMPTY	12	17		20	ns
<b>TPHL</b>	RST↓	ÊMPTY	12	17		20	ns
<sup>t</sup> PHL	LDCKT	FULC	16	21		22	ns
tPLH	UNCKT	FULC	10	15		18	ns
tPLH	RST↓	FULL	13	19		23	ns
<sup>t</sup> PLH		ALMOST	22	27		30	
tPHL	LDCKI	FULL/EMPTY	19	25		28	115
tPLH	UNCK	ALMOST	22	27		30	
<sup>t</sup> PHL	ONCR	FULL/EMPTY	17	23		26	113
<sup>t</sup> PLH	RSTI	ALMOST FULL/EMPTY	12	16		18	
tPLH	LDCKT	HALF FULL	22	27		30	ns
tPHL	RST↓	HALF FULL	28	32		35	ns
tPHL	UNCKT	HALF FULL	16	22		25	ns
t <sub>en</sub>	OEt	Q	11	15		17	ns
tdis	OEt	Q	11	17		19	ns





, 

SCBS125A--D4502, JULY 1992--REVISED AUGUST 1992

- Member of the Texas Instruments *Widebus* <sup>™</sup> Family
- Free-Running CLKA and CLKB May be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Two Separate 512 × 18 Clocked FIFOs Buffering Data in Opposite Directions
- IRA and ORA Synchronized to CLKA
- IRB and ORB Synchronized to CLKB
- Microprocessor Interface Control Logic

- Programmable Almost Full/Almost Empty Flags
- Fast Access Times of 9 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Data Rates up to 80 MHz
- Advanced BICMOS Technology
- Available in 80-pin Quad Flatpack (PH) and Space-Saving 80-pin Shrink Quad Flatpack (PN)



Widebus is a trademark of Texas Instruments Incorporated.



SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992



#### description

A FIFO memory is a storage device that allows data to be read from its array in the same order it is written. The SN74ABT7819 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. Two independent 512 × 18 dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost full/almost empty flag.

The SN74ABT7819 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The state of the A0–A17 outputs is controlled by CSA and W/RA. When both CSA and W/RA are low, the outputs are active. The A0–A17 outputs are in the high-impedance state when either CSA or W/RA is high. Data is written to FIFOA–B from port A on the low-to-high transition of CLKA when CSA is low, W/RA is high, WENA is high, and the IRA flag is high. Data is read from FIFOB–A to the A0–A17 outputs on the low-to-high transition of CLKA when CSA is low, W/RA is low, RENA is high, and the ORA flag is high.



4-4

#### description (continued)

The state of the B0–B17 outputs is controlled by CSB and W/RB. When both CSB and W/RB are low, the outputs are active. The B0–B17 outputs are in the high-impedance state when either CSB or W/RB is high. Data is written to FIFOB–A from port B on the low-to-high transition of CLKB when CSB is low, W/RB is high, WENB is high, and the IRB flag is high. Data is read from FIFOB–A to the B0–B17 outputs on the low-to-high transition of CLKB when CSB is low, W/RB is high, WENB is high, and the IRB flag is high. Data is read from FIFOB–A to the B0–B17 outputs on the low-to-high transition of CLKB when CSB is low, W/RB is low, RENB is high, and the ORB flag is high.

The setup and hold time constraints for the chip selects (CSA, CSB) and write/read selects (W/RA, W/RB) are for enabling write and read operations on memory and are not related to the high-impedance control of the data outputs. If a port's read enable (RENA or RENB) and write enable (WENA or WENB) are set low during a clock cycle, the chip select and write/read select may switch at any time during the cycle to change the state of the data outputs.

The input ready and output ready flags of a FIFO are two-stage synchronized to the port clocks for use as reliable control signals. CLKA synchronizes the status of the input ready flag of FIFOA–B (IRA) and the output ready flag of FIFOB–A (ORA). CLKB synchronized the status of the input ready flag of FIFOB–A (IRB) and the output ready flag of FIFOA–B (ORB). When the input ready flag of a port is low, the FIFO receiving input from the port is full, and writes are disabled to its array. When the output ready flag of a port is low, the FIFO that outputs data to the port is empty, and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO's output ready flag is forced low, the last valid data remains on the FIFO outputs until the output ready flag is asserted (high) again. In this way, a high on the output ready flag indicates new data is present on the FIFO outputs.



SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

#### functional block diagram





-

4--6

SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the PH package.



SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

# enable logic diagram (positive logic)



#### FUNCTION TABLES

	SE	LECT IN	PUTS	40 417	A Dest Operation	
CLKA	CSA	W/RA	WENA	RENA	A0-A17	A Port Operation
X	Н	X	x	X	High Z	None
t	L	н	н	х	High Z	Write A0-A17 to FIFOA-B
<u>†</u>	L	L	X	н	Active	Read FIFOB-A to A0-A17

	SE	LECT IN	PUTS	D0 817	R Port Operation	
CLKB	CSB	W/RB	WENB	RENB	DU-D1/	B Port Operation
X	Н	х	X	X	High Z	None
t	L	н	н	х	High Z	Write B0-B17 to FIFOB-A
t	L	L	X	н	Active	Read FIFOA-B to B0-B17

SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

#### **Terminal Functions**

PIN NAME	I/O	DESCRIPTION
A0-A17	1/0	Port A data. 18-bit bidirectional data port for side A
AF/AEA	ο	FIFOA–B almost full/almost empty flag. Depth offsets may be programmed for this flag, or the default value of 128 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AEA is high when X or less words or (512 minus Y) or more words are stored in FIFOA–B. AF/AEA is forced high when FIFOA–B is reset.
AF/AEB	ο	FIFOB-A almost full/almost empty flag. Depth offsets may be programmed for this flag, or the default value of 128 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AEB is high when X or less words or (512 minus Y) or more words are stored in FIFOB-A. AF/AEB is forced high when FIFOB-A is reset.
B0-B17	I/O	Port B data. 18-bit bidirectional data port for side B
CLKA	I	Port A clock. CLKA is a continuous clock that synchronizes all data transfers through port A to its low-to-high transition and may be asynchronous or coincident to CLKB.
CLKB	I	Port B clock. CLKB is a continuous clock that synchronizes all data transfers through port B to its low-to-high transition and may be asynchronous or coincident to CLKA.
CSA	I	Port A chip select. CSA must be low to enable a low-to-high transition of CLKA to either write data from A0–A17 to FIFOA–B or read data from FIFOB–A to A0–A17. The A0–A17 outputs are in the high-impedance state when CSA is high.
CSB	1	Port B chip select. CSB must be low to enable a low-to-high transition of CLKB to either write data from B0-B17 to FIFOB-A or read data from FIFOA-B to B0-B17. The B0-B17 outputs are in the high-impedance state when CSB is high.
HFA	0	FIFOA–B half-full flag. HFA is high when FIFOA–B contains 256 or more words and is low when FIFOA–B contains 255 or less words. HFA is set low after FIFOA–B is reset.
HFB	ο	FIFOB-A half-full flag. HFB is high when FIFOB-A contains 256 or more words and is low when FIFOB-A contains 255 or less words. HFB is set low after FIFOB-A is reset.
IRA	ο	Port A input ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFOA–B is full, and writes to its array are disabled. IRA is set low during a FIFOA–B reset and is set high on the second low-to-high transition of CLKA after reset.
IRB	ο	Port B input ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFOB–A is full, and writes to its array are disabled. IRB is set low during a FIFOB–A reset and is set high on the second low-to-high transition of CLKB after reset.
ORA	ο	Port A output ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFOB-A is empty, and reads from its array are disabled. The last valid word remains on the FIFOB-A outputs when ORA is low. Ready data is present for the A0-A17 outputs when ORA is high. ORA is set low during a FIFOB-A reset and goes high on the third low-to-high transition of CLKA after the first word is loaded to an empty FIFOB-A.
ORB	0	Port B output ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFOA–B is empty, and reads from its array are disabled. The last valid word remains on the FIFOA–B outputs when ORB is low. Ready data is present for the B0–B17 outputs when ORB is high. ORB is set low during a FIFOA–B reset and goes high on the third low-to-high transition of CLKB after the first word is loaded to an empty FIFOA–B.
PENA	I	AF/AEA program enable. After FIFOA–B is reset and before a word is written to its array, the binary value on A0–A7 is latched as an AF/AEA offset when PENA is low and CLKA is high.
PENB	1	AF/AEB program enable. After FIFOB–A is reset and before a word is written to its array, the binary value on B0–B7 is latched as an AF/AEB offset when PENB is low and CLKB is high.
RENA	, I	Port A read enable. A high level on RENA enables data to be read from FIFOB–A on the low-to-high transition of CLKA when CSA is low, W/RA is low, and ORA is high.
RENB	1	Port B read enable. A high level on RENB enables data to be read from FIFOA-B on the low-to-high transition of CLKB when CSB is low, W/RB is low, and ORB is high.
RSTA	I	FIFOA–B reset. To reset FIFOA–B, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTA is low. This sets HFA low, IRA low, ORB low, and AF/AEA high.
RSTB	I	FIFOB–A reset. To reset FIFOB–A, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTB is low. This sets HFB low, IRB low, ORA low, and AF/AEB high.
WENA	I	Port A write enable. A high level on WENA enables data on A0-A17 to be written into FIFOA-B on the low-to-high transition of CLKA when W/RA is high, CSA is low, and IRA is high.

SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

#### Terminal Functions (continued)

PIN NAME	I/O	DESCRIPTION
WENB	I	Port B write enable. A high level on WENB enables data on B0–B17 to be written into FIFOB–A on the low-to-high transition of CLKB when W/RB is high, CSB is low, and IRB is high.
W/FIA	I	Port A write/read select. A high on W/RA enables A0-A17 data to be written to FIFOA-B on a low-to-high transition of CLKA when WENA is high, CSA is low, and IRA is high. A low on W/RA enables data to be read from FIFOB-A on a low-to-high transition of CLKA when RENA is high, CSA is low, and ORA is high. The A0-A17 outputs are in the high-impedance state when W/RA is high.
W/RB	I	Port B write/read select. A high on W/RB enables B0-B17 data to be written to FIFOB-A on a low-to-high transition of CLKB when WENB is high, CSB is low, and IRB is high. A low on W/RB enables data to be read from FIFOA-B on a low-to-high transition of CLKB when RENB is high, CSB is low, and ORB is high. The B0-B17 outputs are in the high-impedance state when W/RB is high.

#### timing diagrams



#### Figure 1. Reset Cycle For FiFOA-B<sup>†</sup>

<sup>†</sup> FIFOB-A is reset in the same manner.


SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992



<sup>†</sup> Written to FIFOA-B





<sup>‡</sup> Written to FIFOB-A





SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992





<sup>†</sup> Operation of FIFOB-A is identical to that of FIFOA-B



SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992



Figure 5. Write Cycle and IRA Flag Timing When FIFOA-B is Full<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> Operation of FIFOB-A is identical to that of FIFOA-B

SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992





<sup>‡</sup> Read from FIFOA-B







512 X 18 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY

<u>†</u> 5

TEXAS TALAS INSTRUMENTS

SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

#### offset values for AF/AE

The almost full/almost empty flag of each FIFO has two programmable limits, the almost empty offset value (X) and the almost full offset value (Y). They may be programmed from the input of the FIFO after it is reset and before a word is written to its memory. An AF/AE flag will be high when its FIFO contains X or less words or (512 minus Y) or more words.

To program the offset values for AF/AEA, PENA may be brought low after FIFOA–B is reset and only when CLKA is low. On the following low-to-high transition of CLKA, the binary value on A0-A7 is stored as the almost empty offset value (X) and the almost full offset value (Y). Holding PENA low for another low-to-high transition of CLKA will reprogram Y to the binary value on A0-A7 at the time of the second CLKA low-to-high transition.

During the first two CLKA cycles used for offset programming, PENA may be brought high only when CLKA is low. PENA may be brought high at any time after the second CLKA pulse used for offset programming returns low. A maximum value of 255 may be programmed for either X or Y. To use the default values of X = Y = 128, PENA must be tied high. No data is stored in FIFOA–B while the AF/AEA offsets are programmed.

The AF/AEB flag is programmed in the same manner with PENB enabling CLKB to program the offset values taken from B0–B7.



Figure 9. Timing Diagram to Program X and Y Separately for AF/AEA



4-16

SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$\ldots$ -0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)0.5	5 V to V <sub>CC</sub> + 0.5 V
Voltage range applied to any output in the high state or power-off state, Vo	0.5 V to 5.5 V
Current into any output in the low state, Io	48 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
VI	Input voltage	0		Vcc	V
I <sub>OH</sub>	High-level output current			-12	mA
I <sub>OL</sub>	Low-level output current			24	mA
Δt/Δv	Input transition rise or fall rate			5	ns/V
TA	Operating free-air temperature	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER		TEST CO	ONDITIONS		MIN	TYP‡	MAX	UNIT
Vik		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> =18 mA					-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 3 mA			2.5			
V <sub>OH</sub>		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = - 3 mA			3			v
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 12 mA			2			
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA				0.5		V
կ		V <sub>CC</sub> = 5.5 V,	VI = V <sub>CC</sub> or GND					±1	μA
lozн <sup>§</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V					50	μΑ
I <sub>OZL</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V					- 50	μA
10 <b>1</b>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V			-40	- 100	- 180	mA
					Outputs high			15	
lcc		V <sub>CC</sub> = 5.5 V,	l <sub>O</sub> = 0,	$V_{I} = V_{CC}$ or GND	Outputs low			95	mA
					Outputs disabled			15	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5	V				6		рF
Co	Flags	V <sub>O</sub> = 2.5 V or 0.5	5 V				4		pF
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5	5 V				8		pF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ The parameters IOZH and IOZL include the input leakage current.

<sup>1</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

# timing characteristics over recommended operating free-air temperature range (unless otherwise noted)

			'ABT78	'ABT7819-12		319-15	'ABT78	31 <del>9</del> -20	0 'ABT7819-30		LINIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency	-		80		67		50		33.3	MHz
t <sub>w</sub>	Pulse duration	CLKA, CLKB high or low	4.5		6		8		11		ns
		A0-A17 before CLKA† and B0-B17 before CLKB†	3		4		5		5		
		CSA before CLKA† and CSB before CLKB†	6		6		7		7		
		W/RA before CLKA† and W/RB before CLKB†	6		6		7		7		
t <sub>su</sub>	Setup time	WENA before CLKA† and WENB before CLKB†	4		4		5		5		ns
		RENA before CLKA† and RENB before CLKB†	5		5		5		6		
		PENA before CLKA† and PENB before CLKB†	3		4		5	,	5		
		RSTA or RSTB low before first CLKA† and CLKB† <sup>†</sup>	3		4		5		5		
		A0-A17 after CLKA† and B0-B17 after CLKB†	0		0		0		0		
		CSA after CLKA† and CSB after CLKB†	0		0		0		0		
		W/RA after CLKA† and W/RB after CLKB†	0		0		0		0		
ŧn.	Hold tim <del>o</del>	WENA after CLKA† and WENB after CLKB†	0		0		0		0		ns
		RENA after CLKA† and RENB after CLKB†	0		0		0		0		
		PENA after CLKA low and PENB after CLKB low	2		2		2		2		
		RSTA or RSTB low after fourth CLKA† and CLKB† <sup>†</sup>	3		3		4		4		

<sup>†</sup> To permit the clock pulse to be utilized for reset purposes.



SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

DA DAMETED	FROM	то	'A	BT7819-	12	'ABT7	319-15	'ABT78	31 <del>9</del> -20	'ABT7	81 <del>9</del> -30	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	CLKA or CLKB		80			67		50	_	33.3		MHz
	CLKA†	A0-A17	4	7	9	4	10	4	12	4	14	
<sup>1</sup> pd	CLKB†	B0-B17	4	7	9	4	10	4	12	4	14	ns
+ . <b>I</b>	CLKA†	A0-A17	1	6								
<sup>t</sup> pd*	CLKB†	B0-B17		6								n <del>s</del>
	CLKA†	IRA	4		9	4	10	4	12	4	14	
ърд	CLKB†	IRB	4		9	4	10	4	12	4	14	ns
4	CLKA†	ORA	3.5		9	3.5	10	3.5	12	3.5	14	
t <sub>pd</sub>	CLKB†	ORA	3.5		9	3.5	10	3.5	12	3.5	14	ns
	CLKA†	45/454	8		17	8	17	8	18	8	20	
Ърđ	CLKB†	AF/AEA	8		. 17	8	17	8	18	8	20	ns
t <sub>PLH</sub>	RSTA	AF/AEA	4		12	4	14	4	15	4	16	ns
	CLKA†		8		17	8	17	8	18	8	20	, <b>T</b>
ъра	CLKB†	AF/AEB	8		17	8	17	8	18	8	20	ns
	RSTB	AF/AEB	4		12	4	14	4	15	4	16	
ΨLH	CLKA†	HFA	8		17	8	17	8	18	8	20	ns
	CLKB†		8		17	8	17	8	18	8	20	
ΨΗL	RSTA	нга	4		12	4	14	4	15	4	16	ns
t₽HL	CLKA†	HFB	8		17	8	17	8	18	8	20	ns
ţьгн	CLKB†	UED	8		17	8	17	8	18	8	20	
tенL	RSTB	пгв	4		12	4	14	4	15	4	16	ns
	CSA	40 417	2.5		8	2.5	9	2.5	10	2.5	11	
<sup>t</sup> en	W/RA	AU-A17	2.5		8	2.5	9	2.5	10	2.5	11	ns
	CSB	P0 017	2.5		8	2.5	9	2.5	10	2.5	11	
<sup>t</sup> en	W/RB	BU-B17	2.5		8	2.5	9	2.5	10	2.5	11	ns
•	CSA	AQ A17	2.5		8	2.5	9	2.5	10	2.5	. 11	
<sup>1</sup> dis	W/RA	AU-A17	2.5		8	2.5	9	2.5	10	2.5	11 ns	
•	CSB	P0_ P17	2.5		8	2.5	9	2.5	10	2.5	11	
'dis	W/RB	DU-B1/	25		8	25	٥	25	10	25	11	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figures 10 and 12)

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. <sup>‡</sup> This parameter measured with a 30-pF load (see Figure 10).



SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992



**TYPICAL CHARACTERISTICS** 











SCBS125A-D4502, JULY 1992-REVISED AUGUST 1992

#### calculating power dissipation

With  $I_{CCF}$  taken from Figure 3, the maximum power dissipation based on all outputs changing states on each read may be calculated using:

$$P_{t} = V_{CC} \times [I_{CCF}] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$$

I<sub>CCF</sub> = maximum I<sub>CC</sub> per clock frequency

CL = output capacitive load

fo = data output frequency



PARA	METER	R1, R2	CL <sup>†</sup>	S1
•	tеzн	500 0	50 pE	Open
4en	t <sub>PZL</sub>	500 2	50 pF	Closed
•	tенz	500.0	50 pE	Open
'dis	t₽LZ	500 2	50 pr	Closed
t <sub>pd</sub>		500 Q	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

#### Figure 12. Load Circuit and Voltage Waveforms



. •



,

5--2

SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

- Member of the Texas Instruments Widebus ™ Family
- Independent Asynchronous Inputs and Outputs
- Produced in Advanced BICMOS Technology
- Two Separate 512 × 18 FIFOs Buffering Data in Opposite Directions
- Programmable Almost Full/Almost Empty Flags

- Empty, Full, and Half-Full Flags
- Fast Access Times of 12 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Supports Clock Rates Up To 67 MHz
- Available in 80-Pin Quad Flat Package (PH) and Space-Saving 80-Pin Shrink Quad Flat Package (PN)



Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to specifications par the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



5-3

SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992



#### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ABT7820 is arranged as two 512 by 18-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 67 MHz with access times of 12 ns in a bit-parallel format.

The SN74ABT7820 consists of bus transceiver circuits, two  $512 \times 18$  FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable inputs GAB and GBA control the transceiver functions. The SAB and SBA control inputs select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Eight fundamental bus-management functions can be performed as shown on the operating modes page.



5-4

SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

#### **Terminal Functions**

NAME	I/O	DESCRIPTION
A0-A17	1/0	Port A data. 18-bit bidirectional data port for side A.
AF/AEA	ο	FIFO A almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 128 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AEA is high when FIFO A contains X or less words or (512 minus Y) or more words. AF/AEA is set high after FIFO A is reset.
AF/AEB	0	FIFO B almost full/almost empty flag. Depth offset values may be programmed for this flag, or the default value of 128 may be used for both the almost empty offset (X) and the almost full offset (Y). AF/AEB is high when FIFO B contains X or less words or (512 minus Y) or more words. AF/AEB is set high after FIFO B is reset.
B0-B17	1/0	Port B data. 18-bit bidirectional data port for side B.
EMPTYA	0	FIFO A empty flag. EMPTYA is low when FIFO A is empty and high when FIFO A is not empty. EMPTYA is set low after FIFO A is reset.
EMPTYB	0	FIFO B empty flag. EMPTYB is low when FIFO B is empty and high when FIFO B is not empty. EMPTYB is set low after FIFO B is reset.
FULLA	0	FIFO A full flag. FULLA is low when FIFO A is full and high when FIFO A is not full. FULLA is set high after FIFO A is reset.
FULLB	0	FIFO B full flag. FULLB is low when FIFO B is full and high when FIFO B is not full. FULLB is set high after FIFO B is reset.
GAB	1	Port B output enable. B0-B17 outputs are active when GAB is high and in the high-impedance state when GAB is low.
GBA		Port A output enable. A0-A17 outputs are active when GBA is high and in the high-impedance state when GBA is low.
HFA	0	FIFO A half-full flag. HFA is high when FIFO A contains 256 or more words and is low when FIFO A contains 255 or less words. HFA is set low after FIFO A is reset.
HFB	0	FIFO B half-full flag. HFB is high when FIFO B contains 256 or more words and is low when FIFO B contains 255 or less words. HFB is set low after FIFO B is reset.
LDCKA	ł	FIFO A load clock. Data is written into FIFO A on a low-to-high transition of LDCKA when FULLA is high. The first word written into an empty FIFO A is sent directly to the FIFO A data outputs.
LDCKB	I	FIFO B load clock. Data is written into FIFO B on a low-to-high transition of LDCKB when FULLB is high. The first word written into an empty FIFO B is sent directly to the FIFO B data outputs.
PENA	I	FIFO A program enable. After reset and before a word is written into FIFO A, the binary value on A0–A7 is latched as an AF/AEA offset value when PENA is low and LDCKA is high.
PENB	I	FIFO B program enable. After reset and before a word is written into FIFO B, the binary value on B0–B7 is latched as an AF/AEB offset value when PENB is low and LDCKB is high.
RSTA	I	FIFO A reset. A low level on RSTA resets FIFO A forcing EMPTYA low, HFA low, FULLA high, and AF/AEA high.
RSTB	1	FIFO B reset. A low level on RSTB resets FIFO B forcing EMPTYB low, HFB low, FULLB high, and AF/AEB high.
SAB	I	Port B read select. SAB selects the source of B0-B17 read data. A low level selects real-time data from A0-A17. A high level selects the FIFO A output.
SBA	I	Port A read select. SBA selects the source of A0-A17 read data. A low level selects real-time data from B0 - B17. A high level selects the FIFO B output.
UNCKA	1	FIFO A unload clock. Data is read from FIFO A on a low-to-high transition of UNCKA when EMPTYA is high.
UNCKB	1	FIFO B unload clock. Data is read from FIFO B on a low-to-high transition of UNCKB when EMPTYB is high.



SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984. Pin numbers shown are for the PH package.



SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992



logic diagram (positive logic)



SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

## operating modes





SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

#### SELECT-MODE CONTROL TABLE

CON	TROL	OPER	ATION
SBA SAB		A BUS	B BUS
L	L	Real-time B to A bus	Real-time A to B bus
н	L	FIFO B to A bus	Real-time A to B bus
L	н	Real-time B to A bus	FIFO A to B bus
н	н	FIFO B to A bus	FIFO A to B bus

#### OUTPUT-ENABLE CONTROL TABLE

CONTROL		OPERATION				
GBA GAB		A BUS	B BUS			
L	L	Isolation/input to A bus	Isolation/input to B bus			
Н	Ľ	A bus enabled	Isolation/input to B bus			
L	Н	Isolation/input to A bus	B bus enabled			
н	н	A bus enabled	B bus enabled			



timing diagram for FIFO A<sup>†</sup>



<sup>†</sup> SAB = GAB = H, GBA = L

Operation of FIFO B is identical to that of FIFO A

5-10

TEXAS UN INSTRUMENTS POST OFFICE BOX 65530° DALLAS, TEXAS 75265 SN74ABT7820 512 X 18 X 2 FIRST-IN, FIRST-OUT MEMORY SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

#### offset values for AF/AE

The almost full/almost empty flag of each FIFO has two programmable limits: the almost empty offset value (X) and the almost full offset value (Y). The offsets of a flag may be programmed from the input of its FIFO after it is reset and before any data is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or (512 minus Y) or more words.

To program the offset values for AF/AEA, PENA may be brought low after FIFO A is reset and only when LDCKA is low. On the following low-to-high transition of LDCKA, the binary value on A0–A7 is stored as the almost empty offset value (X) and the almost full offset value (Y). Holding PENA low for another low-to-high transition of LDCKA will reprogram Y to the binary value on A0–A7 at the time of the second LDCKA low-to-high transition.

**PENA** may be brought back high only when LDCKA is low during the first two LDCKA cycles. **PENA** may be brought high at any time after the second LDCKA pulse returns low. A maximum value of 255 may be programmed for either X or Y. To use the default values of X = Y = 128 for AF/AEA, PENA must be tied high. No data is stored in the FIFO when its AF/AE offsets are programmed.

The AF/AEB flag is programmed in the same manner. PENB enables LDCKB to program the AF/AEB offset values taken from B0-B7.



Figure 1. Timing Diagram to Program X and Y Separately for AF/AEA



SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, VI (see Note 1)	-0.5 V to V <sub>CC</sub> + 0.5 V
Voltage range applied to any output in the high state or power-off state, Vo	0.5 V to 5.5 V
Current into any output in the low state, Io	48 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	4.5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Vi	Input voltage	0		Vcc	V
I <sub>OH</sub>	High-level output current			-12	mA
I <sub>OL</sub>	Low-level output current			24	mA
∆t⁄∆v	Input transition rise or fall rate			5	ns/V
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER		TEST CO	ONDITIONS		MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>i</sub> = 18 mA					- 1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 3 mA			2.5			
V <sub>OH</sub>		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = - 3 mA			3			v
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 12 mA			2			
VoL		V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 24 mA					0.55	V
կ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND					±5	μA
l <sub>ozh</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V					50	μΑ
l <sub>ozl</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V					- 50	μΑ
10 <sup>1</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V			- 40	- 100	- 180	mA
					Outputs high			15	
lcc		V <sub>CC</sub> = 5.5 V,	l <sub>O</sub> = 0,	V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs low		95		mA
					Outputs disabled			15	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5	V				6		рF
Co	Flags	V <sub>O</sub> = 2.5 V or 0.5 V				4		рF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5	5 V				8		рF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $\ensuremath{^{\$}}$  The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

<sup>1</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

			'ABT7820-15		'ABT7	320-20	'ABT7820-25		'ABT7820-30		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>clock</sub>	ck Clock frequency				50		40		33		MHz
tw		LDCKA, LDCKB high	4		6		9		11		
		LDCKA, LDCKB low	4		6		9		11		ns
	Pulse duration	UNCKA, UNCKB high	4		6		9		11		
		UNCKA, UNCKB low	4		6		9		11		
		RSTA, RSTB low	6		8		10		12		
		A0-A17 before LDCKA† and B0-B17 before LDCKB†	3		4		4		4		
t <sub>su</sub>	Setup time	PENA before LDCKA† and PENB before LDCKB†	5		5		5		5		ns
54		LDCKA inactive before RSTA high and LDCKB inactive before RSTB high	3		3		4		4		
ħ		A0–A17 after LDCKA† and B0–B17 after LDCKB†	0		0		0		0		
	Hold time	PENA after LDCKA low and PENB after LDCKB low	2		2	-	2		2		ns
		LDCKA inactive after RSTA high and LDCKB inactive after RSTB high	3		3		4		4		

# timing characteristics over recommended operating free-air temperature range (unless otherwise noted)



SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 4)

DADAMETED	FROM	то	'ACT7820-15		'ACT7820-20		'ACT7820-25		'ACT7820-30			
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	LDCK, UNCK				67		50		40		33.3	MHz
•	LDCKA†, LDCKB†	B/A	4		14	4	15	4	18	4	20	
ърd	UNCKA†, UNCKB†		4	9	12	4	13.5	4	15	4	17	115
tpd <sup>¶</sup>	UNCKA†, UNCKB†	B/A		8								ns
t₽LH	LDCKA†, LDCKB†	EMPTYA,	4		14	4	15	4	17	4	19	
tенL	UNCKA†, UNCKB†	EMPTYB	4		13	4	14	4	16	4	18	ns
<b>t</b> ₽HL	RSTA low, RSTB low	EMPTYA, EMPTYB	6		16	6	16	6	18	6	20	ns
<b>t</b> ₽HL	LDCKA†, LDCKB†	FULLA, FULLB	6		13	6	14	6	16	6	18	ns
	UNCKA†, UNCKB†	FULLA, FULLB	6		15	6	15	6	17	6	19	
ΨLH	RSTA low, RSTB low		8		20	8	20	8	22	8	22	115
<b>t</b>	LDCKA†, LDCKB†	AF/AEA, AF/AEB	8		16	8	17	8	18	8	20	ne
фа	UNCKA†, UNCKB†		8		16	8	17	8	18	8	20	113
<b>t</b> ₽LH	RSTA low, RSTB low	AF/AEA, AF/AEB	2		12	2	14	2	16	2	18	ns
<b>t</b> ₽LH	LDCKA†, LDCKB†	HFA, HFB	8		15	8	15	8	17	8	19	ns
	UNCKA, UNCKB		8		15	8	15	8	17	8	19	
t₽HL	RSTA low, RSTB low	HFA, HFB	2		12	2	14	2	16	2	18	ns
<b>+</b>	SAB/SBA§	B/A	2		10	2	11	2	12	2	14	ns
*pd	A/B	5,7	2		9	2	10	2	11	2	13	
t <sub>en</sub>	GBA/GAB	A/B	2		6.5	2	8	2	10	2	12	ns
t <sub>dis</sub>	GBA/GAB	A/B	2		11	2	12	2	13	2	14	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at 5 V,  $T_A = 25^{\circ}C$ .

<sup>1</sup> This parameter is measured with a 30-pF load (see Figure 2).

<sup>§</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



÷

SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992











SCAS206A-D4503, AUGUST 1991-REVISED AUGUST 1992

#### calculating power dissipation

With  $I_{CCF}$  taken from Figure 3, the maximum power dissipation based on all outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF}] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

I<sub>CCF</sub> = maximum I<sub>CC</sub> per clock frequency

C<sub>L</sub> = output capacitive load

 $f_0 = data output frequency$ 



#### LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	METER	R1, R2	CLt	S1
	tеzн	500.0	50 pE	Open
- Yen	t <sub>PZL</sub>	500 2	50 pr	Closed
•	tрнz	500 0	50 pE	Open
-dis	t <sub>PLZ</sub>	500 😖	50 pr	Closed
t <sub>od</sub>	tod		50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 4. Load Circuit and Voltage Waveforms



#### SN74ACT2235 1024 X 9 X 2 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- 1024 Words by 9 Bits Each
- Programmable Almost Full/Almost Empty Flag
- Empty, Full, and Half-Full Flags
- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to 50 MHz
- Fall-Through Times of 22 ns Max
- High Output Drive for Direct Bus Interface





#### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2235 is arranged as two 1024 by 9-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.

The SN74ACT2235 consists of bus transceiver circuits, two 1024 × 9 FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable GAB and GBA inputs are provided to control the transceiver functions. The SAB and SBA control inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Eight fundamental bus-management functions can be performed as shown on the operating modes page.

PRODUCTION DATA information is ourrent as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all perameters.



## SN74ACT2235 1024 X 9 X 2 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

#### functional description

#### bus lines (A0-A8, B0-B8)

Data inputs and outputs for 9-bit wide data.

#### resets (RSTA, RSTB)

A reset is accomplished in each direction by taking reset (RSTA) and (RSTB) low. This sets the empty flags (EMPTYA and EMPTYB) and the half-full flags (HFA and HFB) low. The full flags (FULLA and FULLB) and the almost full/almost empty flags (AF/AEA and AF/AEB) are set high. Both FIFOs must be reset upon power up.

#### load clocks (LDCKA, LDCKB)

Data on the A bus (A0–A8) is written into FIFO A on a low-to-high transition of load clock A (LDCKA). Data on the B bus (B0–B8) is written into FIFO B on a low-to-high transition of load clock B (LDCKB). When the FIFOs are full, load clock signals have no effect on the data residing in memory.

#### unload clocks (UNCKA, UNCKB)

Data in FIFO A is read to the B bus (B0–B8) on a low-to-high transition of unload clock A (UNCKA). Data in FIFO B is read to the A bus (A0–A8) on a low-to-high transition of unload clock B(UNCKB). When the FIFOs are empty, unload clock signals have no effect on data residing in memory.

#### output enables (GAB, GBA)

The output enables (GAB, GBA) control the transceiver functions. When GBA is low, the A bus (A0–A8) is in the high-impedance state. When GAB is low, the B bus (B0–B8) is in the high-impedance state.

#### select control inputs (SAB, SBA)

The s-control inputs (SAB, SBA) select whether real-time or stored data is transferred. A low level selects real-time data, and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown on the operating modes page.

#### define flag inputs (DAF, DBF)

The high-to-low transition of define A flag (DAF) stores the binary value on the A bus (A0–A8) as the almost full/almost empty offset value for FIFO A (X). The high-to-low transition of define B flag (DBF) stores the binary value of the B bus (B0–B8) as the almost full/almost empty offset value for FIFO B (Y).

#### empty flags (EMPTYA, EMPTYB)

The empty flags (EMPTYA, EMPTYB) will be low when their corresponding memories are empty, and high when they are not empty.

#### full flags (FULLA, FULLB)

The full flags (FULLA, FULLB) will be low when their corresponding memories are full, and high when they are not full.

#### half-full flags (HFA, HFB)

The half-full flags (HFA and HFB) are high when their corresponding memories contain 512 or more words, and low when they contain 511 or less words.

#### almost full/almost empty flags (AF/AEA, AF/AEB)

The almost full/almost empty A flag (AF/AEA) is defined by the almost full/almost empty offset value for FIFO A (X). The AF/AEA flag is high when FIFO A contains X or less words or 1024 minus X words. The AF/AEA flag is low when FIFO A contains between X plus 1 or 1023 minus X words. The operation of the almost full/almost empty B flag (AF/AEB) is the same as AF/AEA for FIFO B.

SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

#### functional description (continued)

#### programming procedure for AF/AEA

The almost full/almost empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost full/almost empty offset value FIFO A (X) and for FIFO B (Y) are either a user-defined value or the default values of X = 256 and Y = 256. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

#### user-defined X

- Step 1. Take DAF from high to low. This stores A0 thru A8 as X.
- Step 2. If RSTA is not already low, take RSTA low.
- Step 3. With DAF held low, take RSTA high. This defines the AF/AEA flag using X.
- Step 4. To retain the current offset for the next reset, keep DAF low.

#### default X

To redefine the AF/AE flag using the default value of X = 256, hold DAF high during the reset cycle.

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984.



## SN74ACT2235 1024 X 9 X 2 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

## logic diagram (positive logic)





## SN74ACT2235 1024 X 9 X 2 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

#### operating modes







3568, DECEMBER 1990 REVIS Ö APRIL 1991



<sup>‡</sup> Last valid data stays on outputs when FIFO goes empty due to a read.

5-22

TEXAS W INSTRUMENTS POST OFFICE BOX 655303 \* DALIAS, TEXAS 75265 

## SN74ACT2235 1024 X 9 X 2 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

#### SELECT-MODE CONTROL TABLE

CONTROL		OPERATION						
SAB SBA		A BUS	B BUS					
L	L	Real-time B to A bus	Real-time A to B bus					
L	н	FIFO B to A bus	Real-time A to B bus					
н	L	Real-time B to A bus	FIFO A to B bus					
н	н	FIFO B to A bus	FIFO A to B bus					

#### **OUTPUT-ENABLE CONTROL TABLE**

CONTROL		OPERATION						
GAB	GBA	A BUS	B BUS					
н	н	A bus enabled	B bus enabled					
L	н	A bus enabled	Isolation/input to B bus					
н	L	isolation/input to A bus	B bus enabled					
L	L	Isolation/input to A bus	Isolation/input to B bus					

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage: Control inputs	
I/O ports	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C
Maximum junction temperature	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## SN74ACT2235 1024 X 9 X 2 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

## recommended operating conditions

[			'ACT2235-20		'ACT2	235-30	'ACT2235-40		'ACT2235-60		
1			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
1	High level output oursent	A or B ports		-8		-8		-8	<	-8	m۵
юн		Status flags		-8		-8		-8		-8	
1.01	low-level output current	A or B ports		16		16		16		16	mA
'OL	Low-level output current	Status flags		8		8		8		8	
	Clock frequency	LDCKA or LDCKB		. 50		33		25		16.7	
clock	Clock liequency	UNCKA or UNCKB		50		33		25		16.7	IVIT12
		RSTA or RSTB low	20		20		25		25		
		LDCKA or LDCKB low	8		10		14		20		ns
ŧw	Dules duration	LDCKA or LDCKB high	8		10		14		20		
	Puise duration	UNCKA or UNCKB low	8		10		14		20		
		UNCKA or UNCKB high	8		10		14		20		
		DAF or DBF high	10		10		10		10		
		Data before LDCKA or LDCKB†	4		4		5		5		ns
	Setup time	Define AF/AE: D0-D8 before DAF or DBF1	5		5		5		5		
tsu		Define AF/AE: DAF or DBF↓ before RSTA or RSTB†	7		7		7		7		
		Define AF/AE (default): DAF or DBF high before RSTA or RSTB†	5		5		5		5		
		RSTA or RSTB inactive (high) before LDCKA or LDCKB†	5		5		5		5		
	· · · · · · · · · · · · · · · · · · ·	Data after LDCKA or LDCKB†	1		1		2		2		
ч. Ф		Define AF/AE: D0–D8 after DAF or DBF1	0		0		0		0		
	Hold time	Define AF/AE: DAF or DBF low after RSTA or RSTB†	0		0		0		0		ns
		Define AF/AE (default): DAF or DBF high after RSTA or RSTB†	0.		0		0		0		
TA	Operating free-air temperature		0	70	0	70	0	70	0	70	•C


# 235 1024 X 9 X 2 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	$I_{OH} = -8 \text{ mA}$	2.4			V
V	Flags	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA			0.5	v
VOL	I/O ports	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 16 mA			0.5	v
l <sub>l</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>i</sub> ≡V <sub>CC</sub> or 0			±5	μΑ
loz		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μA
lcc <sup>‡</sup>		$V_{\rm I} = V_{\rm CC} - 0.2  \rm V  or  0$			10	400	μA
∆l <sub>CC</sub> §		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND		•	1	mA
Ci		V <sub>1</sub> = 0,	f = 1 MHz		4		pF
C <sub>o</sub>		V <sub>O</sub> = 0,	f = 1 MHz		8		pF

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $^{\pm}$  I<sub>CC</sub> tested with outputs open. <sup>§</sup> This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 1 and 2)

DADAMETER	FROM	то	'A(	CT2235-2	20	'ACT22	235-30	'ACT2	235-40	'ACT2235-60		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYPT	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
4	LDCK		50			33		25		16.7		
Tmax	UNCK		50			33		25		16.7		MHZ
t <sub>pd</sub>	LDCK†, LDCKB†	B or A	8		22	8	22	8	24	8	26	ns
t <sub>pd</sub>	UNCKA†, UNCKB†	B or A	12	17	25	12	25	12	35	12	45	ns
ŧРLH	LDCK†, LDCKB†	EMPTYA, EMPTYB	4		15	4	15	4	17	4	19	ns
t₽HL	UNCKA†, UNCKB†	ЕМРТҮА, ЕМРТҮВ	2		17	2	17	2	19	2	21	ns
<b>t</b> ₽HL	RSTAĻ, RSTBĻ	EMPTYA, EMPTYB	2		18	2	18	2	20	2	22	ns
t <sub>PHL</sub>	LDCK†, LDCKB†	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
<b>t</b> ₽LH	UNCKA†, UNCKB†	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
t <sub>PLH</sub>	RSTAL, RSTBL	FULLA, FULLB	2		15	2	15	2	17	2	19	ns
t <sub>PLH</sub>	RSTAL, RSTBL	AF/AEA, AF/AEB	2		15	2	15	2	17	2	19	ns
t <sub>PLH</sub>	LDCK†, LDCKB†	HFA, HFB	2		15	2	15	2	17	2	19	ns
<b>t</b> ₽HL	UNCKA†, UNCKB†	HFA, HFB	4		18	4	18	4	20	4	22	ns
t₽HL	RSTAL, RSTBL	HFA, HFB	1		15	1	15	1	17	1	19	ns
t <sub>pd</sub>	SAB or SBA <sup>¶</sup>	B or A	1		11	1	11	1	12	1	14	ns
t <sub>pd</sub>	A or B	B or A	1		11	1	11	1	12	1	14	ns
t <sub>pd</sub>	LDCK†, LDCKB†	AF/AEA, AF/AEB	2		18	2	18	2	20	2	22	ns
t <sub>pd</sub>	UNCKA†, UNCKB†	AF/AEA, AF/AEB	2		18	2	18	2	20	2	22	ns
t <sub>en</sub>	GBA or GAB	A or B	2		11	2	11	2	13	2	15	ns
t <sub>dis</sub>	GBA or GAB	A or B	1		9	1	9	1	11	1	13	ns

<sup>1</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

opera	operating characteristics, V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C										
	PARAMETER		TEST C	ONDITIONS	TYP	UNIT					
C <sub>pd</sub>	Power dissipation capacitance per 1 Kbits	Outputs enabled Outputs disabled	C <sub>L</sub> = 50 pF,	f = 5 MHz	71 57	рF					

# PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TOTEM-POLE OUTPUTS

• 3 V





### LOAD CIRCUIT



ENABLE AND DISABLE TIMES

PARA	METER	RL	C <sub>L</sub> †	S1	S2
•	t <sub>PZH</sub>	<b>E00</b> O	50 mE	Open	Closed
4en	фz.	500 2	50 pr	Closed	Open
	t <sub>PHZ</sub>	E00.0	E0 =E	Open	Closed
<sup>1</sup> dis	<sup>t</sup> ₽LZ	500 2	50 pr	Closed	Open
t <sub>od</sub> or t <sub>t</sub>		-	50 pF	Open	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 2. 3-State Outputs (A0-A8, B0-B8)



SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

# TYPICAL CHARACTERISTICS







Figure 4



SCAS148A-D3568, DECEMBER 1990-REVISED APRIL 1991

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 4, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

$$\begin{split} I_{CC} &= \text{power-down} \ I_{CC} \ \text{maximum} \\ N &= \text{number of inputs driven by a TTL device} \\ \Delta \ I_{CC} &= \text{increase in supply current} \\ \text{dc} &= \text{duty cycle of inputs at a TTL high level of 3.4 V} \\ C_{pd} &= \text{power dissipation capacitance} \\ C_L &= \text{output capacitive load} \\ f_i &= \text{data input frequency} \\ f_o &= \text{data output frequency} \end{split}$$

TEXAS V INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

- Independent Asynchronous inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- 1024 Words by 9 Bits Each
- Programmable Almost Full/Almost Empty Flag
- Empty, Full, and Half-Full Flags
- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to 50 MHz
- Fall-Through Times of 23 ns Max
- High Output Drive for Direct Bus interface
- 3-State Outputs



#### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2236 is arranged as two 1024 by 9-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.

The SN74ACT2236 consists of bus transceiver circuits, two  $1024 \times 9$  FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable  $\overrightarrow{OE}$  and DIR inputs are provided to control the transceiver functions. The SAB and SBA control inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Five fundamental bus-management functions can be performed as shown on the operating modes page.

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include basting of all parameters.



SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

#### functional description

#### bus lines (A0-A8, B0-B8)

Data inputs and outputs for 9-bit wide data.

#### resets (RSTA, RSTB)

A reset is accomplished in each direction by taking reset (RSTA) and (RSTB) low. This sets the empty flags (EMPTYA and EMPTYB) and the half-full flags (HFA and HFB) low. The full flags (FULLA and FULLB) and the almost full/almost empty flags (AF/AEA and AF/AEB) are set high. Both FIFOs must be reset upon power up.

#### load clocks (LDCKA, LDCKB)

Data on the A bus (A0–A8) is written into FIFO A on a low-to-high transition of load clock A (LDCKA). Data on the B bus (B0–B8) is written into FIFO B on a low-to-high transition of load clock B (LDCKB). When the FIFOs are full, load clock signals have no effect on the data residing in memory.

#### unload clocks (UNCKA, UNCKB)

Data in FIFO A is read to the B bus (B0–B8) on a low-to-high transition of unload clock A (UNCKA). Data in FIFO B is read to the A bus (A0–A8) on a low-to-high transition of unload clock B (UNCKB). When the FIFOs are empty, unload clock signals have no effect on data residing in memory.

#### enable inputs (OE, DIR)

The enable inputs control the transceiver functions. When  $\overline{OE}$  is high, both buses (A0–A8, B0–B8) are in the high-impedance state and may be used as inputs. With  $\overline{OE}$  low and DIR high, the A bus is in the high-impedance state and B bus is active. When both  $\overline{OE}$  and DIR are low, the A bus is active and the B bus is in the high-impedance state.

#### select control inputs (SAB, SBA)

The select control inputs (SAB, SBA) select whether real-time or stored data is transferred. A low level selects real-time data, and a high level selects stored data. Five fundamental bus-management functions can be performed as shown on the operating modes page.

### define flag inputs (DAF, DBF)

The high-to-low transition of define A flag (DAF) stores the binary value on the A bus (A0–A8) as the almost full/almost empty offset value for FIFO A (X). The high-to-low transition of define B flag (DBF) stores the binary value of the B bus (B0–B8) as the almost full/almost empty offset value for FIFO B (Y).

#### empty flags (EMPTYA, EMPTYB)

The empty flags (EMPTYA, EMPTYB) will be low when their corresponding memories are empty, and high when they are not empty.

#### fuli flags (FULLA, FULLB)

The full flags (FULLA, FULLB) will be low when their corresponding memories are full, and high when they are not full.

#### half-full flags (HFA, HFB)

The half-full flags (HFA and HFB) are high when their corresponding memories contain 512 or more words, and low when they contain 511 or less words.

#### almost full/almost empty flags (AF/AEA, AF/AEB)

The almost full/almost empty A flag (AF/AEA) is defined by the almost full/almost empty offset value for FIFO A (X). The AF/AEA flag is high when FIFO A contains X or less words or 1024 minus X words. The AF/AEA flag is low when FIFO A contains between X plus 1 or 1023 minus X words. The operation of the almost full/almost empty B flag (AF/AEB) is the same as AF/AEA for FIFO B.



SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

# functional description (continued)

#### programming procedure for AF/AEA

The almost full/almost empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost full/almost empty offset value FIFO A (X) and for FIFO B (Y) are either a user-defined value or the default values of X = 256 and Y = 256. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

#### user-defined X

- Step 1. Take DAF from high to low. This stores A0 thru A8 as X.
- Step 2. If RSTA is not already low, take RSTA high.
- Step 3. With DAF held low, take RSTA high. This defines the AF/AEA flag using X.
- Step 4. To retain the current offset for the next reset, keep DAF low.

#### default X

To redefine the AF/AE flag using the default value of X = 256, hold DAF high during the reset cycle.

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984.



SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

## logic diagram (positive logic)



.



5-32

SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

operating modes





timing diagram, FIFO A<sup>†</sup>



<sup>†</sup> Operation of FIFO B is identical to that of FIFO A

‡ Last valid data stays on outputs when FIFO goes empty due to a read.

۶ 4

POST OFFICE BOX 655303 

DALLAS, TEXAS 75265 TEXAS V INSTRUMENTS 4 SN74ACT2236 1024 X 9 X 2 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

CONT	ROL	OPERATION							
SAB	SBA	A BUS	B BUS						
L	L	Real-time B to A bus	Real-time A to B bus						
L	н	FIFO B to A bus	Real-time A to B bus						
н	L	Real-time B to A bus	FIFO A to B bus						
нн		FIFO B to A bus	FIFO A to B bus						

#### SELECT-MODE CONTROL TABLE

#### **OUTPUT-ENABLE CONTROL TABLE**

CON	TROL	OPER	ATION
DIR	ŌĔ	A BUS	B BUS
Х	н	Input	Input
L	L	Output	Input
н	L	Input	Output

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage: Control inputs	
I/O ports	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Maximum junction temperature	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

# recommended operating conditions

		· · · · ·	'ACT2	236-20	'ACT2	236-30	'ACT2	236-40	'ACT22	236-60		
			MIN	MAX	MÍN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	v	
VIH	High-level input voltage		2		2		2		2		v	
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V	
1	High lovel output ourrent	A or B ports	ł	-8		-8		8		-8		
юн	High-level output cutterit	Status flags		-8		-8		-8		-8	mA	
1		A or B ports		16		16		16		16		
OL	Low-level output current	Status flags		8		8		8		8	mA	
4	Clask forwards	LDCKA or LDCKB		50		33		25		16.7		
<sup>1</sup> clock	Clock frequency	UNCKA or UNCKB		50		33		25		16.7	MHZ	
		RSTA or RSTB low	20		20		25		25			
		LDCKA or LDCKB low	8		10		14		20			
	Data damatan	LDCKA or LDCKB high	8		10		14		20	•		
Ψ.	Puise duration	UNCKA or UNCKB low	8		10		14		20		ns	
		UNCKA or UNCKB high	8		10		14		20			
		DAF or DBF high	10		10		10		10			
		Data before LDCKA or LDCKB†	4		4		5		5			
		Define AF/AE: D0–D8 before DAF or DBF↓	5		5		5		5			
t <sub>su</sub>	Setup time	Define AF/AE: DAF or DBF1 before RSTA or RSTB1	7		7		7		7		ns	
		Define AF/AE (default): DAF or DBF high before RSTA or RSTB↑	5		5		5		5			
		RSTA or RSTB inactive (high) before LDCKA or LDCKB†	5		5		5		5			
		Data after LDCKA or LDCKB†	1		1		2		2			
		Define AF/AE: D0–D8 after DAF or DBF↓	0		0		0		0			
t <sub>n</sub>	Hold time	Define AF/AE: DAF or DBF low after RSTA or RSTB†	0		0		0		0		ns	
		Define AF/AE (default): DAF or DBF high after RSTA or RSTB†	0		0		0		0			
TA	Operating free-air temper	ature	0	70	0	70	0	70	0	70	°C	



SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST	MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>OH</sub>		$V_{\rm CC} = 4.5  \text{V},$	l <sub>OH</sub> = – 8 mA	2.4			V
V	Flags	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 8 mA			0.5	v
VOL	I/O ports	$V_{\rm CC} = 4.5  \rm V,$	l <sub>OL</sub> = 16 mA			0.5	v
l <sub>l</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μΑ
l <sub>oz</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μΑ
I <sub>CC</sub> ‡		$V_{I} = V_{CC} - 0.2 V \text{ or } 0$			10	400	μA
A1	DIR, OE	Vec = 5.5 V. One input at 3.4 V	Other inputs at V or GND			2	m۸
	Other inputs	$V_{CC} = 0.5 \text{ V}, \text{ One input at 5.4 V},$				1	
Ci		V <sub>1</sub> = 0,	f = 1 MHz		4		рF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		рF

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . <sup>‡</sup> I<sub>CC</sub> tested with outputs open.

 $^{
m S}$  This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PADAMETER	FROM	то	'A	CT2236-2	20	'ACT22	236-30	'ACT2236-40		'ACT2236-60		
PARAMETER	(ΙΝΡυτ)	(Ουτρυτ)	MIN	<b>TYP</b> <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
4	LDCK		50			33		25		16.7		Mille
Tmax	UNCK		50			33		25		16.7		MHZ
tpd	LDCK1, LDCKB1	B or A	8		23	8	23	8	25	8	27	ns
tpd	UNCKA†, UNCKB†	B or A	10	17	25	10	25	10	35	10	45	ns
t₽LH	LDCK†, LDCKB†	ЕМРТҮА, ЕМРТҮВ	4		15	4	15	4	17	4	19	ns
t₽HL	UNCKA†, UNCKB†	EMPTYA, EMPTYB	2		17	2	17	2	<sup>`</sup> 19	2	21	ns
₽н∟	RSTAL, RSTBL	ЕМРТҮА, ЕМРТҮВ	2		18	2	18	2	20	2	22	ns
t <sub>PHL</sub>	LDCK†, LDCKB†	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
tецн	UNCKA†, UNCKB†	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
tрін	RSTAL, RSTBL	FULLA, FULLB	2		15	2	15	2	17	2	19	ns
telH	RSTAL, RSTBL	AF/AEA, AF/AEB	2		15	2	15	2	17	2	19	ns
tern	LDCK†, LDCKB†	HFA, HFB	2		15	2	15	2	17	2	19	ns
t₽HL	UNCKA†, UNCKB†	HFA, HFB	4		19	4	19	4	21	4	23	ns
t <sub>PHL</sub>	RSTAL, RSTBL	HFA, HFB	1		15	1	15	1	17	1	19	ns
t <sub>pd</sub>	SAB or SBA <sup>¶</sup>	B or A	1		11	1	11	1	13	1	15	ns
tpd	A or B	B or A	1		11	1	11	1	13	1	15	ns
t <sub>pd</sub>	LDCK†, LDCKB†	AF/AEA, AF/AEB	2		19	2	19	2	21	2	23	ns
tpd	UNCKA†, UNCKB†	AF/AEA, AF/AEB	2		19	2	19	2	23	2	23	ns
t <sub>en</sub>	DIR, OE	A or B	2		12	2	12	2	14	2	16	ns
t <sub>dis</sub>	DIR, ÕE	A or B	1		10	1	10	1	12	1	14	ns

<sup>1</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}C$

PARAMETER				TEST CONDITIONS		
6	Power dissinction consultance per 1 Khite	Outputs enabled	C 50 mE		71	
Cpd	Power dissipation capacitance per 1 Kbits	Outputs disabled	$C_{L} = 50 \text{ pr},$		57	рг

### PARAMETER MEASUREMENT INFORMATION







#### LOAD CIRCUIT

#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	AETER	RL	CLt	S1	S2
•	<sup>t</sup> PZH	500.0	50 pE	Open	Closed
4en	t₽Z_	500 2	50 pr	Closed	Open
•	t <sub>PHZ</sub>	500.0	50 pE	Open	Closed
<sup>1</sup> dis	t <sub>PLZ</sub>	500 2	50 pr	Closed	Open
t <sub>od</sub> or t <sub>t</sub>		-	50 pF	Open	Open

<sup>†</sup> Includes probe and test fixture capacitance.

Figure 2. 3-State Outputs (A0-A8, B0-B8)



SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990







Figure 4



SCAS149-D3489, APRIL 1990-REVISED DECEMBER 1990

#### calculating power dissipation

With I<sub>CCF</sub> taken from Figure 4, the maximum power dissipation based on all data outputs changing states on each read may be calculated using:

 $P_{t} = V_{CC} \times [I_{CCF} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

 $P_{t} = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^{2} \times fi) + \Sigma (C_{L} \times V_{CC}^{2} \times fo)$ 

I<sub>CC</sub> = power-down I<sub>CC</sub> maximum

N = number of inputs driven by a TTL device

 $\Delta I_{CC}$  = increase in supply current

dc = duty cycle of inputs at a TTL high level of 3.4 V

C<sub>pd</sub> = power dissipation capacitance

C<sub>L</sub> = output capacitive load

f<sub>i</sub> = data input frequency

 $f_o = data output frequency$ 



### SN74ALS2238 32 X 9 X 2 ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY D3501, APRIL 1990

•	Independent Asyc	hronous	Inputs	and
	Outputs			

- Bidirectional
- 32 Words by 9 Bits Each
- Programmable Depth
- Data Rates from 0 to 40 MHz
- Fall-Through Time . . . 22 ns Typ
- 3-State Outputs

#### description

This 576-bit memory uses Advanced Low-Power Schottky IMPACT-X<sup>™</sup> technology and features high speed and fast fall-through times. It consists of two FIFOs organized as 32 words by 9 bits each.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

The SN74ALS2238 consists of bus transceiver circuits, two 32 × 9 FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enables GAB and GBA are provided to control the transceiver functions. The SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low level selects real-time data and a high Eight fundamental selects stored data. bus-management functions can be performed as shown on the operating modes page.

Data on the A or B data bus, or both, is written into the FIFOs on a low-to-high transition at the load clock input (LDCKA or LDCKB) and is read out on a low-to-high transition at the unload clock input (UNCKA or UNCKB). The memory is full when the number of words clocked in exceeds, by the defined depth, the number of words clocked out.

When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

I	N PACK (TOP V	(AGE IEW)	
RSTA [ DAF [ A0 [ A1 [ GND [ A3 [ A4 [ A5 [ GND [ Vcc [ A7 [ LDCKA [ UNCKB [ UNCKB [ GAB ] GAB ]	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 24 23 22 24	RSTB DBF B0 B1 B2 GND B3 B4 B5 B6 GND Vcc B7 B8 LDCKB FULLB UNCKA EMPTYA SBA GBA



IMPACT-X is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per file terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### description (continued)

Status of the FIFO memories is monitored by the FULLA, FULLB, EMPTYA, and EMPTYB output flags. The FULLA and FULLB are definable full flags. A high-to-low transition on DAF stores the binary value of A0 through A4 into a register for use as the value of X. A high-to-low transition on DBF stores the binary value of B0 through B4 into a register for use as the value of Y. In this way, the depth of either FIFO can be defined to be one to thirty-two words deep. The value of X and Y must be defined after power up or the stored value of X and Y will be ambiguous. The FULLA and FULLB outputs are low when their corresponding memories are full and high when the memories are not full.

The EMPTYA and EMPTYB outputs are low when their corresponding memories are empty and high when they are not empty. The status flag outputs are always active.

A low-level pulse on the RSTA or RSTB inputs resets the control pointers on FIFO A or FIFO B and also sets EMPTYA low and FULLA high or EMPTYB low and FULLB high. The outputs are not reset to any specific logic levels. With DAF at a low level, a low-level pulse on RSTA sets FIFO A to a depth of 32 minus X, where X is the value stored above. With DAF at a high level, a low level pulse on RSTA sets FIFO A to a depth of 32 words. The depth of FIFO B is set in a similar manner. The first low-to-high transition on LDCKA or LDCKB, either after a reset pulse or from an empty condition, will cause EMPTYA or EMPTYB to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984. Pin numbers shown are for the N package.





operating modes







32 X 9 X 2 ASYNCHRONOUS BIDIREC FIRST-IN, FIRST-OUT M

SN74ALS2238

TIONA

<sup>†</sup> Operation of FIFO B is the same as shown above.
<sup>‡</sup> X includes A0 through A4 only. A5 through A8 are ignored.

POST OFFICE BOX 655303 \* DALLAS, TEXAS 75265 TEXAS V INSTRUMENTS ¢.

ĩ

#### SELECT-MODE CONTROL TABLE

CON	TROL	OPERATION		
SAB	SBA	A BUS	B BUS	
L	L	Real-time B to A bus	Real-time A to B bus	
L	н	FIFO B to A bus	Real-time A to B bus	
н	L	Real-time B to A bus	FIFO A to B bus	
н	н	FIFO B to A bus	FIFO A to B bus	

#### OUTPUT-ENABLE CONTROL TABLE

CONTROL		OPERATION		
GAB	GBA	A BUS	B BUS	
н	Н	A bus enabled	B bus enabled	
L	н	A bus enabled Isolation/input to		
н	L	Isolation/input to A bus	B bus enabled	
L	L	Isolation/input to A bus	Isolation/input to B bus	

### programming procedure for depth of FIFO A<sup>†</sup>

Program:

- Step 1. With RSTA at a high level, take DAF from a high level to a low level. The high-to-low transition on DAF stores the binary value of A0-A4 for use as the value of 'X' in defining the depth of FIFO A.
- Step 2. With DAF held low, pulse the RSTA signal low. On the low-to-high transition of RSTA, FIFO A is set to a depth of 32 minus 'X', where X is the value of A0-A4 stored above.
- Step 3. To redefine the depth of FIFO A to 32 words, hold DAF at a high level and pulse the RSTA signal low.

<sup>†</sup> The programming procedures used to define the depth of FIFO B are the same as the procedure above.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	0.5 V to 7 V
Input voltage: Control inputs	
I/O ports	5.5 V
Voltage applied to a diabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C
Maximum junction temperature	150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



			MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V	
V <sub>IH</sub>	High-level input voltage	High-level input voltage				V	
VIL	Low-level input voltage	· · · · · · · · · · · · · · · · · · ·			0.8	V	
	I Role lossed as deside as an and	A or B ports			-15		
	High-level output current	Status flags			-0.4	mA	
	1 11	A or B ports			24		
IOL	Low-level output current	Status flags			8	mA	
4	Clask fragmanau	LDCKA or LDCKB	0		40		
<sup>1</sup> clock	Clock frequency	UNCKA or UNCKB	0		40	MI	
ŧw		RSTA or RSTB low	17				
	Pul <del>so</del> duration	LDCKA or LDCKB low	12.5			ns	
		LDCKA or LDCKB high	10				
		UNCKA or UNCKB low	12.5				
		UNCKA or UNCKB high	10				
		DAF or DBF high	10				
		Data before LDCKA or LDCKB†	7				
		Define depth: D4-D0 before DAF or DBF↓	6				
t <sub>su</sub>	Setup time	Define depth: DAF or DBF1 before RSTA or RSTB†	45			ns	
		Define depth (32): DAF or DBF high before RSTA or RSTB	32				
		LDCKA or LDCKB (inactive) before RSTA or RSTB	5				
		Data after LDCKA or LDCKB†	3				
		Define depth: D4-D0 after DAF or DBF	4				
t <sub>n</sub>	Hold time	Define depth: DAF or DBF low after RSTA or RSTB	0			ns	
		Define depth (32): DAF or DBF high after RSTA or RSTB t	0				
		LDCKA or LDCKB (inactive) after RSTA or RSTB†	5		· · · · · ·		
TA	Operating free-air temperation	ture	0		70	°C	

### recommended operating conditions (see Note 1)

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCKA or LDCKB and UNCKA or UNCKB clock inputs. Any excessive noise or glitching on the clock inputs (which violates the VIL, VIH, or minimum pulse duration limits) can cause a false clock or improper operation of the internal read and write pointers.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	· · · · · · · · · · · · · · · · · · ·	V <sub>CC</sub> = 4.5 V,	lı =18 mA			-1.2	V	
	Status flags	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	l <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2				
.,		V <sub>CC</sub> = 4.5 V,	l <sub>OH</sub> = 2 mA	V <sub>CC</sub> -2			v	
⊻он	A or B ports	V <sub>CC</sub> = 4.5 V,	l <sub>OH</sub> = - 3 mA	2.4	3.2		v	
		V <sub>CC</sub> = 4.5 V,	l <sub>OH</sub> = -15 mA	2				
	A or B north	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 12 mA		0.25	0.4		
V	A or B ports	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA		0.35	0.5		
VOL	Status flags	V <sub>CC</sub> = 4.5 V,	l <sub>OL</sub> = 4 mA		0.25	0.4	v	
		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA		0.35	0.5		
lı	DAF, DBF, RSTA, RSTB, GAB, GBA, SAB, SBA, LDCKA, LDCKB, UNCKA, UNCKB	V <sub>CC</sub> = 5.5 V,	V <sub>i</sub> = 7 V			0.1	mA	
	A or B ports	1				0.2	!	
DAF, DBF, RSTA, RSTB, GAB, GBA, SAB, I <sub>IH</sub> SBA, LDCKA, LDCKB, UNCKA, UNCKB		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ	
	A or B ports <sup>‡</sup>	1		4			1	
ւ կլ	DAF, DBF, RSTA, RSTB, GAB, GBA, SAB, SBA, LCKA, LDCKB, UNCKA, UNCKB	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2	mA	
	A or B ports <sup>‡</sup>					-0.4		
1.5	A or B ports <sup>‡</sup>	V EEV	V 0.05 V	-20		-130		
'O'	Status flags	vcc = 5.5 v,	v0 = 2.25 v	-15		-100		
lcc		V <sub>CC</sub> = 5.5 V			190	350	mA	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the offstate output current.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.



switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	Vc CL TO R1 (OUTPUT) R2 TA		$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = MIN \text{ to MAX}$		
			MIN	TYP	MAX	
fmax	LDCK, UNCK		40			MHz
• .	LDCKA†, LDCKB†	B/A 7		22	33	' ne
фа	UNCKA†, UNCKB†		7	20	29	113 .
<sup>t</sup> ₽LH	LDCKA†, LDCKB†		5	12	22	ne
t <sub>PHL</sub>	UNCKA†, UNCKB†		5	12	22	115
t <sub>PHL</sub>	RSTA, RSTB,	EMPTYA, EMPTYB	5	12	22	ns
t <sub>PHL</sub>	LDCKA†, LDCKB†	FULLA, FULLB	5	12	22	ns
	UNCKA†, UNCKB†		5	12	23	
ΨLH	RSTAL, RSTBL		6	15	28	115
	SAB/SBA‡		2	11	18	
Чрd	A/B	B/A 2 8		15	ns	
ten	GBA/GAB	A/B	2	6	15	ns
tdis	GBA/GAB	A/B	1	5	12	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the LSI Logic Data Book, 1986.



.

5--50



١

6--2

# SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

SCBS126-JUNE 1992

- Free-Running CLKA and CLKB May Be Asynchronous or Coincident
- Two Independent 64 × 36 Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Dynamic Port B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte)
- Selection of Big- or Little-Endlan Format for Word and Byte Bus Sizes
- Three Modes of Byte Order Swapping on Port B
- Almost Full and Almost Empty Flags
- Microprocessor Interface Control Logic

- EFA, FFA, AEA, and AFA Flags Synchronized by CLKA
- EFB, FFB, AEB, and AFB Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each
   Port
- Low-Power Advanced BICMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Available in 132-Pin Quad Flatpack (PQ) or Space-Saving 120-Pin Shrink Quad Flatpack (PCB)

#### description

The SN74ABT7815 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns. Two independent 64 × 36 dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B may be input and output in 36-bit, 18-bit, and 9-bit formats with a choice of big- or little-endian configurations. Three modes of byte order swapping are possible with any bus size selection. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port.

The SN74ABT7815 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.

The full flag and almost full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to chance or discontinue these products without notice.



Copyright © 1992, Texas Instruments Incorporated

### SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCB5126-JUNE 1992



PCB PACKAGE (TOP VIEW)



# SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

SCBS126-JUNE 1992

#### functional block diagram



# SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCBS126-JUNE 1992

**Terminal Functions** 

PIN NAME	I/O	DESCRIPTION			
A0-A35	1/0	Port A data. 36-bit bidirectional data port for side A.			
AEA	0	FIFO2 almost empty flag. AEA is synchronous to CLKA and is low when the number of 36-bit long words in FIFO2 is less than or equal to the selected offset value.			
<b>AEB</b>	0	IFO1 almost empty flag. AEB is synchronous to CLKB and is low when the number of 36-bit long words in FIFO1 is less an or equal to the selected offset value.			
ĀFĀ	0	FO1 almost full flag. AFA is synchronous to CLKA and is low when the number of 36-bit empty locations in FIFO1 is ss than or equal to the selected offset value.			
AFB	0	FIFO2 almost full flag. AFB is synchronous to CLKB and is low when the number of 36-bit empty locations in FIFO2 is less than or equal to the selected offset value.			
B0-B35	I/O	Port B data. 36-bit bidirectional data port for side B.			
BE	1	Big-endian select. Selects the bytes on port B for use with byte or word data transfers. A low on BE selects the most significant bytes of B0–B35 for use, and a high selects the least significant bytes.			
CLKA	I	Port A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and may be asynchronous or coincident to CLKB. EFA, FFA, AFA, and AEA are all synchronous to the low-to-high transition of CLKA.			
CLKB	1	Port B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and may be asynchronous or coincident to CLKA. Port B byte swapping and data port sizing operations are also synchronous to the low-to-high transition of CLKB. EFB, FFB, AFB, and AEB are synchronous to the low-to-high transition of CLKB.			
CSA	1	Port A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0–A35 outputs are in the high-impedance state when CSA is high.			
CSB	Ι	Port B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0—B35 outputs are in the high-impedance state when CSB is high.			
EFA	0	FIFO2 empty flag. EFA is synchronized to the low-to-high transition of CLKA. When EFA is low, FIFO2 is empty, and reads are disabled. EFA is forced low when FIFO2 is reset and goes high on the second low-to-high transition of CLKA after data is loaded to empty memory.			
EFB	0	FIFO1 empty flag. EFB is synchronized to the low-to-high transition of CLKB. When EFB is low, FIFO1 is empty, and reads are disabled. EFB is forced low when FIFO1 is reset and goes high on the second low-to-high transition of CLKB after data is loaded to empty memory.			
ENA	1	Port A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A.			
ENB	1	Port B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B.			
FFA	0	FIFO1 full flag. FFA is synchronized to the low-to-high transition of CLKA. When FFA is low, FIFO1 is full, and writes to its array are disabled. FFA goes low when FIFO1 is reset and goes high on the second low-to-high transition of CLKA after reset.			
FFB	ο	FIFO2 full flag. FFB is synchronized to the low-to-high transition of CLKB. When FFB is low, FIFO2 is full, and writes to its array are disabled. FFB goes low when FIFO2 is reset and goes high on the second low-to-high transition of CLKB after reset.			
FS0, FS1	I	Flag offset selects. The low-to-high transition of RESET latches the value of the FS0 and FS1, which selects one of four preset values for the almost empty and almost full offsets.			
MBA	Ι	Port A mailbox select. A high level chooses a mailbox register for a port A read or write operation. When the A0–A35 outputs are active, a high level on MBA selects data from the mail2 register for output, and a low level selects FIFO2 data for output.			
MBF1	ο	Mail1 register flag. MBF1 is set low by the low-to-high transition of CLKA that writes data to the mail1 register. MBF1 is set back high by a low-to-high transition of CLKB when a port B read is selected and both SIZ1 and SIZ0 are high. MBF1 is set high when FIF01 is reset.			
MBF2	0	Mail2 register flag. MBF2 is set low by the low-to-high transition of CLKB that writes data to the mail2 register. MBF2 is set back high by a low-to-high transition of CLKA when a port A read is selected and MBA is high. MBF2 is set high when FIFO2 is reset.			
ODD/ EVEN	1	Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for read operations.			

# 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

SCBS126-JUNE 1992

### Terminal Functions (continued)

PIN NAME	I/O	DESCRIPTION			
PEFA	ο	Port A parity error flag. When any byte on A0–A35 fails parity, PEFA is forced low. Bytes are organized as A0–A8, A9–A17, A18–A26, and A27–A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the level on the ODD/EVEN select input.			
PEFB	FB O Port B parity error flag. When any valid byte on B0–B35 fails parity, PEFB is forced low. Bytes are organized as B0–E B9–B17, B18–B26, and B27–B35, with the most significant bit of each byte serving as the parity bit. A byte is valid wh it is used in the bus size selection for port B. The type of parity checked is determined by the level on the ODD/EVEN selection input.				
PGA	Ι	Port A parity generation. A high on PGA selects parity to be generated for data read from port A. The level on the ODD/EVEN parity select input determines the type of parity generated.			
PGB	1	Port B parity generation. A high on PGB selects parity to be generated for data read from port B. The level on the ODD/EVEN parity select input determines the type of parity generated.			
RESET	ł	Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RESET is low. This sets the AFA and AFB flags high and the EFA, EFB, AEA, AEB, FFA, and FFB flags low. The low-to-high transition of RESET latches the status of FS1 and FS0 for almost full and almost empty offset selection.			
SIZO, SIZ1	I	Port B bus size selects. A low-to-high transition of CLKB latches the value of SIZ0, SIZ1, and BE for a bus size select, and the following low-to-high transition of CLKB implements the latched value as a port B bus size. Port B bus sizes may be selected from long word, word, and byte. A high on both SIZ1 and SIZ0 directs a write or read on port B to a mailbox register.			
SW0, SW1	Port B byte swap selects. At the beginning of each long word transfer, one of four modes of byte order swapping is se           W0, SW1         I           by SW0 and SW1. The four modes of byte order swapping are no swap, byte swap, word swap, and byte-word swap order swapping is possible with any bus size selection.				
W/RA	W/RA I Port A write/read select. A high selects a write operation and a low selects a read operation on port A for a low-to transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is high.				
W/RB	Ι	Port B write/read select. A high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RB is high.			

# **FIFO** function

The state of the A0-A35 outputs is controlled by CSA and W/RA. When both CSA and W/RA are low, the outputs are active. The outputs are in the high-impedance state when either CSA or W/RA is high. Data is written to FIFO1 from port A on the low-to-high transition of CLKA when CSA is low, W/RA is high, MBA is low, ENA is high, and the FFA flag is high. Data is read from FIFO2 to the A0-A35 outputs on the low-to-high transition of CLKA when CSA is low, W/RA is low, MBA is low, ENA is high, and the EFA flag is high.

The state of the B0–B35 outputs is controlled by CSB and W/RB. When both CSB and W/RB are low, the outputs are active. The outputs are in the high-impedance state when either CSB or W/RB is high. Data is written to FIFO2 from port B on the low-to-high transition of CLKB when CSB is low, W/RB is high, ENB is high, the FFB flag is high, and either SIZ0 or SIZ1 is low. Data is read from FIFO1 to the port B outputs on the low-to-high transition of CLKB when CSB is low, W/RB is low, ENB is high, the EFB flag is high, and either SIZ0 or SIZ1 is low.

The setup and hold time constraints to the port clocks for the chip selects (CSA, CSB) and write/read selects (W/RA, W/RB) are for enabling write and read operations and are not related to high-impedance control of the data outputs. If the master enable signal for a port (ENA or ENB) is set low during a clock cycle, the chip select and write/read select may switch at any time during the cycle to change the state of the data outputs.

Each FIFO flag is two-stage synchronized to a port clock for use as a reliable synchronous control signal. CLKA synchronizes the status of the empty flag (EFA) and almost empty flag (AEA) of FIFO2 and the full flag (FFA) and almost full flag (AFA) of FIFO1. CLKB synchronizes the status of the empty flag (EFB) and almost empty flag (AEB) of FIFO1 and the full flag (FFB) and almost full flag (AFB) of FIFO2.



### SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCB5126-JUNE 1992

### **FIFO function (continued)**

When the full flag (FFA, FFB) of a port is low, the FIFO receiving input from the port is full, and writes are disabled to its array. When the empty flag (EFA, EFB) of a port is low, the FIFO that outputs data to the port is empty, and reads from its memory are disabled.

### mailbox registers

A 36-bit data word may be exchanged between ports and circumvent the normal FIFO path. The mailbox select input (MBA) chooses between a mail register and a FIFO for a port A data transfer operation. Port B accesses a mail register when the bus size select inputs (SIZ0, SIZ1) are both high. A0–A35 data is written to the mail1 register on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, and MBA is high. B0–B35 data is written to the mail2 register on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, and MBA is high. B0–B35 data is written to the mail2 register on a low-to-high transition of CLKB when CSB is low, W/RB is high, ENB is high, and both SIZ0 and SIZ1 are high.

When data is written to a mail register, its mailbox flag (MBFT, MBF2) is set low. The MBFT flag is set high on a low-to-high transition of CLKB when a read is selected for port B and both SIZ0 and SIZ1 are high. The MBF2 flag is set high on a low-to-high transition of CLKA when a read is selected for port A and the MBA input is high. The data in a mailbox register remains intact after it is read and changes only when new data is written to the register. When the B0–B35 outputs are active, mail1 data is output if both SIZ0 and SIZ1 are high, and FIFO1 data is output if either bus size input is low. The level on MBA selects between FIFO2 and mail2 data for output on A0–A35.

#### reset

The SN74ABT7815 is reset by taking the reset input (RESET) low for at least four CLKA and four CLKB low-to-high transitions. This resets the internal read and write pointers of each FIFO to their initial locations and forces AFA and AFB flags high and EFA, EFB, FFA, FFB, AEA, and AEB flags low. The reset input may by asynchronous with respect to either clock. Resetting the device also forces the mailbox flags (MBF1, MBF2) high. Data outputs of the FIFO and mailbox register are not reset to any specific logic level. The device must be reset upon power up.

# almost full and almost empty flags

Four preset values are available for the offsets of the almost full and almost empty flags of the SN74ABT7815. The flag select inputs (FS0, FS1) are sampled by the low-to-high transition of the reset input (RESET), and the offsets for AFA, AEA, AFB, and AEB are set according to the flag programming table.

An almost empty flag is low when the number of 36-bit words stored in its FIFO is less than or equal to the flag's offset value. An almost full flag is low when the number of empty locations left in its FIFO is less than or equal to the flag's offset value. Data in the output register of a FIFO has been read from memory, and its previous location is free.

FS1	FS0	RESET	AF AND AE OFFSET
н	н	1	16
н	L	1 1	12
L	н	1	8
L	L	l †	4

#### FLAG PROGRAMMING TABLE



## dynamic bus sizing

Port B may be configured in a 36-bit long-word, 18-bit-word, or 9-bit-byte bus size with a choice of big- or little-endian formats to read data from FIFO1 or input data to FIFO2. The bus size can be changed synchronous to CLKB to accommodate peripherals of various bus sizes.

A bus size is selected on the low-to-high transition of CLKB by the levels on the bus size inputs (SIZ0, SIZ1) and the big-endian input (BE) according to Figure 1. The bus size is implemented on port B by the following low-to-high transition of CLKB. When reading data from FIFO1 and a bus size of word or byte length is implemented for port B, the unused outputs of B0–B35 remain active but static, holding the last data value to decrease power consumption.

The port B almost empty flag (AEB) and almost full flag (AFB) always measure the number of 36-bit memory locations in the FIFOs regardless of the bus size. The port B empty flag (EFB) and full flag (FFB) are based on the bus size selection.



### SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCB5128-JUNE 1992



Figure 1. Dynamic Bus Sizing


## SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCB5126-JUNE 1992

BE	SIZ1	SIZO
н	н	L



Figure 1. Dynamic Bus Sizing (continued)

# byte swapping

The byte order of port B can be changed synchronous to CLKB for FIFO data passing through port B. Four modes of byte order swapping (including no swap) can be done with any data port size selection. The order of the bytes can be rearranged, but the bit order within the bytes remains constant.

When reading data from FIFO1 to port B, the byte arrangement is chosen by the swap inputs (SW0, SW1) on a low-to-high transition of CLKB that reads a new long word from FIFO1. Data is unloaded to the data outputs according to Figure 2.

When writing data from port B to FIFO2, the byte arrangement is chosen by the swap inputs (SW0, SW1) on a low-to-high transition of CLKB that writes a new long word to FIFO2. Data is loaded to memory according to Figure 2. The status of the SW0 and SW1 inputs has no effect when a port B read or write operation accesses a bypass register.



# SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCB5126-JUNE 1992



Figure 2. Byte Swapping (Long Word Size Example)



# parity checking and parity generation

The parity error flag for port A (PEFA) is low if any byte on A0–A35 fails a parity check. The bytes are arranged as A0–A8, A9–A17, A18–A26, and A27–A35, with the most significant bit of each byte used as the parity bit. The bytes on port B are also arranged as B0–B8, B9–B17, B18–B26, and B27–B35 with the most signicant bit of each byte used for parity. Only the port B bytes selected by the bus sizing inputs (BE, SIZ1, SIZ0) are checked for parity, with a parity failure of any of the selected bytes forcing a low on the port B parity error flag (PEFB). The odd/even select input (ODD/EVEN) chooses the type of parity checked on both port A and port B.

Parity can be generated for data read from a port by asserting the port's parity generation input (PGA, PGB) for the low-to-high transition of the clock that reads the data to the output. When parity generation is selected for a port read, parity is generated for each byte based on the ODD/EVEN input selection and stored in the most significant bit of the byte. Parity can be generated for reads from FIFO memory and reads from the mailbox register.

#### recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-4	mA
I <sub>OL</sub>	Low-level output current		8	mA
TA	Operating free-air temperature	0	70	°C



# SN74ABT7815 64 X 36 X 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCBS126-JUNE 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 30 \text{ pF}$  (unless otherwise noted)

DADAMETER	FROM	то	'ACT7	315-15	'ACT7815-20		'ACT7815-25		'ACT7815-40		UNIT
PARAMETER	(INPUT)	(Ουτρυτ)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	CLKA or CLKB		67		50		40		25		MHz
	CLKA†	A0-A35		10		12		14		16	
•	CLKB	B0-B35		10		12		14		16	
tpd	CLKA	EFA, FFA, AEA, AFA		10		12		14		16	
	CLKB†	EFB, FFB, AEB, AFB		10		12		14		16	ns
tod	MBA	A0-A35		11		12		14		16	
Чрd	SIZ1, SIZ0 <sup>†</sup>	B0-B35		11		12		14		16	
• ±	MBA	A8, A17, A26, A35		14		15		17		19	ns
'pd*	SIZ1, SIZ0	B8, B17, B26, B35		14		15		17		19	
t₽HL	CLKA			10		12		14		16	ns
t₽LH	CLKB†	MDFI		9		11		13		15	
t₽HL	CLKB	VIDEO		10		12		14		16	
<sup>t</sup> ₽LH	CLKA†	MIDF2		9		11		13		15	5
•	A0-A35	PEFA		13		14		16		18	
Чрd	B0-B35	PEFB		13		14		16		18	115
•		PEFA		12		13		15		17	
ърд	ODD/EVEN	PEFB		12		13		15		17	115
t <sub>PHL</sub>	RESET	AEA, AEB									ns
	DECET	AFA, AFB									
PLH	RESET	MBF1, MBF2									ns
•	CSA, W/RA	A0-A35									ne
-en	CSB, W/RB	B0-B35									119
•	CSA, W/RA	A0-A35									ne
'dis	CSB, W/RB	B0-B35									ns

<sup>†</sup> Selecting between FIFO1 and mail1 output with SIZ1 and SIZ0

<sup>‡</sup> Parity generation is selected when reading a bypass register.



**PRODUCT PREVIEW** 

6-14

SCBS129-JULY 1992

- Free-Running CLKA and CLKB May Be Asynchronous or Coincident
- Two Independent 64 × 36 Clocked FIFOs Buffering Data in Opposite Directions
- Almost Full/Almost Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, AEA and AFA Synchronized to CLKA
- IRB, ORB, AEB and AFB Synchronized to CLKB

- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BICMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Available in 132-pin Quad Flat Package (PQ) or Space-Saving 120-pin Shrink Quad Flat Package (PCB)

#### description

The SN74ABT7816 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns. Two independent 64 x 36 dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if it is not desired. Parity generation can be selected for the data read from each port.

The SN74ABT7816 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input ready flag and almost full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output ready flag and almost empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments resorves the right to change or discontinue these products without notice.



Copyright © 1992, Texas Instruments Incorporated

SCBS129-JULY 1992



NC-No internal connection



# 54 X 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

SCBS128-JULY 1992

- Member of the Texas Instruments Widebus+™ Family
- Free-Running CLKA and CLKB May Be Asynchronous or Coincident
- 64 × 36 Clocked FIFO Buffering Data From Port A to Port B
- Mailbox Register in Each Direction
- Dynamic Port B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte)
- Selection of Big- or Little-Endlan Format for Word and Byte Bus Sizes
- Three Modes of Byte Order Swapping on Port B

- Almost Full and Almost Empty Flags
- Microprocessor Interface Control Logic
- FF and AF Flags Synchronized by CLKA
- EF and AE Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each
  Port
- Low-Power Advanced BICMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Available in 132-Pin Quad Flat Package (PQ) or Space-Saving 120-Pin Shrink Quad Flat Package (PCB)

# description

The SN74ABT7817 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns. The 64 × 36 dual-port SRAM FIFO buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B may be output in 36-bit, 18-bit, and 9-bit formats with a choice of big- or little-endian configurations. Three modes of byte order swapping are possible with any bus size selection. Communication between each port may take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port.

The SN74ABT7817 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The full flag (FF) and almost full flag (AF) of the FIFO are two-stage synchronized to CLKA. The empty flag (EF) and almost empty flag (AE) of the FIFO are two-stage synchronized to CLKB.

Widebus+ is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



Copyright © 1992, Texas Instruments Incorporated

# SN74ABT7817 64 X 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCB5128-JULY 1992



PCB PACKAGE

NC-No internal connection



# SN74ABT7818 64 X 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS127-JULY 1992

- Free-Running CLKA and CLKB May Be Asynchronous or Coincident
- 64 × 36 Clocked FIFO Buffering Data From Port A to Port B
- Almost Full and Almost Empty Flags
- Microprocessor Interface Control
- IR and AF Flags Synchronized to CLKA
- OR and AE Flags Synchronized to CLKB

- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BICMOS Technology
- **P** Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Available in 132-Pin Quad Flat Package (PQ) or Space-Saving 120-Pin Shrink Quad Flat Package (PCB)

## description

ALC: NO DE LA COMPACIÓN DE LA C

The SN74ABT7818 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns. The 64 x 36 dual-port SRAM FIFO buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions and two flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port may take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if it is not desired. Parity generation can be selected for the data read from each port.

The SN74ABT7818 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input ready flag (IR) and almost full flag (AF) of the FIFO are two-stage synchronized to CLKA. The output ready flag (OR) and almost empty flag (AE) of the FIFO are two-stage synchronized to CLKB.

PRODUCT PREVIEW Information concerns products in the formative or dealon phase of development. Characteristic data and other specifications are design possis. Focas historiuments reserves the right to change or discontinue these products without notice.



Copyright © 1992, Texas Instruments Incorporated

# SN74ABT7818 64 X 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS127-JULY 1992



PCB PACKAGE

NC-No internal connection



DW PACKAGE

(TOP VIEW)

1HF

1AF/AE

1WRTCLK[]3

1WRTEN II4

1IR [] 5

1D**1**6

2Q 🛛 9

20R 110

2RDEN [] 11

2RDCLK 12

GND 7

1RESET 18

24 1 1RDCLK

230 1RDEN

20 2RESET

16 2WRTEN

14 2AF/AE

1302HF

15 2WRTCLK

22 10R

21 1 1Q

19 Vcc

18 2D

1702IR

- Dual Independent FIFOs Organized As:
  - 64 Words by 1 Bit Each SN74ACT2226 – 256 Words by 1 Bit Each – SN74ACT2228
- Free-Running Read and Write Clocks May Be Asynchronous or Coincident on Each FIFO
- Input Ready Flags Synchronized to Write Clocks
- Output Ready Flags Synchronized to Read Clocks
- Half-Full and Almost Full/Almost Empty Flags
- Support
- Charact Industri to 85°C)
- Access Times of 20 ns
- Low-Power Advanced CMOS Technology
- Available in 24-Pin SOIC (DW) Package

# description

The SN74ACT2226 and SN74ACT2228 are dual FIFOs suited for a wide range of serial data buffering applications including elastic stores for frequencies up to T2 telecommunication rates. Each FIFO on the chip is arranged as 64 × 1 (SN74ACT2226) or 256 × 1 (SN74ACT2228) and has control signals and status flags for independent operation. Output flags per FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half-full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write enable (1WRTEN or 2WRTEN) input and input ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read clock (1RDCLK or 2RDCLK) input when the read enable (1RDEN or 2RDEN) input and output ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO may be asynchronous to one another.

t Clock Frequencies Up To 15 MHz
erized for Operation Over the
al Temperature Range (–40°C



logic symbols<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





# SN74ACT2226 functional block diagram (each FIFO)

# SN74ACT2228 functional block diagram (each FIFO)





JUNE 1992

# **Terminal Functions**

PIN			
NAME	NO.	1/0	DESCRIPTION
1AF/AE 2AF/AE	2 14	0	Almost full/almost empty flag. AF/AE is high when the memory is eight locations or less from a full or empty state. AF/AE is set high after reset.
1D, 2D	6, 18		Data input
GND	7		Ground
1HF 2HF	1 15	. <b>O</b>	Half-full flag. HF is high when the number of bits stored in memory is greater than or equal to half the FIFO depth. HF is set low after reset.
11R 21R	5 17	0	Input ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is set low during reset and is set high on the second low-to-high transition of WRTCLK after reset.
1OR 2OR	22 10	ο	Output ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on the data output when OR is high. OR is set low during reset and set high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.
1Q 2Q	21 9	0	Data outputs. After the first valid write to empty memory, the first bit is output on the third rising edge of RDCLK. OR for the FIFO is also asserted high at this time to indicate ready data.
1RDCLK 2RDCLK	24 12	I	Read clock. RDCLK is a continuous clock and may be independent of any other clock on the device. A low-to-high transition of RDCLK reads data from memory when the FIFO's RDEN and OR are high. OR is synchronous with the low-to-high transition of RDCLK.
1 RDEN 2 RDEN	23 11	I	Read enable. When the RDEN and OR of a FIFO are high, data is read from the FIFO on the low-to-high transition of RDCLK.
1RESET 2RESET	8 20	-	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high.
V <sub>cc</sub>	19		Supply voltage
1WRTCLK 2WRTCLK	3 15	1	Write clock. WRTCLK is a continuous clock and may be independent of any other clock on the device. A low-to-high transition of WRTCLK writes data to memory when WRTEN and IR are high. IR is synchronous with the low-to-high transition of WRTCLK.
1WRTEN 2WRTEN	4 16	Ι	Write enable. When WRTEN and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK.







# Figure 1. FIFO Reset





# DATA BIT NUMBER BASED ON FIFO DEPTH

DEMOE	DATA BIT					
DEVICE	BA	BB	BC			
SN74ACT2226	B33	B57	B65			
SN74ACT2228	B129	B249	B257			

Figure 2. FIFO Write







DATA BIT NUMBER B	ASED ON FIFO DEPTH
-------------------	--------------------

DEVICE	DATA BIT						
DEVICE	BA	BB	BC	BD	BE	BF	
SN74ACT2226	B33	B34	B56	B57	B64	B65	
SN74ACT2228	B129	B130	B248	B249	B256	B257	

Figure 3. FIFO Read

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage, V <sub>I</sub>	7V
Operating free-air temperature range	40°C to 85°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



recommended operating conditions

			MIN	MAX	UNIT
V <sub>cc</sub>	Supply voltage		4.5	5.5	v
VIH	High-level input voltage		2	_	V
VIL	Low-level input voltage			0.8	V
l <sub>он</sub>	High-level output current	Q outputs, flags		-8	mA
		Q outputs	T	16	1
OL	Flags			8	mA
TA	Operating free-air temperature		-40	85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = 8 mA	2.4			V
V	Flags	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA			0.5	v
VOL	Q outputs	$V_{\rm CC} = 4.5  \rm V,$	l <sub>OL</sub> = 16 mA			0.5	v
կ		V <sub>CC</sub> = 5.5 V,	VI =V <sub>CC</sub> or 0			±5	μΑ
loz		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μA
lcc		V <sub>I</sub> = V <sub>CC</sub> - 0.2 V or 0				400	μA
∆lcc <sup>‡</sup>		V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			1	mA
Ci		V <sub>I</sub> = 0,	f = 1 MHz		4		рF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		рF

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	МАХ	UNIT
f <sub>max</sub>	1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK		15			MHz
t <sub>pd</sub>	1RDCLK†, 2RDCLK†	1Q, 2Q			20	ns
t <sub>pd</sub>	1WRTCLK†, 2WRTCLK†	1IR, 2IR			20	ns
t <sub>pd</sub>	1RDCLK†, 2RDCLK†	10R, 20R			20	ns
t <sub>pd</sub>	1WRTCLK†, 2WRTCLK†	1AF/AE, 2AF/AE			20	ns
t <sub>pd</sub>	1RDCLK†, 2RDCLK†	1AF/AE, 2AF/AE			20	ns
t <sub>PLH</sub>	1WRTCLK1, 2WRTCLK1				20	
t <sub>PHL</sub>	1RDCLK†, 2RDCLK†	1117, 2117			20	115
t₽LH		1AF/AE, 2AF/AE				
t <sub>PHL</sub>	TRESET, ZRESET TOW	1HF, 2HF				115

# operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER			TEST C	TYP	UNIT	
Cpd	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 5 MHz		рF



## PARAMETER MEASUREMENT INFORMATION







6--30

- Dual Independent FIFOs Organized As:
   64 Words by 1 Bit Each SN74ACT2227
- 256 Words by 1 Bit Each SN74ACT2229
- Free-Running Read and Write Clocks May Be Asynchronous or Coincident on Each FIFO
- Input Ready Flags Synchronized to Write Clocks
- Output Ready Flags Synchronized to Read Clocks
- Half-Full and Almost Full/Almost Empty Flags
- Characterized for Operation Over the industrial Temperature Range (-40°C to 85°C)
- Support Clock Frequencies Up To 60 MHz
- Access Times of 12 ns
- 3-State Data Outputs
- Low-Power Advanced CMOS Technology
- Available in 28-Pin SOIC (DW) or SSOP (DL) Packages

## description

命にし、法院

The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial data buffering applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip is arranged as  $64 \times 1$  (SN74ACT2227) or  $256 \times 1$  (SN74ACT2229) and has control signals and status flags for independent operation. Output flags per FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half-full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write enable (1WRTEN or 2WRTEN) input and input ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read clock (1RDCLK or 2RDCLK) input when the read enable (1RDEN or 2RDEN) input and output ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO may be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the high-impedance state when its output-enable (1OE or 2OE) input is low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other apochications are design goals. Texas instrument reserves the right to change or discontinue fixes products without notice.



logic symbols<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.







# SN74ACT2227 functional block diagram (each FIFO)





**PRODUCT PREVIEW** 



**Terminal Functions** 

PIN	PIN		DECODIDITION
NAME	NO.	I/O	DESCRIPTION
1AF/AE 2AF/AE	2 16	0	Almost full/almost empty flag. AF/AE is high when the memory is eight locations or less from a full or empty state. AF/AE is set high after reset.
1D, 2D	6, 20	1	Data input
GND	7, 8		Ground
1HF 2HF	1 15	0	Half-full flag. HF is high when the number of bits stored in memory is greater than or equal to half the FIFO depth. HF is set low after reset.
1IR 2IR	5 19	ο	Input ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is set low during reset and is set high on the second low-to-high transition of WRTCLK after reset.
10E 20E	28 14	I	Output enable. The data output of a FIFO is active when OE is high and in the high-impedance state when OE is low.
10R 20R	25 11	ο	Output ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on the data output when OR is high. OR is set low during reset and set high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory.
1Q 2Q	24 10	0	Data outputs. After the first valid write to empty memory, the first bit is output on the third rising edge of RDCLK. OR for the FIFO is also asserted high at this time to indicate ready data.
1 RDCLK 2 RDCLK	27 13	I	Read clock. RDCLK is a continuous clock and may be independent of any other clock on the device. A low-to-high transition of RDCLK reads data from memory when the FIFO's RDEN and OR are high. OR is synchronous with the low-to-high transition of RDCLK.
1 RDEN 2 RDEN	26 12	I	Read enable. When the RDEN and OR of a FIFO are high, data is read from the FIFO on the low-to-high transition of RDCLK.
1 RESET 2 RESET	9 23	I	Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET Is low. This sets HF, IR, and OR low and AF/AE high.
V <sub>CC</sub>	21, 22		Supply voltage
1WRTCLK 2WRTCLK	3 17	I	Write clock. WRTCLK is a continuous clock and may be independent of any other clock on the device. A low-to-high transition of WRTCLK writes data to memory when WRTEN and IR are high. IR is synchronous with the low-to-high transition of WRTCLK.
1WRTEN 2WRTEN	4 18	I	Write enable. When WRTEN and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK.







Figure 1. FIFO Reset





DEVICE	DATA BIT			
DEVICE	BA	BB	BC	
SN74ACT2227	B33	B57	B65	
SN74ACT2229	B129	B249	B257	

Figure 2. FIFO Write





#### DATA BIT NUMBER BASED ON FIFO DEPTH

DEVICE			DAT	А ВП		
DEVICE	BA	BB	BC	BD	BE	BF
SN74ACT2227	B33	B34	B56	B57	B64	B65
SN74ACT2229	B129	B130	B248	B249	B256	B257

# Figure 3. FIFO Read

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage, V <sub>1</sub>	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	40°C to 85°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

			MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	V
V <sub>IH</sub> High-level input voltage		2		V	
VIL	Low-level input voltage		T	0.8	V
I <sub>OH</sub>	High-level output current	Q outputs, flags	T	-8	mA
		Q outputs		16	
'OL	Low-level butput current	Flags			ma
TA	Operating free-air temperature		-40	85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = − 8 mA	2.4			v –
V.	Flags	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA			0.5	v
VOL	Q outputs	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 16 mA			0.5	v
lı –		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> =V <sub>CC</sub> or 0			±5	μA
loz		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> =V <sub>CC</sub> or 0			±5	μA
Icc	-	V <sub>I</sub> = V <sub>CC</sub> - 0.2 V or 0				400	μΑ
Δlcc <sup>§</sup>		$V_{CC} = 5.5 V$ , One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci		V <sub>I</sub> = 0,	f = 1 MHz		4		рF
Co		V <sub>O</sub> = 0,	f = 1 MHz		8		рF

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
f <sub>max</sub>	1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK		60			MHz
t <sub>pd</sub>	1RDCLK†, 2RDCLK†	1Q, 2Q			12	ns
tpd	1WRTCLK†, 2WRTCLK†	1IR, 2IR			10	ns
t <sub>pd</sub>	1RDCLK†, 2RDCLK†	10R, 20R			10	ns
tpd	1WRTCLK†, 2WRTCLK†	1AF/AE, 2AF/AE			17	ns
t <sub>pd</sub>	1RDCLK†, 2RDCLK†	1AF/AE, 2AF/AE			18	nś
tern	1WRTCLK†, 2WRTCLK†				15	
t₽HL	1RDCLK†, 2RDCLK†	105,205			19	115
<sup>t</sup> ₽LH		1AF/AE, 2AF/AE				
t₽HL	TRESET, 2RESET TOW	1HF, 2HF				115
ten	105 205	10.20			14	
t <sub>dis</sub>	10E, 20E	10,20			14	115

# operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	ТҮР	UNIT
C <sub>pd</sub> Power dissipation capacitance Outputs enabled	$C_L = 50 \text{ pF},  f = 5 \text{ MHz}$		рF



## PARAMETER MEASUREMENT INFORMATION





LOAD CIRCUIT

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

PARA	METER	R1, R2	CLt	S1
•	t <sub>PZH</sub>	500.0	50 pE	Open
4en	t <sub>PZL</sub>	500 52	30 pi	Closed
•	t <sub>РНZ</sub>	500 O	50 p 5	Open
'dis	<sup>t</sup> ₽LZ	500 2	50 pP	Closed
t <sub>od</sub>		500 Q	50 pF	Open

<sup>†</sup> Includes probe and test fixture capacitance.

# Figure 4. Load Circuit and Voltage Waveforms



6-40

• Free-Running CLKA and CLKB May Be Asynchronous or Coincident

· · · · ·

- Two Independent 512 × 32 Clocked FIFOs Buffering Data in Opposite Directions
- Read Retransmit Capability From FIFO on Port B
- Mailbox Bypass Register for Each FIFO
- Programmable Almost Full and Almost Empty Flags
- Microprocessor Interface Control Logic

- IRA, ORA, AEA, and AFA Flags Synchronized by CLKA
- IRB, ORB, <u>AEB</u>, and <u>AFB</u> Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology

JUNE 1992

PRODUCT PREVIEW

- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 12 ns
- Available in 132-Pin Quad Flatpack (PQ) or Space-Saving 120-Pin Shrink Quad Flatpack (PCB)



PCB PACKAGE

NC - No internal connection

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per fits terms of fexas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1992, Texas Instruments Incorporated

TEXAS "" INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### JUNE 1992

#### description

The SN74ACT7821 is a high-speed, low-power CMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns. Two independent 512 x 32 dual-port SRAM FIFOs on board the chip buffer data in opposite directions. The FIFO memory buffering data from port A to port B has retransmit capability, which allows previously read data to be accessed again. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 32-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.

The SN74ACT7821 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input ready flag and almost full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output ready flag and almost empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offsets for the almost full and almost empty flags of both FIFOs can be programmed from port A.



JUNE 1992

# functional block diagram



JUNE 1992

## **Terminal Functions**

PIN NAME	1/0	DESCRIPTION
A0-A31	1/0	Port A data, 32-bit bidirectional data port for side A.
AEA	0	FIFO2 almost empty flag. Programmable flag synchronized to CLKA. It is low when the number of words in FIFO2 is less than or equal to the selected value.
AEB	0	FIFO1 almost empty flag. Programmable flag synchronized to CLKB. It is low when the number of words in FIFO1 is less than or equal to the selected value.
AFA	0	FIFO1 almost full flag. Programmable flag synchronized to CLKA. It is low when the number of empty locations in FIFO1 is less than or equal to the selected value.
AFB	0	FIFO2 almost full flag. Programmable flag synchronized to CLKB. It is low when the number of empty locations in FIFO2 is less than or equal to the selected value.
B0-B31	1/0	Port B data. 32-bit bidirectional data port for side B.
CLKA	I	Port A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and may be asynchronous or coincident to CLKB. IRA, ORA, AFA, and AEA are synchronous to the low-to-high transition of CLKA.
CLKB	I	Port B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and may be asynchronous or coincident to CLKA. IRB, ORB, AFB, and AEB are synchronous to the low-to-high transition of CLKB.
CSA	I	Port A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0 – A31 outputs are in the high-impedance state when CSA is high.
CSB	I	Port B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0 – B31 outputs are in the high-impedance state when CSB is high.
ENA	I	Port A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A.
ENB	1	Port B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B.
FS1, FS0	1	Flag offset selects. The low-to-high transition of a FIFO's reset input latches the value of FS0 and FS1. If either FS0 or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO's almost full and almost empty flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are low when RST1 and RST2 go high, the first four writes to FIFO1 program the almost full and almost empty offsets for both FIFOs.
IRA	0	FIFO1 input ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. When FIFO1 is in retransmit mode, IRA indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset.
IRB	ο	FIFO2 input ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full, and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset.
MBA	I	Port A mailbox select. A high level chooses a mailbox register for a port A read or write operation. When the A0–A31 outputs are active, a high level on MBA selects data from the mail2 register for output, and a low level selects FIFO2 data for output.
мвв	1	Port B mailbox select. A high level chooses a mailbox register for a port B read or write operation. When the B0–B31 outputs are active, a high level on MBB selects data from the mail1 register for output, and a low level selects FIFO1 data for output.
MBF1	ο	Mail1 register flag. MBFT is set low by the low-to-high transition of CLKA that writes data to the mail1 register. MBFT is set high by a low-to-high transition of CLKB when a port B read is selected and MBB is high. MBFT is set high when FIFO1 is reset.
MBF2	0	Mail2 register flag. MBF2 is set low by the low-to-high transition of CLKB that writes data to the mail2 register. MBF2 is set high by a low-to-high transition of CLKA when a port A read is selected and MBA is high. MBF2 is set high when FIFO2 is reset.
ORA	0	FIFO2 output ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty, and reads are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory.

JUNE 1992

#### Terminal Functions (continued)

PIN NAME	I/O	DESCRIPTION
ORB	0	FIFO1 output ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty, and reads are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory.
RDYA	0	Port A ready. A high on W/RA selects the inverted state of IRA for output on RDYA, and a low on W/RA selects the inverted state of ORA for output on RDYA.
RDYB	0	Port B ready. A low on W/RB selects the inverted state of IRB for output on RDYB, and a high on W/RB selects the inverted state of ORB for output on RDYB.
RFM	I	FIFO1 read from mark. When FIFO1 is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the FIFO1 read pointer to the retransmit location and output the first retransmit data.
RST1	1	FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RST1 is low. The low-to-high transition of RST1 latches the status of FS0 and FS1 for AFA and AEB offset selection.
RST2	I	FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RST2 is low. The low-to-high transition of RST2 latches the status of FS0 and FS1 for AFB and AEA offset selection.
RTM	1	FIFO1 retransmit mode. When RTM is high and valid data is present on the output of FIFO1, a low-to-high transition of CLKB selects the data for the beginning of a FIFO1 retransmit. The selected position remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, which takes FIFO out of retransmit mode.
W/RA	I	Port A write/read select. A high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The A0–A31 outputs are in the high-impedance state when W/RA is high.
W/RB	I	Port B write/read select. A low selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0-B31 outputs are in the high-impedance state when W/RB is low.

# **FIFO function**

The state of the A0–A31 outputs is controlled by  $\overline{CSA}$  and  $W/\overline{RA}$ . When both  $\overline{CSA}$  and  $W/\overline{RA}$  are low, the outputs are active. The outputs are in the high-impedance state when either  $\overline{CSA}$  or  $W/\overline{RA}$  is high. Data is written to FIFO1 from port A on the low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high, MBA is low, ENA is high, and the IRA flag is high. Data is read from FIFO2 to the A0–A31 outputs on the low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is low,  $W/\overline{RA}$  is low, MBA is low, ENA is high, and the ORA flag is high.

The state of the B0–B31 outputs is controlled by  $\overline{CSB}$  and  $\overline{W}/RB$ . When  $\overline{CSB}$  is low and  $\overline{W}/RB$  is high, the outputs are active. The outputs are in the high-impedance state when either  $\overline{CSB}$  is high or  $\overline{W}/RB$  is low. Data is written to FIFO2 from port B on the low-to-high transition of CLKB when  $\overline{CSB}$  is low,  $\overline{W}/RB$  is low, MBB is low, ENB is high, and the IRB flag is high. Data is read from FIFO1 to the B0–B31 outputs on the low-to-high transition of CLKB when  $\overline{CSB}$  is low,  $\overline{W}/RB$  is high, MBB is low, ENB is high, and the ORB flag is high.

The setup and hold time constraints to the port clocks for the chip selects ( $\overline{CSA}$ ,  $\overline{CSB}$ ) and write/read selects ( $W/\overline{RA}$ , W/RB) are for enabling write and read operations and are not related to high-impedance control of the data outputs. If the master enable signal for a port (ENA or ENB) is set low during a clock cycle, the chip select and write/read select may switch at any time during the cycle to change the state of the data outputs.

Each FIFO flag is two-stage synchronized to a port clock for use as a reliable synchronous control signal. CLKA synchronizes the status of the output ready flag (ORA) and almost empty flag (AEA) of FIFO2 and the input ready flag (IRA) and almost full flag (AFA) of FIFO1. CLKB synchronizes the status of the output ready flag (ORB) and almost empty flag (AEB) of FIFO1 and the input ready flag (IRB) and almost full flag (AFB) of FIFO1.



#### JUNE 1992

## **FIFO function (continued)**

When the input ready flag (IRA, IRB) of a port is low, the FIFO receiving input from the port is full, and writes are disabled to its array. When the output ready flag (ORA, ORB) of a port is low, the FIFO that outputs data to the port is empty, and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO's output register when the port's output ready flag is asserted (high). When the memory is read empty and the output ready flag is forced low, the last valid data remains on the FIFO outputs until the output ready flag is asserted (high) again. In this way, a high on the output ready flag indicates that new data is present on the FIFO outputs. The ready flag (RDYA or RDYB) of a port is low when the FIFO selected by the write/read select is ready for data transfer.

## mailbox registers

A 32-bit word may be exchanged between ports and circumvent the normal FIFO path. The mailbox select inputs (MBA, MBB) choose between a mail register and a FIFO for a port data transfer operation. A0–A31 data is written to the mail1 register on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, and MBA is high. B0–B31 data is written to the mail2 register on a low-to-high transition of CLKB when CSB is low, W/RB is low, ENB is high, and MBB is high.

When data is written to a mail register, its mailbox flag (MBF1, MBF2) is set low. The MBF1 flag is set back high on a low-to-high transition of CLKB when a read is selected for port B and the MBB input is high. The MBF2 flag is set high on a low-to-high transition of CLKA when a read is selected for port A and the MBA input is high. The data in a mailbox register remains intact after it is read and changes only when new data is written to the register. When a port's data output registers are active, a high on the mailbox enable (MBA or MBB) selects mail data to be output on the port, and a low selects FIFO data for output.

## reset

The FIFO memories on the SN74ACT7821 are reset separately by taking their reset input (RST1 or RST2) low for at least four CLKA and four CLKB low-to-high transitions. The reset inputs may be asynchronous with respect to either clock. This resets the internal read and write pointers to the initial location and forces the FIFO's AF flag high and IR, OR, and AE flags low. Resetting a FIFO also forces the flag of its parallel mailbox register high. Data outputs of the FIFO and mailbox register are not reset to any specific logic level. Both FIFOs must be reset upon power up.

## almost full and almost empty flags

Three default values are available for the offsets of the almost full and almost empty flags of a FIFO, or values can be programmed for each flag from port A. The flag select inputs (FS0, FS1) are sampled for each FIFO by the low-to-high transition of its reset input. If the values of FS0 and FS1 select a preset value at the time of the rising edge of RST1 or RST2, the value is set as the offset for the almost full and almost empty flags of the FIFO.

To program the almost full and almost empty flags of FIFO1 and FIFO2, both FIFOs should be reset simultaneously with the flag select inputs low during the low-to-high transition of the reset signals. After this reset cycle, IRA is forced high on the second low-to-high transition of CLKA, but IRB remains low until the programming is complete. The first four writes from port A to FIFO1 program offsets for flags in the order of AEA, AEB, AFA and AFB. The offsets may be programmed from 1 to 508. The IRB flag is asserted high by the second CLKB low-to-high transition after the AFB offset is programmed. The fifth write from port A to FIFO1 stores the first word in its memory.

An almost empty flag is low when the number of 32-bit words stored in its FIFO is less than or equal to the flag's offset value. An almost full flag is low when the number of empty locations left in its FIFO is less than or equal to the flag's offset value. Data in the output register of a FIFO has been read from memory, and its previous location is free.


JUNE 1992

	FLAG PROGRAMMING TABLE											
FS1	FS0	RSTI	RST2	RST2 FIFO1 OFFSET FIFO2 OFFSE								
н	н	t	X	64	X							
н	н	X	t t	X	64							
н	L	l t	X	16	х							
н	L	X	t t	x	16							
L	н	t t	X	8	х							
L	н	X	t	x	8							
L	L	t	t t	Programmed from port A	Programmed from port A							

## retransmit

A selected portion of the data in FIFO1 may be read repeatedly when FIFO1 is in retransmit mode. The FIFO is put in retransmit mode by asserting the retransmit mode input (RTM) high during a low-to-high transition of CLKB. If valid data is present on the bus at this time, it is the first data to be output when retransmit is activated. FIFO1 is in retransmit mode until RTM is low during a low-to-high transition of CLKB. While the FIFO is in retransmit mode, the FIFO is filled by the 512th word written after the first retransmit data.

When FIFO1 is in retransmit mode, a high on the read from mark input (RFM) enables a low-to-high transition of CLKB to begin retransmit. This clock edge resets the read pointer to the first retransmit location and outputs the first retransmit data. Data may be retransmitted from the selected starting position repeatedly. A new retransmit starting position may be selected after taking FIFO1 out of retransmit mode by asserting RTM high during a low-to-high transition of CLKB when the selected starting data is present of the FIFO1 outputs.

# recommended operating conditions

		MIN	MAX	UNIT
V <sub>cc</sub>	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-4	mA
IOL	Low-level output current		8	mA
TA	Operating free-air temperature	0	70	•C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	$I_{OH} = -4 \text{ mA}$		2.4			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA				0.5	V
lı lı	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or 0				±5	μA
loz	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = V <sub>CC</sub> or 0				±5	μA
lcc	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> - 0.2 V or 0				400	μA
∆l <sub>cc</sub> ‡	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci	V <sub>I</sub> = 0,	f = 1 MHz			4		pF
C <sub>o</sub>	V <sub>O</sub> = 0,	f = 1 MHz			8		pF

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $^{\pm}$  This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.



#### JUNE 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L$  = 30 pF (unless otherwise noted)

	FROM	то	'ACT78	21-15	'ACT78	321-20	'ACT78	321-25	'ACT78	21-40		
PARAMETER	(INPUT)	(Ουτρυτ)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
f <sub>max</sub>	CLKA or CLKB		67		50		40		25		MHz	
	CLKA†	A0-A31		12		13		15		17		
	CLKB†	B0-B31		12		13		15		17		
	CLKA†	IRA		12		13		15		17		
	CLKB†	IRB		12		13		15		17		
•.	CLKA†	ORA		12		13		15		17		
ърд	CLKB†	ORB		12		13		15		17	115	
	CLKA†	AFA		12		13		15		17		
	CLKB†	AFB		12		13		15		17		
	CLKA†	AEA		12		13		15		17		
	CLKB†	AEB		12		13		15		17		
t₽HL	CLKA†	NET		11		12		14		16		
tern	CLKB†	WIDFT		11		12		14		16	115	
t₽HL	CLKB†	NPE0		11		12		14		16		
t <sub>PLH</sub>	CLKA†	WID: 2		11		12	•	14		16	115	
• .	MBA	A0-A31		11		12		14		16	ne	
фd	MBB	B0-B31		11		12		14		16	115	
•	RSTI	AEB									ne	
ΨHL	RST2	ĀĒĀ									115	
<b>t</b> =	RSTI	AFA									ne	
ΨLH	RST2	AFB									115	
*=	RSTI	MBFT									ne	
ΨLH	RST2	MBF2									115	
•	CSA, W/RA	A0-A31									ns	
•en	CSB, W/RB	B0-B31									] ""	
<b>•</b>	CSA, W/RA	A0-A31									ns	
'dis	CSB, W/RB	B0-B31									115	



JUNE 1992

- Free-Running CLKA and CLKB May Be Asynchronous or Coincident
- Two Independent 512 × 36 Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Programmable Almost Full and Almost Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, AEA, and AFA Flags Synchronized by CLKA

- IRB, ORB, <u>AEB</u>, and <u>AFB</u> Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 12 ns
- Available in 132-Pin Quad Flatpack (PQ) or Space-Saving 120-Pin Shrink Quad Flatpack (PCB)

## description

The SN74ACT7822 is a high-speed, low-power CMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns. Two independent 512 × 36 dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.

The SN74ACT7822 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input ready flag and almost full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output ready flag and almost empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offsets for the almost full and almost empty flags of both FIFOs can be programmed from port A.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



JUNE 1992



**PRODUCT PREVIEW** 



6--50

JUNE 1992

functional block diagram







JUNE 1992

# **Terminal Functions**

PIN NAME	I/O	DESCRIPTION						
A0-A35	1/0	Port A data. 36-bit bidirectional data port for side A.						
AEA	0	FIFO2 almost empty flag. Programmable flag synchronized to CLKA. It is low when the number of words in FIFO2 is less than or equal to the selected value.						
AEB	0	FIFO1 almost empty flag. Programmable flag synchronized to CLKB. It is low when the number of words in FIFO1 is less than or equal to the selected value.						
AFA	0	FIFO1 almost full flag. Programmable flag synchronized to CLKA. It is low when the number of empty locations in FIF is less than or equal to the selected value.						
AFB	0	FIFO2 almost full flag. Programmable flag synchronized to CLKB. It is low when the number of empty locations in FIFO2 is less than or equal to the selected value.						
B0-B35	1/0	Port B data, 36-bit bidirectional data port for side B.						
CLKA	1	Port A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and may be asynchronous or coincident to CLKB. IRA, ORA, AFA, and AEA are all synchronous to the low-to-high transition of CLKA.						
CLKB	I	Port B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and may be asynchronous or coincident to CLKA. IRB, ORB, AFB, and AEB are synchronous to the low-to-high transition of CLKB.						
CSA	I	Port A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0–A35 outputs are in the high-impedance state when CSA is high.						
CSB	I	Port B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0–B35 outputs are in the high-impedance state when CSB is high.						
ENA	I	Port A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A.						
ENB	1	Port B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B.						
FS1, FS0	ł	Flag offset selects. The low-to-high transition of a FIFO's reset input latches the values of FS0 and FS1. If either FS0 or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO's almost full and almost empty flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are low when RST1 and RST2 go high, the first four writes to FIFO1 program the almost full and almost empty offsets for both FIFOs.						
IRA	ο	FIFO1 input ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full, and writes to its array are disabled. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset.						
IRB	ο	FIFO2 input ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full, and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset.						
MBA	1	Port A mailbox select. A high level chooses a mailbox register for a port A read or write operation. When the A0–A35 outputs are active, a high level on MBA selects data from the mail2 register for output, and a low level selects FIFO2 data for output.						
мвв	I	Port B mailbox select. A high level chooses a mailbox register for a port B read or write operation. When the B0–B35 outputs are active, a high level on MBB selects data from the mail1 register for output, and a low level selects FIFO1 data for output.						
MBF1	ο	Mail1 register flag. MBF1 is set low by the low-to-high transition of CLKA that writes data to the mail1 register. MBF1 is set high by a low-to-high transition of CLKB when a port B read is selected and MBB is high. MBF1 is also set high when FIFO1 is reset.						
MBF2	ο	Mail2 register flag. MBF2 is set low by the low-to-high transition of CLKB that writes data to the mail2 register. MBF2 is set high by a low-to-high transition of CLKA when a port A read is selected and MBA is high. MBF2 is also set high when FIFO2 is reset.						
ORA	ο	FIFO2 output ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty, and reads are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory.						

**PRODUCT PREVIEW** 

## Terminal Functions (continued)

PIN NAME	I/O	DESCRIPTION
ORB	ο	FIFO1 output ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty, and reads are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory.
RST1	I	FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RST1 is low. The low-to-high transition of RST1 latches the status of FS0 and FS1 for AFA and AEB offset selection.
RST2	I	FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RST2 is low. The low-to-high transition of RST2 latches the status of FS0 and FS1 for AFB and AEA offset selection.
W/RA	I	Port A write/read select. A high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The A0–A35 outputs are in the high-impedance state when W/FA is high.
W/RB	1	Port B $\overline{\text{write}}$ /read select. A low selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0–B35 outputs are in the high-impedance state when $\overline{W}$ /RB is low.

# **FIFO function**

The state of the A0–A35 outputs is controlled by  $\overline{CSA}$  and  $W/\overline{RA}$ . When both  $\overline{CSA}$  and  $W/\overline{RA}$  are low, the outputs are active. The outputs are in the high-impedance state when either  $\overline{CSA}$  or  $W/\overline{RA}$  is high. Data is written to FIFO1 from port A on the low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high, MBA is low, ENA is high, and the IRA flag is high. Data is read from FIFO2 to the A0–A35 outputs on the low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is low,  $W/\overline{RA}$  is low, MBA is low, ENA is high, and the  $\overline{CSA}$  is low,  $W/\overline{RA}$  is low, MBA is low, ENA is high, and the  $\overline{CSA}$  is low,  $W/\overline{RA}$  is low,  $W/\overline{RA}$  is low,  $\overline{CSA}$  is low,  $W/\overline{RA}$  is low,  $\overline{CSA}$  is

The state of the B0–B35 outputs is controlled by  $\overline{CSB}$  and  $\overline{W}/RB$ . When  $\overline{CSB}$  is low and  $\overline{W}/RB$  is high, the outputs are active. The outputs are in the high-impedance state when either  $\overline{CSB}$  is high or  $\overline{W}/RB$  is low. Data is written to FIFO2 from port B on the low-to-high transition of CLKB when  $\overline{CSB}$  is low,  $\overline{W}/RB$  is low, MBB is low, ENB is high, and the IRB flag is high. Data is read from FIFO1 to the B0–B35 outputs on the low-to-high transition of CLKB when  $\overline{CSB}$  is low,  $\overline{W}/RB$  is high, MBB is low, ENB is high, and the ORB flag is high.

The setup and hold time constraints to the port clocks for the chip selects (CSA, CSB) and write/read selects (W/RA, W/RB) are for enabling write and read operations and are not related to high-impedance control of the data outputs. If the master enable signal for a port (ENA or ENB) is set low during a clock cycle, the chip select and write/read select may switch at any time during the cycle to change the state of the data outputs.

Each FIFO flag is two-stage synchronized to a port clock for use as a reliable synchronous control signal. CLKA synchronizes the status of the output ready flag (ORA) and almost empty flag (AEA) of FIFO2 and the input ready flag (IRA) and almost full flag (AFA) of FIFO1. CLKB synchronizes the status of the output ready flag (ORB) and almost empty flag (AEB) of FIFO1 and the input ready flag (IRB) and almost full flag (AFB) of FIFO1.

When the input ready flag (IRA, IRB) of a port is low, the FIFO receiving input from the port is full, and writes are disabled to its array. When the output ready flag (ORA, ORB) of a port is low, the FIFO that outputs data to the port is empty, and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO's output register when the port's output ready flag is asserted (high). When the memory is read empty and the output ready flag is forced low, the last valid data remains on the FIFO outputs until the output ready flag is asserted (high) again. In this way, a high on the output ready flag indicates that new data is present on the FIFO outputs.



## mailbox registers

A 36-bit word may be exchanged between ports and circumvent the normal FIFO path. The mailbox select inputs (MBA, MBB) choose between a mail register and a FIFO for a port data transfer operation. A0–A35 data is written to the mail1 register on a low-to-high transition of CLKA when  $\overline{CSA}$  is low, W/FA is high, ENA is high, and MBA is high. B0–B35 data is written to the mail2 register on a low-to-high transition of CLKB when  $\overline{CSB}$  is low, ENB is high, and MBB is high.

When data is written to a mail register, its mailbox flag (MBF1, MBF2) is set low. The MBF1 flag is set high on a low-to-high transition of CLKB when a read is selected for port B and the MBB input is high. The MBF2 flag is set high on a low-to-high transition of CLKA when a read is selected for port A and the MBA input is high. The data in a mailbox register remains intact after it is read and changes only when new data is written to the register. When a port's data output registers are active, a high on the mailbox enable (MBA or MBB) selects mail data to be output on the port, and a low selects FIFO data for output.

# reset

The FIFO memories of the SN74ACT7822 are reset separately by taking their reset inputs (RST1 or RST2) low for at least four CLKA and four CLKB low-to-high transitions. The reset inputs may be asynchronous with respect to either clock. This resets the internal read and write pointers to their initial locations and forces the FIFOs' AF flags high and IR, OR, and AE flags low. Resetting a FIFO also forces the flag of its parallel mailbox register high. Data outputs of the FIFO and mailbox register are not reset to any specific logic level. Both FIFOs must be reset upon power up.

# almost full and almost empty flags

Three preset values are available for the offsets of the almost full and almost empty flags of a FIFO, or values can be programmed for each flag from port A. The flag select inputs (FS0, FS1) are sampled for each FIFO by the low-to-high transition of its reset input. If the values of FS0 and FS1 select a flag default value at the time of the rising edge of RST1 or RST2, the default value is set as the offset for the almost full and almost empty flags of the FIFO.

To program the almost full and almost empty flags of FIFO1 and FIFO2, both FIFOs should be reset simultaneously with FS0 and FS1 low during the low-to-high transition of the reset signals. After this reset cycle, IRA is forced high on the second low-to-high transition of CLKA, but IRB remains low until the programming is complete. The first four writes to FIFO1 program offsets for flags in the order of AEA, AEB, AFA and AFB. The offsets may be programmed from 1 to 508. The IRB flag is asserted high by the second CLKB low-to-high transition after the AFB offset is programmed. The fifth write to FIFO1 stores the first word in its memory array.

An almost empty flag is low when the number of 36-bit words stored in its FIFO is less than or equal to the flag's offset value. An almost full flag is low when the number of empty locations left in its FIFO is less than or equal to the flag's offset value. Data in the output register of a FIFO has been read from memory, and its previous location is free.

FS1	FS0	RSTI	RST2	FIFO1 OFFSET	FIFO2 OFFSET
н	н	t	х	64	X
н	н	x	t	х	64
н	L	t	х	16	<b>X</b>
н	L	X İ	t	X	16
L	н	t	х	8	х
L4	н	x	t	х	8
L.	L	t	t	Programmed from port A	Programmed from port A

#### FLAG PROGRAMMING TABLE



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage, V <sub>1</sub>	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		MIN	MAX	UNIT
V <sub>cc</sub>	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-4	mA
IOL	Low-level output current		8	mA
TA	Operating free-air temperature	0	70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = 4 mA		2.4			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA				0.5	V
lı lı	V <sub>CC</sub> = 5.5 V,	VI = V <sub>CC</sub> or 0				±5	μA
loz	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = V <sub>CC</sub> or 0				±5	μA
Icc	V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$		_		400	μA
∆l <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci	V <sub>1</sub> = 0,	f = 1 MHz			4		pF
Co	V <sub>O</sub> = 0,	f = 1 MHz			8		рF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>§</sup> This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.



JUNE 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 30 \text{ pF}$  (unless otherwise noted)

DADAMETER	FROM	то	'ACT7	822-15	'ACT78	322-20	'ACT78	322-25	'ACT78	22-40	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f <sub>max</sub>	CLKA or CLKB		67		50		40		25		MHz
	CLKA†	A0-A35		12		13		15		17	
	CLKB†	B0-B35		12		13		15		17	
	CLKA†	IRA	1	12		13		15		17	
	CLKB†	IRB	1	12		13		15		17	
•.	CLKA†	ORA	T	12		13		15		17	
'pd	CLKB†	ORB	T	12		13		15		17	115
	CLKA†	AFA		12		13		15		17	
	CLKB†	AFB		12		13		15		17	
	CLKA†	AEA	1	12		13		15		17	
	CLKB†	AEB		12		13		15		17	
t₽HL	CLKA†	וחסבו		11		12		14		16	
tегн	CLKB†	MOFI		11		12		14		16	115
ten.	CLKB†	UPES		11		12		14		16	
tern	CLKA†	MDFZ		11		12		14		16	115
• .	MBA	A0-A35		11		12		14		16	
Чрd	MBB	B0-B35		11		12		14		16	115
	RSTI	ĀEB									ne
ΨHL	RST2	ĀĒĀ									113
<b>1</b>	RSTI	AFA									DE
ФСН	RST2	AFB									113
•	RSTT	MBF1									
ФЦН	RST2	MBF2									115
•	CSA, W/RA	A0-A35									ne
Yen	CSB, W/RB	B0-B35									119
•	CSA, W/RA	A0-A35									ne
<sup>1</sup> dis	CSB, W/RB	B0-B35	1								ns

**PRODUCT PREVIEW** 



JUNE 1992

- Member of the Texas Instruments Widebus+<sup>™</sup> Family
- Free-Running CLKA and CLKB May Be Asynchronous or Coincident
- 1024 × 36 Clocked FIFO Buffering Data From Port A to Port B
- Retransmit Capability

- Mailbox Register in Each Direction
- Programmable Almost Full and Almost Empty Flags

- Microprocessor Interface Control Logic
- IR and AF Flags Synchronized by CLKA
- OR and AE Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 12 ns
- Available in 132-Pin Quad Flatpack (PQ) or Space-Saving 120-Pin Shrink Quad Flatpack (PCB)

GND CLKB gND GND GND MBB NCC MBB R RTM BB ရှိ **P**SI 118 117 116 115 ຊ 19 4 13 은 Ξ A35 🗆 B35 90 A34 [] A33 [] A32 [] V<sub>CC</sub> [] A31 [] D B34 2 89 88 D B33 3 4 87 🗆 B32 5 86 GND 6 85 B31 A30 🖾 🗄 B30 84 7 GND 🗆 8 83 🗅 B29 A29 🖯 9 82 🗅 B28 A28 🗆 10 81 🗘 B27 A27 🖸 11 80 D B26 A26 🗆 D Vcc 12 79 A25 C 13 78 □ B25 A24 🗆 77 D B24 14 A23 [ 15 GND [ 16 🖞 GND 76 b 823 75 A22 🗖 17 74 D B22 V<sub>CC</sub> [ 18 A21 [ 19 73 B21 19 72 **р** в20 A20 🗆 20 71 🗅 B19 A19 B18 GND 21 70 A18 🗆 22 69 GND 🗖 Ь в17 23 68 A17 🗖 D B16 24 67 b v<sub>cc</sub> A16 25 66 A15 🗖 26 Þ B15 65 A14 🖸 27 64 D B14 A13 🗆 В13 28 63 V<sub>CC</sub> L A12 L 62 B12 61 GND 29 30 B11 0 å <u>8</u>

PCB PACKAGE (TOP VIEW)

NC - No internal connection

Widebus+ is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.





Copyright C 1992, Texas Instruments Incorporated

6--57

#### JUNE 1992

# description

The SN74ACT7823 is a high-speed, low-power CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns. The 1024 × 36 dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port may take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.

The SN74ACT7823 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input ready flag (IR) and almost full flag (AF) of the FIFO are two-stage synchronized to CLKA. The output ready flag (OR) and almost empty flag (AE) of the FIFO are two-stage synchronized to CLKB. Offsets for the almost full and almost empty flags of the FIFO can be programmed from port A.



functional block diagram

PRODUCT PREVIEW



# **FIFO function**

The state of the A0–A35 outputs is controlled by  $\overline{CSA}$  and  $W/\overline{RA}$ . When both  $\overline{CSA}$  and  $W/\overline{RA}$  are low, the outputs are active. The outputs are in the high-impedance state when either  $\overline{CSA}$  or  $W/\overline{RA}$  is high. Data is written to the FIFO on the low-to-high transition of CLKA when  $\overline{CSA}$  is low,  $W/\overline{RA}$  is high, MBA is low, ENA is high, and the IR flag is high.

The state of the B0–B35 outputs is controlled by CSB and W/RB. When CSB is low and W/R B is high, the outputs are active. The outputs are in the high-impedance state when either CSB is high or W/RB is low. Data is read from the FIFO to the B0–B35 outputs on the low-to-high transition of CLKB when CSB is low, W/RB is high, MBB is low, ENB is high, and the ORB flag is high.

The setup and hold time constraints to the port clocks for the chip selects (CSA, CSB) and write/read selects (W/RA, W/RB) are for enabling write and read operations and are not related to high-impedance control of the data outputs. If the master enable signal for a port (ENA or ENB) is set low during a clock cycle, the chip select and read/write select may switch at any time during the cycle to change the state of the data outputs.

Each FIFO flag is two-stage synchronized to a port clock for use as a reliable synchronous control signal. CLKA synchronizes the status of the input ready flag (IR) and almost full flag (ĀF) of the FIFO. CLKB synchronizes the status of the output ready flag (OR) and almost empty flag (ĀE) of the FIFO.

When the input ready flag is low, the FIFO is full, and writes are disabled to its array. When the output ready flag is low, the FIFO is empty, and reads from memory are disabled. The first word loaded to an empty memory is sent to the FIFO's output register when the output ready flag is asserted (high). When the memory is read empty and the output ready flag is forced low, the last valid data remains on the FIFO outputs until the output ready flag is asserted (high) again. In this way, a high on the output ready flag indicates that new data is present on the FIFO outputs.

# mailbox registers

Bidirectional communication between ports may take place through the mailbox registers. The mailbox-select inputs (MBA, MBB) choose between a mail register and a FIFO for a port data transfer operation. A0–A35 data is written to the mail1 register on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, and MBA is high. B0–B35 data is written to the mail2 register on a low-to-high transition of CLKB when CSB is low, W/RB is low, ENB is high, and MBB is high.

When data is written to a mail register, its mailbox register flag (MBF1, MBF2) is set low. The MBF1 flag is set high on the low-to-high transition of CLKB when a read is selected for port B and the MBB input is high. The MBF2 flag is set high on the low-to-high transition of CLKA when a read is selected for port A and the MBA input is high. The data in a mailbox register remains intact after it is read and changes only when new data is written to the register. When the data outputs of port B are active, a high on MBB selects mail1 data to be output on the port, and a low selects FIFO data for output.

### reset

The SN74ACT7823 is reset by taking the reset input (RST) low for at least four CLKA and four CLKB low-to-high transitions. The reset input may be asynchronous with respect to either clock. This resets the internal read and write pointers to the initial location and forces the FIFO's  $\overline{AF}$  flag high and IR, OR, and  $\overline{AE}$  flags low. Resetting the device also forces the mailbox register flags (MBF1, MBF2) high. Data outputs of the FIFO and mailbox registers are not reset to any specific logic level. The device must be reset upon power up.



#### JUNE 1992

## almost full and almost empty flags

Three preset values are available for the offsets of the almost full and almost empty flags, or offsets can be programmed for each flag from port A. The flag select inputs (FS0, FS1) are sampled by the low-to-high transition of the reset input. If the values on FS0 and FS1 select a flag preset value at the time of the rising edge of RST, the preset value is set as the offset for the almost full and almost empty flags (see flag programming table).

To program the almost full and almost empty flags from port A, the flag select inputs must be low during the low-to-high transition of the reset signal. After this reset cycle, the first write to the FIFO programs the AE offset, and the second write programs the AF offset. Flag offset values may be programmed from 1 to 1000. The third write to the FIFO stores the first word in its memory array.

The almost empty flag is low when the number of 36-bit words stored in the FIFO is less than or equal to the flag's offset value. An almost full flag is low when the number of empty locations left in the FIFO is less than or equal to the flag's offset value. Data in the output register of the FIFO has been read from memory, and its previous location is free.

FS1	FS0	RST	AF and AE
н	н	t	64
н	L	t	16
L	н	t	8
L	L	t	Programmed from port A

# retransmit

A selected portion of data in the FIFO may be read repeatedly when it is put in retransmit mode. The FIFO is put in retransmit mode by asserting the retransmit mode input (RTM) high during a low-to-high transition of CLKB. If valid data is present on the bus at this time, it is the first data to be output when retransmit is activated. The FIFO is in retransmit mode until RTM is low during a low-to-high transition of CLKB. While the FIFO is in retransmit mode, it is filled by the 1024th word written after the first retransmit data.

When the FIFO is in the retransmit mode, a high level on the RFM input enables a low-to-high transition of CLKB to begin a retransmit. This clock edge resets the read pointer to the first retransmit location and outputs the first retransmit data. Data may be retransmitted from the selected starting position repeatedly. A new retransmit starting position is selected after taking the FIFO out of retransmit mode by putting the device in retransmit mode again.



JUNE 1992

# **Terminal Functions**

PIN NAME	I/O	DESCRIPTION
A0-A35	I/O	Port A data. 36-bit bidirectional data port for side A.
Æ	0	Almost empty flag. Programmable flag synchronized to CLKB. It is low when the number of words in the FIFO is less than or equal to the selected value.
AF	0	Almost full flag. Programmable flag synchronized to CLKA. It is low when the number of empty locations in the FIFO is less than or equal to the selected value.
B0B35	1/0	Port B data. 36-bit bidirectional data port for side B.
CLKA	I	Port A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and may be asynchronous or coincident to CLKB. IR and AF are synchronous to the low-to-high transition of CLKA.
CLKB	1	Port B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and may be asynchronous or coincident to CLKA. OR and AE are synchronous to the low-to-high transition of CLKB.
CSA	I	Port A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0–A35 outputs are in the high-impedance state when CSA is high.
CSB	1	Port B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0–B35 outputs are in the high–impedance state when CSB is high.
ENA	I	Port A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A.
• ENB	I	Port B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B.
FS1, FS0	1	Flag offset selects. The low-to-high transition of RST latches the states of FS0 and FS1. If either FS0 or FS1 is high when the reset input goes high, one of three preset values is selected as the offset for the almost full and almost empty flags. If both FS0 and FS1 are low when RST goes high, the first two writes to the FIFO program the almost full and almost empty offsets.
IR	o	Input ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full, and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high on the second low-to-high transition of CLKA after reset.
MBA	1	Port A mailbox select. A high level chooses a mailbox register for a port A read or write operation.
мвв	1	Port B mailbox select. A high level chooses a mailbox register for a port B read or write operation. When the B0–B35 outputs are active, a high level on MBB selects data from the mail1 register for output, and a low level selects FIFO data for output.
MBFT	0	Mail1 register flag. MBFT is set low by the low-to-high transition of CLKA that writes data to the mail1 register. MBFT is set high by a low-to-high transition of CLKB when a port B read is selected and MBB is high. MBFT is set high by a reset.
MBF2	0	Mail2 register flag. MBF2 is set low by the low-to-high transition of CLKB that writes data to the mail2 register. MBF2 is set high by a low-to-high transition of CLKA when a port A read is selected and MBA is high. MBF2 is set high by a reset.
OR	0	Output ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty, and reads are disabled. Ready data is present on the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory.
RFM	I	Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the retransmit location and output the first selected retransmit data.
RST	I	Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RST is low. The low-to-high transition of RST latches the status of FS0 and FS1 for AF and AE offset selection.
RTM	ł	FIFO retransmit mode. When RTM is high and valid data is present on the output of the FIFO, a low-to-high transition of CLKB selects the data for the beginning of a retransmit. The selected position remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, which takes the FIFO out of retransmit mode.
W/RA	I	Port A write/read select. A high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is high.
W/RB	I	Port B write/read select. A low selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RB is low.





JUNE 1992

# recommended operating conditions

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
I <sub>ОН</sub>	High-level output current		-4	mA
IOL	Low-level output current		8	mA
TA	Operating free-air temperature	0	70	•C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 4 mA		2.4			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 8 mA				0.5	V
1	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or 0				±5	μΑ
loz	V <sub>CC</sub> ≈ 5.5 V,	V <sub>O</sub> = V <sub>CC</sub> or 0				±5	μA
lcc	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> - 0.2 V or 0				400	μΑ
∆l <sub>CC</sub> ‡	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci	V <sub>i</sub> = 0,	f = 1 MHz			4		pF
Co	V <sub>O</sub> = 0,	f=1 MHz		-	8		pF

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . <sup>‡</sup> This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or V<sub>CC</sub>.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30 \text{ pF}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	'ACT7823-15		'ACT7823-20		'ACT7823-25		'ACT7823-40		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	CLKA or CLKB		67		50		40		25		MHz
	CLKB†	B0B35		12		13		15		17	ns
	CLKA†	IR		12		13		15		17	
t <sub>pd</sub>	CLKBt	OR		12		13		15		17	
	CLKA†	AF		12		13		15		17	
	CLKB†	ĀĒ		12		13		15		17	
tрнL	CLKA†	USET		11		12		14		16	ns
t₽LH	CLKB	MDFT		11		12		14		16	
t₽HL	CLKB†			11		12		14		16	ns
ter H	CLKA†	WIDF 2		11		12		14		16	
t <sub>pd</sub>	MBB	B0B35		. 11		12		14		16	ns
tрн∟	RST	ĀĒ									ns
	RST AF MBF1, MBF2	ĀF									
ሞርዝ		MBF1, MBF2									115
•	CSA, W/RA	A0-A35		10		11		12		13	ns
<sup>1</sup> en	CSB, W/RB	B0-B35		10		11		12		13	
	CSA, W/RA	A0-A35		10		11		12		13	ns
<b>'</b> dis	CSB, W/RB	B0-B35		10		11		12		13	



7-2

# 64-Byte FIFOs SN74ALS2232A and SN74ALS2233A

# First-In, First-Out Technology

Kam Kittrell General Purpose Logic — Semiconductor Group Texas Instruments



.

# 64-Byte FIFOs SN74ALS2232A and SN74ALS2233A

# Introduction

First-In, First-Out memories (FIFOs) are irreplaceable bus logic when interfacing two asynchronous systems or controlling data flow paths. The SN74ALS2232A 64 x 8 and SN74ALS2233A 64 x 9 FIFOs from Texas Instruments offer high-performance buffering for shallow-word-depth applications. These devices are produced in TI's IMPACT-X bipolar technology and are packaged in 24- or 28-pin DIP and 28-pin PLCC.

### Clocking

The SN74ALS2232A and SN74ALS2233A FIFOs are organized with dual-port SRAM, write addressing, read addressing, and address comparator logic for flag generation. As opposed to shift-register architectures, the dual-port SRAM architecture allows data to pass from the input to the output of an empty FIFO with a minimal delay independent of FIFO depth and also allows high-frequency data transfers.

The load clock (LDCK) and unload clock (UNCK) inputs of a FIFO are low-to-high-edge triggered clocks that initiate memory operations and control addressing increments. By allowing a single clock edge to activate action on the circuit and automating the memory timing and address increment timing, data transfer control is made easy. Only the rising edge of each device clock must be maintained for precise timing, while the falling edge may vary greatly within the cycle without altering performance (see Figure 1). This is a feature of all TI FIFOs with dual-port SRAM architecture.



Figure 1. SN74ALS2232A and SN74ALS2233A Clock Input Circuit

7–5

# **Noise Control**

Ground bounce is a voltage transient produced by current surges through the ground pin. Due to bond wire, lead, and board parasitic inductance, changes in the ground current will result in a voltage forced on ground. A ground voltage transient peak-to-peak value increases with an increase in the number of outputs switching from high to low, an increase in output load capacitance, and an increase in V<sub>CC</sub>. The chip's ground voltage can also be influenced by following negative undershoot voltages applied to inputs and outputs.

The inputs of a digital device are referenced to its ground. Large voltage transients applied to ground can cause threshold switching by steady-state low or high levels applied to an input. For the SN74ALS2232A and SN74ALS2233A, an unwanted threshold crossing creates the most problems on the rising-edge-triggered clocks, LDCK and UNCK, by generating false clocks. The results of false clocking produced by high ground noise levels can appear as multiple storage of data words, missed data words in a stream, or the inability to empty the device.

By placing the GND pin of the SN74ALS2232A and SN74ALS2233A in the center of the DIP and PLCC packages to employ the shortest bond wire and lead path, package inductance and ground bounce effects are minimized. Ground bounce can be minimized further by decoupling the power planes of the board in close proximity to the device with a capacitor (about  $0.1 \,\mu$ F). Undershoot voltages on the inputs and outputs of a device are controlled by eliminating voltage reflections due to transmission line effects.

In an unusually noisy environment such as a wire-wrap prototype wherein it is difficult to control input and output undershoot voltages, generating the LDCK and UNCK inputs as inactive high reduces the possibility of false clocking. Figure 2 shows the one-shot circuit for the LDCK and UNCK inputs. When the input to the one-shot is at a steady-state low logic level, a very quick voltage transient (about 3 to 5 ns) caused by ground noise can trigger a pulse on the one-shot output. A low-noise pulse of the same duration is less likely to pass through the circuit if the input is at a steady-state high logic level.



Figure 2. SN74ALS2232A and SN74ALS2233A Clock Input Circuit

# Applications

### **FIFO Flags**

The FULL and EMPTY flags are provided to indicate FIFO boundary conditions and prevent overflow and underflow conditions from occurring. The flags are the outputs of a circuit that compares the write and read addresses of the dual-port SRAM. In cases where the LDCK and UNCK inputs operate asynchronously to each other, these signals are useful for read and write control after synchronization. Figure 3 is an example of flag synchronization for clock control. The FULL flag is synchronized to LDCK to indicate when the device has exited a full state and prevent additional memory write attempts when is is filled again. Likewise, the EMPTY flag is synchronized to UNCK to indicate when the device is no longer empty and prevent memory read attempts when it is empty.

In addition to the FULL and EMPTY flags, the SN74ALS2233A also has a HALF-FULL flag that is high when 32 or more words are contained in memory and an AF/AE flag (almost full/almost empty) that is high when eight or less locations in memory are filled or eight or less empty locations are available. These flags are useful for signaling when blocks of data may be transferred through the FIFO in consecutive clock cycles.





#### **Bus Conversion**

Shallow FIFO memories are often used when data is transferred between a 16- or 32-bit bus to an 8-bit memory or peripheral device. Figure 4 is an example in which two SN74ALS2232A or two SN74ALS2233A devices are used for converting (folding) a 16-bit bus into an 8-bit bus. The three-state outputs of the FIFOs are used to "ping-pong" between devices. This configuration can be expanded using similar control to accomodate a 32-bit input bus with an 8- or 16-bit output bus. The FIFOs allow data to be transferred in burst mode from the input bus without being slowed by the smaller output bus. With the same folding logic designed to control the input of the FIFOs, data may be transferred from an 8- or 16-bit bus and unfolded to a 16- or 32-bit bus.





# $1K \times 9 \times 2$ Asynchronous FIFOs SN74ACT2235 and SN74ACT2236

# First-In, First-Out Technology

Kam Kittrell Semiconductor Group Texas Instruments



# $1K \times 9 \times 2$ Asynchronous FIFOs SN74ACT2235 and SN74ACT2236

# Introduction

Texas Instruments designed the 'ACT2235 to meet a variety of synchronous or asynchronous bidirectional applications. Two 1K × 9 First-In, First-Out (FIFO) memories are arranged in parallel to buffer data in opposite directions. Data ports may also exchange real-time data. Three-state control (GAB, GBA) and real-time/stored data select (SAB, SBA) match the popular '652 transceiver logic. Produced in TI's EPIC CMOS process, the inputs accept TTL voltage levels. An option to the 'ACT2235 is the 'ACT2236, which has '646 transceiver control (DIR,  $\overline{G}$ ).



Figure 1. SN74ACT2235 Block Diagram

# **FIFO Control**

The 'ACT2235 consists of two FIFO memories, FIFOA and FIFOB. Both FIFOs can be accessed from either port A or port B. Four control signal lines (GAB, GBA, SAB and SBA) control the eight possible data flow paths through the device (these data paths are illustrated in the device data sheet). Each FIFO has a load clock (LDCK) that writes data into memory and an unload clock (UNCK) that reads the data in the same order it was written. Both clocks are positive-edge-triggered and may operate asynchronously to one another. The first word loaded into an empty FIFO propagates directly to the outputs, and the EMPTY flag switches high. EMPTY represents the valid state of data on the outputs (data is valid when EMPTY is high and invalid when EMPTY is low). EMPTY may be used to enable an UNCK pulse when it is synchronized with the bus that will read the data. FULL can qualify a LDCK pulse in the same way.

Figure 2 is an example of an 'ACT2235 interfacing two asynchronous systems. Each system provides a read enable, write enable, and free-running clock. A flag must be synchronized to the system clock to use it as device clock control. Although the flag's high-to-low transition is synchronous to the clock it enables, the low-to-high transition is asynchronous. The output of the latch qualifying this transition can go metastable when bistable (setup and hold) conditions are not met. An output is metastable if it lingers between the specified  $V_{OH}$  and  $V_{OL}$  levels. Two-stage synchronization of the flags reduces the probability of a metastable-induced failure.



Note: Two devices are used for 18-bit width expansion.

#### Figure 2. Controlling the 'ACT2235 Using a Clock, Write Enable, and Read Enable Per System

# **High-Frequency Applications**

A unique feature of the 'ACT2235 is that the UNCK cycle time may be less than the device access time. The 'ACT2235–20 has a maximum LDCK and UNCK frequency of 50 MHz (20 ns cycle time) and a 25-ns maximum access time ( $t_{pd}$  UNCKA or UNCKB to B bus or A bus). In a series of FIFO reads, the next access may be initiated before the present one is complete. The largest concern associated with this technique is the length of time data will be guaranteed as valid. Minimum access time from the rising edge of UNCK may also be viewed as minimum data hold time on the bus. Timing for this relationship is shown in Figure 3. Valid data time from the 'ACT2235 over the commercial temperature range and  $\pm 10\%$  V<sub>CC</sub> is given by:

$$t_v = t_{cvcle} + t_{pd} \min - t_{pd} \max$$

(1)

Data from an 'ACT2235 operating at a 50-MHz clock frequency is valid for at least 7 ns. This allows a 4-ns setup and 1-ns hold with 2 ns of tolerance to the next device in the data path.



For 'ACT2235–20:  $t_{pd}$  min = 12 ns,  $t_{pd}$  max = 25 ns,  $t_V$  = 7 ns



## **Programmable Flags**

Data is often transmitted in packets, where each packet is a specific number of bytes and must be delivered in an unbroken stream. A FIFO transmitting packeted data needs a flag that shows the number of bytes stored. This keeps from breaking the transmission of a packet due to an empty or full condition. The 'ACT2235 has a programmable almost full/almost empty flag for this application. The AF/AEA offset value (X) and the AF/AEB offset value (Y) are programmed separately. AF/AEA is high when FIFOA contains X or fewer words or (1024 minus X) or more words. It is low when FIFOA contains between (X + 1) and (1023 minus X) words. AF/AEB functions in the same manner with its programmed value, Y. The programmed or default value of 256 is chosen during a reset of each FIFO.

The device's internal flag programming logic is illustrated in Figure 4. Programming the AF/AE flag value for each FIFO is done with the define flag inputs ( $\overline{DAF}$ ,  $\overline{DBF}$ ) and resets ( $\overline{RSTA}$ ,  $\overline{RSTB}$ ). Define flag inputs are negative-edge-triggered clocks that store input data to a register. If  $\overline{DAF}$  or  $\overline{DBF}$  is low when the rising edge of  $\overline{RSTA}$  or  $\overline{RSTB}$  occurs, the registered value is used for the FIFO's AF/AE flag. The flag uses the default value of 256 if  $\overline{DAF}$  or  $\overline{DBF}$  is high during the rising edge of  $\overline{RSTA}$  or  $\overline{RSTB}$ .



Figure 4. AF/AEA Flag Programming Logic for FIFOA

Programming both flag offset values from one port is possible using real-time select. Figure 5 is a timing example of programming AF/AEB from port A. To program the AF/AEB offset value (Y) from port A, the binary value for Y is on A0–A8, SAB is low, and GAB is high. With this configuration, the port A data appears on the inputs of FIFOB, and a falling edge of  $\overline{\text{DBF}}$  stores the Y value.





### Output Drive

Charging and discharging the load of a bus with acceptable speed requires high device output drive. The I/O ports of the 'ACT2235 provide a 16-mA I<sub>OL</sub> and an 8-mA I<sub>OH</sub> for this task.

Most memory devices have low drive capability and require buffers to interface to a bus. Large output transistors that support high current are not used because in doing so, the rate of change of current with respect to time (di/dt) increases. When several outputs switch high or low simultaneously, the rate of change of current through ground and  $V_{CC}$  lines multiplies. Voltage transients on the power lines are given by:

$$v = -L \times di/dt$$

where L equals the inductance of the bond wire and package lead.

The 'ACT2235 provides a twofold solution to allow high output current capability for quickly charging and discharging bus loads with low noise. One solution is to reduce the inductance of ground and  $V_{CC}$  lines. The 'ACT2235 has four GND and two  $V_{CC}$  pins in parallel. The resulting ground inductance is about 1/4 that of a single connection, and  $V_{CC}$  inductance is divided in half.

Reducing di/dt per output transistor is another way to minimize voltage transients. TI's patented Output Edge Control (OEC) design divides a large transistor into smaller segments that turn on in series and turn off simultaneously. OEC lowers di/dt, maintains a quick voltage transition through threshold, and avoids the high power consumed when gradually turned off  $.^1$ 

The result of a  $V_{OLP}$  test on the 'ACT2235 is shown in Figure 6.  $V_{OLP}$  is a measurement of ground voltage noise when all outputs of a bus are switched from high to low. Eight of nine outputs of a bus are switched, and the peak voltage rise of the steady-state low output is measured. Maximum ground voltage rise is only 700 mV. Also note that the output fall time is less than 3 ns with a 50-pF load.

<sup>1</sup> Advanced CMOS Logic Designer's Handbook, pages 3-1 through 3-12

(2)



Note: 8 bus outputs switching; 1 remains low

Figure 6

# Conclusion

The 'ACT2235 and 'ACT2236 provide several advantages for high-speed asynchronous bus interfacing. Simple control logic offers great design flexibility. Programmable flags may be used for data flow optimization. High output drive for bus loading is balanced with noise reduction through package and circuit design.

7-16

# FIFO Solutions for Increasing Clock Rates and Data Widths

# First-In, First-Out Technology

Kam Kittrell General Purpose Logic – Semiconductor Group Texas Instruments



• •

. . . .

# FIFO Solutions for Increasing Clock Rates and Data Widths

#### Introduction

Steady increases in microprocessor operating frequencies and bus widths over recent years have challenged system designers to find FIFO memories that meet their needs. To assist the designer, new FIFOs from Texas Instruments are available with features that complement these microprocessor trends.

Higher data transfer rates have dictated the need for FIFOs to evolve into *clocked* architecture wherein data is moved in and out of the device with synchronous controls. Each synchronous control of the clocked FIFO uses enable signals that synchronize the data exchange to a *free-running* (continuous clock).

Since the continuous clocks on each port of a clocked FIFO may operate asynchronously to each other, internal status signals indicating when the FIFO is empty or full can change with respect to either clock. To use a status signal for port control, it is synchronized to the port's clock on a clocked FIFO. Synchronization of these signals with flip-flops introduces metastability failures that increase with clock frequency. Texas Instruments uses two-stage flag synchronization to greatly improve reliability.

Higher clock frequencies augment raw speed, but greater bandwidth is also achieved by increasing the data width. Wider data paths can have the associated cost of large board area due to increased package sizes. New compact packages for TI's FIFOs reduce this cost.

# **Clocked FIFOs**

Clocked FIFOs have become popular for relieving bottlenecks in high-speed data traffic. Data transfers for many systems are synchronized to a central clock with read and write enables. These free-running clocks may be input directly to a clocked FIFO with the same enables controlling its data transfer on the low-to-high transition of the clock.

Reducing the number of clocks keeps the interface simple and easy to manage. Extra logic is needed to produce a gated pulse when using a FIFO that accepts a clock only for a data transfer request. The generated clock signal is a derivative of the master clock with a margin of timing uncertainty. At high clock frequencies, this timing uncertainty is not tolerable, and costly adjustments are needed.

Additional logic is also conserved by implementing flag synchronization on the clocked FIFO. Tracking is done to generate flags that indicate when the memory is empty or full. In many applications, the input and output to the FIFO are asynchronous, and the flag signals must be synchronized for use as control. A read will not be completed on the FIFO if no data is ready, so the EMPTY signal is synchronized to the read clock. This synchronous output ready flag (OR) is useful for controlling read operations. Likewise, the FULL signal is synchronized to the write clock, producing the input ready flag (IR).

# **Flag Synchronization**

As previously explained, one of the advantages of the clocked FIFO is the on-board synchronization of the  $\overline{\text{EMPTY}}$  and  $\overline{\text{FULL}}$  status flags when the input and output are asynchronous. In one method of synchronization, a single flip-flop captures the asynchronous flag's value (see Figure 1). With this method, the rising transition of data may violate the flip-flop's set-up time and produce a metastable event (metastability is a malfunction of a flip-flop wherein the latch hangs between high and low states for an indefinite period of time).



#### Figure 1. Triggering a Metastable Event With a One-Stage Synchronizer

Once a metastable event is triggered, the probability of the output recovering to a high or low level increases exponentially with increased resolve time  $(t_r)$ . The expected time until the output of a single flip-flop with asynchronous data has a metastable event that lasts  $t_r$  or longer is characterized by the following mean time between failures (MTBF) equation:

$$MTBF_1 = \frac{\exp\left(\frac{t_r}{\tau}\right)}{t_o f_c f_d}$$

where

i

- $t_0$  = flip-flop constant representing the time window during which changing data will invoke a failure
- $t_r$  = resolve time allowed in excess of the normal propagation delay
- $\tau$  = flip-flop constant related to the settling time of a metastable event

 $f_c = clock frequency$  $f_d = asynchronous da$ 

a synchronous data frequency. For OR flag analysis, it is the frequency at which data is written to empty memory. For IR flag analysis, it is the frequency at which data is read from full memory.

The MTBF decreases as clock and data frequency increase and as the time allowed for a metastable event to settle  $(t_r)$  decreases.

Metastability failures are a formidable issue for short clock cycle times. Increasing the clock frequency linearly increases the number of metastable events triggered, but the shortened available resolve time exponentially increases the the failure rate. It is impossible to eliminate the possibility of a metastable event under these conditions, but solutions exist to reliably increase the expected time between failures.



Figure 2. Two-Stage Synchronizer
Texas Instruments increases the metastable MTBF by several orders of magnitude for IR and OR flags by employing two-stage synchronization (see Figure 2). For the output of the second stage to be metastable, the first stage must have a metastable event that lingers until it encroaches upon the setup time of the second stage. Adding another stage to a single flip-flop synchronizer is statistically equivalent to increasing its resolve time by the clock period minus its propagation delay. The mean time between failures for a two-stage synchronizer is given by:



where

 $t_p$  = propagation delay of the first flip-flop.



Figure 3. Storage Oscilloscope Plots Taken Over a 15-Hour Duration

Figure 3 compares the two synchronization methods discussed. Both plots were taken at room temperature and nominal  $V_{CC}$  while each data transition violated set-up time. Figure 3(a) shows the performance of an EMPTY flag synchronizer using only one flip-flop, while Figure 3(b) is the IR flag of an SN74ACT7807 with the write clock operating at maximum frequency.

#### **Compact Packaging**

Microprocessor bus widths have continuously doubled every few years to maximize their performance. Bus widths of 32 and 64 bits are commonplace today, whereas they were almost unheard of a few years ago. The downside to the increased bit count is that each subordinate device in the system must match this width with corresponding increases in board size.

New shrink packages for TI's clocked FIFOs provide a solution to this problem. Multiple-byte data paths can be buffered while covering only a fraction of the area of conventional packages. These new FIFO packages are presently available in 56-, 64-, and 80-pin configurations. Dubbed shrink quad flat pack (SQFP), the 64-pin package is used for 9-bit-wide FIFOs, and the 80-pin package is used for 18-bit-wide FIFOs. Both SQFP packages have a lead pitch of 0.5 mm. The 56-pin shrink small-outline package has a 0.025-inch lead pitch and also houses 18-bit-wide FIFOs. A variety of TI's FIFOs are offered in these new packages (see Table 1).

DEVICE	CLOCKED	ORGANIZATION	CLOCK CYCLE TIME (ns)	PACKAGES
SN74ACT2235	No	1K×9×2	20, 30 40, 50	64 SQFP 44 PLCC
SN74ACT7802	No	1K×18	25, 40, 60	80 SQFP 68 PLCC
SN74ACT7811	Yes	1K×18	15, 18, 20, 25	80 SQFP 68 PLCC
SN74ACT7803 SN74ACT7805 SN74ACT7813	Yes	512 × 18 256 × 18 64 × 18	15, 20, 25, 40	56 SSOP
SN74ACT7804 SN74ACT7806 SN74ACT7814	No	512 × 18 256 × 18 64 × 18	20, 25, 40	56 SSOP
SN74ACT7807	Yes	2K × 9	15, 20, 25, 40	64 SQFP 44 PLCC
SN74ACT7808	No	2K × 9	20, 25, 30, 40	64 SQFP 44 PLCC

Table 1. FIFOs Available in Space-Efficient Packages

Figure 4 compares the space savings of the new compact packages compared to competitive surface-mount solutions. Note that a four-byte path constructed with four clocked FIFOs in 32-pin PLCC packages consumes 1.16 in<sup>2</sup>, while two 56-pin SSOP packages cover only 0.59 in<sup>2</sup>.



Figure 4. Surface-Mount Package Area Comparison

## **New Clocked FIFOs**

Four new CMOS clocked FIFOs from Texas Instruments offer a variety of memory depths. All four can match applications that require maximum clock frequencies of 67 MHz and access times of 12 ns. Suited for buffering long packets, the  $2K \times 9$  SN74ACT7807 is the deepest of the four and is available in the 44-pin PLCC or 64-pin SQFP. The SN74ACT7803, SN74ACT7805, and SN74ACT7813 are organized as  $512 \times 18$ ,  $256 \times 18$ , and  $64 \times 18$ , respectively, and have the same pin arrangement in the 56-pin SSOP. Every TI clocked FIFO is easily expanded in word width, and the SN74ACT7803/05/13 may also be arranged to form a bidirectional FIFO. With the two FIFOs connected as in Figure 1, no extra logic is needed for bidirectional operation.



Figure 5. Bidirectional Configuration for the SN74ACT7803

Silicon is currently available for a bidirectional clocked FIFO fabricated in TI's Advanced BiCMOS (ABT) process. The SN74ABT7819 is organized as  $512 \times 18 \times 2$  with two internal independent FIFOs. Each port has a continuous free-running clock, a chip select ( $\overline{CS}$ ), a read/write select ( $\overline{R}/W$ ), and two separate read and write enables for control. It supports clock frequencies in excess of 80 MHz and a maximum access time below 10 ns. This device will be packaged in the 80-pin QFP and 80-pin SQFP.

#### Conclusion

Several semiconductor manufacturers including Texas Instruments have responded to customer needs by providing clocked FIFOs whose synchronous interfaces conform to the requirements of many high-performance systems. Capitalizing on the available continuous system clocks, this architecture limits the amount of necessary glue logic and the number of timing constraints.

Flag synchronization is important for clocked FIFOs buffering between asynchronous systems. Flip-flop synchronizers used for this task have a metastable failure rate that grows exponentially with clock frequency. Texas Instruments employs two stages of synchronization that improve the flags' reliability significantly.

Finally, providing a FIFO buffer for wide buses has historically consumed large amounts of board area. Designers seeking relief from this problem can find it in the packaging options offered for Texas Instruments' FIFOs. Used to house 9- and 18-bit devices, these packages require only about 50% of the space required for conventional surface-mount packages.

7-24

# FIFO Surface-Mount Package Information

## **FIFO Memory Applications**

Jon E. Lyu GPL Products — Semiconductor Group Texas Instruments



7-26

#### **FIFO Surface-Mount Package Information**

#### Introduction

Texas Instruments provides seven types of plastic surface-mount packages for CMOS FIFO memory devices. These packages and the data bus width that each package can provide are listed in Table 1.

PACKAGE	# OF DATA BITS				
44-pin PLCC	9				
64-pin SQFP	9				
56-pin SSOP	18				
68-pin PLCC	18				
80-pin SQFP	18				
80-pin QFP	18				
120-pin SQFP	32 or 36				
SSOP = shrink small-outline package PLCC = plastic leaded chip carrier SQFP = shrink quad flat pack					

Table 1. Plastic Surface-Mount FIFO Packages

This application report discusses several topics concerning the FIFO packages listed in Table 1:

• The thermal resistance, R<sub>OJA</sub>, and the chip junction temperature of the device.

- The need for dry packing to maintain safe moisture levels inside the package.
- The three methods used by Texas Instruments for shipping FIFOs to customers.
- The package dimensions, including two-dimensional drawings that show areas, heights, and lead pitches.
- The area comparison of surface-mount packages used for commercial FIFO memories.
- The test sockets available for surface-mount FIFO packages.

#### **Thermal Resistance**

Thermal resistance is defined as the ability of a package to dissipate heat generated by an electronic device and is characterized by  $R_{\Theta JA}$ .  $R_{\Theta JA}$  is the thermal resistance from the IC chip junction to the free air (ambient). Units for this parameter are in degrees Celsius per watt. Table 2 lists  $R_{\Theta JA}$  for SSOP, PLCC, SQFP, and QFP packages under five different air flow environments: 0, 100, 200, 250, and 500 linear feet/minute. The chip junction temperature (T<sub>J</sub>) can be determined using equation 1.

$$T_J = R_{\Theta JA} \times P_T + T_A$$

(1)

where

 $T_{J} = chip junction temperature (°C)$   $R_{\Theta JA} = thermal resistance, junction to free-air (°C/watt)$   $P_{T} = total power dissipation of the device (watts)$  $T_{A} = free-air (ambient) temperature in the particular environment in which the device is operating (°C)$ 

PACKAGE	LEAD	R <sub>OJA</sub> (°C/W)								
PACKAGE	FRAME	0 LFPM	100 LFPM	200 LFPM	250 LFPM	500 LFPM				
56-pin SSOP	Copper	94.2	82.2	N/A	70	57.8				
44-pin PLCC	Copper	65	N/A	N/A	N/A	N/A				
68-pin PLCC	Copper	47.2	43.4	N/A	32.7	27.8				
64-pin SQFP	Copper	92.5	87.8	N/A	72.9	57.8				
80-pin SQFP	Copper	87.8	79.1	N/A	67.3	54.2				
120-pin SQFP <sup>†</sup>	Copper	49.6	44.3	N/A	38.3	28.6				
80-pin QFP	Alloy 42	80	67	61	N/A	N/A				

### Table 2. Thermal Resistance, R<sub>OJA</sub>, for FIFO Packages

<sup>†</sup> Heat spreader molded inside the package

N/A = not available

Note that  $R_{\Theta JA}$  generally increases with decreasing package size; however, this is not true with the 120-pin SQFP package. A heat spreader molded inside the package absorbs a large amount of heat dissipated by the device. As a result, this package provides a relatively low  $R_{\Theta JA}$ . The 120-pin SQFP is the only package in Table 2 that incorporates a heat spreader.

## **Package Moisture Sensitivity**

When a plastic surface-mount package is exposed to temperatures typical of furnace reflow, IR (infrared) soldering, or wave soldering (215°C or higher), the moisture absorbed by the package will turn to steam and expand rapidly. The stress caused by this expanding moisture can result in internal and external cracking of the package which can lead to reliability failures. Possible damage includes the delamination of the plastic from the chip surface and lead frame, damaged bonds, cratering beneath the bonds, and external package cracks.

To prevent potential damage, packages that are susceptible to the effects of moisture expansion undergo a process called dry pack. This dry pack process helps to reduce moisture levels inside the package. The process consists of a 24-hour bake at 125°C followed by sealing of the packages in moisture barrier bags with desiccant to prevent reabsorption of moisture during the shipping and storage processes. These moisture barrier bags allow a shelf storage of 12 months from the date of seal. Once the moisture barrier bag is opened, the devices in it must be handled by one of the following four methods, listed in order of preference:

- 1. The devices may be mounted within 48 hours in an atmospheric environment of less than 60% relative humidity and less than 30°C.
- 2. The devices may be stored outside the moisture barrier bag in a dry atmospheric environment of less than 20% relative humidity until future use.
- 3. The devices may be resealed in the moisture barrier bag adding new fresh desiccant to the bag. When the bag is opened again, the devices should be used within the 48-hour time limit or resealed again with fresh desiccant.
- 4. The devices may be resealed in the moisture barrier bag using the original desiccant. This method does not allow the floor life of the devices to be extended. The cumulative exposure time before reflow must not exceed a total of 48 hours.

All plastic surface-mount FIFO devices are tested for moisture sensitivity in accordance with Texas Instruments' IPC-SM-786 procedure.

## Shipping Methods/Quantities/Dry Pack

Three methods are used by Texas Instruments for shipping FIFOs to customers. These methods are tubes, tape/reel, and trays. The quantities for each of the shipping methods are listed in Table 3. The shipping quantity is defined as the maximum number of packages that can be packed in a single shipping unit (e.g., the maximum number of 56-pin SSOP packages that can be packed in a tube is 20). Whether or not the packages require dry pack before shipping is denoted by a yes or no in the DRY PACK column.

DAOKAOF	S	DRYPACK		
PACKAGE	TUBE <sup>†</sup> TAPE/REEL <sup>†</sup> TRA		TRAYS <sup>†</sup>	DATFACK
56-pin SSOP	20	500	N/A	No
44-pin PLCC	27	500	N/A	No
68-pin PLCC	18/19 <sup>‡</sup>	250	N/A	Yes
64-pin SQFP	N/A	N/A	50	Yes
80-pin SQFP	N/A	N/A	50	Yes
120-pin SQFP	N/A	N/A	50/84 <sup>§</sup>	Yes
80-pin SQFP	N/A	N/A	50	Yes

Table 3. Shipping Methods and Quantities

<sup>†</sup> Texas Instruments reserves the right to change any of the shipping quantities at any time without notice.

<sup>‡</sup> 18 packages can be packed in a single tube when pin is used as a tap, or 19 packages can be packed in a tube when plug is used as a tap.

§ Depending on tray size

N/A = not applicable

### **Package Dimensions and Area Comparison**

Figure 1 contains two-dimensional drawings of the seven available surface-mount FIFO packages. For detailed mechanical drawings of these packages, please refer to the mechanical drawing section of the 1992 *High-Performance FIFO Memories Data Book*.





Figure 2 shows the area comparison of surface-mount packages for FIFOs from Texas Instruments and other FIFO vendors.



Figure 2. Surface-Mount Package Area Comparison

#### **Test Sockets**

For prototype development of a system, it is often an advantage to have sockets for surface-mount products. Test sockets available for use with Texas Instruments' FIFO packages are listed in Table 4. Only one manufacturer is listed for each socket type, although other vendors may offer comparable sockets.

PACKAGE	MANUFACTURER	NUMBER	DESCRIPTION
56-pin SSOP	Yamaichi	IC51-0562-1387	Solder through-hole
44-pin PLCC	NEY	6044	Solder through-hole
68-pin PLCC	NEY	6068	Solder through-hole
64-pin SQFP	Yamaichi	IC51-0644-807	Solder through-hole
80-pin SQFP	Yamaichi	IC51-0804-808	Solder through-hole
120-pin SQFP	Yamaichi	In development (as of 6/92)	Solder through-hole
80-pin QFP	Yamaichi	IC51-0804-394	Solder through-hole

Table 4. Table 4. Test Sockets for FIFO Packages

.

7-32

# Metastability Performance of Clocked FIFOs

Author Chris Weilheuser



7-34

#### Metastability Performance of Clocked FIFOs

#### Introduction

This paper is intended to help the user understand more clearly the issues relating to the metastable performance of Texas Instruments' Clocked FIFOs in asynchronous system applications. It will discuss basic metastable operation theory, show the equations used to calculate metastable failure rates for one and two stages of synchronization, and describe the approach TI has used for synchronizing the status flags on its series of clocked FIFOs. Additionally, a test setup for measuring the failure rate of a device to determine its metastability parameters is shown, and results are given for both an advanced BiCMOS (ABT) FIFO and an advanced CMOS (ACT) FIFO. Using these parameters, calculations of MTBF under varying conditions are performed.

#### Metastability

Metastability in digital systems occurs when two asynchronous signals combine in such a way that their resulting output goes to an indeterminate state. A common example of this is the case of data violating the setup and hold specifications of a latch or a flip-flop. In a synchronous system, the data will always have a fixed relationship with respect to the clock. As long as that relationship obeys the setup and hold requirements for the device, the output will go to a valid state within its specified propagation delay time. However, in an asynchronous system the relationship between data and clock is not fixed and, therefore, occasional violations of setup and hold times can occur. When this happens, the output may go to an intermediate level between its two valid states and remain there for an indefinite amount of time before resolving itself, or it may simply be delayed before making a normal transition<sup>1</sup>. In either case, a metastable event has occurred.

Metastable events can occur in a system without causing a problem, so it is necessary to define what constitutes a failure before attempting to calculate a failure rate. For a simple CMOS latch, as shown in Figure 1, valid data must be present on the input for a specified period of time before the clock signal arrives (setup time) and must remain valid for a specified period of time with respect to the clock transition (hold time) to guarantee the output will function predictably. This leaves a small window of time with respect to the clock  $(t_0)$  during which the data is not allowed to change. If a data edge does occur within this aperture, the output may go to an intermediate level and remain there for an indefinite amount of time before resolving itself either high or low, as illustrated in Figure 2. This metastable event can cause a failure only if the output has not resolved itself by the time that it must be valid for use (for example, as an input to another stage). Therefore, the amount of resolve time allowed a device plays a large role in calculating its failure rate.



Figure 1. Simple CMOS Latch



Figure 2. Output at Intermediate Level Due to Data Edge Within to Aperture

The probability of a metastable state persisting longer than a time  $t_r$  decreases exponentially as  $t_r$  increases<sup>2</sup>. This relationship can be characterized by the equation

$$\mathbf{F}(\mathbf{t}_{\mathbf{r}}) = \mathbf{e}\left(-\mathbf{t}_{\mathbf{r}}/\tau\right) \tag{1}$$

where the function  $F(t_r)$  is the probability of nonresolution as a function of resolve time allowed,  $t_r$ , and the circuit time constant  $\tau$  (which has also been shown to be inversely proportional to the gain-bandwidth product of the circuit)<sup>3,4</sup>.

For a single-stage synchronizer with a given clock frequency and an asynchronous data edge that has a uniform probability density within the clock period, the rate of generation of metastable events can be calculated by taking the ratio of the setup and hold time window described above to the time between clock edges and multiplying by the data edge frequency. This generation rate of metastable events coupled with the probability of nonresolution of an event as a function of the time allowed for resolution gives the failure rate for that set of conditions. The inverse of the failure rate is the mean time between failure (MTBF) of the device and is calculated with the formula shown below:

$$\frac{1}{\text{failure rate}} = \text{MTBF}_{1} = \frac{e^{(t_{I}/\tau)}}{t_{0} f_{c} f_{d}}$$
(2)

where

- $t_r$  = the resolve time allowed in excess of the normal propagation delay time of the device
- $\tau$  = the metastability time constant for a flip-flop
- t<sub>0</sub> = a constant related to the width of the time window or aperture wherein a data edge will trigger a metastable event
- $f_c = the clock frequency$

. .

 $f_d$  = the asynchronous data edge frequency

7–36

The parameters  $t_0$  and  $\tau$  are constants that are related to the electrical characteristics of the device in question. The simplest way to determine their values is to measure the failure rate of the device under specified conditions and solve for them directly. If the failure rate of a device is measured at different resolve times and plotted, the result is an exponentially decaying curve. When plotted on a semilogarithmic scale, this becomes a straight line the slope of which is equal to  $\tau$ . Therefore, two data points on the line are sufficient to calculate the value of  $\tau$  using the formula below:

$$\tau = \frac{t_{r2} - t_{r1}}{\ln(N1/N2)}$$
(3)

where

 $t_{r1}$  = resolve time 1

 $t_{r2}$  = resolve time 2

N1 = the number of failures relative to  $t_{r1}$ 

N2 = the number of failures relative to  $t_{r2}$ 

After determining the value for  $\tau$ , t<sub>0</sub> may be solved for directly.

The formula for calculating the MTBF of a two-stage synchronizer is merely an extension of equation 1<sup>5</sup>:

$$MTBF_2 = \frac{e^{\left(t_{r1}/\tau\right)}}{t_0 f_c f_d} \times e^{\left(t_{r2}/\tau\right)}$$
(4)

where

 $t_{r1}$  = the resolve time allowed for the first stage of the synchronizer

 $t_{r2}$  = the resolve time allowed in excess of the normal propagation delay external to the device

 $f_c$ ,  $f_d$ ,  $\tau$  and  $t_0$  are as defined previously, with  $\tau$  and  $t_0$  assumed to be the same for both stages

The first term calculates the MTBF of the first stage of the synchronizer, which in effect becomes the generation rate of metastable events for the next stage. The second term then calculates the probability that the metastable event will be resolved based on the value of  $t_{r2}$ , the resolve time allowed external to the synchronizer. The product of the two terms gives the overall MTBF for the two-stage synchronizer.

#### **TI Clocked FIFOs**

TI's clocked FIFOs are designed to reduce the occurrence of metastable errors due to asynchronous operation. This is achieved through the use of two- and three-stage synchronizing circuits that generate the status flag outputs IR (input ready) and OR (output ready). In a typical application, words may be written to and then read from the FIFO at varying rates independent of one another, resulting in asynchronous flag signal generation (internally) at the boundary conditions of full and empty. For example, consider the operation when the FIFO is at the full boundary condition with writes taking place faster than and asynchronously to reads. The IR flag will be low, signifying that the FIFO is full and can accept no more words. When a read occurs, the FIFO is no longer completely full. This causes an internal flag signal to go high, allowing another write to take place. Since the exit from the full state happens asynchronously to the write clock of the FIFO, this flag is not useful as a system write enable signal. The solution is to synchronize this internal flag to the write clock through two D-type flip-flop stages and output this synchronized signal as the IR flag (see Figure 3). The OR status flag is generated in a similar manner at the empty boundary condition and is synchronized to the read clock through a three-stage synchronizing circuit.



#### Figure 3. IR Flag Synchronizer

The remainder of this discussion will pertain to the metastability performance of the two-stage IR synchronizer, which is the limiting case of the two in terms of MTBF characteristics. As mentioned above, the internal flag signal that goes high on a read and low on a write is synchronized to the write clock through two D-type flip-flop stages. Since this results in the IR flag status of the FIFO being delayed for two clock cycles, a predictive circuit is used to clock the status into the synchronizer at (full minus two) words so that the action of the IR flag going low coincides with the actual full status of the FIFO. However, once the FIFO is full and IR is low, a read that causes the internal flag to go high will not be reflected in the status of the IR flag until two write clocks have occurred.

With the FIFO full and the IR flag low, a read will cause the internal flag signal to go high. This signal will be clocked into the first stage of the two-stage synchronizer on the next write clock. Because these two signals are asynchronous to one another, the potential for the output of the first stage of the synchronizer to go to a metastable state exists. If this condition persists until the next write clock rising edge, a metastable condition could be generated in the second stage and reflected on the IR flag output. This metastable condition manifests itself as a delay in propagation time and is considered a failure only if it exceeds the maximum delay allowed in an application.

The effectiveness of the two-stage synchronizer becomes apparent when attempting to generate failures at a rate high enough to count in a reasonable period of time. As mentioned above, a metastable event generated in the first stage must persist until the next write clock, i.e., when that data is transferred to the second stage. Thus, the resolve time for the first stage is governed by the frequency or period of the write clock. At slower frequencies, the failure rate of the first stage is very low, resulting in a low metastable generation rate to the second stage. The second stage of the synchronizer further reduces the probability of a metastable failure based on the resolve time allowed at the output. The overall failure rate of the data centered about the setup and hold window), by decreasing the resolve time of the first stage (increasing the write clock frequency), and also by reducing the external resolve time at the output.

#### Test Setup for Measuring FIFO Flag Metastability

The failure rate of a device can be measured on a test fixture as depicted in Figure 4. The input waveforms used on this setup are also shown in Figure 4. Rising data is jittered asynchronously about the setup and hold aperture of the device under test (DUT) in a +/-400-ps window with respect to the device clock (WCLK). The output of the DUT is then latched into two separate flip-flops, FF1 and FF2, by two different clock signals, CLK1 and CLK2. The resolve time  $t_r$  is set by the relationship between CLK1 and WCLK and is measured as the delta between the normal output transition time and the rising edge of CLK1 minus the setup time required for FF1. CLK2 occurs long enough after CLK1 to allow sufficient time for the DUT to have resolved itself to a valid state. The outputs of FF1 and FF2 are compared by the exclusive OR gate, the output state of which is latched into FF3 by CLK3. When a metastable failure occurs, the output of the exclusive OR gate goes high, caused by FF1 and FF2 having opposite data due to the DUT not having resolved itself by time  $t_r$ . On the next cycle, low data is clocked out of the DUT and into FF1 and FF2 in order to reset the status latch, FF3. Failures are counted for different resolve times, and  $\tau$  is then calculated using equation 3.





Using the test setup described above, failure rates were measured for both an SN74ABT7819512 $\times$ 18 $\times$ 2 clocked FIFO and an SN74ACT78072K $\times$ 9 clocked FIFO. The device is initially written full to set IR low at the boundary condition. A read clock is generated to send the internal flag high, and a jitter signal is superimposed on it to sweep asynchronously with respect to the write clock in an envelope 800 ps wide and centered such that the IR flag goes high alternately on the second and third write clocks following the read clock. The nominal write clock frequency of the test setup is 40 MHz, but to increase the failure rate to an observable level, a pulse is injected into the write clock stream just after the read clock occurs such that the first and second write clocks (the ones that clock the status through the synchronizer) are only 5.24 ns apart. This increases the effective write clock frequency to 191 MHz, reducing the resolve time allowed the first stage and, thus, increasing the failure rate.

This test setup and these actions together create the necessary conditions to generate a metastable occurrence on the IR output that is seen after the second write clock and manifests itself as a delay in propagation time. In this instance, the write clock is the synchronizing clock, and the read clock generates the asynchronous internal data signal. CLK1 was adjusted to vary the external resolve time  $t_{r2}$ , and the resulting failure rates were recorded.

## **Test Results**

RESOLVE TIME,	NUMBER OF FAILURES/HOUR	NUMBER OF FAILURES/SECOND	MTBF (SECONDS)		
0.27	890	0.2472	4.04		
0.39	609	0.1692	5.91		
0.53	396	0.1101	9.08		

SN74ABT7819 Failure Rates<sup>†</sup>

 $^{\dagger}$  V<sub>CC</sub> = 4.5 V, T<sub>A</sub> = 25°C

After measuring the metastable performance of the ABT7819, some assumptions must be made in order to calculate the parameters  $\tau$  and t<sub>0</sub>. Because the individual flip-flops comprising the two-stage synchronizer cannot be measured separately, it is first assumed that the values for  $\tau$  and t<sub>0</sub> are the same for both. This is a safe assumption, as these constants are driven by the process technology and because the schematics are identical. The other assumption made involves determining the resolve time allowed in the first stage of the synchronizer (t<sub>r1</sub>). The clock period is set at 5.24 ns, but the delay through the flip-flop and the setup time to the next stage must be subtracted from the clock period to arrive at the true value of t<sub>r1</sub>. These values could not be measured directly and were therefore estimated from SPICE analysis to be 1.3 ns.

Using equation 4 and the measured failure rates to calculate  $\tau$  results in a value of 0.33 ns for the conditions given. The following values from the test setup must be used in order to solve for t<sub>0</sub>:

 $\begin{array}{rcl} t_{r1} &=& 3.94 \mbox{ ns} (5.24\mbox{-ns} clock period - 1.3\mbox{-ns} setup and delay time) \\ t_{r2} &=& 0.27 \mbox{ ns} (set externally at IR output by CLK1) \\ f_c &=& 40 \mbox{ MHz} \\ f_d &=& 125 \mbox{ MHz} (4\mbox{-MHz} input adjusted by 25/0.8 jitter ratio) \\ \mbox{ MTBF}_2 &=& 4.04 \mbox{ s} \end{array}$ 

Substituting these values into equation 4 and solving for to yields a value of 16.9 ps.

The table below summarizes the results for the SN74ABT7819 and SN74ACT7807 clocked FIFOs. An internal setup and delay time of 1.8 ns was assumed for the SN74ACT7807.

TA	v	SN74A	BT7819	SN74ACT7807		
	Vcc	τ ( <b>ns</b> )	t <sub>o</sub> (ps)	τ ( <b>ns</b> )	t <sub>o</sub> (ps)	
	4.5 V	0.33	16.9	0,50	1.13	
25°C	5.0 V	0.30	7.0	0.40	2.05	
	5.5 V	0.23	28.8	0.30	9.40	

Values of t and to for SN74ABT7819 and SN74ACT7807

A word of caution: these numbers indicate the performance of only a few devices and are not intended to represent a fully characterized parameter. However, they should be valid for the purpose of relative performance comparisons, and the values do fall within the expected range given the circuit configuration and process technology in which the devices are fabricated.

#### **MTBF** Comparison

With the constants  $\tau$  and t<sub>0</sub> now known, calculations of the MTBF of the device under different operating conditions may be performed. First, however, consider an example of the metastability performance of a single-stage synchronizer using equation 2 and the circuit constants  $\tau$  and t<sub>0</sub> from the measurements above. Assume an application running with a 33-MHz write clock, an 8-MHz read clock, a 9-ns maximum propagation delay time for the IR path, and a 5-ns setup time for IR to the next device. Therefore,

 $t_r = 16 \text{ ns} (30 \text{ -ns clock period} - 9 \text{ -ns propagation delay} - 5 \text{ -ns } t_{su})$ 

 $f_c = 33 MHz$ 

 $f_d = 8 MHz$ 

Using equation 2 to calculate the MTBF gives  $2.55 \times 10^{17}$  seconds, or a little bit more than 8 billion years.

However, the reliability of a one-stage synchronizer degrades as operating frequency increases. With a 50-MHz write clock, a 12-MHz read clock, a 9-ns maximum delay, and a 5-ns setup time,

- $t_r = 6 \text{ ns} (20 \text{ -ns clock period} 9 \text{ -ns propagation delay} 5 \text{ -ns } t_{su})$
- $f_c = 50 \text{ MHz}$
- $f_d = 12 MHz$

Substituting these values into equation 2 yields an MTBF of about 2 hours. This performance is unacceptable, even with a device fabricated in the 0.8-µm BiCMOS process, which is more resistant to metastability than other processes.

The benefits of two-stage synchronization become evident with the next example. Assuming the same conditions stated in the previous case,

 $t_{r1} = 18.7$  ns (20-ns clock period -1.3-ns setup and delay time)

 $t_{r2} = 6 \text{ ns} (20 \text{ -ns clock period} - 9 \text{ -ns propagation delay} - 5 \text{ -ns } t_{su})$ 

 $f_c = 50 \text{ MHz}$ 

 $f_d = 12 MHz$ 

Using equation 4 to calculate the MTBF gives  $3.16 \times 10^{28}$  seconds, or  $1.00 \times 10^{21}$  years.

The table below gives a performance summary of both one- and two-stage synchronizing solutions under different conditions.

CONDITIONS	ACT 1-STAGE	ABT 1-STAGE	ACT 2-STAGE	ABT 2-STAGE					
f <sub>c</sub> = 33 MHz, f <sub>d</sub> = 8 MHz	8400 years	8.1 × 10 <sup>9</sup> years	2.62 × 10 <sup>28</sup> years	4.77 × 1047 years					
$f_c = 40 \text{ MHz}, f_d = 10 \text{ MHz}$	92 days	1400 years	3.56 × 10 <sup>19</sup> years	2.18 × 10 <sup>34</sup> years					
$f_c = 50 \text{ MHz},  f_d = 12 \text{ MHz}$		2 hours	4.90 × 10 <sup>10</sup> years	1.00 × 10 <sup>21</sup> years					
$f_c = 67 \text{ MHz}, f_d = 16 \text{ MHz}$			417 years	1.28 × 10 <sup>9</sup> years					
f <sub>c</sub> = 80 MHz, f <sub>d</sub> = 20 MHz				2900 years					

M٦	<b>FBF</b>	Co	m	D۵	ria	on	n
		~~~					

<sup>†</sup> Assumptions for the MTBF comparisons:

1) The values for t<sub>0</sub> and  $\tau$  are those given previously for both the ABT and ACT devices with V<sub>CC</sub>= 4.5 V, T<sub>A</sub> = 25°C.

2) Flag propagation delay time (WCLK to IR) is assumed to be 9 ns.

 Setup times to the next device are 5 ns (up to 50-MHz operation), 4 ns (for 67-MHz operation), and 3 ns (for 80-MHz operation).

## Conclusion

In a digital system, asynchronous operation can cause random errors due to metastability failures under various conditions. Because of their nature, these errors can be very difficult to analyze, but their rate of occurrence (or MTBF of a device) may be predicted to give an indication of overall system reliability. Certain parameters of a device ( $t_0$  and  $\tau$ ) are necessary to perform these calculations and are provided herein for both the ABT and ACT families of clocked FIFOs.

Metastability failures in asynchronous systems become increasingly more prevalent at higher operating frequencies. The MTBF comparison clearly indicates the need for addressing these issues with respect to system reliability at operating frequencies in excess of 33 MHz.

With its series of clocked FIFOs, Texas Instruments provides a solution to this problem by synchronizing the boundary status flags with at least two stages to improve the metastable MTBF characteristics over one-stage synchronization. This architecture allows system designers to utilize the high-frequency performance of the device without adversely affecting system reliability due to inadequate synchronization methods.

## References

- 1. J. Horstmann, H. Eichel, and R. Coates, "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test," IEEE Journal of Solid State Circuits, February 1989, p. 146.
- 2. H. Veendrick, "The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate," IEEE Journal of Solid State Circuits, April 1980, p. 169.
- 3. S. T. Flannagan, "Synchronization Reliability in CMOS Technology," IEEE Journal of Solid State Circuits, August 1985, p. 880.
- 4. T. Kacprzak and A. Albicki, "Analysis of Metastable Operation in RS CMOS Flip-Flops," IEEE Journal of Solid State Circuits, February 1987, p. 59.
- 5. L. Kleeman and A. Cantoni, "Metastable Behavior in Digital Systems," IEEE Design and Test of Computers, December 1987, p. 4.



.

.

8-2

## **ORDERING INSTRUCTIONS**

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.

\_\_\_\_\_

----

\_\_\_\_

		EXAMPLE:	SN	74AC17801	FN	к
			1	2	3	4
1.	Prefix			/	/	/
	Blank = (Standard product)					
	SN = Standard prefix			/ /		
	SNJ = JEDEC Publication 101, Class B					
	JANB = MIL-M-38510 Qualified					
2.	Unique Circuit Description				/	
	Must contain nine or ten characters					
	(from individual data sheet)					
З.	Package					
	Must contain one to three letters:					
	DL, DW = plastic small-outline package					
	FN = plastic J-leaded chip carrier					
	N, NT = plastic dual-in-line package			/		
	PBM, PH = JEDEC metric plastic quad flatpack					
	PCB, PM, PN = plastic shrink quad flatpack					
	PQ ≃ JEDEC plastic quad flatpack					
4.	Tape and Reel Packaging					

Must be designated by the letter R and valid for surface-mount packages only. All orders for tape and reel must be for whole reels.



## DL028, DL048, and DL056 plastic small-outline packages

Each of these small-outline packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. All linear dimensions are in inches with millimeters in parentheses.

- B. Leads are within 0.0035 (0,089) radius of true position at maximum material condition.
- C. Lead tips are coplanar within 0.004 (0,102).
- D. Body dimensions do not include mold flash, protrusion, or qate burr.
- E. Mold flash, protrusion, or qate burr shall not exceed 0.015 (0,381).
- F. Interlead flash shall be controlled by TI statistical process control (additional information available through TI field office).
- G. Lead length is measured from the lead tip to a point 0.010 (0,254) above the seating plane.



## DW016, DW020, DW024, and DW028 plastic small-outline packages

Each of these small-outline packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require nc additional cleaning or processing when used in soldered assembly.



NOTES: A. All linear dimensions are in inches with millimeters in parentheses.

B. Leads are within 0.005 (0,127) radius of true position at maximum material condition.

- C. Lead tips are coplanar within 0.004 (0,102).
- D. Body dimensions do not include mold flash or protrusion.
- E. Mold protrusion shall not exceed 0.006 (0,15).

F. Interlead flash controlled by TI Statistical Process Control (additional information available through local TI sales office).



## FN020, FN028, FN044, FN052, FN068, and FN084 plastic J-leaded chip carriers

Each of these chip carrier packages consists of a circuit mounted on a lead frame and enncapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.



- D. Datum -H- is located at top of leads where they exit plastic body.
- E. Location of datums -A and -B to be determined at datum -H -
- F. Determined at seating plane C -



JEDEC	NO. OF	. OF A		A	A <sub>1</sub>		D, E		D <sub>1</sub> , E <sub>1</sub>		D <sub>2</sub> , E <sub>2</sub>	
OUTLINE	PINS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	BASIC
MO-047AA	20	4,19 (0.165)	4,57 (0.180)	2,29 (0.090)	3,05 (0.120)	9,78 (0.385)	10,03 (0.395)	8,89 (0.350)	9,04 (0.356)	7,37 (0.290)	8,38 90.330)	5,08 (0.200)
MO-047AB	28	4,19 (0.165)	4,57 (0.180)	2,29 (0.090)	3,05 (0.120)	12,32 (0.485)	12,57 (0.495)	11,43 (0.450)	11,58 (0.456)	9,91 (0.390)	10,92 (0.430)	7,62 (0.300)
MO-047AC	44	4,19 (0.165)	4,57 (0.180)	2,29 (0.090)	3,05 (0.120)	17,40 (0.685)	17,65 (0.695)	16,51 (0.650)	16,66 (0.656)	14,99 (0.590)	16,00 (0.630)	12,70 (0.500)
MO-047AD	52	4,19 (0.165)	5,08 (0.200)	2,29 (0.090)	3,30 (0.130)	19,94 (0.785)	20,19 (0.795)	19,05 (0.750)	19,20 (0.756)	17,53 (0.690)	18,54 (0.730)	15,24 (0.600)
MO-047AE	68	4,19 (0.165)	5,08 (0.200)	2,29 (0.090)	3,30 (0.130)	25,02 (0.985)	25,27 (0.995)	24,13 (0.950)	24,33 (0.958)	22,61 (0.890)	23,62 (0.930)	20,32 (0.800)
MO-047AF	84	4,19 (0.165)	5,08 (0.200)	2,29 (0.090)	3,30 (0.130)	30,10 (1,185)	30,35 (1,195)	29,21 (1,150)	29,41 (1,141)	27,69 (1.090)	28,70 (1.130)	25,40 (1,000)

# FN020, FN028, FN044, FN052, FN068, and FN084 plastic J-leaded chip carriers (continued)

NOTES: A. All dimensions conform to JEDEC Specification MO-047AA/AF. Dimensions and tolerancing are per ANSI Y14.5M-1982. F. Determined at seating plane  $\boxed{-C-}$ .



## N014, N016, and N020 300-mil plastic dual-in-line packages

These dual-in-line packages consist of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 0.300 (7,62) centers (see Note B). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. All linear dimensions are in inches with millimeters in parentheses.

- B. Each pin centerline is located within 0.010 (0,254) of its true longitudinal position.
- C. This dimension does not apply for solder-dipped leads.
- D. When solder dip is specified, dipped area of the lead extends from the lead tip to at least 0.20 (0,51) above seating plane.



### N028, N040, N048, and N052 600-mil plastic dual-in-line packages

These dual-in-line packages consist of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 0.600 (15,24) centers (see Note B). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. All linear dimensions are in inches with millimeters in parentheses.

B. Each pin centerline is located within 0.010 (0,25) of its true longitudinal position.

C. This dimension does not apply for solder-dipped leads.

D. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.020 (0,51) above seating plane.



## NT024 and NT028 600-mil plastic dual-in-line packages

These dual-in-line packages consist of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 0.300 (7,62) centers (see Note B). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. All linear dimensions are in inches with millimeters in parentheses.

B. Each pin centerline is located within 0.010 (0,254) of its true longitudinal position.

- C. This dimension does not apply for solder-dipped leads.
- D. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0.020 (0,51) above seating plane.



## PBM120 JEDEC metric plastic quad flatpack

This plastic package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting, and leads are spaced on 0,80-mm centers with an 0,80-mm foot length. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Maximum deviation from coplanarity is 0,1 mm.

B. All dimensions and notes for JEDEC outline MO-xxxxx apply.



## PCB120

## JEDEC metric plastic shrink quad flatpack

This plastic package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting, and leads are spaced on 0,40-mm centers with a 0,535-mm foot length. Leads require no additional cleaning or processing when used in soldered assembly.

NOTES: A. All linear dimensions are in millimeters.

B. Datum plane \_\_\_\_ located at top of mold parting line and coincident with top of lead. Where lead exits plastic body.

-H-

C. Datum A-B and -D- to be determined where center leads exit plastic body at datum plane

D. Body dimensions (X and Y) do not include mold protrusion. Allowable mold protrusion is 0,253mm.



8-12





## PH080

## JEDEC metric plastic quad flatpack

This plastic package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting, and leads are spaced on 0,80-mm centers with a 0,80-mm foot length. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. All linear dimensions are in millimeters.

B. Maximum deviation from coplanarity is 0,1 mm.


#### PM64, PN80, and PZ100 JEDEC metric plastic shrink quad flatpacks

These plastic packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting, and leads are spaced on 0,50-mm centers with a 0,50-mm foot length. Leads require no additional cleaning or processing when used in soldered assembly.

NOTES: A. All linear dimensions are in millimeters.

B. Datum plane \_\_\_\_ located at top of mold parting line and coincident with top of lead. Where lead exits plastic body.

C. Datum A-B and -D- to be determined where center leads exit plastic body at datum plane -H-.

D. Body dimensions (X and Y axis) do not include mold protrusion. Allowable mold protrusion is 0,25mm.

E. When number of leads per side is even, datum are determined by adding half-pitch basic dimension to the centerline of the adjacent lead. When number of leads per side is odd, datum A\_B and \_\_D\_ are determined by the centerline of the center lead.







#### PQ100, PQ132, and PQ164 JEDEC plastic quad flatpacks

These plastic packages consist of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting and leads are spaced on 0,64 (0.025) centers with a 0,64 (0.025) foot length. Leads require no additional cleaning or processing when used in soldered assembly.



#### PQ100, PQ132, and PQ164 JEDEC plastic quad flatpacks (continued)



		100	132	164
JEDEC OUTLINE		MO-69AD	MO-69AE	MO-69AF
D	MAX	22,48 (0.885)	27,56 (1.085)	32,64 (1.285)
	MIN	22,23 (0.875	27,31 (1.075)	32,39 (1.275)
D1	MAX	19,13 (0.753)	24,21 (0.953)	29,29 (1.153)
	MIN	18,97 (0.747)	24,05 (0.947)	29,13 (1.147)
D2	MAX	22,94 (0.903)	28,01 (1.103)	33,10 (1.303)
	MIN	22,78 (0.897)	27,86 (1.097)	32,94 (1.297)
D3	NOM	24 @ 0,64 (0.025)	32 @ 0,635 (0.025)	40 @ 0,635 (0.025)
		= 15,24 (0.600)	= 20,32 (0.800)	= 25,40 (1.000)
D4	MAX	9,60 (0.378)	11,99 (0.472)	14,53 (0.572)
	MIN	9,45 (0.372)	12,14 (0.478)	14,58 (0.578)



# **TI** North Offices

ALABAMA: Huntsville: (205) 837-7530 ARIZONA: Phoenbc: (602) 995-1007 CALIFORNIA: Invinte: (C714) 660-1200 Roseville: (916) 786-9206 San Diego: (619) 278-9600 Santa Clara: (408) 980-9000 Woodland Hills: (818) 704-8100 COLORADO: Aurora: (303) 368-8000 CONNECTICUT: Wallingford: (203) 269-0074 FLORIDA: Attamonte Springe: (407) 260-2116 Fort Lauderdale: (305) 973-8502 Tampe: (813) 882-0017 GEORGIA: Norcross: (404) 662-7900 ILLINOIS: Arlington Heights: (708) 640-3000 INDIANA: Cannel: (317) 573-6400 Fort Wayne: (219) 482-3311 IOWA: Cedar Rapids: (319) 395-9550 KANSAS: Overland Paric (913) 451-4511 MARYLAND: Columbia: (301) 964-2003 MASSACHUSETTS: Waltham: (617) 895-9100 MICHIGAN: Farmington Hills: (313) 553-1500 MINNESOTA: Eden Prairie: (612) 828-9300 MISSOURI: St. Louis: (314) 821-8400 NEW JERSEY: Iselin: (201) 750-1050 NEW MEXICO: Albuquerque: (505) 345-2555 NEW YORK: East Syncess (315) 463-233 Fishkill: (914) 697-2900 Metville: (516) 454-6600 Pittaford: (716) 385-6770 NORTH CAROLINA: Charlotts: (704) 527-0930 Datable: (101) 872-2725 igh: (919) 876-2725 OHIO: Beachwood: (216) 464-6100 Beavercreek: (513) 427-6200 OREGON: Beaverton: (503) 643-6758 PENNSYLVANIA: Blue Bell: (215) 825-9500 PUERTO RICO: Hato Rey; (809) 753-8700 TEXAS: Austin: (512) 250-6769 Dalles: (214) 917-1264 Houston: (713) 778-6592 UTAH: Sait Lake City: (801) 466-8973 WASHINGTON: Redmond: (206) 881-3080 WISCONSIN: Waukesha: (414) 798-1001 CANADA: Nepean: (613) 726-1970 Richmond Hill: (416) 884-9181 St. Laurent: (514) 335-8392

### **TI Regional** Technology Centers

CALIFORNIA: Irvine: (714) 660-8140 Santa Clara: (408) 748-2220 GEORGIA: Norcross: (404) 662-7950 ILLINOIS: Arlington Heights: (708) 640-2909 INDIANA: Indianapolis: (317) 573-6400 MASSACHUSETTS: Waitham: (617) 895-9196 MEXICO: Mexico City: 491-70834 MINNESOTA: Minnespolia: (612) 828-9300 TEXAS: Dalas: (214) 917-3881 CANADA: Nepean: (613) 726-1970

#### Customer **Response Center**

TOLL FREE: OUTSIDE USA:

(214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

(800) 336-5236

©1992 Texas Instruments Incorporated

## **TI Authorized** American Sales North American Distributors

Alliance Electronics, Inc. (military product only) Alinac/Arrow Antheor Electronics, Inc. (min Antheor Electronics Arrow/Schweber Future Electronics (Canada) GRS Electronics (Canada) GRS Electronics (Canada) Hall-Mark Electronics Marshall Industries Marshall Industries Marshall Industries Newark Electronics Rochester Electronics, Inc. (obsolete product only (508) 462-9332) Wyle Laboratories Zeus Components

# **TI Distributors**

ALABAMA: Arrow/Schweber (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235.

ARIZONA: Anthem (602) 966-6600; Arrow/Schweber (602) 437-0750; Hall-Mark (602) 431-0030; Marshall (602) 496-0290; Wyle (602) 437-2088.

496-0290; Wyle (602) 437-2098. CALIFORNIA: Los Angeles/Orange County: Arthem (916) 775-1333, (714) 768-4444, Arrow/Schweber (818) 390-988, (714) 828-5422; Hall-Mark (816) 773-4500, (714) 727-5000; Marshall (816) 878-7000, (714) 458-5301; Wyle (918) 889-3000, (714) 863-99953; Zeus (714) 921-9000, (818) 889-3838;

Secramento: Anthem (916) 624-9744; Hall-Mark (916) 624-9781; Marshall (916) 635-9700; Wyle (916) 638-5282;

624-9761; Marshall (916) 635-9700; Wyle (916) 638-5282; San Diego: Anthem (616) 963-9006; Anow/Schweber (616) 565-4800; Hall-Mark (919) 268-1201; Marshall (619) 578-9600; Wyle (619) 565-9171; Zeus (619) 277-9681. San Francisco Bay Area: Anthem (406) 453-1200; Arrow/Schweber (408) 441-9700, (408) 432-1717; Hall-Mark (408) 432-4000; Marshall (406) 443-4600; Wyle (408) 727-5500; Zeus (408) 629-4789.

COLORADO: Arithem (303) 790-4500; Arrow/Schweber (303) 799-0258; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Wyle (303) 457-9953.

CONNECTICUT: Anthem (203) 575-1575; Arrow/Schweber (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822.

FLORIDA: Fort Lauderdale: Arrow/Schweber (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880.

Orlando: Arrow/Schweber (407) 333-9300; Hall-Mark (407) 830-5855; Marshall (407) 767-8585; Zeus (407) 365-3000. Tampa: Hall-Mark (813) 541-7440; Marshall (813) 573-1399.

GEORGIA: Arrow/Schweber (404) 497-1300; Hall-Mark (404) 623-4400; Marshall (404) 923-5750.

ILLINOIS: Anthem (708) 684-0200; Arrow/Schweber 250-0500; Hall-Mark (708) 680-3800; Marshall (312) 490-0155; Newark (312)784-5100. r (708)

INDIANA: Arrow/Schweber (317) 299-2071; Hall-Mark (317) 872-8875; Marshall (317) 297-0483. IOWA: Arrow/Schweber (319) 395-7230.

KANSAS: Arrow/Schweber (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121.

MARYLAND: Anthem (301) 995-6640; Arrow/Schweber (301) 595-7800; Hall-Mark (301) 988-9800; Marshall (301) 622-1118; Zeus (301) 997-1118.

MASSACHUSETTS: Arthem (508) 657-5170; Arrow/Schweber (508) 658-0900; Hall-Mark (508) 667-0902; Marshall (508) 658-0810; Wyle (617) 272-7300; Zeus (617) 246-8200.



MICHIGAN: Detroit: Arrow/Schweber (313) 462-2290; Hall-Mark (313) 462-1205; Marshall (313) 525-5850; Newark (313) 967-0600.

MINNESOTA: Anthem (612) 944-5454; Arrow/Schweber (612) 941-5280; Hall-Mark (612) 941-2600; Marshall (612) 559-2211.

MISSOURI: Arrow/Schweber (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650.

(314) 237-5350; maistriau (314) 231-4650. NEW JERSEY: Anthem (201) 227-7980; Arrow/Schweber (201) 227-7880, (609) 596-8000; Hall-Mark (201) 515-3000, (609) 235-1900; Marshall (201) 882-0320), (609) 234-9100.

NEW MEXICO: Alliance (505) 292-3360.

NEW YORK: Long Island: Anthem (516) 864-6600; Arrow/Schweber (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Zeus (914) 937-7400. Rochester: Arrow/Schweber (716) 427-0300; Hall-Mark (716) 425-3300; Marshall (716) 235-7620.

Syracuse: Marshall (607) 785-2345.

NORTH CAROLINA: Arrow/Schweber (919) 876-3132; Hall-Mark (919) 872-0712; Marshall (919) 878-9882. OHIO: Cleveland: Arrow/Schweber (216) 248-3990 Hall-Mark (216) 349-4632; Marshall (216) 248-1788.

Columbus: Hall-Mark (614) 888-3313.

Dayton: Arrow/Schweber (513) 435-5563; Marshall (513) 898-4480; Zeus (513) 293-6162.

OKLAHOMA: Arrow/Schweber (918) 252-7537; Hall-Mark (918) 254-6110.

(316) CAREGON: Almac/Arrow (503) 629-8090; Anthem (503) 643-1114; Marshall (503) 644-5050; Wyle (503) 643-7900. PENNSYLVANIA: Anthem (215) 443-5150; Arrow/Schweber (215) 928-1800; GRS (215) 922-7037; (609) 964-8560; Marshall (412) 788-0441.

TEXAS: Austin: Arrow/Schweber (512) 835-4180; Hall-Mark (512) 258-8848; Marshall (512) 837-1991; Wyle (512) 345-8853;

Dallas: Anthem (214) 238-7100; Arrow/Schweber (214) 380-6444; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Wyle (214) 235-9953; Zeus (214) 783-7010; Houston: Arrow/Schweber (713) 530-4700; Hall-Mark (713) 781-6100; Marshall (713) 695-9200; Wyle (713) 879-9953.

879-9503. UTAH: Anthem (801) 973-8555; Arrow/Schweber (801) 973-6913; Marshall (801) 973-2288; Wyle (801) 974-9953. WASHNGTON: Almac/Arrow (206) 843-9922 (509) 824-9500; Anthem (206) 483-1700; Marshall (206) 438-5747; Wyle (206) 881-1150. WISCONSIN: Arrow/Schweber (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400.

CANADA: Calgary: Future (403) 235-5325;

Edmonton: Future (403) 438-2858; Montreal: Arrow/Schweber (514) 421-7411; Future (514) 694-7710; Marshall (514) 694-8142

Ottawa: Arrow/Schweber (613) 226-6903; Future (613) 820-8313.

Toronto: Arrow/Schweber (416) 670-7769; Future (416) 612-9200; Marshall (416)458-8048. Vancouver: Arrow/Schweber (604) 421-2333; Future (604) 294-1166.

#### TI Die Processors

Chip Supply Elmo Semiconductor Minco Technology Labs (407) 298-7100 (818) 768-7400 (512) 834-2022

D0392

### TI Worldwide Sales Offices

ALABAMA: Hunteville: 4960 Corporate Drive, Suite N-150, Huntsville, AL 35805-6202, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Avenue, Suite 100, Phoenix, AZ 85021, (602) 995-1007. Suite 100, Proteinix, A2 50021, (502) 995-1007. CALLFORMA: Invine: 1920 Main Street, Suite 900, Invine, CA 92714, (714) 660-1200; Roseville, CA 95678, (916) 786-9208; San Diego: 5625 Ruffin Road, Suite 100, San Diego: 5625 Ruffin Road, Suite 100, San Diego: 5625 Ruffin Foad, Suite 100, San Diego: CA 92123, (619) 278-96600; Santa Clara: 5353 Betsy Ross Drive, Santa Clara: 5353 Betsy Ross Drive, Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: CA 91367, (618) 704-8100. COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingford: 9 Barnes Industrial Park Road, Wallingford, CT 06492, (203) 269-0074.

Park Hoad, Wallingford, Chods/2, (203) 209-0074. FLORIDA: Attamonte Springs: 370 S. North Lake Boulevard, Suite 1008, Attamonte Springs, FL 32701, (407) 266-2116; Fort Lauderdale: 2950 N.W. 62nd Street, Suite 100, Fort Lauderdale, FL 33309, (305) 973-8502; Tampa: 4803 George Road, Suite 390, Tampa, FL 33634-6234, (613) 882-0017. GEORGIA: Nacconcert: 5515 Snotland, Driter, Driter, States, GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900.

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (703) 640-3000. 
 TinblaNa:
 Carmel:
 550 Congressional Drive,

 NublaNa:
 Carmel:
 550 Congressional Drive,

 Suite 100, Carmel, IN 46032, (317) 573-6400;
 Fort Wayne:
 118 E. Ludwig Road, Suite 102,

 Fort Wayne, IN 46825, (219) 482-3311.
 Fort Wayne, IN 46825, (219) 482-3311.
 Fort Wayne, IN 46825, (219) 482-3311.
IOWA: Cedar Rapids: 373 Collins Road N.E., Suite 201, Cedar Rapids, IA 52402, (319) 395-9550.

KANSAS: Overland Park: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (301) 964-2003. MASSACHUSETTS: Waltham: 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100. MiCHIGAN: Farmington Hills: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500; MINNESOTA: Eden Prairie: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

MISSOURI: St. Louis: 12412 Powerscourt Drive, Suite 125, St. Louis, MO 63131, (314) 821-8400. NEW JERSEY: iselin: Parkway Towers, 485 E. Route 1 South, Iselin, NJ 08830, (908) 750-1050.

NEW MEXICO: Albuquerque: 2709 Pan American Freeway, N.E., Albuquerque, NM 87107, (505) 345-2555.

(306) 345-2555. NEW YORK: East Syracuse: 6365 Collamer Drive, East Syracuse, NY 13057, (315) 463-9291; Fishkill, 300 Westage Business Center, Suite 140, Fishkill, NY 117254, (914) 897-2900; Melville: 1895 Walt Whitman Road, Melville, NY 11747, (516) 454-6600; Pittsford, 2851 Clover Street, Pittsford, NY 14534, (716) 385-6770.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Charlotte, NC 28217, (704) 527-0933; Raleigh: 2809 Highwoods Boulevard, Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 2375 Commerce Park Road, Beachwood, OH 44122, (216) 464-6100; Beavercreek: 4200 Colonel Glenn Highway, Suite 600, Beavercreek, OH 45431,

(513) 427-6200.

OREGON: Beaverton: 6700 S.W. 105th Street Suite 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Blue Bell: 670 Sentry Parkway, Blue Bell, PA 19422, (215) 825-9500. PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769; Dallas: 7839 Churchill Way, Dallas, TX 75251, (214) 917-1264; Houston: 9301 Southwest, Freeway, Suite 360, Houston, TX 77074, (713) 778-6592

UTAH: Salt Lake City: 1800 S. West Temple Street, Suite 201, Salt Lake City, UT 84115, (801) 466-8973

WASHINGTON: Redmond: 5010 148th Avenue N.E., Building B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Waukesha: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001. CANADA: Nepean: 301 Moodie Drive, Mallom CANADA: Nepean: 301 Moodie Dirve, Mallom Center, Nepean, Ontario, Canada K2H 9C4, (613) 726-1970; Richmond Hill: 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 181, (416) 884-9181; St. Laurent: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3004, 3-699-1211; 171 Philip Highway, Elizabeth, South Australia 5112, 8 255-2066.

BELGIUM: S.A. Texas Instruments Belgium N.V., 11, Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZLI: Texas Instruments Electronicos do Brasil Lida., Av. Eng, Luiz Carlos Berrini, 1461-110, andar, 04571 Sao Paulo, SP, Brazil, 11-535-5133. DENMARK: Texas Instruments A/S, Borupvang 2D, DK-2750 Ballerup, Denmark, (45) 44687400. FINLAND: Texas Instruments OY, P.O. Box 86, 02321 Espoo, Finland, (0) 802 6517.

RANCE: Texas Instruments France, 8-10 Avenue Morane Saulnier-B.P. 67, 78141 Velizy Villacoublay cedex, France, (1) 30 70 10 03.

Cedex, France, (1) 30 /0 1003. GERMANY: Texas Instruments Deutschland GmbH., Haggertystrasse 1, 8050 Freising, (08161) 80-0 od. Nbs; Kurfurstendamm 195-196, 1000 Berlin 15, (030) 8 82 73 65; Dusseldorfer Strasse 40, 6236 Eschborn 1, (06196) 80 70; Kirchhorster Strasse 2, 3000 Hannover 51, (0511) 64 68-0; Maybachstrasse 11, 7302 Ostfildern 2 (Nellingen), (0711) 3402357; Gildenforcenter, Hollestrasse 3, 4300 Essen 1, (201) 24 25-0.

HOLLAND: Texas Instruments Holland B.V., Hogehilweg 19, Postbus 12995, 1100 AZ Amsterdam-Zuidoost, Holland, (020) 5602911.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Center, 7 Canton Road, Kowloon, Hong Kong, 7351223.

HUNGARY: Texas Instruments International, Budaorsi u.42, H-1112 Budapest, Hungary, (1) 1 66 66 17.

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 481677.

TTALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041, Agrate Brianza (Mi), Italy (039)

(053) 63221; Via Castello della Magliana, 38, 00148 Rome, Italy (06) 6572651; Via Amendola, 17, 40100 Bologna, Italy (051) 554004.

40100 Bologna, italy (051) 554004. JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-3496-2111; MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-3769-8700; Nissho-twai Building 5F, 2-5-8 Imabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Daiichi Seimei Building 6F, 3-10 Oyama-cho, Kanazawa, Ishikawa, Japan 920, 0762-23-5471; Matsumoto, Nagano, Japan 390, 0263-33-1060; Daiichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa, Tokyo, Japan 190, 0425-27-6760; Yokohama Buisiness Park East Tower 10F, 134 Gondo-cho, Hodogava-ku, Yokohama, Kanaqawa 240, Japan, 045-338-1220; Nihon Seimei Kyoto Yasaka Building 5F, 643-2, Higashi Shiokohji-cho, Higashi-ru, Nishinotoh-in, Shiokohji-dori, Shirmogyo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya, Saltama, Japan 360, 0485-22-2240; 2597-1, Aza Harudal, Oaza Yasaka, Kitsuki, Oita, Japan 873, 09786-3-3211. JAPAN: Texas Instruments Japan Ltd., Aoyama 09786-3-3211.

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2 551 2800.

MALAYSIA: Texas Instruments, Malaysia, Sdn. Bhd., Asia Pacific, Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 2306001.

MEXICO: Texas Instruments de Mexico S.A. de C.V., Alfonso Reyes 115, Col. Hipodromo Condesa, MExico, D.F., 06170, 5-515-6081.

NORWAY: Texas Instruments Norge A/S, PB 106, Refstad (Sinsenveien 53), 0513 Oslo 5, Norway, (02) 155090.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beljing Representative Office, 7-05 CITIC Building, 19 Jianguomenwai Dajje, Beljing, China, 500-2255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd., Philippines Branch, 14th Floor, Ba-Lepanto Building, Paseo de Roxas, Makati, Metro Manila, Philippines, 2-8176031.

24176031. PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA, 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 1003. SINGAPORE (& INDIA, INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., Asia Pacific Division, 101 Thomson Road, #23-01, United Square, Singapore 1130, 3508100. CPUND. Texas Lecture Econce C. 4. 2/2 balance

SPAIN: Texas Instruments Espana S.A., c/Gobelas 43, Ctra de La Coruna km 14, La Florida, 28023, Madrid, Spain, (1) 372 8051; c/Diputacion, 279-3-5, 06007 Barcelona, Spain, (3) 317 91 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, S-164 93 Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 74 42 811.

TAIWAN: Texas Instruments Taiwan Limited, Taipei Branch, 10th Floor, Bank Tower, No. 205 Tung Hua N. Road, Taipei, Taiwan, Republic of China, 2-7139311

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.



©1992 Texas Instruments Incorporated



SCAD003