4ish Texas
INSTRUMENTS

## High-Performance Networking Components <br> ATM, Ethernet ${ }^{T M}$, Token Ring, SONET/SDH, and Bus Functions

Data Book

## General Information

## ATM/SONET/SDH

Ethernet ${ }^{T M}$
Token Ring4
FIFO5
Bus Interface6
Application Report7
Mechanical Data8

# High-Performance Networking Components Data Book 

ATM, Ethernet ${ }^{\text {TM }}$, Token Ring, SONET/SDH, and Bus Functions

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## INTRODUCTION

Texas Instruments (TI) is pleased to introduce our 1995 product families of high-performance networking products and related devices. The families of ATM, SONET/SDH, and Ethernet ${ }^{\text {TM }}$ devices are named with the prefix TNET. The token-ring, bus-logic, and FIFO families keep their current naming conventions.
The 1995 networking product portfolio demonstrates robust introductions in token ring and Ethernet, as well as aggressive new product rollouts in advanced technologies such as 100Base-T, 100VG-AnyLAN, and ATM. These are complemented by highly integrated products for SONET/SDH, T3, E3 and other wide-area network interfaces. TI is investing heavily in and will continue to deliver leading technology, innovation, products, and support for the networking market.

## Networking Architectures

TI has developed the following networking architectures that form the foundation for our approach to networking in the 1990s:

- ThunderLAN - A single architecture to address 10Base-T, 100Base-T, and 100VG-AnyLAN protocols. This flexible architecture addresses multiple price/ performance points with very high performance.
- ThunderCell - The ATM architecture for a family of products that addresses both localand wide-area network solutions. ThunderCell provides conformance to standards, leadership cost/performance, and an evolutionary path from legacy LANs to ATM networks.
- TI380 Token Ring - The leading token-ring chipset family. Tl will continue to invest in T 1380 for PCl compatibility, integration, and enhancements to support newer-switched services.
- WAN Access - SONET/SDH, T3, and E3 devices for WAN access. As public and private networks begin to merge, the ability to connect the WAN to the LAN is becoming increasingly important. TI is committed to developing solutions to enable an easy migration from LAN to WAN and from WAN to LAN.
These architectures represent innovative solutions for network requirements today and will continue to receive aggressive investment from TI , along with major networking companies in the future. The flexibility and scalability of network functions, possible with the Thunder series, is unique in the industry.
This data book is a collection of several product lines designed for the networking environment. In addition to our ATM, SONET/SDH, Ethernet ${ }^{\text {TM }}$, and token-ring products, TI has included information on FIFOs, bus interfaces, and logic products typically used in today's network systems. This makes it easier for our customers to have the necessary information to design their systems. Application notes, where appropriate, have also been included.

For more information on Tl's networking products, please contact your local TI field sales office or authorized distributor.

For data sheets, application reports, board schematics, and questions and answers on Tl's ATM and SONET/SDH products, you can contact the ATM Marketing Group at:
*4ATM@timsg.csc.ti.com or on the Internet at
http://www-mkt.sc.ti.com/sc/docs/schome.htm
For the latest information on Tl's token-ring and Ethernet solutions, please send E-mail to:
ti380hot@micro.ti.com or fax to 713-274-4027
This support hotline can provide data sheets, application notes, schematics, and answers to product specific questions. Also, a free monthly electronic newsletter TI380 Tech Tips, is available. To subscribe, forward your E-mail address to:
ti380hot@micro.ti.com with a request for TI380 TECH TIPS

## PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.
If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

## General Information

## ATMISONETISDH

Token Ring

## Bus Interface

## Contents

Page
Alphanumeric Index ..... 1-3
Explanation of Function Tables ..... 1-5
D Flip-Flop and Latch Signal Conventions ..... 1-7
Thermal Information ..... 1-9

| DEVICE |  | PAGE | DEVICE |  | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TNETA1500 |  | 2-3 |  | SN74ABT7819 | 5-133 |
| TNETA1555 |  | 2-29 |  | SN74ABT7820 | 5-153 |
| TNETA1560 |  | 2-39 | SN74ACT2226, | SN74ACT2228 | 5-167 |
| TNETA1561 |  | 2-79 | SN74ACT2227, | SN74ACT2229 | 5-179 |
| TNETA1622 |  | 2-125 |  | SN74ACT3632 | 5-191 |
| TNETA1630 |  | 2-129 |  | SN74ACT3641 | 5-217 |
| TNETS2020A |  | 2-133 |  | SN74ACT7803 | 5-241 |
| TNETS2021A |  | 2-149 |  | SN74ACT7807 | 5-255 |
| TNETS2050 |  | 2-167 |  | SN74ACT7808 | 5-271 |
| TNETS2301C | . | 2-187 |  | SN74ACT7813 |  |
| TNETS2302C |  | 2-207 |  |  |  |
| TNETE100 |  | 3-3 |  | SN74ACT7814 | 299 |
| TNETE110 |  | 3-27 |  | SN74ACT7881 | 5-311 |
| T1380C25 |  | 4-3 | SN54ABTE16245 | SN74ABTE16245 | 6-3 |
| T1380С30 |  | 4-73 | SN54ABTE16246 | SN74ABTE16246 | 6-11 |
| T1380C60 |  | 4-147 | SN54FB1650 | SN74FB1650 | 6-19 |
| TMS380C26 |  | 4-159 | SN54FB1651 | SN74FB1651 | 6-27 |
| TMS380FPA |  | 4-243 | SN54FB2031 | SN74FB2031 | 6-35 |
| TMS380SRA |  | 4-267 | SN54FB2032 | SN74FB2032 | 6-43 |
| TMS38054 |  | 4-281 | SN54FB2033 | SN74FB2033A | 6-51 |
|  | SN74ABT3611 | 5-3 | SN54FB2040 | SN74FB2040 | 6-63 |
|  | SN74ABT3612 | 5-29 | SN54FB2041 | SN74FB2041 | 6-69 |
|  | SN74ABT3613 | 5-61 | SN54GTL16612 | SN74GTL16612 | 6-77 |
|  | SN74ABT3614 | 5-93 | SN54GTL16616 | SN74GTL16616 | 6-83 |

The following symbols are used in function tables on TI data sheets:

| H | $=$ high level (steady state) |
| :--- | :--- |
| L | $=$ low level (steady state) |
| $\uparrow$ | $=$ transition from low to high level |
| $\downarrow$ | $=$ transition from high to low level |
| $\longrightarrow$ | $=$ value/level or resulting value/level is routed to indicated destination |
| X | $=$ value/level is re-entered |
| Z | $=$ irrelevant (any input, including transitions) |
| $\mathrm{a} \ldots \mathrm{h}$ | $=$ off (high-impedance) state of a 3-state output of steady-state inputs A through H respectively |
| $\mathrm{Q}_{0}$ | $=$ level of Q before the indicated steady-state input conditions were established |
| $\mathrm{Q}_{0}$ | $=$ complement of $\mathrm{Q}_{0}$ or level of $\overline{\mathrm{Q}}$ before the indicated steady-state input |
|  | conditions were established |
| $\mathrm{Q}_{\mathrm{n}}$ | $=$ level of Q before the most recent active transition indicated by $\downarrow$ or $\uparrow$ |
| $\Omega$ | $=$ one high-level pulse |
| $\sim$ | $=$ one low-level pulse |
| Toggle | $=$ each output changes to the complement of its previous level on each active |
|  | transition indicated by $\downarrow$ or $\uparrow$ |

If, in the input columns, a row contains only the symbols $\mathrm{H}, \mathrm{L}$, and/or X , this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.
If, in the input columns, a row contains $\mathrm{H}, \mathrm{L}$, and/or X together with $\uparrow$ and/or $\downarrow$, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level $\left(H, L, Q_{0}\right.$, or $\left.\bar{Q}_{0}\right)$, it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, $\varsigma$ or $\urcorner$, the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

## EXPLANATION OF FUNCTION TABLES

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | MODE |  | CLOCK | SERIAL |  | PARALLEL |  |  |  | $Q_{A}$ | $\mathrm{Q}_{\mathrm{B}}$ | Qc | $Q_{D}$ |
|  | S1 | S0 |  | LEFT | RIGHT | A | B | C | D |  |  |  |  |
| L | X | X | X | X | X | X | X | X | X | L | L | L | L |
| H | X | X | L | X | X | X | X | X | X | QA0 | QB0 | QCo | QDo |
| H | H | H | $\uparrow$ | X | X | a | b | c | d | a | b | c | d |
| H | L | H | $\uparrow$ | X | H | H | H | H | H | H | $Q_{\text {An }}$ | Q Bn | $Q_{C n}$ |
| H | L | H | $\uparrow$ | X | L | L | L | L | L | L | $Q_{\text {An }}$ | $Q_{B n}$ | $Q_{C n}$ |
| H | H | L | $\uparrow$ | H | X | X | X | X | X | QBn | $Q_{C n}$ | QDn | H |
| H | H | L | $\uparrow$ | L | X | x | X | X | X | $Q_{B n}$ | $Q_{C n}$ | QDn | L |
| H | L | L | X | X | X | X | X | X | X | Q ${ }_{\text {A }}$ | $Q_{B 0}$ | QC0 | $Q_{D 0}$ |

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at $A$ will be at output $Q_{A}$, data entered at $B$ will be at $\mathrm{Q}_{\mathrm{B}}$, and so forth, following a low-to-high clock transition.
The fourth and fifth lines represent the loading of high-and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at $Q_{A}$ is now at $Q_{B}$, the previous levels of $Q_{B}$ and $Q_{C}$ are now at $Q_{C}$ and $Q_{D}$, respectively, and the data previously at $Q_{D}$ is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs $A$ through $D$ have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at $Q_{B}$ is now at $Q_{A}$, the previous levels of $Q_{C}$ and $Q_{D}$ are now at $Q_{B}$ and $Q_{C}$, respectively, and the data previously at $Q_{A}$ is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S 1 is high and SO is low and the levels at inputs $A$ through $D$ have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The function table functional tests do not reflect all possible combinations or sequential modes.

## D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called $Q$ and those producing complementary data are called $\bar{Q}$. An input that causes a $Q$ output to go high or a $\bar{Q}$ output to go low is called preset (PRE). An input that causes a $\bar{Q}$ output to go high or a $Q$ output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits $\overline{\mathrm{D}}$ and Q .
in some applications, it may be advantageous to redesignate the data input from $D$ to $\bar{D}$ or vice versa. in that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.


The figures show that when $Q$ and $\bar{Q}$ exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\triangle$ ) on $\overline{\mathrm{PRE}}$ and $\overline{\mathrm{CLR}}$ remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at $D$ (or $\bar{D}$ ), $Q$, and $\bar{Q}$. $\operatorname{Pin} 5$ ( $Q$ or $\bar{Q}$ ) is still in phase with the data input ( $D$ or $\bar{D}$ ); their active levels change together.

In digital-system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures. In general, the junction temperature for any device can be calculated using using the following equation:

$$
T_{J}=R_{\Theta J A} \times P_{T}+T_{A}
$$

where:
$T_{J}=$ virtuai junction temperature
$\mathrm{R}_{\theta \mathrm{JA}}=$ thermal resistance, junction to free air
$\mathrm{P}_{\mathrm{T}}=$ total power dissipation of the device
$T_{A}=$ free-air temperature
JUNCTION-TO-AMBIENT THERMAL RESISTANCE
vs


Figure 1
Derating curves for 210-mil shrink small-outline package are shown in Figures 2 through 5.

DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)


Figure 2


Figure 4


Figure 3


Figure 5
General Information ..... 1
ATM/SONET/SDH
Ethernet ${ }^{\text {TM }}$3
Token Ring4
FIFOs5
Bus Interface
6
Application Report7
Mechanical Data8

## Contents

Page
TNETA1500 155.52-Mbits/s SONET/SDH ATM Receiver/Transmitter ..... 2-3
TNETA1555 155.52 Mbit/s Clock-Recovery Device ..... 2-29
TNETA1560 ATM Segmentation and Reassembly Device ..... 2-39
TNETA1561 ATM Segmentation and Reassembly Device ..... 2-79
TNETA1622 622.08-MHz Clock-Recovery Device ..... 2-125
TNETA1630 622.08-MHz Clock-Recovery Device ..... 2-129
TNETS2020A Advanced STS-1/DS-3 Receiver/Transmitter ..... 2-133
TNETS2021A Advanced STS-1/DS-3 Receiver/Transmitter ..... 2-149
TNETS2050 Multirate Receiver/Transmitter ..... 2-167
TNETS2301C STS-3/STM-1 Line Interface ..... 2-187
TNETS2302C STS-3/STM-1 Line Interface ..... 2-207

- Single-Chip Receiver/Transmitter for Transporting 53-Byte ATM Cells Via STS-3c/STM-1 Frame ( $155.52 \mathrm{Mbit} / \mathrm{s}$ )
- On-Chip Analog Phase-Locked Loop (APLL) Provides:
- Recovery of Receive Clock From Incoming Serial-Data Stream
- Transmit Clock Generation From External 19.44-MHz Clock Source
- Inserts and Extracts ATM Cells Into/From SONET/SDH STS-3c/STM-1 SPE
- Detects Multiple-Bit Errors and Corrects Single-Bit Errors in the 5-Byte ATM Headers of Incoming ATM Cells
- Generates Alarms for:
- Loss of Incoming Serial Signal (LOS)
- Out of Frame (OOF)
- Loss of Frame (LOF)
- B1-Byte Parity Error (B1ERR)
- Loss of ATM Cell Alignment (LOCA)
- Line Far-End Receive Failure (LFERF)
- Receive Loss of Pointer (LOP)
- Line Alarm Indication Signal (LAIS)
- Meets ATM Forum ATM User-Network Interface Specification Requirement
- BiCMOS Device Packaged in 144-Pin Plastic Quad Flat Package (PQFP)


## description

The synchronous optical network (SONET)/synchronous digital hierarchy (SDH) asynchronous transport mode (ATM) line-interface receiver/transmitter provides a single-chip implementation for transporting ATM cells over the SONET/SDH network at the STS-3c/STM-1 rate of $155.52 \mathrm{Mbit} / \mathrm{s}$. This device provides all the functionality required to insert and extract 53 -byte ATM cells into/from a STS-3c/STM-1 synchronous payload envelope (SPE), including clock recovery and clock generation using analog phase-locked loops (APLL).
On the receive side, the TNETA1500 accepts $155.52-\mathrm{Mbit} / \mathrm{s}$ serial data, recovers the embedded clock signal, performs SONET/SDH frame alignment and serial-to-parallel conversion, identifies the SONET/SDH payload, and establishes the ATM-cell boundaries. The ATM cells are extracted from the payload, descrambled, and passed to the receive output FIFO for output to the next device (e.g., a reassembly device). On the transmit side, complete 53-byte ATM cells are placed into the transmit input FIFO, scrambled, and inserted into an STS-3c/STM-1 SPE. The SONET/SDH frame is scrambled and converted to a serial-data stream for output. An APLL is used to generate the $155.52-\mathrm{MHz}$ output clock from a low-speed $19.44-\mathrm{MHz}$ oscillator, eliminating the need for a high-speed $155.52-\mathrm{MHz}$ oscillator.


NC - No internal connection
functional block diagram


## detailed description

## transmit operation

The transmit-cell interface consists of the byte-wide input data (TD0-TD7), input clock (TCKI), start of ATM-cell input (TXCELL), transmit write-enable input (TWE), and transmit-input FIFO almost-full output (TXAF). Input data is clocked into the TNETA1500 on low-to-high transitions of TCKI when TWE is low. The transmit-input FIFO almost-full flag (TXAF) goes active when the transmit FIFO is within five bytes of filling up (the FIFO holds three complete ATM cells).

The 48-byte information field of the ATM cell is scrambled using a self-synchronizing scrambler polynomial of $x^{43}+1$ to improve the efficiency of the cell-delineation procedure. At startup, the scrambler is initialized to an all 1s state. The five-byte ATM header is not scrambled at this step. The TXCELL input identifies the first byte of the ATM cell and disables the scrambler. The input data is stored in the transmit-input FIFO and multiplexed into the SONET/SDH payload after all 53 bytes have been received. If the FIFO does not contain 53 bytes of information at the start of a cell-insertion cycle, an idle or unassigned cell is sent dependent on the status of the control registers. An idle cell is defined as an ATM cell with the 5-byte header set to 0000000152 (hex) and the 48-byte payload set to 6A (hex). An unassigned cell is defined as an ATM cell with the 5 -byte header set to 0000000055 (hex) and the 48-byte payload set to 6A (hex) (see the controller interface section for more information on the operation of the control registers).
The transmit section calculates the header-error check (HEC) byte in the ATM header by default. This implies that the fifth byte of the ATM cell that is input through the transmit-cell interface is ignored. The HEC byte is calculated in accordance with the ANSI T1.624-1993 and CCITT recommendation I.432. This feature can be disabled by setting a bit in the control register.
The transmit operation can be programmed to send either a SONET STS-3c frame or a SDH STM-1 frame. When the SDHENABLE input is low, a SONET STS-3c frame is transmitted. When the SDHENABLE input is high, a STM-1 frame is transmitted. For both the STS-3c and STM-1 frames, the location of the J1 byte in the path overhead is fixed; the J 1 byte always comes after the third C1 byte of the transport overhead (this is known as location 522). The data-communication channels (D1 through D12 bytes) in the transport overhead (TOH) are set to a hex value of FF 0000 . The values for the transport- and path-overhead bytes for both a STS-3c frame and a STM-1 frame are given in Table 1.

## transmit operation (continued)

Table 1. Transmit Transport-Overhead and Path-Overhead Bytes

|  |  | SONET FRAME |  | SDH FRAME |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | OVERHEAD BYTE | VALUE WHEN SDHENABLE = LOW |  | VALUE WHEN SDHENABLE $=$ HIGH |  |
|  | A1 | 11110110 (F6h) |  | 11110110 (F6h) |  |
|  | A2 | 00101000 (28h) |  | 00101000 (28h) |  |
|  | C1 Bytes | 010203 (h) |  | 010000 (h) |  |
|  | B1 | Calculated |  | Calculated |  |
|  | B2 |  |  |  |  |
|  | B3 |  |  |  |  |
|  | First $\mathrm{H}_{1}$ | 01100010 (62h) |  | 01101010 (6Ah) |  |
|  | Second H1 (H1*) | 10010011 (93h) |  | 10011011 (9Bh) |  |
|  | Third H1 (H1*) |  |  |  |  |
|  | First H2 | 00001010 (0Ah) |  | 00001010 (0Ah) |  |
|  | Second H2 (H2*) | 11111111 (FFh) |  | 11111111 (FFh) |  |
|  | Third H2 (H2*) |  |  |  |  |
|  | Three H3 Bytes | 00000000 (00h) |  | 00000000 (00h) |  |
|  | First K2 | Normal operation: 00000000 <br> Line FERF: 00000110 |  | Normal operation: 00000000 Line FERF: 00000110 |  |
|  | Third Z2 | B2 error count:$00000000-00011000$ |  | B2 error count: 0000 0000-0001 1000 |  |
|  | J1 | 00000000 |  | 00000000 |  |
|  | C2 | 00010011 |  | 00010011 |  |
| G1 | Bits 1-4 | B3 error count: $0000-1000$ | $\begin{gathered} \hline \text { Path FERF: } \\ 1001 \end{gathered}$ | B3 error count: $0000-1000$ | $\begin{gathered} \text { Path FERF: } \\ 1001 \end{gathered}$ |
|  | Bit 5 | Path RDI: 1 |  | Path RDI: 1 |  |
|  | Bits 6-8 | 000 |  | 000 |  |
|  | H4 | 00000000 |  | 00000000 |  |

The parity byte B1, B2 (three bytes), and B3 are calculated as follows:
B 1 - B 1 is a bit-interleaved parity- 8 code (BIP-8) using even parity. B1 is calculated over all bits of the previous STS-3c frame after scrambling. The calculated value of B 1 is placed in the STS-3c frame before the frame is scrambled.
B2 - For an STS-3c frame, the three B2 bytes combine to form a BIP-24 code; however, each B2 byte is calculated as if the frame is composed of three individual STS-1s. Each B2 is calculated over all bits of the line overhead and STS-1 envelope capacity of the previous STS-1 frame before scrambling using even parity. The computed value is placed in the appropriate B2 byte location before scrambling. The line overhead consists of the six rows of transport-overhead bytes beginning with the first H 1 byte and ending before the row containing the first A1 byte (see Table 1).
B3 - For an STS-3c frame, the B3 byte is calculated over all bits of the previous STS-3c SPE before scrambling. B3 is a BIP-8 code using even parity. The computed value is placed in the B3 location prior to scrambling.

## transmit operation (continued)

Prior to transmission, the STS-3c frame is scrambled using a generating polynomial of $x^{7}+x^{6}+1$. The A1, A2, and C1 overhead bytes are not scrambled, and the scrambler is reset to 1111111 on the most significant bit of the byte immediately following the third C1 byte. The scrambler runs continuously throughout the complete STS-3c frame.

After the STS-3c frame has been scrambled, the bytes are converted to a serial-data stream using a parallel-to-serial converter. An APLL is used to generate the $155.52-\mathrm{MHz}$ output clock from a $19.44-\mathrm{MHz}$ oscillator connected to the TXREFCK input. Two other sources can be used for the $155.52-\mathrm{MHz}$ clock. The CKGENBP and CLKLOOP inputs are used to select either a $155.52-\mathrm{MHz}$ external clock source or the clock recovered from the incoming serial-data stream APLL (loop timing). The functions for selecting the transmit-clock source are shown in Table 2. The clock generation APLL requires that an external $0.1-\mu \mathrm{F}$ capacitor be connected from the CGCAP terminal to ground.

Table 2. Functions for CKGENBP and CLKLOOP Inputs

| CKGENBP | CLKLOOP | CLOCK SOURCE |
| :---: | :---: | :--- |
| L | L | TXREFCK (19.44 MHz) |
| L | H | Receive recovered clock (loop timing) |
| H | H or L | TXHCKT, TXHCKC ( 155.52 MHz ) |

Both true and complementary pseudo-ECL-compatible serial data and clock outputs are available. The serial data is output on the rising edge of the true clock signal (falling edge of the complement clock). The outputs are designed to drive a $50-\Omega$ line terminated through a $50-\Omega$ resistor to 3 V (or its equivalent).
A terminal-loopback feature is also provided on the device. When the terminal-loopback input is high, the ATM cells received on the transmit input are looped back to the receive output. The ATM cells received are blocked. The transmit operation is not affected in this mode and operates as previously described.

## receive operation

The receive serial inputs to the TNETA1500 consist of 155.52 -Mbit/s true and complementary PECL data and an optional $155.52-\mathrm{MHz}$ true and complementary pseudo-ECL clock. The $155.52-\mathrm{MHz}$ clock inputs are needed only if the clock-recovery-bypass input (CKRECBP) is high, which disables the clock-recovery circuit. This feature is used typically for test purposes and is not normally used in a system application.

The clock-recovery circuit is used to recover the embedded clock signal from the serial nonreturn-to-zero (NRZ) data inputs RSDT and RSDC. The clock-recovery circuit consists of a transition detector, an analog phase-locked loop (APLL), and a retiming circuit. The transition detector is used to double the frequency of the incoming serial-data stream. This is necessary because the NRZ-data stream does not contain a second harmonic, which is necessary to recover the transmit clock. The APLL consists of a phase-frequency detector, a charge pump/loop filter, and an internal voltage-controlled oscillator (VCO). The phase-frequency detector compares the output of the transition detector to the output of the VCO and generates a signal to the charge pump/loop filter that is used to change the frequency of the VCO. The frequency of the VCO is adjusted until it matches the frequency of the transition detector. When this occurs, the APLL is locked to the frequency of the embedded-input clock signal.
The clock-recovery circuit also contains a circuit that retimes the input serial data to the recovered output clock. The only external component required for the clock-recovery circuit is a $0.1-\mu \mathrm{F}$ capacitor that is connected from the CRCAP terminal to ground. This capacitor is part of the charge-pump/loop-filter circuit.

# TNETA1500 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER 

## receive operation (continued)

The clock signal recovered from the incoming serial-data stream can also be used as the transmit clock for the transmit section. This is known as clock looping. The advantage of using the recovered receive clock as the transmit clock is that the transmit clock is frequency locked to the same clock source that is used to generate the incoming data stream. If this clock source provides a highly accurate low-PPM (low parts per million) clock, the transmit clock is also a very accurate clock. The drawback to using clock looping is that if the receive signal is lost for any reason, the transmit clock is also lost.

A facility-loopback (FLB) input loops the input data and recovered clock to the transmit output data and clock. This provides a method of testing the function of the clock-recovery circuit and its jitter performance. It can also be used for system-loopback testing.
The PECL inputs FLAGT and FLAGC are provided for interfacing to the loss-of-optical-signal outputs on optical receivers. If the optical signal is lost, the loss-of-optical-carrier bit in the interrupt register is set and the interrupt output (INTR) becomes active low.

The recovered clock signal and retimed input data are passed from the clock-recovery circuit to the framing circuit. The framing circuit searches for the SONET framing bytes A1 and A2 where A1 has a set value of F6h and A2 has a value of 28 h . The exact framing pattern for a STS-3c frame is A1A1A1A2A2A2 (F6F6F6282828h). These bytes are not scrambled by the transmitter.
The TNETA1500 provides loss-of-signal (LOS), out-of-frame (OOF), and loss-of-frame (LOF) alarms in accordance with BellCore specification TR-NWT-000253, Issue 2, December 1991. The LOS alarm goes active when no transitions are detected on the receive serial data for $3.3 \mu \mathrm{~s}$. The LOS alarm goes inactive when two consecutive framing patterns have been detected, and during the intervening time (one frame time), no transitionless $3.3-\mu \mathrm{s}$ period is detected. The OOF alarm goes active when four consecutive-errored framing patterns are received. The OOF alarm clears when two successive error-free framing patterns are received. If the out-of-frame condition fails to clear within 3 ms , the LOF alarm goes active. The LOF alarm goes inactive when eight consecutive error-free SONET frames are identified. The LOS, OOF, and LOF alarms are indicated by external signals and by setting a bit in the interrupt registers. This causes the INTR output of the controller interface to go active low signaling an interrupt.

After the SONET frame is established and the serial data converted to byte-wide data, the B1 BIP-8 parity is calculated over the scrambled SONET frame. This value is compared with the value of B1 contained in the next $(n+1)$ frame. The value of B1 calculated over the previous frame $(n-1)$ is compared to the value B1 in this frame (frame n ). If the two values do not match, the B1ERR output goes active, denoting that a B1 parity error has occurred. In addition, the B1 parity-error bit in the interrupt register is set and INTR goes active low.
Next, the SONET frame is unscrambled (except for the A1, A2, and C1 bytes, which were not scrambled by the transmitter). The B2 BIP-24 value is calculated over all the bits of the line overhead and the STS-3c envelope capacity and compared to the value contained in the next frame. If a B2 parity error occurs, the B2 parity-error bit in the interrupt register is set and the interrupt line (INTR) goes active low to notify the controller that a parity error has occurred.

The TNETA1500 monitors the receive K2 byte for line alarm-indication signal (LAIS) and line far-end receive failure (LFERF) alarms. A LAIS alarm occurs when bits $6-8$ of the receive K2 byte are set to a value of 111 for five consecutive frames. The LAIS alarm goes inactive when bits 6-8 of the receive K2 byte are set to a value of 000 for five consecutive frames. The LFERF alarm goes active when bits $6-8$ of the receive K2 byte are set to a value of 110 for five consecutive frames. The LFERF alarm goes inactive when bits $6-8$ of the receive K2 byte are set to a value of 000 for five consecutive frames. Both the LAIS and LFERF alarms are indicated on an external terminal and by setting a bit in interrupt register 2.

## receive operation (continued)

The location of the J 1 byte in the SPE is determined from the H 1 and H 2 bytes in the transport overhead. The location of the J 1 byte does not change from the previous frame unless the first four bits of H 1 are set to 1001 (the new data flag) or the pointer value contained in H 1 and H 2 is different for three consecutive frames. The location of J 1 can also be incremented or decremented one-byte position by inverting certain bits in the H 1 and H 2 byte pointer. If bits $7,9,11,13$, and 15 are inverted, the location of J 1 is incremented one time slot. If bits $8,10,12,14$, and 16 are inverted, the location of J 1 is decremented one time slot. Subsequent pointers contain the new offset.

The TNETA1500 provides a loss-of-pointer (LOP) alarm to indicate that either an invalid pointer was detected in the incoming H 1 and H 2 bytes or a new data flag NDF (set to a value of 1001 - the first four bits of H 1 ) was found in eight consecutive frames. The LOP alarm goes inactive when a valid pointer with the NDF set to 0110 is detected in three consecutive frames. The device also provides a path-AIS alarm to indicate that a path-AIS condition has been detected in the H 1 and H 2 bytes. A path-AIS condition is detected as an all 1 s condition in bytes H 1 and H 2 for three consecutive frames. The path-AIS alarm goes inactive when a valid pointer, with the NDF set to 0110 is detected for three consecutive frames. The LOP alarm is not set if a path-AIS condition is detected. The LOP alarm is indicated by an external signal and by the interrupt register. The path-AIS alarm is indicated only by the interrupt register.

The B3 BIP-8 byte is calculated over the contents of the STS-3c SPE, which begins with the J1 byte. The value calculated for B3 is compared with the value found in the next frame. If a B3 parity error occurs, the B3 parity-error bit is set in the interrupt register and INTR goes active low to notify the controller.
The TNETA1500 monitors the receive G1 byte for a path far-end receive failure (path FERF) and path remote defect indication (path RDI) alarms. A path FERF occurs when bits 1-4 of the G1 byte are set to a value of 1001. The path FERF alarm goes inactive when bits $1-4$ of the G 1 byte are set to a non-1001 value. A path RAl occurs when bit 5 of the G1 byte is set to a value of 1 for 10 consecutive frames. The path RDI alarm goes inactive when bit 5 of the G 1 byte is set to a value of 0 for 10 consecutive frames. Both the path FERF and path RDI alarms are indicated through interrupt register 3.
Once the STS-3c SPE is located, the ATM cells are identified and extracted. Cell delineation is accomplished by computing the header-error check (HEC) for the first four bytes after the J 1 byte and comparing the calculated value with the fifth byte. If the values do not match, the process advances one byte and then repeats. This process continues until a match between the calculated value and the fifth byte occurs. Cell alignment is assumed to have occurred when seven consecutive matches occur. Until cell alignment occurs, the loss-of-cell-alignment alarm (LOCA) remains active. Once cell alignment is established, it is monitored constantly for a loss-of-cell-alignment condition. A loss-of-cell-alignment condition is declared (LOCA goes active) when seven consecutive cells occur with header errors. At this point, the hunting process starts over.
The receive side detects multiple-bit errors and corrects single-bit errors occurring in the 5-byte ATM header of incoming ATM cells by using the HEC byte. This feature is deactivated by setting a bit in control register 1 (see Table 6). The ATM cells with multiple-bit header errors are dropped, unless a bit is set in control register 1 (see Table 6) to disable the dropping of cells with uncorrectable errors. An 8-bit saturating counter (accessible through the controller interface) counts the number of ATM cells with multiple-bit ATM header errors.
After the ATM cells are extracted, they are descrambled. The 48 -byte payload in the ATM cell is scrambled at the transmitter using a $x^{43}+1$ polynomial to further distinguish the payload from the header bytes and improve the efficiency of the cell-delineation algorithm. The $x^{43}+1$ polynomial is also used to descramble the payload so that it can be sent to the next device.

The TNETA1500 has the capability of dropping idle and unassigned cells from the receive data stream. An idle cell is defined as a cell with a 5-byte ATM header set to a value of 0000000152 (hex) and an unassigned cell is defined as a cell with a 5 -byte header of 0000000055 (hex). In both cases, the payload is ignored. The dropping of idle and/or unassigned cells can be disabled through control register 1 (CR1) in the controller interface.

## receive operation (continued)

After descrambling, the ATM cell is passed to the output buffer, which operates as a FIFO. The receive-cell interface consists of the output data (RD0-RD7), receive-clock input (RCKI), receive-read-enable input ( $\overline{\mathrm{RRE}}$ ), receive-FIFO-empty output ( $\overline{\mathrm{RXFE}}$ ), beginning-of-ATM-cell indicator (RXCELL), and loss-of-receive-data alarm (LOSRD). Data is sent out from the device on the rising edge of RCKI when RRE is low. The LOSRD alarm goes active when the output FIFO overflows. In this case, the last cell placed into the FIFO is overwritten. The output FIFO holds three complete ATM cells.

Cumulative counts of receive B1, B2, and B3 errors are provided by registers accessible through the controller interface. These registers maintain running totals of B1, B2, and B3 block errors and coding violations. The block-error counters maintain a count of the number of frames that are received with B1, B2, and B3 errors. The coding-violation counters count the exact number of $\mathrm{B} 1, \mathrm{~B} 2$, and B 3 bit-interleaved parity (BIP) errors that occur. It is possible for a single frame to contain $8 \mathrm{~B} 1,24 \mathrm{~B} 2$, and 8 B 3 BIP errors. When any of the block-error or coding-violation counters reach maximum count, a bit is set in the interrupt registers and an interrupt is generated. These counters are rollover counters that roll over to zero after the maximum count occurs and an interrupt is generated (see the controller-interface section for additional information).

When the receive side enters a loss-of-cell alignment (LOCA) state, a path remote-defect indication (path RDI) may need to be sent out the transmit side through the outgoing G1 byte. A path-RDI alarm is declared when a LOCA state is persistent for an amount of time (also known as soak time) that has not yet been specified by any industry standards. To provide maximum flexibility with regard to this unspecified soak time, an 8-bit counter is provided through the controller interface that allows the user to program the amount of soak time for a path-RDI alarm in increments of $125 \mu \mathrm{~s}$. This counter is preset (when a device reset occurs) to a value of 4 ms , which is the anticipated soak time for a path-RDI alarm.

## controller-interface operation

The controller interface provides access to the internal memory locations that contain the control registers, interrupt registers, interrupt-mask registers, and the ID register. Table 3 shows a memory map of the locations of the various registers in the TNETA1500.

Table 3. TNETA 1500 Register Memory Map

| ADDRESS <br> (HEX VALUE) | REGISTER | ADDRESS <br> (HEX VALUE) | REGISTER |
| :---: | :---: | :---: | :---: |
| 00 | Interrupt register 1 | 0 O | B1 block error counter |
| 01 | Interrupt register 2 | 0 O | Not implemented |
| 02 | Interrupt register 3 | 0 F | B2 block error counter |
| 03 | ID register | 10 | Not implemented |
| 04 | Not implemented | 11 | B3 block error counter |
| 05 | Control register 1 | 12 | B1 coding-violation counter (LSB) |
| 06 | Control register 2 | 13 | B1 coding-violation counter (MSB) |
| 07 | Interrupt-mask register 1 | 14 | B2 coding-violation counter (LSB) |
| 08 | Interrupt-mask register 2 | 15 | B2 coding-violation counter |
| 09 | Interrupt-mask register 3 | 16 | B2 coding-violation counter (MSB) |
| OA | Multierrored cell counter | 17 | B3 coding-violation counter (LSB) |
| OB | Path-RDI soak counter | 18 | B3 coding-violation counter (MSB) |
| OC | Not implemented | $>18$ | Not implemented |

### 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER

## interrupt registers

The interrupt registers located at hex addresses 00,01 , and 02 contain information on the condition of the receive data stream that causes the interrupt flag (INTR) to become active low. The coding for the interrupt registers is given in Table 4.

Table 4. Interrupt-Register Coding

| CAUSE OF INTERRUPT | IR1 CODING (ADDRESS 00) | IR2 CODING (ADDRESS 01) | IR3 CODING (ADDRESS 02) |
| :---: | :---: | :---: | :---: |
| B1 parity error | XXXX XXX1 | - | - |
| B2 parity error | XXXX XX1X | - | - |
| B3 parity error | XXXX X1XX | - | - |
| Loss-of-cell alignment | XXXX 1XXX | - | - |
| Loss-of-incoming signal | XXX1 XXXX | - | - |
| Out of frame |  | - | - |
| Loss of frame | X1XX XXXX | - | - |
| Loss-of-optical carrier | $1 \times X X X X X X$ | - | - |
| Line AIS | - | XXXX XXX1 | - |
| Line FERF | - | XXXX XX1X | - |
| Loss-of-receive data | - | XXXX X1XX | - |
| Loss of pointer | - | XXXX $1 \times X X$ | - |
| Path AIS | - | XXX1 XXXX | - |
| B1 block error overflow | - | XX1X XXXX | - |
| B2 block error overflow | - | X1XX XXXX | - |
| B3 block error overflow | - | 1XXX XXXX | - |
| B1 CV overflow | - | - | XXXX XXX1 |
| B2 CV overflow | - | - | XXXX XX1X |
| B3 CV overflow | - | - | XXXX X1XX |
| Path RDI | - | - | XXXX 1XXX |
| Path FERF | - | - | XXX1 XXXX |

The alarm conditions or errors set bits in the interrupt register that cause the open-drain ouput $\overline{\operatorname{NTR}}$ to go active low. All of these conditional actions are associated with the receive data stream and are described below.
LOS, OOF, LOF, LAIS, LOP, LFERF, LOCA, LOSRD
These alarm conditions cause an external signal to go active and set a bit in one of the interrupt registers (see terminal functions table for description of the individual alarms). The status of the bit in the interrupt register for these alarms mirrors the status of the external signal. For example, as long as a loss-of-frame condition exists, both the LOF output and the loss-of-frame bit in IR1 (the value for LOF is $x 1 x x x x x x$ ) are set. When the logic in the TNETA1500 detects that the LOF condition has cleared, the external output and the status bit in the interrupt registers are cleared. A change in the status bit in the interrupt registers for these alarms cause the $\overline{\mathbb{N T R}}$ output to go active low. When the status bit makes a low-to-high transition, the INTR output goes active low. The INTR output also goes active low when the status bit makes a high-to-low transition. Reading the interrupt register does not clear the status bit for these particular alarms. However, the INTR output goes inactive high on a read of any of the interrupt registers.

# TNETA1500 <br> 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER 

loss-of-optical carrier, path AIS, path RDI
These alarm conditions cause a status bit in one of the interrupt registers to go active. As long as the alarm condition exists, the status bit remains set. When the logic in the TNETA1500 detects that the alarm condition has cleared, the status bit is cleared. A change in the status bit in the interrupt registers for these alarms causes the INTR output to go active low. When the status bit makes a low-to-high transition, the INTR output goes active low. The INTR output also goes active low when the status bit makes a high-to-low transition. Reading the interrupt register does not clear the status bit for these particular alarms. However, the INTR output goes inactive high on a read of any of the interrupt registers.

## B1/B2/B3 parity error, B1/B2/B3 block error overflow, B1/B2/B3 CV overflow

The status bits for these errors indicate that the specified error condition has occurred. The status bits in the interrupt registers for these conditions are set when the error conditions occur and remain set until the interrupt register is read. If a $\mathrm{B} 1, \mathrm{~B} 2$, or B 3 parity error is detected on an incoming frame, the corresponding status bit is set in the interrupt register, the INTR output goes active low, and the status bit remains set until a read of any interrupt register occurs. Once a read of any interrupt register occurs, the status bit for one of these error conditions is cleared until the next time that this error condition is detected.

## interrupt-mask registers

All of the interrupts in the three interrupt registers can be masked by setting bits in the corresponding interrupt-mask registers. The coding for the interrupt-mask registers is the same as the coding for the interrupt registers. To mask only the interrupt associated with a B2 parity error, a value of 00000010 is written to the interrupt mask register 1 (IMR1). To mask all the interrupts in interrupt register 1, a value of 11111111 is written to the interrupt mask register 1. After reset, all three interrupt-mask registers are cleared (set to 00 hex). Table 5 shows the coding for the interrupt-mask registers.

Table 5. Interrupt-Mask-Register Coding

| INTERRUPT TO BE MASKED | IMR1 CODING (ADDRESS 07) | IMR2 CODING (ADDRESS 08) | IMR3 CODING (ADDRESS 09) |
| :---: | :---: | :---: | :---: |
| B1 parity error | XXXX XXX1 | - | - |
| B2 parity error | XXXX XX1X | - | - |
| B3 parity error | XXXX X ${ }^{\text {P }} \mathrm{XX}$ | - | - |
| Loss-of-cell alignment (LOCA) | XXXX 1 ${ }^{\text {PXX }}$ | - | - |
| Loss-of-incoming signal (LOS) | XXX1 XXXX | - | - |
| Out of frame (OOF) | XX1X XXXX | - | - |
| Loss of frame (LOF) | X1XX XXXX | - | - |
| Loss-of-optical carrier | 1 XXX XXXX | - | - |
| Line AIS | - | XXXX XXX1 | - |
| Line FERF | - | XXXX XX1X | - |
| Loss-of-receive data | - | XXXX X $1 \times X$ | - |
| Loss of pointer | - | XXXX 1XXX | - |
| Path AIS | - | XXX1 XXXX | - |
| B1 block error overflow | - | $X X 1 \times X X X X$ | - |
| B2 block error overflow | - | X1XX XXXX | - |
| B3 block error overflow | - | $1 \times X X$ XXXX | - |
| B1 CV overflow | - | - | XXXX XXX1 |
| B2 CV overflow | - | - | XXXX XX1X |
| B3 CV overflow | - | - | XXXX X1XX |
| Path RDI | - | - | XXXX 1XXX |
| Path FERF | - | - | XXX1 XXXX |

### 155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER

SDNS021B - MARCH 1994 - REVISED JANUARY 1995

## control registers

The control registers are located at addresses 05 and 06 (hex). The control registers provide a means of controlling the operation of the device through the controller interface. A reset operation, initiated either by taking the RESET signal high or by performing a write operation to the ID register, clears both control registers. The bit definition for the two control registers is shown in Table 6.

Table 6. Coding for Control Registers

| ACTION | CONTROL REGISTER 1 (ADDRESS 05) | CONTROL REGISTER 2 (ADDRESS 06) |
| :---: | :---: | :---: |
| Disable error correction for receive ATM cell headers | XXXX XXX1 | - |
| Disable transmit ATM-cell header HEC-byte generation | XXXX XX1X | - |
| Enable terminal loopback (TLB) | XXXX X1XX | - |
| Enable facility (serial) loopback (FLB) | XXXX 1 ${ }^{\text {PXX }}$ | - |
| Disable the dropping of ATM cells with multiple-bit header errors | XXX1 XXXX | - |
| Disable the dropping of ATM idle cells from the receive data stream | XX1X XXXX | - |
| Disable the dropping of ATM unassigned cells from the receive data stream | X1XX XXXX | - |
| Transmit STM-1 frame | 1XXX XXXX | - |
| Enable receive clock looping | - | XXXX XXX1 |
| Transmit ATM unassigned cells as filler | - | XXXX XX1X |

Descriptions of the various control functions of the control registers are given below:

## disable error correction for receive ATM cell headers

When set to a high level, this bit causes the error-detection and correction block to stop correcting single-bit errors that are detected in the headers of incoming ATM cells. When a reset operation is performed, this bit is cleared (set to 0 ). The normal operating state of the TNETA1500 provides single-bit error correction on the headers of incoming ATM cells, and an action must be taken to disable this operation.
disable transmit ATM-cell header HEC-byte generation
When set to a high level, this bit causes the transmit section to stop generating the header error check (HEC) byte in the five-byte header of ATM cells that are being transmitted. When a reset operation occurs, this bit is cleared (set to 0 ). The normal operating mode of the TNETA1500 calculates the HEC byte from the first four bytes of the ATM cell that is transmitted and inserts the calculated value in the HEC byte location. This bit is used to disable the generation of the HEC byte.
enable terminal loopback (TLB)
When set to a high level, this bit causes the ATM-cells input (through the transmit-cell interface) to loop through the device and be sent out through the receive-cell interface. The receive serial-data stream is blocked when this mode of operation is chosen. However, the transmit section operates normally and the device continues to transmit ATM cells that are inserted in a STS-3c/STM-1 frame. Internally, this bit is logically ORed with the TLB input, which allows a terminal loopback to be enabled through either the external input or through the control register. When a reset operation occurs, the bit in the control register is cleared.
enable facility (serial) loopback (FLB)
When set to a high level, this bit causes the receive serial data and clock inputs to loop through the device and be sent out through the transmit serial data and clock outputs. The transmit serial data stream is blocked when this mode of operation is chosen. However, the receive section operates normally, and the device continues to extract ATM cells from the incoming STS-3c/STM-1 frame. Internally, this bit is logically ORed with the FLB input, which allows a facility loopback to be enabled through either the external input terminal or through the control register. When a reset operation occurs, the bit in the control register is cleared.
disable the dropping of ATM cells with multiple-bit header errors
When set to a high level, this bit causes the receive section to stop dropping ATM cells that contain multiple-bit header errors. When a reset operation occurs, this bit is cleared. The normal operation of the TNETA1500 drops ATM cells that contain multiple-bit header errors by not placing them into the receive output FIFO.

## disable the dropping of ATM idle cells from the receive data stream

When this bit is set, the receive section does not drop ATM idle cells from the receive data stream. An idle cell is defined as an ATM cell with the 5-byte header set to a value of 0000000152 (hex). When a reset operation occurs, this bit is cleared. The normal operation of the TNETA1500 is to drop idle cells from the receive data stream.
disable the dropping of ATM unassigned cells from the receive data stream
When this bit is set, the receive section does not drop ATM unassigned cells from the receive data stream. An unassigned cell is defined as an ATM cell with the 5-byte header set to a value of 0000000055 (hex). When a reset operation occurs, this bit is cleared. The normal operation of the TNETA1500 is to drop unassigned cells from the receive data stream.

## transmit STM-1 frame

When this bit is set, the transmit section transmits an STM-1 frame instead of a STS-3c frame. Internally, this bit is logically ORed with SDHENABLE, which allows this mode of operation to be enabled either through the control register or the external input. When a reset operation occurs, this bit is cleared and causes the TNETA1500 to transmit a STS-3c frame.
enable receive clock looping
When this bit is set, the receive clock is used as the clock for the transmit side (clock looping). The receive clock is either the receive serial clock or the clock recovered from the receive serial-data stream depending upon the state of the CLKRECBP input. Internally, this bit is logically ORed with CLKLOOP, which allows the clock-loop function to be enabled either through the control register or the external input. When a reset operation occurs, this bit is cleared, which disables the clock loop.
transmit ATM unassigned cells as filler
When this bit is set, the transmit side sends ATM unassigned cells for cell rate decoupling when a user data cell is not available in the transmit FIFO. An unassigned cell is defined as a cell with the 5 -byte header set to a value of 0000000055 (hex). The payload is set to 6 A (hex). When this bit is not set, the device sends idle cells as filler cells for cell rate decoupling. An idle cell is defined as a cell with the 5-byte header set to a value of 0000 000152 (hex) and the payload set to 6A (hex). When a reset operation occurs, this bit is cleared.

## ID register

The ID register is located at address 03 (hex). This register identifies the device revision and also provides a means of performing a software reset. The contents of this register are hardwired to a hexadecimal value of $A x$ ( $x$ denotes the chip revision). A software reset on the TNETA1500 is initiated by writing to the ID register through the controller interface. Since the contents of the ID register are firmware, the write does not change the contents of the register. The software reset function is logically ORed with RESET. A reset of the TNETA1500 device is initiated through either the external input or the ID register.

## multierrored cell header counter

The multierrored cell header counter is a saturating 8-bit counter that counts the number of ATM cells that are received with multiple-bit errors in the 5-byte ATM header. This counter resets to zero when the register is read. This counter does not cause the INTR output to go active low when the counter reaches maximum count. This counter is set to zero when a reset operation occurs.

## path RDI soak counter

This counter provides a count of the amount of time, in increments of $125 \mu \mathrm{~s}$, that a loss-of-cell-alignment (LOCA) condition must be present before a path RDI condition is sent via the outgoing G1 byte. The amount of time required is not currently specified by any industry standard. This counter is preset to a value of four milliseconds when a reset operation occurs. The counter value is modified by writing a new value to the counter through the controller interface. For instance, to set the value in the counter to one millisecond, a value of eight $(8 \times 125 \mu \mathrm{~S}=1 \mathrm{~ms})$ is written in the counter. However, the value in the counter is rewritten if a reset operation occurs because the counter is reset to four milliseconds.

## B1/B2/B3 block error counters

These counters maintain the total number of frames received with B1, B2, and B3 errors. These counters track the number of frames with errors, not the number of actual $\mathrm{B} 1, \mathrm{~B} 2$, and B 3 bits in error. All three counters are 8 -bit counters. These 8 -bit counters are read only and a reset operation clears all three counters. When these counters reach their maximum count, the INTR goes active low and a bit is set high in the interrupt register IR2. The host system reads the IR2 register to determine the cause of the interrupt. The host reads the counters to reset them to zero, and finally, the host system reads IR2 again to clear the INTR line.

## B1/B2/B3 coding violation counters

These counters maintain the total number of receive $\mathrm{B} 1, \mathrm{~B} 2$, and B 3 bit-interleaved parity (BIP) bits that are in error. The B1 and B3 counters are 16-bit counters, and the B2 counter is a 19-bit counter. When one of the counters reaches its maximum count, the INTR output goes active low and a bit in the interrupt register is set. The counters automatically reset to zero when they reach their maximum count. To clear the interrupt condition, the host system has to read the LSB counter first and then read the MSB counter. After the host reads both counters in this sequence, both LSB and MSB counters are reset and the interrupt condition goes inactive. A reset operation clears all three counters. Since these counters are read only, a value cannot be written to any of the three counters.

## Terminal Functions

## high-speed serial interface

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| FLAGC, FLAGT | 30,31 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Loss-of-optical-carrier alarm (true and complement). This differential input is connected to a fiber-optic receiver loss-of-optical-carrier output to provide an interrupt through the controller interface when the incoming optical signal is lost. |
| $\begin{aligned} & \hline \text { RSCT, } \\ & \text { RSCC } \end{aligned}$ | 32,33 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial clock (true and complement). This differential input is used to clock in serial data on RSDT/RSDC when the clock-recovery phase-lock loop is bypassed by taking CKRECBP high. |
| $\begin{aligned} & \hline \text { RSDT, } \\ & \text { RSDC } \end{aligned}$ | 41,42 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial data (true and complement). RSDT and RSDC are differential PECL inputs. |
| $\begin{aligned} & \text { TSCT, } \\ & \text { TSCC } \end{aligned}$ | 53, 54 | $\begin{gathered} \mathrm{O} \\ \text { (PECL) } \end{gathered}$ | Transmit serial clock (true and complement). This differential output provides the transmit serial output clock. This clock is derived from either the receive serial clock, the output of the clock generation phase-lock loop, or the transmit high-speed clock depending upon the state of CKGENBP and CLKLOOP. |
| $\begin{aligned} & \hline \text { TSDT, } \\ & \text { TSDC } \end{aligned}$ | 51,52 | $\begin{gathered} \mathrm{O} \\ \text { (PECL) } \end{gathered}$ | Transmit serial data (true and complement). The differential serial data is output on the transition of TSCT/TSCC. |
| TXHCKT, TXHCKC | 49,50 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Transmit high-speed'clock (true and complement). This $155.52-\mathrm{MHz}$ input provides the transmit serial clock when CKGENBP is high. |

## alarm indicators

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| B1ERR | 125 | 0 | B1 error. A high on B1ERR indicates that a B1 parity-byte error is detected on the incoming frame. |
| LAIS | 122 | 0 | Line alarm-indication signal. A high on LAIS indicates that bits 6-8 of the receive K2 byte are set to 111 for five consecutive frames. The alarm clears when the pattern 000 is detected in bits $6-8$ of the receive K2 byte for five consecutive frames. |
| LFERF | 123 | 0 | Line far-end receive failure. A high on LFERF indicates that bits $6-8$ of the receive K2 bytes were set to 110 for five consecutive frames. The alarm clears when the pattern 000 is detected in bits $6-8$ of the receive K2 byte for five consecutive frames. |
| LOCA | 124 | 0 | Loss-of-cell alignment. A high on LOCA indicates that ATM cells could not be found in the incoming data stream. LOCA goes inactive when the cell-delineation algorithm finds seven consecutive ATM cells and goes active when no valid ATM cells are found in seven consecutive cell slots. |
| LOF | 133 | 0 | Loss of frame. LOF goes active when the framing circuit is unable to find two consecutive SONET frames for 3 ms . The alarm is cleared when eight consecutive error-free SONET frames are identified. |
| LOP | 121 | 0 | Loss-of-incoming pointer. LOP goes active to indicate that an invalid pointer was found in the $\mathrm{H} 1, \mathrm{H} 2$ pointer bytes of the incoming frame. LOP also goes active when a new data flag (NDF) is detected for eight consecutive frames. The LOP alarm deactivates when a valid pointer with a normal NDF is detected in three consecutive frames. |
| LOS | 128 | 0 | Loss of signal. LOS goes active when no signal transitions are detected on the incoming serial signal for $3.3 \mu \mathrm{~s}$. The alarm is cleared when two consecutive valid SONET framing patterns are detected, and no transitionless $3.3-\mu \mathrm{s}$ period is detected. |
| OOF | 129 | 0 | Out of frame. OOF goes active when four consecutive errored SONET frames are received. The alarm clears when two consecutive error-free SONET frames are identified. |
| LOSRD | 116 | 0 | Loss-of-receive data. LOSRD goes active when the receive output FIFO overflows. The receive output FIFO can store a maximum of three complete ATM cells. If a cell is not sent to the next device before a fourth cell arrives, the newest cell is discarded to make room in the FIFO for the next arriving cell. |

## Terminal Functions (Continued)

## control signals

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CKGENBP | 136 | $\begin{gathered} 1 \\ (\mathrm{TTL}) \end{gathered}$ | Clock generation phase-locked loop bypass. When CKGENBP is high, the clock-generation PLL is bypassed and the high-speed clock input (TXHCKT/TXHCKC) is used for the transmit clock. When CKGENBP is low, the $19.44-\mathrm{MHz}$ TXREFCK is used to generate the transmit clock. |
| CKRECBP | 135 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Clock recovery phase-locked loop bypass. When CKRECBP is high, the clock-recovery PLL is bypassed. RSCT/RSCC is used to clock RSDT/RSDC into the device. |
| CLKLOOP | 134 | $\stackrel{1}{(T T L)}$ | Receive clock loop. When CLKLOOP is high and CKGENBP is low, the receive serial clock is looped to the transmit side and used for the transmit-serial clock. The received clock is either the clock recovered from the incoming data stream or RSCT/RSCC as determined by the state of CKRECBP. |
| FLB | 138 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Facility loopback. When FLB is high, the receive serial data and clock is looped to the transmit-serial clock and data output. The receive-serial clock is either the clock recovered from the incoming data stream or RSCT/RSCC as determined by the state of CKRECBP. |
| OE | 58 | $\begin{gathered} 1 \\ (\mathrm{TTL}) \end{gathered}$ | Output enable. When OE is low, all outputs on the TNETA1500, except for the high-speed PECL outputs, are placed in the high-impedance state. This feature facilitates board-level testing. OE contains an internal pullup resistor so that it can be left open for normal operation. |
| RESET | 142 | $\begin{gathered} 1 \\ (T T L) \end{gathered}$ | Device reset. When RESET goes high, the device is reset. Reset causes the receive side to restart the frame-search algorithm and forces OOF, LOF, and LOCA high. RESET also flushes any ATM cells stored in the input and output FIFOs and causes the transmit side to begin building SONET frames from the A1 byte. |
| SDHENABLE | 57 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | SDH enable. When SDHENABLE is high, the frame transmitted by the TNETA1500 has the 3 C1 bytes set to the sequence 010000 (hex). In addition, the 3 H 1 bytes in the transmit frame set to the values 6A, 9B, 9B (hex). When SDHENABLE is low, the transmit C1 bytes are set to the sequence 010203 (hex) and the H 1 bytes are set to the values 62, 93,93 (hex). These conditions are necessary to comprehend the differences between a SONET STS-3c frame and a SDH STM-1 frame. SDHENABLE has an internal pulldown resistor so that it can be left open for SONET operation. |
| TLB | 137 | $\begin{gathered} 1 \\ (T T L) \end{gathered}$ | Terminal loopback. When TLB is taken high, the data received at the transmit-cell interface is looped through the device and out the receive-cell interface. Data appearing at the receive serial data input is blocked in this mode. |
| TXREFCK | 48 | $\begin{gathered} 1 \\ (T T L) \end{gathered}$ | Transmit reference clock. TXREFCK is used to provide a $19.44-\mathrm{MHz}$ reference clock to the clock-generation phase-locked loop when CKGENBP and CLKLOOP are low. The clock-generation PLL multiplies this clock by eight to generate the $155.52-\mathrm{MHz}$ transmit-serial clock. |

## Terminal Functions (Continued)

## receive-cell interface

| TERMINAL |  |  |  |
| :---: | :---: | :---: | :--- |
| NAME | NO. | I/O |  |
| RCKI | 120 | I <br> (TTL) | Receive clock input. Output signals are clocked out of the receive-cell interface on positive transitions <br> of RCKI when $\overline{\text { RRE }}$ is low. |
| RD0-RD07 | $92-95$ <br> $98-101$ | O | Receive byte data. The ATM cells are clocked out of the TNETA1500 through RDO-RD7 one byte at <br> a time on positive transitions of RCKI, which begins with the first byte of the ATM-cell header. |
| $\overline{\text { RRE }}$ | 119 | I <br> (TTL) | Receive read enable. A low level on $\overline{\text { RRE enables the reading of data from the receive-cell interface. }}$ |
| RXCELL | 117 | O | Receive ATM-cell indicator. RXCELL goes high to identify the first byte (start) of an ATM cell. RXCELL <br> is low during the remainder of the output. |
| $\overline{\text { RXFE }}$ | 118 | O | Receive FIFO empty. $\overline{\text { RXFE }}$ goes low to denote that the receive FIFO is empty and that the current output <br> byte is not a valid byte. $\overline{\text { RXFE }}$ goes high when a complete ATM cell is available for output. |

## transmit-cell interface

| TERMINAL <br> NAME |  | NO. | I/O |
| :---: | :---: | :---: | :--- |
| TCKI | 65 | I <br> (TTL) | Transmit clock input. Input signals are clocked into the transmit-cell interface and output signals are <br> locked out of the transmit-cell interface on positive transitions of TCKI when TWE is low. |
| TDO-TD7 | $68-71$ <br> $74-77$ | I <br> (TTL) | Transmit byte data. The ATM cells are clocked into the transmit-cell interface one byte at a time on <br> positive transitions of TCKI when TWE is low. |
| $\overline{\text { TWE }}$ | 64 | I <br> (TLL) | Transmit write enable. A low level on TWE enables the writing of ATM cells into the transmit-cell interface. |
| $\overline{\text { TXAF }}$ | 61 | O | Transmit FIFO almost full. $\overline{\text { TXAF }}$ goes low when the transmit cell input FIFO can store only five additional <br> input bytes. TXAF goes high when storage is available in the FIFO to store a complete 53-byte ATM cell. |
| TXCELL | 63 | I <br> (TTL) | Transmit start-of-cell indicator. A high level on TXCELL identifies the first byte of an incoming ATM cell. <br> TXCELL should be low during the remainder of the cell input. |

## Terminal Functions (Continued)

## controller interface

| TERMINAL |  | I/O |  |
| :---: | :---: | :---: | :--- |
| NAME | NO. | DESCRIPTION |  |
| AO-A7 | $19-26$ | I <br> (TTL) | Address lines. A0-A7 provide the address for accessing the internal registers. A7 is the most significant <br> bit. |
| D0-D7 | $1-4$ <br> $7-10$ | I/O | Data I/O. D0-D7 provide access to the contents of the device's internal registers. D7 is the most <br> significant bit. |
| $\overline{\text { INTR }}$ | 13 | O | Interrupt (open drain). $\overline{\text { INTR goes low to indicate that a nonmasked interrupt has occurred. }}$ |
| RD/WR | 16 | I <br> (TTL) | Read/write control. A high-level input on RD $\overline{W R}$ indicates a read operation and a low-level input <br> indicates a write operation. |
| $\overline{R E A D Y}$ | 14 | O | Ready. $\overline{R E A D Y}$ goes low to indicate that the device is ready to complete the requested transaction. |
| $\overline{\text { SEL }}$ | 15 | I <br> $(T T L)$ | Device select. A low-level input on $\overline{\text { SEL enables the access of the device's internal registers. }}$ |

miscellaneous signals

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CGCAP | 46 |  | Clock-generation loop-filter external capacitor connection. A $0.1-\mu \mathrm{F}$ capacitor is connected from CGCAP to ground. |
| CRCAP | 37 |  | Clock-recovery loop-filter external capacitor connection. A $0.1-\mu \mathrm{F}$ capacitor is connected from CRCAP to ground. |
| AGND | 35,38,39,44,45,56 |  | Analog ground. AGND is the 0-V reference connection for analog phase-lock loops. |
| $\mathrm{AV}_{\mathrm{CC}}$ | 34,36,40,43,47,55 |  | Analog supply voltage. $\mathrm{AV}_{\mathrm{CC}}$ is the $5 \mathrm{~V} \pm 5 \%$ connection for analog phase-lock loops. |
| NC | $\begin{gathered} 27-29,80-83, \\ 86-89,104-107, \\ 110-113 \end{gathered}$ |  | No connection. These terminals are left open. |
| GND | $\begin{gathered} \hline 5,11,17,62,66,72,79 \\ 85,91,97, \\ 103,109,115, \\ 127,132,144 \end{gathered}$ |  | Ground. GND is the 0-V reference for digital logic. |
| VCC | $\begin{gathered} \hline 6,12,18,67 \\ 73,78,84,90,96 \\ 102,108,114,126, \\ 131,143 \end{gathered}$ |  | Supply voltage. $\mathrm{V}_{\mathrm{CC}}$ is the $5 \mathrm{~V} \pm 5 \%$ supply for digital logic. |
| TEST0-TEST3 | 59,60,139,140 | 1 | Manufacturing test. TEST0-TEST3 are connected to $\mathrm{V}_{\text {CC }}$ for normal operation. |
| TEST4 | 141 | 1 | Test. TEST4 is tied low for normal operation. |
| 8KHZREF | 130 | 0 | 8KHZREF produces a pulse that is synchronized to the receive-side framing bytes. 8KHZREF serves as an indication that a frame is being received. When frames are continuously received, 8 KHZREF acts like an $8-\mathrm{kHz}$ clock. |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

```
Supply voltage range, TTL, \(\mathrm{V}_{\mathrm{CC}}\) (see Note 1) -0.5 V to 7 V
Supply voltage range, PECL, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V
Supply voltage range, analog, \(\mathrm{AV}_{\mathrm{CC}}\) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V
Input voltage range: TTL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2 V to 7 V
PECL ................................................................................... 0 V to PV \({ }_{C C}\)
```



```
Storage temperature range
\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the GND terminals.
```

recommended operating conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TTL | 4.75 | 5.25 |  |
| $V_{\text {CC }}$ | Supply voitage | PECL | 4.75 | 5.25 | V |
| $\mathrm{AV}_{\mathrm{CC}}$ | Supply voltage, analog |  | 4.75 | 5.25 | V |
|  |  | TTL | 2 |  | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | PECL (see Note 2) | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.1}$ | $\mathrm{V}_{\mathrm{CC}}-0.8$ | $v$ |
|  |  | TTL |  | 0.8 |  |
| VIL | Low-level input volage | PECL (see Note 2) | $\mathrm{V}_{\mathrm{CC}}-1.9$ | $\mathrm{V}_{\mathrm{CC}}-1.5$ |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{K}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | High-level output voltage | TTL | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}$ | 4.25 |  |  | V |
|  |  | PECL | $\mathrm{PV} \mathrm{CC}=5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-22.4 \mathrm{~mA}$ | 4 |  | 4.3 |  |
| VOL | Low-level output voltage | TTL | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | PECL | $\mathrm{PV}_{\mathrm{CC}}=5 \mathrm{~V}$, | $\mathrm{IOL}=7.6 \mathrm{~mA}$ | 3 |  | 3.4 |  |
| 4 | Input current | TTL | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | $\pm 300$ | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{H}$ | High-level input current | All other PECL inputs | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=4.45 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
|  |  | FLAGT, FLAGC PECL inputs |  |  |  |  | 250 |  |
| ILL | Low-level input current | All other PECL inputs | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=3.35 \mathrm{~V}$ |  |  | $\pm 25$ | $\mu \mathrm{A}$ |
|  |  | FLAGT, FLAGC PECL inputs |  |  |  |  | $\pm 250$ |  |
| ICC1 | Supply current§ |  | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & f=155.52 \mathrm{Mbit} / \mathrm{s} \end{aligned}$ | $\mathrm{I}=0$, |  | 175 |  | mA |
| ICC2 | Supply current ${ }^{\text {If }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{f}=155.52 \mathrm{Mbit} / \mathrm{s}$ |  | 230 |  | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | TTL |  |  |  | 4 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ PECL outputs are unterminated.
${ }^{\top}$ PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .

## SDNSO21B - MARCH 1994 - REVISED JANUARY 1995

## timing requirements (see Figure 1)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ${ }^{\text {tw}}$ (SELL) | Pulse duration, $\overline{\text { SEL }}$ low | 35 |  | ns |
| 2 |  | Setup time, RD $\overline{\text { WR }}$ high before $\overline{\text { SEL }} \downarrow$ | 3 |  | ns |
| 3 | ${ }^{\text {s }}$ su(A0-A7) | Setup time, A0-A7 valid before SEL $\downarrow$ | 3 |  | ns |
| 4 | th(A0-A7) | Hold time, A0-A7 valid after SEL $\uparrow$ | 0 |  | ns |

switching characteristics (see Figure 1)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | $\mathrm{t}_{\mathrm{d}(\mathrm{SL}-\mathrm{DV})}$ | Delay time from $\overline{\text { SEL }} \downarrow$ to D0-D7 valid | 7 | 25 | ns |
| 6 | $\mathrm{t}_{\mathrm{d}(\mathrm{SH}-\mathrm{DX})}$ | Delay time from SEL $\uparrow$ to D0-D7 invalid | 5 | 18 | ns |
| 7 | $\mathrm{t}_{\mathrm{d}(\mathrm{SL}-\mathrm{RL})}$ | Delay time from SEL $\downarrow$ to READY $\downarrow$ | 7 | 26 | ns |
| 8 | $\mathrm{t}_{\mathrm{d}(\mathrm{SH}-\mathrm{RH})}$ | Delay time from $\overline{\text { SEL }} \uparrow$ to $\overline{\text { READY }} \uparrow$ | 3 | 15 | ns |



Figure 1. Controller-Interface Read Cycle

## timing requirements (see Figure 2)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ${ }^{\text {w }}$ (SELL) | Pulse duration, SEL low | 35 |  | ns |
| 2 | $\mathrm{t}_{\text {su }}$ (RD/WR) | Setup time, RD/ $\overline{\text { WR }}$ low before $\overline{\text { SEL }} \downarrow$ | 3 |  | ns |
| 3 | $t_{\text {su }}(\mathrm{AO}-\mathrm{A} 7)$ | Setup time, A0-A7 valid before SEL $\downarrow$ | 3 |  | ns |
| 4 | $\mathrm{t}_{\text {su }}(\mathrm{D} 0-\mathrm{D} 7$ ) | Setup time, D0-D7 valid before $\overline{\text { SEL }} \uparrow$ | 3 |  | ns |
| 5 | th(D0-D7) | Hold time, D0-D7 valid after SEL $\uparrow$ | 2 |  | ns |



Figure 2. Controller-Interface Write Cycle

## timing requirements (see Note 3 and Figure 3)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{w} \text { (RCKIH) }}$ | Pulse duration, RCKI high | 10 |  | ns |
| 2 | $\mathrm{t}_{\text {w (RCKIL) }}$ | Pulse duration, RCKI low | 10 |  | ns |
| 3 | $\mathrm{t}_{\text {su (RRE) }}$ | Setup time, $\overline{\text { RRE }}$ high before RCKI $\uparrow$ | 8 |  | ns |
| 4 | th(RRE) | Hold time, $\overline{\text { RRE }}$ high after RCKI $\uparrow$ | 0 |  | ns |

NOTE 3: All output signals are generated on the rising edge of RCKI. All input signals are sampled on the rising edge of RCKI.
switching characteristics (see Note 3 and Figure 3)

| NO. |  | MIN | MAX | UNIT |
| :---: | :--- | :--- | ---: | :---: |
| 5 | $\left.\mathrm{t}_{\mathrm{d}(\mathrm{RCH}}-\mathrm{RXCH}\right)$ | Delay time from RCKI $\uparrow$ to $\mathrm{RXCELL} \uparrow$ | 8 | 18 |
| 6 | $\left.\mathrm{t}_{\mathrm{d}(\mathrm{RCH}}-\mathrm{RDV}\right)$ | Delay time from RCKI $\uparrow$ to RDO-RD7 valid | 8 | 16 |
| 7 | $\left.\mathrm{t}_{\mathrm{d}(\mathrm{RCH}}-\mathrm{RXFH}\right)$ | Delay time from RCKI $\uparrow$ to $\overline{\mathrm{RXFE}} \uparrow$ | ns |  |
| $8 \dagger$ | $\left.\mathrm{t}_{\mathrm{d}(\mathrm{RCH}}-\mathrm{RXFL}\right)$ | Delay time from RCKI $\uparrow$ to $\overline{\mathrm{RXFE}} \downarrow$ | 5 | 12 |

$\dagger \overline{\text { RXFE }}$ goes active low when no complete cell is available in the receive cell FIFO. When a complete cell is available, $\overline{\mathrm{RXFE}}$ is deactivated. The pulse duration of this signal depends on the pulse duration of the RCKI clock and on the cell availability of the FIFO. The minimum pulse duration is equal to the RCKI width. The maximum width is dependent on the RCKI clock pulse duration and cell availability.
NOTE 3. All output signals are generated on the rising edge of RCKI. All input signals are sampled on the rising edge of RCKI.


Figure 3. Receive-Cell Interface

## timing requirements (see Note 4 and Figure 4)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ${ }_{\text {w }}$ (TCKIH) | Pulse duration, TCKI high | 10 |  | ns |
| 2 | ${ }^{\text {w }}$ (TCKIL) | Pulse duration, TCKI low | 10 |  | ns |
| 3 | $\mathrm{t}_{\text {su }}$ (TWE) | Setup time, TWE high before TCKI $\uparrow$ | 12 |  | ns |
| 4 | $\mathrm{th}_{\text {(TWE) }}$ | Hold time, TWE high after TCKI $\uparrow$ | 0 |  | ns |
| 5 | ${ }^{\text {tsu}}$ (TXCELL) | Setup time, TXCELL high before TCKI $\uparrow$ | 12 |  | ns |
| 6 | ${ }^{\text {t }}$ su(TD0-TD7) | Setup time, TD0-TD7 valid before TCKi $\uparrow$ | 12 |  | ns |
| 7 | th(TXCELL) | Hold time, TXCELL high after TCKI $\uparrow$ | 0 |  | ns |
| 8 | th(TD0-TD7) | Hold time, TD0-TD7 valid after TCKI $\uparrow$ | 0 |  | ns |

NOTE 4: All output signals are generated on the rising edge of TCKI. All input signals are sampled on the rising edge of TCKI.
switching characteristics (see Note 4 and Figure 4)

| NO. |  | MIN | MAX |
| :---: | :---: | :---: | :---: |
| 9 | $\mathrm{t}_{\mathrm{d}}(\mathrm{TCH}-\mathrm{TXAL})$ | UNIT |  |

NOTE 4: All output signals are generated on the rising edge of TCKI. All input signals are sampled on the rising edge of TCKI.


Figure 4. Transmit-Cell Interface

## timing requirements (see Figure 5)

| NO. |  | MIN | MAX | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| 1 | $t_{W}(8$ KHREL $)$ | Pulse duration, 8KHZREF low |  | ns |



Figure 5. 8-kHz Reference Signal

## APPLICATION INFORMATION

## introduction

The TNETA1500 SONET/SDH ATM BiCMOS receiver/transmitter is designed to insert/extract ATM cells into/from a 155.52-Mbit/s STS-3c/STM-1 frame. The device contains two analog phase-locked loops (APLL) and the digital logic necessary to process the incoming frame and build the output frame. The two APLLs are used to:

- Recover a $155.52-\mathrm{MHz}$ receive clock from the incoming serial-data stream
- Generate a $155.52-\mathrm{MHz}$ transmit clock from an external 19.44-MHz signal

The device is fabricated from a 0.8 -micron BiCMOS process. The BiCMOS process provides the capability of designing true differential PECL (ECL referenced to 5 V instead of ground) serial inputs and outputs. The advantages of providing true PECL inputs and outputs are:

- The device interfaces directly to fiber-optic receivers and transmitters and UTP-5 transceivers without external buffering.
- The device outputs can directly drive a $50-\Omega$ line terminated with $50 \Omega$ to 3 V or the Thevenin equivalent ( $121 \Omega$ to ground and $82 \Omega$ to $V_{C C}$ ). This eliminates transmission-line reflections and improves performance.
- The differential PECL inputs provide a high common-mode noise-rejection ratio (CMRR), which improves noise immunity of the device.
- The reduced output voltage swing of the differential PECL outputs (approximately 800 mV ) reduces the internal noise generated when the high-speed serial outputs switch. This is especially important since the outputs are switching at $155.52 \mathrm{Mbit} / \mathrm{s}$.

Internally, the two analog PLLs are isolated from each other and the digital logic blocks (see Figure 6). Each analog PLL has its own $V_{C C}$ and ground connections that are not connected internally to the $V_{C C}$ and ground connections of the other blocks. From a power and ground connection viewpoint, this forms three blocks: the digital logic block, the analog clock-recovery block, and the analog clock-generation block.

## general layout considerations for the TNETA1500

The major considerations in laying out a board for the TNETA1500 are:

- Decouple the analog supply ( $\mathrm{A} \mathrm{V}_{\mathrm{C}}$ terminals) from the digital supply ( $\mathrm{V}_{\mathrm{CC}}$ terminals) using an inductor or ferrite bead. This can be accomplished by one of two methods:
- Connect the $\mathrm{AV}_{\mathrm{CC}}$ terminals for the clock-recovery block together and use an inductor/ferrite bead to connect them to the digital plane. Then, connect the $\mathrm{AV}_{\mathrm{CC}}$ terminals for the clock-generation block together and use a second inductor/ferrite bead to connect these pins to the digital-supply plane.
- Connect each AVCC terminal to the digital-supply plane using an inductor or ferrite bead and a $0.1-\mu \mathrm{F}$ bypass capacitor.
- Use low-inductance bypass capacitors, such as $0.1-\mu \mathrm{F}$ surface-mount devices, to reduce $\mathrm{V}_{\mathrm{CC}}$ noise due to output switching. The recommended bypassing is one bypass capacitor for each $A V_{C C}$ terminal and one bypass capacitor for each two $\mathrm{V}_{\mathrm{CC}}$ terminals.


## APPLICATION INFORMATION

## general layout considerations for the TNETA1500 (continued)

The PECL inputs to the device are terminated using a split-resistor termination of $121 \Omega$ to ground and $82 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$. Placing the termination resistors close to the input terminals reduces the possibility of signal reflections and maintains the integrity of the signal waveform. The PECL outputs are also terminated using a split-resistor termination of $121 \Omega$ to ground and $82 \Omega$ to $V_{C C}$. The termination resistors should be placed as close as possible to the input terminals of the device that the TNETA1500 is driving to prevent reflections and maintain signal integrity.
External capacitors must be connected to the analog PLLs to provide the loop-filter capacitance. One capacitor is required for each APLL. The recommended size of the capacitor is $0.001-0.1 \mu \mathrm{~F}$. Since there is no measurable performance increase over the range of $0.001-0.1 \mu \mathrm{~F}$, any size can be used.

Figure 7 shows a typical connection between the TNETA1500 and fiber-optic or UTP- 5 transceiver with PECL inputs and outputs. In this diagram, the $\mathrm{AV}_{\mathrm{CC}}$ terminals are broken out between the analog clock-recovery block and the analog clock-generation block.


NOTE A: The $0.1-\mu \mathrm{F}$ capacitors are external and connected to the analog PLLs.
Figure 6. Analog and Digital Blocks in TNETA1500

## APPLICATION INFORMATION



AVCC Terminals for Clock-Generation Terminals (47,55)
NOTES: A. If the TXHCKT, TXHCKC, RSCT, and RSCC inputs are not used, they need to be terminated as follows:

- TXHCKT (terminal 49) - $1-\mathrm{k} \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$
_ TSHCKC (terminal 50) - 1-k resistor to GND
- RSCT (terminal 32) - 1-k resistor to $\mathrm{V}_{\mathrm{CC}}$
- RSCC (terminal 33) - 1-k $\Omega$ resistor to GND
B. The FLAGT and FLAGC inputs contain internal pullup/pulldown resistors and can be left open.
C. All AGND and GND terminals are connected to the same ground plane.
D. It is recommended that one $0.1-\mu \mathrm{F}$ capacitor be used for each two $\mathrm{V}_{\mathrm{CC}}$ terminals (digital-power terminals).
E. Ferrite beads can be used in place of the $4.1-\mu \mathrm{H}$ inductors. Listed below are the part numbers of beads from Fair-Rite Corporation that can be used. Other beads from other manufacturers may work as well:
- Surface-mount ferrite beads:
- Fair-Rite P/N 2743021447 (long bead)
- Fair-Rite P/N 2743019447 (short bead)
- Leaded ferrite bead:
- Fair-Rite P/N 2743002111

Figure 7. Board Layout for the TNETA1500

- Recovers a $155.52-\mathrm{MHz}$ Clock Signal From a 155.52-Mbit/s STS-3/STM-1 NRZ Data Stream
- Accepts Pseudo-ECL (PECL) Input Voltage Levels on the Input Data Stream
- Provides a Separate Pseudo-ECL-to-TrueECL Converter for an Additional Data Signal Requiring Conversion
- Requires a Single 5-V Supply


## description

The TNETA1555 device recovers an embedded clock signal from a 155.52-Mbit/s STS-3/STM-1 nonreturn-to-zero (NRZ) data stream using a frequency/phase-locked loop. The device accepts PECL (ECL signals referenced to 5 V instead of GND) input-voltage levels. The recovered clock and data outputs are PECL compatible. The serial data input and recovered clock and data outputs are differential to provide maximum noise immunity.
The input disable (INDIS) disconnects the incoming serial-data stream from the clock-recovery circuitry. When the INDIS input is high, the data output is forced low and the clock-recovery circuitry maintains the output frequency present at the time the input was disabled for a specific amount of time. This time is dependent upon the value of the capacitor in the loop filter.

A PECL-to-ECL converter is included in the device for those applications where an interface between the two different voltage levels is required. An example of such an application is an optical transmitter that requires ECL input voltage levels and a parallel-to-serial converter with pseudo-ECL-level outputs.
The TNETA1555 requires only a positive 5 -V supply ( $5 \mathrm{~V} \pm 5 \%$ ) for operation. The device is characterized for operation over a temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## functional block diagram



## Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| $\overline{\text { CLK, CLK }}$ | 20, 21 | O | Recovered clock output. PECL compatible. |
| CPLL | 2 | 1 | Capacitor connection for phase-locked-loop filter (CPLL $=0.1 \mu \mathrm{~F}$ recommended) |
| DATAIN, $\overline{\text { DATAIN, }}$ | 14,15 | I | PECL-compatible input for PECL-to-ECL converter |
| DATAOUT, DATAOUT | 12,13 | 0 | ECL-compatible output for PECL converter |
| DIN, $\overline{\text { DIN }}$ | 4, 6 | 1 | Serial data input. PECL compatible. |
| DOUT, DOUT | 18, 17 | 0 | Serial data output. PECL compatible. |
| GND | 3, 8, 10, 19 |  | Ground (0-V reference) |
| INDIS | 5 | 1 | Input disable terminal (TTL compatible). The device ignores the input data when INDIS is active and forces DOUT low and DOUT high. |
| TESTOUT | 9 | 0 | Manufacturing test output. Leave open. |
| TEST2 | 23 | 1 | Manufacturing test input. Tied to GND. |
| TEST1 | 24 | 1 | Manufacturing test input. Tied to GND. |
| $\mathrm{V}_{\mathrm{CC}}$ | 1, 7, 11, 16, 22 |  | Supply voltage |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the GND terminals.
recommended operating conditions

|  |  | MIN | NOM | MAX |
| :--- | :--- | ---: | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage, TTL | V |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage, TTL | 2 |  | V |
| $\mathrm{IIK}_{\mathrm{IK}}$ | Input clamp current, TL |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage, PECL (see Note 2) |  | -18 | mA |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage, PECL (see Note 2) | $\mathrm{V}_{\mathrm{CC}}-1.1$ | $\mathrm{~V}_{\mathrm{CC}}-0.8$ | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | $\mathrm{V}_{\mathrm{CC}}-1.9$ | $\mathrm{~V}_{\mathrm{CC}}-1.5$ | V |

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | High-level output voltage | DOUT, DOUT, CLK, CLK | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V , | See Notes 2 and 3 | $\mathrm{V}_{\mathrm{CC}}-1.03$ |  | $\mathrm{V}_{\text {CC }}-0.85$ | V |
|  |  | $\frac{\text { DATAOUT, }}{\text { DATAOUT }}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | See Notes 2 and 4 | -1.02 |  | -0.75 |  |
| Vol | Low-level output voltage | DOUT, DOUT, CLK, $\overline{\text { CLK }}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V , | See Notes 2 and 3 | $V_{\text {CC }}{ }^{-1.85}$ |  | $V_{C C}-1.62$ | V |
|  |  | $\frac{\text { DATAOUT, }}{\text { DATAOUT }}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | See Notes 2 and 4 | -1.81 |  | -1.58 |  |
| VIK | Input clamp voltage | INDIS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| II | Input current | INDIS | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }^{\text {IIH }}$ | High-level input current | DIN, DIN, DATAIN, DATAIN | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=4.45 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| I/L | Low-level input current | DIN, $\overline{\text { DIN }}$, DATAIN, DATAIN | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=3.35 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | Supply current |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V},$ <br> Outputs open | $\mathrm{f}_{\mathrm{i}}=155.52 \mathrm{Mbit} / \mathrm{s}$, |  | 71 | 100 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V},$ <br> See Note 5 | $\mathrm{f}_{\mathrm{i}}=155.52 \mathrm{Mbit} / \mathrm{s}$, |  | 112 | 150 | mA |

NOTES: 2. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
3. These outputs are terminated through a $50-\Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
4. These outputs are terminated through a $50-\Omega$ resistor to -2 V .
5. DOUT, DOUT, CLK, and CLK are each terminated with a $50-\Omega$ resistor to $\mathrm{V}_{C C}-2 \mathrm{~V}$. DATAOUT and DATAOUT are each terminated with a $50-\Omega$ resistor to -2 V .
operating characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Acquisition time | See Note 6 | $\mathrm{C}_{\text {PLL }}=330 \mathrm{pF}$ |  | 1 |  | ms |
|  |  | $\mathrm{CPLL}^{\text {a }}$ 0.1 $\mu \mathrm{F}$ |  | 3 |  |  |
| Deviation of clock sampling point, $\mathrm{t}_{\text {cSp }}$ | See Figure 1 |  | -800 |  | 800 | ps |
| RMS jitter, recovered clock | See Note 7 |  |  | $1.5^{\circ}$ | $4^{\circ}$ | ${ }^{\circ} \mathrm{RMS}$ |
| Input data rate |  |  |  | 5.52 |  | Mb/s |
| Duty cycle, recovered clock | See Note 3 |  | 45\% |  | 55\% |  |
| Maximum number of consecutive bits ( 1 or 0 ) in input data stream | See Note 8 |  | 100 | 450 |  |  |

NOTES: 3. These outputs are terminated through a $50-\Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
6. Acquisition time is the time required to achieve a valid clock output while applying a $2^{7}-1$ pseudo-random bit sequence.
7. RMS jitter is measured with a $2^{31}-1$ pseudo-random bit sequence.
8. This measurement is made with a $2^{13}-1$ pseudo-random bit sequence with string substitution.
switching characteristics over recommended operating free-air temperature range, $\mathbf{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpl | DATAIN or DATAIN | DATAOUT or DATAOUT | 1.5 | 4.5 | ns |
| tPHL | DATAIN or $\overline{\text { DATAIN }}$ | DATAOUT or $\overline{\text { DATAOUT }}$ | 1.5 | 4.5 | ns |

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Load Circuits and Voltage Waveforms

# TNETA1555 155.52-MBIT/S CLOCK-RECOVERY DEVICE 

SDNS001B - SEPTEMBER 1992 - REVISED DECEMBER 1994

## APPLICATION INFORMATION

## introduction

The TNETA1555 clock-recovery device provides clock recovery and data retiming on a nonreturn to zero (NRZ) serial input data stream. The device uses an analog phase-locked loop (APLL) with an integrated voltage controlled oscillator (VCO) to recover the imbedded clock signal from incoming data. A loop-filter capacitor is the only external component required for the proper operation of the device. The TNETA1555 is designed for operation with a $155.52-\mathrm{Mbit} / \mathrm{s}$ serial-data stream. The device has pseudo-ECL compatible inputs and outputs and operates from a single $5-\mathrm{V}$ supply. Pseudo-ECL levels are referenced to 5 V instead of ground.
Since the incoming $155.52-\mathrm{Mbit} / \mathrm{s}$ data stream does not contain a $155.52-\mathrm{MHz}$ frequency component, a transition detector, shown on the clock-recovery block diagram, is used as a frequency doubler to generate this frequency. The output of the transition detector is passed to a phase/frequency detector where it is compared to the output of the VCO. The phase/frequency detector is actually comprised of two circuits. One circuit provides a coarse frequency-detection capability and a second provides a finer phase adjustment. The phase/frequency detector compares the signal from the transition detector to the VCO output and generates signals to either increase or decrease the VCO frequency, depending upon whether the VCO frequency is less than or greater than the frequency of the signal from the transition detector. The up/down pulses are sent to the charge pump/loop filter for conversion to a bias voltage that sets the VCO output frequency.
The process of comparing the input signal frequency and the VCO output frequency is continuous and eventually results in the VCO output frequency equaling the frequency of the input signal. It also allows the VCO output to react to changes in the input signal due to jitter. The recovered clock output is sent from the VCO to the retiming circuit where the input data is retimed to the recovered clock. The retiming circuit centers the output clock in the middle of the output data.
clock-recovery block diagram


## performance measurements

Measuring the performance of a clock-recovery circuit involves determining how well the circuit operates in the presence of jitter. Jitter is defined as the short-term variations of digital signals significant instants from their ideal positions in time (see Note 9). For testing purposes, jitter is usually generated by modulating a digital data sequence with a sinusoidal waveform of a known frequency. This results in a digital data stream where the widths of the individual data pulses vary with time. The amount of pulse-width variation can be changed by altering the frequency and amplitude of the modulating signal, which changes the amount of jitter in the data stream. The following paragraphs describe the test results obtained from the TNETA1555 for various performance measurements.

NOTE 9: Bellcore technical reference TR-TSY-000499 Issue 3, December 1989, page 7-1.

## APPLICATION INFORMATION

RMS jitter
This test provides a measure of the internal jitter performance of the clock-recovery circuit. A data stream with very low jitter (all data generators have a small amount of jitter) is input to the clock-recovery device, and the jitter of the recovered clock is measured. A $2^{31}-1$ pseudo-random bit sequence (PRBS) is used for the input data stream. For this test, the worst-case jitter performance was measured with $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ at an operating free-air temperature of $85^{\circ} \mathrm{C}$. Table 1 summarizes these test results.

Table 1. Worst-Case RMS Jitter Measurement, $\mathrm{V}_{\mathrm{CC}}=4.75, \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$

| Device No. | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{8}$ | $\mathbf{9}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jitter <br> $\left({ }^{\circ} \mathrm{RMS}\right)$ | 3.5 | 3.2 | 3.5 | 3.3 | 3.1 | 3.5 | 3.1 | 3.0 | 3.4 |

## jitter tolerance

Jitter tolerance is a measure of the ability of the clock-recovery circuit to tolerate an input signal without experiencing a bit error. For this test, the Bellcore SONET category II jitter-tolerance mask was used (Bellcore specification TR-NWT-000253). The worst-case performance was measured with $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ at an operating free-air temperature of $85^{\circ} \mathrm{C}$. Table 2 and Figure 2 show the results of this test.

Table 2. Jitter Tolerance Values Used in the Graph of Figure 2

| Frequency $\mathrm{H}_{\mathbf{z}}$ | Bellcore | TNETA1555 |
| :---: | :---: | :---: |
| 10 | 15 | N.A. |
| 30 | 15 | N.A. |
| 300 | 1.5 | 10 |
| 1 k | 1.5 | 10 |
| 2 k | 1.5 | 10 |
| 5 k | 0.81 | 10 |
| 10 k | 0.3 | 1 |
| 20 k | 0.15 | 1 |
| 50 k | 0.15 | 1 |
| 100 k | 0.15 | 0.658 |
| 200 k | 0.15 | 0.382 |
| 500 k | 0.15 | 0.34 |
| 1 M | 0.15 | 0.536 |
| 2 M | 0.15 | 0.515 |
| 3.5 M | 0.15 | 0.486 |
| 4 M | 0.15 | 0.493 |

## APPLICATION INFORMATION

## jitter tolerance (continued)

JITTER TOLERANCE (worst case)


Figure 2

## transitionless bit periods

The SONET/SDH specifications do not use a line code that limits the number of transitionless bit periods in a bit stream to a specific number. Instead, a scrambler is used to provide some randomization of the line signal. As long as the output data stream does not match the output of the scrambler; this technique works fairly well. However, it is possible for the scrambled data stream to contain a large number of transitionless bit periods, depending upon the data being transmitted. It is important that the clock-recovery device handle large numbers of transitionless bit periods without causing a bit error. Figures 3 and 4 show the results of tests conducted on the TNETA1555 for transitionless bit periods. The $y$-axis shows the number of transitionless bit periods that the devices can accept before a bit error is recorded on the bit-error rate tester.

## APPLICATION INFORMATION

## transitionless bit periods (continued)

MAXIMUM NUMBER OF HIGH BITS WITHOUT A BIT ERROR


Figure 3

MAXIMUM NUMBER OF LOW BITS WITHOUT A BIT ERROR


Figure 4

## jitter transfer (peaking and bandwidth)

SONET/SDH regenerator interfaces are required to meet jitter-transfer requirements. Jitter transfer is the ratio of measured output jitter to applied input jitter, and it is measured in decibels. Meeting the jitter-transfer requirement in SONET/SDH regenerators requires either a clock-recovery circuit with a voltage-controlled crystal oscillator (VCXO) or a similar technique that provides extremely low jitter. The TNETA1555 provides a typical jitter-transfer bandwidth of approximately 2 MHz . This is where the device begins to attenuate the input jitter so that the output jitter is less than the input jitter. The device exhibits minimal jitter peaking when a capacitor of approximately $0.1 \mu \mathrm{~F}$ is used in the loop filter. The peaking is less than 0.3 dB , which is the resolution of the test equipment used to measure this parameter.

## external connections

## loop-filter capacitor

The capacitor for the loop filter is connected from terminal 2 of the TNETA1555 to ground. It is recommended that a $0.1-\mu \mathrm{F}$ chip capacitor be used. A smaller capacitor reduces the amount of acquisition time required for the device to lock on to the input data stream while it increases the amount of jitter peaking that can occur. A larger capacitor results in a longer acquisition time and does not provide any noticeable increase in jitter performance.

## signal connections

Figure 5 shows a typical connection between the TNETA1555 clock-recovery device, an optical-to-electrical converter, and a framer device. The TNETA1555 clock-recovery circuit accepts pseudo-ECL compatible signals at the serial data inputs DIN and $\overline{\text { DINN }}$. The retimed pseudo-ECL clock outputs are provided at outputs CLK and CLK. The pseudo-ECL inputs and outputs require a $50-\Omega$ termination to $\mathrm{V}_{C C}-2 \mathrm{~V}$ (or a Thevenin equivalent). The Thevenin equivalent circuit consists of an $82-\Omega$ resistor to $V_{C C}$ and $120-\Omega$ resistor to ground.

## APPLICATION INFORMATION

signal connections (continued)
A separate pseudo-ECL to ECL converter is also provided on the TNETA1555. The pseudo-ECL inputs require a $50-\Omega$ to $\mathrm{V}_{\text {cc }}-2 \mathrm{~V}$ termination (or a Thevenin equivalent) and the ECL outputs require a $50-\Omega$ to -2 V termination (or its equivalent). Figure 6 shows the external connections for the pseudo-ECL to ECL converter.


NOTES: A. Terminating resistors should be placed as close to the input terminal as possible.
B. The $0.1-\mu \mathrm{F}$ bypass capacitors should be connected from the $\mathrm{V}_{\mathrm{CC}}$ terminals to ground.

Figure 5. TNETA1555 External Connections (PECL-to-ECL converter not used)


Figure 6. External Connections for PECL-to-ECL Converter

- SBus Device That Provides Asynchronous Transfer-Mode Interface
- Single-Chip Segmentation and Reassembly (SAR) for Full-Duplex ATM AdaptationLayer (AAL) Processing
- On-Chip SBus Host Interface Allows Use of Host Memory for Packet SAR
- 53-Byte ATM Cells Are Transparent to the User
- Provides Complete Encapsulation and Termination of AAL5 and Limited AAL3/4
- Features a Null AAL That Provides Functions for Constant-Bit-Rate Services
- Supports 1023 Unique Virtual Circuits (VCs) on Receive Side
- Explicit Cell-Level Interleaving Between Groups of VCs
- Packet Interface Is Managed by Efficient Descriptor Rings
- Physical (PHY)-Layer Interface Is Full Duplex and Compliant to the ATM Forum UTOPIA Contribution
- Supports PHY-Layer Data Rates in the Range of 25.6 Mbit/s to $155.52 \mathrm{Mbit} / \mathrm{s}$
- Interfaces Directly to the TNETA1500 SONET ATM BiCMOS Receiver/Transmitter (SABRE)
- Recognizes ATM-Layer Operation and Maintenance (OAM) Cells
- No External Logic Required for Host Bus to Ensure Simple Design


## description

The TNETA1560 is an asynchronous transfer mode (ATM) segmentation and reassembly (SAR) device with an SBus interface. This device incorporates ATM adaptation-layer (AAL) processing, ATM SAR processing for full-duplex operation up to the STS-3c rate of $155.52 \mathrm{Mbit} / \mathrm{s}$, and the controls for the register interface on the physical (PHY) layer. The device provides a packet interface that is managed by descriptor rings, making the 53-byte ATM-framing format transparent to the user. The device passes the payload of 48 bytes, constituting the payload of each cell, across the SBus-host interface. All packets are segmented and reassembled in host memory and accessed by the chip via the descriptor-ring mechanism. This operation reduces the memory requirements for network-interface cards (NICs). The TNETA1560 requires no local processor on the card, which enables very compact solutions.
The applications for the TNETA1560 include NICs for client workstations and servers, embedded applications like LAN emulation, and multiprotocol systems like video servers. The TNETA1560 provides complete AAL5 encapsulation and termination in hardware. In addition, limited support is provided for AAL $3 / 4$, and a null AAL is provided to facilitate real-time data transfer. The TNETA1560 recognizes ATM-layer operation and maintenance (OAM) cells.
In the transmit direction, the TNETA1560 generates data via a special bit-rate control table that provides explicit cell-level interleaving between groups of virtual circuits (VCs). This mechanism brings a higher degree of flexibility when specifying peak rates for each group (up to $155.52 \mathrm{Mbit} / \mathrm{s}$ at a resolution greater than $32 \mathrm{kbit} / \mathrm{s}$ ). The VCs within a group are serviced via a first-in, first-out (FIFO) discipline on a per-packet basis.

In the receive direction, the TNETA1560 allows multiple virtual paths (VPs) with the condition that each VC is unique. The device is primarily intended for AAL5 encapsulation and termination that is supported in hardware.
The TNETA1560 has four interfaces that include: the SBus interface with a 32-bit-wide data bus, the cell interface based on the universal test and operations interface for ATM (UTOPIA), a control-memory interface to access the local SRAM, and the local-bus interface to access the PHY-layer register and an EPROM. The UTOPIA interface to the PHY layer consists of an 8-bit-wide data path and associated control signals in both the transmit and receive directions. The 53-byte ATM cells pass between the ATM and PHY layers.


## description（continued）

The native clock for the TNETA1560 is the SBus clock，which can range between 16.67 MHz and 25 MHz ．The native word size for the device is 32 bits，corresponding to the data width for the SBus．The control－memory interface is 32 bits wide．This interface allows the device to access the local memory to obtain the control information on the packets being segmented and reassembled and to obtain their locations in host memory． Each packet queued for transmission can be distributed across multiple buffers in host memory with each starting at any byte boundary．This is supported in hardware by the device．Every received package is placed in a single buffer in the host memory and is aligned to a 16－byte boundary．The TNETA1560 operation is explained in detail in the Principles of Operation section．

## Terminal Functions

## SBus interface

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. |  |  |
| SBACK2SBACKO | 139-141 | I/O | SBus acknowledge. SBACK2-SBACK0 are used to indicate SBus word acknowledgement for word operations on the TNETA1560 registers and control memory if set to 011. If set to 101, the SBus byte acknowledgement is for local bus operations. An error acknowledgement is indicated if set to 110 . SBACK2-SBACKO can be driven by the system or by the TNETA 1560 in siave mode. |
| $\overline{\text { SBAS }}$ | 62 | 1 | SBus address strobe. When $\overline{\text { SBAS }}$ is low, an address is loaded in the TNETA1560. |
| $\overline{\text { SBBG }}$ | 61 | 1 | SBus bus grant. $\overline{\text { SBBG }}$ is asserted by the SBus controller to make the TNETA1560 the master. |
| $\overline{\text { SBBR }}$ | 59 | 0 | SBus request. $\overline{\text { SBBR }}$ is asserted by the TNETA1560 to request operation as the SBus master. |
| SBCLK | 57 | 1 | SBus clock |
| SBD31-SBD0 | $\begin{gathered} \hline 66-69, \\ 72-75, \\ 78-81, \\ 84-87, \\ 90-93, \\ 96-99 \\ 102-105, \\ 108-111 \\ \hline \end{gathered}$ | I/O | SBus data bus. SBD31-SBD0 provide access from the host to the contents of the TNETA1560 internal registers. |
| $\overline{\text { SBIRQ }}$ | 63 | 0 | SBus interrupt request. $\overline{\mathrm{SBIRQ}}$ is asserted by the TNETA1560 to send an interrupt request to the host. |
| $\overline{\text { SBLERR }}$ | 146 | 1 | SBus late error. $\overline{\text { SBLERR}}$ is considered a fatal error. $\overline{\text { SBLERR }}$ causes the TNETA1560 to terminate the ongoing master-bus cycle. If $\overline{\text { SBLERR }}$ is a burst transfer, it completes the burst. |
| SBPA15-SBPAO <br> SBPA22-SBPA23 | $\begin{aligned} & \hline 114-116, \\ & 119-123, \\ & 125-129, \\ & 131-133 \\ & 134-135 \end{aligned}$ | 1 | SBus physical address. SBPA15-SBPAO and SBPA22 - SBPA23 provid 3 the address for the host to access the peripheral devices and the TNETA1560 internal registe s via SBus slave-mode transactions. |
| SBRESET | 150 | 1 | SBus reset. $\overline{\text { SBRESET }}$ is active low. |
| SBRD | 138 | I/O | SBus read. SBRD can be driven by the system or by the TNETA1560 when SBRD is operating as the master. SBRD indicates a read when high and a write when low. |
| $\overline{\text { SBSEL }}$ | 60 | 1 | SBus select. SBSEL is active low and enables the host to access the TNETA1560 device. |
| SBSIZ2-SBSIZO | 143-145 | I/O | SBus data-transfer size signals. SBSIZ2-SBSIZ0 are used to indicate the size of data transfers between the TNETA1560 and the host. |

## Terminal Functions (Continued)

## PHY-layer receive interface

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| RCLK | 215 | 0 | Receive clock. RCLK is equivalent to the internal clock at 19.44 MHz. RCLK is sent to the PHY layer. |
| RDATA7-RDATAO | $\begin{gathered} 201 . \\ 203-207 \\ 209-210 \end{gathered}$ | 1 | Receive data. RDATA7-RDATA0 are connected to the PHY-layer receive interface. |
| RSOC | 213 | 1 | Receive start of cell. The PHY layer sends RSOC with the output data. |
| RXEMPTY | 212 | I | Receive buffer empty in PHY layer. $\overline{\text { RXEMPTY }}$ acts as an inverted enable signal on the PHY-layer receive. |
| $\overline{\text { RXENABLE }}$ | 211 | 0 | Receive enable. $\overline{\text { RXENABLE }}$ is active low and is driven by the TNETA1560. |

## PHY-layer transmit interface

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | I/O |  |
| TCLK | 229 | O | Transmit clock. The TNETA1560 generates TCLK at the SBus frequency and sends it to the PHY layer. TCLK is an inverted version of the internal clock. |
| TDATA7-TDATAO | $\begin{aligned} & 217-219 \\ & 221-225 \end{aligned}$ | 0 | Transmit data. TDATA7-TDATA0 are sent at the rate of the SBus clock and are driven by the TNETA1560. |
| TSOC | 227 | O | Transmit start of cell. TSOC is sent to the PHY layer with the transmit output data and indicates that the first byte of an ATM cell was transmitted to the PHY layer. |
| TXENABLE | 228 | 0 | Transmit enable. The TNETA1560 turns off TXENABLE when the PHY layer sends the TXFULL signal. |
| $\overline{\text { TXFULL }}$ | 216 | 1 | Transmit buffer full in the PHY layer. The PHY layer asserts TXFULL at least four cycles before any internal buffers are full. This makes the TNETA1560 stop the data transmission to the PHY layer. |

## control-memory interface

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | $1 / 0$ |  |
| CMADDR13CMADDRO | $\begin{gathered} 236 \\ 239-240, \\ 1-3, \\ 5-9, \\ 11-13 \end{gathered}$ | 0 | Control-memory address. CMADDR13-CMADDR0 are used to access the data structures in control memory. |
| CMD31-CMDO | $\begin{aligned} & 14-15 \\ & 17-21, \\ & 24-27, \\ & 29-33, \\ & 35-39, \\ & 42-45, \\ & 48-51, \\ & 53-55 \end{aligned}$ | I/O | Control-memory data bus. CMD31-CMD0 are 32-bit data bus. This control-memory interface is designed for 20-ns asynchronous SRAMs. The TNETA1560 uses CMD31-CMD0 to write and read data from its data structures in the control memory. |
| $\overline{\text { CMOE }}$ | 230 | 0 | Control-memory output enable. $\overline{C M O E}$ is an active-low signal. |
| CMR/ $\bar{W}$ | 231 | 0 | Control-memory read/write. CMR $\bar{W}$ determines a read or write operation. If CMR $\bar{W}$ is low, it is a write operation. If CMR $\bar{W}$ is high, it is a read operation. |

## Terminal Functions (Continued)

## local-bus interface

| TERM NAME | NO. | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| LBADDR15LBADDRO | $\begin{aligned} & 181-183, \\ & \text { 185-189, } \\ & \text { 192-195, } \\ & 197-200 \end{aligned}$ | O | Local-bus address. LBADDR15-LBADDR0 are the lower 16 bits of the SBus address bus and are routed directly to the local-bus address lines. |
| LBD7 - LBD0 | $\begin{aligned} & 161-165, \\ & 167-169 \end{aligned}$ | I/O | Local-bus data. LBD7-LBD0 are used to transfer data to/from local slave devices. |
| LBEPROMCS | 170 | 0 | Local-bus EPROM chip-select. LBEPROMCS is an active-low signal. |
| LBINTR | 179 | 1 | Local-bus interrupt. $\overline{\text { LBINTR }}$ is generated by a local-bus device. |
| LBPHYCS | 171 | 0 | Local-bus PHY-layer chip select. $\overline{\text { LBPHYCS }}$ is used to interface with PHY-layer devices. |
| LBRD | 174 | 0 | Local-bus read. $\overline{\text { LBRD }}$ is an active-low signal that indicates a read operation. |
| LBREADY | 180 | 1 | Local-bus-ready. $\overline{\text { LBREADY }}$ is driven by local slave devices. The bus transaction must be completed after eight SBus cycles regardless of $\overline{\text { LBREADY. }} \overline{\text { LBREADY }}$ is accepted by the TNETA1560 as a handshake from the devices on the bus. |
| LBRESET | 175 | 0 | Local-bus reset output. LBRESET is an active-low signal. |
| LBRW | 173 | 0 | Local-bus write. $\overline{\text { LBRW }}$ is an active-low signal that indicates a write operation. |

## control and configuration

| TERMINAL |  | I/O |  |
| :---: | :---: | :---: | :--- |
| NAME | NO. | DESCRIPTION |  |
| PHYCLOCK | 177 | I | PHY-layer clock. PHYCLOCK is a 19.44-MHz clock signal driven by a PHY-layer clock crystal. |
| TESTI3-TESTIO | 147, <br> 149, <br> $233-234$ | I/O | Testsignals. TEST13-TESTIO are for manufacturer use only. These signals are tied low for normal <br> operation. |
| TESTMODE | 151 | 1 | Test-mode configuration. TESTMODE is tied low for normal operation. TESTMODE is for <br> manufacturer use only. |
| TESTO7-TESTOO | $152-159$ | $1 / O$ | Test signals. TESTO7 - TESTO0 are left open for normal operation. TESTO7-TESTO0 are for <br> manufacturer use only. |

## power and ground

| NAME | $\begin{array}{c}\text { TERMINAL } \\ \text { NO. }\end{array}$ | DESCRIPTION |
| :---: | :---: | :--- |
| GND | $4,16,23,28,40,47,52,56,64,71,76,83,88,95,100,107,112,117,124,136,148,160$, |  |
| $172,176,184,191,196,208,220,232,235,237$ |  |  |$)$ Ground | Supply voltage |
| :--- |
| VCC |

## TNETA1560 <br> ATM SEGMENTATION AND REASSEMBLY DEVICE <br> WITH SBUS HOST INTERFACE <br> SDNS010B - JANUARY 1994 - REVISED DECEMBER 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) | 0.5 V to 6 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ (see Note 2) | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ (see Note 3) | $\pm 20 \mathrm{~mA}$ |
| Operating free air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to the GND terminals.
2. Applies for external input and bidirectional buffers
3. Applies for external output and bidirectional buffers
recommended operating conditions

|  |  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 3.325 |  |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | 3.675 |  |  |  |
|  |  | TTL |  | 2 |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  |  | 0.95 | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  | 1.05 |  |
|  |  | TTL. |  |  |  | 0.8 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating conditions, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| VOH | High-level output voltage | $1 \mathrm{OH}=8 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-0.8$ | V |
|  |  | $\mathrm{OL}=4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-0.8$ |  |
| VOL | Low-level output voltage | $1 \mathrm{OH}=8 \mathrm{~mA}$ | 0.5 | V |
|  |  | $\mathrm{l}^{\mathrm{OL}}=4 \mathrm{~mA}$ | 0.5 |  |
| loz | High-impedance state output current | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | $\pm 10$ | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{1}=$ GND | -1 | $\mu \mathrm{A}$ |
| IIH | High-level input current | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ | 1 | $\mu \mathrm{A}$ |

timing requirements (see Note 4 and Figure 1)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{w}}$ (RCLKH) | Pulse duration, RCLK high | 12 |  | ns |
| 2 | $\mathrm{t}_{\mathrm{w}}$ (RCLKL) | Pulse duration, RCLK low | 12 |  | ns |
| 3 | $t_{\text {su }}$ (RSOC) | Setup time, RSOC high before RCLK $\uparrow$ | 10 |  | ns |
| 4 | $\mathrm{t}_{\text {su( }}$ (RXEMPTY) | Setup time, $\overline{\text { RXEMPTY }}$ low before RCLK $\uparrow$ | 10 |  | ns |
| 5 | $\mathrm{t}_{\text {su(RDATA) }}$ | Setup time, RDATA valid before RCLK $\uparrow$ | 10 |  | ns |
| 6 | th(RSOC) | Hold time, RSOC high after RCLK $\uparrow$ | 1 |  | ns |
| 7 | th(RXEMPTY) | Hold time, $\overline{\mathrm{RXEMPTY}}$ low after RCLK $\uparrow$ | 1 |  | ns |

NOTE 4: All output signals are generated on the rising edge of RCLK.
operating characteristics (see Note 4 and Figure 1)

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | ---: | ---: | :---: |
| 8 | $\mathrm{t}_{\mathrm{d}(\text { RXENABLE })}$ | Delay time, RCLK $\uparrow$ to $\overline{\text { RXENABLE } \uparrow}$ | 1 | 20 |

NOTE 4: All output signals are generated on the rising edge of RCLK.


Figure 1. Receive-Cell Interface

## TNETA1560

## ATM SEGMENTATION AND REASSEMBLY DEVICE

WITH SBUS HOST INTERFACE
SDNSO10B - JANUARY 1994 - REVISED DECEMBER 1994

## timing requirements (see Note 5 and Figure 2)

| NO. |  | MIN | MAX | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{w}}($ TCLKH $)$ | Pulse duration, TCLK high | 12 | ns |
| 2 | $\mathrm{t}_{\mathrm{w} \text { (TCLKL) }}$ | Pulse duration, TCLK low | 12 | ns |
| 3 | $\mathrm{t}_{\text {su(TXFULL) }}$ | Setup time, $\overline{\text { TXFULL }}$ low before TCLK $\uparrow$ | 10 | ns |
| 4 | $\mathrm{t}_{\mathrm{h}(\text { (TXFULL })}$ | Hold time, $\overline{\text { TXFULL }}$ low after TCLK $\uparrow$ | 1 | ns |

NOTE 5: All output signals are generated on the rising edge of RCLK. All inputs are sampled on the rising edge of TCLK.
operating characteristics (see Note 5 and Figure 2)

| NO. |  | MIN | MAX | UNIT |
| :---: | :--- | :--- | ---: | ---: |
| 5 | $\mathrm{t}_{\mathrm{d}}($ TXENABLE $)$ | Delay time, TCLK $\uparrow$ to TXENABLE $\downarrow$ | 7 | 20 |
| 6 | $\mathrm{t}_{\mathrm{d}}($ TSOC $)$ | Delay time, TCLK $\uparrow$ to TSOC $\uparrow$ | 1 | 20 |
| 7 | $\mathrm{t}_{\mathrm{d}}$ (TDATA $)$ | Delay time, TCLK $\uparrow$ to TDATA valid | ns |  |

NOTE 5: All output signals are generated on the rising edge of RCLK. All inputs are sampled on the rising edge of TCLK.


Figure 2. Transmit-Cell Interface

## timing requirements (see Figure 3)

| NO. |  | MIN | MAX | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| 1 | $\mathrm{t}_{\text {su(SBBG })}$ | Setup time, $\overline{\text { SBBG }}$ low before SBCLK $\uparrow$ | 15 | ns |
| 2 | $\mathrm{t}_{\text {Su }}$ (SBACK) | Setup time, SBACK2-SBACKO valid before SBCLK $\uparrow$ | 15 | ns |
| 3 | $\mathrm{t}_{\mathrm{h}}$ (SBACK) | Hold time, SBACK2-SBACKO valid after SBCLK $\uparrow$ | 0 | ns |

## operating characteristics (see Figure 3)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $4{ }^{\dagger}$ | $\mathrm{t}_{\mathrm{d}}$ (SBBR) | Delay time, SBCLK $\uparrow$ to $\overline{\text { SBBR }} \downarrow$ | 2.5 | 22 | ns |
| $5 \dagger$ | $\mathrm{t}_{\mathrm{d} \text { (SBD) }}$ | Delay time, SBCLK $\uparrow$ to SBD31-SBD0 valid | 2.5 | 22 | ns |
| $6{ }^{\dagger}$ | $t_{\text {d }}$ (SBRD) | Delay time, SBCLK $\uparrow$ to SBRD $\downarrow$ | 2.5 | 22 | ns |
| $7 \dagger$ | $\mathrm{t}_{\mathrm{d}}(\mathrm{SBSI} \mathrm{Z})$ | Delay time, SBCLK $\uparrow$ to SBSIZ2-SBSIZO valid | 2.5 | 22 | ns |

$\dagger$ Numbers are given for SBus clock frequency of 25 MHz .


## TNETA1560

## ATM SEGMENTATION AND REASSEMBLY DEVICE

 WITH SBUS HOST INTERFACESDNSO10B - JANUARY 1994 - REVISED DECEMBER 1994

## timing requirements (see Figure 4)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ${ }^{\text {tw }}$ (SBCLKH) | Pulse duration, SBCLK high | 17 |  | ns |
| 2 | $t_{\text {w }}$ (SBCLKL) | Pulse duration, SBCLK low | 17 |  | ns |
| 3 | ${ }_{\text {t }}$ su(SBBG) | Setup time, $\overline{\text { SBBG }}$ low before SBCLK $\uparrow$ | 15 |  | ns |
| 4 | $t_{\text {su( }}$ (SBD) | Setup time, SBD31-SBD0 valid before SBCLK $\uparrow$ | 15 |  | ns |
| 5 | $t_{\text {su }}$ (SBACK) | Setup time, SBACK2-SBACK0 valid before SBCLK $\uparrow$ | 15 |  | ns |
| 6 | th(SBD) | Hold time, SBD31-SBD0 valid after SBCLK $\uparrow$ | 0 |  | ns |
| 7 | th(SBACK) | Hold time, SBACK2-SBACK0 valid after SBCLK $\uparrow$ | 0 |  | ns |
| 8 | th(SBBG) | Hold time, $\overline{\text { SBBG }}$ low after SBCLK $\uparrow$ | 0 |  | ns |

operating characteristics (see Figure 4)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $9 \dagger$ | $t_{d}($ SBBR $)$ | Delay time, SBCLK $\uparrow$ to $\overline{\text { SBBR }} \downarrow$ | 2.5 | 22 | ns |
| $10 \dagger$ | $t_{d}(S B D)$ | Delay time, SBCLK $\uparrow$ to SBD31-SBD0 valid | 2.5 | 22 | ns |
| $11^{\dagger}$ | $t_{d}$ (SBRD) | Delay time, SBCLK $\uparrow$ to SBRD $\uparrow$ | 2.5 | 22 | ns |
| $12^{\dagger}$ | $\mathrm{t}_{\mathrm{d}}(\mathrm{SBSI})$ | Delay time, SBCLK $\uparrow$ to SBSIZ2-SBSIZ0 valid | 2.5 | 22 | ns |

$\dagger$ Numbers are given for SBus clock frequency of 25 MHz .


Figure 4. TNETA1560 Read Operation (TNETA1560 as Master in This Burst Transfer)

## timing requirements (see Figure 5)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | tsu(SBD) | Setup time, SBD31-SBD0 valid before SBCLK $\uparrow$ | 15 |  | ns |
| 2 | $t_{\text {su( }}$ (SBRD) | Setup time, SBRD high before SBCLK $\uparrow$ | 15 |  | ns |
| 3 | $\mathrm{t}_{\text {Su( }}$ (SBSIZ) | Setup time, SBSIZ2-SBSIZ0 valid before SBCLK $\uparrow$ | 15 |  | ns |
| 4 | $t_{\text {su }}$ (SBPA) | Setup time, SBPA valid before SBCLK $\uparrow$ | 15 |  | ns |
| 5 | $\mathrm{t}_{\text {Su(SBSEL) }}$ | Setup time, $\overline{\text { SBSEL }}$ low before SBCLK $\uparrow$ | 15 |  | ns |
| 6 | $t_{\text {su }}$ (SBAS) | Setup time, SBAS low before SBCLKT | 15 |  | ns |
| 7 | $\mathrm{th}^{\text {(SBD }}$ ) | Hold time, SBD31-SBD0 valid after SBCLK $\uparrow$ | 0 |  | ns |
| 8 | $\mathrm{t}_{\mathrm{h}}$ (SBSIZ) | Hold time, SBSIZ2-SBSIZ0 valid after SBCLK $\uparrow$ | 0 |  | ns |
| 9 | th(SBPA) | Hold time, SBPA valid after SBCLK $\uparrow$ | 0 |  | ns |
| 10 | th(SBSEL) | Hold time, $\overline{\text { SBSEL }}$ low after SBCLK $\uparrow$ | 0 |  | ns |

operating characteristics (see Figure 5)

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | ---: | ---: | :---: |
| $11 \dagger$ | $\mathrm{t}_{\mathrm{d}}($ SBACK $)$ | Delay time, SBCLK $\uparrow$ to SBACK2-SBACK0 valid | 2.5 | 22 | ns

$\dagger$ Numbers are given for SBus clock frequency of 25 MHz .


Figure 5. TNETA1560 Read Operation (TNETA1560 as Slave)

ATM SEGMENTATION AND REASSEMBLY DEVICE
WITH SBUS HOST INTERFACE
SDNS010B - JANUARY 1994-REVISED DECEMBER 1994

## timing requirements (see Figure 6)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $t_{\text {su( }}$ (SBRD) | Setup time, SBRD low before SBCLK $\uparrow$ | 15 |  | ns |
| 2 | $\mathrm{t}_{\text {Su( }}$ (SBSIZ) | Setup time, SBSIZ2-SBSIZ0 valid before SBCLK $\uparrow$ | 15 |  | ns |
| 3 | $t_{\text {su }}$ (SBPA) | Setup time, SBPA valid before SBCLK $\uparrow$ | 15 |  | ns |
| 4 | $\mathrm{t}_{\text {Su( }}$ (SBSEL) | Setup time, $\overline{\text { SBSEL }}$ low before SBCLK $\uparrow$ | 15 |  | ns |
| 5 | $t_{\text {su }}$ (SBAS) | Setup time, $\overline{\text { SBAS }}$ low before SBCLK $\uparrow$ | 15 |  | ns |
| 6 | th(SBSEL) | Hold time, $\overline{\text { SBSEL }}$ low after SBCLK $\uparrow$ | 0 |  | ns |
| 7 | th(SBAS) | Hold time, SBAS low after SBCLK $\uparrow$ | 0 |  | ns |
| 8 | th(SBPA) | Hold time, SBPA valid after SBCLK $\uparrow$ | 0 |  | ns |

## operating characteristics (see Figure 6)

| NO. |  | MIN | MAX | UNIT |
| :---: | :--- | :--- | ---: | :---: |
| 9 | $\mathrm{t}_{\mathrm{d}}$ (SBD) | Delay time, SBCLK $\uparrow$ to SBD31-SBD0 valid | 2.5 | 22 |
| 10 | $\mathrm{t}_{\mathrm{d}}($ SBACK $)$ | Delay time, SBCLK $\uparrow$ to SBACK2-SBACKO valid | 2.5 | 22 |



Figure 6. TNETA1560 Write Operation (TNETA1560 as Slave)
operating characteristics (see Figure 7)

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | td(LBPHYCS) 1 | Delay time, $\overline{\text { LBRD }} \downarrow$ to $\overline{\text { LBPHYCS }} \downarrow$ |  | 7 |  | ns |
| 2 | $\mathrm{t}_{\mathrm{d} \text { (LBPHYCS)2 }}$ | Delay time, LBADDR15 - LBADDR0 valid to $\overline{\text { LBPHYCS }} \downarrow$ |  | 7 |  | ns |
| 3 | td(LBREADY) 1 | Delay time, $\overline{\text { LBPHYCS }} \downarrow$ to $\overline{\text { LBREADY } ~} \downarrow$ |  | 17 |  | ns |
| 4 | $\mathrm{t}_{\mathrm{d}}(\mathrm{LBD}) 1$ | Delay time, $\overline{\text { LBPHYCS }} \downarrow$ to LBD7-LBD0 valid |  | 16 |  | ns |
| 5 | $\mathrm{t}_{\mathrm{d} \text { (LBD) }}{ }^{2}$ | Delay time, $\overline{\text { LBPHYCS } \uparrow \text { to LBD7-LBD0 invalid }}$ |  | 11 |  | ns |
| 6 | ${ }_{\text {t }}$ (LBREADY)2 |  |  | 9 |  | ns |
| 7 | $\mathrm{t}_{\mathrm{d}(\text { (LBADDR) }}$ | Delay time, $\overline{\text { LBPHYCS } \uparrow \text { to LBADDR15 - LBADDR0 invalid }}$ |  | 2 |  | ns |



Figure 7. Local-Bus-Interface Read Operation (TNETA1560 as Slave)

ATM SEGMENTATION AND REASSEMBLY DEVICE
WITH SBUS HOST INTERFACE
SDNS010B - JANUARY 1994 - REVISED DECEMBER 1994

## operating characteristics (see Figure 8)

| NO. |  |  | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{td}_{\mathrm{d}}$ LBPHYCS)1 | Delay time, $\overline{\text { LBRW }} \uparrow$ to $\overline{\text { LBPHYCS } ~} \downarrow$ | 7 |  | ns |
| 2 | td(LBPHYCS)2 | Delay time, LBADDR15-LBADDR0 valid to $\overline{\text { LBPHYCS }} \downarrow$ | 7 |  | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\text { LBPHYCS) }}$ | Delay time, LBD7-LBD0 invalid to LBPHYCS $\uparrow$ | 7 |  | ns |
| 4 | td(LBPHYCS) 4 | Delay time, LBADDR15-LBADDR0 invalid to $\overline{\text { LBPHYCS }} \uparrow$ | 6 |  | ns |

LBRD (output)



Figure 8. Local-Bus-Interface Write Operation (TNETA1560 as Slave)
operating characteristics (see Figure 9)

| NO. |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{w}}$ (CMR/WL) | Pulse duration, CMR/ $\bar{W}$ low |  | ns |
| 2 | $\mathrm{t}_{\text {d(CMR/W) }} 1$ | Delay time, CMADDR13-CMADDR0 valid to CMR $\bar{W} \downarrow$ |  | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\text { (CMR/W)2 }}$ | Delay time, CMD31-CMD0 valid to CMR/ $\overline{\mathrm{W}} \uparrow$ |  | ns |
| 4 | $\mathrm{t}_{\mathrm{d}}$ (CMD) | Delay time, CMR $\overline{\mathrm{W}} \uparrow$ to CMD31-CMD0 invalid |  | ns |



Figure 9. Control-Memory-Interface Write Operation
timing requirements (see Figure 10)

| NO. |  |  | MIN $\dagger$ | MAX |
| :---: | :--- | :--- | :---: | :---: |
| 1 | $\mathrm{t}_{\text {su }}(\mathrm{CMD})$ | Uetup time, CMD31-CMD0 valid before $\overline{\mathrm{CMOE}} \uparrow$ |  |  |
| 2 | $\mathrm{t}_{\mathrm{h}}(\mathrm{CMD})$ | Hold time, CMD31-CMD0 valid after $\overline{\mathrm{CMOE}} \uparrow$ | ns |  |

$\dagger$ These numbers are for a 20-ns asynchronous SRAM control memory.
operating characteristics (see Figure 10)

| NO. |  | MIN | MAX | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| 3 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CMOE})$ | Delay time, CMADDR13-CMADDR0 valid to $\overline{\mathrm{CMOE}} \downarrow$ |  | ns |



Figure 10. Control-Memory-Interface Read Operation

## PRINCIPLES OF OPERATION

| Table of Contents |  |  |  |
| :---: | :---: | :---: | :---: |
| Functional Overview | 2-54 | Architecture | 2-61 |
| Functional Description | 2-55 | Data Management | 2-62 |
| Interfaces | 2-59 | Programmer's Reference | 2-63 |

## functional overview

SBus SAR refers to an SBus device (TNETA1560) that provides an ATM interface. The device provides an interface to SBus, ATM adaptation layer processing, ATM SAR processing for full-duplex ATM at the STS-3c rate of $155.52 \mathrm{Mbit} / \mathrm{s}$, and the controls for the register interface on the physical (PHY) layer. Figure 11 shows a typical connection to the SBus SAR in an adaptor-card application.


Figure 11. SBus SAR External Connections
The SBus SAR provides a packet interface managed by descriptor rings, making the 53-byte ATM framing format transparent to the user. The device passes the 48-byte payload of each cell across the SBus. All packets are stored in host memory and accessed by the chip via the descriptor-ring mechanism.

The SBus SAR generates data in the transmit direction via a special bit-rate control table that provides explicit cell-level interleaving between groups of VCs. This mechanism provides a high degree of flexibility in specifying peak rates for each group, up to $155.52 \mathrm{Mbit} / \mathrm{s}$ at a resolution greater than $32 \mathrm{kbit} / \mathrm{s}$. VCs within a group are serviced via a FIFO discipline on a per-packet basis.

The SBus SAR supports 1023 unique VCs, typically all associated with virtual path identifer (VPI) 0. The SBus SAR allows multiple VPs with the caveat that each VC is unique. Limited support is provided to recognize ATM layer OAM cells.
The device is primarily intended for ATM adaptation layer type 5 (AAL5) encapsulation and termination, which is fully supported in hardware. Limited support is provided for ATM adaptation layer type $3 / 4$ (AAL3/4) with 48-byte transfers across the SBus interface and hardware recognition of the EOM indicator on the receive side. Finally, a null AAL is also supported to facilitate real-time data transfer.

The interface to the PHY layer consists of an 8-bit-wide data path and associated control signals in both the transmit and receive directions. The 53-byte ATM cells pass between the ATM and PHY layers.

## PRINCIPLES OF OPERATION

## functional overview (continued)

The native clock for the SBus SAR is the SBus clock, which can range between 16.67 MHz and 25 MHz . The 8 -bit-wide data path on the PHY-layer receive interface requires a clock rate of at least 19.44 MHz when interacting with a 155.52 Mbit/s PHY-layer. The PHY-layer receive interface uses the the PHY-layer clock. The native word size for the device is 32 bits, corresponding to the data-bus width for SBus.

## glossary and conventions

This section presents several special terms and conventions used throughout this document. It is not a complete list of abbreviations.

## transmit direction

The direction of data flow from SBus to the ATM PHY layer

## receive direction

The direction of data flow from ATM PHY-layer to SBus

## two's-complement value

A number in two's complement is given by ( 0 - actual positive value) modulo $\left(2^{n}\right)$, where n is the number of bits in the field.

## GFC

Generic flow control field. Appears in the upper four bits of the ATM cell header at the UNI.

## EOM

End of message

## EOP

End of packet

## NCE

Network control engine

## functional description

## packet interface

The SBus SAR uses host memory to store the 48-byte payload units that constitute a packet in both the transmit and receive directions. The device initiates the 48-byte data transfers containing packet data over the SBus for both transmit and receive operations. The packet does not include AAL5 encapsulation while in host memory. This is provided by the SBus SAR. The buffering within the device is limited to that required to match the ATM-PHY transfer protocol to the transaction-oriented SBus transfer protocol. The chip contains an 8-cell transmit FIFO and a 32 -cell receive FIFO.
Each packet queued for transmission may be distributed across multiple buffers in host memory with each starting at any byte boundary. This is supported in hardware by the device. Each received packet is placed in a single buffer in host memory (either small or big) aligned to a 16-byte boundary.

## PRINCIPLES OF OPERATION

## bandwidth group (BWG) table mechanism

The SBus SAR generates data via a special bit-rate control table known as the BWG table. Each BWG consists of one or more virtual circuit identifiers (VCIs), and each VCI is served via a FIFO discipline on a per-packet basis. Each entry in the BWG table consists of an 8-bit BWG index, and BWGs are serviced based on the composition of the BWG table. The size of the BWG table is programmable with a maximum of 4800 entries, organized as 1200 words, to provide a resolution greater than $32 \mathrm{kbit} / \mathrm{s}$ (see Figure 12).

| Bit 31 |
| :--- |
| 125 12 16 0 <br> 25 18 3 255$\quad$Bit 0 <br> $\quad$ BWG Index (0-255) Given by 8-Bit Entry |
| 8 |

Figure 12. BWG Table

## AAL-type processing

The SBus SAR supports various types of AAL processing. AAL3/4, AAL5, null-AAL, GFC, and OAM processing are described in this section.

## AAL3/4 processing

Since 48 bytes are provided across the SBus interface, all AAL3/4 packet data processing is performed by the host in software. AAL5 processing is disabled on VCIs using AAL3/4. The AAL3/4 EOM indicator, which is located in the first byte of the ATM payload (see Figure 13), is recognized in hardware, initiating an interrupt to the host.


Figure 13. AAL3/4 Processing

## AAL5 processing

The primary support is for AAL5 with encapsulation in the transmit direction and termination in the receive direction. AAL5 packets are converted to cells by the SBus SAR before delivery to the PHY layer. Similarly, the device recovers 53-byte ATM cells from the PHY layer before it performs AAL5 termination.

The SBus SAR adds the pad, the control/length field, and the cyclic redundancy check (CRC) for transmit packets. The SBus SAR does not interpret the field length in the AAL5 frame in the receive direction; therefore, the entire AAL5 packet is forwarded to host memory allowing the driver to remove the correct payload. This also allows the host to examine the control field in software, necessary in a time of evolving standards in this area. The device performs CRC checks in the receive direction and indicates EOP processing to the host based on the EOP indication in AAL5.

## null-AAL processing

Null-AAL processing uses the same mechanism as the AAL3/4 in the transmit direction to disable AAL5 processing. The control entry associated with each BWG (VCI) in the receive direction has an entry to indicate an interval defined in units of cells received. The SBus SAR then provides an interrupt to the host when the number of cells received on the VCl is equal to that indicated by the table entry. This counter is reset after each interrupt (at the end of each interval). This interval is also referred to as a packet, although it does not encapsulate a well-defined unit of information.

## PRINCIPLES OF OPERATION

## high-order VPI/ VCI bits GFC processing

The lower ten bits of the VCl are used to encode the 1023 possible VCls . VCI 0 is not used since it indicates unassigned cells. The upper-order bits of the VCl and the VPI field are programmable on a per-VC basis on transmit. The GFC field is always set to zero.
The upper-order bits of the VCI, the VPI field, and the GFC field are ignored on all cells that are received. These cells pass to the SBus SAR if the header error control (HEC) field is correct, the upper-order bits of the header are set intentionally, or the cell is misrouted. The probability of misrouting is small and such an event would be detected via the CRC check in AAL5. The advantage of this scheme is that any VPI/VCI combination is supported if the lower ten bits of the VCl are unique.

## OAM processing

ATM-layer OAM processing does not require any real-time intervention and is processed in software. OAM cells received on the link must be identified by the device. Table 1 summarizes ATM-layer OAM encoding as described by various standards bodies.

Table 1. ATM-Layer OAM Encoding

| NO. | ITEM | VCI | PTI |
| :---: | :--- | :---: | :---: |
| 1 | VP level: link-associated OAM cell | 3 | - |
| 2 | VP level: end-to-end OAM cell | 4 | - |
| 3 | VC level: link-associated OAM cell | Any | 4 |
| 4 | VC level: end-to-end OAM cell | Any | 5 |

Each OAM cell forms a fully encapsulated packet. ATM-layer OAM cells transcend AAL protocols and are recognized differently. The end system recognizes all four ATM-layer OAM flows. OAM cells received in VCl 3 and 4 do not interfere with the normal data stream. The only special processing necessary is to initiate EOP processing for each cell. The software drivers must configure VCI 3 and 4 as null-AAL channels with a packet length equal to one cell in the receive direction. OAM cells are transmitted as null-AAL packets with length equal to one cell. VC-level OAM cells are specially interpreted. They are diverted to receive direct-memory access (DMA)
channel 0 and the 4-byte ATM header is passed on to a receive-completion ring in host memory during normal EOP processing.

## transmit descriptor rings and DMA

Each transmit BWG is supported by a corresponding DMA channel and its own descriptor ring. The SBus SAR supports 255 BWGs, 255 descriptor rings, and 255 DMA channels in the transmit direction. BWG 0 represents null, indicating that an idle cell should be transmitted. This limits the number of packets and VCs active simultaneously in the transmit direction to 255 .
Each descriptor ring holds up to 256 entries corresponding to 256 buffers that may be queued for transmission in the ring. The total number of buffers that can be queued for transmission by the device is 64 K . The buffers within a descriptor ring (each BWG) are serviced in FIFO order on a per-buffer basis. Each packet consists of one or more byte-aligned buffers in host memory.

Each descriptor-ring entry contains a control bit that indicates whether a buffer is queued for transmission. The DMA entry for each BWG contains a pointer to the first item in the queue in the corresponding descriptor ring. An idle cell is transmitted if the control bit in the next entry of the descriptor ring indicates an inactive entry.
A field in each DMA entry allows the BWG to be disabled by the host. This may be used by the host to respond to back-pressure mechanisms in software.

## PRINCIPLES OF OPERATION

## receive free-buffer rings and DMA

The SBus SAR uses buffer pointers from two free-buffer rings to place incoming packets in the host memory. These are called small free-buffer ring and the big free-buffer ring. Each receive BWG has a control bit indicating the type of buffer it uses: small or big. BWGs are unable to preallocate buffers for the next packet, which prevents user processes from managing their own buffer space.

The SBus SAR supports 1023 receive DMA channels and 1023 VCs. The incoming VCI indexes the receive DMA channels directly. BWG 0 is reserved to process special information for OAM cells. The drivers must configure VCl 0 as a null-AAL VCl with a packet length equal to one cell.

## completion rings

The SBus SAR indicates completion of packet processing in either direction to the host via an interrupt and by posting entries to receive- and transmit-completion rings. Each completion ring accepts up to 256 entries. A control bit in each entry of the completion ring prevents the device from overwriting an entry that has not been processed by the host.

## packet-size restrictions

The SBus SAR supports a maximum packet size of 64 K bytes in either direction. The maximum buffer size for transmit is also 64 K bytes.

## SBus interaction and burst-transfer size requirements

The SBus SAR behaves both as an SBus direct virtual memory access (DVMA) master and as a slave. Table 2 classifies the interaction between the device and SBus into seven groups. This also quantifies the support required from the DMA controller on the host machine.

Table 2. SBus Transactions

| NO. | TRANSACTION TYPE | SAR | TRANSFER | ACK. |
| :---: | :--- | :---: | :---: | :---: |
| SIZE |  |  |  |  |
| 1 | Host accesses SAR registers or control memory | Slave | Word | Word |
| 2 | Host accesses PHY-layer registers | Slave | Word | Word |
| 3 | Host accesses EPROM | Slave | Byte/Word | Byte |
| 4 | SAR transmits control-information transactions and receives free-buffer ring transactions | Master | Word | Word |
| 5 | SAR receive completion-ring entries posted to the host | Master | 4 Word | 4 Word |
| 6 | SAR cell-payload transfers (default) | Master | 8,4 , and 1 Word | 8,4 , and 1 |
| 7 | SAR cell-payload transfers (NCE) | Master | 4 Word | W Word |

It is efficient to transfer the 48-byte payload via successive transfers of 32 and 16 bytes if the data is on even burst boundaries. This is the algorithm followed by the SAR in the default mode for all transfers on receive and for all transfers on transmit except those on buffer boundaries.
The NCE is based on a SPARCstation $1+$ platform that does not support 32-byte bursts. A configuration register bit on the SBus SAR programmed by the host is set to indicate that the platform is the NCE or any system that does not support 32-byte bursts. The device then uses 16-byte bursts exclusively to transfer cell-payload data in each direction.

Since there is at least a 4-cycle overhead associated with each transfer for a DVMA master, the number of cycles required to transfer a cell in the default mode in either direction with no overhead for packet processing is at least 20 SBus cycles. The time to transfer the 48-byte cell payload on the NCE in either direction is at least 24 SBus cycles.

## PRINCIPLES OF OPERATION

## SBus interaction and burst-transfer size requirements (continued)

Burst transfers in the transmit direction are optimized to yield the fewest SBus cycles based on buffer, packet, cell boundaries, and their location in host memory.

## commands, registers, and interrupts

The SBus SAR has several internal registers for configuration and storage of operational state information. The information contained in the registers is described in a later section.
The SAR generates an interrupt, connected on the adapter to SBus interrupt request terminal, on packet completion and on a variety of error conditions.

## PHY data interface

The ATM-cell-transfer rate is full-duplex 149.76 Mbit/s, but data may arrive in bursts at $155.52 \mathrm{Mbit} / \mathrm{s}$ due to the framing scheme described by the PHY layer. A clock rate of at least 19.44 MHz is essential in the receive direction to prevent cell loss due to buffer overflow in the PHY layer. The SBus SAR decouples the SBus clock from the ATM clock in the receive direction via an asynchronous FIFO memory, which holds up to 32 cells. The SAR transmits data to the PHY layer at the SBus clock rate.

## PHY-layer control interface

Figure 11 shows that the local bus is used to connect the SBus EPROM to the register interface on the PHY-layer device.

## interfaces

The terminal layout and the terminal functions table fully describe the terminal assignments and functions of the Sbus SAR (TNETA1560).

## SBus interface

The SBus SAR behaves both as an SBus DVMA master and slave. The SBus SAR is selected as the slave if the SBSEL signal is asserted. The system accesses the control-memory block, the local bus, and the user registers with SBus slave accesses to the SAR. The transfer size is determined by SBSIZ2 - SBSIZO, which must be set to 000 to represent a one-word transfer. The physical address is given by the SBPA signals and must fall within the ranges specified in Table 2. The SBus SAR generates an error acknowledgment given by SBACK2 - SBACKO set to 110 if either of these two conditions is violated. The $\overline{\text { SBAS }}$ signal is used as described in the SBus specification, and the SBRD signal indicates a read or write operation. Finally, SBACK2 - SBACKO are set to 011 to indicate SBus word acknowledgment for operations on the SAR registers and control memory; SBACK2 - SBACKO are set to 101 to indicate SBus byte acknowledgment on local-bus operations.
The SBus SAR can initiate transactions as master only when no slave transactions are active. The SAR asserts the dedicated $\overline{\mathrm{SBBR}}$ signal to request an operation as the SBus master. The SBus controller asserts the SAR dedicated SBBG signal making the SAR the master. The SAR sets the SBSIZ2 - SBSIZO signals to indicate a 1 -word, 16 -byte, or 32 -byte transfer, the SBRD signal indicates a read or write operation, and the DVMA address is placed on the SBD31 - SBDO lines. The TNETA1560 monitors the SBACK2 - SBACKO lines anticipating the appropriate acknowledgment value. The SBus SAR considers either an error acknowledgment on the SBACK2 - SBACKO lines or a late error on the SBLERR line as a fatal error, disables all data-transfer processing, and generates a SBus interrupt via the $\overline{\text { SBIRQ }}$ signal.

## PRINCIPLES OF OPERATION

## control-memory interface

The control memory is set up in a $16 \mathrm{~K} \times 32$ configuration with the cycle time given by the SBus clock. The interface is designed for an asynchronous SRAM with a 32-bit data bus, a 14-bit address bus, a CMR/W signal determine read or write, and an output-enable signal ( $\overline{\mathrm{CMOE}})$.

## PHY-layer interface

The SBus SAR generates a transmit clock at the SBus frequency and a $19.44-\mathrm{MHz}$ receive clock. The transmit clock sent to the PHY layer is an inverted version of the internal clock. This ensures that all setup and hold-time restrictions are met. The receive clock sent to the PHY layer is equivalent to the internal clock.
The SBus SAR generates output data along with a start-of-cell indicator in the transmit direction. This data is sent at the rate of the SBus clock. The PHY layer can respond with a full signal, which is asserted at least four cycles before any internal buffers are full. The SAR then turns off the transmit-enable signal until the full signal is deasserted. The PHY layer sends a start-of-cell indicator with output data. The empty signal acts as an inverted enable signal on this interface.

The PHY-layer interrupt signal is directly connected to the SBus interrupt signal; therefore, the SBus interrupt is asserted when the PHY-layer interrupt signal is asserted.

## local-bus interface

Since there could be several devices on the local bus, the SBus SAR accepts a ready signal from devices on the bus as a handshake. The bus transaction is assumed to be complete eight SBus cycles (at least 320 ns ) after the transaction is initiated, regardless of the ready signal. This accommodates slow devices such as EPROMs and also can be used to relax timing constraints on the register interface for the PHY-layer devices.

The local bus is accessed exclusively via SBus transactions with the SAR as the slave with the exception of the local-bus interrupt signal. The lower 16 bits of the SBus address bus are directly routed to the local-bus (LBus) address bus. The SBus address must remain stable while the local bus is active. This is achieved by not returning an acknowledgment signal on SBus until the LBus transaction is complete.

## PRINCIPLES OF OPERATION

## architecture

Figure 14 depicts a data-flow representation of the SBus SAR architecture.


Figure 14. SBus SAR Architecture

## transmit modules

The transmit host and buffer transaction processor (XBTP) is responsible for all host-related functions on the transmit side and requests 16 -and 32-byte transfers from the SBus-interface block. The cell actuator accesses the BWG table and determines the next VC to be serviced. The transmit adaptation layer processor (XALP) processes all AAL-related functions and adds the four bytes of the ATM header to each cell. The XALP identifies the AAL5 CRC and determines if it should be appended to the packet. The transmit buffer (XMB) is an 8-cell buffer that receives 13 words per cell. Idle cells are also placed in this buffer. The transmit PHY interface (XPIN) does word-to-byte unpacking and interacts with the PHY layer using the SBus clock.

## receive modules

The receive PHY interface (RPIN) performs byte-to-word packing, filters idle cells, and interacts with the PHY layer using the system's PHY-layer clock crystal. The receive buffer (RCB) performs rate synchronization from the PHY-layer clock to the SBus clock and buffers up to 32 cells. The receive ATM processor (RAT) and the receive ATM adaptation layer processor (RALP) operate in parallel and are part of the same module. The RALP terminates the AAL5 CRC and processes various EOP indicators. The RAT block is responsible for deleting the ATM header and accessing the correct receive DMA entry. Finally, the receive host and buffer transaction processor (RBTP) performs all host-specific functions on the receive side.

## SBus interface module

The SBus interface module (SBIN) is responsible for implementing the details of the SBus protocol. The XBTP and the RBTP are the only two modules that require SBus transactions involving the SAR as a master; therefore, SBIN arbitrates between requests from the two blocks. The SAR is the SBus slave when the host accesses control memory, the local bus, or the user registers internal to the SAR.

## control-memory interface and arbitration

The control-memory interface and arbitration (CMIA) block performs memory arbitration for all the blocks that access control memory. Since each access is a 1 -word access, no module can hold up the memory for a long time. CMIA imposes a strict priority mechanism and services various blocks in the following order: RALP, XALP, cell actuator, RBTP, SBTP, SBIN.

## local bus-interface module

The local bus-interface (LBIN) module is used to access the EPROM and the registers on the PHY-layer device.
user register
The user-register block stores a number of configuration and operational registers. The user registers also generate SBus interrupts on packet completion or when an error condition is detected.

## data management

The SAR architecture uses two memory subsystems: host memory and on-board control memory. The control memory provides fast multichannel memory-based DMA channels and a temporary storage area used as virtual auxiliary registers. Some transmit and receive data-management components reside in control memory for immediate access to critical real-time events isolated from host memory, which is tied to SBus latency. The AAL5 CRC is also encapsulated in the control memory. The control memory is accessible by the host for initialization and monitoring the hardware and network status. Figure 15 shows the organization of the SAR data structures across control and host memory.

## PRINCIPLES OF OPERATION

## data management (continued)



Figure 15. SBus SAR Data Organization
Several registers stored in the control memory indicate the address of the next entry in the two free-buffer rings and the two completion rings. The descriptor rings apply to packet- or buffer-level processing, whereas the DMA channels apply to per-cell processing. The transmit DMA state for each BWG indicates the location of each transmit-descriptor ring.

## programmer's reference

This section presents the SBus SAR data structures in detail. The contents of various physical locations are summarized in Table 3. A large part of this information is presented in Figure 15 but is duplicated here for convenience.

Table 3. Location of SBus SAR Data Structures

| CONTROL MEMORY | HOST MEMORY | SAR REGISTERS | EPROM |
| :---: | :---: | :---: | :---: |
| BWG table <br> TX DMA states <br> RX DMA states <br> Initialization block | TX descriptor rings (255) <br> TX completion ring <br> Small free-buffer ring <br> Big free-buffer ring <br> RX completion ring <br> Data buffers | Configuration registers Operation registers | Boot code <br> 48-bit address <br> Diagnostics SBus ID |

The system has a bus width of four bytes and all transactions are conducted on 4-byte boundaries. The SBus SAR uses big-endian addressing by definition as an SBus device. All addresses are in hexadecimal notation unless otherwise specified.

## PRINCIPLES OF OPERATION

## programmer's reference (continued)

Each descriptor ring has 256 entries as shown in Figure 15. Each descriptor-ring entry consists of four words. Each descriptor ring is aligned to a 4K-byte boundary in host memory with each entry aligned to a 16 -byte boundary. The SAR has two receive free-buffer rings, one transmit completion ring, and one receive completion ring. The current pointer to each of these rings is stored in the initialization block in SAR control memory. An entry in each transmit DMA channel points to one of the 255 transmit-descriptor rings in host memory.

Each DMA-channel entry consists of eight words and is located in control memory. The DMA entries on both transmit and receive have an OWN bit that is set when the DMA channel is active. The descriptor-ring entries, the completion-ring entries, and the free-buffer ring entries have an OWN bit that is set when the entry belongs to the SAR.

## control-memory map and access

Table 4 shows a control-memory map. The address bus to memory is 14 bits wide. The physical SBus offset address on the SAR for control memory is C00000 hex. All SBus accesses to control are 1-word accesses at word boundaries.

Table 4. Control-Memory Map

| MEMORY REGIONS | CONTROL-MEMORY <br> BASE POINTERS (hex) | SBus PHYSICAL <br> ADDRESS (hex) |
| :--- | :---: | :---: |
| Initialization block | 0000 | C00000 |
| Transmit BWG 0-255 - DMA block | 0100 | C00400 |
| BWG table (1200 words, 4800 entries) | 0900 | C02400 |
| Receive BWG/VCI 0-1023 - DMA block | 1000 | C04000 |

## initialization block

The initialization block contains exactly four entries and resides in control memory. Table 5 shows the configuration of the initialization block.

Table 5. Initialization Block

| SBus PHYSICAL <br> ADDRESS (hex) | CONTROL-MEMORY <br> ADDRESS (hex) | BITS 27-8 | BITS 7-0 |
| :---: | :---: | :--- | :--- |
| C00000 | 0000 | TX completion-ring offset pointer | Index 0-255 |
| C00004 | 0001 | RX completion-ring offset pointer | Index 0-255 |
| C00008 | 0002 | Small free-buffer-ring offset pointer | Index 0-255 |
| C0000C | 0003 | Big free-buffer-ring offset pointer | Index 0-255 |

The pointers are mapped to SBus DVMA addresses by appending the lower-order four bits representing the offset within each 16 -byte descriptor-ring entry. Since accesses are only permitted on a word basis, the lower-order two bits are always set to zero.

## PRINCIPLES OF OPERATION

## transmit-data descriptor rings

Each of the 255 transmit-data descriptor rings holds 256 entries and each ring represents one transmit packet queued for transmission. A packet is composed of one or more transmit buffers. The host posts entries to the rings and the SAR processes each entry within the given ring. Table 6 shows the composition of the four-word entry.

Table 6. Transmit-Data Descriptor-Ring Summary

| ENTRY | DESCRIPTION |
| :--- | :--- |
| Word 0 | Control field, packet length, buffer length |
| Word 1 | Start-of-buffer pointer - 32 bits |
| Word 2 | 4-byte ATM header |
| Word 3 | AAL5 tail - control and length fields |

## TX descriptor-ring word 0 - configuration

| Control (bits 31-27) | Packet length (bits 26-16) | Buffer length (bits $15-0$ ) |
| :--- | :--- | :--- |

## OWN (bit 31)

The descriptor is owned by the SBus SAR when the OWN bit is set. The descriptor is owned by the host when the OWN bit is zero. The OWN bit is set by the host when a buffer/packet is queued for transmission. When the next BWG index from the BWG table does not have an active buffer location in the transmit DMA entry, the SBus SAR attempts to recover a new-buffer descriptor entry from the transmit-data descriptor ring. This entry is loaded into the DMA entry if the OWN bit is set. If the OWN bit for the first descriptor in the transmit-data descriptor ring is zero, no data is queued for transmission and an idle cell is transmitted.
The host places all the buffers for a packet in the descriptor ring before setting the OWN bits on the entries representing each buffer in sequence from the last buffer to the first buffer (in reverse order). The SBus SAR clears the OWN bit after if finishes transmitting/processing the bytes associated with the buffer pointed to by the DMA entry. When the OWN bit is cleared by the host, word 0 is not meaningful and is overwritten by the host.

## start of chain (SOC) (bit 30)

The SOC bit indicates that this is the first buffer of a packet, which consists of one or more buffers. This bit is also set in packets with single buffers.

## end of chain (EOC) (bit 29)

The EOC bit indicates that this is the last buffer of a packet. Single buffer packets have both the SOC and EOC bits set. Packets with multiple buffers have the SOC bit set on the first buffer and the EOC bit set on the last buffer.

## AAL type - AAL5 indicator (bit 27)

The AAL-type bit indicates the packet/buffer described in this descriptor-ring entry is an AAL5 packet. When zero, this bit indicates to the SAR that AAL5 processing should be performed in the transmit direction. This includes addition of the pad, the control- and packet-length fields, and the 32-bit CRC. The total size of the AAL5 packet is a multiple of 48 bytes.
The SBus SAR does not perform any packet-level encapsulation similar to that used in AAL5 for either AAL3/4 or the null AAL. The host provides packets correctly formatted into 48-byte cells to the SAR.

# ATM SEGMENTATION AND REASSEMBLY DEVICE 

## WITH SBUS HOST INTERFACE

SDNS010B - JANUARY 1994 - REVISED DECEMBER 1994

## PRINCIPLES OF OPERATION

packet length (bits 26-16)
The packet-length field is expressed in units of cells in the packet. The host computes the correct number of cells in the packet including the additional cell sometimes needed for AAL5 to accommodate the 8 -byte tail. This field represents the value used by the SBus SAR to determine the number of cells in a packet and enable EOP processing.

The field is programmed in two's complement. Incrementing the value by one each time a cell is sent results in zero when the entire packet is transmitted. The maximum size of a packet is 64 K bytes; therefore, 11 bits are adequate to describe the largest packet.
Since this is a packet-level field as opposed to one that applies to individual buffers, it is only placed in the first buffer descriptor of a packet in the transmit-data descriptor rings. The DMA channel only updates the packet-length field on a per-packet basis. The packet-length field is general in that it is used for all three AAL modes supported. In each case, the SAR enables EOP processing to notify the host when the EOP is detected on transmit via the packet-length field.

## buffer length (bits 15-0)

The buffer-length field specifies the number of bytes in the buffer represented by this descriptor-ring entry. The maximum buffer size is 64 K bytes, which is the largest packet size and allows an entire packet in one buffer. This field is programmed in two's complement and is equal to zero when all the bytes in a buffer are retrieved by the SAR.

## TX descriptor-ring word 1 - start-of-buffer pointer

$$
\text { Byte-aligned start-of-buffer pointer (bits } 31-0 \text { ) }
$$

The start-of-buffer pointer is 32 bits. Each buffer can be aligned on byte boundaries.

## TX descriptor-ring word 2 - ATM header

| PTI2 (bits 31-29) | CLP2 (bit 28) | VPI (bits 27-20) | VCI (bits 19-4) | PTI1 (bits 3-1) | CLP1 (bit 0) |
| :--- | :--- | :--- | :--- | :--- | :--- |

Word 2 contains the 4-byte header for every cell of the packet. The upper-order four bits of the ATM header, representing the GFC at the user-to-network interface (UNI), are set to zero in every outgoing cell. Bits (3-0) in word 2 represent the payload-type indicator (PTI) and cell-loss priority (CLP) fields used in every cell of the packet except the last one (the cell that contains the EOP indication). Bits ( $31-28$ ) in word 2 represent the PTI and CLP fields used in the last cell of the packet.

The PTI field in the last cell of an AAL5 packet is set either to 001 or 011. The CLP is programmable and the cell containing the EOP indication can have a different priority level from the other cells. This field is required only in the first descriptor for the packet. In AAL3/4 or null-AAL packets, the PTI and CLP fields in both the upperand lower-order bits of word 2 are the same.

## TX descriptor-ring word 3-AAL5 control/length

> | AAL5 control field (bits $31-16$ ) | AAL5 length field (bits $15-0$ ) |
| :--- | :--- |

The AAL5 control and length fields apply to packets, not to buffers, and this entry is required only in the first descriptor for the packet. The AAL5 length field is not used to determine the length of the packet during transmit processing. Both fields are placed in the descriptor ring in an AAL5 packet in the proper position (in the four bytes preceding the AAL5 32-bit CRC). These fields are not used if the packet is either an AAL3/4 or a null-AAL packet.

## PRINCIPLES OF OPERATION

## transmit BWG DMA block

The control memory contains 255 transmit BWG DMA entries, each containing eight words. Table 7 summarizes the contents of each entry.

Table 7. Transmit BWG DMA Entry

| ENTRY | DESCRIPTION | STATIC/ <br> DYNAMIC |
| :--- | :--- | :---: |
| Word 0 | Control field, packet length, buffer length | Dynamic |
| Word 1 | Current-buffer pointer - 32 bits | Dynamic |
| Word 2 | 4-byte ATM header | Dynamic |
| Word 3 | Static bits - BWG ON/OFF (BWG_ON bit) | Static |
| Word 4 | BWG data-ring pointer, descriptor pointer | Dynamic |
| Word 5 | BWG cell-counter place holder - not implemented | Dynamic |
| Word 6 | Partial 32-bit packet CRC | Dynamic |
| Word 7 | AAL5 tail - control and length fields | Static |

The SBus SAR initiates host transactions affecting the DMA table, except those required for one-time configuration of a channel for normal operation based on cell-transmission opportunities from the BWG table. Each DMA entry represents a buffer under segmentation.

During initialization, the host has to configure word 0 , word 3 , and word 4 in the transmit DMA states table for each BWG selected for transmission in the BWG table, including the BWGO. These words allow the TNETA1560 to start a transmission of a new packet. After configuration, the TNETA1560 reads word 3 to check if the BWG_ON bit is set. If it is set, the device reads word 0 to determine if the OWN bit is set. When the OWN bit is not set, it indicates that this is the first buffer of a new packet. The TNETA1560 then reads word 4 to obtain a transmit descriptor-ring pointer that indicates the memory address in host memory for the transmit descriptor-ring pointer. The following sections explain each TX DMA table word in detail.

## TX DMA word 0 - state/configuration

$$
\begin{array}{|l|l|l|}
\hline \text { Control (bits 31-27) } & \text { Current packet length (bits 26-16) } & \text { Current buffer length (bits } 15-0 \text { ) } \\
\hline
\end{array}
$$

The contents of word 0 are copied directly from the corresponding transmit-data descriptor-ring entry at the start of each new buffer. This applies to all the fields in this status word, and the host must ensure consistency across the fields.

## OWN (bit 31)

The OWN bit is set when the DMA channel for the BWG is active, and all related state information in the DMA entry is current. The OWN bit indicates a packet is currently being segmented and transmitted for this BWG. This OWN bit is cleared by the SAR after the entire packet is transmitted, a completion-ring entry is posted, and an interrupt generated to the host.
The host sets the OWN bits for individual buffers in a packet in the transmit-data descriptor rings in order from last to first. This ensures that the DMA block is not held up while waiting to acquire the next buffer from a partially transmitted packet.

## start of chain (SOC) (bit 30)

The SOC bit indicates that this is the first buffer of a packet which may consist of one or more buffers. This bit is also set in packets with single buffers. The SOC bit is cleared by the SAR after all processing for the first buffer is complete.

## PRINCIPLES OF OPERATION

## end of chain (EOC) (bit 29)

The EOC bit indicates that this is the last buffer of a packet. Every packet has at least one buffer with the EOC bit set.

## AAL type - AAL5 indicator (bit 27)

The AAL-type bit is set to zero to indicate that the packet described in this descriptor-ring entry is an AAL5 packet. This bit is a configuration item rather than a bit carrying state information. This bit is set in every buffer of a packet, and the software driver ensures that all buffers within a packet use the same AAL type.
current packet length (bits 26-16)
The SBus SAR increments this two's-complement value with every cell transmitted until the counter is equal to zero, which indicates to the SAR that the entire packet has been transmitted.
current-buffer length (bits 15-0)
The buffer-length field specifies the number of remaining bytes in the buffer currently being processed in this BWG. The SAR adds to the value of this two's-complement field with every transfer of payload data to the XMB until it is equal to zero, which indicates to the SAR that all the bytes in this buffer are processed and queued for transmission.

## TX DMA word 1 - current-buffer pointer

$$
\text { Byte-aligned current-buffer pointer (bits } 31-0 \text { ) }
$$

The current-buffer pointer is copied directly from the start-of-buffer pointer in the corresponding transmit-data descriptor-ring entry at the start of each new buffer. The field is 32 bits, which implies that the buffer is aligned to a byte boundary. The pointer is adjusted to point to the current location after each transfer of payload data from the host to the XMB.

## TX DMA word 2 - ATM header

$$
\begin{array}{|l|l|l|l|l|l|}
\hline \text { PT12 (bits 31-29) } & \text { CLP2 (bit 28) } & \text { VPI (bits 27-20) } & \mathrm{VCI} \text { (bits 19-4) } & \text { PTI1 (bits 3-1) } & \text { CLP1 (bit 0) } \\
\hline
\end{array}
$$

The 4-byte ATM header field is copied directly from the corresponding transmit-data descriptor entry at the start of each new packet. Bits $(28-0)$ are concatenated to the 4-bit GFC field that is set to zero for every cell in the packet except the last one. Bits $(31-28)$ provide the PTI and CLP fields in the last cell of each packet.

## TX DMA word 3 - configuration

$$
\begin{array}{|l|l|}
\hline \text { BWG_ON (bit 31) } & \text { Unused (bits 30-0) } \\
\hline
\end{array}
$$

This bit allows the host to enable data transmission on a per-BWG basis. The BWG_ON bit from the current BWG index is examined by the SAR on each cell opportunity. BWG_ON (31) is directly set by the host to indicate that the BWG is enabled and that normal data processing is followed. If the bit is zero, no processing of transmit data on the BWG is performed and an idle cell is transmitted on the link. This idle cell is used by the host to respond to congestion indicators.

## TX DMA word 4 - descriptor-ring address

$$
\begin{array}{|l|l|l|}
\hline \text { TX-data descriptor-ring pointer (bits } 31-12 \text { ) } & \text { TX descriptor-ring entry (bits } 11-4 \text { ) } & 0000 \text { (bits } 3-0 \text { ) } \\
\hline
\end{array}
$$

This pointer is a direct DVMA address to the location of the current entry (there are 256 entries in each ring) in the corresponding transmit-data descriptor ring (one of 255 rings) for this BWG. Each descriptor ring is aligned to a 4K-byte boundary in host memory with each entry aligned to a 16-byte boundary.

## PRINCIPLES OF OPERATION

## TX DMA word 4 - descriptor-ring address (continued)

The address of the 4K-byte boundary in host memory is provided by bits ( $31-12$ ). The entry number between 0 and 255 is provided by bits ( $11-4$ ). The low-order four bits are set to zero, and each entry is 16 byte aligned. Bits $(11-0)$ are initialized by the host to zero to correspond with the first entry used by the host in the transmit-data descriptor ring.
TX DMA word 5 - place holder

$$
\text { Place holder (bits } 31-0 \text { ) }
$$

TX DMA word 6 - transmit CRC

$$
\text { Partial AAL5 transmit CRC (bits } 31-0 \text { ) }
$$

This field stores the 32-bit CRC calculated over the entire payload of each AAL5 packet. The CRC is placed in the last four bytes of the last cell of the corresponding packet.
TX DMA word 7-AAL5 tail

$$
\begin{array}{|l|l|}
\hline \text { AAL5 control field (bits } 31-16 \text { ) } & \text { AAL5 length field (bits } 15-0 \text { ) } \\
\hline
\end{array}
$$

The AAL5 control and length fields are copied directly from the corresponding transmit-data descriptor entry at the start of each new packet. The length field is not used for any control functions within the SAR. Both fields are used exclusively for placement in the tail of an AAL5-protocol data unit (PDU).

## transmit-completion ring

Table 8 shows the composition of the 4 -word entry. The transmit-completion ring is a free ring with 256 entries. The SAR posts an item to the next entry in the completion ring when it completes the transmission of each packet. The transmit-completion ring pointer maintains the value of the current entry within the SAR. The host can recalibrate to this by reading the value from the initialization section in control memory.

Table 8. Transmit-Completion-Ring Summary

| ENTRY | DESCRIPTION |
| :---: | :---: |
| Word 0 | OWN (bit 31) |
| Word 1 | Unused (bits 30-8) BWG index (bits 7-0) |
| Word 2 | Reserved |
| Word 3 | Reserved |

## TX-completion-ring word 0

OWN (bit 31)
This completion-ring entry is owned by the SBus SAR when the OWN bit is set. The completion-ring entry is owned by the host when the OWN bit is zero. The SAR uses the next completion-ring entry in the ring if the OWN bit is set. The TNETA1560 clears the OWN bit after updating the entry. The host then receives an interrupt and retrieves the next entry in the completion ring to post the completion of packet transmission for a BWG and the release of the buffer space occupied by the buffers constituting the packet. The host clears the OWN bit to allow the SAR to use the completion-ring entry. If the OWN bit is not set when the SAR is ready to post a completed packet, a status bit is set in the hardware-status register and an interrupt is generated if the error condition is unmasked.

## PRINCIPLES OF OPERATION

## BWG index（bits 7－0）

The only item that is posted to the transmit－completion ring when the SAR completes transmission of a packet is the BWG index．This is adequate for the host to locate the transmit－buffer pointers to the buffer locations where data for the packet was stored and reclaim the buffer space．

## receive free－buffer－ring format

Table 9 shows the composition of each free－buffer－ring entry．Each of the two rings has 256 entries．The host places free－buffer pointers in each ring．The SAR removes a pointer when it starts processing each new packet from the link．

Table 9．Receive Free－Buffer－Ring Summary

| ENTRY | DESCRIPTION |
| :--- | :---: |
| Word 0 | OWN（bit 31） |
| Word 1 | Unused（bits 30－28）$\quad$ Start－of－buffer pointer（bits 27－0） |
| Word 2 | Reserved |
| Word 3 | Reserved |

## RX free－buffer－ring word 0

OWN（bit 31）
Each free－buffer－ring entry is owned by the SAR when the OWN bit is set and it is owned by the host when the OWN bit is zero．The host sets the OWN bit for new entries placed in the free－buffer rings．The SBus SAR uses the next free－buffer－ring entry in the respective ring if the OWN bit is set．The SBus SAR clears the OWN bit after acquiring the buffer and releasing the ring location to the host．The buffer is not freed until a packet is posted to the receive－completion ring．If the OWN bit is not set when the SAR polls a free－buffer ring for a new entry， a status bit is set in the hardware－status register and an interrupt is generated if the error condition is unmasked．
start－of－buffer pointer（bits 27－0）
A pointer to a buffer，aligned to a 16－byte boundary，is the only information placed in each free－buffer ring．

## receive DMA block

The SAR supports 1024 receive DMA－channel entries with each containing eight words．Each DMA channel represents a VCI on which data is received，and DMA entries in the control memory are indexed by incoming VCIs．The SAR initiates all transactions affecting the DMA table，except those required for one－time configuration of a channel in word 3，during normal operation based on the header of cells received from the link．Table 10 summarizes a receive DMA－channel entry．

Table 10．Receive DMA－Virtual－Channel Entry

| ENTRY | DESCRIPTION | STATIC／DYNAMIC |
| :--- | :--- | :---: |
| Word 0 | Control，status，EFCN cell count，current packet length | Dynamic |
| Word 1 | Current buffer pointer -28 bits | Dynamic |
| Word 2 | Start－of－buffer pointer -28 bits | Static |
| Word 3 | Control，packet length | Static |
| Word 4 | Reserved |  |
| Word 5 | AAL5 partial CRC -32 bits | Dynamic |
| Word 6 | Reserved |  |
| Word 7 | Reserved |  |

## PRINCIPLES OF OPERATION

## receive DMA block (continued)

Data with the PTI field equal to 10X, representing VC-level OAM cells, is diverted to DMA channel 0 that operates in the null-AAL mode with a packet length of one cell. Word 0 in each receive DMA-channel entry is copied from word 3 at the start of each new packet. A number of the fields in word 0 represent the dynamic state of the reassembly process for a cell. The fields in word 3 represent one-time configuration values for the VC entered by the host. SAR accesses word 0 during normal cell-level processing to retrieve configuration items.

## RX DMA word 0 - VC status/configuration

| Control (bits 31-23) | Unused (bit 22) | Current congestion number (bits 21-11) | Current packet length (bits 10-0) |
| :--- | :--- | :--- | :--- |

OWN (31)
The OWN bit is set when the DMA channel for this BWG is active and all DMA parameters such as the receive-data pointer, buffer length, and packet length are current. The OWN bit is set by the SAR when word 3 is copied to word 0 at the start of each new packet. The bit is cleared by the SAR when the entire packet has been posted to a buffer in host memory. The BWG is inactive when the OWN bit is zero. Then, the free-buffer ring indicated in word 3 is used to poll a new buffer on the arrival of the first cell of a new packet on the VCl used to index this BWG.

## static-configuration bits from word 3

Table 11 summarizes six static-configuration bits copied from word 3 at the start of each packet. Each is described in detail in the section on word 3 of this DMA block.

Table 11. RX DMA Word 0 Static-Configuration Bit Summary

| LOCATION | FIELD |
| :---: | :--- |
| Bit 30 | VC_ON |
| Bit 29 | Buffer type: small or big |
| Bit 28 | Null-AAL5 indication |
| Bit 25 | AAL3/4 indication |
| Bit 24 | End-of-packet wait |
| Bit 23 | Enable-end-of-packet wait |

explicit forward congestion notification (EFCN) cell counter (bits 21-11)
The number of cells received with the EFCN indicator set in each packet is counted and the value stored in this field. The EFCN indication is given a logic value of 01x in the PTI field of the ATM header. This value is passed to the receive-completion ring at the end of each packet. Since this field is copied from word 3 at the start of each new packet, it is reset to zero at this time.

## packet length (bits 10 - $\mathbf{0}$ )

The packet-length field in word 0 is set up with the two's-complement value for the buffer size used by this BWG at the start of each new packet. The counter is incremented with each new cell until the EOP signal or until the value is zero. Null-AAL packets are terminated when the value of this counter reaches zero. If either the AAL5 or AAL3/4 packet fills the buffer to capacity, the counter reaches zero and the packet is terminated with the buffer-overflow indicator set in the receive completion-ring entry.

## PRINCIPLES OF OPERATION

## RX DMA word 1 - current-buffer pointer

$$
\begin{array}{|l|l|}
\hline \text { Unused (bits } 31-28 \text { ) } & \text { Current-buffer pointer - } 16 \text { byte aligned (bits } 27-0 \text { ) } \\
\hline
\end{array}
$$

The current-buffer pointer is 28 bits, which implies that the buffer is aligned to 16 -byte boundaries. This is a dynamic field that is updated with every RCB-to-SBus transaction.

## RX DMA word 2 - start-of-buffer pointer

| Unused (bits 31-28) | Start-of-buffer pointer - 16 byte aligned (bits 27-0) |
| :--- | :--- |

The start-of-buffer pointer is 28 bits because the buffer is aligned to 16 -byte boundaries. This field is copied from the corresponding 28 -bit field in word 0 of a free-buffer-ring entry.

## RX DMA word 3 - configuration

> | Configuration (bits $31-23$ ) | Unused (bits $22-11$ ) | Null-AAL packet length (bits $10-0$ ) |
| :--- | :--- | :--- |

## OWN bit position (bit 31)

The OWN bit is set high for each valid receive channel. It is copied into the corresponding OWN bit location in word 0 at the start of each new packet to indicate that the DMA channel is active.
VC_ON (bit 30)
The VC_ON bit enables packet-reassembly processing. The bit is set in the default mode to indicate that the VC is enabled. The SAR discards cells received on the corresponding VC when the VC_ON bit is deasserted on a per-cell basis.
buffer type - small or big (bit 29)
The SAR supports only two buffer sizes on receive: small and big. The host determines the sizes of the small and big buffers. The buffer-type bit is used to select between a buffer pointer from the small free-buffer ring or the big free-buffer ring for each new packet, which allows the host to target small or big buffers for all packets on a given VC. The small free-buffer ring is used when the bit is set and the big free-buffer ring is used in the default (zero) state.
null-AAL indication (bit 28)
This field is set to indicate that null-AAL packets are received on this BWG (VC). The null-AAL packet-length field in bits $(10-0)$ is used to determine the end of a packet. CRC errors are ignored for null-AAL packets. The CRC-error indicator in the receive-completion ring is not used.

## AAL3/4 indication (bit 25)

This field is set to indicate that AAL3/4 packets are received on this BWG (VC). This indicates the EOM field in byte 6 (bit 6 of an ATM cell is used as the EOP indicator). CRC errors are ignored for AAL3/4 packets. The CRC-error indicator in the receive-completion ring is not used.

## end-of-packet wait (bit 24)

This bit must be set to zero by the device driver during initialization. This gives the SAR the responsibility of setting the bit to one in DMA word 0 (when this feature is enabled). This bit is a status bit used by the TNETA1560 during operation.

## PRINCIPLES OF OPERATION

## enable end-of-packet wait (bit 23)

When a start of a packet is detected by the TNETA1560, the TNETA1560 requests a buffer from the host memory. If the buffer is not available, the first cell of this packet is dropped. The rest of the packet is dropped after it is received. The host can set bit 23 to 1 enabling the TNETA1560 to drop the cells of a packet that had the first cell dropped. Once the TNETA1560 detects the end packet, it begins to receive packets in this VCI. This feature only works for AAL5 and AAL3/4. For null-AAL and OAM cells, bit 23 must be set to zero.

## EFCN cell counter place holder (bits 21 - 11)

This field is set to zero since it is a place holder for the EFCN cell counter in word 0 of this DMA block.

## AAL-packet length (bits 10 - 0 )

The AAL-packet-length field in word 3 indicates the length of the buffer in cells for each packet in this BWG. This is used in different ways based on whether the BWG supports AAL5 or AAL3/4 packets or null-AAL packets. This field indicates the length of the buffer size allocated by entries in the free-buffer ring used by this BWG for AAL5 or AAL3/4 packets. This is used to detect buffer overflow.

When the null-AAL indicator is set, this field programmed in two's-complement notation represents the number of cells in each null-AAL packet. Since receive DMA channel 0 operates off the null-AAL mode with each packet of size equal to one cell, this field is programmed with the value 1 in two's-complement notation (7FFhex).

## RX DMA word 5 - AAL5 partial CRC

$$
\text { Partial AAL5 receive CRC (bits } 31-0 \text { ) }
$$

This field stores the 32-bit CRC that is calculated over the entire payload of each received AAL5 packet. The CRC is stored in the last four bytes of the last cell in the AAL5 frame. The CRC check results in a unique polynomial, if the frame is error free.

## receive-completion ring

Table 12 shows the composition of a 4-word receive-completion-ring entry. The receive-completion ring is a free ring with 256 entries. The SAR posts an item to the next entry in the completion ring when it completes reassembly on a packet. The receive-completion-ring pointer maintains the value of the current entry within the SAR. The host can recalibrate to this by reading the value from the initialization section in control memory.

Table 12. Receive-Completion-Ring Summary

| ENTRY | DESCRIPTION |
| :--- | :--- |
| Word 0 | Control field, EFCN cells received, packet length |
| Word 1 | Start-of-buffer pointer -28 bits |
| Word 2 | 4-byte ATM header |
| Word 3 | Reserved |

RX completion-ring word 0 - control

| Control (bits 31-29) | Unused (bits 28-22) | Congestion cells received (bits 21-11) | Packet length (bits 10-0) |
| :--- | :--- | :--- | :--- |

## PRINCIPLES OF OPERATION

## OWN (bit 31)

This completion-ring entry is owned by the SAR when the OWN bit is set and it is owned by the host when the OWN bit is zero. If the OWN bit of the next entry in the respective receive-completion ring is zero when the SAR polls it to post the completion-of-packet processing, an error indicator in the status register is set and an interrupt generated. This causes the buffer that the SAR attempted to post to be lost. The SAR clears the OWN bit in the receive-completion ring after it posts the packet. The host then owns the entry and may retrieve various pointers to the packet.

## packet overflow (bit 30)

The packet-overflow bit is set if the receive buffer overflowed while processing the current packet. Every packet that ends in a buffer overflow is immediately terminated and a completion-ring entry is posted to the host.

## CRC condition (bit 29)

The SAR forwards AAL5 packets with a CRC error to the host. This bit is set when a packet is received with an AAL CRC error.

## congestion cells received (bits 21-11)

The number of cells received in the packet with the EFCN indication set is forwarded to the host to implement associated feedback mechanisms to squelch the source.
packet length (bits 10 - 0 )
All received data is passed to the host in units of 48 bytes. The packet length in 48 -byte payload units from word 0 of the receive DMA block is passed to the host in two's-complement notation. This value is always zero for null-AAL packets. The length of AAL5 or AAL3/4 packets in integer units is obtained by subtracting this value from the reassembly-buffer length reserved for the packet.

## RX completion-ring word 1 - start-of-buffer pointer

$$
\begin{array}{|l|l|}
\hline \text { Unused (bits } 31-28 \text { ) } & \text { Start-of-buffer pointer - } 16 \text { byte aligned (bits } 27-0 \text { ) } \\
\hline
\end{array}
$$

The 28-bit start-of-buffer pointer is provided to the host in the RX completion ring to enable it to locate the reassembled packet.

## RX completion-ring word 2 - ATM header

| ATM header byte 1 | ATM header byte 2 | ATM header byte 3 | ATM header byte 4 |
| :--- | :--- | :--- | :--- |

The 4-byte header from the last cell in the reassembled packet is passed to the host.

## user registers

This section describes several host-accessible internal SAR registers. Host-write accesses to nonexistent registers are ignored. A null word ( 32 zeroes) is returned to the host on a read access from a nonexistent register.

## configuration register

The configuration register holds various values pertaining to overall SAR configuration. The host may read the register and is allowed to program the EN_RX and the EN_TX bits.

| Unused (bits 31-5) | NCE_M (bit 4) | 0 (bit 3) | EN_RX (bit 2) | EN_TX (bit 1) | 0 (bit 0) |
| :--- | :--- | :--- | :--- | :--- | :--- |

## PRINCIPLES OF OPERATION

## EN_TX - enable transmit operation

The EN_TX bit allows the host to disable packet-to-cell segmentation and any payload data transfer from the host to the link. It is set high to enable normal transmit processing and set to zero to disable such processing. It is set to zero on reset, disabling transmit operation until various configuration register, the BWG table, and the DMA blocks are configured by the host. The transfer of the new cells from SBus to the SAR is inhibited when the enable transmit bit is disabled; however, cells already in the output buffer are forwarded to the PHY layer.

## EN_RX - enable receive operation

The EN_RX bit allows the host to disable packet reassembly. All cells from the PHY layer are dropped when the EN_RX bit is zero. The EN_RX bit is set high to enable normal processing. It is set to zero on reset, disabling receive operation until various configuration and the DMA blocks are reconfigured by the host. The transfer of new cells from the ATM link to the receive buffer is inhibited when the enable receive bit is disabled.

## NCE mode indicator

The NCE bit is set to indicate to the SAR that cell payloads must be transferred exclusively via 16-byte SBus bursts. The value at the input of the NCE-mode terminal is shifted into this indicator bit on every clock cycle. Internal operation of the SBus SAR is based on the value of this register.

## status register

The SAR status register is read only for the host. All the bits except the TX_freeze bit and the SBus error flags are cleared when the register is read. The SAR generates an SBus interrupt to the host if one of the bits in the register is set and if the condition represented by the bit is enabled by the interrupt-enable-mask register. The SBus interrupt is an asynchronous signal that is held until the system clears the condition that caused the interrupt.

| Unused (bits 31-11) | LB_intr (bit 10) | SB_lerr (bit 9) | SB_err_ack (bit 8) |
| :---: | :---: | :---: | :---: |
| RX_freeze (bit 7) | TX_freeze (bit 6) | TX_comp_notav (bit 5) | RX_comp_notav (bit 4) |
| RX_bfree_notav (bit 3) | RX_sfree_notav (bit 2) | TX_comp_update (bit 1) | RX_comp_update (bit 0) |

TX_comp_update, RX_comp_update (bits 1 - 0)
The transmit or receive completion update bit is set when the hardware releases a transmit or receive descriptor, respectively, to the completion ring. This is initiated when the OWN bits in the respective DMA blocks are cleared by the SAR.

RX_bfree_notav, RX_sfree_notav (bits 3-2)
The appropriate receive free-buffer not-available bit is set when the first entry in the corresponding receive free-buffer ring is not available. This is indicated when the OWN bit in the first entry of the free ring is zero.

The incoming cell is deleted since there is no buffer available in which to place it. This eventually causes the loss of the entire packet due to the resultant CRC error. The buffer-allocation-error bit in the DMA block is set, indicated by a zero in the first free-buffer-ring entry.

## RX_comp_notav (bit 4)

The receive completion-ring not-available bit is set when the next descriptor in the receive completion ring has not been released by the host. This is indicated when the OWN bit in the entry is zero. This packet and buffer are both lost to host memory.

## PRINCIPLES OF OPERATION

## TX_comp_notav (bit 5)

The transmit completion-ring not-available bit is set when the next descriptor in the receive completion ring has not been released by the host. This is indicated when the OWN bit in the entry is zero. The transmit-freeze bit is set when this bit is set, disabling all transmit operation until the transmit-freeze bit is cleared via an active command from the host.

## TX_freeze (bit 6)

The transmit-freeze bit is set when the TX_comp_notav bit is set, disabling all transmit operation until the transmit-freeze bit is cleared via an active command from the host. This has the same effect on the transmit circuitry as disabling the enable-transmit bit.

## RX_freeze (bit 7)

The receive-freeze bit is set when the RX_comp_notav bit is set, disabling all receive operation until the receive freeze bit is cleared via an active command by the host. The buffer that could not be posted is effectively lost, and the host must find some way to recover it while the freeze is in operation. The receive-freeze indicator has the same effect on the receive path as disabling the enable-receive bit.
SB_err_ack (bit 8)
The SBus-error-acknowledgment bit is set to indicate that the SAR detected the SBus-error-acknowledgment signal; i.e., SBACK2 - SBACK0 set to 110 during the SBus DMA cycle. The SAR then terminates the ongoing master-bus cycle, even if it is a burst transfer, and freezes all DMA-channel operation until a hardware or software reset. This is a fatal error.

## SB_lerr (bit 9)

The SBus-late-error bit is set to indicate that the SAR detected the SBus-late-error ( $\overline{\text { SBLERR }}$ ) signal during the SBus DMA cycle. The SBus SAR then terminates the ongoing master-bus cycle unless it is a burst transfer, in which case, it completes the burst. It then freezes all DMA-channel operation until a hardware or software reset. This is a fatal error.

## LB_intr (bit 10)

The LBus-interrupt bit is set if an interrupt is generated on the local bus.

## interrupt-enable-mask register

$$
\begin{array}{|l|l|}
\hline \text { Unused (bits } 31-11 \text { ) } & \text { Mask (bits } 10-0 \text { ) } \\
\hline
\end{array}
$$

The interrupt-enable-mask-register bit has a bit to correspond to every entry in the status register. When a bit in the mask register is set, an interrupt is generated if a corresponding bit in the status register is also set.

## BWG-table-configuration register

$$
\begin{array}{|l|l|}
\hline \text { Unused (bits } 31-11 \text { ) } & \text { BWG Table Size (bits } 10-0 \text { ) } \\
\hline
\end{array}
$$

The 11-bit BWG-table-size register allows the user to configure the size of the BWG table in 4-byte words. Each word in the table consists of four 8 -bit entries. The maximum table size is 1200 decimal, allowing for 4800 entries. A resolution greater than $32 \mathrm{~kb} / \mathrm{s}$ is achieved with 4800 entries. The number of entries in the table is one more than the number programmed in this register; therefore, there is one entry in the table when the register is set to zero.

PRINCIPLES OF OPERATION

## FIFO-maximum-depth registers

| Unused (bits 31-20) | Max_RX_FIFO_Depth (bits 19-10) | Max_TX_FIFO_Depth (bits $9-0$ ) |
| :--- | :--- | :--- |

This is the only set of statistics collected by the SAR, which is useful information for queuing analysis in different platforms with varying SBus clock speeds and latencies. These registers are not of the read-and-reset variety and must be explicitly set to zero to restart the measurement.

## SBus physical-address mapping (in SBus-slave mode)

The SAR allows the host to access various peripheral devices and internal registers via an SBus-slave mode. The device connects to the SBus physical-address bits (15-0) and (24-23).

## peripheral devices

Table 13 specifies the SAR-slave mode SBus physical-address ranges for the SAR peripheral devices.
Table 13. SBus Physical Addresses for SAR Peripheral Devices

| ADDRESS -24 BITS <br> (hex) | DESCRIPTION | ADDRESS <br> BITS | READ/WRITE |
| :---: | :--- | :---: | :---: |
| $000000-00 F F F F$ | EPROM addresses | 16 | Read only |
| $400000-40$ FFFF | PHY-layer register addresses | 16 | Read/write |
| C00000-C03FFF | Control-memory addresses | 14 | Read/write |

## SBus SAR registers

The SBus SAR internal registers have an SBus physical-address base value of hex 800000 . Table 14 specifies the offset from this address for various SAR registers.

Table 14. SBus Physical Addresses for SAR Registers

| OFFSET - 8 BIT <br> (hex) | DESCRIPTION | READ/WRITE |
| :---: | :--- | :---: |
| 00 | Software reset | Write only |
| 04 | Status register | Read only |
| 08 | Interrupt-mask register | Read/write |
| $0 C$ | Configuration register | Read/write |
| 10 | Reserved |  |
| 14 | BWG-table-size register | Read/write |
| 18 | TX/RX FIFO-maximum-depth register | Read/write |
| $1 C$ | Reserved |  |
| 20 | Clear-transmit-freeze command | Write only |
| 24 | Clear-receive-freeze command | Write only |

- Peripheral Component Interconnect (PCI) Device That Provides Asynchronous Transfer-Mode (ATM) Interface
- Single-Chip Segmentation and Reassembly (SAR) for Full-Duplex ATM Adaptation-Layer (AAL) Processing
- On-Chip PCI Host Interface Allows Use of Host Memory for Packet SAR
- 53-Byte ATM Cells Are Transparent to the User
- Provides Complete Encapsulation and Termination of AAL5 and Limited AAL3/4
- Features a Null AAL That Provides Functions for Constant-Bit-Rate Services
- Supports 1023 Unique Virtual Circuits (VCs) on Receive Side
- Explicit Cell-Level Interleaving Between Groups of VCs
- Packet Interface Is Managed by Efficient Descriptor Rings
- Physical (PHY)-Layer Interface Is Full Duplex and Compliant to the ATM Forum UTOPIA Contribution
- Supports PHY-Layer Data Rates in the Range of 25.6 Mbit/s to 155.52 Mbit/s
- Interfaces Directly to the TNETA1500 SONET ATM BiCMOS Receiver/Transmitter (SABRE)
- Recognizes ATM-Layer Operation and Maintenance (OAM) Cells
- No External Logic Required for Host or Local Buses to Ensure Simple Design


## description

The TNETA1561 (PCI SAR) is an asynchronous transfer mode (ATM) segmentation and reassembly (SAR) device with a peripheral component interconnect ( PCl )-bus interface. This device incorporates ATM adaptation-layer (AAL) processing, ATM SAR processing for full-duplex operation up to STS-3c rate of 155.52 $\mathrm{Mbit} / \mathrm{s}$, and the controls for the register interface on the physical (PHY) layer. The TNETA1561 provides a packet interface that is managed by descriptor rings, making the 53-byte ATM-framing format transparent to the user. The device passes the payload of 48 bytes, constituting the payload of each cell, across the PCI-host interface. All packets are segmented and reassembled in host memory and accessed by the chip via the descriptor-ring mechanism. The device reduces the memory requirements for network-interface cards (NICs). The TNETA1561 requires no local processor on the card, which enables very compact solutions.

The applications for the TNETA1561 include NICs for client workstations and servers, embedded applications like LAN emulation, and multiprotocol systems like video servers. The TNETA1561 provides complete AAL5 encapsulation and termination in hardware. In addition, limited support is provided for AAL $3 / 4$, and a null AAL is provided to facilitate real-time data transfer. The TNETA1561 recognizes ATM-layer operation and maintenance (OAM) cells.

In the transmit direction, the TNETA1561 generates data via a special bit-rate control table that provides explicit cell-level interleaving between groups of virtual circuits (VCs). This mechanism brings a higher degree of flexibility when specifying peak rates for each group (up to $155.52 \mathrm{Mbit} / \mathrm{s}$ at a resolution greater than $32 \mathrm{kbit} / \mathrm{s}$ ). The VCs within a group are serviced via a first-in, first-out (FIFO) discipline on a per-packet basis.
In the receive direction, the TNETA1561 allows multiple virtual paths (VPs) with the condition that each VC is unique. The device is primarily intended for AAL5 encapsulation and termination that is supported in hardware.

The TNETA1561 has four interfaces that include the following: the PCI-bus interface with a 32-bit-wide data bus, the cell interface based on the universal test and operations interface for ATM (UTOPIA specification), a control-memory interface to access the local SRAM, and the local-bus interface to access the PHY-layer registers. The UTOPIA interface to the PHY layer consists of an 8-bit-wide data path and associated control signals in both the transmit and receive directions. The fifty-three-byte ATM cells pass between the ATM and PHY layers through the UTOPIA interface.


## description (continued)

The native clock for the TNETA1561 is the PCl clock, which operates up to 33 MHz . The native word size for the device is 32 bits, corresponding to the data width for the PCI bus. The TNETA1561 is compliant to the $\mathrm{PCl}-$ local-bus specifications (revision 2.0). The control-memory interface is 32 bits wide. This interface allows the device to access the local memory to obtain the control information on the packets being segmented and reassembled and to obtain their locations in host memory. Each packet queued for transmission can be distributed across multiple buffers in host memory with each starting at any byte boundary. This is supported in hardware by the device. Every received package is placed in a single buffer in the host memory and is aligned to a 16-byte boundary. The TNETA1561 operation is explained in detail in the Principles of Operation section.

## Terminal Functions

## PCI-bus interface

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| $\overline{\text { PINTA }}$ | 110 | drain) | PCI interrupt. $\overline{\text { PINTA }}$ is an interrupt request from PCI SAR. |
| $\begin{aligned} & \text { PAD31- } \\ & \text { PAD0 } \end{aligned}$ | $\begin{gathered} 121-123, \\ 125-129, \\ 133-135, \\ 138-141, \\ 143, \\ 156-159, \\ 161-164, \\ 167-170, \\ 171, \\ 173-175 \end{gathered}$ | 1/O (3 state) | PCl address bus and data bus. PAD31-PAD0 is multiplexed on the same PCl terminals. During the first phase of a transaction (address phase), PAD31-PAD0 contains a 32-bit physical address. This phase is the clock cycle when PFRAME is asserted. <br> During the data phase, PAD7-PAD0 contains the least significant byte and PAD31-PAD24 contains the most significant byte. Write data is stable when PIRDY is asserted. Read data is stable when $\overline{\text { PTRDY }}$ is asserted. Data is transferred during those clock cycles when both PIRDY and $\overline{\text { PTRDY }}$ are asserted. |
| $\begin{aligned} & \text { PCBE3- } \\ & \text { PCBE0 } \end{aligned}$ | $\begin{aligned} & 131,144, \\ & 155,165 \end{aligned}$ | $\begin{gathered} \text { I/O } \\ \text { (3 state) } \end{gathered}$ | PCI-bus command and byte enable. PCBE3-PCBE0 lines are multiplexed on the same PCl terminals. During the address phase of a transaction, PCBE (3-0) lines define the bus command. During the data phase, PCBE3-PCBE 0 lines define which bytes are valid. |
| PCLK | 149 | 1 | PCl clock. PCLK provides timing for all transactions on PCI. |
| PDEVSEL | 151 | I/O <br> (3 state) | PCI device select. $\overline{\text { PDEVSEL, }}$, when actively driven, indicates that the driving device has decoded its address as the target of the current access. As an input, $\overline{\text { PDEVSEL }}$ indicates whether any device on the bus is selected. |
| PFRAME | 145 | $\begin{gathered} \text { I/O } \\ \text { (3 state) } \end{gathered}$ | PCl frame. $\overline{\text { PFRAME }}$ is driven by the current master to indicate the beginning and duration of an access. PFRAME is asserted at the beginning of the bus transaction and remains asserted during data transfer. When $\overline{\text { PFRAME }}$ is deasserted, the transaction is in the final data phase. |
| $\overline{\text { PGNT }}$ | 116 | I | PCl bus grant. $\overline{\mathrm{PGNT}}$ indicates to the agent that the arbiter has granted access to the bus. $\overline{\mathrm{PGNT}}$ is a point-to-point signal and every master has its own. |
| PIDSEL | 114 | 1 | PCI initialization and device select. PIDSEL is used as a chip select during configuration read and write transactions. |
| $\overline{\text { PIRDY }}$ | 146 | $\begin{gathered} 1 / \mathrm{O} \\ (3 \text { state) } \end{gathered}$ | PCI initiator ready. $\overline{\text { PIRDY }}$ indicates the initiating agent's (bus master) ability to complete the current data phase of the transaction. During a write, $\overline{\text { PIRDY }}$ indicates valid data on <br>  is used with $\overline{\text { PTRDY }}$ when wait cycles are inserted until both $\overline{\text { PIRDY }}$ and $\overline{\text { PTRDY }}$ are asserted. |
| PPAR | 154 | $\begin{gathered} 1 / O \\ \text { (3 state) } \end{gathered}$ | PCI parity. PPAR is even across PAD31-PAD0 and PCBE3-PCBE0. For data phases, PPAR is valid one clock after either PIRDY is asserted on a write or PTRDY is asserted on a read. Once asserted, PPAR remains valid until one clock after the completion of the current data phase. The master drives the PPAR for address-and write-data phases. The target drives PPAR for the read-data phase. |
| PPERR | 152 | I/O <br> (3 state) | PCl parity error. $\overline{\text { PPERR }}$ reports a data-parity error on all commands except special cycle. An agent cannot report a $\overline{\text { PPERR }}$ until it has claimed the access by PDEVSEL and completed a data phase. |
| $\overline{\text { PREQ }}$ | 111 | 0 | PCl request. $\overline{\mathrm{PREQ}}$ indicates to the arbiter that this agent desires use of the bus. Every master has its own PREQ. |
| $\overline{\text { PRST }}$ | 115 | 1 | PCl reset. PRST forces the PCl sequence of each device to a known state. |
| $\overline{\text { PSERR }}$ | 153 | I/O (open drain) | PCl system error. $\overline{\text { PSERR }}$ reports address-parity errors and data-parity errors on special-cycle commands. |
| $\overline{\text { PSTOP }}$ | 177 | $\begin{gathered} \text { I/O } \\ \text { (3 state) } \end{gathered}$ | PCl stop. $\overline{\mathrm{PSTOP}}$ indicates the current target is requesting the master to stop the current transaction. |
| $\overline{\text { PTRDY }}$ | 147 | I/O <br> (3 state) | PCI target ready. $\overline{\text { PTRDY }}$ indicates the target agent's (selected device) ability to complete the current data phase of the transaction. During a read, $\overline{\text { PTRDY }}$ indicates that valid data is present on PAD31-PAD 0. During a write, $\overline{\text { PTRDY }}$ indicates that the target is prepared to accept data. |

ATM SEGMENTATION AND REASSEMBLY DEVICE

## Terminal Functions (Continued)

## PCI SAR and local-bus interface

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. |  |  |
| LBRESET | 62 | 0 | Local-bus reset. LBRESET is an active-high signal that is driven by the PCI SAR. |
| LBPHYCS | 20 | 0 | Local-bus PHY-layer chip select. $\overline{\mathrm{LBPHYCS}}$ is used to interface with PHY -layer devices and is driven by PCI SAR. |
| LBEPROMCS | 19 | 0 | Local-bus EPROM chip select. LBEPROMCS is an active-low signal that is driven by PCI SAR. |
| LBRW | 63 | 0 | Local-bus write. $\overline{\overline{B R W W}}$ is an active-low write signal that indicates a write operation and is driven by PCI SAR. |
| $\overline{\text { LBRD }}$ | 61 | 0 | Local-bus read. $\overline{\text { LBRD }}$ is an active-low read signal that indicates a read operation and is driven by PCI SAR. |
| LBINTR | 44 | 1 | Local-bus interrupt. $\overline{\text { LBINTR }}$ is an interrupt that is generated and driven by a local-bus device. |
| LBREADY | 45 | 1 | Local-bus ready. $\overline{\text { LBREADY }}$ is driven by local-slave devices. The bus transaction is completed after eight PCI bus cycles regardless of LBREADY. LBREADY is accepted by the SAR as a handshake from the devices on the bus. |
| $\begin{aligned} & \text { LBD7- } \\ & \text { LBDO } \end{aligned}$ | $\begin{gathered} 51-48, \\ 55-53, \\ 59 \end{gathered}$ | I/O | Local-bus data. LBD7-LBD0 are used to transfer data from and to local-slave devices and are driven by PCI SAR or local-slave devices. |
| LBADDR13LBADDRO | $\begin{aligned} & 39-35, \\ & 33-29, \\ & 27-24 \end{aligned}$ | 0 | Local-bus address. LBADDR13-LBADDR0 are the lower 14 bits of the PCl address bus and are directly routed to the local-bus address lines. LBADDR13-LBADDRO are driven by PCI SAR. |

PHY-layer receive interface

| TERMINAL <br> NAME |  | NO. | I/O |
| :---: | :---: | :---: | :--- |
| RCLK | 84 | 0 | DESCRIPTION |
| RDATA7- <br> RDATAO | 78, <br> $75-72$, <br> $69-67$ | 1 | Receive clock. RCLK is equivalent to the internal clock at 19.44 MHz . RCLK is sent to the PHY <br> layer. |
| RSOC by the PHYATA7-RDATAO are connected to the PHY-layer receive interface and are |  |  |  |
| $\overline{\text { RXEMPTY }}$ | 81 | 1 | Receive start of cell. RSOC is a start-of-cell signal from the PHY layer that indicates the first byte <br> of an ATM cell was sent to the TNETA1561. |
| $\overline{\text { RXENABLE }}$ | 80 | 1 | Receive buffer empty in the PHY layer. $\overline{\text { RXEMPTY }}$ <br> an inverted enable signal on this interface and is driven by the PHY layer. |

## Terminal Functions (Continued)

## PHY-layer transmit interface

| TERMINAL <br> NAME |  | NO. | I/O |
| :---: | :---: | :---: | :--- |
| TCLK | 99 | 0 | Transmit clock. The TNETA1561 generates TCLK at the PCI clock frequency and sends it to the <br> PHY layer. TCLK is an inverted version of the internal clock. |
| TDATA7- <br> TDATAO | $97-96$, <br> $93-90$, <br> $87-86$ | 0 | Transmit data. TDATA7-TDATAO are sent at the rate of the PCI clock and are driven by the <br> TNETA1561. |
| TSOC | 98 | 0 | Transmit start of cell. TSOC is sent by the PCI SAR to the PHY layer and indicates that the first <br> byte of an ATM cell was transmitted to the PHY layer. |
| $\overline{\text { TXENABLE }}$ | 102 | 0 | Transmit enable. The SAR turns off TXENABLE when the PHY layer sends the TXFULL signal. |
| $\overline{\text { TXFULL }}$ | 79 | 1 | Transmit buffer full in the PHY layer. The PHY layer asserts TXFULL <br> any internal buffers are full. This makes the TNETA1561 stop the data transmission to the PHY <br> layer. |

## PCI SAR and control-memory interface

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CMADDR13CMADDRO | $\begin{gathered} \hline 18-17, \\ 15-11, \\ 9-5, \\ 3-2 \\ \hline \end{gathered}$ | 0 | Control-memory address. CMADDR13-CMADDRO is a 14 -bit address bus and is driven by the PCI SAR. |
| CMD31CMDO | $\begin{gathered} 240-239, \\ 236-233, \\ 231-227, \\ 225-221, \\ 219-215, \\ 213-209, \\ 207-203, \\ 201 \end{gathered}$ | I/O | Control-memory data. The control-memory interface has a 32-bit data bus. CMD31-CMD0 are designed for 20-ns asynchronous SRAMs. The TNETA1561 uses this interface to access the data structures and pointers in the control memory. |
| $\overline{\text { CMOE }}$ | 195 | 0 | Control-memory output enable. $\overline{\text { CMOE }}$ is an active-low signal and is driven by the P.CI SAR. |
| CMR/W | 194 | 0 | Control-memory read/write. CMR/ $\bar{W}$ determines a read or write operation. If the output is low, it is a write operation. If the output is high, it is a read operation. CMR/信 is driven by the PCI SAR. |

## PCI SAR and test/control interface

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | IO |  |
| PHYCLK | 57 | 1 | PHY-layer clock. PHYCLK is a 19.44-MHz clock signal driven by a PHY-layer clock crystal. |
| NC | $\begin{gathered} 1,21, \\ 43,44, \\ 60,66, \\ 103-105, \\ 108,109, \\ 119,120, \\ 132,179, \\ 180,182, \\ 183, \\ 186-189, \\ 192,193, \\ 197-200 \end{gathered}$ | 0 | No connection. Leave open. |
| SCANEN | 185 | 1 | SCAN enable. Connect to ground for normal operation. |
| TESTMODE | 181 | 1 | Test mode. TESTMODE is driven by the test system. Leave grounded for normal operation. |

power and ground
\(\left.\begin{array}{|cc|l|l|}\hline NAME \& TERMINAL \& \& DESCRIPTION <br>
\hline GND \& 4,16,23,28,40,47,52,56,64,71,76,83,88,95,100,107,112,117,124,136,148,160, <br>

172,176,184,191,196,208,220,232,237\end{array}\right)\) Ground | NOpply voltage |
| :--- |
| VCC |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) | -0.5 V to 6 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ (see Note 2) | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ (see Note 3) | $\pm 20 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to the GND terminals.
2. Applies for external input and bidirectional buffers
3. Applies for external output and bidirectional buffers
recommended operating conditions

|  |  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  |  | 4.75 | 5 | 5.25 | V |
|  |  | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 3.325 |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | cmos | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | 3.675 |  |  | v |
|  |  | TTL |  | 2 |  |  |  |
|  |  | cmos | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  |  | 0.95 |  |
| $V_{\text {IL }}$ | Low-level input voltage | CMOS | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  | 1.05 | V |
|  |  | TTL |  |  |  | 0.8 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating conditions, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{l}^{\mathrm{OH}}=8 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-0.8$ | V |
|  |  | $\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}-0.8$ |  |
| VOL | Low-level output voltage | ${ }^{1} \mathrm{OH}=8 \mathrm{~mA}$ | 0.5 | V |
|  |  | $\mathrm{OL}=4 \mathrm{~mA}$ | 0.5 |  |
| IOZ | High-impedance-state output current | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | $\pm 10$ | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{1}=$ GND | -1 | $\mu \mathrm{A}$ |
| IIH | High-level input current | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ | 1 | $\mu \mathrm{A}$ |

ATM SEGMENTATION AND REASSEMBLY DEVICE
WITH PCI HOST INTERFACE
SDNS028A - OCTOBER 1994 - REVISED DECEMBER 1994

## timing requirements (see Note 4 and Figure 1)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\mathrm{w}}$ (RCLKH) | Pulse duration, RCLK high | 12 |  | ns |
| 2 | ${ }^{\text {w }}$ (RCLKL) | Pulse duration, RCLK low | 12 |  | ns |
| 3 | $\mathrm{t}_{\text {su(RSOC) }}$ | Setup time, RSOC high before RCLK $\uparrow$ | 10 |  | ns |
| 4 | $\mathrm{t}_{\text {su( }}$ (RXEMPTY) | Setup time, $\overline{\text { RXEMPTY }}$ low before RCLK $\uparrow$ | 10 |  | ns |
| 5 | $\mathrm{t}_{\text {su }}$ (RDATA) | Setup time, RDATA valid before RCLK $\uparrow$ | 10 |  | ns |
| 6 | th(RSOC) | Hold time, RSOC high after RCLK $\uparrow$ | 1 |  | ns |
| 7 | th(RXEMPTY) | Hold time, $\overline{\mathrm{RXEMPTY}}$ low after RCLK $\uparrow$ | 1 |  | ns |

NOTE 4: All output signals are generated on the rising edge of RCLK.
operating characteristics (see Note 4 and Figure 1)

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 8 | $t_{d}$ (RXENABLE) | Delay time, RCLK $\uparrow$ to $\overline{\text { RXENABLE } \uparrow} \quad$ | 1 | 20 |

NOTE 3: All output signals are generated on the rising edge of RCLK.


Figure 1. Receive-Cell Interface
timing requirements (see Note 5 and Figure 2)


NOTE 5: All output signals are generated on the rising edge of RCLK. All inputs are sampled on the rising edge of TCLK.
operating characteristics (see Note 5 and Figure 2)

| NO. |  | MIN | MAX | UNIT |
| :---: | :--- | :--- | ---: | :---: |
| 5 | $\mathrm{t}_{\mathrm{d}}($ TXENABLE $)$ | Delay time, TCLK $\uparrow$ to TXENABLE $\downarrow$ | 1 | 20 |
| 6 | $\mathrm{t}_{\mathrm{d}(\text { (TSOC })}$ | Delay time, TCLK $\uparrow$ to TSOC $\uparrow$ | 1 | 20 |
| 7 | $\mathrm{t}_{\mathrm{d}}($ TDATA $)$ | Delay time, TCLK $\uparrow$ to TDATA valid | ns |  |

NOTE 4: All output signals are generated on the rising edge of RCLK. All inputs are sampled on the rising edge of TCLK.


Figure 2. Transmit-Cell Interface

ATM SEGMENTATION AND REASSEMBLY DEVICE
WITH PCI HOST INTERFACE
SDNSO28A - OCTOBER 1994-REVISED DECEMBER 1994
timing requirements (see Figure 3)

operating characteristics (see Figure 3)

| NO. |  | MIN | TYP | MAX | UNIT |
| :---: | :--- | :--- | ---: | :---: | :---: |
| 6 | $\mathrm{t}_{\mathrm{d}}$ (PREQ $)$ | Delay time, PCLK $\uparrow$ to $\overline{\text { PREQ } \downarrow}$ | 2 | 12 | ns |
| 7 | $\mathrm{t}_{\mathrm{d}}$ (PFRAME) | Delay time, PCLK $\uparrow$ to $\overline{\text { PFRAME } ~}$ | 2 | 11 | ns |
| 8 | $\mathrm{t}_{\mathrm{d}}$ (PCBE) | Delay time, PCLK $\uparrow$ to PCBE valid | 2 | 11 | ns |
| 9 | $\mathrm{t}_{\mathrm{d}}$ (PIRDY) | Delay time, PCLK $\uparrow$ to $\overline{\text { PIRDY } \downarrow}$ | 2 | 11 | ns |
| 10 | $\mathrm{t}_{\mathrm{d} \text { (PAD })}$ | Delay time, PCLK $\uparrow$ to PAD31-PAD0 valid | 2 | 11 | ns |



Figure 3. TNETA1561 Write Operation (PCI SAR as Master)
timing requirements (see Figure 4)

| NO. |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ${ }^{\text {tw }}$ (PCLKH) | Pulse duration, PCLK high | 12 |  |  | ns |
| 2 | ${ }_{\text {tw }}$ (PCLKL) | Pulse duration, PCLKK low | 12 |  |  | ns |
| 3 | $\mathrm{t}_{\text {su (PGNT) }}$ | Setup time, PGNT low before PCLK $\uparrow$ | 10 |  |  | ns |
| 4 | $\mathrm{t}_{\text {su }}$ (PAD) | Setup time, PAD31-PAD0 valid before PCL.K $\uparrow$ | 7 |  |  | ns |
| 5 | $\mathrm{t}_{\text {su (PTRDY) }}$ | Setup time, $\overline{\text { PTRDY }}$ low before PCLK $\uparrow$ | 7 |  |  | ns |
| 6 | $\mathrm{t}_{\text {su(PDEVSEL) }}$ | Setup time, $\overline{\text { PDEVSEL }}$ low before PCLK $\uparrow$ | 7 |  |  | ns |
| 7 | th(PAD) | Hold time, PAD31 - PAD0 valid after PCLK $\uparrow$ | 0 |  |  | ns |
| 8 | th(PTRDY) | Hold time, $\overline{\text { PTRDY }}$ low after PCLK $\uparrow$ | 0 |  |  | ns |
| 9 | th(PDEVSEL) | Hold time, $\overline{\text { PDEVSEL }}$ low after PCLK $\uparrow$ | 0 |  |  | ns |

operating characteristics (see Figure 4)

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | $\mathrm{t}_{\mathrm{d} \text { (PFRAME) }}$ | Delay time, PCLK $\uparrow$ to $\overline{\text { PFRAME }} \downarrow$ | 2 |  | 11 | ns |
| 11 | $\mathrm{t}_{\mathrm{d}}$ (PAD) | Delay time, PCLK $\uparrow$ to PAD31-PAD0 valid | 2 |  | 11 | ns |
| 12 | $t_{\text {d }}$ (PCBE) | Delay time, PCLK $\uparrow$ to PCBE3-PCBE0 valid | 2 |  | 11 | ns |
| 13 | $\mathrm{t}_{\mathrm{d} \text { (PIRDY) }}$ | Delay time, PCLK $\uparrow$ to $\overline{\text { IRTVY }} \downarrow$ | 2 |  | 11 | ns |
| 14 | $\mathrm{t}_{\mathrm{d} \text { (PREQ) }}$ | Delay time, PCLK $\uparrow$ to $\overline{\text { PREQ }} \downarrow$ | 2 |  | 12 | ns |



Figure 4. TNETA1561 Read Operation (PCI SAR as Master)

## ATM SEGMENTATION AND REASSEMBLY DEVICE

WITH PCI HOST INTERFACE
SDNS028A - OCTOBER 1994 - REVISED DECEMBER 1994
timing requirements (see Figure 5)

operating characteristics (see Figure 5)

| NO. |  |  | MIN | TYP |
| :---: | :--- | :--- | :---: | :---: |
| 11 | $\mathrm{t}_{\mathrm{d}}(\mathrm{PAD})$ | Delay time, PCLK $\uparrow$ to PAD31 - PAD0 valid | UNIT |  |
| 12 | $\mathrm{t}_{\mathrm{d}}$ (PFRAME $)$ | Delay time, PCLK $\uparrow$ to $\overline{\text { PFRAME } \downarrow}$ | 2 | 11 |
| 13 | $\mathrm{t}_{\mathrm{d}}($ PTRDY $)$ | Delay time, PCLK $\uparrow$ to $\overline{\text { PTRDY }} \downarrow$ | 2 | 11 |



Figure 5. TNETA1561 Read Operation (PCI SAR as Slave)
timing requirements (see Figure 6)

| NO. |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\text {su(PIDSEL }}$ | Setup time, PIDSEL high before PCLK $\uparrow$ | 7 |  |  | ns |
| 2 | $\mathrm{t}_{\text {su }}$ (PAD) | Setup time, PAD31-PAD0 valid before PCLK $\uparrow$ | 7 |  |  | ns |
| 3 | $\mathrm{t}_{\text {su }}$ (PFRAME) | Setup time, $\overline{\text { PFRAME }}$ low before PCLK $\uparrow$ | 7 |  |  | ns |
| 4 | $\mathrm{t}_{\text {su(PIRDY) }}$ | Setup time, $\overline{\text { PIRDY }}$ low before $\overline{\text { PCLK }} \uparrow$ | 7 |  |  | ns |
| 5 | $\mathrm{t}_{\text {su( }}$ (PDEVSEL) | Setup time, $\overline{\text { PDEVSEL }}$ low before PCLK $\uparrow$ | 7 |  |  | ns |
| 6 | $\mathrm{t}_{\mathrm{h}}$ (PIDSEL) | Hold time, PIDSEL high after PCLK $\uparrow$ | 0 |  |  | ns |
| 7 | th(PIRDY) | Hold time, $\overline{\text { PIRDY }}$ low after PCLK $\uparrow$ | 0 |  |  | ns |

operating characteristics (see Figure 6)

| NO. |  | MIN | TYP | MAX | UNIT |
| :---: | :--- | :--- | ---: | ---: | :---: |
| 8 | $\mathrm{t}_{\mathrm{d} \text { (PTRDY })}$ | Delay time, PCLK $\uparrow$ to $\overline{\text { PTRDY } \downarrow}$ | 2 | 11 | ns |



Figure 6. TNETA1561 Write Operation (PCI SAR as Slave)

## operating characteristics (see Figure 7)

| NO. |  |  | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ${ }_{\text {td(LBPHYCS }} 1$ | Delay time, $\overline{\text { LBRD }} \downarrow \overline{\text { LBPHYCS }} \downarrow$ | 7 |  | ns |
| 2 | $\mathrm{t}_{\mathrm{d}(\text { (LBPHYCS) }} 2$ | Delay time, LBADDR13 - LBADDR0 valid to LBPHYCS $\downarrow$ | 7 |  | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\text { (LBREADY) }} 1$ | Delay time, $\overline{\text { LBPHYCS }} \downarrow$ to $\overline{\text { LBREADY }} \downarrow$ | 17 |  | ns |
| 4 | $\mathrm{t}_{\mathrm{d}}(\mathrm{LBD}) \mathrm{V}$ |  | 16 |  | ns |
| 5 | $\mathrm{t}_{\mathrm{d}(\mathrm{LBD})}$ | Delay time, LBPHYCS $\uparrow$ to LBD7 - LBD0 invalid | 11 |  | ns |
| 6 | $\mathrm{t}_{\mathrm{d} \text { (LBREADY)2 }}$ |  | 9 |  | ns |
| 7 | $\mathrm{t}_{\mathrm{d}}($ LBADDR) | Delay time, $\overline{\text { LBPHYCS } \uparrow \text { to LBADDR13 - LBADDR0 invalid }}$ | 2 |  | ns |



Figure 7. Local-Bus-Interface Read Operation (TNETA1561 as Slave)
operating characteristics (see Figure 8)

| NO. |  | MIN | TYP | MAX |
| :---: | :--- | :--- | ---: | :---: |
| 1 | $\mathrm{t}_{\text {(LBPHYCS) }}$ | UNIT |  |  |
| 2 | $\mathrm{t}_{\mathrm{d} \text { (LBPHYCS) } 2}$ | Delay time, $\overline{\text { LBRW }} \downarrow$ to $\overline{\text { LBPHYCS } ~} \downarrow$ | 7 | ns |
| 3 | $\mathrm{t}_{\mathrm{d} \text { (LBPHYCS) } 3}$ | Delay time, LBDD7 - LBDO invalid to $\overline{\text { LBPHYCS } ~} \uparrow$ | 7 | ns |
| 4 | $\mathrm{t}_{\mathrm{d} \text { (LBPHYCS) } 4}$ | Delay time, LBADDR13 - LBADDR0 invalid to $\overline{\text { LBPHYCS } ~} \uparrow$ | 7 | ns |



Figure 8. Local-Bus-Interface Write Operation (TNETA1561 as Slave)

## TNETA1561

## ATM SEGMENTATION AND REASSEMBLY DEVICE

 WITH PCI HOST INTERFACESDNSO28A - OCTOBER 1994 - REVISED DECEMBER 1994

## operating characteristics (see Figure 9)

| NO. |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\text {w }}$ (CMRNLL) | Pulse duration, CMR/ $\bar{W}$ low |  | ns |
| 2 | $\mathrm{t}_{\mathrm{d}(\text { (CMR/W) }}$ | Delay time, CMADDR13-CMADDR0 valid to CMR $\bar{W} \downarrow$ |  | ns |
| 3 | $\mathrm{t}_{\text {d(CMR/W) }}$ | Delay time, CMD31 - CMD0 valid to CMR/ $\overline{\mathrm{W}} \uparrow$ |  | ns |
| 4 | $\mathrm{t}_{\mathrm{d}(\mathrm{CMD}}$ | Delay time, CMR/ $\overline{\text { }} \uparrow$ to CMD31-CMD0 invalid |  | ns |



Figure 9. Control-Memory-Interface Write Operation

## timing requirements (see Figure 10)

| NO. |  | MIN $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\text {SU }}(\mathrm{CMD})$ | Setup time, CMD31-CMD0 valid before $\overline{\text { CMOE } \uparrow} \uparrow$ |  | ns |
| 2 | $\mathrm{th}_{\mathrm{h}}$ (CMD) | Hold time, CMD31-CMD0 valid after $\overline{\mathrm{CMOE}} \uparrow$ |  | ns |

† These numbers are for a 20 -ns asynchronous SRAM control memory.
operating characteristics (see Figure 10)

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 3 | $\mathrm{t}_{\mathrm{d}}$ (CMOE) | Delay time, CMADDR13-CMADDR0 valid to $\overline{\text { CMOE } \downarrow}$ |  | ns |



Figure 10. Control-Memory-Interface Read Operation

## PRINCIPLES OF OPERATION

| Table of Contents |  |  |  |
| :---: | :---: | :---: | :---: |
| Functional Overview | 2-95 | Operation | 2-101 |
| Functional Description | 2-96 | Data Structure | 2-107 |
| Interfaces | 2-99 | Registers | 2-117 |

## functional overview (see Figure 11)

The TNETA1561 (PCISAR) is fully compatible with the PCI-bus requirements for connecting a peripheral device to a PCI-bus host system (mapped in memory space) and is designed for the PCI plug-in card concept. The central-resource functions, such as PCl -bus arbitration, are implemented by the host processor using the PCl SAR adapter.

The PCl SAR provides the PCl -configuration space to support its configuration and initialization. This configuration space specifies data for initialization software and error-handling software. The PCI SAR supports the mechanism to implement an external-EPROM interface for device-specific initialization and other booting mechanisms.
The PCI bus uses bursts as the basic mechanism to transfer data. The TNETA1561 supports data-burst sizes up to 52 bytes for a PCl -bus access requiring a total of 13 data-phase transfers. The typical latency for PCl -bus access is $2 \mu \mathrm{~s}$, but this PCI SAR provides adequate data buffering for a worst-case latency of up to $30 \mu \mathrm{~s}$.


Figure 11. TNETA1561 Architecture

## functional overview (see Figure 11) (continued)

The TNETA1561 provides a packet interface that is managed by descriptor rings to make the 53-byte ATM framing format transparent to the user. The PCI SAR passes the 48-byte payload of each cell across the PCI bus. All packets are stored in host memory and accessed by PCI SAR by the descriptor-ring mechanism.
The PCI SAR generates data in the transmit direction via a special bit-rate control table that provides explicit cell-level interleaving between groups of virtual circuits (VCs). This mechanism provides a high degree of flexibility in specifying peak rates for each group of up to $155 \mathrm{Mbit} / \mathrm{s}$ at a resolution greater than $32 \mathrm{kbit} / \mathrm{s}$. VCs within a group are serviced via a FIFO discipline on a per-packet basis.
The PCI SAR supports 1023 unique VCs, typically all associated with virtual path identifier (VPI) 0 . VPI 0 allows multiple virtual paths (VPs) with the reminder that each VC is unique. Limited support is provided to recognize ATM-layer OAM cells. The PCI SAR is primarily intended for ATM AAL5 encapsulation and termination that is fully supported in hardware. Limited support is provided for AAL3/4 with 48 -byte transfers across the PCl -bus interface and hardware recognition of the EOM indicator on the receive side. In addition, a null AAL is supported to facilitate real-time data transfer. The interface to the PHY layer consists of an 8-bit-wide data path and associated control signals in both the transmit and receive directions. The 53 -byte cells pass between the ATM and PHY layers. The native clock for PCI SAR is the PCI-bus clock frequency of 33 MHz . The 8-bit-wide data path on the receive ATM-PHY interface requires a clock rate of at least 19.44 MHz when interacting with a $155.52-\mathrm{Mbit} / \mathrm{s}$ physical layer. The receive interface uses the PHY-layer clock. The native word size for PCI SAR is 32 bits, corresponding to the data-bus width for the PCl bus.

## functional description

The PCI SAR implements the functions of the transmit and receive modules. The implementation of these modules is described in terms of their functional blocks. The PCI SAR has the following basic blocks: PCIMAC, PMIF, LBIN, USR REG, transmit block (XBTP, CA, XALP, XMB FIFO, XPIN), and receive block (RBTP, RALP, RMB FIFO, RPIN) (see Figure 12).

## transmit modules

The transmit host-and-buffer transaction processor (XBTP) is responsible for all host-related functions on the transmit side. It requests 48 -byte transfers from the PCI bus-interface block, PCIMAC. The cell actuator (CA) accesses the BWG table and determines the next VC to be serviced. The transmit adaptation-layer processor (XALP) processes all AAL-related functions and adds the 4 bytes of the ATM header to each cell. The AAL5 cyclic redundancy check (CRC) is generated by the XBTP module and it is appended to the packet. The transmit buffer (XMB), a FIFO, is an 8 -cell buffer that receives 13 words per cell. Idle cells are also placed in this buffer. The transmit PHY interface (XPIN) does word-to-byte unpacking and interacts with the PHY layer using the PCI-bus clock.

## receive modules

The receive PHY interface (RPIN) performs byte-to-word packing, filters idle cells, and interacts with the PHY layer using the system PHY-layer clock crystal. The receive buffer (RMB) performs rate synchronization from the PHY-layer clock to the PCI-bus clock and buffers up to 32 cells. The receive ATM processor (RAT) and the receive ATM adaptation-layer processor (RALP) operate in parallel and are part of the same module. The RALP terminates the AAL5 CRC and processes various EOP indicators. The RAT function is responsible for deleting the ATM header and accessing the correct receive direct-memory access (DMA) entry. Finally, the receive host-and-buffer transaction processor (RBTP) performs all host-specific functions on the receive side.

## PRINCIPLES OF OPERATION

## PCIMAC

The PCIMAC block is an interface unit between a PCI-based host system and PMIF block of PCI SAR. It masters the PCl bus in its master mode and allows the host to access the PCI SAR in its slave-mode operation. This block provides the PCI -bus host interface with all the interface signals for master and slave operations. This block implements a 32-bit data buffer to provide a data path to and from the host. This data buffer has an interface with the XMB FIFO for transmit data and with RMB FIFO for receive data. This module also has a PCl -configuration space implemented as 32-bit registers.

The PMIF has another interface with PMIF (internal to PCI SAR) that provides all the necessary control signals enabling PCI SAR to operate in master mode. The operation in slave mode is controlled by the host system.

## PMIF

The PMIF block provides interfaces to LBIN, CMIA, XBTP, RBTP, and USR REG blocks. The LBIN function provides access to the PHY layer and EPROM. The CMIA interface provides a data path to access controlmemory data. The XBTP and RBTP interfaces provide appropriate signals that make the PCI SAR device a $\mathrm{PCl}-$ bus master for the transmit or receive function.

The USR REG interface provides status and control data for PCI SAR functions. This block also has a SAR configuration register that is written by the host to enable transmit or receive operation. This block is only a carrier of data and control signals in either its master- or slave-mode operation. It does not initiate any operation except generating PCl -bus requests.

## CMIA

The CMIA block provides an interface to the control memory using the local memory bus. It performs memory arbitration for all the functions that access control memory. Each access is a one (32-bit) word access. The priority mechanism to service various functions is in the following order: RALP, XALP, CA, RBTP, XBTP, and PMIF.

## PHY layer

The PHY-layer interface is serviced by the XPIN and RPIN modules for either reading data from the XMB FIFO in the transmit direction or writing data to RMB FIFO in the receive direction. Figure 12 depicts the data-flow representation of the PCI SAR functional block diagram.

PRINCIPLES OF OPERATION


Figure 12. PCI SAR Functional Block Diagram

## PRINCIPLES OF OPERATION

## interfaces

The PCI SAR (TNETA1561) has the interfaces shown in Figure 13. The PCI-bus interface communicates with any other host on the PCI bus. The local-bus interface allows PCI SAR to have access to PHY-layer device registers and to an external EPROM. The control-memory interface allows the host and other internal functions of the PCI SAR to access the control memory. The PHY-layer interface allows the PCI SAR to transmit packets to a PHY-layer device or receive cells from it.


Figure 13. PCI SAR Interface to Other Hosts on the PCI Bus

## PRINCIPLES OF OPERATION

## PCI-bus interface

The PCI-bus interface is provided by the PCIMAC block of the PCI SAR device. The system terminals are for the PCl-clock and reset function. The address and data terminals are for a 32 -bit interface with the least significant byte [LSB] being the bits ( $7-0$ ) and the most significant byte [MSB] being the bits ( $31-24$ ). The bus command and byte enable are used to indicate the valid byte of the data. The device fully supports all bus commands (per PCI Local-Bus Specification. Rev 2.0 April 30, 1993) except for the interrupt acknowledge, special-cycle command, and I/O commands. In the slave mode, the memory-read multiple and the memory-read lines are treated as the memory-read command. The memory write and invalidate commands are treated as the memory-write command. In the master mode, it does not support memory-read multiple and memory-read line commands. The device also provides all the interface control terminals; $\overline{\text { PFRAME }}$ PIRDY, $\overline{\text { PTRDY, }} \overline{\text { PSTOP, PIDSEL, and PDEVSEL. The PLOCK feature is not supported. For bus-master operation, the }}$ $\overline{\mathrm{PREQ}}$ and $\overline{\mathrm{PGNT}}$ terminals are provided. The error reporting terminal $\overline{\text { PPERR }}$ is for reporting parity errors (except on a special cycle) and PSSER is for reporting address-and-data parity errors or any other catastrophic system error. The PCIMAC also generates PSERR when it is self selected as the target.
The PCI SAR keeps track of the number of times it has retried a PCI-master transaction. This feature is externally programmable up to a maximum of 15 retries. Once the number of retries exceeds this count value, the TNETA1561 asserts PSERR low. The interrupt PINTA is defined for the PCI SAR. The PCISAR does not support any JTAG or boundary-scan function. The PCI SAR implements the following functions: the PCI-memory bus master for DMA transfers responds as a PCI slave for local-memory accesses and supports disconnection with retry for PCI. As a PCI-bus master, it supports burst and nonburst data accesses; however, in slave mode it supports only nonburst data transfers. The PC SAR is designed to meet the worst-case latency of the PCI BUS up to $30 \mu \mathrm{~s}$. A minimum bus-grant value ensures the PCl-bus access for a minimum duration that is long enough to transfer a cell ( 48 bytes). The PCI macro terminates a transaction when the TNETA1561 is acting as a bus master and no device-select return is detected after it has initiated a transaction.

## local-bus interface

The local-bus interface is between the PMIF and LBIN modules. The local bus allows access to the EPROM and the registers on the PHY-layer device. Since several devices are allowed on the local bus, the PCI SAR accepts a ready signal from devices on the bus as a handshake. This accommodates slow devices such as EPROMs and is used to relax timing constraints on the register interface for PHY-layer devices. The local bus is only accessed via PCI-bus transactions with the PCI SAR as the slave (with the exception of the local-bus interrupt signal). The lower 14 bits of the PCI-bus address lines are used to address the local bus. The PCl-bus address must remain stable while the local bus is active.

## control-memory interface

The control-memory interface is between the control-memory interface and arbitration (CMIA) and all other modules that access the control memory. The control memory is set up in a $16 \mathrm{~K} \times 32$ configuration with the cycle time given by the PCI-bus clock. The control-memory interface is designed for an asynchronous SRAM with a 32-bit data bus, a 14-bit address bus, a read or write signal, and an output-enable signal (CMOE).

## PHY-layer interface

The ATM-cell-transfer rate is full-duplex 149.76 Mbit/s, but data may arrive in bursts at $155.52 \mathrm{Mbit} / \mathrm{s}$ due to the framing scheme described by the PHY layer. A clock rate of at least 19.44 MHz is essential in the receive direction to prevent cell loss due to buffer overflow in the PHY layer. The PCI SAR decouples the PCI-bus clock from the PHY-layer clock in the receive direction via an asynchronous FIFO, which holds up to 32 cells. The PCI SAR transmits data to the PHY layer at the PCI-bus clock rate.

## PRINCIPLES OF OPERATION

## PHY-layer interface (continued)

The PCI SAR sends a transmit clock at the PCI clock frequency and a receive clock at 19.44 MHz to the PHY layer. The transmit clock sent to the PHY layer is an inverted version of the internal clock. This ensures that all setup- and hold-time restrictions are met. The PCI SAR generates output data along with a start-of-cell indicator in the transmit direction. This data is sent at the rate of the PCI-bus clock. The PHY layer can respond with a full signal, which is asserted at least four cycles before any internal buffers are full. The PCI SAR then turns off the transmit-enable signal until the full signal is deasserted. The PHY layer sends a start-of-cell indicator with output data. The empty signal acts as an inverted enable signal on this interface.
The PHY-layer interrupt signal is directly connected to the PCI-bus interrupt signal; therefore, PCI-bus interrupt is asserted when the PHY-layer interrupt signal is asserted.

## operation

The memory mapping of the PCI SAR local-memory elements is mapped in the host-memory space. The host memory-block location, which is determined by the host, is not predefined. The host writes the starting address in the base-address register located in the configuration space. The PCI SAR during read-from or write-to host memory uses the little-endian addressing scheme. This requires byte swapping of data into big endian and writing into the XMB FIFO during the transmit operation. The received data bytes from the RMB FIFO must also be swapped from big endian into little endian.

## PCI-bus and data-transfer requirements

The PCI SAR behaves as a PCI-bus DMA master and as a slave. The PCI SAR supports a maximum AAL5 buffer size of 64 K bytes, which corresponds to a maximum AAL5 packet length of 64 K bytes. In burst mode, the data transfer between the PCI SAR and the host is cell based (48 bytes). This transfer is completed in a single access of the PCI bus, but this is dependent upon the bus latency of the host system. This transfer is always initiated by the PCI SAR as a master. The data transfer across the PCI bus is word based (4 bytes). The PCI SAR also supports nonburst transfers as a master and as a slave for host accesses (as defined in the $\mathrm{PCl}-$ bus transaction).

## PCI-bus interaction and transfer size

| TRANSACTION | PCI SAR ROLE | TRANSFER SIZE |
| :--- | :---: | :---: |
| Host access - PCI SAR registers, PHY-layer registers and control memory | Slave | Word |
| Host access - PCI-configuration space | Slave | Byte/Word |
| Host access - EPROM | Slave | Word |
| PCI SAR access - Transmit-completion ring, transmit-descriptor ring, | Master | Word |
| and receive free-buffer ring transactions | Master | 4 Word |
| PCI SAR access - Posting to host-receive completion-ring entry | Master | 1-13 Words <br> PCI SAR access - Cell-payload transfers |

## byte swapping

The payload-data ( 48 bytes per cell) processing by the PCI SAR requires byte swapping to meet the PCI-bus little-endian format. This swapping is required as the transmit and receive data in the local-buffer FIFO is stored in big-endian format. The two formats are described for comparison.

## PRINCIPLES OF OPERATION

## little-endian addressing

If the starting address to retrieve data is 1232 h , the required byte from the word readout is bytes 2 and 3 . The next word readout is bytes $4,5,6$, and 7 .

| Data Bits | $31-24$ | $23-16$ | $15-8$ | $7-0$ |  |
| ---: | :---: | :---: | :---: | :---: | :---: |
| Addressing Bits | $31(\mathrm{MSB}) \ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | 0 (LSB) |
| Byte Addresses | $[0-1233]$ | $[0-1232]$ | $[0-1231]$ | $[0-1230]$ |  |


| Byte 3 | Byte 2 | Byte 1 | Byte 0 |
| :--- | :--- | :--- | :--- |
| Byte 7 | Byte 6 | Byte 5 | Byte 4 |

## big-endian addressing

If the starting address to retrieve data is 1232 h , the required byte from the word readout is bytes 2 and 3 . The next word readout is bytes $4,5,6$, and 7 .

| Data Bits | $31-24$ |  | $23-16$ | $15-8$ | $7-0$ |
| ---: | :--- | :--- | :--- | :--- | :--- |
| Addressing Bits | $0(M S B) \ldots$ | $\cdots$ | $\cdots$ | $\ldots$ | 31 (LSB) |
| Byte Addresses | $[0-1230]$ |  | $[0-1231]$ | $[0-1232]$ | $[0-1233]$ |


| Byte 0 | Byte 1 | Byte 2 | Byte 3 |
| :--- | :--- | :--- | :--- |
| Byte 4 | Byte 5 | Byte 6 | Byte 7 |

The data bytes, starting from the least significant byte, are located in the LSB position for the little-endian format and in the MSB position for big-endian formats.

## memory-map table

The following memory-map table defines the offset-address range for the various blocks of the control memory as they are mapped into host memory. The host-memory base address of the control-memory block is obtained from the base register 0 . This is defined in the paragraph for the PCI SAR configuration-space registers. The host-memory base address of the EPROM-memory block is obtained from the expansion-ROM base-address register. These base addresses are defined in the PCI-SAR configuration-space register section.
control-memory block - maximum size of 64K bytes
The first 48K bytes of this block are in the control memory (external to the PCI SAR) and are divided into the first 16 K bytes for the transmit-side information and the next 32 K bytes for the receive-side information. The remaining 16K bytes are divided into 8 K bytes each for the USR register (within the $\mathrm{PCI} \operatorname{SAR}$ ) and PHY -layer register (PHY-layer device external to PCI SAR).

| OFFSET ADDRESS BITS | DESCRIPTION |  | READ/WRITE REGISTER |
| :--- | :--- | :--- | :--- |
| $00000000 \mathrm{~h}-000003 F F h$ | Initialization block | (256 words) | R/W |
| $00000400 \mathrm{~h}-000023 F F h$ | Transmit DMA states | (2K words) | R/W |
| $00002400 \mathrm{~h}-00003$ FFFh | BWG table | (1.2K words) | R/W |
| $00004000 \mathrm{~h}-0000$ BFFFh | Receive DMA states | (8K words) | R/W |
| $0000 \mathrm{C} 000 \mathrm{~h}-0000$ DFFFh | PHY-layer register | (2K words) | R/W |
| $0000 E 000 \mathrm{~h}-0000$ FFFFh | USR register | (2K words) | R/W |

## PRINCIPLES OF OPERATION

## indirect local-memory block - maximum size of $8 K$ bytes

The indirect control-memory block includes the following registers for addressing, data, and status information:

| REGISTER | SIZE | DESCRIPTION |
| :---: | :---: | :--- |
| Control-memory address register | 32 bit | Contains the address of the control-memory block <br> Buffer that provides data read from or written to the <br> control-memory block <br> Control-memory data register |
| Control-memory control register $1-$ register 8 | 32 bit | bit |

## EPROM memory block

The maximum size for the EPROM is 8 K bytes.

## PHY-layer registers access

The TNETA1561 uses the local-bus interface to access the PHY-layer registers. The host system must use the PCI interface to address the register in the PHY layer; therefore, a 32 -bit address has to be generated from the host and passed to the TNETA1561. To access a byte-wide address offset for the PHY-layer device registers, the host software has to increment the PCl -offset address by four bytes because the lower two address bits are always ignored. The TNETA1561 converts this address to a byte-wide offset allowing easy access to the registers. The data in the PHY-layer registers is byte wide, so the reads and writes carry a byte of information. The TNETA1561 copies this byte four times into a 4-byte word and transfers this word to the host. The host then extracts one of the four bytes.

| PCI-OFFSET ADDRESS BITS | PHY-REGISTER OFFSET ADDRESS |
| :---: | :---: |
| 0000 COOOh | 00 |
| 0000 C 004 h | 01 |
| 0000 C 008 h | 02 |
| 0000 C 00 Ch | 03 |
| 0000 C 010 h | 04 |

The control memory is accessed by using the offset-address bit of the PCl-bus address. This provides a 14-bit-wide address bus to the control memory. All PCI-bus accesses to control memory are one-word accesses at word boundaries.

## control-memory address map

The data below specifies the memory regions and base pointers of the control-memory address map.

| MEMORY REGIONS | CONTROL-MEMORY BASE POINTERS (HEX) |
| :--- | :---: |
| Initialization block | 0000 h |
| Transmit BWG 0-255 - DMA block | 0100 h |
| BWG table (1200 words, 4800 entries) | 0900 h |
| Receive BWG/VCI 0-1023 - DMA block | 1000 h |

## PRINCIPLES OF OPERATION

## PCI-bus physical addresses for PCI SAR peripheral devices

The data below specifies the PCI SAR slave-mode PCI-bus physical-address ranges for peripheral devices.

| DESCRIPTION | ADDRESS BITS | READ/WRITE REGISTER |
| :--- | :---: | :---: |
| EPROM addresses | 14 | R |
| PHY-layer register addresses | 14 | R/W |
| Control-memory addresses | 14 | R/W |

## packet-interface information

Packet interface, BWG-table mechanism, AAL5 processing, AAL3/4 processing, null-AAL processing, VPI/VCI/GFC processing, OAM processing, and details on the transmit-descriptor rings/DMA, receive free-buffer rings/DMA, and completion rings is described in this section.
The PCI SAR uses host memory to store a packet (48-byte cells) in both transmit and receive directions. The PCI SAR initiates the data transfer for the PCl bus for both transmit and receive operations. The packet does not include AAL5 encapsulation while in host memory. The PCI SAR provides this header data. The buffering of data within the PCI SAR is limited to an 8-cell FIFO for transmit and a 32 -cell FIFO for receive.

Each packet queued for transmission may be distributed across multiple buffers in host memory with each starting on a one-byte boundary. Packets that are received over ATM are placed in a single buffer in host memory (either big or small) aligned to a 16-byte boundary.

## bandwidth group (BWG) table mechanism

The PCI SAR generates data via a special bit-rate control table known as the BWG table. Each BWG consists of one or more virtual circuit identifiers (VCIs), and each VCl is served via a FIFO discipline on a per-packet basis. Each entry in the BWG table consists of an 8-bit BWG index, and BWGs are serviced based on the composition of the BWG table. The size of the BWG table is programmable with a maximum of 4800 entries, organized as 1200 words, to provide a resolution greater than $32 \mathrm{kbit/s}$ (see Figure 14).

| Bit 31 |
| :--- |
| 125 12 16 0 <br> 25 18 3 255 <br>     |
| 8 |

- Send Idle if 0

BWG Index (0-255) Given by an 8-Bit Entry

Table Size: 1200 Words

Figure 14. BWG Table

## AAL-type processing

The PCI SAR supports various types of AAL processing. AAL3/4, AAL5, null-AAL, GFC, and OAM processing are described in this section.

## PRINCIPLES OF OPERATION

## AAL5 processing

The primary support is for AAL5 with encapsulation in the transmit direction and termination in the receive direction. AAL5 packets are converted to cells by the PCI SAR before delivery to the PHY layer. Similarly, the device recovers the 53-byte ATM cells from the PHY layer before it performs AAL5 termination.
Since 48 bytes are provided across the PCI-bus interface, all AAL3/4 packet data processing is performed by the host in software. AAL5 processing is disabled on VCls using AAL3/4. The AAL3/4 EOM indicator, which is located in the first byte of the ATM payload (see Figure 15), is recognized in hardware, initiating an interrupt to the host. This is used by the host to retrieve successive 48 -byte payload segments from the appropriate buffer.

## AAL3/4 processing

The PCI SAR adds the pad, the control/length field, and the cyclic redundancy check (CRC) for transmit packets. The PCI SAR does not interpret the field length in the AAL5 frame in the receive direction; therefore, the entire AAL5 packet is forwarded to host memory allowing the driver to remove the correct payload. This also allows the host to examine the control field in software, necessary in a time of evolving standards in this area. The PCI SAR performs CRC checks in the receive direction and indicates EOP processing to the host based on the EOP indication in AAL5.


Figure 15. AAL3/4 Processing

## null-AAL processing

Null-AAL processing uses the same mechanism as AAL3/4 in the transmit direction to disable AAL5 processing. The control entry associated with each BWG $(\mathrm{VCl})$ in the receive direction has an entry to indicate an interval defined in units of cells received. The PCI SAR then provides an interrupt to the host when the number of cells received on the VCl is equal to that indicated by the table entry. This counter is reset after each interrupt (at the end of each interval). This interval is also referred to as a packet, although it does not encapsulate a well-defined unit of information.

## high-order VPI/VCI bits and GFC processing

The lower ten bits of the VCl are used to encode the 1023 possible VCls . VCl 0 is not used since it indicates unassigned cells. The upper-order bits of the VCl and the VPI field are programmable on a per-VC basis on transmit.The generic flow control (GFC) field is always set to zero.
The upper-order bits of the VCI, the VPI field, and the GFC field are ignored on all cells that are received. These cells are only passed to the PCI SAR if the header error control (HEC) field is correct, the upper-order bits of the header are set intentionally, or the cell is misrouted. The probability of misrouting is small and such an event would be detected via the CRC check in AAL5. The advantage of this scheme is that any VPI/VCI combination is supported if the lower ten bits of the VCl are unique.

## OAM processing

ATM-layer OAM processing does not require real-time intervention and is processed in software. OAM cells received on the link are identified by the PCI SAR.

# PRINCIPLES OF OPERATION 

## ATM-layer OAM encoding

| NO. | ITEM | VCI | PTI |
| :---: | :--- | :---: | :---: |
| 1 | VP level: link-associated OAM cell | 3 | - |
| 2 | VP level: end-to-end OAM cell | 4 | - |
| 3 | VC level: link-associated OAM cell | Any | 4 |
| 4 | VC level: end-to-end OAM cell | Any | 5 |

Each OAM cell forms a fully encapsulated packet. ATM-layer OAM cells transcend AAL protocols and are recognized differently. The end system recognizes all four ATM-layer OAM flows. OAM cells received on VCl 3 and 4 do not interfere with the normal data stream. The only special processing necessary is to initiate EOP processing for each cell. The software driver must configure VCI 3 and 4 as null-AAL channels with a packet length equal to one cell in the receive direction. OAM cells are transmitted as null-AAL packets with length equal to one cell. VC-level OAM cells are specially interpreted. They are diverted to receive DMA channel 0 and the 4-byte ATM header is passed on to a receive-completion ring in host memory during normal EOP processing.

## transmit descriptor rings and DMA

Each transmit BWG is supported by a corresponding DMA channel and its own descriptor ring. The PCI SAR supports 255 BWGs, 255 descriptor rings, and 255 DMA channels in the transmit direction. This implies that the number of packets and VCs that are active simultaneously is limited to 255 . BWG 0 represents null and a null cell is transmitted. This null cell is generated by the PCI SAR and no data is buffered in the FIFO memory for transmission.

Each descriptor ring holds up to 256 entries corresponding to 256 buffers that may be queued for transmission for that ring. The total number of buffers that can be queued for transmission is approximately 64 K ( 256 buffers per descriptor ring $\times 255$ descriptor rings). The buffers within a descriptor ring are serviced in FIFO order on a per-buffer basis.

Each descriptor-ring entry contains a control bit that indicates whether a buffer is queued up for transmission. The DMA entry for each BWG contains a pointer to the first item in the queue in the corresponding descriptor ring. An idle cell is transmitted if the control bit in the descriptor entry indicates an inactive entry. The DMA entry has a bit that allows the host to disable any BWG.
receive free-buffer rings and DMA
The PCI SAR uses buffer pointers from two free-buffer rings to place the incoming packet data in the host memory. These are called small free-buffer ring and big free-buffer ring. Each receive BWG has a control bit indicating the type of buffer it uses: small or big. These buffers are preallocated by the host application for the next packet and not by the BWG.

The PCI SAR supports 1023 receive DMA channels and 1023 VCls. The incoming VCl indexes the receive DMA channels. BWG 0 is reserved to process information for OAM cells.

## completion rings

The PCI SAR indicates completion of packet processing in either direction to the host via an interrupt and by posting entries to receive- and transmit-completion rings. Each completion ring accepts up to 256 entries. A control bit in each entry of the completion ring prevents the PCI SAR from overwriting an entry that has not been processed by the host.

## PRINCIPLES OF OPERATION

## data structure

The PCI SAR data structure and contents of various physical locations are summarized below:

| CONTROL MEMORY | HOST MEMORY | INTERNAL REGISTERS |
| :--- | :--- | :--- |
| BWG table | TX descriptor rings (255) | PCI SAR operational registers |
| TX DMA states | TX completion ring | PCI SAR configuration registers |
| RX DMA states | Small free-buffer ring | PCl configuration space |
| Initialization block | Big free-buffer ring |  |
|  | RX completion ring |  |
|  | Data buffers |  |

The parameters necessary for booting the device are stored in the PCl configuration space. The system requiring use of an external EPROM contains the booting sequence.
The system has a bus width of four bytes and all transactions are conducted on 4-byte boundaries. The PCl SAR uses little-endian addressing as a PCl-bus device. Each descriptor ring has 256 entries and each descriptor-ring entry consists of four words. Each descriptor ring is aligned to a 4K-byte boundary in host memory with each entry aligned to a 16-byte boundary.
The PCI SAR has two receive free-buffer rings, one transmit-completion ring, and one receive-completion ring. The current pointer to each of these rings is stored in the initialization block in the control memory. An entry in each transmit DMA channel points to one of the 255 transmit-descriptor rings in host memory.
Each DMA-channel entry consists of eight words and is located in control memory. The DMA entries on both transmit and receive have an OWN bit that is set when the DMA channel is active. The descriptor-ring entries, the completion-ring entries, and the free-buffer ring entries have an OWN bit that is set when the entry belongs to the PCI SAR.

## initialization block

The initialization block contains exactly four entries and resides in control memory. The following data shows the configuration of the initialization block.

## initialization block table

| PCI-BUS ADDRESS <br> OFFSET (HEX) | CONTROL MEMORY <br> ADDRESS (HEX) | BITS 31 -0 |
| :---: | :---: | :--- |
| 0000 | 0000 | TX completion-ring offset pointer |
| 0004 | 0001 | $R X$ completion-ring offset pointer |
| 0008 | 0002 | Small free-buffer-ring offset pointer |
| 000 C | 0003 | Big free-buffer-ring offset pointer |

## PRINCIPLES OF OPERATION

## initialization block (continued)

The PCI-bus address offsets for control memory have the lower-order two address bits always set to zero since accesses to control memory are permitted only on a word basis. The software driver must setup all of these structures on 16-byte boundaries in host memory. In addition, the driver must write the pointers to the data structures in the initialization block as follows:

- Tx completion-ring offset pointer, small free-buffer ring pointer, and big free-buffer ring pointer.

The driver selects a host memory address and writes it to control memory by shifting it two bits to the right. Example: The host address 4 EFF0000 (hex) is written to the control-memory initialization block as 13BFC000 (hex).

- Rx completion-ring offset pointer.

This pointer is written by shifting the address four bits to the right.
Example: The host address 4EFF0000 (hex) is written to the control-memory initialization block as 04EFF0000 (hex).

## transmit-data descriptor rings

Each of the 255 transmit-data descriptor rings holds 256 entries and each ring represents one transmit packet queued for transmission. A packet is composed of one or more transmit buffers. The host posts entries to the rings and the PCI SAR processes each entry within the given ring.

## transmit-data descriptor-ring summary

The data below shows the composition of the four-word entry.

| ENTRY | DESCRIPTION |
| :--- | :--- |
| Word 0 | Control field, packet length, buffer length |
| Word 1 | Start-of-buffer pointer - 32 bits |
| Word 2 | 4-byte ATM header |
| Word 3 | AAL5 tail - control and length fields |

## TX descriptor-ring word 0 - configuration

$$
\begin{array}{|l|l|l}
\hline \text { Control (bits 31-27) } & \text { Current packet length (bits } 26-16 \text { ) } & \text { Current buffer length (bits } 15-0 \text { ) } \\
\hline
\end{array}
$$

## OWN (bit 31)

The descriptor is owned by the PCI SAR when the OWN bit is set. The descriptor is owned by the host when the OWN bit is zero. The OWN bit is set by the host when a buffer/packet is queued for transmission. When the next BWG index from the BWG table does not have an active buffer location in the transmit DMA entry, the PCI SAR attempts to recover a new-buffer descriptor entry from the transmit-data descriptor ring. This entry is loaded into the DMA entry if the OWN bit is set. If the OWN bit for the first descriptor in the transmit-data descriptor ring is zero, no data is queued for transmission and an idle cell is transmitted.
The host places all the buffers for a packet in the descriptor ring before setting the OWN bits on the entries representing each buffer in sequence from the last buffer to the first buffer (in reverse order). The PCI SAR clears the OWN bit after it finishes transmitting/processing the bytes associated with the buffer that is pointed to by the DMA entry. When the OWN bit is cleared by the host, word 0 is not meaningful and is overwritten by the host.

## start of chain (SOC) (bit 30)

The SOC bit indicates that this is the first buffer of a packet, which consists of one or more buffers. This bit is also set in packets with single buffers.

## PRINCIPLES OF OPERATION

## end of chain (EOC) (bit 29)

The EOC bit indicates that this is the last buffer of a packet. Single buffer packets have both the SOC and EOC bits set. Packets with multiple buffers have the SOC bit set on the first buffer and the EOC bit set on the last buffer.

## interrupt control bit (ICB) (bit 28)

The ICB bit controls interrupt posting by the PCI SAR to the host. The setting of ICB to active high disables posting of interrupts to the host by the PCI SAR.

## AAL-type - AAL5 indicator (bit 27)

The AAL-type bit indicates that the packet/buffer described in this descriptor-ring entry is an AAL5 packet. When zero, this bit indicates to the PCI SAR that AAL5 processing is being performed in the transmit direction. This includes addition of the pad, the control- and packet-length fields, and the 32-bit CRC. The total size of the AAL5 packet is a multiple of 48 bytes. The PCI SAR implements the functions related to packet length and the generation of the pad. The PCI SAR does not perform any packet-level encapsulation similar to that used in AAL5 for either AAL3/4 or the null AAL. The host provides packets correctly formatted into 48-byte cells to the PCI SAR.
packet length (bits 26-16)
The packet-length field is expressed in units of cells in the packet. The host computes the correct number of cells in the packet including additional cells that are sometimes needed for AAL5 to accommodate the 8-byte tail. This field represents the value used by the PCI SAR in silicon to determine the number of cells in a packet and enable EOP processing. The field is programmed in two's complement. Incrementing the value by one each time a cell is sent results in zero when the entire packet is transmitted. The maximum size of a packet is 64 K bytes; therefore, 11 bits are adequate to describe the largest packet.
Since this is a packet-level field as opposed to one that applies to individual buffers, it is placed only in the first buffer descriptor of a packet in the transmit-data descriptor rings. The DMA channel only updates the packet-length field on a per-packet basis. The packet-length field is used for all three AAL modes that are supported. In each case, the PCI SAR enables EOP processing to notify the host when the EOP is detected on transmit via the packet-length field.

## buffer length (bits 15-0)

The buffer-length field specifies the number of bytes in the buffer represented by this descriptor-ring entry. The maximum buffer size is 64 K bytes, which is the largest packet size and allows an entire packet in one buffer. This field is programmed in two's complement and is equal to zero when all the bytes in a buffer are retrieved by the PCI SAR.

## TX descriptor-ring word 1 - start-of-buffer pointer

$$
\text { Byte-aligned start-of-buffer pointer (bits } 31-0 \text { ) }
$$

The start-of-buffer pointer is 32 bits. Each buffer is aligned on byte boundaries.

## TX descriptor-ring word 2 - ATM header

| PTI (bits $31-29)$ | CLP (bit 28) | VPI (bits 27-20) | VCI (bits $19-4$ ) | PTI (bits $3-1$ ) | CLP (bit 0) |
| :--- | :--- | :--- | :--- | :--- | :--- |

Word 2 contains the 4-byte header for every cell of the packet. The upper-order four bits of the ATM header, representing the GFC at the user-to-network interface (UNI), are set to zero in every outgoing cell. Bits (3-0) in word 2 represent the payload-type indicator (PTI) and cell-loss priority (CLP) fields used in every cell of the packet except the last one (the cell that contains the EOP indication). Bits $(31-28)$ in word 2 represent the PTI and CLP fields used in the last cell of the packet.

## PRINCIPLES OF OPERATION

## TX descriptor-ring word 2 - ATM header (continued)

The PTI field in the last cell of the AAL5 packet is set either to 001 or 011. The CLP is programmable and the cell containing the EOP indication can have a different priority level from the other cells. This field is required only in the first descriptor for the packet. In AAL3/4 or null-AAL packets, the PTI and CLP fields are the same in both the upper- and lower-order bits of word 2.
TX descriptor-ring word 3-AAL5 control/length

> | AAL 5 control field (bits $31-16$ ) | AAL5 length field (bits $15-0$ ) |
| :--- | :--- |

The AAL5 control and length fields apply to packets, not to buffers, and this entry is required only in the first descriptor for the packet. The AAL5 length field is not used to determine the length of the packet during transmit processing. Both fields are placed in the descriptor ring in an AAL5 packet in the proper position (in the four bytes preceding the AAL5 32-bit CRC). These fields are not used if the packet is either in AAL3/4 or a null-AAL packet.

## transmit BWG DMA block

The control memory on the PCI SAR contains 255 transmit BWG DMA entries, each containing eight words. The contents of each entry are summarized in the following table.

## transmit BWG DMA entry table

| ENTRY | DESCRIPTION | STATIC/DYNAMIC |
| :--- | :--- | :---: |
| Word 0 | Control field, packet length, buffer length | Dynamic |
| Word 1 | Current-buffer pointer - 32 bits | Dynamic |
| Word 2 | 4-byte ATM header | Dynamic |
| Word 3 | Static bits - BWG ON/OFF (BWG_ON bit) | Static |
| Word 4 | BWG data-ring pointer, descriptor pointer | Dynamic |
| Word 5 | Reserved | Dynamic |
| Word 6 | Partial 32-bit packet CRC | Dynamic |
| Word 7 | AAL5 tail - control and length fields | Static |

The PCI SAR initiates all transactions affecting the DMA table during normal operation based on cell-transmission opportunities from the BWG table. During initialization, the host has to configure word 0, word 3, and word 4 (shown in the transmit BWG DMA entry table) for each BWG selected for transmission in the BWG table including the BWGO. These words allow the TNETA1561 to start a transmission of a new packet. After configuration, the TNETA1561 reads word 3 to check if the BWG_ON bit is set. If it is set, the device reads word 0 to determine if the OWN bit is set. When the OWN bit is not set, it indicates that this is the first buffer of a new packet. The TNETA1561 then reads word 4 to obtain a transmit descriptor-ring pointer that indicates the memory address in host memory for the transmit descriptor-ring pointer. The following sections explain each TX DMA table word in detail.

## TX DMA word 0 - state/configuration

$$
\begin{array}{|l|l|l|}
\hline \text { Control (bits } 31-27 \text { ) } & \text { Current packet length (bits } 26-16 \text { ) } & \text { Current buffer length (bits } 15-0 \text { ) } \\
\hline
\end{array}
$$

The contents of word 0 are copied directly from the corresponding transmit-data descriptor-ring entry at the start of each new buffer. This applies to all the fields in this status word, and the host must ensure consistency across the fields.

## PRINCIPLES OF OPERATION

## OWN (bit 31)

The OWN bit is set when the DMA channel for the BWG is active, and all related state information in the DMA entry is current. The OWN bit indicates a packet is currently being segmented and transmitted for this BWG. This OWN bit is cleared by the PCI SAR after the entire packet is transmitted, a completion-ring entry is posted, and an interrupt is generated to the host.
The host sets the OWN bits for individual buffers in a packet in the transmit-data descriptor rings in order from last to first. This ensures that the DMA block is not held up while waiting to acquire the next buffer from a partially transmitted packet.
start of chain (SOC) (bit 30)
The SOC bit indicates that this is the first buffer of a packet which consists of one or more buffers. The SOC bit is also set in packets with single buffers. The SOC bit is cleared by the PCI SAR after all processing for the first buffer is complete.
end of chain (EOC) (bit 29)
The EOC bit indicates that this is the last buffer of a packet. Every packet has at least one buffer with the EOC bit set.

## AAL-type - AAL5 indicator (bit 27)

The AAL-type bit is set to zero to indicate that the packet described in this descriptor-ring entry is an AAL5 packet. This bit is a configuration item rather than a bit carrying state information. This bit is set in every buffer of a packet, and the software driver must ensure that all the buffers in a packet use the same AAL type.
current-packet length (bits 26-16)
The PCI SAR increments this two's-complement value with every cell transmitted until the counter is equal to zero, which indicates to the PCI SAR that the entire packet has been transmitted.

## current-buffer length (bits 15-0)

The buffer-length field specifies the number of remaining bytes in the buffer currently being processed in this BWG. The PCI SAR adds to the value of this two's-complement field with every transfer of payload data to the XMB until it is equal to zero, which indicates to the PCI SAR that all the bytes in this buffer are processed and queued for transmission.

## TX DMA word 1 - current-buffer pointer

$$
\text { Byte-aligned current-buffer pointer (bits } 31-0 \text { ) }
$$

The current-buffer pointer is copied directly from the start-of-buffer pointer in the corresponding transmit-data descriptor-ring entry at the start of each new buffer. The field is 32 bits, which implies that the buffer is aligned to a byte boundary. The pointer is adjusted to point to the current location after each transfer of payload data from the host to the XMB.

## TX DMA word 2 - ATM header

| PTI (bits 31-29) | CLP (bit 28) | VPI (bits 27-20) | VCI (bits 19-4) | PTI (bits 3-1) | CLP (bit 0 ) |
| :--- | :--- | :--- | :--- | :--- | :--- |

The 4-byte ATM header field is copied directly from the corresponding transmit-data descriptor entry at the start of each new packet. Bits $(28-0)$ are concatenated to the 4-bit GFC field that is set to zero for every cell in the packet except the last one. Bits (31-28) provide the PTI and CLP fields in the last cell of each packet.

## PRINCIPLES OF OPERATION

## TX DMA word 3 - configuration

> | BWG_ON (bit 31) | Unused (bits 30-0) |
| :--- | :--- |

This bit allows the host to enable data transmission on a per-BWG basis. The BWG_ON bit from the current BWG index is examined by the PCI SAR on each cell opportunity. BWG_ON (31) is directly set by the host to indicate that the BWG is enabled, and that normal data processing is followed. If the bit is zero, no processing of transmit data on the BWG is performed and an idle cell is transmitted on the link. This idle cell is used by the host to respond to congestion indicators.

## TX DMA word 4 - descriptor-ring address

| TX-data descriptor-ring pointer (bits 31-12) | TX descriptor-ring entry (bits 11-4) | 0000 (bits 3-0) |
| :--- | :---: | :---: |

This pointer is a DMA address to the location of the current entry (there are 256 entries in each ring) in the corresponding transmit-data descriptor ring (one of 255 rings) for this BWG. Each descriptor ring is aligned to a 4K-byte boundary in host memory with each entry aligned to a 16-byte boundary.
The address of the 4 K -byte boundary in host memory is provided by bits $(31-12)$. The entry number between 0 and 255 is provided by bits (11-4). The low-order four bits are set to zero, and each entry is 16 byte aligned. Bits $(11-0)$ are initialized by the host to zero to correspond with the first entry used by the host in the transmit-data descriptor ring.

## TX DMA word 5 - reserved

## Reserved

TX DMA word 6 - transmit CRC
Partial AAL5 transmit CRC (bits 31-0)

This field stores the 32-bit CRC calculated over the entire payload of each AAL5 packet. The CRC is placed in the last four bytes of the last cell of the corresponding packet.
TX DMA word 7 - AAL5 tail

$$
\begin{array}{|l|l|}
\hline \text { AAL5 control field (bits } 31-16 \text { ) } & \text { AAL5 length field (bits } 15-0 \text { ) } \\
\hline
\end{array}
$$

The AAL5 control and length fields are copied directly from the corresponding transmit-data descriptor entry at the start of each new packet. The length field is not used for any control functions within the PCI SAR. Both fields are used exclusively for placement in the tail of an AAL5-protocol data unit (PDU).

## transmit-completion ring

This entry contains only one word. The transmit-completion ring is a descriptor ring with 256 entries. The PCl SAR posts an item to the next entry in the completion ring when it completes the transmission of each packet. The transmit-completion ring pointer maintains the value of the current entry within the PCI SAR. The host can recalibrate to this by reading the value from the initialization block in control memory.

## transmit-completion-ring summary

| ENTRY | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: |
| Word 0 | OWN (bit 31) | Unused (bits 30-8) | BWG index (bits 7-0) |

## PRINCIPLES OF OPERATION

## TX-completion-ring word 0

## OWN (bit 31)

This completion-ring entry is owned by the PCI SAR when the OWN bit is set. The completion-ring entry is owned by the host when the OWN bit is zero. The PCI SAR uses the next completion-ring entry in the ring if the OWN bit is set. The TNETA1561 clears the OWN bit after updating the entry. The host then receives an interrupt and retrieves the next entry in the completion ring to post the completion of packet transmission for a BWG and the release of the buffer space occupied by the buffers constituting the packet. The host then sets the OWN bit to allow the PCI SAR to use the completion-ring entry when it has queued a packet for transmission. If the OWN bit is not set when the PCI SAR is ready to post a completed packet, a status bit is set in the hardware-status register and an interrupt is generated if the error condition is unmasked.

## BWG index (bits 7-0)

The only item that is posted to the transmit-completion ring when the PCI SAR completes transmission of a packet is the BWG index. This is adequate for the host to locate the transmit-buffer pointers to the buffer locations where data for the packet was stored and reclaim the buffer space.

## receive free-buffer-ring format

There are two free-buffer rings. A receive free-buffer-ring entry consists of one word. Each of the two rings has 256 entries. The host places free-buffer pointers in the entries of each ring. The PCI SAR removes a pointer when it starts processing each new packet from the link.

## receive free-buffer-ring summary

| ENTRY | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: |
| Word 0 | OWN (bit 31) | Unused (bit 30) | Start-of-buffer pointer (bits 29-0) |

## RX free-buffer-ring word 0

## OWN (bit 31)

Each free-buffer-ring entry is owned by the PCI SAR when the OWN bit is set and it is owned by the host when the OWN bit is zero. The host sets the OWN bit for new entries placed in the free-buffer rings. The PCI SAR uses the next free-buffer-ring entry in the respective ring if the OWN bit is set. The PCI SAR clears the OWN bit after acquiring the buffer and releasing the ring location to the host. The buffer is not freed until a packet is posted to the receive-completion ring. If the OWN bit is not set when the PCI SAR polls a free-buffer ring for a new entry, a status bit is set in the hardware-status register and an interrupt to host is generated if the error condition is unmasked.
start-of-buffer pointer (bits 29-0)
A pointer to a buffer, aligned to a 4-byte boundary, is the only information placed in each free-buffer ring.

## receive DMA block

The PCI SAR supports 1024 receive DMA-channel entries with each containing eight words. Each DMA channel represents a VCl on which data is received, and DMA entries in the control memory are indexed by incoming VCls. The PCI SAR initiates all transactions affecting the DMA table, except those required for one-time configuration of a channel in word 3 , during normal operation based on the header of cells received from the link.
Data with the PTI field equal to 10X, representing VC-level OAM cells, is diverted to DMA channel 0 that operates in the null-AAL mode with a packet length of one cell. Word 0 in each receive DMA-channel entry is copied from word 3 at the start of each new packet. A number of the fields in word 0 represent the dynamic state of the reassembly process for a cell. The fields in word 3 represent one-time configuration values for the VC entered by the host. PCI SAR accesses word 0 during normal cell-level processing to retrieve configuration items.

## PRINCIPLES OF OPERATION

receive DMA-virtual-channel entry summary

| ENTRY | DESCRIPTION | STATICI <br> DYNAMIC |
| :--- | :--- | :---: |
| Word 0 | Control, status, EFCN cell count, current packet length | Dynamic |
| Word 1 | Current-buffer pointer -28 bits | Dynamic |
| Word 2 | Start-of-buffer pointer -28 bits | Static |
| Word 3 | Control, packet length | Static |
| Word 4 | Reserved |  |
| Word 5 | AAL5 partial CRC - 32 bits | Dynamic |
| Word 6 | Reserved |  |
| Word 7 | Reserved |  |

RX DMA word 0 - VC status/configuration

$$
\begin{array}{|l|l|l|l|}
\hline \text { Control (bits 31-23) } & \text { Unused (bit 22) } & \text { Current congestion number (bits 21-11) } & \text { Current packet length (bits 10-0) } \\
\hline
\end{array}
$$

OWN (bit 31)
The OWN bit is set when the DMA channel for this BWG is active and all DMA parameters such as the receive-data pointer, buffer length, and packet length are current. The OWN bit is set by the PCI SAR when word 3 is copied to word 0 at the start of each new packet. The bit is cleared by the PCI SAR when the entire packet has been posted to a buffer in host memory. The BWG is inactive when the OWN bit is zero. Then, the free-buffer ring indicated in word 3 is used to poll a new buffer on the arrival of the first cell of a new packet on the VCl used to index this BWG.
static-configuration bits from word 3
The next summary lists five static-configuration bits copied from word 3 at the start of each packet. Each is described in detail in the section on RX DMA word 3.
RX DMA word 0 static-configuration bit summary

| LOCATION | FIELD |
| :--- | :--- |
| Bit 31 | OWN |
| Bit 30 | VCON |
| Bit 29 | Buffer type: small or big |
| Bit 28 | Null-AAL indication |
| Bit 25 | AAL3/4 indication |
| Bit 24 | End-of-packet wait |
| Bit 23 | Enable end-of-packet wait |

explicit forward congestion notification (EFCN) cell counter (bits 21-11)
The number of cells received with the EFCN indicator set in each packet is counted and the value is stored in this field. The EFCN indication is given a logic value of $01 x$ in the PTI field of the ATM header. This value is passed to the receive-completion ring at the end of each packet. Since this field is copied from word 3 at the start of each new packet, it is reset to zero at this time.

## packet length (bits 10-0)

The packet-length field in word 0 is set up with the two's-complement value for the buffer size used by this BWG at the start of each new packet. The counter is incremented with each new cell until the EOP signal or the value is zero. Null-AAL packets are terminated when the value of this counter reaches zero. If either the AAL5 or AAL3/4 packet fills the buffer to capacity, the counter reaches zero and the packet is terminated with the buffer-overflow indicator set in the receive-completion-ring entry.

## PRINCIPLES OF OPERATION

## RX DMA word 1 -current-buffer pointer

| Unused (bits 31-28) | Current-buffer pointer - 16 byte aligned (bits 27-0) |
| :--- | :--- |

The current-buffer pointer is 28 bits, which implies that the buffer is aligned to 16 -byte boundaries. This is a dynamic field that is updated with every RCB-to-PCI-bus transaction.

## RX DMA word 2 - start-of-buffer pointer

| Unused (bits 31-30) | Start-of-buffer pointer -4 byte aligned (bits 29-0) |
| :--- | :--- |

The start-of-buffer pointer is 30 bits because the buffer is aligned to 4-byte boundaries. This field is copied from the corresponding 30 -bit field in word 0 of a free-buffer-ring entry.

## RX DMA word 3 - configuration

> | Configuration (bits $31-23$ ) | Unused (bits 22-11) | Null-AAL packet length (bits $10-0$ ) |
| :--- | :--- | :--- |

## OWN bit position (bit 31)

The OWN bit is set high for each valid receive channel. It is copied into the corresponding OWN bit location in word 0 at the start of each new packet to indicate that the DMA channel is active. This OWN bit is automatically reset to a 0 after the end-of-packet indicator is received.
VC_ON (bit 30)
The VC_ON bit enables packet-reassembly processing. The bit is set in the default mode to indicate that the VC is enabled. The PCI SAR discards cells received on the corresponding VC when the VC_ON bit is deasserted on a per-cell basis.
buffer type - small or big (bit 29)
The PCI SAR supports only two buffer sizes on receive: small and big. The host determines the sizes of the small and big buffers. The buffer-type bit is used to select between a buffer pointer from the small free-buffer ring or the big free-buffer ring for each new packet, which allows the host to target small or big buffers for all packets on a given VC. The small free-buffer ring is used when the bit is set, and the big free-buffer ring is used in the default (zero) state.
null-AAL indication (bit 28)
This field is set to indicate that null-AAL packets are received on this BWG (VC). The null-AAL packet-length field in bits ( $10-0$ ) is used to determine the end of a packet. CRC errors are ignored for null-AAL packets. The CRC-error indicator in the receive-completion ring is not used.
AAL3/4 indication (bit 25)
This field is set to indicate that AAL3/4 packets are received on this BWG (VC). This indicates the EOM field in byte 6 (bit 6 of an ATM cell is used as the EOP indicator). CRC errors are ignored for AAL3/4 packets. The CRC-error indicator in the receive-completion ring is not used.
end-of-packet wait (bit 24)
This bit must be set to zero by the device driver during initialization. This gives the SAR the responsibility of setting it to one in DMA word 0 (when this feature is enabled). This bit is a status bit used by the TNETA1561 during operation.

## PRINCIPLES OF OPERATION

enable end-of-packet wait (bit 23)
When a start of a packet is detected by the TNETA1561, the TNETA1561 requests a buffer from the host memory. If the buffer is not available, the first cell of this packet is dropped. The rest of the packet is dropped after it is received. The host can set bit 23 to 1 to enable the TNETA1561 to drop the cells of a packet that had the first cell dropped. Once the TNETA1561 detects the end packet, it begins to receive packets in this VCI. This feature only works for AAL5 and ALL3/4. For null-AAL and OAM cells, bit 23 must be set to zero.
EFCN cell-counter place holder (bits 21-11)
This field is set to zero since it is a place holder for the EFCN cell counter in word 0 of this DMA block.

## AAL-packet length (bits 10-0)

The AAL-packet-length field in word 3 indicates the length of the buffer in cells for each packet in this BWG. This is used in different ways based on whether the BWG supports AAL5 or AAL3/4 packets or null-AAL packets. This field indicates the length of the buffer size allocated by entries in the free-buffer ring used by this BWG for AAL5 or AAL3/4 packets. This is used to detect buffer overflow.

When the null-AAL indicator is set, this field programmed in two's-complement notation represents the number of cells in each null-AL packet. Since receive DMA channel 0 operates off the null-AAL mode with each packet size equal to one cell, this field is programmed with the value one in two's-complement notation (7FFhex).

## RX DMA word 5 - AAL5 partial CRC)

$$
\text { Partial AAL5 receive CRC (bits } 31-0 \text { ) }
$$

This field stores the 32-bit CRC that is calculated over the entire payload of each received AAL5 packet. The CRC is stored in the last four bytes of the last cell in the AAL5 frame. The CRC check results in a unique polynomial.

## receive-completion ring

The following table shows the composition of a 4-word receive-completion-ring entry. The receive-completion ring has 256 entries. The PCI SAR posts an item to the next entry in the completion ring when it completes reassembly on a packet. The receive-completion-ring pointer maintains the value of the current entry within the PCI SAR. The host can recalibrate to this by reading the value from the initialization section in control memory.
receive-completion-ring summary

| ENTRY | DESCRIPTION |
| :--- | :--- |
| Word 0 | Reserved |
| Word 1 | Start-of-buffer pointer - 28 bits |
| Word 2 | 4-byte ATM header |
| Word 3 | Control field, EFCN cells received, packet length |

## RX completion-ring word 0 - reserved

This word is not used or defined.

## RX completion-ring word 1 - start-of-buffer pointer

$$
\begin{array}{|l|l}
\hline \text { Unused (bits } 31-28 \text { ) } & \text { Start-of-buffer pointer - } 16 \text { byte aligned (bits 27-0) } \\
\hline
\end{array}
$$

The 28-bit start-of-buffer pointer is provided to the host in the RX completion ring to enable it to locate the reassembled packet.

## PRINCIPLES OF OPERATION

## RX completion-ring word 2 - ATM header

| ATM header byte 1 | ATM header byte 2 | ATM header byte 3 | ATM header byte 4 |
| :--- | :--- | :--- | :--- |

The 4-byte header from the last cell in the reassembled packet is passed to the host.

## RX completion-ring word 3-control

| Control (bits 31-29) | Unused (bits 28-22) | Congestion cells received (bits 21-11) | Packet length (bits 10-0) |
| :--- | :--- | :--- | :--- |

## OWN (bit 31)

This completion-ring entry is owned by the PCI SAR when the OWN bit is set and it is owned by the host when the OWN bit is zero. If the OWN bit of the next entry in the respective receive-completion ring is zero when the PCI SAR polls it to post the completion-of-packet processing, an error indicator in the status register is set and an interrupt is generated. This causes the buffer that the PCI SAR attempted to post to be lost. The PCI SAR clears the OWN bit in the receive-completion ring after it posts the packet. The host then owns the entry and may retrieve various pointers to the packet.

## packet overflow (bit 30)

The packet-overflow bit is set if the receive buffer overflowed while processing the current packet. Every packet that ends in a buffer overflow is immediately terminated and a completion-ring entry is posted to the host.

## CRC condition (bit 29)

The PCI SAR forwards AAL5 packets with a CRC error to the host. This bit is set when a packet is received with an AAL CRC error.

## congestion cells received (bits 21-11)

The number of cells received in the packet with the EFCN indication set is forwarded to the host to implement associated feedback mechanisms to squelch the source.

## packet length (bits 10 - 0 )

All received data is passed to the host in units of 48 bytes. The packet length in 48 -byte payload units from word 0 of the receive DMA block is passed to the host in twos-complement notation. This value is always zero for null-AAL packets. The length of an AAL5 or AAL3/4 packet in integer units is obtained by subtracting this value from the reassembly-buffer length reserved for the packet.

## registers

The PCI SAR has defined two types of registers: the PCl configuration-space registers and control and status registers. The PCI-SAR internal registers have a PCI bus physical-address base value read from BASE REG 0 of the PCI configuration space. This section describes several host-accessible internal PCI-SAR registers. Host-write accesses to nonexistent registers are ignored. A null word ( 32 zeros) is returned to the host on a read access from a nonexistent register.

- PCI SAR configuration-space registers:

These registers are initialized by the system-initialization procedure (BIOS device-initialization routine) to program the operation of the PCI SAR device with a PCI-bus interface.

- PCI SAR control and status registers:

These registers provide PCI SAR device status and control information.

## PRINCIPLES OF OPERATION

## TNETA1561 configuration-space registers

The TNETA1561 supports the 64-byte header that is defined by the PCI specification revision 2.0 . None of the device-specific registers in locations 64-255 are used. The predefined header region has a size of 64 bytes. The layout of the PCl configuration-space registers is shown below.

| ADDRESS | BYTE 3 | BYTE 2 | BYTE 1 | BYTE 0 | READ/WRITE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | Device ID |  | Vendor ID |  | R |
| $0 \times 04$ | Status |  | Command |  | R/W |
| $0 \times 08$ | Class code |  |  | Revision ID | R |
| 0x0C | BIST | Header type | Latency timer | Cache line size ${ }^{\dagger}$ | R/W |
| $0 \times 10$ | Base address 0 |  |  |  | R/W |
| $0 \times 14$ | Base address $1 \dagger$ |  |  |  | R/W |
| $0 \times 18$ | Base address $2^{\dagger}$ |  |  |  | R/W |
| $0 \times 1 \mathrm{C}$ | Base address $3^{\dagger}$ |  |  |  | R/W |
| $0 \times 20$ | Base address $4 \dagger$ |  |  |  | R/W |
| 0x24 | Base address $5 \dagger$ |  |  |  | R/W |
| $0 \times 28$ | Reserved (returns 0 when read) |  |  |  |  |
| 0x2C | Reserved (returns 0 when read) |  |  |  |  |
| $0 \times 30$ | Expansion ROM base address |  |  |  | R/W |
| $0 \times 34$ | Reserved (returns 0 when read) |  |  |  |  |
| $0 \times 38$ | Reserved (returns 0 when read) |  |  |  |  |
| 0x3C | Maximum latency | Minimum grant | Interrupt pin | Interrupt line | . R/W |
| 0x40 | Reserved (returns 0 when read) |  |  |  |  |
| 0x44-0xFF | Reserved (returns 0 when read) |  |  |  | R |

$\dagger$ Registers not implemented and return 0
The PCl configuration-space registers are accessible only by PCl -configuration cycles. All multibyte numeric fields follow little-endian byte format.

## vendor-ID register (offset address 00h)

The vendor-ID register is a 16-bit register that identifies the manufacturer of the TNETA1561. The Texas Instruments (TI) vendor ID is 104C. The vendor ID is assigned by the PCI special interest group. The vendor-ID register is located at offset address 00 h in the PCI configuration space and is read only.

## device-ID register (offset address 02h)

The device-ID register is a 16-bit register that uniquely identifies the TNETA1561 device within TI's product line. The device ID is assigned by Tl and is not the same as the device part number. The device-ID register is located at offset address 02 h in the PCl configuration space and is read only.

## PRINCIPLES OF OPERATION

## command register (offset address 04h)

The command register is a 16-bit register that provides coarse control for the device functionality to generate and respond to PCl -bus cycles.
The command register is located at offset address 04 h in the PCl configuration space. It is read and written by the host. The bit definition is given below:

- Control bit $0=1 / O$ space
- Control bit 1 = memory space
- Control bit 2 = bus master
- Control bit $3=$ special cycle operations
- Control bit $4=$ memory write and invalidate enable (this bit is set according to the requirements of PCI SAR).
- Control bit $5=$ VGA palette snoop (this bit always returns 0 ).
- Control bit $6=$ parity-error response
- Control bit $7=$ wait cycle control (this bit is hardwired to 0 ).
- Control bit $8=\overline{\text { PSERR }}$ enable
- Control bit $9=$ fast back-to-back enable
- Control bit $10=$ bit $15=$ reserved


## status register (offset address 06h)

The status register is a 16 -bit register that contains status information for the PCI-bus related events. The status register is located at offset address 06 h in the PCl configuration space. The bit definition is given below:

- Status bit 0-6 = reserved
- Status bit 7 = fast back-to-back enable
- Status bit $8=$ data parity reported
- Status bit 9-10 = DEVSEL timing (the PCISLV decode logic supports medium DEVSEL timing and these bits return 01).
- Status bit 11 = signaled target abort
- Status bit $12=$ received target abort
- Status bit $13=$ initiated master abort (the PCIMST logic sets this bit to a 1 when it generates a master abort).
- Status bit $14=$ signaled-system error
- Status bit $15=$ detected-parity error


## revision-ID register (offset address 08h)

The revision-ID register is an 8-bit register that specifies a device-specific revision-identifier number. The current value of the register is 00 h . The revision ID register is located at offset address 08 h in the PCl configuration space and is read only.

## class-code register (offset address 09h)

The class-code register is a 24 -bit register that specifies the generic function of the device. The class code register is located at offset address 09 h in the PCl configuration space and is read only.

## cache line-size register (offset address OCh)

The PCIMAC supports write and invalidate as a master. The host writes the cache line size into this byte-wide register.

## PRINCIPLES OF OPERATION

## latency-timer register (offset address 0Dh)

The latency-timer register is an 8-bit register that specifies the maximum time TNETA1561 device can continue with bus-master transfers. The PCIMAC supports a burst of more than one data cycle. The host sets the latency requirements of the system in this register in PCl -bus clock units. When the current-time value (00h) stored in the latency-timer register expires, the TNETA1561 immediately releases the bus after finishing the current data phase.

## header-type register (offset address OEh)

The header-type register is an 8-bit register that describes the format of the PCI configuration-space locations 10 h to 3 Ch . The header defined here is referred to as type 0 . The header-type register is located at offset address 0 Eh in the PCI configuration space and is read only.

## built-in self-test register (BIST) (offset address OFh)

BIST is not supported by the PCI SAR. Reading this register returns 0 .

## base-address register 0 (offset address 10h)

| Base register 0 (32 bits) | Host-memory address block for direct <br> control-memory mapping | Read only by PCI SAR <br> Read and write by host |
| :--- | :--- | :--- |

Base-address register 0 is a 32-bit register. The base-address registers provide the base address of the control-memory blocks mapped into host memory. The complete address is the sum of base and offset addresses. The base address is written by the host during power-on reset time. The typical format for the base-address register is given below:

$$
\begin{aligned}
- \text { Bit }(0)= & 0, \text { memory-space indicator } \\
-\operatorname{Bit}(2-1)= & 00, \text { locate anywhere in } 32 \text {-bit address space } \\
& 01, \text { locate below } 1 \mathrm{M} \text { byte } \\
& 10, \text { locate anywhere in } 64 \text {-bit space } \\
& 11, \text { reserved } \\
- \text { Bit }(3)= & 0 \text { (set to } 1 \text { only for prefetching) } \\
-\operatorname{Bit}(31-4)= & 28 \text {-bit address }
\end{aligned}
$$

Base-address register 0 defines the starting address of the direct mapping of control memory and internal registers in host memory.
expansion ROM base-address register (offset address 30h)

| EPROM base register (32 bits) | Host-memory address block for EPROM | Read only by host |
| :--- | :--- | :--- |

The expansion ROM base-address register is a 32-bit register. The EPROM register defines the starting address of the external EPROM mapped in the host memory. The expansion ROM base-address format is given below:

- Bit (0) = 1 enable EPROM
- Bit $(10-1)=$ reserved
- Bit (31-11) = expansion EPROM base address

Bits (31-16) are read-only bits. These bits are written by the host after initialization to allocate the memory block in the host memory for mapping EPROM. The remaining bits ( $15-0$ ) are hardwired to zero. This allows EPROM addressing up to a maximum size of 64 K bytes.

## PRINCIPLES OF OPERATION

## interrupt-line register (offset address 3Ch)

The interrupt-line register is an 8-bit register that is used to communicate the routing of the interrupt. This register is written by the HOST software during system initialization. The value in this 8 -bit register indicates which input of the system-interrupt controller is connected to the PCI-SAR interrupt terminal. The typical value is between 0 and 15. The interrupt-line register is located at offset address 3Ch in the PCI configuration space and is read and written by the host.

## interrupt-pin register (offset address 3Dh)

The interrupt-pin register is an 8-bit register indicating the interrupt pin that the TNETA1561 is using. The PCI SAR is defined as a single-function device, uses only interrupt $A$, and has a value of 1 . The interrupt-pin register is located at offset address 3Dh in the PCl configuration space and is read only.

## minimum-grant register (offset address 3Eh)

The minimum-grant register is an 8-bit register that specifies the length of the data burst required by the TNETA1561 for every PCI-bus grant. This specifies the length of the burst period that the PCI-SAR device needs in $0.25-\mu \mathrm{s}$ units. The typical value of $0.75 \mu \mathrm{~s}$ (decimal 3 ) is defined for PCI SAR. The minimum-grant register is located at offset address 3Eh in the PCI configuration space.

## maximum-latency register (offset address 3Fh)

The maximum-latency register is an 8 -bit register that defines the maximum latency value for the PCISAR. This specifies how often the PCI-SAR gains access to PCI bus in $0.25-\mu \mathrm{s}$ units. A typical value of $10 \mu \mathrm{~s}$ (decimal 40) is defined for PCI SAR. The maximum-latency register is located at offset address 3 Fh in the PCl configuration space.

## PCI-SAR control and status registers

The PCI SAR has defined the following registers for status and control information.

| OFFSET ADDRESS <br> (24 BIT HEX) | DESCRIPTION | WIDTH IN BITS | READ/WRITE |
| :---: | :---: | :---: | :---: |
| $00 E 000$ | Software reset | 32 | Write only |
| $00 E 004$ | SAR-status register | 32 | Read only |
| $00 E 008$ | Interrupt-enable mask register | 32 | Read/write |
| 00E010 | Reserved | 32 | - |
| 00E00C | SAR-configuration register | 32 | Read/write |
| 00E014 | BWG-table-size register | 32 | Read/write |
| $00 E 018$ | Transmit/receive FIFO maximum-depth register | 32 | Read/write |
| $00 E 01 C$ | Reserved | 32 | - |
| $00 E 020$ | Clear-transmit-freeze command | 32 | Write only |
| $00 E 024$ | Clear-receive-freeze command | 32 | Write only |

## PRINCIPLES OF OPERATION

## PCI-SAR-status register (offset address 00EO04)

The PCI-SAR-status register is read only for the host. All the bits, except the transmit-freeze bit and the PCI-bus error flags, are cleared when the register is read. PCI SAR generates a PCI-bus interrupt to the host if one of the bits in the register is set and if the condition represented by the bit is enabled by the interrupt-enable mask register. The PCI-bus interrupt is an asynchronous signal that is held until the system clears the condition that caused the interrupt. The bit format is shown in following table:

| ADDRESS <br> PARITY ERROR (BIT11) | TARGET REPORTED <br> PARITY ERROR (BIT10) | RETRY COUNT EXPIRED (BIT9) | LOCAL-BUS INTERRUPT (BIT 8) |
| :--- | :--- | :--- | :--- |
| Receive freeze (bit 7) | Transmit freeze (bit 6) | Transmit completion <br> not available (bit 5) | Receive completion not available (bit 4) |
| Receive big-free buffer <br> not available (bit 3) | Receive small-free buffer <br> not available (bit 2) | Transmit completion <br> update (bit 1) | Receive completion update (bit 0) |

transmit completion update and receive completion update (bits 1-0)
The transmit or receive completion update bit is set when the hardware releases a transmit or receive descriptor, respectively, to the completion ring. This is initiated when the OWN bits in the respective DMA blocks are cleared by TNETA1561.

## receive big free-buffer not available and receive small free-buffer not available (bits 3-2)

The appropriate receive free-buffer not-available bit is set when the first entry in the corresponding receive free-buffer ring is not available. This is indicated when the OWN bit in the first entry of the free ring is zero. The incoming cell is deleted because there is no buffer available to hold it. This eventually causes the loss of the entire packet due to the resultant CRC error. The buffer allocation-error bit in the DMA block is set. This is indicated by a zero in the first free-buffer ring entry.
receive completion-ring not available (bit 4)
The receive completion-ring not-available bit is set when the next descriptor in the receive completion ring is not released by the host. This is indicated when the OWN bit in the entry is zero (host owns it). This packet and buffer are both lost to host memory.

## transmit completion-ring not available (bit 5)

The transmit completion-ring not-available bit is set when the next descriptor in the receive completion-ring is not released by the host. This is indicated when the OWN bit in the entry is zero. The transmit-freeze bit is set when this bit is set, disabling all transmit operation until the transmit-freeze bit is cleared via an active command from the host.

## transmit freeze (bit 6)

The transmit-freeze bit is set when the transmit completion-ring not-available bit is set, disabling all transmit operation until the transmit-freeze bit is cleared via an active command from the host. This has the same effect on the transmit circuitry as disabling the transmit-enable bit.

## receive freeze (bit 7)

The receive-freeze bit is set when the receive completion-ring not-available bit is set, disabling all receive operation until the receive-freeze bit is cleared via an active command by the host. The buffer that could not be posted is effectively lost, and the host must find some way to recover it while the freeze is in operation. The receive-freeze indicator has the same effect on the receive path as disabling the receive-enable bit.

## PRINCIPLES OF OPERATION

## local-bus interrupt (bit 8)

The local-bus interrupt bit is set if an interrupt is generated on the local bus.

## retry count expired (bit 9)

The retry count expired is set to a 1 logic state when the macro exceeds the maximum retry count with a master transaction. This bit is set to a 0 logic state after reset.

## target-reported parity error (bit 10)

The target-reported parity error is set to a 1 logic state when the macro receives a data-parity error (receives $\overline{\text { PERR }}$ during a master write or detects a parity error during master read). This bit is set to a 0 logic state after reset.

## address-parity error (bit 11)

The address-parity error is set to a 1 logic state when the macro is a PCl target and detects an address parity (target). This bit is set to a 0 logic state after reset.

## interrupt-enable mask register (offset address 00E008)

$$
\begin{array}{|l|l|}
\hline \text { Unused (bits 31-12) } & \text { Mask bits (bits 11-0) } \\
\hline
\end{array}
$$

An interrupt-enable mask-register bit has a bit that corresponds to every entry in the PCI-SAR status register. When a bit is set in the status register, an interrupt is generated if a corresponding bit in the status register is also set.

## SAR-configuration register (offset address 00E00C)

The SAR-configuration register holds various values pertaining to the overall PCI-SAR configuration. The host can read the register and is allowed to program the EN receive and the EN transmit bits. In addition, two more bits are defined for posted write-buffer enable (PWBE) and software reset (SR).

| Unused (bits 31-5) | SDH (bit 5) | Unused (bits 4-3) | EN receive (bit 2) | EN transmit (bit 1) | 0 (bit 0 ) |
| :--- | :---: | :---: | :---: | :---: | :---: |

enable-transmit operation (EN transmit) (bit 1)
The EN-transmit bit allows the host to disable packet-to-cell segmentation and any payload-data transfer from the host to the link. The EN-transmit bit is set high to enable normal transmit processing and set to zero to disable such processing. The EN-transmit bit is set to zero on reset, disabling transmit operation until various configuration registers, the BWG table, and DMA blocks are configured by the host. The transfer of the new cells from PCI bus to PCI SAR is inhibited when the enable-transmit bit is disabled. Cells already in the output buffer are forwarded to the PHY layer.

## enable-receive operation (EN receive) (bit 2)

The EN-receive bit allows the host to disable packet reassembly. All cells from the PHY layer are dropped when the EN-receive bit is zero. The EN-receive bit is set high to enable normal processing and is set to zero on reset, disabling receive operation until various configuration registers and the DMA blocks are reconfigured by the host. The transfer of new cells from the ATM link to the receive buffer is inhibited when the enable-receive bit is disabled.

## SDH bit (bit 5)

If the SDH bit is set to 0 , the TNETA1561 transmits null cells (unassigned cells) when no valid cells are ready for transmission. If SDH bit is set to 1 , the device transmits idle cells as fillers.

## PRINCIPLES OF OPERATION

## BWG table－size register（offset address 00E014）

> | Unused (bits 31-11) | BWG table size (bits $10-0$ ) |
| :--- | :--- |

The 11－bit BWG table－size register allows the user to configure the size of the BWG table in 4－byte words．Each word in the table consists of four 8－bit entries．The maximum table size is 1200 （decimal）allowing 4800 entries． A resolution of $32 \mathrm{kbit} / \mathrm{s}$ is achieved with 4800 entries．The number of entries in the table is one more than the number programmed in this register，and there is one entry in the table when the register is set to zero．
transmit／receive FIFO maximum－depth register（offset address 00E018）

| Unused（bits 31－20） | Maximum receive FIFO depth（bits $19-10$ ） | Maximum transmit FIFO depth（bits 9－0） |
| :--- | :--- | :--- |

This is the only set of statistics collected by the TNETA1561 because it is useful information for queuing analysis in different platforms with varying PCI－bus clock speeds and latencies．These registers are not of the read and reset variety and must be set to zero to restart the measurement．

- Recovers a $622.08-\mathrm{MHz}$ Clock Signal From a 622.08-Mbit/s STS-12/STM-4 NRZ Data Stream
- Accepts Pseudo-ECL (PECL) Input Voltage Levels on the Input Data Stream
- Requires a Single 5-V Supply
- Provides PECL-Clock and PECL-Data Outputs


## description

The TNETA1622 recovers an embedded clock signal from a 622.08-Mbit/s STS-12/STM-4 nonreturn-to-zero (NRZ) data stream using a frequency/phase-locked loop. The device accepts PECL (ECL signals referenced to 5 V instead of GND) input-voltage levels. The recovered clock and data outputs are PECL compatible. The serial data input and recovered clock and data outputs are differential to provide maximum noise immunity.

The TNETA1622 requires only a positive 5 -V supply ( $5 \mathrm{~V} \pm 5 \%$ ) for operation. The TNETA1622 is specified ior operation over a temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
functional block diagram


## 622．08－MHz CLOCK－RECOVERY DEVICE

SDNSO17B－FEBRUARY 1994 －REVISED DECEMBER 1994
Terminal Functions

| TERMINAL |  | I／O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO． |  |  |
| CAPOUTN CAPOUTP | $\begin{gathered} 9 \\ 10 \end{gathered}$ | 1 | Capacitor connection for phase－locked－loop filter |
| CLKOUT CLKOUT | $\begin{aligned} & 13 \\ & 14 \end{aligned}$ | 0 | Recovered clock output，PECL compatible |
| $\overline{\text { DATAIN }}$ DATAIN | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ | 1 | Serial data input，PECL compatible |
| DATAOUT DATAOUT | $\begin{aligned} & 17 \\ & 18 \end{aligned}$ | 0 | Serial data output，PECL compatible |
| GND | $\begin{gathered} 4,7,11,12, \\ 19,20 \end{gathered}$ |  | Ground（ $0-\mathrm{V}$ reference） |
| $\mathrm{V}_{\mathrm{CC}}$ | 1，2，8，15， 16 |  | Supply voltage |
| NC | 3 |  | No connection．Leave floating（open）． |

## absolute maximum ratings over operating free－air temperature range（unless otherwise noted）$\dagger$

Supply voltage range， $\mathrm{V}_{\mathrm{CC}}$（see Note 1） ..... -0.5 V to 7 V
Input voltage range，PECL ..... Vo 7 V
Power dissipation ..... 562 mW
Operating free－air temperature range， $\mathrm{T}_{\mathrm{A}}$ ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under＂absolute maximum ratings＂may cause permanent damage to the device．These are stress ratings only，and functional operation of the device at these or any other conditions beyond those indicated under＂recommended operating conditions＂is not implied．Exposure to absolute－maximum－rated conditions for extended periods may affect device reliability．
NOTE 1：All voltage values are with respect to the GND terminals．
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High－level input voltage | PECL（see Note 2） | $V_{C C}-1.1$ |  | $\mathrm{V}_{\text {CC }}-0.8$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low－level input voltage | PECL（see Note 2） | $\mathrm{V}_{\text {CC }}-1.9$ |  | $\mathrm{V}_{\mathrm{CC}}-1.5$ | V |
| TA | Operating free－air temperature |  | －40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2：The algebraic convention，in which the least positive（most negative）value is designated minimum，is used in this data sheet for logic－level voltages only．
electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted) (see Figure 1)

| PARAMETER |  |  | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | High-level output voltage | CLKOUT, CLKOUT, DATAOUT, DATAOUT | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V},$ <br> See Notes 2 and 3 | $V_{C C}-1.03$ | $V_{C C}-0.85$ | V |
| VOL | Low-level output voltage | CLKOUT, CLKOUT, DATAOUT, DATAOUT | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V},$ <br> See Notes 2 and 3 | $V_{C C}-1.85$ | $\mathrm{V}_{\mathrm{CC}}-1.62$ | V |
| ${ }^{1 / \mathrm{H}}$ | High-level input current | DATAIN, DATAIN | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{1}=4.45 \mathrm{~V}$ |  |  | $\mu \mathrm{A}$ |
| I/L | Low-level input current | DATAIN, $\overline{\text { DATAIN }}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \quad \mathrm{~V}_{1}=3.35 \mathrm{~V}$ |  |  | $\mu \mathrm{A}$ |
| ICC | Supply current |  | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \quad \mathrm{f}=622.08 \mathrm{Mbit/s}$, Outputs open |  | 107 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \quad \mathrm{f}=622.08 \mathrm{Mbit} / \mathrm{s}$, See Note 4 |  | 107 |  |

NOTES: 2. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
3. These outputs are terminated through a $50-\Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
4. CLKOUT, CLKOUT, DATAOUT, and DATAOUT each are terminated with a $50-\Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
operating characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Acquisition time | See Note 5 |  |  |  | ms |
| Deviation of clock sampling point, $\mathrm{t}_{\text {csp }}$ | See Figure 1 |  |  |  | ps |
| RMS jitter, recovered clock | See Note 6 |  |  |  | ${ }^{\circ} \mathrm{RMS}$ |
| Input data rate |  | 622.08 |  |  | Mbit/s |
| Duty cycle, recovered clock | See Note 3 | 45\% |  | 55\% |  |
| Maximum number of consecutive bits ( 1 or 0) in input data stream | See Note 7 |  |  |  |  |

NOTES: 3. These outputs are terminated through a $50-\Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
5. Acquisition time is the time required to achieve a valid clock output while applying a $2^{7}-1$ pseudo-random bit sequence.
6. RMS jitter is measured with a $2^{31}$ - 1 pseudo-random bit sequence.
7. This measurement is made with a $2^{13}-1$ pseudo-random bit sequence with string substitution.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS
Figure 1. Load Circuit and Voltage Waveforms

- Generates a $622.08-\mathrm{MHz}$ Clock From a TTL Clock of 19.44 MHz
- Provides Differential Pseudo-ECL (PECL) Outputs
- Operates From a Single 5-V Power Supply
- Packaged in 20-Pin Plastic Small-Outline (DW) Package


## description

The TNETA1630 is a $622.08-\mathrm{MHz}$ clockgeneration device that utilizes a TTL clock input at 19.44 MHz. The $622.08-\mathrm{MHz}$ clock is provided on differential pseudo-ECL (PECL) outputs. The TNETA1630 operates from a single 5-V power supply. An internal second-order low-pass filter is used to reduce jitter.

DW PACKAGE
(TOP VIEW)

| $\mathrm{V}_{\mathrm{CC}}[1$ | $\left.\mathrm{U}_{20}\right]$ GND |
| :---: | :---: |
| $\mathrm{v}_{\mathrm{CC}}[2$ | $19]$ GND |
| NC [3 | 18 GND |
| $\mathrm{v}_{\mathrm{CC}} \mathrm{Cl}_{4}$ | ${ }_{17} \mathrm{~V}_{\text {CC }}$ |
| CLKIN [5 | 16 CLKOUT |
| GND [6 | 15 CLKOUT |
| GND [7 | $14 . \mathrm{V}_{C C}$ |
| GND 8 | ${ }_{13} \mathrm{NC}$ |
| $\mathrm{V}_{\text {CC }}{ }^{\text {a }}$ | ${ }_{12} \mathrm{~V}_{\mathrm{CC}}$ |
| GND 10 | $11] \mathrm{V}_{\mathrm{Cc}}$ |

NC - No internal connection
functional block diagram


Terminal Functions

| TERMINAL |  | I/O |  |
| :---: | :---: | :---: | :--- |
| NAME | NO. |  |  | DESCRIPTION

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage range ............................................................................. -1.2 V to 7 V

Storage temperature range ...................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the GND terminals.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | TTL (see Note 2) | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | TTL (see Note 2) |  |  | 0.8 | V |
| IIK | Input clamp current | TTL |  |  | -18 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, PECL | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V , | See Notes 2 and 3 | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.03}$ | $\mathrm{V}_{\text {CC }}-0.88$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage, PECL | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V , | See Notes 2 and 3 | $\mathrm{V}_{\text {CC }}-1.85$ | $\mathrm{V}_{\mathrm{CC}}-1.62$ | V |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{L}_{\mathrm{L}}=-18 \mathrm{~mA}$ |  | -1.2 | V |
| 1 | Input current, TTL | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | -1 | $\mu \mathrm{A}$ |
| ICC | Supply current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V},$ <br> Outputs open | $\mathrm{f}=622.08 \mathrm{MHz},$ |  | 50 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V},$ <br> See Note 4 | $\mathrm{f}=622.08 \mathrm{MHz},$ |  | 50 |  |

NOTES: 2. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
3. These outputs are terminated to $V_{C C}-2 \mathrm{~V}$.
4. These outputs are terminated with a $50-\Omega$ resistor to $V_{C C}-2 \mathrm{~V}_{\text {. }}$.
operating characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN TYP MAX | UNIT |
| :--- | :---: | :---: | :---: |
| Duty cycle, generated clock | See Note 4 |  |  |
| RMS jitter, recovered clock | See Note 5 |  |  |

NOTES: 4. These outputs are terminated with a $50-\Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.
5. RMS jitter is measured with a $2^{31}-1$ pseudo-random bit sequence.

- Member of Texas Instruments Line of Standard DS-3 and SONET Devices
- Provides the Functions Necessary to Receive and Transmit a DS-3 or STS-1 Signal Including:
- Selectable B3ZS Codec and Corresponding P - and N -Rail Inputs/Outputs or Combined NRZ Input/Output
- On-Chip Clock Recovery
- Loss-of-Signal Detection and DS-3 Alarm-Indication-Signal (AIS) Generation
- Provides Both Terminal-Side and Line-Side Loopbacks
- Meets the Applicable ANSI, Bellcore, and CCITT Standards:
- ANSI T1.102-1989
- TR-TSY-000499 Issue 3, Dec 1989
- TR-TSY-000191 Issue 1, May 1986
- TR-NWT-000253 Issue 6, Sept 1990
- CCITT Rec. G.703, 1985
- Packaged in 44-Pin Plastic Leaded Chip Carrier
- Adaptive-Equalizer and AGC Circuits Help Recover Attenuated DS-3/STS-1 Signals

FN PACKAGE (TOP VIEW)


NC - No internal connection
description
The TNETS2020A provides the functionality required to transmit and receive a DS-3 or STS-1 line signal. The device requires a minimum of external passive components (resistors and capacitors) for the on-chip phase-locked loops and line terminations. The device includes AGC and adaptive-equalizer circuits that help recover attenuated DS-3/STS-1 signals and an analog phase-locked loop to recover the imbedded clock signal from the incoming serial-data stream. The device also includes the filtering and processing required to meet the ANSI and Bellcore DS-3 and STS-1 pulse templates and eye patterns.

The TNETS2020A provides an optional B3ZS codec that converts the DS-3/STS-1 line code to an NRZ digital format and vice versa. When the B3ZS codec is bypassed, the device provides (accepts) P-and N-rail outputs (inputs). A high on the P-rail I/O represents a bipolar +1 and a high on the N -rail I/O represents a bipolar -1 . This feature is useful for applications where the B3ZS codec is implemented in a corresponding framer device. The TNETS2020A also provides loss-of-signal detection, alarm-indication-signal (AIS) generation, and line-side and terminal-side loopback capability.
functional block diagram

line-side bipolar data to terminal-side digital data
The TNETS2020A accepts a bipolar line-side signal with a rate of 44.736 or $51.84 \mathrm{Mbit} / \mathrm{s}$ and converts the signal to one of two digital data formats depending upon the state of B3ZSDIS. If B3ZSDIS is high, the B3ZS codec is enabled and NRZ data is sent to RP/RD. RN in this state is held at a low level. If B3ZSDIS is low, the B3ZS codec is disabled and the data is sent to both RP/RD and RN. RP/RD is high when a positive pulse occurs on the incoming bipolar signal, and RN is high when a negative pulse occurs. In both cases, the recovered clock signal appears on CLKO and CLKO, where CLKO is an inverted version of CLKO.

The TNETS2020A line-side input contains an adaptive equalizer and AGC circuit. This circuit provides the necessary gain and pulse shaping to recover DS-3/STS-1 signals transmitted over coaxial cable. The input signal should conform to the DSX-3 pulse as defined in T1.102 or the STSX-1 pulse defined in TR-NWT-000253 Issue 2, December 1991, when driven over zero to 450 feet of AT\&T 728A/734A coaxial cable (or the equivalent) with an additional flat loss of 20 dB maximum. The maximum input level is $1-\mathrm{V}$ peak.

The line-side inputs to the TNETS2020A operate in either differential or single-ended mode. For differential-mode operation, both inputs are used. For single-ended mode operation, either input can receive the line signal with the other input connected to GND through a capacitor (see Figure 1).
line-side bipolar data to terminal-side digital data (continued)


Figure 1. External Component Connections
The TNETS2020A uses a phase-locked loop (PLL) to recover the clock signal from the incoming bipolar line signal. REFCK is used to calibrate the PLL and requires an input signal with a frequency of 44.736 MHz $\pm 200 \mathrm{ppm}$ for DS-3 operation. A tolerance of $\pm 20 \mathrm{ppm}$ is required for a DS-3 AIS signal. For STS-1 operation, a clock frequency of $51.84 \mathrm{MHz} \pm 200 \mathrm{ppm}$ is required. The data output from the clock-recovery circuit consists of two signals representing the positive and negative pulses of the bipolar signal. If the B3ZS decoder is enabled (B3ZSDIS is high), the data is restored to its original NRZ digital data format. A coding-violation pulse is generated when the input signal violates the B3ZS encoding sequence defined in Table 6 of ANSI T1.102-1989. If the B3ZS decoder is disabled, the $P$ and $N$ signals are passed on to the output stage.
The TNETS2020A detects a loss-of-signal condition and sets $\overline{\mathrm{DLOS}}$ low to indicate the loss has occurred. $\overline{\mathrm{DLOS}}$ becomes active when $175 \pm 75$ consecutive zeros occur on the input. DLOS remains active until an average pulse density of $33 \%$ or greater is detected over a period of $175 \pm 75$ clock cycles, starting with the receipt of a pulse.
terminal-side digital data to line-side transmit
The TNETS2020A accepts terminal-side digital data that is in one of two forms and converts it to either a DS-3 or STS-1 line format. The device accepts either NRZ data or P and N data. A high on the P -data input represents a positive pulse in the B3ZS encoded line data, and a high on the N -data input represents a negative pulse. The P- and N-data streams must be encoded to meet the B3ZS line code required for DS-3 or STS-1 transmission prior to being sent to the TNETS2020A. For NRZ data, the TNETS2020A performs the B3ZS encoding. The choice of NRZ or P- and N-data input is made with B3ZSDIS, which is also used to determine whether the terminal-side output is NRZ or P- and N-data. Both the terminal-side input and output are in either NRZ or Pand N -data format. When the combined NRZ data input is chosen, the data is input through TP/TD and TN should be tied to ground. A phase-locked loop is used in the input to desensitize the output pulse duration and amplitude to changes in the input-clock duty cycle.

The TNETS2020A contains the filtering and processing required to transform the B3ZS encoded NRZ data into pulses that meet the DS-3 or STS-1 output masks. The output is buffered enabling the device to directly drive a line transformer via DOUT. DOUT can be disabled by taking DSXDIS low.
An additional feature offered by the TNETS2020A is the transmit DS-3 AIS generation that is compliant to BellCore specification TR-TSY-000191. When TAIS goes low, the TNETS2020A transmits a DS-3 AIS line signal. To meet the AIS-transmission stability requirements, an input clock stable to $\pm 20 \mathrm{ppm}$ must be used as the input to REFCK ( $\pm 200 \mathrm{ppm}$ is allowed for non-AIS operation). Since the STS-1 AIS signal is different from the DS-3 AIS signal, this feature should not be used for STS-1 applications.

## loopback

The TNETS2020A provides line-side and terminal-side loopback paths. The line-side (bipolar-to-bipolar) loopback is activated when LNLBK goes low and enables a loopback from DI1/DI2 to DOUT via the adaptive equalizer/AGC, clock recovery, B3ZS decoder, B3ZS encoder, TX I/O control, and output control functions. The terminal-side (digital-to-digital) loopback is activated when TRLBK goes low and enables a loopback from the transmitter inputs to the receiver outputs via the RX I/O control function only. These loopbacks can be operated simultaneously or independently.

Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AGND | $\begin{gathered} 3,4,24,29, \\ 33,36,39 \end{gathered}$ |  | Analog ground ( $0-\mathrm{V}$ reference) |
| AVCC | $\begin{gathered} 5,6,25,28 \\ 30,34,37 \end{gathered}$ |  | Analog supply voltage, $5 \mathrm{~V} \pm 5 \%$ |
| B3ZSDIS | 23 | 1 | B3ZS codec disable. Disables B3ZS encoder and decoder. |
| BIST | 22 | 0 | Built-in self test. Manufacturing test output. |
| CLKI | 7 | 1 | Terminal-side data clock input |
| CLKO | 14 | 0 | Recovered output clock |
| $\overline{\text { CLKO }}$ | 13 | 0 | Recovered output clock inverted |
| CV | 18 | 0 | B3ZS coding violation indicator |
| DI1, DI2 | 31, 32 | I | Line-side inputs |
| $\overline{\text { DLOS }}$ | 20 | 0 | Digital loss-of-line input signal indicator. $\overline{\text { DLOS }}$ becomes active when $175 \pm 75$ consecutive zeros occur on the line and becomes inactive upon detection of an average pulse density of $33 \%$ or more over a period of $175 \pm 75$ clock cycles after an input pulse is detected. |
| DOUT | 38 | 0 | DSX line-side output |
| $\overline{\text { DSXDIS }}$ | 41 | 1 | DSX output disable. Disables DOUT. |
| GND | 11, 12 |  | Digital ground (0-V reference) |
| LNLBK | 1 | 1 | Line-side loopback enable |
| RAIS | 19 | 1 | Receive alarm-indication signal enable. If $\overline{\text { RAIS }}$ is low, the generation of a DS-3 alarm-indication signal on the receiver output lines is enabled. If $\overline{\mathrm{RAIS}}$ is high, normal receiver outputs are enabled. |
| REFCK | 21 | 1 | Reference clock. When the DS-3 AIS generator is not needed, the REFCK tolerance is $\pm 200 \mathrm{ppm}$. When the DS-3 AIS generator is needed, the REFCK tolerance is $\pm 20 \mathrm{ppm}$. |
| RN | 15 | 0 | Terminal-side output for N data |
| RPLLC1 | 26 |  | CLK recovery PLL filter. NC (leave floating). |
| RPLLC2 | 27 |  | CLK recovery calibration PLL filter. NC (leave floating). |
| RP/RD | 16 | 0 | Terminal-side output for combined NRZ data; P-data output for split P- and N-data stream |
| $\overline{\text { RZTXIN }}$ | 43 | 1 | Transmit RZ input enable. $\overline{\text { RZTXIN }}$ enables the B3ZS encoded return-to-zero pulses (that are properly timed) on the transmitter TP/TD and TN inputs when low. CLKI and B3ZSDIS must be connected low in this mode. |
| TAIS | 44 | 1 | Transmit alarm-indication signal enable. If TAIS is low, the generation of a DS-3 alarm-indication signal on the transmit output lines is enabled. If $\overline{\mathrm{TAIS}}$ is high, normal transmit outputs are enabled. |
| TN | 8 | 1 | Terminal-side input for N -data input stream; tie to ground if unused |
| TP/TD | 9 | 1 | Terminal-side input for combined NRZ data; P data input for split P and N data stream |
| TPLLC | 35 |  | Transmitter calibration PLL capacitor, $0.01 \mu \mathrm{~F}$ to ground |
| TRLBK | 2 | 1 | Terminal-side loopback enable |
| $\mathrm{V}_{\text {CC }}$ | 10, 17 |  | Digital supply voltage, $5 \mathrm{~V} \pm 5 \%$ |
| ZERO | 42 | 1 | Short cable-line buildout control. Improved DOUT for short cables (<50 ft). |
| NC | 40 |  | No connection (leave floating) |

## absolute maximum ratings over operating free-air temperature range $\dagger$

> Storage temperature range ............................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
> Power dissipation
> 1.1 W
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the AGND terminals.
recommended operating conditions

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | 4.75 | 5.25 | V |
| High-level input voltage | CMOS | 3.15 |  | V |
|  | TTL | 2 |  |  |
| Low-level input voltage | CMOS |  | 1.65 | V |
|  | TTL |  | 0.8 |  |
| Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | High-level output voltage |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 4.25 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| 1 | Input current | TTL | $V_{C C}=5.25 \mathrm{~V}$ |  |  |  | 0.55 | mA |
|  |  | CMOS |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| ICC | Supply current |  | Outputs termina |  |  | 180 | 220 | mA |
| $\mathrm{C}_{i}$ | Input capacitance |  |  |  |  |  | 10 | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
switching characteristics

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{r}$ | Rise time | $C_{L}=15 \mathrm{pF}$ | 1.7 | 2.7 | 4.2 |  |
| $\mathrm{tf}^{\text {f }}$ | Fall time |  | 1.9 | 2.8 | 4.1 | ns |

timing requirements, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ (see Note 2 and Figure 2)

| NO. |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle, CLKO | 45\% |  | 55\% |  |
| 1 | $\mathrm{t}_{\mathrm{C}}(\mathrm{CLKO}) 1$ | Clock cycle time, CLKO, DS-3 | 22.353 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{C} \text { (CLKO)2 }}$ | Clock cycle time, CLKO, STS-1 | 19.290 |  |  | ns |

NOTE 2: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.
operating characteristics, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ (see Note 2 and Figure 2)

| NO. |  | Melay time from CLKO $\downarrow$ to RP valid | MIN | MAX |
| :---: | :--- | :--- | :---: | :---: |
| 3 | $t_{\mathrm{d}(\mathrm{CL}-\mathrm{RPV})}$ | UNIT |  |  |
| 3 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CL}-\mathrm{RDV})$ | Delay time from CLKO $\downarrow$ to RD valid | 0.5 | 5 |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CL}-\mathrm{RNV})}$ | Delay time from CLKO $\downarrow$ to RN valid | 0.5 | 5 |

NOTE 2: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 2. Receiver CLKO to Data Output
timing requirements, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ max (see Note 2 and Figure 3)

| NO. |  | Muty cycle, $\overline{\text { CLKO }}$ | MIN | NOM |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MAX | UNIT |  |
| 1 | $t_{C}(C L K O) 1$ | Clock cycle time, $\overline{\text { CLKO, DS-3 }}$ | $45 \%$ | $55 \%$ |
| 2 | $t_{C}(C L K O) 2$ | Clock cycle time, $\overline{\text { CLKO }}$, STS-1 | 22.353 |  |

NOTE 2: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.
operating characteristics, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ max (see Note 2 and Figure 3)

| NO. |  |  | MIN | MAX |
| :---: | :--- | :--- | :---: | :---: |
| 3 | $t_{d}(C H-R P V)$ | UNIT |  |  |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CH}-\mathrm{RDV})}$ | Delay time from $\overline{\mathrm{CLKO}} \uparrow$ to RP valid | 0.75 | 5 |
| $\overline{\mathrm{CLKO}} \uparrow$ to RD valid | 0.75 |  |  |  |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CH}-\mathrm{RNV})}$ | Delay time from $\overline{\mathrm{CLKO}} \uparrow$ to RN valid | 5 | ns |

NOTE 2: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 3. Receiver CLKO to Data Output

SDNS006C－APRIL 1992－REVISED DECEMBER 1994
timing requirements，$C_{L}=15 \mathrm{pF} \max$（see Note 2 and Figure 4）

| NO． |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle，CLKI | 40\％ |  | 60\％ |  |
| 1 | $\mathrm{t}_{\text {c（CLKI）} 1}$ | Clock cycle time，CLKI，DS－3 |  | 22.353 |  | ns |
| 2 | ${ }^{\mathrm{t}_{\mathrm{C}}(\mathrm{CLKI}) 2}$ | Clock cycle time，CLKI，STS－1 |  | 19.290 |  | ns |
| 3 | $\mathrm{t}_{\text {su }}$（TP） | Setup time，TP valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 3 | $\mathrm{t}_{\text {su（TD）}}$ | Setup time，TD valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 3 | $\mathrm{t}_{\text {su }}$（TN） | Setup time，TN valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 4 | $t_{\text {h（TP）}}$ | Hold time，TP valid after CLKI $\uparrow$ | 2 |  |  | ns |
| 4 | th（TD） | Hold time，TD valid after CLKI $\uparrow$ | 2 |  |  | ns |
| 4 | th（TN） | Hold time，TN valid after CLKI $\uparrow$ | 2 |  |  | ns |

NOTE 2：Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable．


Figure 4．Transmitter－Input Timing
operating characteristics， $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$（see Note 2 and Figure 5）

| NO． |  | MIN | TYP | MAX | UNITt |  |
| :---: | :--- | :--- | ---: | ---: | ---: | :---: |
|  | $t_{d}$ | Delay time from occurrence of violation to $C V$ valid | 7 |  | UI |  |
| $1 \ddagger$ | $t_{w}(\mathrm{CVH}) 1$ | Pulse duration，CV high | 0.9 | 1 | 1.1 | UI |
| $2 \S$ | $t_{w}(\mathrm{CVH}) 2$ | Pulse duration， CV high | 0.8 | 0.9 | 1 | UI |

$\dagger \mathrm{UI}($ unit interval $)=1 /$ system clock frequency
$\ddagger$ Pulse duration is measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ ．
§ Pulse duration is measured at $\mathrm{V}_{\mathrm{OH}}$ ．
NOTE 2：$\quad$ Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable．


Figure 5．Coding－Violation Pulse

## APPLICATION INFORMATION

receiver-operation input requirements (see Figure 10 and Note 3)

| PARAMETER |  |  |
| :--- | :--- | :--- |
| Interface cable | AT\&T $728 \mathrm{~A} / 734 \mathrm{~A}$ coaxial (or equivalent) |  |
|  | DS-3 | $44.736 \mathrm{Mbit} / \mathrm{s} \pm 20 \mathrm{ppm}$ |
|  | STS-1 | $51.840 \mathrm{Mbit} / \mathrm{s} \pm 20 \mathrm{ppm}$ |
| Line code | B3ZS |  |
| Input-signal amplitude | Single ended | $35 \mathrm{mV}-1 \mathrm{~V}$ |
|  | Differential | $35 \mathrm{mV}-1 \mathrm{~V}$ (differential amplitude between DI1 and DI2) |
| Cable length |  | $0-450 \mathrm{ft}$ |
| Input-return loss | DS-3 | $>26 \mathrm{~dB}$ at 22.368 MHz with external 75- $\Omega$ resistor (effect of external transformer excluded) |
|  | STS-1 | $>26 \mathrm{~dB}$ at 25.920 MHz with external $75-\Omega$ resistor (effect of external transformer excluded) |
| Input resistance | $>5 \mathrm{k} \Omega$ |  |
| Signal-to-noise tolerance | No greater than either the value produced by adjacent pulses in the data stream or $\pm 10 \%$ of <br> the peak-pulse amplitude (whichever is greater) |  |
| Input-jitter tolerance, DS-3 and STS-1 | See Figures 6 and 7 |  |
| Jitter transfer | As shown in Figure 8 (typical) |  |
| Interferring-signal tolerance | A sinusoidal signal at one-half the system frequency whose amplitude is at a maximum level <br> of -18 dB (see Figure 9 ). |  |
| Signal coupling | The input signal must be ac coupled to the device via a transformer or capacitor. |  |

NOTE 3: A $75-\Omega \pm 5 \%$ output load is assumed in these specifications.
receiver-operation output specifications (see Figure 10 and Note 3)

| PARAMETER | VALUE |
| :--- | :--- |
| Clock recovery jitter peaking | $1 \mathrm{~dB} \max$ |
| Clock recovery PLL pull-in time | $<100 \mu \mathrm{~s}$ |
| Sequences reported as coding violations | ,,++-- not BOV, not 00V, and three or more consecutive zeros (excessive zeros) |

NOTE 3: A $75-\Omega \pm 5 \%$ output load is assumed in these specifications.

## APPLICATION INFORMATION

transmitter-operation specifications (see Figure 10 and Note 3)

| PARAMETER |  | VALUE |
| :---: | :---: | :---: |
| DOUT output characteristics (ZERO high) | Pulse shape (DS-3) | As defined by Figure 2 in ANSI TI.404-19xx, TIE1.2/93-004 |
|  | Pulse shape (STS-1) | As defined by Figure 4-10 in TR-NWT-000253, Issue 8, October 1993 |
|  | Amplitude | $\pm 0.81 \mathrm{~V} \pm 10 \%$ for DS-3, $\pm 0.95 \mathrm{~V} \pm 10 \%$ for STS-1 |
|  | Output jitter | 0.05 UI max with jitter-free input clock on CLKI |
| DOUT output characteristics (ZERO low) | Pulse shape (DS-3) | As defined by Figure 2 in ANSI TI.404-19xx, TIE1.2/93-004 |
|  | Pulse shape (STS-1) | As defined by Figure 4-10 in TR-TSY-000253 with 0 to 50 ft of output cable |
|  | Amplitude | $\begin{aligned} & \pm 0.67 \mathrm{~V} \pm 10 \% \text { for } \mathrm{DS}-3 \\ & \pm 0.8 \mathrm{~V} \pm 10 \% \text { for } \mathrm{STS}-1 \end{aligned}$ |
|  | Pulse shape (DS-3) | As defined by Figure 9.6 in TR-TSY-000499 |

NOTE 3: A $75-\Omega \pm 5 \%$ output load is assumed in these specifications.
AIS and loopback-control signal arbitration

| $\overline{\text { RAIS }}$ | $\overline{\text { TAIS }}$ | $\overline{\text { LNLBK }}$ | $\overline{\text { TRLBK }}$ | TERMINAL <br> OUTPUT | LINE <br> OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | Normal | Normal |
| 1 | 0 | X | 1 | Normal | AIS |
| 1 | 0 | X | 0 | Terminal loopback | AIS |
| 0 | 1 | 1 | X | AIS | Normal |
| 0 | 1 | 0 | X | AIS | Line loopback |
| 0 | 0 | X | X | AIS | AIS |
| 1 | 1 | 1 | 0 | Terminal loopback | Normal |
| 1 | 1 | 0 | 1 | Normal | Line loopback |
| 1 | 1 | 0 | 0 | Terminal loopback | Line loopback |

## APPLICATION INFORMATION

## power-down mode

To reduce the current required by the device when either the transmitter or receiver is not used, the following power terminals must be tied to ground:

- Receiver-only operation: Ground terminals 5,6, and 37 for a supply current reduction of approximately 10 mA
- Transmitter-only operation: Ground terminals 25,28 , and 30 for a supply current reduction of approximately 80 mA


## jitter performance

Preliminary tests have been executed on the TNETS2021A device to qualitatively characterize jitter performance. Typical data is provided in Figures 6, 7, and 8. This information is for reference only and is not intended to be used as precise performance parameters for these devices. Although the data was taken on the TNETS2021A, the results are also valid for the TNETS2020A. For STS-1, jitter-tolerance requirements (as specified in Bellcore TR-NWT-000253) are exceeded (see Figure 7).

## receiver jitter tolerance

Receiver jitter-tolerance data is plotted in Figure 6 and Figure 7. The device meets DS-3 jitter-tolerance requirements (as specified in Bellcore TR-TSY-000499) for both Category I and Category II equipment (see Figure 6). The flat tolerance exhibited from 10 Hz to 40 kHz results from an overrange condition in the test equipment. Actual jitter tolerance in this range exceeded 20 UI , peak-to-peak.

| Test setup: |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Instrument: | HP3784A | Transmit interface: | XCON 75 B3ZS | Receive interface: | Binary TTL |
| Temperature: | Room | Transmit clock: | Standard rate DS-3 +0 ppm | Receive clock: | DS-3 |
| Supply: | 5 V | Transmit pattern: | PRBS 15 zero substitution 000 | Receive pattern: | As per transmit |
| Filtering: | None |  |  | Receive hit threshold: | 0.500 UIP |

Figure 6. DS-3 Receive Jitter-Tolerance Data

## APPLICATION INFORMATION

## receive jitter tolerance (continued)



Figure 7. STS-1 Receive Jitter-Tolerance Data

## jitter transfer

Typical jitter-transfer data for both the receiver and transmitter sections of the TNETS2021A is plotted in Figure 8. The device does not, and is not designed to, meet the TR-TSY-000499 jitter-transfer requirements ( < 0.1 dB ) for Category II equipment (regenerators). TR-TSY-000499 does not impose requirements for Category I equipment of this type. Such requirements are application dependent.

In a looped-back configuration (through the receive path and externally looped back through the transmit path), in the absence of applied input jitter, the amount of jitter introduced by the TNETS2020A is a maximum 0.065 UIs of peak-to-peak jitter over a jitter-frequency range of 20 Hz to 1 MHz (filter with high pass of 10 Hz and a low pass of 1.1 MHz ). With applied input jitter, the maximum output jitter is the applied input jitter plus the above jitter introduced by the TNETS2020A.

## APPLICATION INFORMATION

## jitter transfer (continued)



Test setup (for receive-jitter testing; transmit similar):

| Instrument: | HP3784A | Jitter input: | 0.75 UI p-p | Receive interface: | Binary TTL |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Temperature: | Room | Transmit interface: | XCON 75 B3ZS | Receive clock: | DS-3 |
| Supply: | 5 V | Transmit clock: | Std rate DS-3 + 0 ppm | Receive pattern: | As per transmit |
| Filtering: | 10 Hz HP | Transmit pattern: | PRBS 15 zero substitution 000 | Receive hit threshold: | 0.500 UIP |

Figure 8. Typical Jitter-Transfer Data

## jitter generation

For DS-3, Bellcore Technical Reference TR-TSY-000499, Issue 3, December 1989 specifies the maximum-jitter generation to be 1 UI peak-to-peak at the output of the terminal receiver for Category I equipment.
For STS-1, Bellcore Technical Reference TR-NWT-000253, Issue 2, December 1991 specifies the maximum-jitter generation to be 1.5 UI peak-to-peak maximum at the output of the terminal receiver for Category I equipment.
In a looped-back configuration (through the transmit path and externally looped back through the receive path), the DS-3/STS-1 jitter generation within the TNETS2020A is 0.145 Ul peak-to-peak maximum for all frequencies specified in these two standards.


Figure 9. Interference-Margin Test Configuration

## APPLICATION INFORMATION



Figure 10. External Connections for Operation

- Line- and Terminal-Side DS-3 Alarm Indication Signal (AIS) Insertion
- Full-Loopback Capability
- Coding-Violation and Excessive-Zeros Monitors
- Loss-of-Signal Monitor
- On-Chip Line Buffer/Filter and Line Build-Out Bypass
- Power-Down Mode
- Packaged in 68-Pin Plastic Leaded Chip Carrier (FN)
- Single-Chip Line Interface for DS-3 and STS-1 Signals
- Single 5-V Power Supply
- Meets Crossconnect-Frame Mask Requirements
- Adaptive Equalization of 0 to 450 Feet of Cable
- Input Dynamic Range of 29 dB ( $35 \mathrm{mV}-1 \mathrm{~V}$ )
- Meets Approved DS-3/STS-1 Jitter Requirements
- Selectable B3ZS Line Encoding/Decoding



## description

The advanced STS-1/DS-3 receiver/transmitter TNETS2021A performs the transmit and receive line-interface functions required for transmission of STS-1 ( $51.840 \mathrm{Mbit} / \mathrm{s}$ ) and DS-3 ( $44.736 \mathrm{Mbit} / \mathrm{s}$ ) signals across a coaxial interface. The TNETS2021A operates from a single $5-\mathrm{V}$ supply with a minimum number of passive external components. Performance monitoring, loopbacks, AIS generation, and B3ZS encoding/decoding functions are included. A single-chip solution is used for interfacing DS-3 or STS-1 signals to DSX or STS-X cross-connect frames. The TNETS2021A meets all applicable ANSI, Bellcore, and CCITT interconnection specifications for a wide range of system applications.
functional block diagram


## detailed description

## receiver functions

The adaptive equalizer/AGC in the receiver channel is used to recover CMOS-level P - and N -rail data from the bipolar B3ZS-encoded input pulses. The AGC has a dynamic range of $29 \mathrm{~dB}(35 \mathrm{mV}$ to 1 V ). This allows the device to be used in applications where the input signal is attenuated beyond the level of the TR499 template (such as bridging repeaters or protection switches). Adaptive equalization is included to restore the integrity of the signal after it has been attenuated by the frequency-dependent loss due to 450 feet of coaxial cable. The equalized and gain-controlled differential signals can be monitored at the EYEP and EYEN terminals.

Differential inputs DI1 and DI2 allow optimum performance of the device in noisy environments. Alternatively, single-ended operation can be used in less critical environments or where the use of a transformer is not desired (the input signal can be ac coupled through a capacitor). When the differential mode is used, the maximum single-ended ac input level on either input pin is 0.5 V ( 1 V differential). For larger input levels, a step-down transformer or resistive attenuation should be used.
The PLL-based clock-recovery circuit is used to recover a CMOS-level clock from the equalized and sliced input pulses.

# TNETS2021A ADVANCED STS-1/DS-3 RECEIVER/TRANSMITTER 

receiver functions (continued)
The B3ZS decoder circuit decodes the B3ZS-encoded line-side signal and detects coding errors and excessive zeros in the incoming data stream. An active-high pulse is generated on the coding violation (CV) output when the input signal violates the B3ZS-encoding sequence. An active-low pulse is generated on the EXZ output when a string of three or more zeros is detected and it remains low until a one is detected. The $\overline{\text { B3ZSDIS }}$ control input is used to disable this function.

The RX I/O-control circuit multiplexes the appropriate signals to the receiver terminal-side outputs. The output NRZ data formats include:

- B3ZS-decoded outputs that are recovered from the line (RP/RD contains recovered data and RN is held low).
- Encoded outputs from the clock-recovery circuit (RP/RD contains positive data and RN contains negative data). This mode allows an external device such as a DS-3 framer to perform the B3ZS-encoding and decoding functions. B3ZSDIS enables this mode.
- Loopback signals from the transmitter terminal-side inputs when TRLBK is low.
- AIS format signals when $\overline{\text { RAIS }}$ is low.

CLKO and $\overline{\text { CLKO }}$ provide true and inverted clocks for the above formats. $\overline{\text { RXDIS }}$ forces RP/RD and RN to a low state. The LOS-detector circuit generates outputs that indicate the presence of the line-side input signal(s). DLOS goes low when a string of $175 \pm 75$ consecutive zeros occurs on the line. This output is reset when the detected ones density or quantity is $33 \%$ or greater for $175 \pm 75$ pulses. $\overline{\text { ALOS }}$ goes high when the ones density is greater than $33 \%$ for $175 \pm 75$ pulses and goes low when the ones density is less than $28 \%$ for $175 \pm 75$ pulses. $\overline{\text { ALOS }}$ can toggle when the ones density is between $28 \%$ and $33 \%$.

## transmitter functions

The TX I/O-control circuit multiplexes the appropriate signals for use by the transmitter. The selectable formats include:

- Unencoded-NRZ input data (TP/TD contains data and TN must be grounded).
- B3ZS-encoded NRZ input data (TP/TD contains positive data and TN contains negative data). B3ZSDIS enables this mode.
- B3ZS-encoded RZ input data (TP/TD contains positive data and TN contains negative data). This mode is enabled by RZTXIN.
- Loopback signals from the B3ZS decoder when $\overline{\text { LNLBK }}$ is low.
- AIS format signals when TAIS is low.
- PRBS generator outputs when TESTO is low.

CLKI is the input clock for the above formats. When RZTXIN is low, CLKI is ignored.
The B3ZS-encoder circuit encodes the input NRZ data to be compliant with ANSI Specification T1.102A. The $\overline{\text { B3ZSDIS }}$ control input can be used to disable this circuit. $\overline{\text { B3ZSDIS }}$ must be low when RZTXIN is low. The output-control circuit contains the formatting circuitry required to transform the B3ZS-encoded data into pulses that meet the requirements for the DS-3 and STS-1 line rates. An internal line driver enables the TNETS2021A to drive these signals directly into the $75-\Omega$ load of the output cable.

## transmitter functions (continued)

$\overline{\text { DSXDIS }}$ determines which of two output types is enabled. DOUT is a single-ended output that meets the STS-1/DS-3 templates. An internal transversal filter is used to create this output. DO1 and DO2 are rectangular pulses representing level-translated versions of the input P/N digital signals. An external transformer is required to translate these signals to the appropriate polarity. When DSXDIS is high, DOUT is enabled. When DSXDIS is low, DO1/DO2 are enabled.
An external capacitor connected to TPLLC is required for the internal PLL, which is used to calibrate the transversal-filter circuit. ZERO improves the DOUT pulse shape for short cable.

## loopbacks and AIS insertion

The loopback-control circuit enables the input signals of the TNETS2021A to loopback on both the line and terminal sides of the device. When TRLBK is low, TP/TD, TN, and CLKI are directly looped back to RP/RD, TN, and CLKO via the RXI/O-control circuit. When LNLBK is low, DI1/DI2 are looped back to the DOUT or DO1/DO2 outputs via the adaptive equalizer/AGC, clock-recovery, B3ZS-decoder, B3ZS-encoder, TX I/O control, and output-control functions. These loopbacks can be operated independently or simultaneously.
The DS-3 AIS-generator circuit generates a DS-3 alarm indication signal (AIS) that is compliant with TR191 on the line or terminal sides of the device (select with TAIS or $\overline{\text { RAIS }}$ ). For STS-1 operation, inputs to the device must contain the correct overhead required for path sectionalization (this circuit generates DS-3 format AIS only).
testability
The PRBS generator and PRBS analyzer provide an internal BIST function on the TNETS2021A. When TESTO is low, the output of the PRBS generator is driven through the TX I/O control, B3ZS-encoder, and output-control circuits to DOUT. This output can be looped back to the receiver DI1 or DI2 inputs via an external capacitor. A PRBS analyzer monitors the output of the RX I/O-control circuit. If the output signals conform to the correct $2^{15}$ pattern, BIST goes high. The PRBS analyzer always functions regardless of the state of TESTO. When a valid $2^{15}$ pattern appears at the receiver outputs, BIST goes high. Since this function sends signals through all of the datapath blocks in the device, it is particularly useful for screening die during a wafer test. This test must be run with B3ZSDIS held high.
$\overline{\text { TEST1 }}$ enables an auxiliary terminal-side loopback primarily intended for use during device debug. Signals from the transmitter inputs are routed through the TX I/O control, B3ZS-encoder, clock-recovery, B3ZS-decoder, and RX I/O control circuits to the receiver outputs.

## input reference clock

An input CMOS-level clock applied to REFCK is required for the TNETS2021A to operate. Typically, this is supplied by a local oscillator on the board. The tolerance required is $\pm 200 \mathrm{ppm}$ for operation when the DS-3 AIS generator is not used. To generate a valid AIS pattern, a tolerance of $\pm 20 \mathrm{ppm}$ is required.

## Terminal Functions

power supply and ground

| TERMINAL |  |
| :---: | :---: | :--- | :--- |
| NAME | NO. | I/O $\quad$ DESCRIPTION

## receive interface

| TERMINAL |  | $1 / 0$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| $\overline{\text { ALOS }}$ | 29 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Analog loss of signal. $\overline{\text { ALOS }}$ goes low when pulse density is < $28 \%$ for $175 \pm 75$ pulses and clears when pulse density is $>33 \%$ for $175 \pm 75$ pulses. ALOS can toggle when between $28 \%$ and $33 \%$. |
| BIST | 34 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Buil-in self-test. BIST goes high when a valid PRBS pattern is detected. |
| CLKO | 21 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Clock output. CLKO is the receive clock. |
| $\overline{\text { CLKO }}$ | 20 | (CMOS) | Inverted clock output. CLKO is the inverted receive clock. |
| CV | 27 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Coding violation. CV goes high when incoming data violates B3ZS code. |
| DI1 | 48 | $\begin{gathered} 1 \\ \text { (analog) } \end{gathered}$ | Data in 1. Line-side input. For single-ended operation, DI1 or DI2 must be ac coupled to ground via a capacitor. For differential operation, DI1 and DI2 are tied directly to a transformer. |
| D12 | 49 | $\begin{gathered} 1 \\ \text { (analog) } \end{gathered}$ | Data in 2. Line-side input. For single-ended operation, DI2 or DI1 must be ac coupled to ground via a capacitor. For differential operation, DI1 and DI2 are tied directly to a transformer. |
| $\overline{\text { DLOS }}$ | 32 | (CMOS) | Digital loss of signal. $\overline{\mathrm{DLOS}}$ goes low when $175 \pm 75$ consecutive zeros appear in the incoming data stream and clears when pulse density is $>33 \%$ for $175 \pm 75$ pulses. |
| EXZ | 31 | $\begin{gathered} 0 \\ \text { (CMOS) } \end{gathered}$ | Excessive zeros. $\overline{\text { EXZ }}$ goes low when three or more consecutive zeros occur in the input data stream. |
| EYEN | 41 | (analog) | Negative eye-pattern monitor. EYEN monitors the inverted AGC and equalized output from the adaptive-equalizer/AGC circuit. |
| EYEP | 42 | $\begin{gathered} 0 \\ \text { (analog) } \end{gathered}$ | Positive eye-pattern monitor. EYEP monitors the noninverted AGC and equalized output from the adaptive-equalizer/AGC circuit. |
| RN | 22 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Receiver negative. RN generates negative rail data when $\overline{\text { B3ZSDIS }}$ is low and is held low when B3ZSDIS is high. |
| $\begin{aligned} & \hline \text { RPLLC1 } \\ & \text { RPLLC2 } \end{aligned}$ | $\begin{aligned} & 38 \\ & 39 \end{aligned}$ | $\begin{gathered} 1 \\ \text { (analog) } \end{gathered}$ | Receiver PLL capacitor 1 and capacitor 2. Leave floating. |
| RP/RD | 23 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Receiver positive/data. RP/RD generates B3ZS decoded combined data ( $\overline{\text { B3ZSDIS }}$ high) or positive rail data ( $\overline{\mathrm{B} 3 Z S D I S}$ low). |

## Terminal Functions (Continued)

## transmit interface

| TERMINAL |  |  |  |
| :---: | :---: | :---: | :--- |
| NAME | NO. | I/O |  |
| CLKI | 14 | I <br> (CMOS) | Transmitter input clock |
| DO1 | 60 | O <br> (analog) | Data out positive. DO1 is the rectangular positive-pulse output enabled when $\overline{\text { DSXDIS }}$ is low. |
| DO2 | 58 | O <br> (analog) | Data out negative. DO2 is the rectangular negative-pulse output enabled when $\overline{\text { DSXDIS }}$ is low. |
| DOUT | 56 | O <br> (analog) | Data out. DOUT is the DSX filtered single-ended output enabled when $\overline{\text { DSXDIS }}$ is high. |
| TN | 15 | I <br> (CMOS) | Transmitter negative. TN is the input for negative-rail data when $\overline{\text { B3ZSDIS }}$ is low. TN must be tied low <br> when $\overline{\text { B3ZSDIS }}$ is high. |
| TPLLC | 52 | I <br> (analog) | Transmit PLL capacitor. TPLLC is the capacitor input for transversal-filter calibration PLL <br> (see Figure 9). |
| TP/TD | 16 | I <br> (CMOS) | Transmitter positive/data. TP/TD is the input for unencoded combined data ( $\overline{\text { B3ZSDIS }}$ high) or <br> positive-rail data (B3ZSDIS low). |

## control/reference inputs (see Note 1)

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| B3ZSDIS | 35 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | B3ZS codec disable. $\overline{\text { B3ZSDIS }}$ disables the internal B3ZS encoder and decoder functions. |
| DSXDIS | 64 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Transmit DSX output disable. $\overline{\text { DSXDIS }}$ disables DOUT and enables DO1/DO2. |
| $\overline{\text { LNLBK }}$ | 68 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Line-loopback enable. $\overline{\text { LNLBK }}$ enables a loopback from DI1/D12 to DOUT or DO1/DO2 via the adaptive-equalizer/AGC, clock-recovery, B3ZS-decoder, B3ZS-encoder, TX //O-control and output-control circuits. |
| RAIS | 28 | $\begin{gathered} 1 \\ (T T L) \end{gathered}$ | Receive alarm indication signal enable. $\overline{\text { RAIS }}$ enables generation of DS-3 AIS on the receiver outputs (see Note 1). |
| REFCK | 33 | $\begin{gathered} \text { I } \\ \text { (CMOS) } \end{gathered}$ | Reference clock input. REFCK is the input reference clock at the system frequency required for chip operation. Required tolerance is $\pm 200 \mathrm{ppm}$ when DS-3 AIS generation is not required and $\pm 20 \mathrm{ppm}$ when DS-3 AIS generation is required. |
| $\overline{\mathrm{RXDIS}}$ | 25 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Receive output disable. $\overline{\mathrm{RXDIS}}$ forces RP/RD and RN to a low state. |
| $\overline{\text { RZTXIN }}$ | 66 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Transmit RZ input enable. $\overline{\text { RZTXIN }}$ goes low to accept B3ZS-encoded return-to-zero pulses on TP/TD and TN. CLKI and $\overline{\mathrm{B} 3 Z S D I S}$ must be tied low in this mode. |
| TAIS | 67 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Transmit AIS enable. TAIS enables generation of DS-3 AIS on the transmitter outputs (see Note 1). |
| TESTO | 30 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Test in $0 . \overline{\text { TEST0 }}$ enables internal BIST function (PRBS generator/analyzer). |
| TEST1 | 62 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Test in 1. TEST1 enables a terminal-side loopback from TP/TD and TN to the receiver outputs via the TX I/O control, B3ZS-encoder, clock-recovery, B3ZS-decoder, and RX I/O-control circuits. |
| $\overline{\text { TRLBK }}$ | 1 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Terminal loopback enable. $\overline{\text { TRLBK }}$ enables a loopback from the transmitter inputs to the receiver outputs via the RX I/O-control circuits only. |
| ZERO | 65 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Transmit zero cable enable. $\overline{\text { ZERO }}$ improves DOUT output mask for short cable lengths (<50 ft). |

NOTE 1: DS-3 AIS is defined as a valid M-frame with proper subframe structure. The data payload is $1011 \ldots$. sequence starting with a 1 after each overhead bit. Overhead bits are: $F 0=0, F 1=1, M 0=0, M 1=1 ; C$ bits are set to $0 ; X$ bits are set to 1 ; and $P$ bits are set for valid parity.
absolute maximum ratings over operating free－air temperature range（unless otherwise noted）$\dagger$

```
Supply voltage range, V (CC (see Note 2) ....................................................... - . 0.3 V to 7 V
Input voltage range, V , . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 V to V V . . . . . . . . . . . . . . . V
Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 40年年 to 85*
Operating junction temperature, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150.0
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 55*
```

$\dagger$ Stresses beyond those listed under＂absolute maximum ratings＂may cause permanent damage to the device．These are stress ratings only，and functional operation of the device at these or any other conditions beyond those indicated under＂recommended operating conditions＂is not implied．Exposure to absolute－maximum－rated conditions for extended periods may affect device reliability．
NOTE 2：All voltage values are with respect to the AGND terminals．
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High－level input voltage | CMOS | 3.15 |  |  | V |
|  |  | TTL（see Note 3） | 2 |  |  |  |
| $V_{\text {IL }}$ | Low－level input voltage | CMOS |  | 1.65 |  | V |
|  |  | TTL（see Note 3） |  |  | 0.8 |  |
| OH | High－level output current |  |  |  | 4 | mA |
| IOL | Low－level output current |  |  |  | 4 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free－air temperature |  | －40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3：Input pad has a $20-\mathrm{k} \Omega$ internal pullup resistor．
electrical characteristics over recommended operating free－air temperature range（unless otherwise noted）

| PARAMETER |  |  | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | High－level output voltage | 4－mA CMOS | $\mathrm{IOH}=-4 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}-0.5$ | V |
| VOL | Low－level output voltage | 4－mA CMOS | $\mathrm{IOL}=-4 \mathrm{~mA}$ | 0.5 | V |
| ${ }^{\prime} \mathrm{IH}$ | High－level input current | CMOS | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | 10 | $\mu \mathrm{A}$ |
|  |  | TTL（see Note 3） |  | 10 |  |
| I／L | Low－level input current | CMOS | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | 10 | $\mu \mathrm{A}$ |
|  |  | TTL（see Note 3） |  | 550 |  |
| ICC | Supply current |  | Outputs terminated | 220 | mA |
| PD | Power dissipation |  | Inputs are switching | 1.1 | W |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance |  |  | 10 | pF |

NOTE 3：Input pad has a 20－k $\Omega$ internal pullup resistor．

## switching characteristics

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise time | CMOS | $C_{L}=15 \mathrm{pF}$ | 1.7 | 2.7 | 4.2 | ns |
| $t_{f}$ | Fall time |  |  | 1.9 | 2.8 | 4.1 |  |

## TNETS2021A

ADVANCED STS-1/DS-3 RECEIVER/TRANSMITTER
SDNSO18A - MARCH 1994 - REVISED OCTOBER 1994

## operating characteristics, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ (see Note 4 and Figure 1)

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle, CLKO | 45\% |  | 55\% |  |
| 1 | $\mathrm{t}_{\mathrm{c}(\mathrm{CLKO}} 1$ | Clock cycle time, CLKO, DS-3 | 22.353 |  |  | ns |
| 2 | ${ }_{\mathrm{t}}$ (CLKO)2 | Clock cycle time, CLKO, STS-1 | 19.290 |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CL}-\mathrm{RPV})}$ | Delay time, CLKO $\downarrow$ to RP valid | 0.5 |  | 5 | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CL}-\mathrm{RDV})}$ | Delay time, CLKO $\downarrow$ to RD valid | 0.5 |  | 5 | ns |
| 3 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CL}-\mathrm{RNV})$ | Delay time, CLKO $\downarrow$ to RN valid | 0.5 |  | 5 | ns |

NOTE 4: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 1. Receiver CLKO to Data Output
operating characteristics, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ (see Note 4 and Figure 2)

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle, $\overline{\text { CLKO }}$ | 45\% |  | 55\% |  |
| 1 | ${ }_{\mathrm{t}}(\mathrm{CLKKO}) 1$ | Clock cycle time, CLKO, DS-3 | 22.353 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{c} \text { (CLKO) }}$ | Clock cycle time, CLKO, STS-1 | 19.290 |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CH}-\mathrm{RPV})$ | Delay time, $\overline{C L K O} \uparrow$ to RP valid | 0.75 |  | 5 | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CH}-\mathrm{RDV})}$ | Delay time, $\overline{\text { CLKO }} \uparrow$ to RD valid | 0.75 |  | 5 | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CH}-\mathrm{RNV})}$ | Delay time, $\overline{\text { CLKO}} \uparrow$ to RN valid | 0.75 |  | 5 | ns |

NOTE 4: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 2. Receiver CLKO to Data Output
timing requirements, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ max (see Note 4 and Figure 3)

| NO. |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle, CLKI | 40\% |  | 60\% |  |
| 1 | $\mathrm{t}_{\mathrm{C}(\mathrm{CLK}}$ )1 | Clock cycle time, CLKI, DS-3 | 22.353 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{C} \text { (CLKI) } 2}$ | Clock cycle time, CLKI, STS-1 | 19.290 |  |  | ns |
| 3 | $\mathrm{t}_{\text {su }}$ (TP) | Setup time, TP valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 3 | $\mathrm{t}_{\text {su }}(\mathrm{TD})$ | Setup time, TD valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 3 | $\mathrm{t}_{\text {su (TN) }}$ | Setup time, TN valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 4 | $\mathrm{th}_{\text {( }}$ (TP) | Hold time, TP valid after CLKI $\uparrow$ | 2 |  |  | ns |
| 4 | th(TD) | Hold time, TD valid after CLKI $\uparrow$ | 2 |  |  | ns |
| 4 | $\mathrm{th}_{\text {(TN) }}$ | Hold time, TN valid after CLKI $\uparrow$ | 2 |  |  | ns |

NOTE 4: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 3. Transmitter-Input Timing
operating characteristics, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ (see Note 4 and Figure 4)

| NO. |  | MIN | TYP | MAX | UNITt |  |
| :---: | :--- | :--- | ---: | ---: | ---: | :---: |
|  | $\mathrm{t}_{\mathrm{d}}$ | Delay time from occurrence of violation to CV valid | 7 |  | UI |  |
| $1 \ddagger$ | $\mathrm{t}_{\mathrm{w}}(\mathrm{CVH}) 1$ | Pulse duration, CV high | 0.9 | 1.0 | 1.1 | UI |
| $2 \S$ | $\mathrm{t}_{\mathrm{w}}(\mathrm{CVH}) 2$ | Pulse duration, CV high | 0.8 | 0.9 | 1 | UI |

$\dagger \mathrm{UI}$ (unit interval) $=1 /$ system clock frequency
$\ddagger$ Pulse duration is measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$.
§ Pulse duration is measured at $\mathrm{V}_{\mathrm{OH}}$.
NOTE 4: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 4. Coding-Violation Pulse
operating characteristics, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ (see Note 4 and Figure 5)

| NO. |  |  | MIN | TYP | MAX | UNITT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{t}_{\mathrm{d}}$ | Delay time from occurrence of violation to EXZ valid | 7 |  |  | UI |
| $1 \ddagger$ | ${ }_{\text {t }}^{\text {w }}$ (EXZL) 1 | Puise duration, EXZ low | 0.9 | 1.0 | 1.1 | UI |
| $2 \S$ | ${ }^{\text {w }}$ (EXZL)2 | Pulse duration, $\overline{\text { EXZ }}$ low | 0.8 | 0.9 | 1 | UI |

$\dagger$ UI (unit interval) $=1 /$ system clock frequency
$\ddagger$ Pulse duration is measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$.
§ Pulse duration is measured at $\mathrm{V}_{\mathrm{OL}}$.
NOTE 4: Timing parameters are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 5. Excessive-Zeros Pulse

## APPLICATION INFORMATION

receiver-operation input requirements (see Note 5 and Figure 10)

| PARAMETER |  |  |
| :--- | :--- | :--- |
| Interface cable | VALUE |  |
| Bit rate | DS-3 $728 \mathrm{~A} / 734 \mathrm{~A}$ coaxial (or equivalent) |  |
|  | STS-1 | $44.736 \mathrm{Mbit} / \mathrm{s} \pm 20 \mathrm{ppm}$ |
| Line code | $51.840 \mathrm{Mbit} / \mathrm{s} \pm 20 \mathrm{ppm}$ |  |
| Input-signal amplitude | Single ended | B3ZS |
|  | Differential | $35 \mathrm{mV}-1 \mathrm{~V}$ (relative to terminal used for dc bias) |
| Cable length | $35 \mathrm{mV}-1 \mathrm{~V}$ (differential amplitude between DI1 and DI2) |  |
| Input-return loss | $0-450 \mathrm{ft}$ |  |
|  | STS-1 | $>26 \mathrm{~dB}$ at 22.368 MHz with external $75-\Omega$ resistor (effect of external transformer excluded) |
| Input resistance | $>26 \mathrm{~dB}$ at 25.920 MHz with external $75-\Omega$ resistor (effect of external transformer excluded) |  |
| Signal-to-noise tolerance | $>5 \mathrm{kS}$ |  |
| Input-jitter tolerance, DS-3 and STS-1 | No greater than either the value produced by adjacent pulses in the data stream or $\pm 10 \%$ <br> of the peak pulse amplitude (whichever is greater) |  |
| Jitter transfer | See Figures 6 and 7 |  |
| Interferring-signal tolerance | As shown in Figure 8 (typical) |  |
| Signal coupling | A sinusoidal signal at one-half the system frequency whose amplitude is at a maximum level <br> of -18 dB (see Figure 9). |  |

NOTE 5: A $75-\Omega \pm 5 \%$ output load is assumed in these specifications.
receiver-operation output specifications (see Note 5 and Figure 10)

| PARAMETER | VALUE |
| :--- | :--- |
| Clock-recovery jitter peaking | 1 dB max |
| Clock-recovery PLL pull-in time | $<100 \mu \mathrm{~s}$ |
| Sequences reported as coding violations | ,,++-- not BOV, not 00V, and three or more consecutive zeros (excessive zeros) |

NOTE 5: A $75-\Omega \pm 5 \%$ output load is assumed in these specifications.

## APPLICATION INFORMATION

## transmitter-operation specifications (see Note 5 and Figure 10)

| PARAMETER |  | VALUE |
| :---: | :---: | :---: |
| DO1/DO2 output characteristics | Amplitude | $\pm 1.75 \mathrm{~V} \pm 10 \%$ |
|  | Puse duration | 1/2 UI $\pm 10 \%$ |
|  | Rise time | $2.5 \pm 1.5 \mathrm{~ns}$ |
|  | Overshoot/undershoot | < 10\% |
|  | Output power | Between - 1.8 and 5.7 dBm for an all-ones pattern measured in a $3-\mathrm{kHz}$ band centered at $1 / 2$ the system frequency |
|  | AIS-output power | Between -4.7 and 3.6 dBm for an AIS signal measured through a low-pass filter with a $3-\mathrm{dB}$ cutoff or 200 MHz with cable lengths between 225 and 450 ft |
|  | Pulse imbalance | Ratio of positive and negative pulse amplitudes: $0.9-1.10$ |
|  | Pulse symmetry | Output power at system frequency $>20 \mathrm{~dB}$ below the level at $1 / 2$ the system frequency |
|  | Output jitter | 0.1 Ul maximum with jitter-free input clock on CLKI |
| DOUT output characteristics (ZERO high) | Pulse shape (DS-3) | As defined by Figure 2 in ANSI TI.404-19xx, TIE1.2/93-004 |
|  | Pulse shape (STS-1) | As defined by Figure 4.10 in TR-NWT-000253, Issue 8, October 1993 |
|  | Amplitude | $\begin{aligned} & \pm 0.81 \mathrm{~V} \pm 10 \% \text { for DS-3 } \\ & \pm 0.95 \mathrm{~V} \pm 10 \% \text { for STS-1 } \end{aligned}$ |
|  | Output jitter | 0.05 UI max with jitter-free input clock on CLKI |
| DOUT output characteristics (ZERO low) | Pulse shape (DS-3) | As defined by Figure 2 in ANSI TI.404-19xx, TIE1.2/93-004 |
|  | Pulse shape (STS-1) | As defined by Figure 4.10 in TR-TSY-000253 with 0 to 50 ft of output cable |
|  | Amplitude | $\begin{aligned} & \pm 0.67 \mathrm{~V} \pm 10 \% \text { for DS-3, } \\ & \pm 0.8 \mathrm{~V} \pm 10 \% \text { for STS- } \end{aligned}$ |
|  | Pulse shape (DS-3) | As defined by Figure 9.6 in TR-TSY-000499 |

NOTE 5: A $75-\Omega \pm 5 \%$ output load is assumed in'these specifications.

## AIS and loopback-control signal arbitration

| $\overline{\text { RAIS }}$ | $\overline{\text { TAIS }}$ | $\overline{\text { LNLBK }}$ | $\overline{\text { TRLBK }}$ | TERMINAL <br> OUTPUT | LINE <br> OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | Normal | Normal |
| 1 | 0 | X | 1 | Normal | AIS |
| 1 | 0 | X | 0 | Terminal loopback | AIS |
| 0 | 1 | 1 | X | AIS | Normal |
| 0 | 1 | 0 | X | AIS | Line loopback |
| 0 | 0 | $x$ | $X$ | AIS | AIS |
| 1 | 1 | 1 | 0 | Terminal loopback | Normal |
| 1 | 1 | 0 | Normal | Line loopback |  |
| 1 |  |  | 0 | Terminal loopback | Line loopback |

## APPLICATION INFORMATION

## power-down mode

To reduce the current required by the device when either the transmitter or receiver is not used, the following power terminals must be tied to ground:

- Receiver-only operation: Ground terminals $4,5,54$, and 55 for a supply current reduction of approximately 10 mA
- Transmitter-only operation: Ground terminals 37,43 , and 47 for a supply current reduction of approximately 80 mA


## jitter performance

Preliminary tests have qualitatively characterized jitter performance of the TNETS2021A device. Typical data from such tests is provided below. This information is for reference only and is not intended to be used as precise performance parameters for these devices.

## receiver jitter tolerance

Receiver jitter-tolerance data is plotted in Figure 6 and Figure 7. The device meets DS-3 jitter-tolerance requirements (as specified in Bellcore TR-TSY-000499) for both Category I and Category II equipment (see Figure 6). The flat tolerance exhibited from 10 Hz to 40 kHz results from an overrange condition in the test equipment. Actual jitter tolerance in this range exceeded 20 UI , peak-to-peak. For STS-1, jitter-tolerance requirements (as specified in Bellcore TR-NWT-000253) are exceeded (see Figure 7).


| Test setup: |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Instrument: | HP3784A | Transmit interface: | XCON 75 B3ZS | Receive interface: | Binary TTL |
| Temperature: | Room | Transmit clock: | Standard rate DS-3 +0 ppm | Receive clock: | DS-3 |
| Supply: | 5 V | Transmit pattern: | PRBS 15 zero substitution 000 | Receive pattern: | As per transmit |
| Filtering: | None |  |  | Receive hit threshold: | 0.500 UIP |

Figure 6. DS-3 Receiver Jitter-Tolerance Data

## APPLICATION INFORMATION

## receiver jitter tolerance（continued）



Figure 7．STS－1 Receive Jitter－Tolerance Measurement

## jitter transfer

Jitter－transfer data for the receiver and transmitter sections of the TNETS2021A is plotted in Figure 8．The device does not，and is not designed to，meet the TR－TSY－000499 jitter－transfer requirements（ $<0.1 \mathrm{~dB}$ ）for Category II equipment（regenerators）．TR－TSY－000499 does not impose requirements for Category I equipment of this type．Such requirements are application dependent．

In a looped－back configuration（through the receive path and externally looped back through the transmit path）， in the absence of applied input jitter，the amount of jitter introduced by the TNETS2021A is a maximum 0.065 Uls of peak－to－peak jitter over a jitter frequency range of 20 Hz to 1 MHz （filter with high pass of 10 Hz and a low pass of 1.1 MHz ）．With applied input jitter，the maximum output jitter is the applied input jitter plus the above jitter introduced by the TNETS2021A．

## APPLICATION INFORMATION

## jitter transfer (continued)



Test setup (for receive-jitter testing; transmit similar):

| Instrument: | HP3784A | Jitter input: | 0.75-Ul peak to peak | Receive interface: | Binary TTL |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Temperature: | Room | Transmit interface: | XCON 75 B3ZS | Receive clock: | DS-3 |
| Supply: | 5 V | Transmit clock: | Standard rate DS-3 + 0 ppm | Receive pattern: | As per transmit |
| Filtering: | $10-\mathrm{Hz} \mathrm{HP}$ | Transmit pattern: | PRBS 15 zero substitution 000 | Receive hit threshold: | 0.500 UIP |

Figure 8. Typical Jitter-Transfer Data

## jitter generation

For DS-3, Bellcore Technical Reference TR-TSY-000499, Issue 3, December 1989 specifies the maximum-jitter generation to be 1 UI peak-to-peak at the output of the terminal receiver for Category I Equipment.
For STS-1, Bellcore Technical Reference TR-NWT-000253, Issue 2, December 1991 specifies the maximum-jitter generation to be 1.5 Ul peak-to-peak maximum at the output of the terminal receiver for Category I equipment.
In a looped-back configuration (through the transmit path and externally looped back through the receive path), the DS-3/STS-1 jitter generation within the TNETS2021A is 0.145 Ul peak-to-peak maximum for all frequencies specified in these two standards.

## APPLICATION INFORMATION



Figure 9. Interference-Margin Test Configuration

## APPLICATION INFORMATION



Figure 10．External Connections for Operation

- 6 312-kbit/s, 8448 -kbit/s, and 34 368-kbit/s Line Interface
- Automatic Gain Control (AGC)
- Line-Quality Monitor ( $10^{-6}$ Error Rate)
- Receive Loss-of-Signal and Transmit Loss-of-Clock Alarms
- Optional HDB3 Encoder/Decoder
- Two Loopbacks:
- Receive to Transmit (Digital)
- Transmit to Receive (Analog)
- Optional Transmit and Receive Alarm-Indication-Signal (AIS) Generators
- Rail or NRZ Terminal-Side I/O
- Meets CCITT Recommendation G. 703
- Applications Include
- Digital Cross-Connect Equipment
- Remote Terminals
- Terminal Interface for Multiplexers/ Demultiplexers
- Switching Systems
- GSU/DSU
- Packaged in 44-Lead Plastic Leaded Chip Carrier (FN)


## description

The TNETS2050 multirate receiver/transmitter provides the functions needed for terminating two (CCITT) line rates, $8448 \mathrm{kbit} / \mathrm{s}$ and $34368 \mathrm{kbit} / \mathrm{s}$ that are recommended by the International Telegraph and Telephone Consultative Committee (CCITT). It also provides a $6312-\mathrm{kbit} / \mathrm{s}$ rate, which is specified in the Japanese NTT technical reference for high-speed digital-leased circuits. The device also provides an optional HDB3 encoder/decoder for 8448 -kbit/s and 34368 -kbit/s operation.
The device has automatic gain control (AGC). The TNETS2050 provides either a rail or nonreturn-to-zero (NRZ) data input/output, HDB3 error-rate monitor, alarm detection, and alarm-indication-signal (AIS) generators. Testing capability is provided by transmit and receive loopbacks.
The TNETS2050 is characterized for operation over the temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## functional block diagram


$\dagger$ Dashed lines are used for loopback signals．

## detailed description

A symmetrical bipolar signal is applied to the data input DI1 on the line side，which requires an external $75-\Omega$ termination．DI2 is a dc－reference voltage output that serves as an ac ground．

The equalization network is connected to an AGC circuit，which has a 20－dB dynamic range．The AGC has separate voltage and ground leads for noise immunity and uses an external capacitor as part of an AGC filter． The AGC output is connected to the clock－recovery function．

The clock－recovery circuit contains a phase－locked loop and supporting logic that generates a clock signal from the line signal．The signal input $\overline{\text { LOW }}$ selects the appropriate circuit in the clock－recovery function for the operating frequency and provides input attenuation for the receive－line signal．The line signal is monitored for loss of signal and provides an alarm indication on the $\overline{\text { RXLOS }}$ output．The clock－recovery circuit requires an external input reference clock（DCK）at the operating frequency．DCK is also used for generating and sending a receive alarm－indication signal（AIS）．The generation and sending of AIS for recovered data is controlled by RXAIS．

## TNETS2050 MULTIRATE RECEIVER/TRANSMITTER

## detailed description (continued)

The output of the clock-recovery circuit is connected to the HDB3 decoder or the I/O circuits. When the decoder is enabled, indications of coding-violation errors other than the normal HDB3 zero-substitution codes are provided as pulses on the output signal CV . An external input clock (BERCK) is used to generate a 10 -second sampling window for detecting a $10^{-6}$ or greater error rate. The line-quality indication is provided on the output signal LQLTY.
Two terminal-side interfaces are provided, a positive- and negative-rail (RP and RN) or NRZ (D) interface. The selection is determined by the state placed on the input signal PNENB. When a low is applied to PNENB, the HDB3 decoder and HDB3 encoder are bypassed and terminal-side I/O is a positive- and negative-rail interface. When a high is applied to PNENB, an NRZ (RD) interface is provided. Data is clocked out of TNETS2050 on negative edges of CLKO. Receive data and the clock signals are disabled and forced to the high-impedance state by placing a low on the receive disable input ( $\overline{\mathrm{RXDIS}})$. For a receive positive- and negative-rail interface, an inverted clock output (CLKO) is also provided.

The terminal-side interface for the transmitter can either be positive- and negative-rail (TP and TN) or NRZ (TD) data, depending on the state of PNENB. Data is clocked into the TNETS2050 on positive transitions of CLKI. The input clock is monitored for the loss of clock. When the input clock remains high or low, TXLOC is set low. The TNETS2050 also provides the capability to generate and insert AIS (an all is signal) that is independent of the transmit data. A low placed on TXAIS enables the transmit AIS generator.

Two loopbacks, transmit loopback and receive loopback, are provided. The transmit loopback connects the data path from the transmitter output driver to the clock-recovery circuit and disables the external receiver input. The transmit loopback is activated by placing a low on LBKTX. The receive loopback connects the receive-data path to the transmit-output circuits and disables the transmit input. The receive loopback is activated by placing a low on LBKRX.
For 6-Mbit/s operation, the device should be operated in the positive- and negative-rail mode to bypass the HDB3 decoder/encoder.

## Terminal Functions

## power supply and ground

| TERMINAL |  |
| :---: | :---: | :--- |
| NAME | NO. | DESCRIPTION

## line-side I/O

| TERMINAL <br> NAME |  | NO. | I/O |
| :---: | :---: | :---: | :--- |
| DI1 | 29 | I <br> (analog) | Data in 1. HDB3- or B8ZS-encoded bipolar receive data input. |
| DI2 | 30 | O <br> (analog) | Data in 2. The dc voltage reference for data input DI1. The TNETS2050 uses an internally generated <br> voltage reference as an ac ground for the received data input. An external $0.1-\mu$ f capacitor in parallel <br> with a 10- $\mu$ ( $6.3-\mathrm{V}$ ) tantalum capacitor is connected between DI2 and ground. No other connection <br> should be made to DI2. |
| TNO | 33 | O <br> 24 mA <br> (TTL) | Transmit negative out. Line-side TNO is active low. |
| TPO | 34 | O <br> 24 mA <br> (TTL) | Transmit positive ouit. Line-side TPO is active low. |

## terminal-side I/O

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CLKI | 38 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Clock in. CLKI is the transmit-clock input for P- and N-rail and NRZ data. Transmit data is clocked into the TNETS2050 on the rising edge. CLKI must have a frequency tolerance of $\pm 20 \mathrm{ppm}$ for the 34368 -kbit/s operation and $\pm 30 \mathrm{ppm}$ for the 6312 - or 8448 -kbit/s operation (CCITT recommendation G.703). The duty cycle requirement for CLKI is $50 \% \pm 5 \%$ and is measured at the $1.4-\mathrm{V}$ TTL threshold level. |
| $\overline{\text { CLKO }}$ | 14 | $\begin{gathered} 0 \\ 8 \mathrm{~mA} \\ (\mathrm{TTL}) \end{gathered}$ | Clock out. $\overline{\text { CLKO }}$ is inverted and positive- and negative-rail data is clocked out on the rising edge. $\overline{\text { CLKO }}$ is disabled in the NRZ mode. |
| CLKO | 15 | $\begin{gathered} \mathrm{O} \\ 8 \mathrm{~mA} \\ \text { (TTL) } \\ \hline \end{gathered}$ | Clock out. CLKO is not inverted and receive positive- and negative-rail and NRZ data is clocked out on the falling edge. |
| RN | 12 | $\begin{gathered} 0 \\ 4 \mathrm{~mA} \\ \text { (TTL) } \end{gathered}$ | Receive negative. When $\overline{\text { PNENB }}$ is low, the HDB3 codec is bypassed and N-rail (RN) data is provided on RN. When PNENB is high, RN is forced to the high-impedance state. |
| RP/RD | 13 | $\begin{gathered} \mathrm{O} \\ 4 \mathrm{~mA} \\ \text { (TTL) } \end{gathered}$ | Receive positive/receive data. When $\overline{\text { PNENB }}$ is low, the HDB3 codec is bypassed and P-rail (RP) data is provided on RP/RD. When PNENB is high, NRZ data (RD) is provided. |
| TN | 41 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Transmit negative. When PNENB is low, the HDB3 codec is bypassed and transmit N-rail (TN) data is applied to TN. When PNENB is high, TN is disabled. |
| TP/TD | 40 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Transmit positive/transmit data. When PNENB is low, the HDB3 codec is bypassed and transmit P-rail (TP) data is applied to TP/TD. When $\overline{\text { PHENB }}$ is high, NRZ transmit data (TD) is applied to TP/TD. |

## Terminal Functions (Continued)

## alarm signal outputs

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CV | 19 | $\begin{gathered} \mathrm{O} \\ 2 \mathrm{~mA} \\ \text { (TTL) } \end{gathered}$ | Coding violation. CV is an active-high output. CV occurs when an HDB3 coding violation is detected in the received line-side data input. A coding violation is not part of the HDB3 zero-substitution code. A coding violation occurs because of noise or other impairments affecting the line-side signal. CV is disregarded in the P and N mode. |
| LQLTY | 5 | $\begin{gathered} 0 \\ 2 \mathrm{~mA} \\ \text { (TTL) } \end{gathered}$ | Line quality. LQLTY represents a gross estimate of the line quality, which is determined by counting the coding violations for $34-\mathrm{Mbit} / \mathrm{s}$ or 8 -Mbit/s operation. If the line error rate exceeds a $10^{-6}$ threshold during a 10 -second interval for the $34-\mathrm{Mbit} / \mathrm{s}$ rate or during a 40 -second interval for the 8 -Mbit/s rate, LQLTY goes active high. LQLTY is active low when coding violations do not exceed the $10^{-6}$ threshold for the correct interval. LQLTY is only valid when the appropriate clock signal is applied to BERCK. LQLTY is disregarded in the P and N mode of operation. |
| $\overline{\text { RXLOS }}$ | 20 | $\begin{gathered} \hline \mathrm{O} \\ 2 \mathrm{~mA} \\ (\mathrm{TTL}) \end{gathered}$ | Receive loss of signal. $\overline{\mathrm{RXLOS}}$ is an active-low output. $\overline{\mathrm{RXLOS}}$ occurs when the input data is zero for 20 to 32 clock cycles. Recovery occurs when the receive signal returns. |
| $\overline{\text { TXLOC }}$ | 2 | $\begin{gathered} \hline \mathrm{O} \\ 2 \mathrm{~mA} \\ (\mathrm{TTL}) \end{gathered}$ | Transmit loss of clock. $\overline{\text { TXLOC }}$ is an active-low output. $\overline{\text { TXLOC }}$ alarm occurs when the CLKI remains high or low for 20 to 32 clock cycles. Recovery occurs on the first input-clock transition. |

control inputs

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| BERCK | 4 | $\begin{gathered} \text { I } \\ \text { (TTL) } \end{gathered}$ | Bit error-rate clock. BERCK establishes the time base for estimating the coding-violation error rate. For 34-Mbit/s operation, the clock frequency must be 6 kHz ; for $8-\mathrm{Mbit} / \mathrm{s}$ operation, the clock frequency must be 1.5 kHz . BERCK should be left open for P - and N -mode operation. |
| DCK | 9 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Reference clock. DCK is an operating frequency reference clock. For receive-signal clock recovery, $\pm 200$-ppm frequency accuracy is adequate. If the transmit and receive AIS features are used, the frequency accuracy is $\pm 20 \mathrm{ppm}$ for $34368 \mathrm{kbit} / \mathrm{s}$ and $\pm 30 \mathrm{ppm}$ for 8448 -kbit/s and 6312 -kbit/s operation. The duty cycle requirement for DCK is $50 \% \pm 5 \%$ as measured at the $1.4-\mathrm{V}$ (TTL) threshold level. |
| LBKRX | 24 | $\begin{gathered} \text { I } \\ \text { (CMOS) } \end{gathered}$ | Loopback receive. When $\overline{\text { LBKRX }}$ is low, the TNETS2050 loops back receive data as transmit data. The receive data is sent to the terminal side, but the transmit data input on the terminal side is disabled (see Note 1). |
| $\overline{\text { LBKTX }}$ | 25 | $\begin{gathered} 1 \\ \text { (CMOS) } \end{gathered}$ | Loopback transmit. When $\overline{\text { LBKTX }}$ is low, the TNETS2050 loops back transmit data as receive data. The transmit data is sent on the line side, but the receive data input on the line side is disabled (see Note 1). |
| LOW | 26 | $\begin{gathered} \text { I } \\ \text { (CMOS) } \end{gathered}$ | Low frequency. When $\overline{\text { LOW }}$ is low, the TNETS2050 enables equalization- and input-attenuator settings for 6312 -kbit/s or 8448 -kbit/s operation. LOW also controls the clock-recovery high- or low-frequency range circuit. |
| $\overline{\text { PNENB }}$ | 8 | $\begin{gathered} 1 \\ (\mathrm{CMOS}) \end{gathered}$ | $P$ and $N$ enable. When $\overline{\text { PNENB }}$ is low, the positive- and negative-rail interface is enabled and the HDB3 codec is bypassed. When PNENB is high, the terminal-side I/O data is NRZ and the HDB3 codec is enabled. PNENB must be held low for 6-Mbit/s operation. |
| RESET | 28 | $\begin{gathered} 1 \\ \text { (CMOS) } \end{gathered}$ | Logic reset. RESET is enabled by TESTO high. |
| $\overline{\text { RXAIS }}$ | 3 | $\begin{gathered} \text { I } \\ \text { (CMOS) } \end{gathered}$ | Receive alarm-indication signal. When $\overline{\text { RXAIS }}$ is low, the TNETS2050 generates AIS (all-ones signal) for the terminal-side receive output data. The line-side receive data path is disabled. DCK provides the clock source required for generating AIS. |
| RXDIS | 21 | $\begin{gathered} 1 \\ \text { (CMOS) } \\ \hline \end{gathered}$ | Receive disable. When $\overline{\text { RXDIS }}$ is low, the receive side of the TNETS2050 is disabled and the RN, RP/RD, CLKO, and CLKO outputs are forced to the high-impedance state. |

NOTE 1: Simultaneously setting $\overline{\text { LBKTX }}$ and $\overline{\text { LBKRX }}$ low causes invalid outputs at the receive terminal-side and transmit line-side ports.

## Terminal Functions（Continued）

## control inputs（continued）

| TERMINAL |  |  |  |
| :---: | :---: | :---: | :--- |
| NAME | NO． | I／O |  |
| TEST1 | 27 | I <br> （CMOS） | Test mode．TEST1 is enabled by TESTO high． |
| $\overline{\text { TXAIS }}$ | 43 | I <br> （CMOS） | Transmit AIS．When $\overline{\text { TXAIS }}$ is low，the TNETS2050 sends an AIS（all ones signal）for the line－side <br> transmit output data．The terminal－side transmit data path is disabled．DCK provides the clock required <br> for generating AIS． |

## miscellaneous

| TERMINAL |  |  |  |
| :---: | :---: | :---: | :--- |
| NAME | NO． | I／O |  |
| FREE | 22 |  | NESCRIPTION |
| TESTO | 44 | I <br> （CMOS） | Test output．A high logic level enables chip－test modes．A low logic level enables normal operation． |
| TXSEL | 17 | I <br> （CMOS） | Transmitter select．TXSEL high selects the old transmitter，which is the default for backward <br> Compatibility．TXSEL is used to select between the old and new transmitter designs． |
| VCOC | 7 | I／O <br> （analog） | Leave floating |

## absolute maximum ratings over operating free－air temperature range（unless otherwise noted）$\dagger$

| Supply voltage range， $\mathrm{V}_{\mathrm{CC}}$（see Note 2） | -0.3 V to 7 V |
| :---: | :---: |
| Supply voltage range，AGC | －0．5 V to 6．5 V |
| Input voltage range， $\mathrm{V}_{\mathbf{l}}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Operating free－air temperature range， $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Operating junction temperature， $\mathrm{T}_{J}$ | $150^{\circ} \mathrm{C}$ |
| Storage temperature range | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under＂absolute maximum ratings＂may cause permanent damage to the device．These are stress ratings only，and functional operation of the device at these or any other conditions beyond those indicated under＂recommended operating conditions＂is not implied．Exposure to absolute－maximum－rated conditions for extended periods may affect device reliability．
NOTE 2：All voltage values are with respect to GND．

## recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| VAGC | Supply voltage, AGC |  | $\mathrm{V}_{\text {CC }}-0.5$ | - | $\mathrm{V}_{\mathrm{CC}}-0.5$ | V |
| $\mathrm{V}_{\mathrm{IH}} \quad$ High-level input voltage |  | CMOS $\dagger$ | 2 |  |  | V |
|  |  | TTL $\dagger$ | 2 |  |  |  |
|  |  | TTL | 2 |  |  |  |
| $V_{\text {IL }}$ | Low-level input voltage | CMOS ${ }^{\text {t }}$ |  |  | 0.8 | v |
|  |  | TTL ${ }^{\text {I }}$ |  |  | 0.8 |  |
|  |  | TTL |  |  | 0.8 |  |
| ${ }^{\mathrm{IOH}}$ | High-level output current | 8-mA CMOS |  |  | -8 | mA |
|  |  | 2-mA TTL |  |  | -1 |  |
|  |  | 4-mA TTL |  |  | -2 |  |
|  |  | 24-mA TTL |  |  | -12 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | 8-mA CMOS |  |  | 8 | mA |
|  |  | 2-mA TTL |  |  | 2 |  |
|  |  | 4-mA TTL |  |  | 4 |  |
|  |  | 24-mA TTL |  |  | 24 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

$\dagger$ Input has a $100-\mathrm{k} \Omega$ internal pullup resistor.
electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

$\dagger$ Input has a $100-\mathrm{k} \Omega$ internal pullup resistor.

## switching characteristics

| PARAMETER |  |  | TEST CONDITIO | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise time | 8-mA CMOS | $\mathrm{CL}=25 \mathrm{pF}$ |  | ns |
|  |  | 2-mA TTL | $\mathrm{CL}=15 \mathrm{pF}$ |  |  |
|  |  | 4-mA TTL | $\mathrm{CL}=15 \mathrm{pF}$ |  |  |
|  |  | 24-mA TTL | $\mathrm{CL}=25 \mathrm{pF}$ |  |  |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time | 8-mA CMOS | $\mathrm{CL}=25 \mathrm{pF}$ |  | ns |
|  |  | 2-mA TTL | $\mathrm{CL}=15 \mathrm{pF}$ |  |  |
|  |  | 4-mA TTL | $\mathrm{CL}=15 \mathrm{pF}$ |  |  |
|  |  | 24-mA TTL | $\mathrm{CL}=25 \mathrm{pF}$ |  |  |

## timing diagrams

Detailed timing diagrams are shown in Figures 4 through 7. All output times are measured with the following load capacitances:

| OUTPUT | $C_{L}$ MAX |
| :---: | :---: |
| $8-\mathrm{mA} \mathrm{CMOS}$ | 25 pF |
| $24-\mathrm{mA} \mathrm{TTL}$ | 25 pF |
| $4-\mathrm{mA} \mathrm{TTL}$ | 15 pF |
| $2-\mathrm{mA} \mathrm{TTL}$ | 15 pF |

Timing requirements are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.

## line-side timing

The TNETS2050 line-side timing requirements are designed so that the line-side output mask at the transformer output meets the wave shapes specified in CCITT recommendation G. 703 for $34-\mathrm{Mbit} / \mathrm{s}$ and $8-\mathrm{Mbit} / \mathrm{s}$ operation and NTT technical reference for high-speed digital-leased circuit service for $6-\mathrm{Mbit} / \mathrm{s}$ operation. The pulse masks for each of the three modes of operation are shown in Figures 1, 2, and 3 (refer to the corresponding standard cited in each case for further details regarding the interface).


Figure 1. Line-Side Pulse Mask at the 34 368-kbit/s Interface
line－side timing（continued）


Figure 2．Line－Side Pulse Mask at the 8 448－kbit／s Interface


Figure 3．Line－Side Pulse Mask at the 6 312－kbit／s Interface

## terminal-side timing

timing requirements (see Notes 3 and 4 and Figure 4)

| NO. |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle, CLKI | 45\% |  | 55\% |  |
| 1 | $\mathrm{t}_{\mathrm{c} \text { (CLKI) }}$ | Clock cycle time, CLKI, $34368 \mathrm{kbit} / \mathrm{s}$ interface | 29.10 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{C} \text { (CLKI)2 }}$ | Clock cycle time, CLKI, $8448 \mathrm{kbit} / \mathrm{s}$ interface | 118.37 |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{C}(\mathrm{CLK} \text { I)3 }}$ | Clock cycle time, CLKI, $6312 \mathrm{kbit} / \mathrm{s}$ interface | 158.43 |  |  | ns |
| 4 | $\mathrm{t}_{\text {su( }}$ (TP/TD) | Setup time, TP/TD valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 5 | th(TP/TD) | Hold time, TP/TD valid after CLKI $\uparrow$ | 2 |  |  | ns |

NOTES: 3. CLKI symmetry is measured at the $1.4-\mathrm{V}$ threshold to assure symmetrical output waveforms.
4. CLKI can be 6,8 , or 34 MHz .


Figure 4. Terminal-Side NRZ Transmit Input
operating characteristics (see Notes 5 and 6 and Figure 5)

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle, CLKO | 45\% |  | 55\% |  |
| 1 | $\mathrm{t}_{\mathrm{C} \text { (CLKO) }} 1$ | Clock cycle time, CLKO, 34368 kbit/s interface | 29.10 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{c} \text { (CLKO) } 2}$ | Clock cycle time, CLKO, $8448 \mathrm{kbit} / \mathrm{s}$ interface | 118.37 |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{c} \text { (CLKO) }} 3$ | Clock cycle time, CLKO, $6312 \mathrm{kbit} / \mathrm{s}$ interface | 158.43 |  |  | ns |
| 4 | $\mathrm{t}_{\mathrm{d}}$ (RP/RD) | Delay time from CLKO $\downarrow$ to RP/RD valid | -5 |  | 5 | ns |
| 5 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CV})$ | Delay time from CLKO $\downarrow$ to CV $\uparrow$ | -5 |  | 5 | ns |

NOTES: 5. CLKO can be 6,8 , or 34 MHz .
6. CLKO symmetry is measured at the $50 \%$ amplitude level.


Figure 5. Terminal-Side NRZ Receive Output

SDNSO12A-AUGUST 1994 - REVISED DECEMBER 1994

## terminal-side timing (continued)

## timing requirements (see Notes 3 and 4 and Figure 6)

| NO. |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle, CLKO | 45\% |  | 55\% |  |
| 1 | $\mathrm{t}_{\mathrm{C}}(\mathrm{CLKI}) 1$ | Clock cycle time, CLKI, 34368 kbit/s interface | 29.10 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{C}(\mathrm{CLK} \text { I)2 }}$ | Clock cycle time, CLKI, 8448 kbit/s interface | 118.37 |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{C}}$ (CLKI) 3 | Clock cycle time, CLKI, $6312 \mathrm{kbit} / \mathrm{s}$ interface | 158.43 |  |  | ns |
| 4 | $\mathrm{t}_{\text {su }}$ (TP) | Setup time, TP valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 4 | $\mathrm{t}_{\text {su }}$ (TD) | Setup time, TD valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 4 | $t_{\text {su }}(\mathrm{TN})$ | Setup time, TN valid before CLKI $\uparrow$ | 3 |  |  | ns |
| 5 | $t h_{\text {( }}$ (TP) | Hold time, TP valid after CLKI $\uparrow$ | 2 |  |  | ns |
| 5 | $t h_{\text {( }}^{\text {(TD) }}$ | Hold time, TD valid after CLKIT | 2 |  |  | ns |
| 5 | $\mathrm{th}_{\mathrm{h}}(\mathrm{TN})$ | Hold time, TN valid after CLKI $\uparrow$ | 2 |  |  | ns |

NOTES: 3. CLKI symmetry is measured at the $1.4-\mathrm{V}$ threshold to ensure symmetrical output waveforms. 4. CLKI can be 6,8 , or 34 MHz .


Figure 6. Terminal-Side P - and N -Rail Transmit Input
operating characteristics (see Notes 5 and 6 and Figure 7)

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Duty cycle, CLKO | 45\% | 55\% |  |
| 1 | $\mathrm{t}_{\mathrm{C}}$ (CLKO) 1 | Clock cycle time, CLKO, 34368 kbit/s interface |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{c}}(\mathrm{CLKO})^{2}$ | Clock cycle time, CLKO, $8448 \mathrm{kbit} / \mathrm{s}$ interface |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{c}}$ (CLKO) 3 | Clock cycle time, CLKO, $6312 \mathrm{kbit} / \mathrm{s}$ interface |  |  | ns |
| 4 | $\mathrm{t}_{\text {d(CLKO) }} 4$ | Delay time from CLKO $\uparrow$ to CLKO $\downarrow$ |  | 2 | ns |
| 5 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CL}-\mathrm{RPV}$ ) | Delay time from CLKO $\downarrow$ to RP valid | -5 | 6 | ns |
| 5 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CL}$-RDV) | Delay time from CLKO $\downarrow$ to RD valid | -5 | 6 | ns |
| 5 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CL}-\mathrm{RNV})$ | Delay time from CLKO $\downarrow$ to RN valid | -5 | 6 | ns |

NOTES: 5. CLKO can be 6,8 , or 34 MHz .
6. CLKO symmetry is measured at the $50 \%$ amplitude level.


Figure 7. Terminal-Side P- and N -Rail Receive Output

## PRINCIPLES OF OPERATION

## power supply

The TNETS2050 has separate power-supply terminals labeled $V_{C C}$ and VAGC. The VAGC supply voltage is connected to the internal AGC amplifier and requires isolation from the $\mathrm{V}_{\mathrm{CC}}$ supply voltage as indicated in Figure 8 . Separate bypass networks are used for connecting $\mathrm{V}_{\mathrm{CC}}$ and VAGC to 5 V . The bypass network for the VAGC consists of an IN4148 or IN914 diode and a $10-\mu \mathrm{F}(6.3-\mathrm{V})$ tantalum capacitor connected in parallel with a $0.1-\mu \mathrm{F}$ capacitor as shown in Figure 8. The $0.1-\mu \mathrm{F}$ decoupling capacitors should be of radio-frequency quality and connected adjacent to the device.


All capacitors are $0.1 \mu \mathrm{~F}$ unless otherwise specified.
Figure 8. TNETS2050 Supply-Voltage Connections

## PRINCIPLES OF OPERATION

## overview

## line-side input impedance

The TNETS2050 line-side input impedance depends on the state of the LOW input and the value of the operating rate. Table 1 lists the input impedance of the TNETS2050 at the operating line rates, which are $1 / 2$ the value of the bit rates.

Table 1. TNETS2050 Input Impedance

| CONDITION | MINIMUM INPUT IMPEDANCE <br> (OHMS) |
| :---: | :---: |
| $\overline{\mathrm{LOW}}=1$, Line-side rate $=17184 \mathrm{kbit} / \mathrm{s}$ | 1260 |
| $\overline{\mathrm{LOW}}=0$, Line-side rate $=4224 \mathrm{kbit} / \mathrm{s}$ | 2390 |
| $\overline{\mathrm{LOW}}=0$, Line-side rate $=3156 \mathrm{kbit} / \mathrm{s}$ | 3670 |

line-side input sensitivity
The TNETS2050 input-voltage sensitivity depends on the state of the LOW input as shown in Table 2.
Table 2. TNETS2050 Input Sensitivity

| $\bar{*}$ LOW INPUT STATE | INPUT SENSITIVITY <br> (PEAK VOLTS) |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| 0 | 0.5 | 2.7 <br> $(6$ and $8 \mathrm{Mbit} / \mathrm{s})$ |
| 1 | 0.15 | 1.1 <br> $(34 \mathrm{Mbit} / \mathrm{s})$ |

## line-side input circuit

Figure 9 illustrates the components required for operating the TNETS2050 at 34368,8448 , or $6312 \mathrm{kbit} / \mathrm{s}$. The transformer should have a frequency response of 0.2 to 80 MHz with an insertion loss of 1 dB maximum. A Coilcraft transformer (part no. WB-1010 or equivalent) is used in the circuit. This gives return-loss and isolation-voltage values that meet or exceed requirements.


Figure 9. Line-Side Input Circuit

## line-side output characteristics

The TNETS2050 line-side output switches from rail to rail on both TPO and TNO. This provides the maximum voltage swing and makes the output voltage depend on the 5 -V power-supply input to the device. The external circuit must be designed to ensure that amplitude requirements are met.

## PRINCIPLES OF OPERATION

## line-side output circuits

Figure 10 illustrates the output circuit required for operating the TNETS2050 for a $34368-\mathrm{kbit} / \mathrm{s}$ application. The transformer and resistors shown ensure that the output waveform meets the CCITT mask for 34368 -kbit/s transmission and that the device is operated within the current limits of the TTL24-mA outputs. The transformer should have a frequency response of $0.1-100 \mathrm{MHz}$ with an insertion loss of 1 dB maximum.


Figure 10. Line-Side Output Circuit ( 34368 kbit/s)
Figure 11 shows a variation of the circuit in Figure 10. This circuit improves performance in applications where a plastic device is mounted in a socket. The additional low-pass filter compensates for possible overshoot caused by inductance created by the device/socket interface. The transformer should have a frequency response of $0.1-100 \mathrm{MHz}$ with an insertion loss of 1 dB maximum.


Figure 11. Line-Side Output Circuit (34 368 kbit/s)

## line-side output circuits

The peak voltage and current output requirements for 6312 and $8448 \mathrm{kbit/} / \mathrm{s}$ operation are different from those required for 34368 -kbit/s operation. Figure 12 illustrates the output circuit required for $6312-\mathrm{kbit} / \mathrm{s}$ and 8448 -kbit/s operation. The transformer should have a frequency response of $0.01-50 \mathrm{MHz}$ with an insertion loss of 1 dB maximum. The transformer, drivers, and resistors ensure that the output waveform meets the CCITT masks for these rates and that the TNETS2050 device is operated within the current limits of the TTL 24-mA outputs.


For 8448 -kbit/s operation: R 1 and $\mathrm{R} 2=27 \Omega$
For 6 312-kbit/s operation: R1 and R2 $=36 \Omega$
Figure 12. Line-Side Output Circuit (8 448 and 6312 kbit/s)

## APPLICATION INFORMATION

## jitter tolerance

CCITT recommendation G. 823 specifies that network equipment must be able to accommodate and tolerate levels of jitter up to certain specified limits. The TNETS2050 accommodates and tolerates more input jitter than the level of input jitter specified by the CCITT.

With input jitter applied to the TNETS2050 line-side receive input D11, the TNETS2050 properly recovers the clock, decodes the HDB3, and outputs error-free NRZ data beyond the CCITT-specified jitter input and frequency ranges. Performance characteristics are shown in Figure 13 for 34.368 -Mbit/s operation and in Figure 14 for 8.448 -Mbit/s operation.


Figure 13. TNETS2050 Jitter Tolerance (Worst Case) at 34.368 Mbit/s

## APPLICATION INFORMATION

## jitter tolerance (continued)



Figure 14. TNETS2050 Jitter Tolerance (Worst Case) at 8.448 Mbit/s
maximum output jitter in absence of input jitter
CCITT recommendation G. 823 specifies that it is necessary to restrict the amount of jitter generated by individual equipment. Actual limits depend on the type of equipment and application.
In the absence of applied jitter, the receive path of the TNETS2050 introduces a maximum of 0.05 unit intervals (Uls) peak-to-peak sinusoidal jitter over the following frequency ranges:

At $8.448 \mathrm{Mbit} / \mathrm{s}: 20 \mathrm{~Hz}$ to 400 kHz
At $34.368 \mathrm{Mbit} / \mathrm{s}: 100 \mathrm{~Hz}$ to 800 kHz
This operation is with the TNETS2050 terminated by the external components and component values specified in the terminal functions table for VCOC.

## jitter transfer

Transfer of jitter through the individual equipment is characterized by the relationship between the applied input jitter and the resulting output jitter as a function of frequency. CCITT recommendation G .823 specifies that it is important to restrict jitter gain.

With applied input jitter at the TNETS2050 receive terminals, the maximum output jitter is no greater than the level of input jitter plus 0.05 -Ul peak-to-peak sinusoidal jitter.

This operation is over the same CCITT specified frequency ranges and external terminations as described in the maximum output jitter section.

## APPLICATION INFORMATION

## interfering-tone tolerance

The TNETS2050 recovers the clock and presents error-free output to the receive terminal-side interface in the presence of a pseudorandom binary-sequence (PRBS) interfering tone. The PRBS interfering tone has the same data sequence as the data input for the line rates in Table 3.

Table 3. Interfering-Tone Tolerance

| DATA RATE <br> (Mbit/s) | TONE RATE <br> (Mbit/s) | MAXIMUM TONE LEVEL <br> (dB) | DATA SEQUENCE |
| :---: | :---: | :---: | :---: |
| 34.368 | $34.368 \pm 100 \mathrm{ppm}$ | -18 | $2^{23-1}$ |
| 8.448 | $8.448 \pm 100 \mathrm{ppm}$ | -4 | $2^{15}-1$ |
| 6.312 | $6.312 \pm 100 \mathrm{ppm}$ | -4 | $2^{15}-1$ |

- Member of the Texas Instruments Digital Communication Series of Standard DS-3 and SONET Devices
- Transmits and Receives at the STS-3/STM-1 Rate of $\mathbf{1 5 5 . 5 2}$ Mbit/s
- Converts 155.52-Mbit/s Data and Clock to Byte/Nibble Data and Clock
- Provides Pseudo-ECL (PECL) Levels for 155.52-Mbit/s Data and Clock
- Detects the Frame of the Incoming Signal and Transmits a Frame-Indication Signal
- Provides User-Selectable Options for:
- Signal Scrambling/Descrambling
- B1 Parity Calculation
- Provides Loss-of-Signal (LOS), Loss-ofFrame (LOF), and Receive Frame-Error (RFE) Flags for $\mathbf{1 5 5 . 5 2 - M b i t / s}$ Data
- Packaged in 84-Pin Plastic Leaded Chip Carrier (PLCC) Using 50-mil Center-toCenter Spacings


NC - No internal connection
functional block diagram

$\dagger$ Dashed lines are used for loopback signals.

## description

The TNETS2301C provides a complete frame-synchronization function for a STS-3/STM-1 line interface. The device frame aligns the incoming $155.52-\mathrm{Mbit} / \mathrm{s}$ serial-data stream and converts it to a byte or nibble data output. A byte or nibble clock output is also provided along with a frame-indication signal. In the transmit direction, the TNETS2301C accepts byte or nibble data and clock and outputs a $155.52-\mathrm{Mbit} /$ s serial-data stream. The device can be programmed to provide signal descrambling/scrambling and B1 byte parity checking/generation. The TNETS2301C also monitors the incoming serial data and provides a loss-of-signal (LOS) indicator. In addition, loopback of both the facility serial line input and the terminal byte/nibble input is provided.

The TNETS2301C provides two modes of frame synchronization: tracking or nontracking. When the tracking mode is activated, the device finds the frame of the incoming signal and monitors the signal continuously for frame-alignment errors. In this operating mode, outputs are provided to indicate a receive frame error (RFE), out-of-frame error (OOF), or loss-of-frame error (LOF). If the nontracking mode is activated, the device finds the frame of the incoming signal but no subsequent monitoring of the signal is provided. In this mode, the RFE, OOF, and LOF outputs are deactivated.

The serial data and clock inputs and outputs operate at PECL levels (ECL levels referenced to 5 V instead of 0 V ). Of the remaining I/O signals, the inputs are TTL compatible and the outputs are CMOS. The TNETS2301C is specified for operation over a temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## TNETS2301C STS-3/STM-1 LINE INTERFACE

## serial data input to byte/nibble output

The serial inputs to the TNETS2301C consist of a 155.52-Mbit/s data stream and a corresponding $155.52-\mathrm{MHz}$ clock signal from an optical-to-electrical converter, clock-recovery circuit, or similar function. Both the serial data and clock inputs operate at differential PECL levels. The serial data is clocked into the device on a positive transition of the clock signal. A serial search for the framing bytes (A1, A2) is performed on the incoming data in accordance with the selected frame-synchronization mode. If the tracking mode is selected (MODE = low), the device continues to monitor the incoming data stream after the frame has been established and the LOF, OOF, and RFE indicators are enabled. If the nontracking mode is selected (MODE = high), the incoming data is not monitored after the frame has been found and the LOF, OOF, and RFE indicators are disabled.

If the tracking mode is selected and an out-of-frame (OOF) condition exists, the TNETS2301C initiates a search for the framing pattern. The framing pattern is defined in ANSI standards and CCITT recommendations as six bytes (F6, F6, F6, 28, 28, 28) for an STS-3/STM-1 signal. These bytes occupy the A1 and A2 byte positions in the SONET/SDH frame. Once the frame has been found, the serial data is converted to parallel data and output in either nibble or byte format depending on the state of the nibble (NIB) input. If NIB is high, the data is output in nibble format along with a $38.88-\mathrm{MHz}$ clock. If NIB is low, the data is output in byte format along with a $19.44-\mathrm{MHz}$ clock. The device also provides a framing pulse output (RXF) that goes high when the third A2 byte appears on the data output.
When tracking mode is selected, the RFE, LOF, and OOF indicators are enabled. RFE is synchronous with the third A2 byte and becomes active high when a framing bit error is detected. The signal is active for one clock cycle when byte format is selected and two clock cycles when nibble format is selected. If four consecutive frames have framing errors, OOF goes high. This output remains high for at least two frames. If OOF remains high for 24 frames, LOF goes high. LOF remains high until eight consecutive error-free frames are received. When an out-of-frame condition occurs (OOF goes high), the device begins a new search for the framing pattern. The device also begins a new search for the framing pattern if OOFN is taken low for two RXBC clock cycles.
The TNETS2301C provides signal scrambling/descrambling and B1 parity checking/generation if the tracking mode is selected. When BSCRM is high, signal scrambling/descrambling and B1 parity checking/generation are both enabled and all the bytes after the third C1 byte are scrambled. The B1 parity errors are indicated with B1ERR. A positive output pulse is sent out for each bit of the B1 byte in error. The pulses are clocked out with the RXBC receive clock, and each pulse is one-byte clock period long. There can be up to eight pulses on the B1ERR lead in a given frame. The ordering of the bit-error pulses is from bit 7 to bit 0 . For example, if the pulses out of B1ERR form the sequence 01000100, errors are detected in bit 6 and bit 2 of the B1 byte.

The data and clock outputs of the TNETS2301C can be selected to follow either a nibble or byte format when the tracking mode is enabled. If the nibble mode is selected (NIB is high), the clock output frequency is 38.88 MHz and the data byte is output as two nibbles on RXBD3-RXBDO. The most significant nibble is transmitted first with the most significant bit of the data-byte output on RXBD3. The least significant bit of the data byte is transmitted on RXBDO of the second nibble. If the byte mode is selected (NIB is low), the clock output frequency is 19.44 MHz and the most significant bit is output on RXBD7.
When the nontracking mode is selected, the TNETS2301C begins a search for the framing pattern when OOFN is taken low for two RXBC clock periods. The RXBDn output data is set to zero on the rising edge of OOFN. Valid data is transmitted after the framing pattern is detected. The RFE, OOF, and LOF alarm indicators are disabled when the nontracking mode is selected. In addition, the scrambler/descrambler is disabled, and the data can be output only in byte format.

The serial input data can be looped to the serial data output (facility loopback) independent of whether tracking mode or nontracking mode is selected. To implement a facility loopback, the facility loopback (FLB) input is taken high. The received data is passed to the terminal side and looped back to the serial output. The terminal transmit data is blocked by the looped signal and ignored.

## byte/nibble data input to serial data output

Nibble or byte data is clocked into the TNETS2301C on negative transitions of the data input clock (TXBC). If nibble mode is selected, the data is input using the TXBD3-TXBDO inputs with TXBD3 being the most significant bit. If byte mode is selected, the data is input using the TXBD7-TXBDO inputs with TXBD7 being the most significant bit. For a given byte, the most significant bit is transmitted first on the serial data output. If the scrambling and B1 parity generation functions are to be performed by the TNETS2301C, a framing pulse ( $\overline{\mathrm{TXF}}$ ) identifying the location of the third A2 byte in the incoming data is required. To facilitate the generation of TXBC and TXF, the TNETS2301C provides a reference byte or nibble clock (TXRC) and a reference frame (TXRF) output that are generated from the $155.52-\mathrm{MHz}$ clock inputs (HSCKT and HSCKC). TXRF is active low, has a nominal width of 51.44 ns , and occurs at the frame rate of 8 kHz . TXRC occurs at a rate of 19.44 MHz or 38.88 MHz depending upon the state of the NIB input.

The byte/nibble input data is looped back to the byte/nibble output data if the terminal loopback (TLB) input is high. When TLB is selected, the byte/nibble input data is passed to the line-side serial data output and looped back to the terminal-side output. The received line data is blocked by the looped signal and ignored. The byte/nibble input data is scrambled and the B1 parity byte is generated if the BSCRM input is high. If BSCRM is low, these functions are bypassed. The byte/nibble input data is converted to serial format for output via the serial output clock (TXSC).

Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| BSCRM | 33 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | B1 generation/checking and scramble/descramble. When BSCRM is high, the TNETS2301C provides B1 checking and descrambling of the receive incoming data and B1 generation and scrambling of the transmit output data. To generate B1 errors for test purposes, the value for B1 calculated for the transmit frame is exclusive ORed with the value of B1 received on the transmit terminal-side input. To ensure that the correct value for B 1 is transmitted for normal operation, the value for B1 received on the transmit terminal-side input must be 00 (hex). To disable B1 generation/checking and scrambling/descrambling by this device, BSCRM is taken low. |
| B1ERR | 4 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | B1 parity-error indication. A positive-pulse error indication is provided for each B 1 bit parity error, up to a maximum of eight error indications. Each error indication is one clock-cycle wide in the byte mode and two clock-cycles wide in the nibble mode. |
| FLB | 2 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Facility loopback. When FLB is high, the serial input data is looped backed to the serial output. The received serial data is also passed to the terminal-side output. The facility and terminal loopbacks cannot be used at the same time. This produces erroneous results. |
| GND | $\begin{gathered} 5,7,8,11,12, \\ 18,25,43,46,53 \end{gathered}$ |  | Ground (0-V reference) |
| HSCKC | 71 | $\begin{gathered} \hline 1 \\ \text { (PECL) } \end{gathered}$ | High-speed clock complement. HSCKC is used with HSCKT to provide a differential input clock. |
| HSCKT | 69 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | High-speed clock true. HSCKT is used in conjunction with HSCKC to provide the $155.52-\mathrm{MHz}$ reference and transmit clock. |
| LOF | 28 | $\begin{gathered} \mathrm{O} \\ \text { (СМОS) } \end{gathered}$ | Loss of frame. LOF goes high when an out-of-frame (OOF) condition persists for three milliseconds ( 24 frames) or longer. LOF goes low when eight error-free framing patterns are detected after the OOF state is exited. This indication is valid only when MODE is low (tracking mode). |
| LOS | 30 | $\begin{gathered} \mathrm{O} \\ (\mathrm{TTL}) \end{gathered}$ | Loss of signal. LOS goes-high when the incoming receive data signal stays high or low for $100 \mu \mathrm{~s}$ (or greater) or if the incoming receive clock stays high or low for one microsecond $\pm 750 \mathrm{~ns}$. LOS goes low when two consecutive error-free framing patterns are detected and a loss of the second condition is not detected between the framing patterns. |

## Terminal Functions (Continued)

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| MODE | 6 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | MODE selects either the tracking or the nontracking mode of operation for the receive side. When MODE is low, the device operates in the tracking mode. In this mode of operation, the device searches for and tracks frame alignment. The framing pulse output RXF is held low when out of frame occurs while byte or nibble data is provided. When MODE is high, the device enters the nontracking mode and frame alignment is declared valid on the first indication of the framing pattern (not the second). If external circuitry finds that an invalid framing pattern has occurred, MODE sends a iow signal to $\overline{O O F N}$ to reinitiate the frame search. |
| NC | $\begin{gathered} 56,57,58,62, \\ 63,67,74 \end{gathered}$ |  | No connection |
| NIB | 51 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Nibble/byte control. If NIB is high, the terminal interface is nibble wide; if NIB is low, the terminal interface is byte wide. |
| OOF | 27 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Out of frame. OOF goes high when errors are detected in the three A2 bytes of four consecutive framing patterns (when A2A2A2 $\neq 282828$ while in frame alignment). OOF goes low when two error-free consecutive framing patterns are detected (when A1A1A1A2A2A2 $=$ F6F6F6282828). This indication is valid only when MODE is low (tracking mode). |
| $\overline{\text { OOFN }}$ | 3 | $\begin{gathered} 1 \\ (\mathrm{CMOS}) \end{gathered}$ | Out-of-frame negative. A low-level signal on $\overline{\text { OOFN }}$ for two RXBC clock periods starts a new frame search. $\overline{R E S E T}$ and OOFN should be applied after a mode change occurs. OOFN must occur either at the same time as the RESET or after the RESET becomes inactive. |
| PGND | $\begin{gathered} 54,59,66,70,73 \\ 75,78,82 \end{gathered}$ |  | PECL ground ( $0-\mathrm{V}$ reference) |
| $\mathrm{PV}_{\mathrm{CC}}$ | $\begin{aligned} & 55,60,65,68, \\ & 72,76,80,84 \end{aligned}$ |  | PECL supply voltage, $5 \mathrm{~V} \pm 5 \%$ |
| $\overline{\text { RESET }}$ | 49 | $\begin{array}{\|c\|} \hline 1 \\ \text { (CMOS) } \\ \hline \end{array}$ | The device is reset when $\overline{\text { RESET }}$ is held low for a minimum of 105 ns . The device should be reset after power is applied or the state of BSCRM, MODE, or NIB is changed. |
| RFE | 31 | O (CMOS) | Receive framing error. RFE goes high when any bit in the receive-framing pattern is in error and the device is not in an out-of-frame state. When present, the indication occurs at the start of the third A2 framing byte in the framing pattern in the receive-side data. This indication is valid only when MODE is low (tracking mode). |
| RXBC | 24 | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \text { (CMOS) } \end{array}$ | Receive clock. RXBC outputs the data from the TNETS2301C on the falling edge of this signal. The clock frequency is either 19.44 MHz (byte clock) or 38.88 MHz (nibble clock). |
| $\begin{aligned} & \text { RXBD7- } \\ & \text { RXBDO } \end{aligned}$ | 22-19, 17-14 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Receive data. RXBD7-RXBD0 is the terminal-side output data, either byte or nibble wide that depends on the state of NIB. Receive data is still provided when OOF occurs. |
| RXF | 26 | $\begin{gathered} \hline \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Receive frame. RXF provides a positive pulse in synchronization with the third A2 byte of the SONET/SDH frame. When OOF occurs, RXF is held low. |
| RXRF | 9 | $\begin{gathered} 0 \\ \text { (TTL) } \\ \hline \end{gathered}$ | Receive reference frame. RXRF is an $8-\mathrm{kHz}$ output derived from the differential input serial clock RXSC. RXRF is one clock-cycle wide. |
| RXSCC* | 83 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial clock complement. RXSCC is used with RXSCT to provide a differential clockinput. |
| RXSCT | 81 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial clock true. RXSCT is used with RXSCC to provide a differential clock input that accompanies the serial data input. |
| RXSDC | 79 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial data input complement. RXSDC is used with RXSDT to provide a differential data input. |
| RXSDT | 77 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial data input true. RXSDT is used with RXSDC to provide a differential data input. |
| TLB | 52 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Terminal loopback. When TLB is high, the transmit terminal input is looped back to the receive terminal output. The transmit terminal input data is also sent to the transmit serial output. The facility and terminal loopbacks cannot be activated at the same time. This produces erroneous results. |

Terminal Functions (Continued)

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| TPINV | 10 | $\begin{gathered} \text { I } \\ \text { (TTL) } \end{gathered}$ | Transmit path invert. When TPINV is low, $\overline{\text { TXRF }}$ is active low and clocked out on the rising edge of TXRC. In addition, $\overline{T X F}$ is active low and clocked into the TNETS2301C, along with TXBDn, on the falling edge of TXBC. When TPINV is high, TXRF becomes an active-high output that is clocked out on the falling edge of TXRC. Also, $\overline{\text { TXF }}$ becomes an active-high input that is clocked into the TNETS2301C, along with TXBDn, on the rising edge of TXBC. |
| TXBC | 44 | $\begin{gathered} \text { (CMOS) } \end{gathered}$ | Transmit byte/nibble clock. The clock rate is either 19.44 MHz (byte data) or 38.88 MHz (nibble data). The data on TXBDn is clocked into the TNETS2301C on the falling edge of TXBC when TPINV is low and on the rising edge when TPINV is high. |
| $\begin{aligned} & \text { TXBD7- } \\ & \text { TXBD0 } \end{aligned}$ | 35-42 | $\begin{gathered} \mathrm{I} \\ \text { (CMOS) } \end{gathered}$ | Transmit data. TXBD7 - TXBD0 is the terminal-side input data (either byte or nibble wide). TXBD7 is the most significant bit for byte-wide input. TXBD3 is the most significant bit for nibble-wide input. |
| $\overline{T X F}$ | 50 | I (CMOS) | Transmit frame. $\overline{\text { TXF }}$ is synchronous with the third A2 byte of the terminal-side input and is required to perform signal scrambling. $\overline{\text { TXF }}$ is active low when TPINV is low and active high when TPINV is high. |
| TXRC | 47 | 0 (CMOS) | Transmit reference clock. TXRC is a clock occurring at the rate of 19.44 MHz or 38.88 MHz depending on the state of NIB. TXRF is clocked out on the positive transition of TXRC when TPINV is low and on the negative transition of TXRC when TPINV is high. |
| $\overline{\text { TXRF }}$ | 32 | 0 (CMOS) | Transmit reference frame. $\overline{\mathrm{TXRF}}$ is a one-byte clock-wide pulse occurring at the frame rate of 8 kHz . TXRF is active low when TPINV is low and active high when TPINV is high. |
| TXSDC | 64 | $\begin{gathered} \mathrm{O} \\ \text { (PECL) } \end{gathered}$ | Transmit serial data output complement. TXSDC has an inverted PECL data output. |
| TXSDT | 61 | O (PECL) | Transmit serial data output true. TXSDT has a noninverted PECL data output. |
| $V_{C C}$ | $\begin{gathered} 1,13,23,29, \\ 34,4548 \\ \hline \end{gathered}$ |  | Supply voltage, $5 \mathrm{~V} \pm 5 \%$ |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Supply voltage range, PVCC, PECL ............................................................... -0.5 V to 7 V
Input voltage range: TTL ....................................................................... 1.2 V to 7 V
PECL ................................................................. 0 V to PV $\mathrm{PV}_{C}$



$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the GND terminals.

## recommended operating conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.75 | 5.25 | V |
| PV CC | Supply voltage, PECL |  | 4.75 | 5.25 | V |
| $\mathrm{V}_{\mathrm{H}}$ | High-level input voltage | TTL | 2 |  | V |
|  |  | PECL (see Note 2) | 3.8 |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage, CMOS | $\mathrm{V}_{\text {CC }}=4.75 \mathrm{~V}$ | 3.32 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | 3.67 |  |  |
| VIL | Low-level input voltage, CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  | 1.42 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 1.57 |  |
| $V_{\text {IL }}$ | Low-level input voltage | TTL |  | 0.8 | V |
|  |  | PECL (see Note 2) |  | 3.4 | V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage, TTL |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{K}} \mathrm{=}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | High-level output voltage | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 4.25 |  |  | V |
|  |  | TTL | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | 4.25 |  |  | V |
|  |  | PECL | $\mathrm{PV} \mathrm{CC}=5 \mathrm{~V}$, | $1 \mathrm{OH}=-22.4 \mathrm{~mA}$ | 4 |  | 4.3 | V |
| VOL | Low-level output voltage | TTL | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | PECL | $\mathrm{P} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, | $1 \mathrm{OL}=7.6 \mathrm{~mA}$ | 3 |  | 3.4 | V |
| 1 | Input current, TTL/CMOS |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }^{1 / \mathrm{H}}$ | High-level input current, PECL |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=4.45 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| IIL | Low-level input current, PECL |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=3.35 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CC1 }}$ | Supply current ${ }^{\ddagger}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\ & \mathrm{f}=155.52 \mathrm{Mbit} / \mathrm{s} \end{aligned}$ | $\mathrm{I}=0$, |  |  | 100 | mA |
| ${ }^{\text {I CC2 }}$ | Supply current§ |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{f}=155.52 \mathrm{Mbit} / \mathrm{s}$ |  |  | 175 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance, TTL |  |  |  |  | 4 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ PECL outputs are unterminated.
§PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 1)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (RXSCH) | Pulse duration, RXSC high | 2.9 |  |  | ns |
| ${ }^{\text {w }}$ (RXSCL) | Pulse duration, RXSC low | 2.9 |  |  | ns |
| $\mathrm{t}_{\text {c }}$ (RXSC) | Clock cycle time, RXSC |  | 6.43 |  | ns |
| $t_{\text {su }}$ (RXSD) | Setup time, RXSD before RXSC $\uparrow$ | 2 |  |  | ns |
| $t_{h}$ (RXSD) | Hold time, RXSD after RXSC $\uparrow$ | 1 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 1. Line-Side Input Clock and Data
operating characteristics, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5} \mathrm{pF}$ (see Notes 3 and 4 and Figure 2)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (RXF) | Pulse duration, RXF |  | 51.44 |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (RXBCH) | Pulse duration, RXBC high | 23 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (RXBCL) | Pulse duration, RXBC low | 23 |  |  | ns |
| ${ }^{\text {c }}$ (RXBC) | Clock cycle time, RXBC |  | 51.44 |  | ns |
| $\mathrm{t}_{\text {d (RCL-RDV) }}$ | Delay time after RXBC $\downarrow$ to RXBD valid | -1 |  | 6 | ns |
| $\mathrm{t}_{\text {d }}$ (RCL-RFH) | Delay time after RXBC $\downarrow$ to RXF $\uparrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 2. Terminal-Side Byte Output
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 3)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {w }}$ (TXBCH) | Pulse duration, TXBC high | 18 |  |  | ns |
| ${ }^{\text {w }}$ (TXBCL) | Pulse duration, TXBC low | 18 |  |  | ns |
| $\mathrm{t}_{\mathrm{C}}$ (TXBC) | Clock cycle time, TXBC |  | 51.44 |  | ns |
| ${ }^{\text {t }}$ su(TXBD $)^{1}$ | Setup time before TXBC $\downarrow$, TXBD | 5 |  |  | ns |
| th(TXBD) 1 | Hold time after TXBC $\downarrow$, TXBD | 5 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ (TXF) 1 | Setup time before TXBC $\downarrow, \overline{\text { TXF }}$ | 5 |  |  | ns |
| th(TXF) 1 | Hold time before TXBC $\downarrow$, $\overline{\text { TXF }}$ | 5 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 3. Terminal-Side Byte Input (TPINV low)

## STS-3/STM-1 LINE INTERFACE

SDNS019B - SEPTEMBER 1992 -REVISED DECEMBER 1994
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 4)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{W}}$ (TXBCH) | Pulse duration, TXBC high | 18 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{TXBCL}$ ) | Pulse duration, TXBC low | 18 |  |  | ns |
| $\mathrm{t}_{\mathrm{C} \text { (TXBC) }}$ | Clock cycle time, TXBC |  | 51.44 |  | ns |
| $\mathrm{t}_{\text {su(TXBD }}{ }^{\text {2 }}$ | Setup time before TXBC $\uparrow$, TXBD | 5 |  |  | ns |
| $\mathrm{th}_{\text {(TXBD }} \mathbf{2}$ | Hold time after TXBC $\uparrow$, TXBD | 5 |  |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{TXF})^{2}$ | Setup time before TXBC $\uparrow$, TXF | 5 |  |  | ns |
| th(TXF)2 | Hold time after TXBC $\uparrow$, $\overline{\text { TXF }}$ | 5 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 4. Terminal-Side Byte Input (TPINV high)
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 5)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tw }}$ (RXF) | Pulse duration, RXF high |  | 51.44 |  | ns |
| ${ }^{\text {w }}$ (RXBCH) | Pulse duration, RXBC high | 9 |  |  | ns |
| ${ }^{\text {t }}$ (RXBCL) | Pulse duration, RXBC Iow | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{c}}$ (RXBC) | Clock cycle time, RXBC |  | 25.72 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (RCL-RDV) }}$ | Delay time after RXBC $\downarrow$ to RXBD valid | -1 |  | 6 | ns |
| td(RCL-RFH) | Delay time after RXBC $\downarrow$ to RXF $\uparrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 5. Terminal-Side Nibble Output
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 6)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (TXBCH) | Pulse duration, TXBC high | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (TXBCL) | Pulse duration, TXBC low | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{c} \text { (TXBC) }}$ | Clock cycle time, TXBC |  | 25.72 |  | ns |
| $\mathrm{t}_{\text {su(TXBD }}{ }^{\text {3 }}$ | Setup time before TXBC $\downarrow$, TXBD | 5 |  |  | ns |
| th(TXBD) 3 | Hold time after TXBC $\downarrow$, TXBD | 5 |  |  | ns |
| $\mathrm{t}_{\text {su(TXF) }}$ | Setup time before TXBC $\downarrow$, TXF | 5 |  |  | ns |
| th(TXF) 3 | Hold time after TXBC $\downarrow$, TXF | 5 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 6. Terminal-Side Nibble Input (TPINV low)
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 7)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (TXBCH) | Pulse duration, TXBC high | 9 |  |  | ns |
| ${ }^{\text {w }}$ (TXBCLL) | Pulse duration, TXBC low | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{C}}$ (TXBC) | Clock cycle time, TXBC |  | 25.72 |  | ns |
| $\mathrm{t}_{\text {su(TXBD }} 4$ | Setup time before TXBC $\uparrow$, TXBD | 5 |  |  | ns |
| th(TXBD) 4 | Hold time after TXBC个, TXBD | 5 |  |  | ns |
| $\mathrm{t}_{\text {su(TXF) }} 4$ | Setup time before TXBCT, TXF | 5 |  |  | ns |
| th(TXF) 4 | Hold time before TXBC个, $\overline{\text { TXF }}$ | 5 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 7. Terminal-Side Nibble Input (TPINV high)
operating characteristics, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5} \mathrm{pF}$ (see Notes 3 and 4 and Figure 8)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {w }}$ (TXRFL) | Pulse duration, TXRF low | 51.44 |  |  | ns |
| $\mathrm{t}_{\text {w }}$ (TXRCH) | Pulse duration, TXRC high | 23 |  |  | ns |
| $\mathrm{t}_{\mathrm{W}}$ (TXRCL) | Pulse duration, TXRC low | 23 |  |  | ns |
| $\mathrm{t}_{\mathrm{c} \text { (TXRC) }}$ | Clock cycle time, TXRC |  | 51.44 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{TCH}-\mathrm{TFL})}$ | Delay time after TXRC $\uparrow$ to $\overline{\text { TXRF }} \downarrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 8. Terminal-Side Byte Reference Signals Output (TPINV Iow)
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 9)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{W} \text { (TXRFH) }}$ | Pulse duration, TXRF high |  | 51.44 |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (TXRCH) | Pulse duration, TXRC high | 23 |  |  | ns |
| $\mathrm{t}_{\mathrm{W}}$ (TXRCL) | Pulse duration, TXRC low | 23 |  |  | ns |
| $\mathrm{t}_{\text {c( }}$ (TXRC) | Clock cycle time, TXRC |  | 51.44 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\text { (TCH-TPH) }}$ | Delay time after TXRC $\uparrow$ to TXRF $\uparrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 9. Terminal-Side Byte Reference Signals Output (TPINV high)
operating characteristics, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5} \mathrm{pF}$ (see Notes 3 and 4 and Figure 10)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{W} \text { (TXRFL) }}$ | Pulse duration, TXRF low | 25.72 |  |  | ns |
| $\mathrm{t}_{\text {W }}$ (TXRCH) | Pulse duration, TXRC high | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TXRCL) }}$ | Pulse duration, TXRC Iow | 9 |  |  | ns |
| ${ }^{\mathrm{t}}$ (TXRC) | Clock cycle time, TXRC | 25.72 |  |  | ns |
| $\mathrm{t}_{\mathrm{d}}$ (TCH-TFL) | Delay time after TXRC $\uparrow$ to $\overline{\text { TXRF }} \downarrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 10. Terminal-Side Nibble Reference Signals Output (TPINV Iow)

## TNETS2301C

## STS-3/STM-1 LINE INTERFACE

SDNS019B - SEPTEMBER 1992 - REVISED DECEMBER 1994
operating characteristics, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5 ~ p F}$ (see Notes 3 and 4 and Figure 11)
$\left.\begin{array}{|ll|r|c|}\hline & & \text { MIN } & \text { TYP } \\ \hline\end{array}\right)$

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 11. Terminal-Side Nibble Reference Signals Output (TPINV high)
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 12)

|  | MIN | MAX | UNIT |
| :--- | ---: | ---: | ---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{OFH}-\mathrm{OOH})$ | Delay time after $\overline{\mathrm{OOFN} \uparrow \uparrow \text { to OOF } \uparrow} \quad$ | 0 | 312 |
| $\left.\mathrm{t}_{\mathrm{d}(\mathrm{OFH}-\mathrm{LOH})}\right)$ | Delay time after $\overline{\mathrm{OOFN} \uparrow} \uparrow$ to LOF $\uparrow$ | 0 | 312 |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 12)

|  | MIN | MAX | UNIT |
| :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{W} \text { (OOFNL) }} \quad$ Pulse duration, $\overline{\text { OOFN }}$ low | 105 | ns |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 12: $\overline{\text { OOFN }}$ Resetting Frame
operating characteristics, $C_{L}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 13)

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{RSH}-\mathrm{TCH})$ | Uelay time after $\overline{\text { RESET } \uparrow \text { to } \text { TXRC } \uparrow}$\begin{tabular}{r\|r|}
\hline
\end{tabular} | 6 | 30 |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{TCH}-\mathrm{TFL})$ | Delay time after TXRC $\uparrow$ to $\overline{\text { TXRF }} \downarrow$ | 0 | 6 |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(V_{O H}-V_{O L}\right) / 2$ or $\left(V_{I H}-V_{I L}\right) / 2$ as applicable.
timing requirements, $C_{L}=25 \mathrm{pF}$ (see Notes 3, 4, and Figure 13)

|  | Pulse duration, $\overline{R E S E T}$ low | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $t_{\text {w }}$ (RESETL) | UNIT |  |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(V_{O H}-V_{O L}\right) / 2$ or $\left(V_{I H}-V_{I L}\right) / 2$ as applicable.


Figure 13. $\overline{\text { RESET Effect of Reference Clock and Frame (TPINV low) }}$
operating characteristics, $C_{L}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 14)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\mathrm{RSH}-\mathrm{TCH})}$ | Delay time after $\overline{\text { RESET }} \uparrow$ to TXRC $\uparrow$ |  | 6 | 30 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { (TCH-TFH) }}$ | Delay time after TXRC $\uparrow$ to $\overline{\text { TXRF } \uparrow}$ |  | 0 | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.
timing requirements, $C_{L}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 14)

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $t_{\text {W(RESETL) }}$ | Pulse duration, $\overline{\text { RESET }}$ low | 105 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(V_{O H}-V_{O L}\right) / 2$ or $\left(V_{I H}-V_{I L}\right) / 2$ as applicable.


Figure 14. $\overline{\text { RESET Effect of Reference Clock and Frame (TPINV high) }}$

## SDNS019B - SEPTEMBER 1992 - REVISED DECEMBER 1994

operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 15)

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $t_{d}(R C L-R D V)$ | Uelay time after RXBC $\downarrow$ to RXBD valid | 0 | 6 |
| $t_{d}$ (RCL-BEL) | Delay time after RXBC $\downarrow$ to B1ERR $\downarrow$ | $n$ |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.

$\dagger$ Four time slots of B1ERR are shown; up to eight bits can be in error in a given frame.
Figure 15. B1 Error-Pulse Timing - Byte Mode
operating characteristics, $C_{L}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 16)

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $t_{d}(R C L-R D V)$ | Uelay time after RXBC $\downarrow$ to RXBD valid | 0 | 6 |
| $t_{d}$ (RCL-BEL) | Delay time after RXBC $\downarrow$ to B1ERR $\downarrow$ | ns |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.

$\dagger$ Four time slots of B1ERR are shown; up to eight bits can be in error in a given frame.
Figure 16. B1 Error-Pulse Timing - Nibble Mode
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 17)

|  | MIN | TYP | MAX | UNIT |
| :--- | :--- | ---: | :---: | :---: |
| $t_{d}$ (RSH-RFH) | Delay time after $\overline{\text { RESET } \uparrow \text { to RXRF } \uparrow}$ | 51.44 | 130 | ns |
| $t^{\mathrm{w}}$ (RXRF) | Pulse duration, RXRF |  | 51.44 |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 17. RESET Receive Reference
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 18)

|  |  | MIN | NOM |
| :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{HSCK})$ | MAX | UNIT |  |
| $\mathrm{t}_{\mathrm{w}}($ HSCKH $)$ | Pulse duration, HSCK high | 6.43 | ns |
| $\mathrm{t}_{\mathrm{w} \text { (HSCKL) }}$ | Pulse duration, HSCK low | 2.9 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 18. HSCK Input

- Member of the Texas Instruments Digital Communication Series of Standard DS-3 and SONET Devices
- Transmits and Receives at the STS-3/STM-1 Rate of 155.52 Mbit/s
- Converts 155.52-Mbit/s Data and Clock to Byte/Nibble Data and Clock and Vice Versa
- Provides Pseudo-ECL (PECL) Levels for 155.52-Mbit/s Data and Clock
- Provides User-Selectable Options for:
- Signal Scrambling/Descrambling
- B1 Parity Calculation
- Provides Loss-of-Signal (LOS), Loss-ofFrame (LOF), and Receive Frame Error (RFE) Flags for 155.52-Mbit/s Data
- Packaged in 84-Pin Plastic Leaded Chip Carrier (PLCC) Using 50-mil Center-toCenter Spacings
- Detects the Frame of the Incoming Signal and Transmits a Frame-Indication Signal


NC - No internal connection

## functional block diagram


$\dagger$ Dashed lines are used for loopback signals.

## description

The TNETS2302C provides a complete frame-synchronization function for a STS-3/STM-1 line interface. The device frame aligns the incoming $155.52-\mathrm{Mbit} / \mathrm{s}$ serial-data stream and converts it to a byte or nibble data output. A byte or nibble clock output is also provided along with a frame-indication signal. In the transmit direction, the TNETS2302C accepts byte or nibble data and clock and outputs a $155.52-\mathrm{Mbit} / \mathrm{s}$ serial-data stream. The device can be programmed to provide signal descrambling/scrambling and B 1 byte parity checking/generation. The TNETS2302C also monitors the incoming serial data and provides a loss-of-signal (LOS) indicator. In addition, loopback of both the facility serial line input and the terminal byte/nibble input is provided.

The TNETS2302C provides two modes of frame synchronization: tracking or nontracking. When the tracking mode is activated, the device finds the frame of the incoming signal and monitors the signal continuously for frame-alignment errors. In this operating mode, outputs are provided to indicate a receive frame error (RFE), out-of-frame error (OOF), or loss-of-frame error (LOF). If the nontracking mode is activated, the device finds the frame of the incoming signal but no subsequent monitoring of the signal is provided. In this mode, the RFE, OOF, and LOF outputs are deactivated.
The serial data and clock inputs and outputs operate at PECL levels (ECL levels referenced to 5 V instead of 0 V ). Of the remaining I/O signals, the inputs are TTL compatible and the outputs are CMOS. The TNETS2302C is specified for operation over a temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## serial data input to byte/nibble output

The serial inputs to the TNETS2302C consist of a $155.52-\mathrm{Mbit} / \mathrm{s}$ data stream and a corresponding $155.52-\mathrm{MHz}$ clock signal from an optical-to-electrical converter, clock-recovery circuit, or similar function. Both the serial data and clock inputs operate at differential PECL levels. The serial data is clocked into the device on a positive transition of the clock signal. A serial search for the framing bytes (A1, A2) is performed on the incoming data in accordance with the selected frame-synchronization mode. If the tracking mode is selected (MODE = low), the device continues to monitor the incoming data stream after the frame has been established and the LOF, OOF, and RFE indicators are enabled. If the nontracking mode is selected (MODE = high), the incoming data is not monitored after the frame has been found and the LOF, OOF, and RFE indicators are disabled.
If the tracking mode is selected and an out-of-frame (OOF) condition exists, the TNETS2302C initiates a search for the framing pattern. The framing pattern is defined in ANSI standards and CCITT recommendations as six bytes (F6, F6, F6, 28, 28, 28) for an STS-3/STM-1 signal. These bytes occupy the A1 and A2 byte positions in the SONET/SDH frame. Once the frame has been found, the serial data is converted to parallel data and output in either nibble or byte format depending on the state of the nibble (NIB) input. If NIB is high, the data is output in nibble format along with a $38.88-\mathrm{MHz}$ clock. If NIB is low, the data is output in byte format along with a $19.44-\mathrm{MHz}$ clock. The device also provides a framing pulse output (RXF) that goes high when the third A2 byte appears on the data output.
When tracking mode is selected, the RFE, LOF, and OOF indicators are enabled. RFE is synchronous with the third A2 byte and becomes active high when a framing bit error is detected. The signal is active for one clock cycle when byte format is selected and two clock cycles when nibble format is selected. If four consecutive frames have framing errors, OOF goes high. This output remains high for at least two frames. If OOF remains high for 24 frames, LOF goes high. This output remains high until eight consecutive error-free frames are received. When an out-of-frame condition occurs (OOF goes high), the device begins a new search for the framing pattern. The device also begins a new search for the framing pattern if OOFN is taken low for two RXBC clock cycles.

The TNETS2302C provides signal scrambling/descrambling and B1 parity checking/generation if the tracking mode is selected. When BSCRM is high, signal scrambling/descrambling and B1 parity checking/generation are both enabled and all the bytes after the third C1 byte are scrambled. The B1 parity errors are indicated with B1ERR. A positive output pulse is sent out for each bit of the B1 byte in error. The pulses are clocked out with the RXBC receive clock, and each pulse is one-byte clock period long. There can be up to eight pulses on the B1ERR lead in a given frame. The ordering of the bit-error pulses is from bit 7 to bit 0 . For example, if the pulses out of B1ERR form the sequence 01000100, errors are detected in bit 6 and bit 2 of the B1 byte.
The data and clock outputs of the TNETS2302C can be selected to follow either a nibble or byte format when the tracking mode is enabled. If the nibble mode is selected (NIB is high), the clock output frequency is 38.88 MHz and the data byte is output as two nibbles on RXBD3-RXBDO. The most significant nibble is transmitted first with the most significant bit of the data byte output on RXBD3. The least significant bit of the data byte is transmitted on RXBDO of the second nibble. If the byte mode is selected (NIB is low), the clock output frequency is 19.44 MHz and the most significant bit is output on RXBD7.
When the nontracking mode is selected, the TNETS2302C begins a search for the framing pattern when OOFN is taken low for two RXBC clock periods. The RXBDn output data is set to zero on the rising edge of $\overline{\text { OOFN }}$. Valid data is transmitted after the framing pattern is detected. The RFE, OOF, and LOF alarm indicators are disabled when the nontracking mode is selected. In addition, the scrambler/descrambler is disabled, and the data can be output only in byte format.
The serial input data can be looped to the serial data output (facility loopback) independent of whether tracking mode or nontracking mode is selected. To implement a facility loopback, the facility loopback (FLB) input is taken high. The received data is passed to the terminal side and looped back to the serial output. The terminal transmit data is blocked by the looped signal and ignored.

## byte/nibble data input to serial data output

Nibble or byte data is clocked into the TNETS2302C on negative transitions of the data input clock (TXBC). If nibble mode is selected, the data is input using the TXBD3-TXBDO inputs' with TXBD3 being the most significant bit. If byte mode is selected, the data is input using the TXBD7- TXBDO inputs with TXBD7 being the most significant bit. For a given byte, the most significant bit is transmitted first on the serial data output. If the scrambling and B1 parity generation functions are to be performed by the SYNC155, a framing pulse (TXF) identifying the location of the third A2 byte in the incoming data is required. To facilitate the generation of TXBC and TXF, the TNETS2302C provides a reference byte or nibble clock (TXRC) and a reference frame (TXRF) output that are generated from the $155.52-\mathrm{MHz}$ clock inputs (HSCKT and HSCKC). TXRF is active low, has a nominal width of 51.44 ns , and occurs at the frame rate of 8 kHz . TXRC occurs at a rate of 19.44 MHz or 38.88 MHz depending upon the state of the NIB input.
The byte/nibble input data is looped back to the byte/nibble output data if the terminal loopback (TLB) input is high. When TLB is selected, the byte/nibble input data is passed to the line-side serial data output and looped back to the terminal-side output. The received line data is blocked by the looped signal and ignored. The byte/nibble input data is scrambled and the B1 parity byte is generated if the BSCRM input is high. If the BSCRM input is low, these functions are bypassed. The byte/nibble input data is converted to serial format and output via the serial output clock, TXSC.

Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. |  |  |
| BSCRM | 33 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | B1 generation/checking and scramble/descramble. When BSCRM is high, the TNETS2302C provides B1 checking and descrambling of the receive incoming data and B1 generation and scrambling of the transmit output data. To generate B1 errors for test purposes, the value for B1 calculated for the transmit frame is exclusive ORed with the value of B 1 received on the transmit terminal-side input. To ensure that the correct value for B 1 is transmitted for normal operation, the value for B1 received on the transmit terminal-side input must be 00 (hex). To disable B1 generation/checking and scrambling/descrambling by this device, BSCRM is taken low. |
| B1ERR | 4 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | B1 parity-error indication. A positive-pulse error indication is provided for each B1 bit parity error, up to a maximum of eight error indications. Each error indication is one clock-cycle wide in the byte mode and two clock-cycles wide in the nibble mode. |
| FLB | 2 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Facility loopback. When FLB is high, the serial input data is looped backed to the serial output. The received serial data is also passed to the terminal-side output. The facility and terminal loopbacks cannot be used at the same time. This produces erroneous results. |
| GND | $\begin{gathered} 5,7,8,11,12, \\ 18,25,43,46,53 \end{gathered}$ |  | Ground (0-V reference) |
| HSCKC | 71 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | High-speed clock complement. HSCKC is used with HSCKT to provide a differential input clock. |
| HSCKT | 69 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | High-speed clock true. HSCKT is used in conjunction with HSCKC to provide the $155.52-\mathrm{MHz}$ reference and transmit clock. |
| LOF | 28 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Loss of frame. LOF goes high when an out-of-frame (OOF) condition persists for three milliseconds ( 24 frames) or longer. LOF goes low when eight error-free framing patterns are detected after the OOF state is exited. This indication is valid only when MODE is low (tracking mode). |
| LOS | 30 | $\begin{gathered} 0 \\ \text { (TTL) } \end{gathered}$ | Loss of signal. LOS goes high when the incoming receive data signal stays high or low for $100 \mu \mathrm{~s}$ (or greater) or if the incoming receive clock stays high or low for one microsecond $\pm 750 \mathrm{~ns}$. LOS goes low when two consecutive error-free framing patterns are detected and a loss of the second condition is not detected between the framing patterns. |

Terminal Functions (Continued)

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| MODE | 6 | $\begin{gathered} \text { I } \\ \text { (TTL) } \end{gathered}$ | MODE selects either the tracking or the nontracking mode of operation for the receive side. When MODE is low, the device operates in the tracking mode. In this mode of operation, the device searches for and tracks frame alignment. The framing pulse output RXF is held low when out of frame occurs while byte or nibble data is provided. When MODE is high, the device enters the nontracking mode and frame alignment is declared valid on the first indication of the framing pattern (not the second). If external circuitry finds that an invalid framing pattern has occurred, MODE sends a low signal to $\overline{\mathrm{OOFN}}$ to reinitiate the frame search. |
| NC | 56, 62, 63, 67, 74 |  | No connection |
| NIB | 51 | $\begin{gathered} 1 \\ \text { (TTL) } \end{gathered}$ | Nibble/byte control. If NIB is high, the terminal interface is nibble wide; if NIB is low, the terminal interface is byte wide. |
| OOF | 27 | $\begin{gathered} \mathrm{O} \\ \text { (CMOS) } \end{gathered}$ | Out of frame. OOF goes high when errors are detected in the three A2 bytes of four consecutive framing patterns (when A2A2A2 $\neq 282828$ while in frame alignment). OOF goes low when two error-free consecutive framing patterns are detected (when A1A1A1A2A2A2 $=$ F6F6F6282828). This indication is valid only when MODE is low (tracking mode). |
| $\overline{\text { OOFN }}$ | 3 | $\begin{gathered} \text { I } \\ \text { (CMOS) } \end{gathered}$ | Out-of-frame negative. A low-level signal on $\overline{\text { OOFN }}$ for two RXBC clock periods starts a new frame search. $\overline{\text { RESET }}$ and $\overline{\text { OOFN }}$ should be applied after a mode change occurs. $\overline{O O F N}$ must occur either at the same time as the $\overline{\text { RESET }}$ or after the $\overline{\text { RESET }}$ becomes inactive. |
| PGND | $\begin{aligned} & 54,59,66,70, \\ & 73,75,78,82 \end{aligned}$ |  | PECL ground ( $0-\mathrm{V}$ reference) |
| PVCC | $\begin{aligned} & \hline 55,60,65,68, \\ & 72,76,80,84 \end{aligned}$ |  | PECL supply voltage, $5 \mathrm{~V} \pm 5 \%$ |
| RESET | 49 | $\begin{gathered} 1 \\ \text { (CMOS) } \\ \hline \end{gathered}$ | The device is reset when $\overline{\text { RESET }}$ is held low for a minimum of 105 ns . The device should be reset after power is applied or the state of BSCRM, MODE, or NIB is changed. |
| RFE | 31 | $\begin{gathered} \text { O } \\ \text { (CMOS) } \end{gathered}$ | Receive framing error. RFE goes high when any bit in the receive-framing pattern is in error and the device is not in an out-of-frame state. When present, the indication occurs at the start of the third A2 framing byte in the framing pattern in the receive-side data. This indication is valid only when MODE is low (tracking mode). |
| RXBC | 24 | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \text { (CMOS) } \\ \hline \end{array}$ | Receive clock. RXBC outputs the data from the TNETS2302C on the falling edge of this signal. The clock frequency is either 19.44 MHz (byte clock) or 38.88 MHz (nibble clock). |
| $\begin{gathered} \text { RXBD7- } \\ \text { RXBDO } \end{gathered}$ | 22-19, 17-14 | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \text { (CMOS) } \end{array}$ | Receive data. TXBD7-RXBD0 is the terminal-side output data, either byte or nibble wide that depends on the state of NIB. Receive data is still provided when OOF occurs. |
| RXF | 26 | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \text { (CMOS) } \\ \hline \end{array}$ | Receive frame. RXF provides a positive pulse in synchronization with the third A2 byte of the SONET/SDH frame. When OOF occurs, RXF is held low. |
| RXRF | 9 | $\begin{gathered} 0 \\ \text { (TTL) } \end{gathered}$ | Receive reference frame. RXRF is an $8-\mathrm{kHz}$ output derived from the differential input serial clock RXSC. RXRF is one clock-cycle wide. |
| RXSCC | 83 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial clock complement. RXSCC is used with RXSCT to provide a differential clock input. |
| RXSCT | 81 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial clock true. RXSCT is used with RXSCC to provide a differential clock input that accompanies the serial data input. |
| RXSDC | 79 | $\begin{gathered} 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial data input complement. RXSDC is used with RXSDT to provide a differential data input. |
| RXSDT | 77 | $\begin{gathered} \hline 1 \\ \text { (PECL) } \end{gathered}$ | Receive serial data input true. RXSDT is used with RXSDC to provide a differential data input. |
| TLB | 52 | $\begin{gathered} 1 \\ (\mathrm{TTL}) \end{gathered}$ | Terminal loopback. When TLB is high, the transmit terminal input is looped back to the receive terminal output. The transmit terminal input data is also sent to the transmit serial output. The facility and terminal loopbacks cannot be activated at the same time. This produces erroneous results. |

## Terminal Functions (Continued)

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| TPINV | 10 | $\begin{gathered} \text { I } \\ \text { (TTL) } \end{gathered}$ | Transmit path invert. When TPINV is low, TXRF is active low and clocked out on the rising edge of TXRC. In addition, TXF is active low and clocked into the TNETS2302C, along with TXBDn, on the falling edge of TXBC. When TPINV is high, TXRF becomes an active-high output that is clocked out on the falling edge of TXRC. Also, TXF becomes an active-high input that is clocked into the TNETS2302C, along with TXBDn, on the rising edge of TXBC. |
| TXBC | 44 | $\begin{gathered} 1 \\ (\mathrm{CMOS}) \end{gathered}$ | Transmit byte/nibble clock. The clock rate is either 19.44 MHz (byte data) or 38.88 MHz (nibble data). The data on TXBDn is clocked into the TNETS2302C on the falling edge of TXBC when TPINV is low and on the rising edge when TPINV is high. |
| $\begin{aligned} & \text { TXBD7- } \\ & \text { TXBDO } \end{aligned}$ | 35-42 | $\begin{gathered} 1 \\ (\mathrm{CMOS}) \end{gathered}$ | Transmit data. TXBD7 - TXBD0 is the terminal-side input data (either byte or nibble wide). TXBD7 is the most significant bit for byte-wide input. TXBD3 is the most significant bit for nibble-wide input. |
| $\overline{\text { TXF }}$ | 50 | $\begin{gathered} 1 \\ (\mathrm{CMOS}) \end{gathered}$ | Transmit frame. $\overline{\mathrm{TXF}}$ is synchronous with the third A2 byte of the terminal-side input and is required to perform signal scrambling. $\overline{T X F}$ is active low when TPINV is low and active high when TPINV is high. |
| TXRC | 47 | 0 (CMOS) | Transmit referençe clock. TXRC is a clock occurring at the rate of 19.44 MHz or 38.88 MHz depending on the state of NIB. TXRF is clocked out on the positive transition of TXRC when TPINV is low and on the negative transition of TXRC when TPINV is high. |
| $\overline{\text { TXRF }}$ | 32 | O (CMOS) | Transmit reference frame. TXRF is a one-byte clock-wide pulse occurring at the frame rate of 8 kHz . TXRF is active low when TPIN is low and active high when TPINV is high. |
| TXSCC | 58 | $\begin{gathered} \mathrm{O} \\ (\mathrm{PECL}) \end{gathered}$ | Transmit serial clock output complement. TXSCC has an inverted PECL clock output. |
| TXSCT | 57 | $\begin{gathered} \mathrm{O} \\ (\mathrm{PECL}) \end{gathered}$ | Transmit serial clock output true. TXSCT has a noninverted PECL clock output. |
| TXSDC | 64 | $\begin{gathered} \mathrm{O} \\ (\mathrm{PECL}) \end{gathered}$ | Transmit serial data output complement. TXSDC has an inverted PECL data output. |
| TXSDT | 61 | $\begin{gathered} \bigcirc \\ (\mathrm{PECL}) \end{gathered}$ | Transmit serial data output true. TXSDT has a noninverted PECL data output. |
| $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} 1,13,23,29 \\ 34,4548 \\ \hline \end{gathered}$ |  | Supply voltage, $5 \mathrm{~V} \pm 5 \%$ |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Supply voltage range, PVCC, PECL ............................................................. -0.5 V to 7 V

PECL ................................................................ -1.2 V to 7 V
Input/output clamp current range ........................................................ 50 mA to 50 mA

Storage temperature range ....................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the GND terminals.

TNETS2302C STS-3/STM-1 LINE INTERFACE
recommended operating conditions

|  |  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  |  | 4.75 | 5.25 | V |
| PV ${ }_{\text {CC }}$ | Supply voltage, PECL |  |  | 4.75 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | TTL |  | 2 |  | V |
|  |  | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 3.32 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | 3.67 |  |  |
|  |  | PECL (see Note 2) |  | 3.8 |  |  |
| VIL | Low-level input voltage | TTL |  |  | 0.8 | V |
|  |  | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  | 1.42 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 1.57 |  |
|  |  | PECL (see Note 2) |  |  | 3.4 |  |
| TA | Operating free-air temperature |  |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic-level voltages only.
electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIK | Input clamp voltage, TTL |  | $\mathrm{V}_{\text {CC }}=4.75 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{K}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | High-level output voltage | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}$ | 4.25 |  |  | V |
|  |  | TTL | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I}^{\mathrm{OH}}=-2 \mathrm{~mA}$ | 4.25 |  |  |  |
|  |  | PECL | $\mathrm{PV} \mathrm{CC}=5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-22.4 \mathrm{~mA}$ | 4 |  | 4.3 |  |
| VOL | Low-level output voltage | CMOS | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | TTL | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.5 |  |
|  |  | PECL | $\mathrm{PV} \mathrm{CC}=5 \mathrm{~V}$, | $\mathrm{IOL}=7.6 \mathrm{~mA}$ | 3 |  | 3.4 |  |
| 11 | Input current, TTL/CMOS |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }_{1 / \mathrm{H}}$ | High-level input current, PECL |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=4.45 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| I/L | Low-level input current, PECL |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=3.35 \mathrm{~V}$ |  |  | 25 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CC1 }}$ | Supply current ${ }^{\ddagger}$ |  | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & f=155.52 \mathrm{Mbit} / \mathrm{s} \end{aligned}$ | $\mathrm{I}=0$, |  |  | 100 | mA |
| ICC2 | Supply current§ |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{f}=155.52 \mathrm{Mbit} / \mathrm{s}$ |  |  | 175 | mA |
| $\mathrm{C}_{i}$ | Input capacitance, TTL |  |  |  |  | 4 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ PECL outputs are unterminated.
§ PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .

## SDNSO20B - SEPTEMBER 1992 - REVISED DECEMBER 1994

timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 1)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (RXSCH) | Pulse duration, RXSC high | 2.9 |  |  | ns |
| ${ }^{\text {t }}$ (RXSCL) | Pulse duration, RXSC Iow | 2.9 |  |  | ns |
| $t_{\text {c }}$ (RXSC) | Clock cycle time, RXSC |  | 6.43 |  | ns |
| $t_{\text {su }}$ (RXSD) | Setup time, RXSD before RXSC $\uparrow$ | 2 |  |  | ns |
| $\mathrm{th}^{\text {(RXSD) }}$ | Hold time, RXSD after RXSC $\uparrow$ | 1 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 1. Line-Side Input Clock and Data
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 2)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (RXF) | Pulse duration, RXF |  | 51.44 |  | ns |
| ${ }^{\text {w }}$ (RXBCH) | Pulse duration, RXBC high | 23 |  |  | ns |
| ${ }^{\text {t }}$ (R(RXBCL) | Pulse duration, RXBC low | 23 |  |  | ns |
| $\mathrm{t}_{\mathrm{c} \text { (RXBC) }}$ | Clock cycle time, RXBC |  | 51.44 |  | ns |
| $\mathrm{t}_{\text {d(RCL-RDV) }}$ | Delay time after RXBC $\downarrow$ to RXBD valid | -1 |  | 6 | ns |
| $\mathrm{t}_{\text {d(RCL-RFH }}$ ) | Delay time after RXBC $\downarrow$ to RXF $\uparrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 2. Terminal-Side Byte Output
timing requirements, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5} \mathrm{pF}$ (see Notes 3 and 4 and Figure 3)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (TXBCH) | Pulse duration, TXBC high | 18 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (TXBCL) | Pulse duration, TXBC low | 18 |  |  | ns |
| $t_{C}$ (TXBC) | Clock cycle time, TXBC |  | 51.44 |  | ns |
| $\mathrm{t}_{\text {su(TXBD }} 1$ | Setup time before TXBC $\downarrow$, TXBD | 5 |  |  | ns |
| $\mathrm{th}^{\text {(TXXBD }}$ ) 1 | Hold time after TXBC $\downarrow$, TXBD | 5 |  |  | ns |
| $\mathrm{t}_{\text {su( }}$ (TXF) 1 | Setup time before TXBC $\downarrow, \overline{\text { TXF }}$ | 5 |  |  | ns |
| $\mathrm{th}^{\text {(TXF) }} 1$ | Hold time before TXBC $\downarrow$, TXF | 5 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 3. Terminal-Side Byte Input (TPINV Iow)
timing requirements, $C_{L}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 4)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (TXBCH) | Pulse duration, TXBC high | 18 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TXBCL })}$ | Pulse duration, TXBC low | 18 |  |  | ns |
| $\mathrm{t}_{\mathrm{C}}$ (TXBC) | Clock cycle time, TXBC |  | 51.44 |  | ns |
| $\mathrm{t}_{\text {su( }}$ (TXBD) 2 | Setup time before TXBC $\uparrow$, TXBD | 5 |  |  | ns |
| $\mathrm{th}_{\text {(TXBD }}{ }^{\text {2 }}$ | Hold time after TXBC $\uparrow$, TXBD | 5 |  |  | ns |
| $\mathrm{t}_{\text {su( }}$ (TXF)2 | Setup time before TXBC个, $\overline{\text { TXF }}$ | 5 |  |  | ns |
| $\mathrm{th}^{\text {(TXF) }}$ 2 | Hold time after TXBC $\uparrow$, TXF | 5 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 4. Terminal-Side Byte Input (TPINV high)
operating characteristics, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5} \mathrm{pF}$ (see Notes 3 and 4 and Figure 5)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tw }}$ (RXF) | Pulse duration, RXF high |  | 51.44 |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (RXBCH) | Pulse duration, RXBC high | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (RXBCL) | Pulse duration, RXBC low | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{C}}$ (RXBC) | Clock cycle time, RXBC |  | 25.72 |  | ns |
| $\mathrm{t}_{\mathrm{d}}$ (RCL-RDV) | Delay time after RXBC $\downarrow$ to RXBD valid | -1 |  | 6 | ns |
| td(RCL-RFH) | Delay time after RXBC $\downarrow$ to RXF $\uparrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 5. Terminal-Side Nibble Output
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 6)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (TXBCH) | Pulse duration, TXBC high | 9 |  |  | ns |
| ${ }^{\text {w }}$ (TXBCLL) | Pulse duration, TXBC low | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{C} \text { (TXBC) }}$ | Clock cycle time, TXBC |  | 25.72 |  | ns |
| $\mathrm{t}_{\text {su(TXBD }}{ }^{\text {a }}$ | Setup time before TXBC $\downarrow$, TXBD | 5 |  |  | ns |
| th(TXBD) 3 | Hold time after TXBC $\downarrow$, TXBD | 5 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ (TXF) 3 | Setup time before TXBC $\downarrow$, TXF | 5 |  |  | ns |
| $\mathrm{th}_{\text {(TXF) }}$ | Hold time after TXBC $\downarrow$, TXF | 5 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 6. Terminal-Side Nibble Input (TPINV Iow)
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 7)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (TXBCH) | Pulse duration, TXBC high | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TXBCL) }}$ | Pulse duration, TXBC low | 9 |  |  | ns |
| $\mathrm{t}_{\text {c (TXBC) }}$ | Clock cycle time, TXBC |  | 25.72 |  | ns |
| $\mathrm{t}_{\text {su(TXBD }} 4$ | Setup time before TXBCT, TXBD | 5 |  |  | ns |
| $\mathrm{th}_{\text {(TXBD }} 4$ | Hold time after TXBC $\uparrow$, TXBD | 5 |  |  | ns |
| $\mathrm{t}_{\text {su(TXF) }} 4$ | Setup time before TXBCT, TXF | 5 |  |  | ns |
| th(TXF) 4 | Hold time before TXBC $\uparrow$, $\overline{\text { TXF }}$ | 5 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 7. Terminal-Side Nibble Input (TPINV high)

## operating characteristics, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5} \mathrm{pF}$ (see Notes 3 and 4 and Figure 8)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {w }}$ (TXRFL) | Pulse duration, TXRF low | 51.44 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (TXRCH) | Pulse duration, TXRC high | 23 |  |  | ns |
| ${ }^{\text {w }}$ (TXRCL) | Pulse duration, TXRC low | 23 |  |  | ns |
| $\mathrm{t}_{\mathrm{c} \text { (TXRC) }}$ | Clock cycle time, TXRC | 51.44 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (TCH-TFL) }}$ | Delay time after TXRC $\uparrow$ to $\overline{\text { TXRF } ~} \downarrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 8. Terminal-Side Byte Reference Signals Output (TPINV low)
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 9)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ (TXRFH) | Pulse duration, TXRF high |  | 51.44 |  | ns |
| $t_{\text {w (TXRCH) }}$ | Pulse duration, TXRC high | 23 |  |  | ns |
| ${ }^{\text {w }}$ (TXRCL) | Pulse duration, TXRC low | 23 |  |  | ns |
| $\mathrm{t}_{\mathrm{c}}$ (TXRC) | Clock cycle time, TXRC |  | 51.44 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\text { (TCH-TPH) }}$ | Delay time after TXRC $\uparrow$ to $\overline{\text { TXRF }} \uparrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 9. Terminal-Side Byte Reference Signals Output (TPINV high)

## operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 10)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {w }}$ (TXRFL) | Pulse duration, TXRF low | 25.72 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (TXRCH) | Pulse duration, TXRC high | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{W}}$ (TXRCL) | Pulse duration, TXRC low | 9 |  |  | ns |
| $\mathrm{t}_{\text {c( }}$ (TXRC) | Clock cycle time, TXRC | 25.72 |  |  | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{TCH}-\mathrm{TFL})$ | Delay time after TXRC¢ to $\overline{\text { TXRF }} \downarrow$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 10. Terminal-Side Nibble Reference Signals Output (TPINV low)
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 11)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathbf{w} \text { (TXRFH) }}$ | Pulse duration, TXRF high | 25.72 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (TXRCH) | Pulse duration, TXRC high | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (TXRCL) | Pulse duration, TXRC low | 9 |  |  | ns |
| $\mathrm{t}_{\mathrm{c} \text { (TXRC) }}$ | Clock cycle time, TXRC | 25.72 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (TCL-TFH) }}$ | Delay time after TXRC $\downarrow$ to $\overline{\text { TXRF } \uparrow}$ | 0 |  | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 11. Terminal-Side Nibble Reference Signals Output (TPINV high)
operating characteristics, $C_{L}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 12)

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\mathrm{OFH}-\mathrm{OOH})}$ | Delay time after $\overline{\mathrm{OOFN}} \uparrow$ to OOF $\uparrow$ | 0 | 312 |
| $\mathrm{t}_{\mathrm{d}(\mathrm{OFH}-\mathrm{LOH})}$ | Delay time after $\overline{\mathrm{OOFN}} \uparrow$ to $\mathrm{LOF} \uparrow$ | 0 | 312 |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 12)

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $t_{\text {W(OOFNL) }} \quad$ Pulse duration, $\overline{\text { OOFN }}$ low | 105 | ns |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 12. $\overline{\text { OOFN }}$ Resetting Frame
operating characteristics, $C_{L}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 13)

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{RSH}-\mathrm{TCH})$ | Uelay time after $\overline{\text { RESET } \uparrow \text { to } \text { TXRC } \uparrow}$\begin{tabular}{r\|r|}
\hline
\end{tabular} | 6 | 30 |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{TCH}-\mathrm{TFL})$ | Delay time after TXRC $\uparrow$ to $\overline{\text { TXRF }} \downarrow$ | 0 | 6 |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 13)

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $t_{\text {w (RESETL) }}$ | Pulse duration, $\overline{\text { RESET }}$ low | 105 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 13. $\overline{\text { RESET Effect of Reference Clock and Frame (TPINV low) }}$
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 14)

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d} \text { (RSH-TCH) }}$ | Delay time after $\overline{\text { RESET }} \uparrow$ to TXRC $\uparrow$ | 6 | 30 | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{TCH}-\mathrm{TFH})$ | Delay time after TXRC $\uparrow$ to $\overline{\text { TXRF }} \uparrow$ | 0 | 6 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(V_{O H}-V_{O L}\right) / 2$ or $\left(V_{I H}-V_{I L}\right) / 2$ as applicable.
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 14)

|  | Pulse duration, $\overline{R E S E T}$ low | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $t_{\text {W(RESETL }}$ | UNIT |  |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.



## TNETS2302C

## STS-3/STM-1 LINE INTERFACE

SDNS020B - SEPTEMBER 1992 - REVISED DECEMBER 1994

## operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 15)

|  | MIN | MAX | UNIT |
| :--- | :--- | ---: | :---: |
| $t_{\mathrm{d}(\text { RCL-RDV })}$ | Delay time after RXBC $\downarrow$ to RXBD valid | 0 | 6 |
| $\mathrm{t}_{\mathrm{d}(\mathrm{RCL}}$-BEL) | Delay time after RXBC $\downarrow$ to B1ERR $\downarrow$ | ns |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.

$\dagger$ Four time slots of B1ERR are shown; up to eight bits can be in error in a given frame.
Figure 15. B1 Error-Pulse Timing - Byte Mode
operating characteristics, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5} \mathrm{pF}$ (see Notes 3 and 4 and Figure 16)

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| UNIT |  |  |  |
| $t_{d}(R C L-R D V)$ | Delay time after RXBC $\downarrow$ to RXBD valid | 0 | 6 |
| $t_{d}$ (RCL-BEL) | Delay time after RXBC $\downarrow$ to B1ERR $\downarrow$ | $n$ |  |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.

$\dagger$ Four time slots of B1ERR are shown; up to eight bits can be in error in a given frame.
Figure 16. B1 Error-Pulse Timing - Nibble Mode

TNETS2302C STS-3/STM-1 LINE INTERFACE
timing requirements, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 17)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tw }}$ (TXSCL) | Pulse duration, TXSC low | 2.9 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (TXSCH) | Pulse duration, TXSC high | 2.9 |  |  | ns |
| $\mathrm{t}_{\mathrm{C}}$ (TXSC) | Clock cycle time, TXSC |  | 6.43 |  | ns |
| $\mathrm{t}_{\text {su }}$ (TXSD) | Setup time, TXSD before TXSC $\uparrow$ | 1 |  |  | ns |
| th(TXSD) | Hold time, TXSD after TXSC $\uparrow$ | 1.25 |  |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 17. Line-Side PECL Output
operating characteristics, $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ (see Notes 3 and 4 and Figure 18)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| td(RSH-RFH) |  | 51.44 |  | 130 | ns |
| $\mathrm{t}_{\mathrm{w}}$ (RXRF) | Pulse duration, RXRF |  | 51.44 |  | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(V_{O H}-V_{O L}\right) / 2$ or $\left(V_{I H}-V_{I L}\right) / 2$ as applicable.

RESET
(output)

RXRF
(output)


Figure 18. $\overline{\text { RESET }}$ Receive Reference
timing requirements, $\mathrm{C}_{\mathrm{L}}=\mathbf{2 5 p F}$ (see Notes 3 and 4 and Figure 19)

|  |  | MIN NOM | MAX |
| :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{c}}$ UNSCK $)$ | Ulock cycle time, HSCK | 6.43 | ns |
| $\mathrm{t}_{\mathrm{w} \text { (HSCKH) }}$ | Pulse duration, HSCK high | 2.9 | ns |
| $\mathrm{t}_{\mathrm{w} \text { (HSCKL) }}$ | Pulse duration, HSCK low | 2.9 | ns |

NOTES: 3. PECL outputs are terminated with a $50-\Omega$ resistor to 3 V .
4. Timing intervals are measured at $\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right) / 2$ or $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$ as applicable.


Figure 19. HSCK Input

# General Information 

## ATMISONET/SDH

Token Ring
Bus Interface
Application Report

## Contents

|  |  |  |
| :--- | :--- | :--- |
| TNETE100 | PCI Ethernet ${ }^{\text {TM }}$ Adapter Single-Chip 10 Base-T |  |
| With MII For 100 Base-T/100VG-AnyLan .............3-3 |  |  |

## ThunderLAN ${ }^{\text {TM }}$ TNETE100 PCI ETHERNETTM ADAPTER SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN <br> SPWS017-APRIL 1995

- Single-Chip Ethernet ${ }^{\text {TM }}$ Adapter for the Peripheral Component Interconnect (PCI) Local Bus
- 32-Bit PCIt Glueless Host Interface
- Compliant With PCI Local-Bus Specification (Revision 2.0)
- 33-MHz Operation
- 3-V or 5-V I/O Operation
- Adaptive Performance Optimization ${ }^{\text {TM }}$ (APO) for Highest Available PCI Bandwidth
- High-Performance Bus Master Architecture With Byte-Aligning DMA Controller for Low Host CPU and Bus Utilization
- Plug-and-Play Compatible
- Supports 32-Blt Data Streaming on PCI Bus
- Time Division Multiplexed SRAM
- 2-Gbps Internal Bandwidth
- Switched Ethernet Compatible
- Full-Duplex Compatible
- Independent Transmit and Receive Channels
- Two Transmit Channels for Demand Priority
- Supports Multiple Protocols With a Single Driver Suite
- Automatic Transmit Padding
- Optimized Shared Interrupts
- No On-Board Memory Required
- Auto-Negotiation (N-Way) Compatible
- Multimedia-Ready Architecture
- cLAN (Configurable LAN) Technology
- Integrated 10 Base-T and 10 Base-5 (AUI)

Physical Layer Interface

- Single-Chip IEEE 802.3 and Blue Book Ethernet-Compliant Solution
- DSP-Based Digital Phase-Locked Loop
- Smart Squelch Allows for Transparent Link Testing
- Transmission Waveshaping
- Autopolarity (Reverse Polarity Correction)
- External/Internal Loopback Including Twisted Pair and AUI
- Media Independent Interface (MII) for Connecting 100-Mbps External
Transceivers
- Compliant MII for IEEE 802.3u Transcelvers
- Super Set Supports IEEE 802.12 Transceivers
- Supports Ethernet and Token-Ring Framing Formats for 100VG-AnyLAN
- Link Pulse Detection for Determining Wire Rate
- Low-Power CMOS Technology
- Green PC Compatible
- Microsoft ${ }^{\text {TM }}$ Advanced Power Management
- EEPROM Interface Supports Jumperless Design and Autoconfiguration
- Hardware Statistics Registers for Management Information Base (MIB)
- DMTF (Desktop Management Task Force) Compatible
- IEEE Standard 1149.1 $\ddagger$ Test Access Port (JTAG)
- 144-Pin Quad Flat Package


Figure 1. ThunderLAN Architecture

[^0]
# SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN 

## description

ThunderLAN is a high-speed networking architecture that provides a complete PCI-to-10 Base-T/AUI Ethernet solution with the flexibility to handle 100-Mbps Ethernet protocols as the user's networking demands grow.

The TNETE100, one implementation of the ThunderLAN architecture, is an intelligent protocol network interface. The ThunderLAN SRAM FIFO-based architecture eliminates the need for external memory and offers a single-chip glueless PCI-to-10 Base-T/AUI (IEEE 802.3) solution with an on-board physical layer interface. Modular support for 100 Base-T (IEEE 802.3u), and 100VG-AnyLAN (IEEE 802.12) is provided via a superset of the industry-standard Media Independent Interface (MII). ThunderLAN uses a single driver suite to support multiple networking protocols.
The glueless PCI interface supports 32-bit streaming, operates at speeds up to 33 MHz and is capable of internal data transfer rates up to 2 Gbps , taking full advantage of all available PCI bandwidth. The TNETE100 offers jumperless autoconfiguration using PCl configuration read/write cycles. Customizable configuration registers, which can be autoloaded from an external serial EEPROM, allow designers of TNETE100-based systems to give their systems a unique identification code. The TNETE100 PCI interface, developed in conjunction with other leaders in the semiconductor and computer industries, has been vigorously tested on multiple platforms to ensure compatibility across a wide array of available PCI products. In addition, the ThunderLAN drivers and ThunderLAN architecture use Tl's patented Adaptive Performance Optimization (APO) technology to dynamically adjust critical parameters for minimum latency, minimum host CPU utilization, and maximum system performance. This technology ensures that the maximum capabilities of the PCl interface are used by automatically tuning the adapter to the specific system in which it is operating.
The Media Independent Interface (MII), an industry-standard interface for connecting a variety of external IEEE 802.3u physical layer interfaces, is fully supported by the TNETE100. In addition, the TNETE100 features an IEEE 802.12-compliant superset of the MII to allow for support of 100VG-AnyLAN physical layer interfaces. This allows TNETE100-based systems to support 100 Base-TX, 100 Base-T4, and 100VG-AnyLAN cabling schemes for maximum flexibility as each new physical layer interface becomes available in the marketplace.
An intelligent protocol handler (PH) implements the serial protocols of the network. The PH is designed for minimum overhead related to multiple protocols, using common state machines to implement $95 \%$ of the total protocol handler. On transmit, the PH serializes data, adds framing and cyclic redundancy check (CRC) fields, and interfaces to the network physical layer (PHY) chip. On receive, it provides address recognition, CRC and error checking, frame disassembly, and deserialization. Data for multiple channels is passed to and from the PH by way of circular buffer FIFOs in the FIFO SRAM.

ThunderLAN is the first multimedia-ready architecture and is capable of prioritized data regardless of the selected protocol. The demand priority protocol supports two priorities of frames, normal and priority. The two transmit channels provide independent host channels for these two frame types. Carrier-sense multiple access with collision detection (CSMA/CD) protocols only support a single priority of frame, but the two channels can be used to prioritize network access. All received frames pass through the single receive channel.
Compliant with IEEE Standard 1149.1 (JTAG), the TNETE100 provides a 5 -pin test-access port that is used for boundary-scan testing.

The TNETE100 is available in a 144-pin quad flat package.


## functional block diagram



Pin Functions

| PIN |  | TYPE† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| TEST PORT |  |  |  |
| TCLK | 124 | 1 | Test clock. TCLK is used to clock state information and test data into and out of the device during operation of the test port. |
| TDI | 126 | 1 | Test data input. TDI is used to serially shift test data and test instructions into the device during operation of the test port. |
| TDO | 125 | 0 | Test data output. TDO is used to serially shift test data and test instructions out of the device during operation of the test port. |
| TMS | 123 | 1 | Test mode select. TMS is used to control the state of the test port controller within TNETE100. |
| TRST | 121 | 1 | Test reset. TRST is used for asynchronous reset of the test port controller. |
|  |  |  | PCI INTERFACE |
| PAD31 | 135 | $1 / 0$ | PCl address/data bus. Byte 3 (most significant) of the PCl address/data bus. |
| PAD30 | 137 |  |  |
| PAD29 | 138 |  |  |
| PAD28 | 140 |  |  |
| PAD27 | 141 |  |  |
| PAD26 | 143 |  |  |
| PAD25 | 144 |  |  |
| PAD24 | 1 |  |  |
| PAD23 | 5 | $1 / 0$ | PCI address/data bus. Byte 2 of the PCl address/data bus. |
| PAD22 | 7 |  |  |
| PAD21 | 8 |  |  |
| PAD20 | 9 |  |  |
| PAD19 | 11 |  |  |
| PAD18 | 12 |  |  |
| PAD17 | 13 |  |  |
| PAD16 | 15 |  |  |
| PAD15 | 29 | $1 / 0$ | PCl address/data bus. Byte 1 of the PCl address/data bus. |
| PAD14 | 30 |  |  |
| PAD13 | 32 |  |  |
| PAD12 | 33 |  |  |
| PAD11 | 35 |  |  |
| PAD10 | 36 |  |  |
| PAD9 | 38 |  |  |
| PAD8 | 39 |  |  |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{I} / \mathrm{O}=3$-state input/output

Pin Functions (Continued)

| Pin Functions (Continued) |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN |  | TYPE $\dagger$ | DESCRIPTION |
| NAME | NO. |  |  |
| PCI INTERFACE (CONTINUED) |  |  |  |
| PAD7 | 42 | 1/0 | PCl address/data bus. Byte 0 (least significant) of the PCl address/data bus. |
| PAD6 | 43 |  |  |
| PAD5 | 45 |  |  |
| PAD4 | 46 |  |  |
| PAD3 | 47 |  |  |
| PAD2 | 49 |  |  |
| PAD1 | 50 |  |  |
| PADO | 51 |  |  |
| PCLK | 131 | 1 | PCl clock. PCLK is the clock reference for all PCl bus operations. All other PCl pins except $\overline{\mathrm{PRST}}$ and $\overline{\text { PINTA }}$ are sampled on the rising edge of PCLK. All PCI bus timing parameters are defined with respect to this edge. |
| PCLKRUN | 53 | I/O $\ddagger$ | Clock run control. $\overline{\text { PCLKRUN }}$ is the active-low PCl clock request/grant signal that allows the TNETE100 to indicate when an active PCl clock is required. (This is an open drain.) |
| $\begin{array}{\|l} \hline \mathrm{PC} / \mathrm{BE3} \\ \mathrm{PC} / \mathrm{BE} 2 \\ \mathrm{PC} / \mathrm{BE} 1 \\ \mathrm{PC} / \mathrm{BEO} \end{array}$ | $\begin{gathered} \hline 2 \\ 16 \\ 28 \\ 41 \end{gathered}$ | 1/0 | PCI bus command and byte enables. PC/BE3 enables byte 3 (MSB) of the PC/BE pins. PCl bus command and byte enables. $\mathrm{PC} / \mathrm{BE} 2$ enables byte 2 of PCl address/data bus. PCl bus command and byte enables. $\mathrm{PC} / \mathrm{BE} 1$ enables byte 1 of PCl address/data bus. PCl bus command and byte enables. $\mathrm{PC} / \mathrm{BEO}$ enables byte 0 of PCl address/data bus. |
| $\overline{\text { PDEVSEL }}$ | 21 | $1 / 0$ | PCI device select. $\overline{\text { PDEVSEL }}$ indicates that the driving device has decoded one of its addresses as the target of the current access. The TNETE100 drives PDEVSEL when it decodes an access to one of its registers. As a bus master, the TNETE100 monitors PDEVSEL to detect accesses to illegal memory addresses. |
| $\overline{\text { PFRAME }}$ | 17 | 1/0 | PCl cycle frame. $\overline{\text { PFRAME }}$ is driven by the active bus master to indicate the beginning and duration of an access. It is asserted to indicate the start of a bus transaction. PFRAME remains asserted during the transaction, only being deasserted in the final data phase. |
| PGNT | 132 | 1 | PCI bus grant. $\overline{\mathrm{PGNT}}$ is asserted by the system arbiter to indicate that the TNETE100 has been granted control of the PCl bus. |
| PIDSEL | 4 | 1 | PCI initialization device select. PIDSEL is the chip select for access to PCI configuration registers. |
| $\overline{\text { PINTA }}$ | 128 | O/D | PCI interrupt. $\overline{\text { PINTA }}$ is the interrupt request from the TNETE100. PCI interrupts are shared, so this is an open-drain (wired-OR) output. |
| $\overline{\text { PIRDY }}$ | 19 | $1 / 0$ | PCl initiator ready. $\overline{\text { PIRDY }}$ is driven by the active bus master to indicate that it is ready to complete the current data phase of a transaction. A data phase is not completed until both PIRDY and PTRDY are sampled asserted. When the TNETE100 is a bus master, it uses PIRDY to align incoming data on reads or outgoing data on writes with its internal RAM access synchronization (maximum one cycle at the beginning of burst). When the TNETE100 is a bus slave, it extends the access appropriately until both PIRDY and PTRDY are asserted. |
| $\overline{\text { PTRDY }}$ | 20 | 1/0 | PCI target ready. $\overline{\text { PTRDY }}$ is driven by the selected device (bus slave or target) to indicate that it is ready to complete the current data phase of a transaction. A data phase is not completed until both PIRDY and PTRDY are sampled asserted. <br> ThunderLAN uses PTRDY to ensure every direct I/O (DIO) operation is correctly interlocked. |
| PPAR | 27 | $1 / 0$ | PCI parity. PPAR carries even parity across $\operatorname{PAD}[0-31]$ and $\mathrm{PC} / \mathrm{BE}[0-3]$. It is driven by the TNETE100 during all address and write cycles as a bus master and during all read cycles as a bus slave. |
| $\overline{\text { PPERR }}$ | 24 | 1/0 | PCI parity error. $\overline{\text { PPERR }}$ indicates a data parity error on all PCI transactions except special cycles. |

$\dagger \mathrm{I}=$ input, $\mathrm{I} / \mathrm{O}=3$-state input/output, $\mathrm{O} / \mathrm{D}=$ open-drain output
$\ddagger$ Open drain

## Pin Functions (Continued)

| PIN |  | TYPE $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| PCI INTERFACE (CONTINUED) |  |  |  |
| $\overline{\text { PREQ }}$ | 134 | 1/0 | PCl bus request. $\overline{\text { PREQ }}$ is asserted by the TNETE100 to request control of the PCl bus. This is not a shared signal. |
| PRST | 129 | 1 | PCl reset signal. |
| $\overline{\text { PSERR }}$ | 25 | O/D | PCI system error. $\overline{\text { PSERR }}$ indicates parity errors, or special cycle data parity errors. |
| $\overline{\text { PSTOP }}$ | 23 | $1 / 0$ | PCI stop. $\overline{\text { PSTOP }}$ indicates the current target is requesting the master to stop the current transaction. |
| BIOS ROM/LED DRIVER INTERFACE |  |  |  |
| EAD7 <br> EAD6 <br> EAD5 <br> EAD4 <br> EAD3 <br> EAD2 <br> EAD1 <br> EADO | $\begin{aligned} & 54 \\ & 55 \\ & 56 \\ & 57 \\ & 59 \\ & 60 \\ & 61 \\ & 62 \end{aligned}$ | 1/0 | EPROM address/data. EAD[0-7] is a multiplexed byte bus that is used to address and read data from an external BIOS ROM. <br> - On the cycle when EXLE is asserted low, EAD[0-7] is driven with the high byte of the address. <br> - On the cycle when EALE is asserted low, EAD[0-7] is driven with the low byte of the address. <br> - When $\overline{E O E}$ is asserted, BIOS ROM data should be placed on the bus. <br> These pins can also be used to drive external status LEDs. Low-current ( $2-5 \mathrm{~mA}$ ) LEDs can be connected directly (through appropriate resistors). High-current LEDs can be driven through buffers or from the BIOS ROM address latches. |
| EALE | 65 | 0 | EPROM address latch enable. EALE is driven low to latch the low (least significant) byte of the BIOS ROM address from EAD[0-7]. |
| EOE | 64 | 0 | EPROM output enable. When $\overline{\mathrm{EOE}}$ is active (low) EAD[0-7] is 3-stated and the output of the BIOS ROM should be placed on EAD[0-7]. |
| EXLE | 66 | 0 | EPROM extended address latch enable. EXLE is driven low to latch the high (most significant) byte of the BIOS ROM address from EAD[0-7]. |
| CONFIGURATION EEPROM INTERFACE |  |  |  |
| EDCLK | 68 | 0 | EEPROM data clock. EDCLK transfers serial clocked data to the 2 K -bit serial EEPROMs (24C02) (see Note 1). |
| EDIO | 69 | $1 / 0$ | EEPROM data I/O. EDIO is the bidirectional serial data/address line to the 2K-bit serial EEPROM (24C02). EDIO requires an external pullup for EEPROM operation. Tying EDIO to ground disables the EEPROM interface and prevents autoconfiguration of the PCl configuration register. |
| MEDIA INDEPENDENT INTERFACE (100-Mbps CSMA/CD AND DEMAND PRIORITY) |  |  |  |
| MCOL | 80 | 1 | Collision sense <br> - In CSMA/CD mode, assertion of MCOL indicates a network collision. <br> - In demand priority mode, MCOL (active low) is used to acknowledge a transmission request. The TNETE100 begins frame transmission 50 MTCLK cycles after the assertion (low) of MCOL. |
| MCRS | 81 | 1 | Carrier sense. MCRS indicates a frame carrier signal is being received. |
| MDCLK | 91 | 0 | Management data clock. MDCLK is part of the serial management interface to physical media independent (PMI)/PHY chip. |
| MDIO | 93 | 1/0 | Management data I/O. MDIO is part of the serial management interface to PMI/PHY chip. |
| MRCLK | 82 | 1 | Receive clock. MRCLK is the receive clock source from the attached PHY and PMI device. |
| MRST | 95 | 0 | MII reset. $\overline{\mathrm{MRST}}$ is the reset signal to the PMI/PHY front-end (active low). |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{I} / \mathrm{O}=3$-state input/output, $\mathrm{O} / \mathrm{D}=$ open-drain output
NOTE 1: This pin should be tied to VDD with a $4.7-k \Omega-10-k \Omega$ pullup resistor.

## SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN <br> \section*{SPWS017 - APRIL 1995}

Pin Functions (Continued)

| PIN |  | TYPEt | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| MEDIA INDEPENDENT INTERFACE (100-Mbps CSMA/CD AND DEMAND PRIORITY) (CONTINUED) |  |  |  |
| MRXDO <br> MRXD1 <br> MRXD2 <br> MRXD3 | $\begin{aligned} & 83 \\ & 85 \\ & 86 \\ & 87 \end{aligned}$ | 1 | Receive data. MRXD[0-3] is the nibble receive data from the physical media dependent (PMD) front end. In demand priority mode, ThunderLAN reads the frame priority of incoming frames on these pins on the cycle before assertion of MRXDV (the cycle before frame reception begins). <br> - MRXD1 indicates the transmission priority of the received frame. A value of zero indicates normal transmission, and a value of one indicates priority transmission. <br> Data on these pins is always synchronous to MRCLK. |
| MRXDV | 89 | 1 | Receive data valid. MRXDV indicates data on MRXD[0-3] is valid. |
| MRXER | 90 | 1 | Receive error. MRXER indicates reception of a coding error on received data. |
| MTCLK | 71 | 1 | Transmit clock. MTCLK is the transmit clock source from the attached PHY and PMI device. |
| MTXDO <br> MTXD1 <br> MTXD2 <br> MTXD3 | $\begin{aligned} & 72 \\ & 73 \\ & 74 \\ & 76 \end{aligned}$ | 0 | Transmit data. MTXD[0-3] is the nibble transmit data from TNETE100; when MTXEN is asserted these pins carry transmit data. In demand priority mode, the TNETE100 drives the request state of the adapter on these pins when MXTEN is not asserted (frame transmission not in progress). <br> - MXTD0 asserted indicates the TNETE100 is requesting frame transmission. <br> - MXTD1 indicates the transmission priority required. A value of zero indicates normal transmission, and a value of one priority transmission. <br> Data on these pins is always synchronous to MTCLK. |
| MTXER | 78 | 0 | Transmit error. MTXER allows coding errors to be propagated across the MII. |
| MXTEN | 77 | 0 | Transmit enable. MXTEN indicates valid transmit data on MTXD[0-3]. |
| NETWORK INTERFACE (10 Base-T AND AUI) |  |  |  |
| ACOLN | $\begin{aligned} & 111 \\ & 109 \end{aligned}$ | A | AUI receive pair. ACOLN and ACOLP are differential line receiver inputs and connect to receive pair via transformer isolation, etc. |
| ARCVN ARCVP | $\begin{aligned} & 108 \\ & 106 \end{aligned}$ | A | AUI receive pair. ARCVN and ARCVP are differential line receiver inputs and connect to receive pair via transformer isolation, etc. |
| AXMTP AXMTN | $\begin{gathered} 99 \\ 100 \\ \hline \end{gathered}$ | A | AUI transmit pair. AXMTP and AXMTN are differential line transmitter outputs. |
| FATEST | 118 | A | Analog test pin. FATEST provides access to the filter of the reference PLL. |
| FIREF | 116 | A | Current reference. FIREF is used to set a current reference for the analog circuitry. |
| FONLY | 120 | A | Front-end only pin. When FONLY is tied high, all TNETE100 functions other than the on-chip front end are disabled. The MII interface pins allow the PHY to be used as a stand-alone 10 Base-T front end. |
| FRCVN FRCVP | $\begin{aligned} & \hline 105 \\ & 103 \end{aligned}$ | A | 10 Base-T transmit pair. FRCVN and FRCVP are differential line receiver inputs and connect to receive pair via transformer isolation, etc. |
| $\begin{aligned} & \text { FXTL1 } \\ & \text { FXTL2 } \end{aligned}$ | $\begin{aligned} & \hline 113 \\ & 114 \\ & \hline \end{aligned}$ | A | Crystal oscillator pins. Connect 20-MHz crystal across these two pins, or drive FXTL1 from a $20-\mathrm{MHz}$ crystal oscillator module. |
| $\begin{aligned} & \text { FXMTP } \\ & \text { FXMTN } \end{aligned}$ | $\begin{aligned} & \hline 97 \\ & 98 \\ & \hline \end{aligned}$ | A | 10 Base-T transmit pair. FXMTP and FXMTN are differential line transmitter outputs. |

$\dagger I=$ input, $O=$ output, $A=$ Analog

| Pin Functions (Continued) |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN |  | TYPEt | DESCRIPTION |
| NAME | NO. |  |  |
| POWER |  |  |  |
| VDDI | $\begin{gathered} 6,14, \\ 34,48, \\ 70,79, \\ 122,136, \\ 142 \end{gathered}$ | PWR | PCI VDD pins. $V_{D D I}$ pins provide power for the $\mathrm{PCI} / / O$ pin drivers. Connect $V_{D D I}$ pins to a 5 -volt power supply when using $5-\mathrm{V}$ signals on the PCI bus. Connect $\mathrm{V}_{\text {DDI }}$ pins to a 3 -volt power supply when using $3-\mathrm{V}$ signals on the PCI bus. |
| $V_{\text {DDL }}$ | $\begin{aligned} & 22,37, \\ & 58,84, \\ & 94,130 \\ & \hline \end{aligned}$ | PWR | Logic $V_{D D}$ pins ( 5 V ). VDDL pins provide power for internal TNETE100 logic, and they should always be connected to 5 V . |
| VDDOSC | 115 | PWR | Analog power pin. VDDOSC is the 5-V power for the crystal oscillator circuit. |
| VDDR | $\begin{aligned} & 104 \\ & 107 \end{aligned}$ | PWR | Analog power pin. $\mathrm{V}_{\text {DDR }}$ is the $5-\mathrm{V}$ power for the receiver circuitry. |
| $\mathrm{V}_{\text {DDT }}$ | 96 | PWR | Analog power pin. $\mathrm{V}_{\text {DDT }}$ is the $5-\mathrm{V}$ power for the transmitter circuitry. |
| V DDVCO | 117 | PWR | Analog power pin. $\mathrm{V}_{\mathrm{DDVCO}}$ is the 5-V power for the voltage controller oscillator (VCO) and filter input. |
| VSSI | $\begin{gathered} \hline 3,10,26, \\ 31,40, \\ 52,67, \\ 88,127, \\ 139 \end{gathered}$ | PWR | $\mathrm{PCII} / \mathrm{O}$ ground pins |
| VSSL | 18, 44, 63, 75, <br> 92, 133 | PWR | Logic ground pins |
| VSSOSC | 112 | PWR | Analog power pin. Ground for crystal oscillator circuit |
| VSSR | $\begin{aligned} & 102 \\ & 110 \end{aligned}$ | PWR | Analog power pin. Ground for receiver circuitry |
| $V_{\text {SST }}$ | 101 | PWR | Analog power pin. Ground for transmitter circuitry |
| $\mathrm{V}_{\text {SSVCO }}$ | 119 | PWR | Analog power pin. Ground for VCO and filter input |

## architecture

The major blocks of the TNETE100 include the PCI interface (PCIIF), protocol handler (PH), physical layer (PHY), FIFO pointer registers (FPREGS), FIFO SRAM (FSRAM), and a test-access port (TAP). The functionality of these blocks is described in the following sections.

## PCI interface (PCIIF)

The TNETE100 PCIIF contains a byte-aligning DMA controller that allows frames to be fragmented into any byte length and transferred to any byte address while supporting 32-bit data streaming. For multipriority networks it can provide multiple data channels, each with separate lists, commands, and status. Data for the channels is passed to and from the PH by way of circular buffer FIFOs in the SRAM, controlled through FIFO registers. The configuration EEPROM interface (CEI), BIOS ROM/LED driver interface (BRI), configuration and I/O memory registers (CIOREGS), and DMA controller are subblocks of the PCIIF. The features of these subblocks are as follows:

## configuration EEPROM interface (CEI)

The CEI provides a means for autoconfiguration of the PCl configuration registers. Certain registers in the PCl configuration space may be loaded using the CEI. Autoconfiguration allows builders of TNETE100-based systems to customize the contents of these registers to identify their own system, rather than using the Tl defaults. The EEPROM is read at power up and can then be read from, and written to, under program control.

## BIOS ROM/LED driver interface (BRI)

The BRI addresses and reads data from an external BIOS ROM via a multiplexed byte-wide bus. The ROM address/data pins can also be multiplexed to drive external status LEDs.

## configuration and I/O memory registers (CIOREGS)

The CIOREGS reside in the configuration space, which is 256 bytes in length. The first 64 bytes of the configuration space is the header region, which is explicitly defined by the PCI standard.

## DMA controller (DMAC)

The DMAC is responsible for coordinating TNETE100 requests for mastership of the PCI bus. The DMAC provides byte-aligning DMA control allowing byte-size fragmented frames to be transferred to any byte address while supporting 32 -bit data streaming.

## protocol handler (PH)

The PH implements the serial protocols of the network. On transmit, it serializes data, adds framing and CRC fields, and interfaces to the network PHY. On receive, it provides address recognition, CRC and error checking, frame disassembly, and deserialization. Data for multiple channels is passed to and from the PH by way of circular buffer FIFOs in the FSRAM controlled through FPREGS. The PH supports a Media Independent Interface (MII) that is compatible with the IEEE 802.12 and IEEE 802.3u logic.

## media independent interface (MII)

The MII provides both MAC-level 100 Base-T (IEEE 802.3u) and 100VG-AnyLAN (IEEE 802.12) controller functions to external PHY chips that handle the PHY layer functions for 100-Mbps CSMA/CD and demand priority. The MII also is used to communicate with the on-chip 10 Base-T PHY.

## 10 Base-T physical layer (PHY)

The PHY acts as an on-chip front-end providing physical layer functions for both 10 Base-5 (AUI) and 10 Base-T (twisted pair). The PHY provides Manchester encoding/decoding from MII nibble format data, smart squelch, jabber detection, link pulse detection, autopolarity control, 10 Base-T transmission waveshaping, and antialiasing filtering. Connection to the AUI drop cable for the 10 Base-T twisted pair is made via simple isolation transformers (see Figure 2) and no external filter networks are required. Suitable external termination components allow the use of either shielded or unshielded twisted-pair cable ( $150 \Omega$ or $100 \Omega$ ). Some of the key features of the on-chip PHY are listed below.

- Integrated filters
- Integrated MII interface including encoder/decoder
- 10 Base-T transceiver
- AUl transceiver
- Autopolarity (reverse polarity correction)
- Loopback for twisted pair and AUI
- Full-duplex mode for simultaneous 10 Base-T transmission and reception
- Low power


## 10 Base-T physical layer (continued)



Figure 2. Schematic for 10 Base-T Network Interface Using TNETE100

## FIFO pointer registers (FPREGS)

The FPREGS are used to implement circular buffer FIFOs in the SRAM. They are a collection of pointer and counter registers used to maintain the FIFO operation. Both the PCIIF and PH use FPREGS to determine where to read or write data in the SRAM and to determine how much data the FIFO contains. Unique receive and transmit FIFO.registers are needed for each data channel supported.

## FIFO SRAM (FSRAM)

The FSRAM is a conventional SRAM array accessed synchronously to the PCI bus clock. Access to the RAM is allocated on a time-division multiplexed (TDM) basis, rather than through a conventional shared bus. This removes the need for bus arbitration and provides guaranteed bandwidth. Half the RAM accesses (every other cycle) are allocated to the PCl controller. It has a 64-bit access port to the RAM, giving it 1 Gbps of bandwidth, sufficient to support 32-bit data streaming on the PCI bus. The PH has one quarter the RAM accesses, and its port may be up to 64 bits wide. A 64-bit port for the PH provides 512 Mbps of bandwidth, more than sufficient for a full-duplex 100-Mbps network. The remaining RAM accesses can be allocated toward providing even more PH bandwidth. The RAM is also accessible (for diagnostic purposes) from the TNETE100 internal data bus. Host DIO (mapped I/O) accesses are used by the host to access internal TNETE100 registers and for adapter test.

- 3.375K bytes of FSRAM
- 1.5K-byte FIFO for receive
- Two 0.75K-byte FIFOs for the two transmit channels
- Three 128-byte lists
- In one-channel mode, the two transmit channels are combined giving a single 1.5K-byte FIFO for a single transmit channel
Supporting 1.5K byte of FIFO per channel allows full frame buffering of Ethernet frames. PCI latency is such that a minimum of 500 bytes of storage is required to support 100-Mbps LANs.


## test-access port (TAP)

Compliant with IEEE Standard 1149.1, the TAP is comprised of five pins that are used to interface serially with the device and the board on which it is installed for boundary-scan testing.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range (see Note 2) ................................................................. -0.5 V to 7 V




Storage temperature range .................................................................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 2: Voltage values are with respect to $V_{S S}$, and all $V_{S S}$ pins should be routed so as to minimize inductance to system ground.

The recommended operating conditions and the electrical characteristics tables are divided into groups, depending on pin function:

- PCI interface pins
- Logic pins
- Physical layer pins

The PCI signal pins may be operated in one of two modes shown in the PCI tables.

- 5-V signal mode
- 3-V signal mode
recommended operating conditions (PCI interface pins only) (see Note 3)


NOTES: 3. PCI interface pins include VDDI, $\overline{\text { PCLKRUN }}, \overline{\text { PFRAME }}, \overline{\text { PTRDY }}, \overline{\text { PIRDY }}, \overline{\text { PSTOP }}, \overline{\text { PDEVSEL }}, ~ P I D S E L, ~ \overline{P P E R R}, ~ \overline{P S E R R}, \overline{\text { PREQ }}$,

4. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
5. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (PCl interface pins)

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  | 3-V SIGNALING OPERATION |  | 5-V SIGNALING OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| VOH | High-level output voltage, TTL-level signal (see Note 6) |  |  | $V_{D D}=\mathrm{MIN}$, | $\mathrm{IOH}=\mathrm{MAX}$ | $0.9 \times \mathrm{V}_{\text {DD }}$ |  | 2.4 |  | V |
| VOL | Low-level output voltage, TTL-level signal | $V_{D D}=M A X$, | $\mathrm{IOL}=\mathrm{MAX}$ |  | $0.1 \times \mathrm{V}_{\text {DD }}$ |  | 0.5 | V |
| loz | High-impedance output current | $V_{D D}=M A X$, | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | 10 |  | 10 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=M A X$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ |  | -10 |  | -10 |  |
| 1 | Input current, any input or input/output | $V_{\text {I }}=V_{S S}$ to $V_{D D}$ |  |  | $\pm 10$ |  | $\pm 70$ | $\mu \mathrm{A}$ |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$ |  |  | 50 |  | 60 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 10 |  | 10 | pF |
| Co | Output capacitance, any output or input/output | $f=1 \mathrm{MHz}$, | Others at 0 V |  | 10 |  | 10 | pF |

$\dagger$ For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions.
NOTE 6: The following signals require an external pullup resistor: $\overline{\text { PSERR, }}$, $\overline{\text { PINTA. }}$
recommended operating conditions (logic pins) (see Note 7)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | Supply voltage (5 V only) |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage, TTL-level signal (see Note 4) |  | -0.3 |  | 0.8 | V |
| $\mathrm{IOH}^{2}$ | High-level output current | TTL outputs |  |  | -4 | mA |
| IOL | Low-level output current (see Note 5) | TTL outputs |  |  | 4 | mA |
| TA | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 4. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
5. Output current of 2 mA is sufficient to drive five low-power Schottky. TTL loads or ten advanced low-power Schottky TTL loads (worst case).
7. Logic pins include VDDL, EAD[0-7], EXLE, EALE, EOE, EDCLK, EDIO, FONLY, MTCLK, MTXEN, MTXER, MCOL, MTXD[0-3], MRXD[0-3], MCRS, MRCLK, MRXDV, MRXER, MDCLK, MDIO, MRST.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (logic pins)

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | High-level output voltage, TTL-level signal | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $1 \mathrm{OH}=\mathrm{MAX}$ | 2.4 |  | V |
| V OL | Low-level output voltage, TTL-level signal | $V_{D D}=$ MAX, | IOL $=$ MAX |  | 0.5 | V |
| 10 | High-impedance output current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | -10 |  |
| 1 | Input current | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {DD }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$ |  |  | 400 | mA |
| $\mathrm{C}_{i}$ | Input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 10 | pF |
| $\mathrm{C}_{0}$ | Output capacitance, any output or input/output | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 10 | pF |

$\dagger$ For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions.

## recommended operating conditions（physical layer pins）（see Note 8）

| PARAMETER | JEDEC SYMBOL | MIN | NOM | MAX | UNIT |
| :--- | :--- | :--- | ---: | ---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage |  | 4.75 | 5 | 5.25 |
| $\mathrm{~V}_{\mathrm{B}}$ | Receiver input bias voltage（see Note 9） | $\mathrm{V}_{\mathrm{IB}}$ | V |  |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free－air temperature |  | $\mathrm{V}_{\mathrm{SB}}-1$ | $\mathrm{~V}_{\mathrm{SB}}+1$ | V |

NOTES：8．Physical layerpins include $V_{D D O S C}, V_{D D R}, V_{D D T}, V_{D D V C O}, A C O L N, A C O L P, A R C V N, A R C V P, A X M T P, A X M T N, F A T E S T, F I R E F$, FRCVN，FRCVP，FXTL1，FXTL2，FXMTP，and FXMTN．
9．$V_{S B}$ is the self－bias voltage of the input pairs ARCVP and ARCVN，ACOLP and ACOLN，and FRCVP and FRCVN．It is defined as $\mathrm{V}_{\mathrm{SB}}=\left(\mathrm{V}_{\mathrm{SB}_{+}}+\mathrm{V}_{\mathrm{SB}_{-}}\right)+2$（where $\mathrm{V}_{\mathrm{SB}_{+}}$is the self－bias voltage of the positive receivepins； $\mathrm{V}_{\mathrm{SB}}$－is the self－bias voltage of the negative receive pins）．The self－bias voltage of both pins is approximately $\mathrm{V}_{\mathrm{DD}}+2$ ．
electrical characteristics over recommended ranges of supply voltage and operating free－air temperature（unless otherwise noted）（physical interface pins）

10 Base－T receiver input（FRCVP，FRCVN）

| PARAMETER | JEDEC SYMBOL | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {（CM }}$ Common－mode input voltage | $V_{\text {IC }}$ |  | 1.8 － 3.2 | V |
| $\mathrm{V}_{\text {I（DIFF）}}$ Differential input voltage | $V_{\text {ID }}$ |  | $0.6 \quad 2.8$ | V |
| I（CM）Common－mode current | IC |  | 4 | mA |
| $\mathrm{V}_{\text {SQ＋}} \quad$ Rising input pair squelch threshold |  | $\mathrm{V}_{\text {CM }}=\mathrm{V}_{\text {SB }}, \quad$ See Note 10 | 270 | mV |
| $V_{\text {SQ－}} \quad$ Falling input pair squelch threshold |  | $V_{\text {CM }}=V_{\text {SB }}, \quad$ See Note 10 | －270 | mV |

NOTE 10： $\mathrm{V}_{\text {SB }}$ is the self－bias of the input FRCVP and FRCVN．
10 Base－T transmitter drive characteristics（FXMTP，FXMTN）

| PARAMETER |  | JEDEC SYMBOL | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VO（DIFF）NWAV | Differential output voltage，transmit waveshaping inactive | VOD（NWAV） |  |  | $\pm 1.77$ | V |
| $\mathrm{V}_{\mathrm{O}}$（DIFF）WAV | Differential uncompensated signal amplitude， waveshaping active | VOD（WAV） |  |  | $\pm 1.253$ | V |
| $\mathrm{V}_{\text {SLW }}$ | Differential voltage at specified slew rate | $V_{O D}$（SLEW） |  | $\pm 2.2$ | $\pm 2.8$ | V |
| $\mathrm{V}_{\text {O（CM）}}$ | Common－mode output voltage | VOC | See Figure 3d | 0 | 4 | V |
| $\mathrm{V}_{\text {O（DIFF）}}$ | Differential voltage output | VOD | Into open circuit |  | 5.25 | V |
| $\mathrm{V}_{\mathrm{O}(1)}$ | Output idle differential voltage | $\mathrm{V}_{\text {OD（IDLE）}}$ |  |  | $\pm 50$ | mV |
| I （1） | Output idle differential current | IOD（IDLE） |  |  | $\pm 0.5$ | mA |
| lo（FC） | Output current，fault condition | $1 \mathrm{O}(\mathrm{FC})$ |  |  | 300 | $\mu \mathrm{A}$ |

èlectrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (physical interface pins) (continued)

AUI receiver input (ARCVP, ARCVN, ACOLP, ACOLN)

| PARAMETER |  |  | JEDEC SYMBOL | TEST CONDITIONS |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{(C M 1)}$ | Common-mode input voltage 1 |  | $\mathrm{V}_{\mathrm{IC}}(1)$ | $\mathrm{dc}+\mathrm{ac}$, | See Note 11 | 1 | 4.2 | V |
| $V_{\text {(CM2) }}$ | Common-mode input voltage 2 |  | $V_{\text {IC }}(2)$ | $\mathrm{dc}+\mathrm{ac}$, | See Note 11 | 1 | 2.5 | V |
| $\mathrm{V}_{1}(\mathrm{DIFF}) 1$ | Differential input voltage 1 |  | $V_{\text {ID }}(1)$ | See Note 12 |  | 0 | 3 | V |
| $\mathrm{V}_{1}(\mathrm{DIFF}) 2$ | Differential input voltage 2 |  | $V_{\text {ID }}(2)$ | See Note 13 |  | 0 | 100 | mV |
| ${ }^{\prime}$ (CM) | Common-mode current |  | IIC | See Note 14 |  |  | 1 | mA |
| IIFC | Input current, fault condition |  | I/FC) |  |  |  | 10 | mA |
| $V_{(S Q)}$ | Input squelch threshold | To activate |  | See Note 15, | $20 \mathrm{~ns}<\mathrm{X}<35 \mathrm{~ns}$ | -325 | -175 | mV |
|  |  | Not to activate |  |  |  | -175 | 0 | mV |

NOTES: 11. This parameter means the composite ac signal plus the dc common-mode voltage shall not exceed the indicated limits. These limits are peak maximum values and are not to be exceeded.
12. Common-mode frequency range -0 Hz to 40 kHz
13. Common-mode frequency range -40 kHz to 10 MHz
14. Input bias over the common mode dc voltage range
15. This parameter is a range that is allowed to vary over operating conditions. The reference point for the timing period is from the input pair reaching -175 mV on the falling edge to reaching -175 mV on the rising edge.

AUI transmitter drive characteristics (AXMTP, AXMTN)

| PARAMETER | JEDEC SYMBOL | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{O} \text { (DIFF)1 }}$ Differential output voltage | $\mathrm{V}_{\mathrm{OD}(1)}$ | See Note 16 | $\pm 500 \pm 1315$ | mV |
| $\mathrm{V}_{\mathrm{O} \text { (CM) }}$ Common-mode output voltage | $\mathrm{V}_{\mathrm{OC}}$ | See Figure 3b | 14.2 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\text {OI(DIFF) }}$ Output idle differential voltage | $\mathrm{V}_{\text {OD (IDLE) }}$ |  | $\pm 40$ | mV |
| IOI(DIFF) Output idle differential current | IOD(IDLE) |  | 4 | mA |
| $\mathrm{V}_{\text {OI(DIFF) }}$ U Output differential undershoot | $V_{\text {OD (IDLE) }}$ U |  | 100 | mV |
| $\mathrm{V}_{\mathrm{O} \text { (DIFF)2 }}$ Output differential voltage into an open circuit | $\mathrm{V}_{\mathrm{OD}(2)}$ | Into open circuit | 5 | V |
| I (FC) Output current, fault condition | $1 \mathrm{O}(\mathrm{FC})$ |  | 150 | mA |

NOTE 16: The differential voltage is measured across a pair of $39-\Omega, \pm 1 \%$ resistors bypassed to signal ground with a $0.01-\mu \mathrm{F}$ capacitor.
PLL characteristics

| PARAMETER | TEST CONDITIONS | MIN | MAX |
| :--- | :---: | :---: | :---: |
| $V_{\text {FILT }} \quad$ Reference PLL operating filter voltage | $\mathrm{t}_{\mathrm{C}(\mathrm{FXTL} 1)}=50 \mathrm{~ns}$ | 0.8 | 2 |

crystal oscillator characteristics

| PARAMETER | JEDEC SYMBOL | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SB(FXTL1 }}$ Input self-bias voltage | VIB |  | $0.8 \quad 2$ | V |
| IOH(FXTL2) High-level output current | ${ }^{1} \mathrm{OH}$ | $\begin{aligned} & V_{(F X T L 2)}=V_{S B(F X T L 1)} \\ & V_{(F X T L 1)}=V_{S B(F X T L 1)}+0.5 \mathrm{~V} \end{aligned}$ | -3.5 -6.5 | mA |
| IOL(FXTL2) Low-level output current | ${ }^{1} \mathrm{OL}$ | $\begin{aligned} & V_{(F X T L 2)}=V_{S B(F X T L 1)} \\ & V_{(F X T L 1)}=V_{S B(F X T L 1)}-0.5 \mathrm{~V} \end{aligned}$ | $0.7 \quad 1.3$ | mA |

## PARAMETER MEASUREMENT INFORMATION

Outputs are driven to a minimum high-logic level of 2.4 V and to a maximum low-logic level of 0.6 V . These levels are compatible with TTL devices.
Output transition times are specified as follows: For a high-to-low transition on either an input or output signal, the level at which the signal is said to be no longer high is 2 V and the level at which the signal is said to be low is 0.8 V . For a low-to-high transition, the level at which the signal is said to be no longer low is 0.8 V and the level at which the signal is said to be high is 2 V , as shown below.

The rise and fall times are not specified but are assumed to be those of standard TTL devices, which are typically 1.5 ns.


## test measurement

The test-load circuit shown in Figure 3 represents the programmable load of the tester pin electronics that are used to verify timing parameters of the TNETE100 output signals.


Figure 3. Test and Load Circuit

PCI 5-V and 3.3-V switching characteristics (see Note 17 and Figure 4)

| PARAMETER |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| tVAL | Delay time, PCLK to bused signals valid (see Notes 18 and 19) | 2 | 11 | ns |
| tVAL(PTP) | Delay time, PCLK to bused signals valid point-to-point (see Notes 18 and 19) | 2 | 12 | ns |
| $\mathrm{t}_{\text {on }}$ | Float to active delay | 2 |  | ns |
| $\mathrm{t}_{\text {off }}$ | Active to float delay |  | 28 | ns |

NOTES: 17. Some of the timing symbols in this table are not currently listed with EIA or JEDEC standards for semiconductor symbology but are consistent with the PCI Local-Bus Specification, Revision 2.0.
18. Minimum times are measured with a $0-\mathrm{pF}$ equivalent load; maximum times are measured with a $50-\mathrm{pF}$ equivalent load. Actual test capacitance may vary, but results should be correlated to these specifications.
19. $\overline{\text { PREQ }}$ and $\overline{\text { PGNT }}$ are point-to-point signals and have different output valid delay and input setup times than do bused signals. $\overline{\text { PGNT }}$ has a setup time of 10 ns ; $\overline{\text { PREQ }}$ has a setup time of 12 ns . All other signals are bused.

PCI 5-V and 3.3-V timing requirements (see Note 17 and Figure 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su }}$ | Setup time, bused signals valid to PCLK (see Note 19) |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (PTP) | Setup time to PCLK—point-to-point (see Note 19) |  | 10, 12 |  | ns |
| th | Input hold time from PCLK |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{c}}$ | Cycle time, PCLK (see Note 20) | 100 Mbps | 30 | 50 | ns |
|  |  | 10 Mbps | 30 | 500 | ns |
| ${ }^{t}$ w(H) | Pulse duration, PCLK high |  | 12 |  | ns |
| ${ }^{t} w(L)$ | Pulse duration, PCLK low |  | 12 |  | ns |
| $\mathrm{t}_{\text {slew }}$ | Slew rate, PCLK (see Note 21) |  | 1 | 4 | V/ns |

NOTES: 17. Some of the timing symbols in this table are not currently listed with EIA or JEDEC standards for semiconductor symbology but are consistent with the PCI Local-Bus Specification, Revision 2.0.
19. $\overline{\text { PREQ }}$ and $\overline{\text { PGNT }}$ are point-to-point signals and have different output valid delay and input setup times than do bused signals. $\overline{\text { PGNT }}$ has a setup time of 10 ns ; $\overline{P R E Q}$ has a setup time of 12 ns . All other signals are bused.
20. As a requirement for frame transmission/reception, the minimum PCLK frequency varies with network speed. The clock may only be stopped in a low state.
21. Rise and fall times are specified in terms of the edge rate measured in $\mathrm{V} / \mathrm{ns}$. This slew rate must be met across the minimum peak-to-peak portion of the clock waveform.


Figure 4．PCI 5－V and 3．3－V Timing

MII receive timing requirements (see Figure 5) ${ }^{\dagger}$

|  | MIN | MAX | UNIT |
| :--- | :--- | ---: | :---: |
| $\mathrm{t}_{\text {su(MRX pins) }}$ | Setup time, MRXD[0-3], MRXDV, MRXER (see Note 22) | 10 | ns |
| $\mathrm{th}_{\text {(MRX pins) }}$ | Hold time, MTX[0-3], MRXDV, MRXER (see Note 22) | 10 | ns |

## MII transmit switching characteristics (see Figure 5) $\dagger$

| PARAMETER |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d} \text { (MTX } \text { pins) }}$ | Delay time, MTCLK to MTXD[0-3], MTXEN, and MTXER outputs (see Note 23) | 0 | 25 | ns |

$\dagger$ Both MCRS and MCOL are driven asynchronously by the PHY.
NOTES: 22. MRXD[0-3] is driven by the PHY on the falling edge of MRXCLK. It is sampled by the reconciliation sublayer synchronous to the edge of MRXCLK. MRXD[0-3] timing must be met during clock periods where MRXDV is asserted. MRXDV is asserted and deasserted by the PHY on the falling edge of MRXCLK. It is sampled by the reconciliation sublayer synchronous to the rising edge of MRXCLK. MRXER is driven by the PHY on the falling edge of MRXCLK. It is sampled by the reconciliation sublayer synchronous to the rising edge of MRXCLK. MRXER timing must be met during clock periods when MRXDV is asserted.
23. MTXD[0-3] is driven by the reconciliation sublayer synchronous to the MTCLK. MTXEN is asserted and deasserted by the reconciliation sublayer synchronous to the MTCLK rising edge. MTXER is driven synchronous to the rising edge of MTCLK.


Figure 5. MII Transmit and Receive Timing

# ThunderLAN ${ }^{\text {TM }}$ TNETE100 <br> PCI ETHERNETTM ADAPTER <br> SINGLE-CHIP 10 BASE-T WITH MII FOR 100 BASE-T/100VG-AnyLAN <br> SPWS017 - APRIL 1995 

## MDIO timing requirements (see Figure 6)

|  | MIN | MAX | UNIT |
| :--- | ---: | ---: | :---: |
| $\mathrm{t}_{\mathrm{a}}$ (MDCLKH-MDIOV) | Access time, MDIO valid from MDCLK high (see Note 24) | 0 | 300 | ns.

## MDIO switching characteristics (see Figure 7)

| PARAMETER |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{MDIOV}-\mathrm{MDCLKH})$ | Delay time, MDIO valid to MDCLK high (see Note 25) | 10 |  | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{MDCLKH}-\mathrm{MDIOX})$ | Delay time, MDCLK high to MDIO changing (see Note 25) | 10 |  | ns |

NOTES: 24. When the MDIO signal is sourced by the PMI/PHY, it is sampled by TNETE100 synchronous to the rising edge of MDCLK.
25. MDIO is a bidirectional signal that can be sourced by TNETE100 or the PMI/PHY. When TNETE100 sources the MDIO signal, TNETE100 asserts MDIO synchronous to the rising edge of MDCLK.


Figure 6. Management Data I/O Timing (Sourced by PHY)


Figure 7. Management Data I/O Timing (Sourced by TNETE100)

BIOS ROM and LED interface timing requirements (see Figure 8) ${ }^{\dagger}$

|  | MIN | MAX | UNIT |
| :--- | :--- | ---: | :---: |
| $t_{\text {su }}$ | Setup time, data | 250 | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time, data | 0 | ns |

BIOS ROM and LED interface switching characteristics (see Figure 8) $\dagger$

|  | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{EADV}$-EXLEL) | Delay time, address high byte valid to EXLE low (address high byte setup time for external latch) | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}}($ EXLEL-EADZ $)$ | Delay time, EXLE low to address high byte invalid (address high byte hold time for external latch) | 10 |  | ns |
| $\mathrm{t}_{\mathrm{d}(E A D V-E A L E L)}$ | Delay time, address low byte valid to EALE low (address low byte setup time for external latch) | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(E A L E L-E A D Z)}$ | Delay time, EALE low to address low byte invalid (address low byte hold time for external latch) | 10 |  | ns |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, address | 288 |  | ns |

† The EPROM interface, consisting of 11 pins, requires only two TTL ' 373 latches to latch the high and low addresses.


Figure 8. BIOS ROM and LED Interface Timing

ThunderLAN ${ }^{\text {TM }}$ TNETE100
PCI ETHERNETTM ADAPTER
SINGLE－CHIP 10 BASE－T WITH MII FOR 100 BASE－T／100VG－AnyLAN
SPWS017－APRIL 1995

## configuration EEPROM interface switching characteristics（see Figure 9）

| PARAMETER |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| fCLK（EDCLK） | Clock frequency，EDCLK | 0 | 100 | kHz |
| $\mathrm{t}_{\text {d（EDCLKL－EDIOV）}}$ | EDCLK low to EDIO data in valid | 0.3 | 3.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text {（EDIO free）}}$ | Time the bus must be free before a new transmission can start | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d}(\text {（EDIOV－EDCLKL）}}$ | Delay time，EDIO valid after EDCLK low（start condition hold time for EEPROM） | 4 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {w }}$（L） | Low period，clock | 4.7 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {w }}$（H）${ }^{\text {d }}$ | High period，clock | 4 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{d} \text {（EDCLKH－EDIOV）}}$ | Delay time，EDCLK high to EDIO valid（start condition setup time） | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text {（EDCLKL－EDIOX）}}$ | Delay time，EDCLK low to EDIO changing（data out hold time） | 0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d}(\text {（EDIOV－EDCLKH）}}$ | Delay time，EDIO valid to EDCLK high（data out setup time） | 250 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time，EDIO and EDCLK |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time，EDIO and EDCLK |  | 300 | ns |
| $\mathrm{t}_{\mathrm{d} \text {（EDCLKH－EDIOH）}}$ | Delay time，EDCLK high to EDIO high（stop condition setup time） | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d}(\text { EDCLKL－EDIOX）}}$ | Delay time，EDCLK low to EDIO changing（data in hold time） | 300 |  | ns |



Figure 9．Configuration EEPROM Interface Timing
crystal oscillator timing requirements（see Figure 10）$\dagger$

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{VDDH}-\mathrm{FXTL} 1 \mathrm{~V})$ | Delay time from minimum $V_{D D}$ high level to first valid FXTL1V full swing period （see Note 26） |  |  | 100 | ms |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | Pulse duration at FXTL1 high | 13 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | Pulse duration at FXTL1 low | 13 |  |  | ns |
| $t_{t}$ | Transition time of FXTL1 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{c}}$ | Cycle time，FXTL1 |  | 50 |  | ns |
|  | Tolerance of FXTL1 input frequency |  | $\pm 0.01$ |  | \％ |

†The FXTL signal may be implemented by either connecting a $20-\mathrm{MHz}$ crystal across the FXTL1 and FXTL2 pins or by driving the FXTL1 from a $20-\mathrm{MHz}$ crystal oscillator module．
NOTE 26：This specification is provided as an aid to board design．This specification is not guaranteed during manufacturing testing．


Figure 10．Crystal Oscillator Timing

## ThunderLAN ${ }^{\text {TM }}$ TNETE110 PCI ETHERNETTM ADAPTER SINGLE-CHIP 10 BASE-T <br> SPWS018A - APRIL 1995

- Single-Chip Ethernet ${ }^{T M}$ Adapter for the Peripheral Component Interconnect (PCI) Local Bus
- 32-Bit PCIt Glueless Host Interface
- Compliant With PCI Local-Bus Specification (Revision 2.0)
- 33-MHz Operation
- 3-V or 5-V I/O Operation
- Adaptive Performance Optimization ${ }^{\text {TM }}$ (APO) for Highest Available PCI Bandwidth
- High-Performance Bus Master Architecture With Byte-Aligning DMA Controller for Low Host CPU and Bus Utilization
- Plug-and-Play Compatible
- Supports 32-Bit Data Streaming on PCI Bus
- Time Division Multiplexed SRAM
- 2-Gbps Internal Bandwidth
- Switched Ethernet Compatible
- Full-Duplex Compatlble With Independent Transmit and Recelve Channels
- No On-Board Memory Required
- Auto-Negotiation (N-Way) Compatible
- cLAN (Configurable LAN) Technology
- Integrated 10 Base-T and 10 Base-5 (AUI)

Physical Layer Interface

- Single-Chip IEEE 802.3 and Blue Book Ethernet-Compllant Solution
- DSP-Based Digital Phase-Locked Loop
- Smart Squelch Allows for Transparent LInk Testing
- Transmission Waveshaping
- Autopolarity (Reverse Polarity Correction)
- External/Internal Loopback Including Twisted Pair and AUI
- Low-Power CMOS Technology
- Green PC Compatible
- Microsoft ${ }^{\text {TM }}$ Advanced Power Management
- EEPROM Interface Supports Jumperless Design and Autoconfiguration
- Hardware Statistics Registers for Management Information Base (MIB)
- DMTF (Desktop Management Task Force) Compatible
- IEEE Standard 1149.1 $\ddagger$ Test Access Port (JTAG)
- 144-Pin Quad Flat Package


Figure 1. ThunderLAN Architecture

[^1]
## description

ThunderLAN is a high-speed networking architecture that provides a complete PCI-to-10 Base-T/AUI Ethernet solution. The TNETE110, one implementation of the ThunderLAN architecture, is an intelligent protocol network interface. The ThunderLAN SRAM FIFO-based architecture eliminates the need for external memory and offers a single-chip glueless PCI-to-10 Base-T/AUI (IEEE 802.3) solution with an on-board physical layer interface.

The glueless PCI interface supports 32-bit streaming, operates at speeds up to 33 MHz and is capable of internal data transfer rates up to 2 Gbps , taking full advantage of all available PCI bandwidth. The TNETE110 offers jumperless autoconfiguration using PCl configuration read/write cycles. Customizable configuration registers, which can be autoloaded from an external serial EEPROM, allow designers of TNETE110-based systems to give their systems a unique identification code. The TNETE110 PCI interface, developed in conjunction with other leaders in the semiconductor and computer industries, has been vigorously tested on multiple platforms to ensure compatibility across a wide array of available PCI products. In addition, the ThunderLAN drivers and ThunderLAN architecture use Tl's patented Adaptive Performance Optimization (APO) technology to dynamically adjust critical parameters for minimum latency, minimum host CPU utilization, and maximum system performance. This technology ensures that the maximum capabilities of the PCl interface are used by automatically tuning the adapter to the specific system in which it is operating.
An intelligent protocol handler (PH) implements the serial protocols of the network. The PH is designed for minimum overhead related to multiple protocols, using common state machines to implement $95 \%$ of the total protocol handler. On transmit, the PH serializes data, adds framing and cyclic redundancy check (CRC) fields, and interfaces to the network physical layer (PHY) chip. On receive, it provides address recognition, CRC and error checking, frame disassembly, and deserialization. Data for multiple channels is passed to and from the PH by way of circular buffer FIFOs in the FIFO SRAM.
Compliant with IEEE Standard 1149.1, the TNETE110 provides a 5-pin test-access port that is used for boundary-scan testing.
The TNETE110 is available in a 144 -pin quad flat package.

PCE PACKAGE
(TOP VIEW)


ThunderLAN ${ }^{\text {TM }}$ TNETE110 PCI ETHERNETTM ADAPTER SINGLE－CHIP 10 BASE－T
SPWS018A－APRIL 1995
functional block diagram


Pin Functions

| PIN |  | TYPE† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| TEST PORT |  |  |  |
| TCLK | 124 | 1 | Test clock. TCLK is used to clock state information and test data into and out of the device during operation of the test port. |
| TDI | 126 | 1 | Test data input. TDI is used to serially shift test data and test instructions into the device during operation of the test port. |
| TDO | 125 | 0 | Test data output. TDO is used to serially shift test data and test instructions out of the device during operation of the test port. |
| TMS | 123 | 1 | Test mode select. TMS is used to control the state of the test port controller within TNETE110. |
| TRST | 121 | 1 | Test reset. TRST is used for asynchronous reset of the test port controller. |
|  |  |  | PCI INTERFACE |
| PAD31 | 135 | $1 / 0$ | PCl address/data bus. Byte 3 (most significant) of the PCl address/data bus. |
| PAD30 | 137 |  |  |
| PAD29 | 138 |  |  |
| PAD28 | 140 |  |  |
| PAD27 | 141 |  |  |
| PAD26 | 143 |  |  |
| PAD25 | 144 |  |  |
| PAD24 | 1 |  |  |
| PAD23 | 5 | $1 / 0$ | PCI address/data bus. Byte 2 of the PCl address/data bus. |
| PAD22 | 7 |  |  |
| PAD21 | 8 |  |  |
| PAD20 | 9 |  |  |
| PAD19 | 11 |  |  |
| PAD18 | 12 |  |  |
| PAD17 | 13 |  |  |
| PAD16 | 15 |  |  |
| PAD15 | 29 | $1 / 0$ | PCl address/data bus. Byte 1 of the PCl address/data bus. |
| PAD14 | 30 |  |  |
| PAD13 | 32 |  |  |
| PAD12 | 33 |  |  |
| PAD11 | 35 |  |  |
| PAD10 | 36 |  |  |
| PAD9 | 38 |  |  |
| PAD8 | 39 |  |  |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{I} / \mathrm{O}=3$-state input/output

## SINGLE-CHIP 10 BASE-T

SPWS018A - APRIL 1995
Pin Functions (Continued)

| PIN |  | TYPE† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| PCI INTERFACE (CONTINUED) |  |  |  |
| PAD7 | 42 | $1 / 0$ | PCl address/data bus. Byte 0 (least significant) of the PCI address/data bus. |
| PAD6 | 43 |  |  |
| PAD5 | 45 |  |  |
| PAD4 | 46 |  |  |
| PAD3 | 47 |  |  |
| PAD2 | 49 |  |  |
| PAD1 | 50 |  |  |
| PAD0 | 51 |  |  |
| PCLK | 131 | 1 | PCl clock. PCLK is the clock reference for all PCl bus operations. All other PCl pins except $\overline{\mathrm{PRST}}$ and $\overline{\text { PINTA }}$ are sampled on the rising edge of PCLK. All PCI bus timing parameters are defined with respect to this edge. |
| $\overline{\text { PCLKRUN }}$ | 53 | $1 / 0 \ddagger$ | Clock run control. $\overline{\mathrm{PCLKRUN}}$ is the active-low PCl clock request/grant signal that allows the TNETE110 to indicate when an active PCl clock is required. (This is an open drain.) |
| $\begin{aligned} & \mathrm{PC} / \mathrm{BE} 3 \\ & \mathrm{PC} / \mathrm{BE} 2 \\ & \mathrm{PC} / \mathrm{BE} 1 \\ & \mathrm{PC} / \mathrm{BE} 0 \end{aligned}$ | $\begin{gathered} 2 \\ 16 \\ 28 \\ 41 \end{gathered}$ | 1/0 | PCI bus command and byte enables. PC/BE3 enables byte 3 (MSB) of the PC/BE pins. PCI bus command and byte enables. $\mathrm{PC} / \mathrm{BE} 2$ enables byte 2 of PCl address/data bus. PCl bus command and byte enables. $\mathrm{PC} / \mathrm{BE} 1$ enables byte 1 of PCl address/data bus. PCl bus command and byte enables. $\mathrm{PC} / \mathrm{BEO}$ enables byte 0 of PCl address/data bus. |
| $\overline{\text { PDEVSEL }}$ | 21 | 1/0 | PCI device select. PDEVSEL indicates that the driving device has decoded one of its addresses as the target of the current access. The TNETE110 drives PDEVSEL when it decodes an access to one of its registers. As a bus master, the TNETE110 monitors PDEVSEL to detect accesses to illegal memory addresses. |
| PFRAME | 17 | 1/0 | PCl cycle frame. $\overline{\text { PFRAME }}$ is driven by the active bus master to indicate the beginning and duration of an access. It is asserted to indicate the start of a bus transaction. PFRAME remains asserted during the transaction, only being deasserted in the final data phase. |
| $\overline{\text { PGNT }}$ | 132 | I | PCI bus grant. $\overline{\mathrm{PGNT}}$ is asserted by the system arbiter to indicate that the TNETE110 has been granted control of the PCl bus. |
| PIDSEL | 4 | 1 | PCI initialization device select. PIDSEL is the chip select for access to PCI configuration registers. |
| $\overline{\text { PINTA }}$ | 128 | O/D | PCI interrupt. $\overline{\text { PINTA }}$ is the interrupt request from the TNETE110. PCI interrupts are shared, so this is an open-drain (wired-OR) output. |
| $\overline{\text { PIRDY }}$ | 19 | $1 / 0$ | PCl initiator ready. $\overline{\text { PIRDY }}$ is driven by the active bus master to indicate that it is ready to complete the current data phase of a transaction. A data phase is not completed until both PIRDY and PTRDY are sampled asserted. Whenthe TNETE110 is a bus master, it uses PIRDY to align incoming data on reads or outgoing data on writes with its internal RAM access synchronization (maximum one cycle at the beginning of burst). When the TNETE110 is a bus slave, it extends the access appropriately until both $\overline{\text { PIRDY }}$ and $\overline{\text { PTRDY }}$ are asserted. |
| $\overline{\text { PTRDY }}$ | 20 | 1/0 | PCI target ready. PTRDY is driven by the selected device (bus slave or target) to indicate that it is ready to complete the current data phase of a transaction. A data phase is not completed until both PIRDY and PTRDY are sampled asserted. <br> ThunderLAN uses PTRDY to ensure every direct I/O (DIO) operation is correctly interlocked. |
| PPAR | 27 | $1 / 0$ | PCI parity. PPAR carries even parity across $\operatorname{PAD}[0-31]$ and $\mathrm{PC} / \mathrm{BE}[0-3]$. It is driven by the TNETE110 during all address and write cycles as a bus master and during all read cycles as a bus slave. |
| $\overline{\text { PPERR }}$ | 24 | $1 / 0$ | PCI parity error. $\overline{\text { PPERR }}$ indicates a data parity error on all PCI transactions except special cycles. |

$\dagger \mathrm{I}=$ input, $\mathrm{I} / \mathrm{O}=3$-state input/output, $\mathrm{O} / \mathrm{D}=$ open-drain output
$\ddagger$ Open drain

Pin Functions (Continued)

| PIN |  | TYPE† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| PCI INTERFACE (CONTINUED) |  |  |  |
| $\overline{\text { PREQ }}$ | 134 | 1/0 | PCl bus request. $\overline{\mathrm{PREQ}}$ is asserted by the TNETE110 to request control of the PCI bus. This is not a shared signal. |
| $\overline{\text { PRST }}$ | 129 | 1 | PCI reset signal. |
| PSERR | 25 | O/D | PCI system error. $\overline{\text { PSERR }}$ indicates parity errors, or special cycle data parity errors. |
| $\overline{\text { PSTOP }}$ | 23 | $1 / 0$ | PCI stop. $\overline{\mathrm{PSTOP}}$ indicates the current target is requesting the master to stop the current transaction. |
| BIOS ROM/LED DRIVER INTERFACE |  |  |  |
| EAD7 <br> EAD6 <br> EAD5 <br> EAD4 <br> EAD3 <br> EAD2 <br> EAD1 <br> EADO | $\begin{aligned} & 54 \\ & 55 \\ & 56 \\ & 57 \\ & 59 \\ & 60 \\ & 61 \\ & 62 \end{aligned}$ | 1/0 | EPROM address/data. EAD[0-7] is a multiplexed byte bus that is used to address and read data from an external BIOS ROM. <br> - On the cycle when EXLE is asserted low, EAD[0-7] is driven with the high byte of the address. <br> - On the cycle when EALE is asserted low, EAD[0-7] is driven with the low byte of the address. <br> - When $\overline{\mathrm{EOE}}$ is asserted, BIOS ROM data should be placed on the bus. <br> These pins can also be used to drive external status LEDs. Low-current ( $2-5 \mathrm{~mA}$ ) LEDs can be connected directly (through appropriate resistors). High-current LEDs can be driven through buffers or from the BIOS ROM address latches. |
| EALE | 65 | 0 | EPROM address latch enable. EALE is driven low to latch the low (least significant) byte of the BIOS ROM address from EAD[0-7]. |
| $\overline{\mathrm{EOE}}$ | 64 | 0 | EPROM output enable. When $\overline{\mathrm{EOE}}$ is active (low) EAD[0-7] is 3-stated and the output of the BIOS ROM should be placed on EAD[0-7]. |
| EXLE | 66 | 0 | EPROM extended address latch enable. EXLE is driven low to latch the high (most significant) byte of the BIOS ROM address from EAD[0-7]. |
| CONFIGURATION EEPROM INTERFACE |  |  |  |
| EDCLK | 68 | 0 | EEPROM data clock. EDCLK transfers serial clocked data to the 2K-bit serial EEPROMs (24C02) (see Note 1). |
| EDIO | 69 | 1/0 | EEPROM data I/O. EDIO is the bidirectional serial data/address line to the 2K-bit serial EEPROM (24C02). EDIO requires an external pullup for EEPROM operation. Tying EDIO to ground disables the EEPROM interface and prevents autoconfiguration of the PCl configuration register. |
| NETWORK INTERFACE (10 Base-T AND AUI) |  |  |  |
| $\begin{aligned} & \text { ACOLN } \\ & \text { ACOLP } \end{aligned}$ | $\begin{gathered} 111 \\ 109 \end{gathered}$ | A | AUI receive pair. ACOLN and ACOLP are differential line receiver inputs and connect to receive pair via transformer isolation, etc. |
| ARCVN ARCVP | $\begin{aligned} & 108 \\ & 106 \end{aligned}$ | A | AUI receive pair. ARCVN and ARCVP are differential line receiver inputs and connect to receive pair via transformer isolation, etc. |
| AXMTP AXMTN | $\begin{gathered} 99 \\ 100 \end{gathered}$ | A | AUI transmit pair. AXMTP and AXMTN are differential line transmitter outputs. |
| FATEST | 118 | A | Analog test pin. FATEST provides access to the filter of the reference PLL. |
| FIREF | 116 | A | Current reference. FIREF is used to set a current reference for the analog circuitry. |
| FRCVN FRCVP | $\begin{aligned} & 105 \\ & 103 \end{aligned}$ | A | 10 Base-T transmit pair. FRCVN and FRCVP are differential line receiver inputs and connect to receive pair via transformer isolation, etc. |
| $\begin{aligned} & \text { FXTL1 } \\ & \text { FXTL2 } \end{aligned}$ | $\begin{aligned} & 113 \\ & 114 \end{aligned}$ | A | Crystal oscillator pins. Connect 20-MHz crystal across these two pins, or drive FXTL1 from a $20-\mathrm{MHz}$ crystal oscillator module. |

$\dagger \mid=$ input, $\mathrm{O}=$ output, $\mathrm{I} / \mathrm{O}=3$-state input/output, $\mathrm{O} / \mathrm{D}=$ open-drain output, $\mathrm{A}=$ analog
NOTE 1: This pin should be tied to $V_{D D}$ with a $4.7-\mathrm{k} \Omega-10-\mathrm{k} \Omega$ pullup resistor.

## SINGLE-CHIP 10 BASE-T

SPWS018A-APRIL 1995

| Pin Functions (Continued) |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN |  | TYPE $\dagger$ | DESCRIPTION |
| NAME | NO. |  |  |
| NETWORK INTERFACE (10 Base-T AND AUI) (CONTINUED) |  |  |  |
| FXMTP FXMTN | $\begin{aligned} & \hline 97 \\ & 98 \end{aligned}$ | A | 10 Base-T. transmit pair. FXMTP and FXMTN are differential line transmitter outputs. |
| RESERVED | 120 | 1 | Reserved. Tie this pin low. |
| POWER |  |  |  |
| $V_{\text {DDI }}$ | $\begin{gathered} \hline 6,14, \\ 34,48, \\ 70,79, \\ 122, \\ 136, \\ 142 \\ \hline \end{gathered}$ | PWR | PCI VDD pins. $V_{D D I}$ pins provide power for the $\mathrm{PCI} / / O$ pin drivers. Connect $V_{\text {DDII }}$ pins to a 5 -volt power supply when using $5-\mathrm{V}$ signals on the PCl bus. Connect $\mathrm{V}_{\mathrm{DDI}}$ pins to a 3 -volt power supply when using $3-\mathrm{V}$ signals on the PCI bus. |
| VDDL | $\begin{gathered} \hline 22,37, \\ 58,84, \\ 94, \\ 130 \\ \hline \end{gathered}$ | PWR | Logic $V_{D D}$ pins $(5 \mathrm{~V})$. $V_{\text {DDL }}$ pins provide power for internal TNETE110 logic, and they should always be connected to 5 V . |
| VDDOSC | 115 | PWR | Analog power pin. $\mathrm{V}_{\text {DDOSC }}$ is the 5-V power for the crystal oscillator circuit. |
| $V_{\text {DDR }}$ | $\begin{aligned} & 104 \\ & 107 \end{aligned}$ | PWR | Analog power pin. $\mathrm{V}_{\text {DDR }}$ is the $5-\mathrm{V}$ power for the receiver circuitry. |
| $\mathrm{V}_{\text {DDT }}$ | 96 | PWR | Analog power pin. $\mathrm{V}_{\text {DDT }}$ is the 5-V power for the transmitter circuitry. |
| VDDVCO | 117 | PWR | Analog power pin. $\mathrm{V}_{\text {DDVCO }}$ is the $5-\mathrm{V}$ power for the voltage controller oscillator (VCO) and filter input. |
| $\mathrm{v}_{\text {SSI }}$ | $\begin{gathered} \hline 3,10, \\ 26,31, \\ 40,52, \\ 67,88, \\ 127, \\ 139 \\ \hline \end{gathered}$ | PWR | PCII I O ground pins |
| VSSL | $\begin{gathered} \hline 18,44, \\ 63,75, \\ 92, \\ 133 \\ \hline \end{gathered}$ | PWR | Logic ground pins |
| VSSOSC | 112 | PWR | Analog power pin. Ground for crystal oscillator circuit |
| $V_{\text {SSR }}$ | $\begin{aligned} & 102 \\ & 110 \end{aligned}$ | PWR | Analog power pin. Ground for receiver circuitry |
| $V_{S S T}$ | 101 | PWR | Analog power pin. Ground for transmitter circuitry |
| VSSVCO | 119 | PWR | Analog power pin. Ground for VCO and filter input |

$\dagger I=$ input, $A=$ analog, $P W R=$ power

## architecture

The major blocks of the TNETE110 include the PCI interface (PCIIF), protocol handler (PH), physical layer (PHY), FIFO pointer registers (FPREGS), FIFO SRAM (FSRAM), and a test-access port (TAP). The functionality of these blocks is described in the following sections.

# ThunderLAN ${ }^{\text {TM }}$ TNETE110 PCI ETHERNETTM ADAPTER SINGLE-CHIP 10 BASE-T <br> SPWS018A - APRIL 1995 

## PCI interface (PCIIF)

The TNETE110 PCIIF contains a byte-aligning DMA controller that allows frames to be fragmented into any byte length and transferred to any byte address while supporting 32-bit data streaming. For multipriority networks it can provide multiple data channels, each with separate lists, commands, and status. Data for the channels is passed to and from the PH by way of circular buffer FIFOs in the SRAM, controlled through FIFO registers. The configuration EEPROM interface (CEI), BIOS ROM/LED driver interface (BRI), configuration and I/O memory registers (CIOREGS), and DMA controller are subblocks of the PCIIF. The features of these subblocks are as follows:

## configuration EEPROM interface (CEI)

The CEI provides a means for autoconfiguration of the PCl configuration registers. Certain registers in the PCl configuration space may be loaded using the CEI. Autoconfiguration allows builders of TNETE110-based systems to customize the contents of these registers to identify their own system, rather than using the TI defaults. The EEPROM is read at power up and can then be read from, and written to, under program control.

## BIOS ROM/LED driver interface (BRI)

The BRI addresses and reads data from an external BIOS ROM via a multiplexed byte-wide bus. The ROM address/data pins can also be multiplexed to drive external status LEDs.

## configuration and I/O memory registers (CIOREGS)

The CIOREGS reside in the configuration space, which is 256 bytes in length. The first 64 bytes of the configuration space is the header region, which is explicitly defined by the PCl standard.

## DMA controller (DMAC)

The DMAC is responsible for coordinating TNETE110 requests for mastership of the PCI bus. The DMAC provides byte-aligning DMA control allowing byte-size fragmented frames to be transferred to any byte address while supporting 32-bit data streaming.
protocol handler (PH)
The PH implements the serial protocols of the network. On transmit, it serializes data, adds framing and CRC fields, and interfaces to the network PHY. On receive, it provides address recognition, CRC and error checking, frame disassembly, and deserialization. Data for multiple channels is passed to and from the PH by way of circular buffer FIFOs in the FSRAM controlled through FPREGS.

## 10 Base-T physical layer (PHY)

The PHY acts as an on-chip front-end providing physical layer functions for both 10 Base-5 (AUI) and 10 Base-T (twisted pair). The PHY provides Manchester encoding/decoding from smart squelch, jabber detection, link pulse detection, autopolarity control, 10 Base-T transmission waveshaping, and antialiasing filtering. Connection to the AUI drop cable for the 10 Base-T twisted pair is made via simple isolation transformers (see Figure 2) and no external filter networks are required. Suitable external termination components allow the use of either shielded or unshielded twisted-pair cable ( $150 \Omega$ or $100 \Omega$ ). Some of the key features of the on-chip PHY are listed below.

- Integrated filters
- 10 Base-T transceiver
- AUl transceiver
- Autopolarity (reverse polarity correction)
- Loopback for twisted pair and AUI
- Full-duplex mode for simultaneous 10 Base-T transmission and reception
- Low power


## 10 Base－T physical layer（continued）



Figure 2．Schematic for 10 Base－T Network Interface Using TNETE110

## FIFO pointer registers（FPREGS）

The FPREGS are used to implement circular buffer FIFOs in the SRAM．They are a collection of pointer and counter registers used to maintain the FIFO operation．Both the PCIIF and PH use FPREGS to determine where to read or write data in the SRAM and to determine how much data the FIFO contains．

## FIFO SRAM（FSRAM）

The FSRAM is a conventional SRAM array accessed synchronously to the PCI bus clock．Access to the RAM is allocated on a time－division multiplexed（TDM）basis，rather than through a conventional shared bus．This removes the need for bus arbitration and provides guaranteed bandwidth．Half the RAM accesses（every other cycle）are allocated to the PCl controller．It has a 64 －bit access port to the RAM，giving it 1 Gbps of bandwidth， sufficient to support 32 －bit data streaming on the PCl bus．The PH has one quarter the RAM accesses，and its port may be up to 64 bits wide．A 64 －bit port for the PH provides 512 Mbps of bandwidth，more than sufficient for a full－duplex 100－Mbps network．The remaining RAM accesses can be allocated toward providing even more PH bandwidth．The RAM is also accessible（for diagnostic purposes）from the TNETE110 internal data bus．Host DIO（mapped I／O）accesses are used by the host to access internal TNETE110 registers and for adapter test．
－ 3.375 K bytes of FSRAM
－ 1.5 K －byte FIFO for receive channel
－One 1．5K－byte FIFO for transmit channel
－Three 128－byte lists
Supporting 1.5 K byte of FIFO per channel allows full frame buffering of Ethernet frames．

## test－access port（TAP）

Compliant with IEEE Standard 1149．1，the TAP is comprised of five pins that are used to interface serially with the device and the board on which it is installed for boundary－scan testing．

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage range (see Note 2) .................................................................. -0.5 V to 7 V

Power dissipation 2 W


Storage temperature range ..................................................................... $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 2: Voltage values are with respect to $V_{S S}$, and all $V_{S S}$ pins should be routed so as to minimize inductance to system ground.

The recommended operating conditions and the electrical characteristics tables are divided into groups, depending on pin function:

- PCI interface pins
- Logic pins
- Physical layer pins

The PCl signal pins may be operated in one of two modes shown in the PCl tables.

- 5-V signal mode
- 3-V signal mode
recommended operating conditions (PCI interface pins) (see Note 3)

|  |  |  |  | IGNAL |  |  | SIGN PERA | $\begin{aligned} & \text { LING } \\ & \text { ION } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| VDD | Supply voltage (PCI) |  | 3 | 3.3 | 3.6 | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | $0.5 \times \mathrm{V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage, T | see Note 4) | -0.5 |  | $0.3 \times V_{D D}$ | -0.5 |  | 0.8 | V |
| IOH | High-level output current | TTL outputs |  |  | -0.5 |  |  | -2 | mA |
| IOL | Low-level output current (see Note 5) | TTL outputs |  |  | 1.5 |  |  | 6 | mA |
| $\mathrm{T}_{\text {A }}$ Operating free-air temperature | Operating free-air temperature |  | 0 |  | 70 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

[^2]
## ThunderLAN ${ }^{\text {TM }}$ TNETE110

 PCI ETHERNETTM ADAPTERSINGLE-CHIP 10 BASE-T
SPWS018A - APRIL 1995
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (PCI interface pins)

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  | 3-V SIGNALING OPERATION |  | 5-V SIGNALING OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| VOH | High-level output voltage, TTL-level signal (see Note 6) |  |  | $V_{D D}=M I N$, | $\mathrm{IOH}=\mathrm{MAX}$ | $0.9 \times V_{\text {DD }}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage, TTL-level signal | $V_{D D}=M A X$, | $\mathrm{IOL}=\mathrm{MAX}$ |  | $0.1 \times V_{\text {DD }}$ |  | 0.5 | V |
| Ioz | High-impedance output current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | 10 |  | 10 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=M A X$, | $V_{O}=V_{D D}$ |  | -10 |  | -10 |  |
| I | Input current, any input or input/output | $V_{I}=V_{S S}$ to $V_{D D}$ |  |  | $\pm 10$ |  | $\pm 70$ | $\mu \mathrm{A}$ |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$ |  |  | 50 |  | 60 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 10 |  | 10 | pF |
| Co | Output capacitance, any output or input/output | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 10 |  | 10 | pF |

$\dagger$ For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions. NOTE 6: The following signals require an external pullup resistor: $\overline{\text { PSERR, }}$, $\overline{\text { PINTA }}$.
recommended operating conditions (logic pins) (see Note 7)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ Supply voltage (5 V only) |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ High-level input voltage |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }} \quad$ Low-level input voltage, TTL-level signal (see Note 4) |  | -0.3 |  | 0.8 | V |
| IOH High-level output current | TTL outputs |  |  | -4 | mA |
| IOL Low-level output current (see Note 5) | TTL outputs |  |  | 4 | mA |
| $\mathrm{T}_{\mathrm{A}}$ Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 4. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
5. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).
7. Logic pins include $V_{D D L}$, EAD[0-7], EXLE, EALE, $\overline{E O E}$, EDCLK, EDIO.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (logic pins)

| PARAMETER | TEST CONDITIONS $\dagger$ |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ High-level output voltage, TTL-level signal | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{IOH}=\mathrm{MAX}$ | 2.4 | V |
| VOL Low-level output voltage, TTL-level signal | $V_{D D}=M A X$, | $\mathrm{IOL}=\mathrm{MAX}$ | 0.5 | V |
| High-impedance output | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | 10 | A |
| H | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -10 | A |
| II Input current | $\mathrm{V}_{1}=\mathrm{V}_{S S}$ to $\mathrm{V}_{\text {D }}$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IDD Supply current | $V_{D D}=$ MAX |  | 400 | mA |
| $\mathrm{C}_{\mathrm{i}} \quad$ Input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V | 10 | pF |
| $\mathrm{C}_{0}$ Output capacitance, any output or input/output | $f=1 \mathrm{MHz}$, | Others at 0 V | 10 | pF |

$\dagger$ For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions.

## recommended operating conditions (physical layer pins) (see Note 8)

| PARAMETER | JEDEC SYMBOL | MIN | NOM | MAX | UNIT |
| :--- | :--- | ---: | ---: | :---: | :---: |
| $V_{D D}$ Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{B}}$ Receiver input bias voltage (see Note 9) | $\mathrm{V}_{\text {IB }}$ |  | $\mathrm{V}_{\mathrm{SB}}-1$ | $\mathrm{~V}_{\mathrm{SB}}+1$ | V |
| $\mathrm{~T}_{\mathrm{A}}$ Operating free-air temperature |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |

NOTES: 8. PhysicallayerpinsincludeVDDOSC, $V_{D D R}, V_{D D T}, V_{D D V C O}, A C O L N, A C O L P, A R C V N, A R C V P, A X M T P, A X M T N, F A T E S T, F I R E F$, FRCVN, FRCVP, FXTL1, FXTL2, FXMTP, and FXMTN.
9. $V_{S B}$ is the self-bias voltage of the input pairs ARCVP and ARCVN, ACOLP and ACOLN, and FRCVP and FRCVN. It is defined as $V_{S B}=\left(V_{S B+}+V_{S B-}\right)+2$ (where $V_{S B+}$ is the self-bias voltage of the positive receivepins; $V_{S B}$ - is the self-bias voltage of the negative receive pins). The self-bias voltage of both pins is approximately $V_{D D}+2$.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (physical interface pins)

10 Base-T receiver input (FRCVP, FRCVN)

| PARAMETER | JEDEC SYMBOL | TEST CONDITIONS |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left.\mathrm{V}_{( } \mathrm{CM}\right) \quad$ Common-mode input voltage | VIC |  |  | 1.8 | 3.2 | V |
| $\mathrm{V}_{\text {I (DIFF) }}$ Differential input voltage | VID |  |  | 0.6 | 2.8 | V |
| $l^{\prime}(\mathrm{CM}) \quad$ Common-mode current | IIC |  |  |  | 4 | mA |
| $\mathrm{V}_{\text {SQ+ }} \quad$ Rising input pair squelch threshold |  | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\text {SB }}$, | See Note 10 | 270 |  | mV |
| $\mathrm{V}_{\text {SQ- }} \quad$ Falling input pair squelch threshold |  | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\text {SB }}$, | See Note 10 | -270 |  | mV |

NOTE 10: $V_{S B}$ is the self-bias of the input FRCVP and FRCVN.
10 Base-T transmitter drive characteristics (FXMTP, FXMTN)

|  | PARAMETER | JEDEC SYMBOL | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VO(DIFF)NWAV | Differential output voltage, transmit waveshaping inactive | VOD(NWAV) |  | $\pm 1.77$ | V |
| $\mathrm{V}_{\mathrm{O}}$ (DIFF)WAV | Differential uncompensated signal amplitude, waveshaping active | VOD(WAV) |  | $\pm 1.253$ | V |
| VSLW | Differential voltage at specified slew rate | $\mathrm{V}_{\text {OD }}(\mathrm{SLEW})$ |  | $\pm 2.2 \pm 2.8$ | V |
| $\mathrm{V}_{\mathrm{O}}(\mathrm{CM})$ | Common-mode output voltage | $V_{O C}$ | See Figure 3d | $0 \quad 4$ | V |
| $\mathrm{V}_{\mathrm{O}}$ (DIFF) | Differential output voltage | $V_{\text {OD }}$ | Into open circuit | 5.25 | V |
| $\mathrm{V}_{\mathrm{O}(1)}$ | Output idle differential voltage | $V_{\text {OD (IDLE) }}$ |  | $\pm 50$ | mV |
| $1 \mathrm{O}(1)$ | Output idle differential current | IOD(IDLE) |  | $\pm 0.5$ | mA |
| $\mathrm{O}(\mathrm{FC})$ | Output current, fault condition | I (FC) |  | 300 | $\mu \mathrm{A}$ |

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (uniless otherwise noted) (physical interface pins) (continued)

## AUI receiver input (ARCVP, ARCVN, ACOLP, ACOLN)

| PARAMETER |  |  | JEDEC SYMBOL | TEST CONDITIONS |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {(CM1) }}$ | Common-mode input voltage 1 |  | $\mathrm{V}_{\mathrm{IC}}(1)$ | $\mathrm{dc}+\mathrm{ac}$, | See Note 11 | 1 | 4.2 | V |
| $V_{\text {(CM2) }}$ | Common-mode input voltage 2 |  | $\mathrm{V}_{\mathrm{IC}}(2)$ | $\mathrm{dc}+\mathrm{ac}$, | See Note 11 | 1 | 2.5 | V |
| $\mathrm{V}_{\text {( }{ }^{\text {DIFF) }} \text { 1 }}$ | Differential input voltage 1 |  | $V_{\text {ID }}(1)$ | See Note 12 |  | 0 | 3 | V |
| $\mathrm{V}_{1(\text { DIFF)2 }}$ | Differential input voltage 2 |  | $\mathrm{V}_{1 \mathrm{D}(2)}$ | See Note 13 |  | 0 | 100 | mV |
| ${ }^{\text {I }}$ (CM) | Common-mode current |  | IC | See Note 14 |  |  | 1 | mA |
| IIFC | Input current, fault condition |  | 1 (FC) |  |  |  | 10 | mA |
| V (SQ) | Input squelch threshold | To activate |  | See Note 15, | $20 \mathrm{~ns}<\mathrm{X}<35 \mathrm{~ns}$ | -325 | -175 | mV |
|  |  | Not to activate |  |  |  | -175 | 0 | mV |

NOTES: 11. This parameter means the composite ac signal plus the dc common-mode voltage shall not exceed the indicated limits. These limits are peak maximum values and are not to be exceeded.
12. Common-mode frequency range -10 Hz to 40 kHz
13. Common-mode frequency range -40 kHz to 10 MHz
14. Input bias over the common mode dc voltage range
15. This parameter is a range that is allowed to vary over operating conditions. The reference point for the timing period is from the input pair reaching -175 mV on the falling edge to reaching -175 mV on the rising edge.

AUI transmitter drive characteristics (AXMTP, AXMTN)

|  | PARAMETER | JEDEC SYMBOL | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {O(DIFF) }}$ | Differential output voltage | $V_{O D(1)}$ | See Note 16 | $\pm 500$ | $\pm 1315$ | mV |
| $\mathrm{V}_{\mathrm{O}}(\mathrm{CM})$ | Common-mode output voltage | $V_{\text {OC }}$ | See Figure 3b | 1 | 4.2 | $V_{D C}$ |
| $\mathrm{V}_{\text {OI(DIFF) }}$ | Output idle differential voltage | $\mathrm{V}_{\text {OD (IDLE) }}$ |  |  | $\pm 40$ | mV |
| lol(DIFF) | Output idle differential current | IOD(IDLE) |  |  | 4 | mA |
| $\mathrm{V}_{\text {OI(DIFF) }}$ | Output differential undershoot | $V_{\text {OD (IDLE) }}$ |  |  | 100 | mV |
| $\mathrm{V}_{\mathrm{O} \text { (DIFF)2 }}$ | Output differential voltage into an open circuit | $\mathrm{V}_{\mathrm{OD}(2)}$ | Into open circuit |  | 5 | V |
| IO(FC) | Output current, fault condition | I (FC) |  |  | 150 | mA |

NOTE 16: The differential voltage is measured across a pair of $39-\Omega, \pm 1 \%$ resistors bypassed to signal ground with a $0.01-\mu \mathrm{F}$ capacitor.

## PLL characteristics

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | ---: | :---: | :---: |
| $V_{\text {FILT }}$ Reference PLL operating filter voltage | $t_{C}($ FXTL1 $)=50 \mathrm{~ns}$ | 0.8 | 2 | V |

crystal oscillator characteristics

| PARAMETER |  | JEDEC SYMBOL | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SB(FXTL1) }}$ | Input self-bias voltage | $\mathrm{V}_{\text {IB }}$ |  | 0.8 | 2 | V |
| $\mathrm{IOH}(\mathrm{FXTL} 2)$ | High-level output current | ${ }^{\mathrm{O}} \mathrm{H}$ | $\begin{aligned} & \begin{array}{l} V_{(\text {FXTL2 }}= \\ V_{\text {(FXTL1) }} \end{array}=V_{S B(F X T L}(\text { FXTL1) }+0.5 \mathrm{~V} \\ & \hline \end{aligned}$ | -3.5 | -6.5 | mA |
| IOL(FXTL2) | Low-level output current | lol | $\begin{array}{\|l} \hline V_{(\text {FXTL2 }}=V_{S B(F X T L 1)} \\ V_{(\text {FXTL1) }}=V_{S B(F X T L 1)}-0.5 \mathrm{~V} \end{array}$ | 0.7 | 1.3 | mA |

## PARAMETER MEASUREMENT INFORMATION

Outputs are driven to a minimum high-logic level of 2.4 V and to a maximum low-logic level of 0.6 V . These levels are compatible with TTL devices.
Output transition times are specified as follows: For a high-to-low transition on either an input or output signal, the level at which the signal is said to be no longer high is 2 V and the level at which the signal is said to be low is 0.8 V . For a low-to-high transition, the level at which the signal is said to be no longer low is 0.8 V and the level at which the signal is said to be high is 2 V , as shown below.

The rise and fall times are not specified but are assumed to be those of standard TTL devices, which are typically 1.5 ns .


## test measurement

The test-load circuit shown in Figure 3 represents the programmable load of the tester pin electronics that are used to verify timing parameters of the TNETE110 output signals.

(a) TTL OUTPUT TEST LOAD

(c) FIREF TEST CIRCUIT

(b) AXMTP AND AXMTN TEST LOAD

(d) FXMTP AND FXMTN TEST LOAD

Where: IOL = Refer to IOL in recommended operating conditions
$\mathrm{IOH}=$ Refer to IOH in recommended operating conditions
$V_{\text {LOAD }}=1.5 \mathrm{~V}$, typical dc-level verification or 0.7 V , typical timing verification
$C_{L} \quad=18 \mathrm{pF}$, typical load-circuit capacitance
Figure 3. Test and Load Circuit

INSTRUMENTS

ThunderLAN ${ }^{\text {TM }}$ TNETE110
PCI ETHERNETTM ADAPTER
SINGLE－CHIP 10 BASE－T
SPWS018A－APRIL 1995
PCI 5－V and 3．3－V switching characteristics（see Note 17 and Figure 4）

|  | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| tVAL | Delay time，PCLK to bused signals valid（see Notes 18 and 19） | 2 | 11 | ns |
| tVAL（PTP） | Delay time，PCLK to bused signals valid point－to－point（see Notes 18 and 19） | 2 | 12 | ns |
| ton | Float to active delay | 2 |  | ns |
| toff | Active to float delay |  | 28 | ns |

NOTES：17．Some of the timing symbols in this table are not currently listed with EIA or JEDEC standards for semiconductor symbology but are consistent with the PCI Local－Bus Specification，Revision 2．0．
18．Minimum times are measured with a $0-\mathrm{pF}$ equivalent load；maximum times are measured with a $50-\mathrm{pF}$ equivalent load．Actual test capacitance may vary，but results should be correlated to these specifications．
19．$\overline{\text { PREQ and }} \overline{\text { PGNT }}$ are point－to－point signals，and have different output valid delay and input setup times than do bused signals．$\overline{\text { PGNT }}$ has a setup time of $10 \mathrm{~ns} ; \overline{\mathrm{PREQ}}$ has a setup time of 12 ns ．All other signals are bused．

PCI 5－V and 3．3－V timing requirements（see Note 17 and Figure 4）

|  | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su }}$ | Setup time，bused signals valid to PCLK（see Note 19） | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$（PTP） | Setup time to PCLK－point－to－point（see Note 19） | 10， 12 |  | ns |
| th | Input hold time from PCLK | 0 |  | ns |
| $\mathrm{t}_{\mathrm{c}}$ | Cycle time，PCLK（see Note 20） | 30 | 500 | ns |
| ${ }^{\text {w }}$（ ${ }^{\text {（H）}}$ | Pulse duration，PCLK high | 12 |  | ns |
| ${ }^{t}$（L） | Pulse duration，PCLK low | 12 |  | ns |
| tslew | Slew rate，PCLK（see Note 21） | 1 | 4 | $\mathrm{V} / \mathrm{ns}$ |

NOTES：17．Some of the timing symbols in this table are not currently listed with EIA or JEDEC standards for semiconductor symbology but are consistent with the PCI Local－Bus Specification，Revision 2．0．
19．$\overline{\text { PREQ and }} \overline{\text { PGNT }}$ are point－to－point signals，and have different output valid delay and input setup times than do bused signals．$\overline{\text { PGNT }}$ has a setup time of 10 ns ；$\overline{\text { PREQ }}$ has a setup time of 12 ns ．All other signals are bused．
20．As a requirement for frame transmission／reception，the minimum PCLK frequency varies with network speed．The clock may only be stopped in a low state．
21．Rise and fall times are specified in terms of the edge rate measured in $\mathrm{V} / \mathrm{ns}$ ．This slew rate must be met across the minimum peak－to－peak portion of the clock waveform．


Figure 4. PCI 5-V and 3.3-V Timing

ThunderLAN ${ }^{\text {TM }}$ TNETE110
PCI ETHERNETTM ADAPTER

## SINGLE－CHIP 10 BASE－T

SPWS018A－APRIL 1995

## BIOS ROM and LED interface timing requirements（see Figure 5）${ }^{\dagger}$

|  | MIN | MAX | UNIT |
| :--- | :--- | ---: | :---: |
| $t_{\text {su }}$ | Setup time，data | 250 | ns |
| $\mathrm{th}_{\mathrm{h}}$ | Hold time，data | 0 | ns |

BIOS ROM and LED interface switching characteristics（see Figure 5）$\dagger$

|  | PARAMETER | MIN | MAX |
| :--- | :--- | :---: | :---: | UNIT 

† The EPROM interface，consisting of 11 pins，requires only two TTL＇ 373 latches to latch the high and low addresses．


Figure 5．BIOS ROM and LED Interface Timing
configuration EEPROM interface switching characteristics (see Figure 6)

|  | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}^{\text {CLKK(EDCLK }}$ ) | Clock frequency, EDCLK | 0 | 100 | kHz |
| $\mathrm{t}_{\text {d(EDCLKL-EDIOV) }}$ | EDCLK low to EDIO data in valid | 0.3 | 3.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d} \text { (EDIO free) }}$ | Time the bus must be free before a new transmission can start | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d(EDIOV-EDCLKL) }}$ | Delay time, EDIO valid after EDCLK low (start condition hold time for EEPROM) | 4 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {w }}$ (L) | Low period, clock | 4.7 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {w }}$ (H) | High period, clock | 4 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d(EDCLKH-EDIOV) }}$ | Delay time, EDCLK high to EDIO valid (start condition setup time) | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d(EDCLKL-EDIOX) }}$ | Delay time, EDCLK low to EDIO changing (data out hold time) | 0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d(EDIOV-EDCLKH) }}$ | Delay time, EDIO valid to EDCLK high (data out setup time) | 250 |  | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise time, EDIO and EDCLK |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time, EDIO and EDCLK |  | 300 | ns |
| $\mathrm{t}_{\text {d(EDCLKH-EDIOH) }}$ | Delay time, EDCLK high to EDIO high (stop condition setup time) | 4.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {d(EDCLKL-EDIOX) }}$ | Delay time, EDCLK low to EDIO changing (data in hold time) | 300 |  | ns |



Figure 6. Configuration EEPROM Interface Timing

## SINGLE－CHIP 10 BASE－T

SPWS018A－APRIL 1995
crystal oscillator timing requirements（see Figure 7）${ }^{\dagger}$

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {d（VDDH－FXTL1V）}}$ | Delay time from minimum $V_{D D}$ high level to first valid FXTL1V full swing period （see Note 22） |  |  | 100 | ms |
| ${ }^{\text {w }}$（H） | Pulse duration at FXTL1 high | 13 |  |  | ns |
| ${ }_{\text {w }}$（L） | Pulse duration at FXTL1 low | 13 |  |  | ns |
| $t_{t}$ | Transition time of FXTL1 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{c}}$ | Cycle time，FXTL1 |  | 50 |  | ns |
|  | Tolerance of FXTL1 input frequency |  | $\pm 0.01$ |  | \％ |

$\dagger$ The FXTL signal may be implemented by either connecting a $20-\mathrm{MHz}$ crystal across the FXTL1 and FXTL2 pins or by driving the FXTL1 from a $20-\mathrm{MHz}$ crystal oscillator module．
NOTE 22：This specification is provided as an aid to board design．This specification is not guaranteed during manufacturing testing．


Figure 7．Crystal Oscillator Timing

## General Information

## ATMISONET/SDH

2
Ethernet ${ }^{T M}$
Token Ring
4
FIFOs
Bus Interface
Application Report

## Contents

Page
Tl380C25 Token-Ring Commprocessor ..... 4-3
Tl380C30
Integrated Token-Ring Commprocessor and Physical-Layer Interface ..... 4-73
TI380C60 CMOS Token-Ring Interface Device ..... 4-147
TMS380C26 Network Commprocessor ..... 4-159
TMS380FPA Packet Blaster ..... 4-243
TMS380SRASource-Routing Accelerator4-267
TMS38054
Ring Interface Device ..... 4-281

- IEEE 802.5 and IBM Token-Ring Network ${ }^{\text {M }}$ Compatible
- Compatible With TI380FPA FNL PacketBlaster ${ }^{T M}$
- Token-Ring Features
- 16- or 4-Megabit-per-Second Data Rates
- Supports up to 18K-Byte Frame Size (16-Mbps Operation Only)
- Supports Universal-and Local-Network Addressing
- Early Token-Release Option (16-Mbps Operation Only)
- Compatible With the TMS38054
- Expandable Local LAN-Subsystem Memory Space up to 2 Megabytes
- Glueless Interface to DRAMs
- High-Performance 16-Bit CPU for Communications-Protocol Processing
- 1- to 16.5-Megabyte-per-Second High-Speed Bus Master DMA Interface
- Low-Cost Host-Slave I/O Interface Option
- Up to 32-Bit Host Address Bus
- Selectable Host System-Bus Options
- Adapter Local-Bus Speed Is Switchable Between 4 MHz and 6 MHz
- $80 x 8 x$ or $68 x x x$-Type Bus and Memory Organization
- 8- or 16-Bit Data Bus on 80x8x Buses
- Optional Parity Checking
- Dual-Port DMA and Direct I/O Transfers to Host Bus
- Supports 8- or 16-Bit Pseudo-DMA Operation
- Enhanced-Address-Copy-Option (EACO) Interface Supports External Address-Checking Logic for Bridging or External Custom Applications
- Support for Module High-Impedance In-Circuit Testing
- Built-In Real-Time Error Detection
- Bring-Up and Self-Test Diagnostics With Loopback
- Automatic Frame-Buffer Management
- 2- to 33-MHz System-Bus Clock
- Slow-Clock Low-Power Mode
- Single 5-V Supply
- 0.8- $\mu \mathrm{m}$ CMOS Technology
- 250-mA Typical Latch-Up Immunity at $25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V
- 144-Pin Plastic Thin Quad Flat Package (PGE Suffix)
- Operating Temperature Range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$


Figure 1. Network-Commprocessor Applications Diagram
pin assignments


## description

The TI380C25 is a single-chip network-communications processor (commprocessor) that supports token-ring local area networks (LANs) at data rates of 16 Mbps or 4 Mbps . The Ti380C25 conforms to ISO 8802-5/IEEE 802.5-1992 standards and has been verified to be completely IBM Token-Ring Network compatible. By integrating the essential control building blocks needed on a LAN-subsystem card into one device, the TI380C25 ensures that this IBM compatibility is maintained in silicon.
The high degree of integration of the T 380 C 25 makes it a virtual LAN subsystem on a single chip. Protocol handling, host-system interfacing, memory interfacing, and communications processing are all provided through the TI380C25. To complete LAN-subsystem design, only the network-interface hardware, local memory, and minimal additional components such as $\mathrm{PAL}{ }^{\circledR}$ devices and crystal oscillators need to be added.
The TI380C25 provides a 32-bit system-memory address reach with a high-speed bus-master DMA interface that supports rapid communications with the host system. In addition, the TI380C25 supports direct I/O and a low-cost 8- or 16-bit pseudo-DMA interface that requires only a chip select to work directly on an $80 \times 8 \times 8$-bit slave I/O interface. Finally, selectable 80x8x or 68xxx-type host-system bus and memory organization add to design flexibility.

The TI380C25 supports addressing for up to 2M bytes of local memory. This expanded memory capacity can improve LAN-subsystem performance by allowing larger blocks of information to be transferred at one time and minimizing the frequency of host LAN-subsystem communications. The support of large local memory is important in applications that require large datatransfers (such as graphics or database transfers) and in heavily loaded networks where the extra memory can provide data buffers to store data until it can be processed by the host.

The proprietary CPU used in the TI380C25 allows protocol software to be downloaded into RAM or stored in ROM in the local-memory space. By moving protocols (such as LLC) to the LAN-subsystem, overall system performance is increased. This is accomplished by offioading the processing from the host system to the TI380C25, which can also reduce LAN-subsystem-to-host communications. As other protocol software is developed, greater differentiation of end products with enhanced system performance is possible.
In addition, the TI380C25 includes hardware counters that provide real-time error detection and automatic frame-buffer management. These counters control system-bus retries and burst size, and track host and LAN-subsystem buffer status. Previously, these counters needed to be maintained in software. Integrating them into hardware removes software overhead and improves LAN-subsystem performance.
The TI380C25 implements a Tl-patented enhanced-address-copy-option (EACO) interface. This interface supports external address-checking devices, such as the TMS380SRA source-routing accelerator. The TI380C25 has a 128 -word external I/O space in its memory to support external address-checker devices and other hardware extensions to the TMS380 architecture.

The major blocks of the TI380C25 include the communications processor (CP), the system interface (SIF), the memory interface (MIF), the protocol handler (PH), the clock generator (CG), and the adapter-support function (ASF), as shown in the functional block diagram.
The TI380C25 is available in a 144-pin plastic thin quad flat package (PGE suffix) and is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

The TI380C25 has a bus interface to the host system, a bus interface to local memory, and an interface to the physical-layer circuitry. Pin names starting with the letter S attach to the host-system bus, and pin names starting with the letter M attach to the local-memory bus.

## functional block diagram



Pin Functions

| PIN |  | I/Ot | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| BTSTRP | 42 | 1 | Bootstrap. The value on BTSTRP is loaded into the BOOT bit of the SIFACL register at reset (i.e., when SRESET is asserted or the ARESET bit in the SIFACL register is set) to form a default value. BTSTRP indicates whether chapters 0 and 31 of the memory map are RAM or ROM. If these chapters are RAM, the TI380C25 is denied access to the local-memory bus until the CPHALT bit in the SIFACL register is cleared. <br> $H=$ Chapters 0 and 31 of local memory are RAM based (see Note 1). <br> $L=$ Chapters 0 and 31 of local memory are ROM based. |
| CLKDIV | 38 | 1 | ```Clock divider select (see Note 2) \(\mathrm{H}=64-\mathrm{MHz}\) OSCIN for \(4-\mathrm{MHz}\) local bus \(\mathrm{L}=32-\mathrm{MHz}\) OSCIN for \(4-\mathrm{MHz}\) local bus or \(48-\mathrm{MHz}\) OSCIN for \(6-\mathrm{MHz}\) local bus``` |
| $\begin{aligned} & \hline \text { EXTINTO } \\ & \text { EXTINT1 } \\ & \hline \text { EXTINT2 } \\ & \hline \text { EXTINT3 } \end{aligned}$ | $\begin{aligned} & 32 \\ & 31 \\ & 30 \\ & 29 \\ & \hline \end{aligned}$ | 1/0 | Reserved; must be pulled high (see Note 3) |
| $\overline{\text { MACS }}$ | 132 | I | Reserved; must be tied low (see Note 4) |
| MADHO <br> MADH1 <br> MADH2 <br> MADH3 <br> MADH4 <br> MADH5 <br> MADH6 <br> MADH7 | $\begin{aligned} & \hline 15 \\ & 14 \\ & 13 \\ & 12 \\ & 8 \\ & 8 \\ & 7 \\ & 6 \\ & 5 \end{aligned}$ | $1 / 0$ | Local-memory address, data, and status bus - high byte. For the first quarter of the local-memory cycle, these bus lines carry address bits AX4 and AO to A6; for the second quarter, they carry status bits; and for the third and fourth quarters, they carry data bits 0 to 7 . The most significant bit is MADHO and the least significant bit is MADH7. |
| MADLO <br> MADL1 <br> MADL2 <br> MADL3 <br> MADL4 <br> MADL5 <br> MADL6 <br> MADL7 | $\begin{aligned} & 28 \\ & 27 \\ & 26 \\ & 25 \\ & 24 \\ & 23 \\ & 22 \\ & 21 \end{aligned}$ | 1/0 | Local-memory address, data, and status bus - low byte. For the first quarter of the local-memory cycle, these bus lines carry address bits A7 to A14; for the second quarter, they carry address bits AX4 and AO to A6; and for the third and fourth quarters, they carry data bits 8 to 15 . The most significant bit is MADLO and the least significant bit is MADL7. |
| $\overline{M A L}$ | 131 | 0 | Memory-address latch. $\overline{M A L}$ is a strobe signal for sampling the address at the start of the memory cycle; it is used by SRAMs and EPROMs. The full 20-bit word address is valid on MAXO, MAXPH, MAX2, MAXPL, MADH0-MADH7, and MADL0-MADL7. Three 8-bit transparent latches can be used to retain a 20 -bit static address throughout the cycle. <br> Rising edge $=$ No signal latching <br> Falling edge $=$ Allows the above address signals to be latched |
| MAXO | 139 | $1 / 0$ | Local-memory-extended address bit. MAXO drives AXO at row-address time and drives A12 at column-address and data-valid times for all cycles. This signal can be latched by MRAS. Driving A12 eases interfacing to a BIA ROM. |

## $\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output

NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
2. The TI380FPA and TMS380SRA are currently supported only with the $4-\mathrm{MHz}$ local bus in either CLKDIV state. Expansion to support the $6-\mathrm{MHz}$ local bus is under development.
3. Each pin must be individually tied to $\mathrm{V}_{\mathrm{CC}}$ with a $1-\mathrm{k} \Omega$ pullup resistor.
4. Pin should be connected to ground.

Pin Functions (Continued)

| NAME | NO. | I/Ot | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MAX2 | 140 | 1/0 | Local-memory-extended address bit. MAX2 drives AX2 at row-address time, which can be latched by $\overline{\text { MRAS }}$ and A14 at column-address and data-valid times for all cycles. Driving A14 eases interfacing to a BIA ROM. |
| MAXPH | 16 | 1/0 | Local-memory-extended address and parity - high byte. For the first quarter of a memory cycle, MAXPH carries the extended-address bit AX1; for the second quarter of a memory cycle, it carries the extended-address bit AXO; and for the last half of the memory cycle, it carries the parity bit for the high data byte. |
| MAXPL | 20 | $1 / 0$ | Local-memory-extended address and parity - low byte. For the first quarter of a memory cycle, MAXPL carries the extended-address bit AX3; for the second quarter of a memory cycle, it carries extended-address bit AX2; and for the last half of the memory cycle, it carries the parity bit for the low data byte. |
| MBCLK1 <br> MBCLK2 | $\begin{aligned} & 123 \\ & 124 \end{aligned}$ | 0 | Local-bus clock 1 and local-bus clock 2. MBCLK1 and MBCLK2 are referenced for all local-bus transfers. MBCLK2 lags MBCLK1 by a quarter of a cycle. These clocks operate according to: |
| $\overline{\text { MBEN }}$ | 4 | 0 | Buffer enable. $\overline{M B E N}$ enables the bidirectional buffer outputs on the MADH, MAXPH, MAXPL, and MADL buses during the data phase. $\overline{M B E N}$ is used in conjunction with MDDIR, which selects the buffer output direction. <br> $H=$ Buffer output disabled <br> $L=$ Buffer output enabled |
| $\overline{\text { MBGR }}$ | 18 | $1 / 0$ | Reserved; must be left unconnected. |
| $\overline{\text { MBIAEN }}$ | 127 | 0 | Burned-in address enable. $\overline{\text { MBIAEN }}$ is an output signal used to provide an output enable for the ROM containing the adapter's burned-in address (BIA). <br> $H=\overline{M B I A E N}$ is driven high for any write accesses to the addresses between $>00.0000$ and $>00.000 \mathrm{~F}$, or any accesses (read/write) to any other address. <br> $\mathrm{L}=\overline{\text { MBIAEN }}$ is driven low for any read from addresses between $>00.0000$ and $>00.000 \mathrm{~F}$. |
| $\overline{\text { MBRQ }}$ | 17 | $1 / 0$ | Reserved; must be pulled high (see Note 3). |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTE 3: Each pin must be individually tied to $\mathrm{V}_{\mathrm{CC}}$ with a $1-\mathrm{k} \Omega$ pullup resistor.

Pin Functions (Continued)

| NAME | NO. | $1 / 0 \dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { MCAS }}$ | 141 | 0 | Column-address strobe for DRAMs. The column address is valid for the 3/16 of the memory cycle following the row-address portion of the cycle. $\overline{\text { MCAS }}$ is driven low every memory cycle while the column address is valid on MADLO-MADL7, MAXPH, and MAXPL, except when one of the following conditions occurs: <br> 1) When the address accessed is in the BIA ROM ( $>00.0000->00.000 \mathrm{~F}$ ) <br> 2) When the address accessed is in the EPROM memory map (i.e., when the BOOT bit in the SIFACL register is zero and an access is made between $>00.0010->00$.FFFF or $>1$ F. $0000->1$ F.FFFF) <br> 3) When the cycle is a refresh cycle, in which case $\overline{M C A S}$ is driven at the start of the cycle before $\overline{M R A S}$ (for DRAMs that have $\overline{\text { CAS }}$-before- $\overline{R A S}$ refresh). For DRAMs that do not support $\overline{\text { CAS }}-$ before- $\overline{\mathrm{RAS}}$ refresh, it may be necessary to disable $\overline{\text { MCAS }}$ with MREF during the refresh cycle. |
| MDDIR | 138 | 1/0 | Data direction. MDDIR is used as a direction control for bidirectional bus drivers. MDDIR becomes valid before $\overline{\text { MBEN }}$ becomes active. <br> $H=$ TI380C25 memory-bus write <br> $\mathrm{L}=\mathrm{T} 1380 \mathrm{C} 25$ memory-bus read |
| $\overline{\mathrm{MOE}}$ | 3 | 0 | Memory output enable. $\overline{\text { MOE }}$ is used to enable the outputs of the DRAM memory during a read cycle.. $\overline{M O E}$ is high for EPROM or BIA ROM read cycles. <br> $H=$ Disable DRAM outputs <br> L = Enable DRAM outputs |
| $\overline{\text { MRAS }}$ | 143 | 0 | Row-address strobe for DRAMs. The row address lasts for the first $5 / 16$ of the memory cycle. MRAS is driven low every memory cycle while the row address is valid on MADLO-MADL7, MAXPH, and MAXPL for both RAM and ROM cycles. It is also driven low during refresh cycles when the refresh address is valid on MADLO-MADL7. |
| MREF | 130 | 0 | DRAM refresh cycle in progress. MREF is used to indicate that a DRAM refresh cycle is occurring. It is also used for disabling MCAS to all DRAMs that do not use a $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh. <br> $H=$ DRAM refresh cycle in process <br> L = Not a DRAM refresh cycle |
| MRESET | 125 | 0 | Memory-bus reset. $\overline{\text { MRESET }}$ is a reset signal generated when either the ARESET bit in the SIFACL register is set or SRESET is asserted. This signal is used for resetting external local-bus glue logic. $\begin{aligned} & H=\text { External logic not reset } \\ & L=\text { External logic reset } \end{aligned}$ |
| $\overline{\text { MROMEN }}$ | 133 | 0 | ROM enable. During the first $5 / 16$ of the memory cycle, $\overline{\text { MROMEN }}$ is used to provide a chip select for ROMs when the BOOT bit of the SIFACL register is zero (i.e., when code is resident in ROM, not RAM). It can be latched by $\overline{M A L}$. $\overline{M R O M E N}$ goes low for any read from addresses $>00.0010->00$.FFFF or $>1 F .0000->1$ F.FFFF when the BOOT bit in the SIFACL register is zero. MROMEN stays high for writes to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is 1 . During the final three quarters of the memory cycle, $\overline{\text { MROMEN outputs the } A 13 \text { address signal }}$ for interfacing to a BIA ROM. This means MBIAEN, MAXO, $\overline{\text { ROMEN, }}$, and MAX2 together form a glueless interface for the BIA ROM. <br> $H=R O M$ disabled <br> $L=R O M$ enabled |

[^3]| Pin Functions (Continued) |  |  |  |
| :---: | :---: | :---: | :---: |
| NAME | NO. | 1/0才 | DESCRIPTION |
| $\overline{\text { MW }}$ | 142 | 0 | Local-memory write. $\overline{\mathrm{MW}}$ is used to specify a write cycle on the local-memory bus. The data on the MADH0-MADH7 and MADL0-MADL7 buses is valid while $\overline{\text { MW }}$ is low. DRAMs latch data on the falling edge of $\overline{\mathrm{MW}}$, while SRAMs latch data on the rising edge of $\overline{\mathrm{MW}}$. <br> $H=$ Not a local-memory write cycle <br> L = Local-memory write cycle |
| $\overline{\text { NMI }}$ | 33 | 1 | Nonmaskable interrupt request. NMI must be left unconnected. |
| OSCIN | 135 | 1 | External oscillator input. OSCIN provides the clock frequency to the TI380C25 for a $4-\mathrm{MHz}$ or $6-\mathrm{MHz}$ internal bus (see Notes 5 and 6). |
| OSCOUT | 122 | 0 | Oscillator output ```CLKDIV OSCOUT L OSCIN/4 (if OSCIN = 32 MHz, OSCOUT = 8 MHz; if OSCIN = 48 MHz, OSCOUT = 12 MHz) H. OSCIN/8 (if OSCIN = 64MHz, OSCOUT = 8 MHz)``` |
| PRTYEN | 41 | 1 | Parity enable. The value on PRTYEN is loaded into the PEN bit of the SIFACL register at reset (i.e., when SRESET is asserted or the ARESET bit in the SIFACL register is set) to form a default value. <br> PRTYEN enables parity checking for the local memory. <br> H = Local-memory data bus checked for parity (see Note 1). <br> $L=$ Local-memory data bus not checked for parity. |
| NSELOUTO NSELOUT1 | $\begin{gathered} 40 \\ 119 \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | Network selection outputs. NSELOUTO and NSELOUT1 are controlled by the host through the corresponding bits of the SIFACL register. The value of these bits/signals can be changed only while the TI380C25 is reset. |
|  <br> SADH0 <br> SADH1 <br> SADH2 <br> SADH3 <br> SADH4 <br> SADH5 <br> SADH6 <br> SADH7 | $\begin{aligned} & \hline 97 \\ & 96 \\ & 95 \\ & 94 \\ & 93 \\ & 92 \\ & 86 \\ & 85 \end{aligned}$ | $1 / 0$ | System address/data bus-high byte (see Note 1).These lines make up the most significant byte of each address word (32-bit address bus) and data word (16-bit data bus). The most significant bit is SADH0, and the least significant bit is SADH7. <br> Address multiplexing: Bits 31-24 and bits 15-8 <br> Data multiplexing: Bits 15-8 |
| SADL7 <br> SADL0 <br> SADL1 <br> SADL2 <br> SADL3 <br> SADL4 <br> SADL5 <br> SADL6 <br> SADL7 | $\begin{aligned} & \hline 76 \\ & 75 \\ & 74 \\ & 70 \\ & 69 \\ & 68 \\ & 67 \\ & 66 \end{aligned}$ | $1 / 0$ | System address/data bus-low byte (see Note 1). These lines make up the least significant byte of each address word (32-bit address bus) and data word (16-bit data bus). The most significant bit is SADLO and the least significant bit is SADL7. <br> Address multiplexing: Bits 23-16 and bits 7-0 <br> Data multiplexing: Bits 7-0 |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
5. Pin has an expanded input voltage specification.
6. A maximum of two $\mathrm{T} \mid 380 \mathrm{C} 25$ devices can be connected to any one oscillator.

Pin Functions (Continued)

|  | NO. | $1 / 0{ }^{+}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| SALE | 64 | 0 | System address-latch enable. SALE is the enable pulse used to externally latch the 16 LSBs of the address from the SADH0 - SADH7 and SADLO - SADL7 buses at the start of the DMA cycle. Systems that implement address parity can also externally latch the parity bits (SPH and SPL) for the latched address. |
| $\overline{\text { SBBSY }}$ | 50 | 1 | System bus busy. The TI380C25 samples the value on $\overline{\text { SBBSY }}$ during arbitration (see Note 1). The sample has one of two values: <br> $H=$ Not busy. The Ti380C25 can become bus master if the grant condition is met. <br> $L=$ Busy. The Ti380C25 cannot become bus master. |
| SBCLK | 65 | 1 | System bus clock. The Ti380C25 requires SBCLK to synchronize its bus timings for all DMA transfers. Valid frequencies are $2 \mathrm{MHz}-33 \mathrm{MHz}$. |
|  |  |  | Intel Mode $\|$$\overline{\text { SBHE }}$ is used for system byte high enable. $\overline{\text { SBHE }}$ is a 3-state output driven during DMA; <br> it an input at all other times. <br> $H=$ System byte high not enabled (see Note 1) <br> $L=$ System byte high enabled |
|  | 79 | , |  SRNW is used for system read not write. SRNW serves as a control signal to indicate <br> Motorola <br> Modea read or write cycle. <br> $H=$ Read cycle (see Note 1) <br> L = Write cycle |
| $\overline{\text { SBRLS }}$ | 49 | 1 | System bus release. $\overline{\text { SBRLS }}$ indicates to the TI380C25 that a higher-priority device requires the system bus. The value on SBRLS is ignored when the TI380C25 is not perfoming DMA. SBRLS is internally synchronized to SBCLK. <br> $H=$ The Ti380C25 can hold onto the system bus (see Note 1). <br> $\mathrm{L}=$ The TI380C25 should release the system bus upon completion of current DMA cycle. If the DMA transfer is not yet complete, the SIF rearbitrates for the system bus. |
| $\overline{\text { SCS }}$ | 48 | 1 | System chip select. $\overline{\text { SCS }}$ activates the system interface of the TI380C25 for a DIO read or write. $\mathrm{H}=\text { Not selected (see Note 1) }$ $L=\text { Selected }$ |
| $\overline{\text { SDBEN }}$ | 80 | 0 | System data-bus enable. SDBEN signals to the external data buffers to begin driving data. $\overline{\text { SDBEN }}$ is activated during both DIO and DMA. <br> $H=$ Keep external data buffers in the high-impedance state <br> $\mathrm{L}=$ Cause external data buffers to begin driving data |
| SDDIR | 59 | 0 | System data direction. SDDIR provides the external data buffers with a signal indicating the direction the data is moving. During DIO writes and DMA reads, SDDIR is low (data direction is into the TI380C25). During DIO reads and DMA writes, SDDIR is high (data direction is out from the TI380C25). When the system interface is not involved in a DIO or DMA operation, SDDIR is high by default. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

Pin Functions (Continued)

| $\begin{aligned} & \text { PIN } \\ & \text { NAME } \end{aligned}$ | NO. | 1/0† | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: |
| SHLDA/SBGR | 58 | 1 | Intel Mode | SHLDA is used for system-hold acknowledge. SHLDA indicates that the system DMA hold request has been acknowledged. It is internally synchronized to SBCLK (see Note 1). <br> $H=$ Hold request acknowledged <br> $L=$ Hold request not acknowledged |
|  |  |  | Motorola Mode | $\overline{\text { SBGR }}$ is used for system bus grant. $\overline{\text { SBGR }}$ is an active-low bus grant, as defined in the standard 68xxx interface, and is internally synchronized to SBCLK (see Note 1). <br> $H=$ System bus not granted <br> $L=$ System bus granted |
| SHRQ/ $\overline{\text { SBRQ }}$ | 78 | 0 | Intel Mode | SHRQ is used for system-hold request. SHRQ is used to request control of the system bus in preparation for a DMA transfer. SHRQ is internally synchronized to SBCLK. <br> $H=$ System bus requested <br> $\mathrm{L}=$ System bus not requested |
|  |  |  | Motorola Mode | $\overline{\mathrm{SBRQ}}$ is used for system-bus request. SBRQ is used to request control of the system bus in preparation for a DMA transfer. SBRQ is internally synchronized to SBCLK. <br> $\mathrm{H}=$ System bus not requested <br> L = System bus requested |
| $\overline{\text { SIACK }}$ | 43 | 1 | System-interruptacknowledge. $\overline{\text { SIACK }}$ is from the host processorto acknowledge the interrupt request from the TI380C25. <br> $H=$ System interrupt not acknowledged (see Note 1) <br> $\mathrm{L}=$ System interrupt acknowledged: The Ti380C25 places its interrupt vector onto the system bus. |  |
| $S I / \bar{M}$ | 56 | 1 | ```System Intel/Motorola mode select. The value on \(\mathrm{SI} / \overline{\mathrm{M}}\) specifies the system-interface mode. \(H=\) Intel-compatible interface mode selected. Intel interface can be 8 -bit or 16 -bit mode (see S8/SHALT description and Note 1). \(L=\) Motorola-compatible interface mode selected. Motorola interface mode is always 16 bits.``` |  |
|  |  |  | Intel Mode | SINTR is used for system-interrupt request. TI380C25 activates SINTR to signal an interrupt request to the host processor. <br> $H=$ Interrupt request by Tl380C25 <br> $\mathrm{L}=$ No interrupt request |
| SINTR/SIRQ | 57 | 0 | Motorola Mode | $\overline{\operatorname{SIRQ}}$ is used for system-interrupt request. $\mathrm{T} \mid 380 \mathrm{C} 25$ activates $\overline{\mathrm{SIRQ}}$ to signal an interrupt request to the host processor. <br> $H=N o$ interrupt request <br> L = Interrupt request by TI380C25 |
| $\overline{\text { SOWN }}$ | 81 | 0 | System bus owned. $\overline{\text { SOWN }}$ indicates to external devices that TI380C25 has control of the system bus. $\overline{\text { SOWN }}$ drives the enable signal of the bus-transceiver chips that drive the address and bus-control signals.$\begin{aligned} & H=T 1380 \mathrm{C} 25 \text { does not have control of the system bus. } \\ & L=T 1380 \mathrm{C} 25 \text { has control of the system bus. } \end{aligned}$ |  |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

Pin Functions (Continued)

| $\begin{aligned} & \text { PIN } \\ & \text { NAME } \end{aligned}$ | NO. | $1 / 0 \dagger$ | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: |
| SPH | 84 | 1/0 | System parity high. The optional odd-parity bit for each address or data byte transmitted over SADH0-SADH7 (see Note 1). |  |
| SPL | 77 | 1/0 | System parity low. The optional odd-parity bit for each address or data byte transmitted over SADLO-SADL7 (see Note 1). |  |
| SRAS/ $\overline{\text { SAS }}$ | 60 | 1/0 | Intel Mode | SRAS is used for system memory-address strobe (see Note 7). SRAS is used to latch the $\overline{\text { SCS }}$ and SRSX - SRS2 register input signals. In a minimum-chip system, SRAS is tied to the SALE output of the system bus. The latching capability can be defeated because the internal latch for these inputs remains transparent as long as SRAS remains high. This permits SRAS to be pulled high and the signals at SCS, SRSX - SRS2, and SBHE to be applied independently of the SALE strobe from the system bus. During DMA, SRAS remains an input. $\begin{array}{\|ll} \mathrm{H} & =\text { Transparent mode } \\ \mathrm{L} & =\text { Holds latched values of } \overline{\text { SCS }}, \text { SRSX }- \text { SRS2, and } \overline{\text { SBHE }} \\ \text { Falling edge } & =\text { Latches } \overline{\text { SCS }, ~ S R S X ~}-\text { SRS2, and } \overline{\text { SBHE }} \end{array}$ |
|  |  |  | Motorola Mode | $\overline{\mathrm{SAS}}$ is used for sytem-memory address strobe (see Note 7). $\overline{\mathrm{SAS}}$ is an active-low address strobe that is an input during DIO (although ignored as an address strobe) and an output during DMA. <br> $\mathrm{H}=$ Address is not valid. <br> $L=$ Address is valid and a transfer operation is in progress. |
| $\overline{\text { SRD }} / \overline{\text { SUDS }}$ | 83 | 1/0 | Intel Mode | $\overline{\mathrm{SRD}}$ is used for system-read strobe (see Note 7). $\overline{\mathrm{SRD}}$ is the active-low strobe indicating that a read cycle is performed on the system bus. $\overline{\text { SRD }}$ is an input during DIO and an output during DMA. <br> $H=$ Read cycle is not occurring. <br> $\mathrm{L}=$ If DMA, host provides data to system bus. <br> If DIO, SIF provides data to system bus. |
|  |  |  | Motorola Mode | $\overline{\text { SUDS }}$ is used for upper-data strobe (see Note 7). $\overline{\text { SUDS }}$ is the active-low upper-data strobe. SUDS is an input during DIO and an output during DMA. <br> $H=$ Not valid data on SADH0-SADH7 lines <br> $\mathrm{L}=$ Valid data on SADH0-SADH7 lines |
| $\overline{\text { SRDY/SDTACK }}$ | 82 | 1/0 | Intel Mode | $\overline{\text { SRDY }}$ is used for system bus ready (see Note 7). $\overline{\text { SRDY }}$ indicates to the bus master that a data transfer is complete. $\overline{\text { SRDY }}$ is asynchronous but during DMA and pseudo-DMA cycles, it is internally synchronized to SBCLK. During DMA cycles, SRDY must be asserted before the falling edge of SBCLK in state T2 to prevent a wait state. $\overline{\text { SRDY }}$ is an output when the TI380C25 is selected for DIO; otherwise; it is an input. <br> $H=$ System bus is not ready. <br> $\mathrm{L}=$ Data transfer is complete; system bus is ready. |
|  |  |  | Motorola Mode | $\overline{\text { SDTACK }}$ is used for system data-transfer acknowledge (see Note 7). The purpose of SDTACK is to indicate to the bus master that a data transfer is complete. SDTACK is internally synchronized to SBCLK. During DMA cycles, SDTACK must be asserted before the falling edge of SBCLK in state T2 in order to prevent a wait state. SDTACK is an output when the TI380C25 is selected for DIO; otherwise, it is an input. <br> $H=$ System bus is not ready. <br> $L=$ Data transfer is complete; system bus is ready. |

## $\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output

NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
7. Pin should be tied to $\mathrm{V}_{\mathrm{CC}}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor.

Pin Functions (Continued)

|  | NO. | $1 / 0^{+}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| SRESET | 44 | 1 | System reset. $\overline{\text { SRESET }}$ is activated to place the TI380C25 into a known initial state. Hardware reset puts most of the TI380C25 outputs into the high-impedance state and places all blocks into the reset state. The Intel mode DMA bus-width selection (S8) is latched on the rising edge of SRESET. <br> H $\quad=$ No system reset <br> L = System reset <br> Rising edge = Latch bus width for DMA operations (for Intel-mode applications) |
|  |  |  | Intel Mode $\|$SRSX and SRSO-SRS2 are used for system-register select. These inputs select the <br> word or byte to be transferred during a system DIO access. The most significant bit is <br> SRSX and the least significant bit is SRS2 (see Note 1). <br> MSb <br> Register selected $=$ SRSX $\quad$ SRSO |
| SRSX <br> SRSO <br> SRS1 <br> SRS2/ $\overline{\text { SBERR }}$ | $\begin{aligned} & 47 \\ & 46 \\ & 45 \\ & 54 \end{aligned}$ | 1 |  |
| $\overline{\text { SWR/ }} \overline{\text { SLDS }}$ | 61 | $1 / 0$ | Intel Mode$\overline{S W R}$ is used for system-write strobe (see Note 7). $\overline{\text { SWR }}$ is an active-low write strobe <br> that is an input during DIO and an output during DMA. |
|  |  |  |   <br> Motorola <br> Mode $\overline{\text { SLDS }}$ is used for lower-data strobe (see Note 7). $\overline{\text { SLDS }}$ is an input during DIO and an <br> output during DMA. <br>  H = Not valid data on SADLO-SADL7 lines <br> L $=$ Valid data on SADLO-SADL7 lines |
| SXAL | 63 | 0 | System-extended-address latch. SXAL provides the enable pulse used to externally latch the most significant 16 bits of the 32 -bit system address during DMA. SXAL is activated prior to the first cycle of each block DMA transfer, and thereafter as necessary (whenever an increment of the DMA address counter causes a carry out of the lower 16 bits). Systems that implement parity on addresses can use SXAL to externally latch the parity bits (available on SPL and SPH) for the DMA address extension. |
| $\overline{\text { SYNCIN }}$ | 136 | 1 | Reserved. $\overline{\text { SYNCIN }}$ must be left unconnected (see Note 1). |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTES: 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
7. Pin should be tied to $V_{C C}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor.

Pin Functions (Continued)

| NAME | NO. | $110 \dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| S8/SHALT | 51 | 1 | S8 is used for system $8 / 16$-bit bus select. S8 selects the bus width used for communications through the system interface. On the rising edge of SRESET, the TI380C25 latches the DMA bus width; otherwise, the value on S 8 dynamically selects the DIO bus width. $\begin{aligned} & H=\text { Selects } 8 \text {-bit mode (see Note } 1) \\ & L=\text { Selects } 16 \text {-bit mode } \end{aligned}$ |
|  |  |  | Motorola $\overline{\text { SHALT is used for system halt/bus error retry. If SHALT is asserted along with } \overline{\text { SBERR }},}$ <br> the adapter retries the last DMA cycle. This is the rerun operation as defined in the 68xxx <br> specification. The BERETRY counter is not decremented by $\overline{\text { SBERR when }} \overline{\text { SHALT }}$ is <br> asserted (see Section 3.4.5.3 of the TMS380 Second-Generation Token Ring User's <br> Guide (SPWU005) for more information). |
| VDDL | $\begin{array}{r} 37 \\ 55 \\ 126 \end{array}$ | 1 | Positive-supply voltage for digital logic. All $\mathrm{V}_{\text {DLL }}$ pins must be attached to the common-system power-supply plane. |
| $V_{D D}$ | $\begin{array}{r} 9 \\ 34 \\ 72 \\ 89 \\ 106 \\ 137 \end{array}$ | 1 | Positive-supply voltage for output buffers. All $V_{D D}$ pins must be attached to the common-system power-supply plane. |
| VSSC | $\begin{array}{r} 39 \\ 87 \\ 117 \\ 144 \end{array}$ | 1 | Ground reference for output buffers (clean ground). All VSSC pins must be attached to the common-system ground plane. |
| VSSL | $\begin{array}{r} \hline 2 \\ 52 \\ 53 \\ 73 \\ 36 \\ 108 \\ 128 \\ 129 \end{array}$ | 1 | Ground reference for digital logic. All V SSLpins mustbeattached to the common-systemground plane. |
| VSS | 11 19 62 91 134 | 1 | Ground connections for output buffers. All VSS pins must be attached to system ground plane. |
| NC | 1 10 35 71 88 90 107 109 |  | These pins should be left unconnected. |

[^4]INSTRUMENTS

## Pin Functions (Continued)

Token-Ring Media Interface

| NAME | NO. | I/Ot | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \frac{\text { DRVR }}{\text { DRVR }} \end{array}$ | $\begin{aligned} & 115 \\ & 114 \end{aligned}$ | 0 | Differential-driver data output. DRVR and DRVR are the differential outputs that send the TI380C25 transmit data to the TMS38054 for driving onto the ring-transmit-signal pair. |
| FRAQ | 111 | 0 | Frequency-acquisition control. FRAQ determines the use of frequency- or phase-acquisition mode in the TMS38054. <br> $H=$ Wide range. Frequency centering to PXTALIN by TMS38054. <br> $L=$ Narrow range. Phase lock onto the incoming data (RCVINA and RCVINB) by the TMS38054. |
| $\overline{\text { NSRT }}$ | 112 | 0 | Insert-control signal to the TMS38054. $\overline{\text { NSRT }}$ enables the phantom-driver outputs (PHOUTA and PHOUTB) of the TMS38054, through the watchdog timer, for insertion onto the token ring. |
| PXTALIN | 118 | 1 | Ring-interface clock-frequency control (see Note 5). At 16-Mbps ring speed, PXTALIN must be supplied a $32-\mathrm{MHz}$ signal. At 4-Mbps ring speed, PXTALIN must be 8 MHz and can be the output from OSCOUT. |
| RCLK | 120 | 1 | Ring-interface recovered clock (see Note 5). RCLK is the clock recovered by the TMS38054 from the token-ring received data. For $16-\mathrm{Mbps}$ operation, RCLK is a $32-\mathrm{MHz}$ clock; for $4-\mathrm{Mbps}$ operation, RCLK is an 8-MHz clock. |
| RCVR | 121 | 1 | Ring-interface received data (see Note 5). RCVR contains the data received by the TMS38054 from the token ring. |
| $\overline{\text { REDY }}$ | 110 | 1 | Ring-interface ready. $\overline{\text { REDY }}$ indicates the presence of received data as monitored by the TMS38054 energy-detect capacitor. $\begin{aligned} & H=\text { Not ready. Ignore received data. } \\ & L=\text { Ready. Received data. } \end{aligned}$ |
| $\overline{\text { WFLT }}$ | 113 | 1 | Wire-fault detect. $\overline{\text { WFLT }}$ is an input to the TI380C25 driven by the TMS38054. $\overline{\text { WFLT }}$ indicates a current imbalance of the TMS38054 PHOUTA and PHOUTB pins. <br> $H=N o$ wire fault detected <br> L = Wire fault detected |
| $\overline{\text { WRAP }}$ | 116 | 0 | Internal wrap select. $\overline{\text { WRAP }}$ is an output from the $\mathrm{T} / 380 \mathrm{C} 25$ to the ring interface to activate an internal attenuated feedback path from the transmitted data (DRVR) to receive data (RCVR) signals for bring-up diagnostic testing. When active, the TMS38054 also cuts off the current drive to the transmission pair. <br> $H=$ Normal ring operation <br> $L=$ Transmit data drives receive data (loopback). |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTE 5: Pin has an expanded input-voltage specification.

## Pin Functions (Continued)

Token-Ring Media Interface

|  | NO. | $1 / 0{ }^{\circ}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| TESTO TEST1 TEST2 | $\begin{aligned} & 103 \\ & 102 \\ & 101 \end{aligned}$ | 1 | Network select inputs. TESTO-TEST2 are used to select the network speed and type to be used by the TI380C25. These inputs should be changed only during adapter reset. Connect TEST2 to VDDL• |
| TEST3 TEST4 TEST5 | $\begin{array}{r} 100 \\ 99 \\ 98 \end{array}$ | 1 | Test inputs. TEST3-TEST5 should be left unconnected (see Note 1). Module-in-place test mode is achieved by tying TEST3 and TEST4 to ground. In this mode, all TI380C25 outputs are in the high-impedance state. Internal pullups on all TI380C25 inputs are disabled (except TEST3-TEST5). |
| XFAIL | 104 | 1 | External fail-to-match signal. An enhanced-address-copy-option (EACO) device uses XFAIL to indicate to the TI 380 C 25 that it should not copy the frame nor set the ARI/FCI bits in a token-ring frame due to an external address match. The ARI/FCI bits in a token-ring frame can be set due to an internal address-matched frame. If an EACO device is not used, XFAIL must be left unconnected. XFAIL is ignored wher CAF mode is enabled [see table in XMATCH description (see Note 1)]. <br> $H=$ No address match by external address checker <br> $L=$ External address-checker-armed state |
| XMATCH | 105 | 1 | External match signal. An enhanced-address-copy-option (EACO) device uses XMATCH to indicate to the TI380C25 to copy the frame and set the ARI/FCI bits in a token-ring frame. If an EACO device is not used, XMATCH must be left unconnected. XMATCH is ignored when CAF mode is enabled (see Note 1). <br> $H$ = Address match recognized by external address checker <br> $L=$ External address-checker-armed state |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

INSTRUMENTS

## architecture

The major blocks of the TI380C25 include the communications processor (CP), system interface (SIF), memory interface (MIF), protocol handler (PH), clock generator (CG), and adapter-support function (ASF). The functionality of each block is described in the following sections.

## communications processor (CP)

The CP performs the control and monitoring of the other functional blocks in the TI380C25. The control and monitoring protocols are specified by the software (downloaded or ROM based) in local memory. Available protocols include:

- Media access control (MAC) software
- Logical link control (LLC) software
- Copy all frames (CAF) software

The CP is a proprietary 16 -bit central processing unit (CPU) with data cache and a single prefetch pipe for pipelining of instructions. These features enhance the TI380C25 maximum performance capability to about 8 million instructions per second (MIPS) with an average of about 5 MIPS.

## system interface (SIF)

The SIF performs the interfacing of the LAN subsystem to the host system. This interface may require additional logic depending on the application. The system interface can transfer information/data using any of these three methods:

- Direct memory access (DMA)
- Direct input/output (DIO)
- Pseudo-direct memory access (PDMA)

DMA (or PDMA) is used to transfer all data to/from host memory from/to local memory. The main uses of DIO are for loading the software to local memory and for initializing the TI380C25. DIO also allows command/status interrupts to occur to and from the TI 380 C 25 .
The system interface can be hardware selected for either of two modes by use of $\mathrm{SI} / \overline{\mathrm{M}}$. The mode selected determines the memory organizations and control signals used. These modes are as follows:

- The Intel $80 \times 8 x$ families: 8 -, 16-, and 32 -bit bus devices
- The Motorola 68xxx microprocessor family: 16-and 32-bit bus devices

The system interface supports host-system memory addressing up to 32 bits (32-bit reach into the host-system memory). This allows greater flexibility in using/accessing host-system memory. System designers can customize the system interface to their particular bus by using one of the following:

- Programmable burst transfers or cycle-steal DMA operations
- Optional parity protection

These features are implemented in hardware to reduce system overhead, facilitate automatic rearbitration of the bus after a burst, or repeat a cycle when errors occur (parity or bus). Bus retries are also supported.
The system-interface hardware also includes features to enhance the integrity of the T 380 C 25 and the data. These features include the following:

- Always internally maintain odd-byte parity regardless of parity being disabled
- Monitor for the presence of a clock failure
- Can switch SIF speeds from 2 MHz to 33 MHz

On every cycle, the system interface compares all the system clocks to a reference clock. If any of the clocks become invalid, the TI380C25 enters the slow-clock mode, which prevents latch-up of the TI380C25. If the SBCLK is invalid, any DMA cycle is terminated immediately; otherwise, the DMA cycle is completed and the TI380C25 is placed in slow-clock mode.

## system interface (SIF) (continued)

When the TI380C25 enters the slow-clock mode, the clock that failed is replaced by a slow free-running clock and the device is placed into a low-power reset state. When the failed clock(s) return to valid operation, the TI380C25 must be reinitialized.

For DMA with a 16-MHz clock, a continuous transfer rate of 64 megabits per second ( 8 Mbps ) can be obtained. For DMA with a $25-\mathrm{MHz}$ clock, a continuous transfer rate of 96 megabits per second ( 12 Mbps ) can be obtained. For DMA with a $33-\mathrm{MHz}$ clock, a continuous transfer rate of 128 megabits per second ( 16 Mbps ) can be obtained. For 8 -bit and 16 -bit pseudo-DMA, the following data rates can be obtained:

| LOCAL BUS SPEED | 8-BIT PDMA | 16-BIT PDMA |
| :---: | :---: | :---: |
| 4 MHz | 48 Mbps | 64 Mbps |
| 6 MHz | 72 Mbps | 96 Mbps |

Since the main purpose of DIO is for downloading and initialization, the DIO transfer rate is not a significant issue.

## memory interface (MIF)

The MIF performs the memory management to allow the TI380C25 to address 2 M bytes in local memory. Hardware in the MIF allows the TI380C25 to be directly connected to DRAMs without additional circuitry. This glueless-DRAM connection includes the DRAM refresh controller. The MIF also handles all internal bus arbitration between these blocks. When required, the MIF then arbitrates for the external bus.
The MIF is responsible for the memory mapping of the CPU of a task. The memory maps of DRAMs, EPROMs, burned-in addresses (BIA), and external devices are appropriately addressed when required by the system interface, protocol handler, or for a DMA transfer.

The memory interface is capable of a $64-\mathrm{Mbps}$ continuous transfer rate when using a $4-\mathrm{MHz}$ local bus ( $64-\mathrm{MHz}$ device crystal) and a $96-\mathrm{Mbps}$ continuous transfer rate when using a $6-\mathrm{MHz}$ local bus.

## protocol handler ( PH )

The PH performs the hardware-based real-time protocol functions for a token-ring LAN. Network type is determined by TESTO-TEST2. Token-ring network is determined by software and can be either 16 Mbps or 4 Mbps . These speeds are not fixed by the hardware but by the software.

The PH converts the parallel-transmit data to serial-network data of the appropriate coding and converts the received serial data to parallel data. The PH data-management state machines direct the transmission/reception of data to / from local memory through the MIF. The PH buffer-management state machines automatically oversee this process, directly sending/receiving linked lists of frames without CPU intervention.

The protocol handler contains many state machines that provide the following features:

- Transmit and receive frames
- Capture tokens
- Provide token-priority controls
- Manage the TI380C25 buffer memory
- Provide frame-address recognition (group, specific, functional, and multicast)
- Provide internal parity protection
- Control and verify the PHY-layer circuitry-interface signals

Integrity of the transmitted and received data is assured by cyclic redundancy checks (CRC), detection of network data violations, and parity on internal data paths. All data paths and registers are optionally parity protected to assure functional integrity.

## adapter-support function (ASF)

The ASF performs support functions not contained in the other blocks. The support functions are:

- The TI380C25 base timer
- Identification, management, and service of internal and external interrupts
- Test-pin mode control, including the unit-in-place mode for board testing
- Illegal state check (checks for illegal states such as parity and illegal opcodes)


## clock generator (CG)

The CG performs the generation of all the internal clocks required by the other functional blocks, including the local memory-bus clocks (MBCLK1, MBCLK2). The CG also generates the reference timer used to sample all input clocks (SBCLK, OSCIN, RCLK, and PXTALIN). If no transition is detected within the period of the reference timer on any input clock signal, the CG places the TI380C25 into slow-clock mode. The frequency of the reference timer is in the range of $10 \mathrm{kHz}-100 \mathrm{kHz}$.

## user-accessible hardware registers and TI380C25 internal pointers

The following tables show how to access internal data via pointers and how to address the registers in the host interface. The SIFACL register, which directly controls device operation, is described in detail. The adapter-internal pointers table on the following page is defined only after TI380C25 initialization and until the OPEN command is issued. These pointers are defined by the TI380C25 software (microcode), and this table describes the release 2.x of the TI380C25 software.

## Adapter-Internal Pointers for Token Ring $\dagger$

| ADDRESS | DESCRIPTION |
| :---: | :---: |
| >00.FFF8 $\ddagger$ | Pointer to software raw microcode level in chapter 0 |
| >00.FFFA $\ddagger$ | Pointer to starting location of copyright notices. Copyright notices are separated by a $>0 \mathrm{~A}$ character and terminated by a>00 character in chapter 0 . |
| >01.0A00 | Pointer to burned-in address in chapter 1 |
| >01.0A02 | Pointer to software level in chapter 1 |
| >01.0A04 | Pointer to T 380 C 25 addresses in chapter 1: <br> Pointer + 0 node address <br> Pointer +6 group address <br> Pointer + 10 functional address |
| >01.0A06 | Pointer to TI380C25 parameters in chapter 1: <br> Pointer +0 physical-drop number <br> Pointer +4 upstream neighbor address <br> Pointer +10 upstream physical-drop number <br> Pointer +14 last ring-poll address <br> Pointer +20 reserved <br> Pointer +22 transmit access priority <br> Pointer +24 source class authorization <br> Pointer + 26 last attention code <br> Pointer +28 source address of the last received frame <br> Pointer + 34 last beacon type <br> Pointer + 36 last major vector <br> Pointer +38 ring status <br> Pointer +40 soft-error timer value <br> Pointer +42 ring-interface error counter <br> Pointer +44 local ring number <br> Pointer +46 monitor error code <br> Pointer + 48 last beacon-transmit type <br> Pointer +50 last beacon-receive type <br> Pointer +52 last MAC-frame correlator <br> Pointer + 54 last beaconing-station UNA <br> Pointer +60 reserved <br> Pointer +64 last beaconing-station physical-drop number |
| >01.0A08 | Pointer to MAC buffer (a special buffer used by the software to transmit adapter-generated MAC frames) in chapter 1 |
| >01.0A0A | Pointer to LLC counters in chapter 1: <br> Pointer + 0 MAX_SAPs <br> Pointer + 1 open SAPs <br> Pointer + 2 MAX_STATIONs <br> Pointer +3 open stations <br> Pointer +4 available stations <br> Pointer +5 reserved |
| >01.0A0C | Pointer to 4-/16-Mbps word flag. If zero, the adapter is set to run at 4 Mbps . If nonzero, the adapter is set to run at 16 Mbps . |
| $>01.0 \mathrm{AOE}$ | Pointer to total TI380C25 RAM found in 1 K bytes in RAM allocation test in chapter 1. |

$\dagger$ This table describes the pointers for release 2.x of the TI380C25 software.
$\ddagger$ This address valid only for microcode release 2.x

User-Access Hardware Registers

| 80x8x 16-BIT MODE: (SI/ $\overline{\mathrm{M}}=1, \mathrm{S8} / \overline{\text { SHALT }}=0$ ) $\dagger$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TRAN |  | $\begin{gathered} \text { NORMAL MODE } \\ \overline{\text { SBHE }}=0 \\ \text { SRS2 }=0 \end{gathered}$ |  | $\begin{aligned} & \text { PSEUDO-DMA MODE ACTIVE } \\ & \overline{\text { SBHE }}=0 \\ & \text { SRS2 }=0 \end{aligned}$ |  |
|  | TRAN |  | $\begin{aligned} & \overline{\text { SBHE }}=0 \\ & \text { SRS2 }=1 \end{aligned}$ | $\begin{aligned} & \overline{\text { SBHE }}=1 \\ & \text { SRS2 }=0 \end{aligned}$ | $\begin{aligned} & \overline{\text { SBHE }}=0 \\ & \text { SRS2 }=1 \end{aligned}$ | $\begin{aligned} & \hline \overline{\text { SBHE }}=1 \\ & \text { SRS2 }=0 \end{aligned}$ |
| SRSX | SRSO | SRS1 |  |  |  |  |
| 0 | 0 | 0 | SIFDAT MSB | SIFDAT LSB | SDMADAT MSB | SDMADAT LSB |
| 0 | 0 | 1 | SIFDAT / INC MSB | SIFDAT / INC LSB | DMALEN MSB | DMALEN LSB |
| 0 | 1 | 0 | SIFADR MSB | SIFADR LSB | SDMAADR MSB | SDMAADR LSB |
| 0 | 1 | 1 | SIFCMD | SIFSTS | SDMAADX MSB | SDMAADX LSB |
| 1 | 0 | 0 | SIFACL MSB | SIFACL LSB | SIFACL MSB | SIFACL LSB |
| 1 | 0 | 1 | SIFADR MSB | SIFADR LSB | SIFADR MSB | SIFADR LSB |
| 1 | 1 | 0 | SIFADX MSB | SIFADX LSB | SIFADX MSB | SIFADX LSB |
| 1 | 1 | 1 | DMALEN MSB | DMALEN LSB | DMALEN MSB | DMALEN LSB |

$\dagger \overline{\text { SBHE }}=1$ and SRS2 $=1$ are not defined

| $80 \times 8 \times 8$-BIT MODE: (SI/ $/ \overline{\text { M }}=1$, S8/SHALT $=1$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SRSX | SRS0 | SRS1 | SRS2 | $\begin{gathered} \hline \text { NORMAL MODE } \\ \overline{\text { SBHE }}=\mathrm{X} \end{gathered}$ | $\begin{gathered} \text { PSEUDO-DMA MODE ACTIVE } \\ \overline{\text { SBHE }}=\mathrm{X} \end{gathered}$ |
| 0 | 0 | 0 | 0 | SIFDAT LSB | SDMADAT LSB |
| 0 | 0 | 0 | 1 | SIFDAT MSB | SDMADAT MSB |
| 0 | 0 | 1 | 0 | SIFDAT/INC LSB | DMALEN LSB |
| 0 | 0 | 1 | 1 | SIFDAT/INC MSB | DMALEN MSB |
| 0 | 1 | 0 | 0 | SIFADR LSB | SDMAADR LSB |
| 0 | 1 | 0 | 1 | SIFADR MSB | SDMAADR MSB |
| 0 | 1 | 1 | 0 | SIFSTS | SDMAADX LSB |
| 0 | 1 | 1 | 1 | SIFCMD | SDMAADX MSB |
| 1 | 0 | 0 | 0 | SIFACL LSB | SIFACL LSB |
| 1 | 0 | 0 | 1 | SIFACL MSB | SIFACL MSB |
| 1 | 0 | 1 | 0 | SIFADR LSB | SIFADR LSB |
| 1 | 0 | 1 | 1 | SIFADR MSB | SIFADR MSB |
| 1 | 1 | 0 | 0 | SIFADX LSB | SIFADX LSB |
| , | 1 | 0 | 1 | SIFADX MSB | SIFADX MSB |
| 1 | 1 | , | 0 | DMALEN LSB | DMALEN LSB |
| 1 | 1 | 1 | 1 | DMALEN MSB | DMALEN MSB |


| 68xxx MODE: (SI/M $=0)^{\ddagger}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TRAN |  | $\begin{aligned} & \text { NORMAL MODE } \\ & \text { SUDS }=0 \\ & \text { SLDS }=0 \end{aligned}$ |  | $\begin{aligned} & \text { PSEUDO-DMA MODE ACTIVE } \\ & \begin{array}{c} \text { SUDS } \end{array}=0 \\ & \text { SLDS }=0 \end{aligned}$ |  |
|  | TRAN |  | $\begin{aligned} & \overline{\text { SUDS }}=0 \\ & \overline{\text { SLDS }}=1 \end{aligned}$ | $\begin{aligned} & \overline{\text { SUDS }}=1 \\ & \overline{\text { SLDS }}=0 \end{aligned}$ | $\begin{aligned} & \overline{\overline{\text { SUDS }}=0} \\ & \text { SLDS }=1 \end{aligned}$ | $\begin{aligned} & \overline{\text { SUDS }}=1 \\ & \text { SLDS }=0 \end{aligned}$ |
| SRSX | SRSO | SRS1 |  |  |  |  |
| 0 | 0 | 0 | SIFDAT MSB | SIFDAT LSB | SDMADAT MSB | SDMADAT LSB |
| 0 | 0 | 1 | SIFDAT/INC MSB | SIFDAT/INC LSB | DMALEN MSB | DMALEN LSB |
| 0 | 1 | 0 | SIFADR MSB | SIFADR LSB | SDMAADR MSB | SDMAADR LSB |
| 0 | 1 | 1 | SIFCMD | SIFSTS | SDMAADX MSB | SDMAADX LSB |
| 1 | 0 | 0 | SIFACL MSB | SIFACL LSB | SIFACL MSB | SIFACL LSB |
| 1 | 0 | 1 | SIFADR MSB | SIFADR LSB | SIFADR MSB | SIFADR LSB |
| 1 | 1 | 0 | SIFADX MSB | SIFADX LSB | SIFADX MSB | SIFADX LSB |
| 1 | 1 | 1 | DMALEN MSB | DMALEN LSB | DMALEN MSB | DMALEN LSB |

[^5]
## SIF adapter-control register (SIFACL)

The SIFACL register allows the host processor to control and to some extent reconfigure the TI 380 C 25 under software control.

SIFACL Register


Legend:
$R=$ Read
$W=$ Write
$\mathrm{P}=$ Write during ARESET $=1$ only
$S=$ Set only
$-n=$ Value after reset
$\mathrm{b}=$ Value on BTSTRP
$\mathrm{p}=$ Value on PRTYEN
$\mathrm{u}=$ Indeterminate
Bits 0-2: Value on TESTO and TEST2 pins
These bits are read only and always reflect the value on the corresponding device pins. This allows the host S/W to determine speed configuration. If the network speed and type are software configurable, these bits can be used to determine which configurations are supported by the network hardware.

| TESTO | TEST1 | TEST2 | Description |
| :---: | :---: | :---: | :--- |
|  |  |  |  |
| L | NC | $H$ | 16-Mbps token ring |
| $H$ | NC | $H$ | 4-Mbps token ring |
| X | $X$ | L | Reserved |

Bit 3: Reserved. Read data is indeterminate.
Bit 4: SWHLDA - Software Hold Acknowledge
This bit allows the function of SHLDA/ $\overline{\mathrm{SBGR}}$ to be emulated from software control for pseudo-DMA mode.

| PSDMAEN | SWHLDA | SWHRQ | RESULT |
| :---: | :---: | :---: | :--- |
| $0 \dagger$ | X | X | SWHLDA value in the SIFACL register cannot be set to a one. |
| $1 \dagger$ | 0 | 0 | No pseudo-DMA request pending |
| $1 \dagger$ | 0 | 1 | Indicates a pseudo-DMA request interrupt |
| $1 \dagger$ | 1 | X | Pseudo-DMA process in progress |

$\dagger$ The value on SHLDA / $\overline{\text { SBGR }}$ is ignored.

## Bit 5: $\quad$ SWDDIR — Current SDDIR Signal Value

This bit contains the current value of the pseudo-DMA direction. This enables the host to easily determine the direction of DMA transfers, which allows system DMA to be controlled by system software.
$0=$ Pseudo DMA from host system to TI380C25
1 = Pseudo DMA from Tl380C25 to host system

Bit 6: $\quad$ SWHRQ — Current SHRQ Signal Value
This bit contains the current value on SHRQ/SBRQ when in Intel mode, and the inverse of the value on SHRQ/SBRQ when in Motorola mode. This enables the host to easily determine if a pseudo-DMA transfer is requested.

$$
\text { INTEL MODE }(\mathrm{SI} / \overline{\mathrm{M}}=\mathrm{H}) \quad \text { MOTOROLA MODE }(\mathrm{SI} / \overline{\mathrm{M}}=\mathrm{L})
$$

0 = System bus not requested System bus not requested
1 = System bus requested System bus requested

## Bit 7: PSDMAEN - Pseudo-System-DMA Enable

This bit enables pseudo-DMA operation.
$0=$ Normal bus-master DMA operation is possible.
1 = Pseudo-DMA operation selected. Operation dependent on the values of the SWHLDA and SWHRQ bits in the SIFACL register.

## Bit 8: $\quad$ ARESET — Adapter Reset

This bit is a hardware reset of the TI380C25. This bit has the same effect as SRESET except that the DIO interface to the SIFACL register is maintained. This bit is set to 1 if a clock failure is detected (OSCIN, PXTALIN, RCLK, or SBCLK not valid).
$0=$ The TI380C25 operates normally.
$1=$ The TI380C25 is held in the reset condition.
Bit 9: $\quad$ CPHALT - Communications-Processor Halt
This bit controls the TI380C25 processor access to the internal Ti380C25 buses. This prevents the $T I 380 \mathrm{C} 25$ from executing instructions before the microcode has been downloaded.
$0=$ The TI380C25 processor can access the internal TI380C25 buses.
$1=$ The TI380C25 processor is prevented from accessing the internal adapter buses.
Bit 10: BOOT - Bootstrap CP Code
This bit indicates whether the memory in chapters 0 and 31 of the local-memory space is RAM or ROM/PROM/EPROM. This bit controls the operation of MCAS and MROMEN.
$0=$ ROM/PROM/EPROM memory in chapters 0 and 31
$1=$ RAM memory in chapters 0 and 31

## Bit 11: LBP - Local-Bus Priority

This bit controls the priority levels of devices on the local bus.
$0=$ No external devices (such as TI380FPA) are used with the TI380C25.
$1=$ An external device (such as TI380FPA) is used with the TI380C25. This allows the external bus master to operate at the necessary priorities on the local bus.
If the system uses the TMS380SRA only, the bit must be set to 0 . If the system uses both the TMS380SRA and the TI380FPA, the bit must be set to 1 .

Blt 12: SINTEN — System-Interrupt Enable
This bit allows the host processor to enable or disable system-interrupt requests from the TI380C25. The system-interrupt request from the TI380C25 is on SINTR/SIRQ. The following equation shows how SINTR/SIRQ is driven. The table also explains the results of the states.
SINTR/SIRQ $=($ PSDMAEN * SWHRQ * !SWHLDA) $+($ SINTEN * SYSTEM_INTERRUPT)

| PSDMAEN | SWHRQ | SWHLDA | SINTEN | SYSTEM <br> INTERRUPT <br> (SIFSTS <br> REGISTER) | RESULT |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $1 \dagger$ | 1 | 1 | X | X | Pseudo DMA is active. |
| $1 \dagger$ | 1 | 0 | X | X | The TI380C25 generated a system interrupt for a pseudo DMA. |
| $1 \dagger$ | 0 | 0 | X | X | Not a pseudo-DMA interrupt |
| X | X | X | 1 | 1 | The TI380C25 generates a system interrupt. |
| 0 | X | X | 1 | 0 | The TI380C25 does not generate a system interrupt. |
| 0 | X | X | 0 | X | The TI380C25 cannot generate a system interrupt. |

$\dagger$ The value on SHLDA / $\overline{\text { SBGR }}$ is ignored.
Bit 13: PEN - Parity Enable
This bit determines whether data transfers within the TI380C25 are checked for parity.
$0=$ Data transfers are not checked for parity.
1 = Data transfers are checked for correct odd parity.
Bit 14-15: NSELOUTO, NSELOUTO 1 - Network-Selection Outputs
The values in these bits control NSELOUTO and NSELOUT1. These bits can be modified only while the ARESET bit is set.
These bits can be used to software configure a TI380C25 as follows: NSELOUTO should be connected to TESTO (TEST1 should be left unconnected and TEST2 should be tied high). NSELOUT0 and NSELOUT1 are used to select network speed as shown below:

| NSELOUTO | NSELOUT1 | SELECTION |
| :---: | :---: | :--- |
| 0 | 0 | Reserved |
| 0 | 1 | 16-Mbps token ring |
| 1 | 0 | Reserved |
| 1 | 1 | $4-M b p s$ token ring |

At power up, these bits are set corresponding to $16-\mathrm{Mbps}$ token ring (NSELOUT1 $=1$, NSELOUTO = 0).

## SIFACL control for pseudo-DMA operation

Pseudo DMA is software controlled by the use of five bits in the SIFACL register. The logic model for the SIFACL register control of pseudo-DMA operation is shown in Figure 2.


Figure 2. Pseudo-DMA Logic Related to SIFACL Bits

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage range, $\mathrm{V}_{\mathrm{l}}$ (see Note 8) .............................................................. -0.3 V to 20 V
Output voltage range ........................................................................... 2 V to 7 V
Power dissipation .................................................................................... 0.9 W

Storage temperature range ................................................................... $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 8: Voltage values are with respect to VSS.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{S S}$ | Supply voltage (see Note 9) |  | 0 | 0 | 0 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | TTL-level signal | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  | OSCIN | 2.4 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  |  | RCLK, PXTALIN, RCVR | 2.6 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage, TTL-level signal (see Note 10) |  | -0.3 |  | 0.8 | V |
| IOH | High-level output current |  |  |  | -400 | $\mu \mathrm{A}$ |
| IOL | High-level output current (see Note 11) |  |  |  | 2 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Operating case temperature |  |  |  | 100 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 9. All $\mathrm{V}_{\text {SS }}$ pins should be routed to minimize inductance to system ground.
10. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
11. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS $\ddagger$ |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | High-level output voltage, TTL-level signal (see Note 12) | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{IOH}^{\mathrm{O}}$ = MAX | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage, TTL-level signal | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{IOL}=\mathrm{MAX}$ |  |  | 0.6 | V |
| 10 | High-impedance output current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 |  |
| 1 | Input current, any input or input / output | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$ |  |  |  | 160 | mA |
| ISCM | Supply current, slow-clock mode | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 3 |  | mA |
| $\mathrm{C}_{i}$ | Input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  |  | 15 | pF |
| $\mathrm{C}_{0}$ | Output capacitance, any output or input/output | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  |  | 15 | pF |

$\ddagger$ For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions.
NOTE 12: The following signals require an external pullup resistor: SRAS/ $\overline{\mathrm{SAS}}, \overline{\mathrm{SRDY}} / \overline{\mathrm{SDTACK}}, \overline{\mathrm{SRD}} / \overline{\mathrm{SUDS}}, \overline{\mathrm{SWR}} / \overline{\mathrm{SLDS}}$, EXTINTO-EXTINT3, and MBRQ.

## PARAMETER MEASUREMENT INFORMATION

## timing parameters

The timing parameters for all the signals of the Ti380C25 are shown in the following tables and are illustrated in the accompanying figures. The purpose of these figures and tables is to quantify the timing relationships among the various signals. The parameters are numbered for convenience.

## static signals

The following table lists signals that are not allowed to change dynamically and therefore have no timing associated with them. They should be strapped high, low, or left unconnected as required.

| SIGNAL | FUNCTION |
| :--- | :--- |
| SI/产 | Host-processor select (Intel/Motorola) |
| CLKDIV | Reserved |
| BTSTRP | Default-bootstrap mode (RAM/ROM) |
| PRTYEN | Default-parity select (enabled/disabled) |
| TEST0 | Test terminal indicates network type |
| TEST1 | NC |
| TEST2 | Test terminal indicates network type |
| TEST3 | Test terminal for TI manufacturing test $\dagger$ |
| TEST4 | Test terminal for TI manufacturing test $\dagger$ |
| TEST5 | Test terminal for TI manufacturing test $\dagger$ |

$\dagger$ For unit-in-place test

## timing parameter symbology

Some timing parameter symbols have been created in accordance with JEDEC Standard 100-A. In order to shorten the symbols, some of the signal names and other related terminology have been abbreviated as shown below:

| DR | DRVR | RS | $\overline{\text { SRESET }}$ |
| :--- | :--- | :--- | :--- |
| DRN | $\overline{\text { DRVR }}$ | VDD | $V_{D D L, ~ V D D ~}^{\prime}$ |
| OSC | OSCIN |  |  |
| SCK | SBCLK |  |  |

Lower case subscripts are defined as follows:

| c | cycle time | r | rise time |
| :--- | :--- | :---: | :--- |
| d | delay time | sk | skew |
| h | hold time | su | setup time |
| w | pulse duration (width) |  | $t$ |

The following additional letters and phrases are defined as follows:

| H | High | Z | High impedance |
| :--- | :--- | :---: | :--- |
| L | Low | Falling edge | No longer high |
| V | Valid | Rising edge | No longer low |

## PARAMETER MEASUREMENT INFORMATION

Outputs are driven to a minimum high-logic level of 2.4 V and to a maximum low-logic level of 0.6 V . These levels are compatible with TTL devices.

Output transition times are specified as follows: For a high-to-low transition on either an input or output signal, the level at which the signal is said to be no longer high is 2 V and the level at which the signal is said to be low is 0.8 V . For a low-to-high transition, the level at which the signal is said to be no longer low is 0.8 V and the level at which the signal is said to be high is 2 V , as shown below.

The rise and fall times are not specified but are assumed to be those of standard TTL devices, which are typically 1.5 ns.


## test measurement

The test-load circuit shown in Figure 3 represents the programmable load of the tester pin electronics that are used to verify timing parameters of TI380C25 output signals.


Where: lOL $\quad=2 \mathrm{~mA}$, dc-level verification (all outputs)
$\mathrm{lOH}=400 \mu \mathrm{~A}$ (all outputs)
V LOAD $=1.5 \mathrm{~V}$, typical dc-level verification or 0.7 V , typical timing verification
$\mathrm{C}_{\mathbf{T}} \quad=\mathbf{6 5} \mathrm{pF}$, typical load-circuit capacitance
Figure 3. Test-Load Circuit
power up, SBCLK, OSCIN, MBCLK1, MBCLK2, $\overline{\text { SYNCIN, and SRESET timing }}$

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ If parameter 101 or 102 cannot be met, parameter 117 must be extended by the larger difference: real value of parameter 101 or 102 minus the max value listed.
NOTES: 13. SBCLK can be any value between 2 MHz to 33 MHz . This data sheet describes the system interface (SIF) timing parameters for the case of SBCLK at 25 MHz and at 33 MHz .
14. The value of OSCIN can be $64 \mathrm{MHz} \pm 1 \%, 32 \mathrm{MHz} \pm 1 \%$, or $48 \mathrm{MHz} \pm 1 \%$. If OSCIN is used to generate PXTALIN, the OSCIN tolerance must be $\pm 0.01 \%$.
15. This is to assure $a \pm 5 \%$ duty-cycle crystal, provided that $O S C I N$ meets the recommended operating conditions for $V_{I H}$ and $V_{I L}$.


NOTE A: In order to represent the information in one illustration, nonactual phase and timebase characteristics are shown. Refer to specified parameters for precise information.
Figure 4. Timing for Power Up, System Clocks, $\overline{\text { SYNCIN, }}$, and $\overline{\text { SRESET }}$

## memory-bus timing: local-memory clocks, $\overline{\text { MAL }}, \overline{M R O M E N}, \overline{M B I A E N}, \overline{\text { NMI }}, \overline{M R E S E T}$, and ADDRESS

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Period of MBCLK1 and MBCLK2 | ${ }^{4} \mathrm{M}$ |  | ns |
| 2 | Pulse duration, clock high | ${ }^{2} \mathrm{~m}_{\mathrm{M}}$-9 |  | ns |
| 3 | Pulse duration, clock low | $2 t_{M}-9$ |  | ns |
| 4 | Hold time, MBCLK2 low after MBCLK1 high | $\mathrm{t}_{\mathrm{M}}{ }^{-9}$ |  | ns |
| 5 | Hold time, MBCLK1 high after MBCLK2 high | $\mathrm{t}^{\text {- }}$-9 |  | ns |
| 6 | Hold time, MBCLK2 high after MBCLK1 low | ${ }_{\text {t }}{ }^{-9}$ |  | ns |
| 7 | Hold time, MBCLK1 low after MBCLK2 low | $\mathrm{t}_{\mathrm{M}}$-9 |  | ns |
| 8 | Setup time, address/enable on MAXO, MAX2, and MROMEN before MBCLK1 no longer high | $t_{M}{ }^{-9}$ |  | ns |
| 9 | Setup time, row address on MADLO-MADL7, MAXPH, and MAXPL before MBCLK1 no longer high | ${ }_{\text {m }}{ }^{-14}$ |  | ns |
| 10 | Setup time, address on MADH0-MADH7 before MBCLK1 no longer high | ${ }_{\text {m }}$-14 |  | ns |
| 11 | Setup time, $\overline{\text { MAL }}$ high before MBCLK1 no longer high | 13 |  | ns |
| 12 | Setup time, address on MAXO, MAX2, and MROMEN before MBCLK1 no longer low | $0.5 \mathrm{~m}_{\mathrm{M}}-9$ |  | ns |
| 13 | Setup time, column address on MADLO-MADL7, MAXPH, and MAXPL before MBCLK1 no longer low | 0.54 $\mathrm{M}^{-9}$ |  | ns |
| 14 | Setup time, status on MADH0-MADH7 before MBCLK1 no longer low | $0.5 \mathrm{~m}_{\mathrm{M}}-9$ |  | ns |
| 120 | Setup time, $\overline{\text { NMI }}$ valid before MBCLK1 low | 30 |  | ns |
| 121 | Hold time, त̄NM valid after MBCLK1 low | 0 |  | ns |
| 126 | Delay time, MBCLK1 no longer low to MRESET valid | 0 | 20 | ns |
| 129 | Hold time, column address/status after MBCLK1 no longer low | ${ }_{\text {t }}$ - ${ }^{\text {-7 }}$ |  | ns |

(when CLKDIV=1)
$\dagger$ MBCLK1 and MBCLK2 have no timing relationship to OSCOUT. MBCLK1 and MBCLK2 can start on any OSCIN rising edge, depending on when the memory cycle starts execution.

Figure 5. Clock Waveforms After Clock Stabilization


Figure 6. Memory-Bus Timing: Local-Memory Clocks, $\overline{\text { MAL, }}$, MROMEN, $\overline{M B I A E N, ~} \overline{\text { NMI, }}$, MRESET, and AD DRESS

## memory-bus timing: clocks, $\overline{\text { MRAS }}, \overline{M C A S}$, and $\overline{\text { MAL }}$ to ADDRESS

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 15 | Setup time, row address on MADLO-MADL7, MAXPH, and MAXPL before MRAS no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-11.5$ |  | ns |
| 16 | Hold time, row address on MADLO-MADL7, MAXPH, and MAXPL after MRAS no longer high | ${ }_{\text {t }}^{\text {M }}$-6.5 |  | ns |
| 17 | Delay time, $\overline{\text { MRAS }}$ no longer high to $\overline{\text { MRAS }}$ no longer high in the next memory cycle | ${ }^{8} \mathrm{M}$ M |  | ns |
| 18 | Pulse duration, MRAS low | $4.5 \mathrm{~m}^{-5}$ |  | ns |
| 19 | Pulse duration, $\overline{\text { MRAS }}$ high | $3.5 \mathrm{t}_{\mathrm{M}}-5$ |  | ns |
| 20 | Setup time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADHO-MADH7) before $\overline{\text { MCAS }}$ no longer high | $0.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 21 | Hold time, column address (MADLO-MADL7, MAXPH; and MAXPL) and status (MADHO-MADH7) after MCAS low | ${ }^{\text {m }}$ M -5 |  | ns |
| 22 | Hold time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADH0-MADH7) after MRAS no longer high | $2.5 \mathrm{t}_{\mathrm{M}} \mathbf{- 6 . 5}$ |  | ns |
| 23 | Pulse duration, MCAS low | $3 \mathrm{t}_{\mathrm{M}}{ }^{-9}$ |  | ns |
| 24 | Pulse duration, MCAS high, refresh cycle follows read or write cycle | ${ }^{2} \mathrm{~T}_{\mathrm{M}}{ }^{-9}$ |  | ns |
| 25 | Hold time, row address on MAXL0-MAXL7, MAXPH, and MAXPL after $\overline{\text { MAL }}$ low | $1.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 26 | Setup time, row address on MAXLO-MAXL7, MAXPH, and MAXPL before $\overline{\text { MAL }}$ no longer high | ${ }_{\text {t }}{ }^{-9}$ |  | ns |
| 27 | Pulse duration, $\overline{\text { MAL }}$ high | ${ }_{\text {m }}$-9 |  | ns |
| 28 | Setup time, address/enable on MAX0, MAX2, and MROMEN before $\overline{\text { MAL }}$ no longer high | ${ }_{\text {m }}$-9 |  | ns |
| 29 | Hold time, address/enable of MAXO, MAX2, and MROMEN after $\overline{\text { MAL }}$ low | $1.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 30 | Setup time, address on MADH0-MADH7 before MAL no longer high | $\mathrm{t}_{\mathrm{M}}{ }^{-9}$ |  | ns |
| 31 | Hold time, address on MADH0-MADH7 after $\overline{\text { MAL }}$ low | $1.5 \mathrm{t}^{-1}$ |  | ns |



Figure 7. Memory-Bus Timing: Clocks, $\overline{\text { MRAS }}, \overline{\text { MCAS }}$, and $\overline{\text { MAL }}$ to ADDRESS

## SPWS012 - JANUARY 1995

## memory-bus timing: read cycle

${ }^{\mathrm{t}} \mathrm{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 32 | Access time, address/enable valid on MAX0, MAX2, and MROMEN to valid data/parity | $6 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 33 | Access time, address valid on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 to valid data/parity | $6 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 35 | Access time, $\overline{\text { MRAS }}$ low to valid data/parity | $4.5 \mathrm{t}^{\text {- }}$-21.5 | ns |
| 36 | Hold time, valid data/parity after $\overline{\text { MRAS }}$ no longer low | 0 | ns |
| $37 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7 and MADLO-MADL7 after MRAS high (see Note 16) | ${ }^{2} \mathrm{t}$ M -10.5 | ns |
| 38 | Access time, MCAS low to valid data/parity | $3 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 39 | Hold time, valid data/parity after $\overline{\text { MCAS }}$ no longer low | 0 | ns |
| $40 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MCAS high (see Note 16) | ${ }^{2}{ }_{M}-13$ | ns |
| 41 | Delay time, $\overline{\text { MCAS }}$ no longer high to $\overline{\text { MOE }}$ low | $t_{M+13}$ | ns |
| $42^{\dagger}$ | Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7 before MOE no longer high | 0 | ns |
| 43 | Access time, MOE low to valid data/parity | $2 \mathrm{~T}_{\mathrm{M}}-20$ | ns |
| 44 | Pulse duration, $\overline{\mathrm{MOE}}$ low | ${ }_{2} \mathrm{M}_{\mathrm{M}}-9$ | ns |
| 45 | Delay time, $\overline{\mathrm{MCAS}}$ low to $\overline{\mathrm{MOE}}$ no longer low | $3 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 46 | Hold time, valid data/parity in after MOE no longer low | 0 | ns |
| $47 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADHO-MADH7, and MADLO-MADL7 after MOE high (see Note 16) | $2_{\text {m }}^{\text {M }}$ - 15 | ns |
| $48^{\dagger}$ | Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7, before MBEN no longer high | 0 | ns |
| 48at | Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7 and before MBIAEN no longer high | 0 | ns |
| 49 | Access time, $\overline{\text { MBEN }}$ low to valid data/parity | $2 \mathrm{~m}_{\mathrm{M}}-25$ | ns |
| 49a | Access time, $\overline{\text { MBIAEN }}$ low to valid data/parity | $2 \mathrm{t}_{\mathrm{M}}$-25 | ns |
| 50 | Pulse duration, $\overline{\text { MBEN }}$ low | ${ }^{2} \mathrm{M}_{\mathrm{M}}-9$ | ns |
| 50a | Pulse duration, MBIAEN low | $2 t_{M}-9$ | ns |
| 51 | Hold time, valid data/ parity after MBEN no longer low | 0 | ns |
| 51a | Hold time, valid data/parity after MBIAEN no longer low | 0 | ns |
| $52^{\dagger}$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MBEN high (see Note 16) | ${ }^{2} \mathrm{~m}_{\mathrm{M}}-15$ | ns |
| 52at ${ }^{\text {¢ }}$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MBIAEN high | $2 t_{M}-15$ | ns |
| 53 | Hold time, MDDIR high after MBEN high, read follows write cycle | $1.5 \mathrm{t}_{\mathrm{M}}$-12 | ns |
| 54 | Setup time, MDDIR low before MBEN no longer high | $3 \mathrm{t}_{\mathrm{M}}$-5 | ns |
| 55 | Hold time, MDDIR low after MBEN high, write follows read cycle | $3 \mathrm{t}_{\mathrm{M}}-12$ | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
NOTE 16: The data/parity that exists on the address lines will most likely reach the high-impedance state sometime later than the rising edge of $\overline{M R A S}, \overline{M C A S}, \overline{M O E}$, or $\overline{M B E N}$ (between MIN and MAX of timing parameter 36 ) and will be a function of the memory being read. The MIN time given represents the time from the rising edge of $\overline{M R A S}, \overline{M C A S}, \overline{M O E}$, or $\overline{M B E N}$ to the beginning of the next address, and does not represent the actual high-impedance period on the address bus.


Figure 8. Memory-Bus Timing: Read Cycle

## TOKEN-RING COMMPROCESSOR

## memory-bus timing: write cycle

$t_{\mathrm{M}}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 58 | Setup time, $\overline{\text { MW }}$ low before $\overline{\text { MRAS }}$ no longer low | ${ }_{\text {t }} \mathrm{M}$ | ns |
| 60 | Setup time, $\overline{\mathrm{MW}}$ low before $\overline{\mathrm{MCAS}}$ no longer low | $1.5 \mathrm{t}_{\mathrm{M}}-6.5$ | ns |
| 63 : | Setup time, valid data/parity before $\overline{\mathrm{MW}}$ no longer high | 5.1 | ns |
| 64 | Pulse duration, $\overline{\text { MW }}$ low | $2.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 65 | Hold time, data/parity out valid after $\overline{\text { MW }}$ high | $0.5 \mathrm{t}_{M}-10.5$ | ns |
| 66 | Setup time, address valid on MAX0, MAX2, and MROMEN before MW no longer low | $7 \mathrm{t}_{\mathrm{M}}-11.5$ | ns |
| 67 | Hold time, $\overline{\mathrm{MRAS}}$ low to $\overline{\mathrm{MW}}$ no longer low | $5.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 69 | Hold time, $\overline{M C A S}$ low to $\overline{M W}$ no longer low | ${ }^{4} \mathrm{t}_{\mathrm{M}}-11.5$ | ns |
| 70 | Setup time, $\overline{M B E N}$ low before $\overline{\text { MW }}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-13.5$ | ns |
| 71 | Hold time, $\overline{\text { MBEN }}$ low after $\overline{\text { MW }}$ high | $0.5 \mathrm{t}_{\mathrm{M}}-6.5$ | ns |
| 72 | Setup time, MDDIR high before MBEN no longer high | $2 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 73 | Hold time, MDDIR high after MBEN high | $1.5 \mathrm{t}_{\mathrm{M}}-12$ | ns |



Figure 9. Memory-Bus Timing: Write Cycle

## memory-bus timing: DRAM-refresh timing

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 15 | Setup time, row address on MADL0-MADL7, MAXPH, and MAXPL before $\overline{\text { MRAS }}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-11.5$ | ns |
| 16 | Hold time, row address on MADL0-MADL7, MAXPH, and MAXPL after $\overline{M R A S}$ no longer high | $\mathrm{t}_{\mathrm{M}}-6.5$ | ns |
| 18 | Pulse duration, $\overline{\text { MRAS }}$ low | $4.5 \mathrm{t}_{\mathrm{M}}-5$ | ns |
| 19 | Pulse duration, $\overline{\text { MRAS }}$ high | $3.5 \mathrm{t}_{\mathrm{M}}-5$ | ns |
| 73a | Setup time, $\overline{\text { MCAS }}$ low before $\overline{\text { MRAS }}$ no longer high | $1.5 t_{M}-11.5$ | ns |
| 73b | Hold time, $\overline{\text { MCAS }}$ low after $\overline{\text { MRAS }}$ low | $4.5 \mathrm{t}_{\mathrm{M}}-6.5$ | ns |
| 73c | Setup time, MREF high before MCAS no longer high | 14 | ns |
| 73d | Hold time, MREF high after $\overline{\text { MCAS }}$ high | ${ }_{4}{ }^{-9}$ | ns |



Figure 10. Memory-Bus Timing: DRAM-Refresh Cycle

## XMATCH and XFAIL timing

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN | MAX |
| :---: | :--- | :---: | :---: |
| 127 | Delay time, status bit 7 high to XMATCH and XFAIL recognized | $7 \mathrm{t}_{\mathrm{M}}$ | ns |
| 128 | Pulse duration, XMATCH or XFAIL high | 50 | ns |



Figure 11. XMATCH and XFAIL Timing

## token ring: ring-interface timing

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 153 | Period of RCLK (see Note 17) | 4Mbps |  | 125 |  | ns |
|  |  | 16 Mbps |  | 31.25 |  | ns |
| 154L | Pulse duration, RCLK low | 4 Mbps nominal: 62.5 ns | 46 |  |  | ns |
|  |  | 16 Mbps nominal: 15.625 ns | 15 |  |  | ns |
| 154H | Pulse duration, RCLK high | 4 Mbps nominal: 62.5 ns | 35 |  |  | ns |
|  |  | 16 Mbps nominal: 15.625 ns | 8 |  |  | ns |
| 155 | Setup time, RCVR valid before rising edge (1.8 V) of RCLK at 16 Mbps |  | 10 |  |  | ns |
| 156 | Hold time, RCVR valid after rising edge (1.8 V) of RCLK at 16 Mbps |  | 4 |  |  | ns |
| 158L | Pulse duration, ring baud clock low | 4 Mbps | 40 |  |  | ns |
|  |  | 16 Mbps | 8 |  |  | ns |
| 158H | Pulse duration, ring baud clock high | 4 Mbps | 40 |  |  | ns |
|  |  | 16 Mbps | 8 |  |  | ns |
| 165 | Period of OSCOUT and PXTALIN (see Note 17) | 4 Mbps |  | 125 |  | ns |
|  |  | 16 Mbps (for PXTALIN only) |  | 31.25 |  | ns |
|  | Tolerance of PXTALIN input frequency (see Note 17) |  |  |  | $\pm 0.01$ | \% |

NOTE 17: This parameter is not tested but is required by the IEEE 802.5 specification.



Figure 12. Ring-Interface Timing
token ring: transmitter timing

| NO. |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 159 | ${ }^{\text {tsk }}$ (DR) | Delay from DRVR rising edge ( 1.8 V ) to DRVR falling edge ( 1 V ) or DRVR falling edge ( 1 V ) to $\overline{\mathrm{DRVR}}$ rising edge ( 1.8 V ) | $\pm 2$ | ns |
| 160 | $t_{\text {d(DR) }}{ }^{\dagger}$ | Delay from RCLK (or PXTALIN) falling edge (1 V) to DRVR rising edge (1.8 V) | See Note 18 | ns |
| 161 | ${ }^{\text {d }}$ (DR) $\mathrm{L}^{\dagger}$ | Delay from RCLK (or PXTALIN) falling edge ( 1 V ) to DRVR falling edge (1 V) | See Note 18 | ns |
| 162 | ${ }^{\text {t }}$ (DRN) $\mathrm{H}^{\dagger}$ | Delay from RCLK (or PXTALIN) falling edge ( 1 V ) to $\overline{\mathrm{DRVR}}$ falling edge ( 1 V ) | See Note 18 | ns |
| 163 | ${ }^{\text {t }}$ DRN) ${ }^{\dagger}$ | Delay from RCLK (or PXTALIN) falling edge ( 1 V ) to $\overline{\text { DRVR }}$ rising edge ( 1.8 V ) | See Note 18 | ns |
| 164 | DRVR / $\overline{\text { DRVR }}$ asymmetry | $\frac{t_{d(D R) L}+t_{d(D R N) H}}{2}-\frac{t_{d(D R) H}+t_{d(D R N) L}}{2}$ | $\pm 1.5$ | ns |

†When in active-monitor mode, the clock source is PXTALIN; otherwise, the clock source is either RCLK or PXTALIN.
NOTE 18: This parameter is not tested to a minimum or a maximum but is measured and used as a component required for parameter 164.


Figure 13. Skew and Asymmetry From RCLK or PXTALIN to DRVR and DRVR

## SPWS012-JANUARY 1995

## 80x8x DIO read-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to either $\overline{\text { SCS }}$ or $\overline{\text { SRD }}$ high | 15 |  | 15 |  | ns |
| 256 | Pulse duration, SRAS high | 30 |  | 30 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after $\overline{\text { SRD }}$ low (see Note 19) | 0 |  | 0 |  | ns |
| 260 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before $\overline{\text { SRDY }}$ low | 0 |  | 0 |  | ns |
| $261{ }^{\dagger}$ | Delay time, $\overline{\mathrm{SRD}}$ or $\overline{\mathrm{SCS}}$ high to SAD in the high-impedance state (see Note 19) |  | 35 |  | 35 | ns |
| 261a | Hold time, output data valid after $\overline{\text { SRD }}$ or $\overline{\text { SCS }}$ high (see Note 19) | 0 |  | 0 |  | ns |
| 264 | Setup time, SRSX, SRS0-SRS2, $\overline{\text { SCS }}$, and SBHE valid to SRAS no longer high (see Note 20) | 30 |  | 30 |  | ns |
| 265 | Hold time, SRSX, SRSO-SRS2, $\overline{\text { SCS }}$, and $\overline{\text { SBHE valid after }}$ SRAS low | 10 |  | 10 |  | ns |
| 266a | Setup time, SRAS high to $\overline{\text { SRD }}$ no longer high (see Note 20) | 15 |  | 15 |  | ns |
| 267 $\ddagger$ | Setup time, SRSX, SRS0-SRS2 valid before $\overline{\text { SRD }}$ no longer high (see Note 19) | 15 |  | 15 |  | ns |
| 268 | Hold time, SRSX, SRSO-SRS2 valid after $\overline{\text { SRD }}$ no longer low (see Note 20) | 0 |  | 0 |  | ns |
| 272a | Setup time, SRD, SWR, and SIACK high from previous cycle to SRD no longer high | ${ }_{\mathrm{c}}^{\mathrm{c}}$ (SCK) |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | ns |
| 273a | Hold time, SRD, $\overline{\text { SWR, and }}$ SIACK high after $\overline{\text { SRD }}$ high | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |
| 275 | Delay time, $\overline{\mathrm{SRD}}$ and $\overline{\text { SWR }}$, or $\overline{\text { SCS }}$ high to $\overline{\text { SRDY }}$ high (see Note 19) | 0 | 25 | 0 | 25 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SRD }}$ and $\overline{\text { SWR, high to } \overline{\text { SRDY }} \text { in the }}$ high-impedance state | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SRDY }}$ low in a read cycle | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |
| 282R | Delay time, $\overline{\text { SRD }}$ low to SDBEN low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1), provided previous cycle completed | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})+3$ | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})+3$ | ns |
| 283R | Delay time, $\overline{\text { SRD }}$ high to $\overline{\text { SDBEN }}$ high (see Note 19) | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK}) / 2+4$ | ns |
| 286 | Pulse duration, $\overline{\text { SRD }}$ high between DIO accesses (see Note 19) | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ It is the later of $\overline{\text { SRD }}$ and SWR or $\overline{\text { SCS }}$ low that indicates the start of the cycle.
NOTES: 19. The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.
 meet parameter 266a, and SBHE, SRS0-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

$\dagger$ In $80 \times 8 x$ mode, SRAS can be used to strobe the values of $\overline{\text { SBHE, SRSX, SRSO }}$-SRS2, and $\overline{\text { SCS }}$. When used to do so, SRAS must meet parameter 266a, and SBHE, SRSO-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.
$\ddagger$ When the TMS 380 C 25 begins to drive $\overline{\text { SDBEN }}$ inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers.
§ In 8-bit $80 \times 8 \times$ mode DIO reads, the SADH0-SADH7 contain don't care data.
Figure 14. 80x8x DIO Read-Cycle Timing

80x8x DIO write-cycle timing

| NO. |  |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to either $\overline{\text { SCS }}$ or $\overline{\text { SWR }}$ high |  | 15 |  | 15 |  | ns |
| 256 | Pulse duration, SRAS high |  | 30 |  | 30 |  | ns |
| 262 | Setup time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL valid before $\overline{\text { SCS }}$ or SWR no longer low |  | 15 |  | 15 |  | ns |
| 263 | Hold time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid after $\overline{\text { SCS }}$ or SWR high |  | 15 |  | 15 |  | ns |
| 264 | Setup time, SRSX, SRS0-SRS2, $\overline{\text { SCS }}$, and SBHE to SRAS no longer high (see Note 20) |  | 30 |  | 30 |  | ns |
| 265 | Hold time, SRSX, SRSO-SRS2, $\overline{\text { SCS }}$, and $\overline{\text { SBHE }}$ after SRAS low |  | 10 |  | 10 |  | ns |
| 266a | Setup time, SRAS high to SWR no longer high (see Note 19) |  | 15 |  | 15 |  | ns |
| $267{ }^{+}$ | Setup time, SRSX, SRS0-SRS2 before $\overline{\text { SWR }}$ no longer high (see Note 19) |  | 15 |  | 15 |  | ns |
| 268 | Hold time, SRSX, SRSO-SRS2 valid after SWR no longer low (see Note 20) |  | 0 |  | 0 |  | ns |
| 272a | Setup time, $\overline{\text { SRD }}, \overline{\text { SWR }}$, and $\overline{\text { SIACK }}$ high from previous cycle to SWR no longer high |  | $t_{\text {c }}(\mathrm{SCK})$ |  | $t_{\text {c }}($ SCK $)$ |  | ns |
| 273a | Hold time, $\overline{\text { SRD }}$, $\overline{\text { SWR, and }}$ SIACK high after $\overline{\text { SWR }}$ high |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |
| $276 \ddagger$ | Delay time, SRDY low in the first DIO access to the SIF register to SRDY low in the immediately following access to the SIF (see TMS380 Second-Generation Token Ring User's. Guide, SPWU005, subsection 3.4.1.1.1) |  |  | 4000 |  | 4000 | ns |
| 275 | Delay time, $\overline{\text { SWR }}$ or $\overline{\text { SCS }}$ high to $\overline{\text { SRDY }}$ high (see Note 19) |  | 0 | 25 | 0 | 25 | ns |
| 279 § | Delay time, $\overline{S W R}$ high to $\overline{\text { SRDY }}$ in the high-impedance state |  | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ | 0 | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ | ns |
| 280 | Delay time, SWR low to SDDIR low (see Note 19) |  | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c} \text { (SCK) }} / 2+4$ | ns |
| 282b | Delay time, SDBEN low to SRDY low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1) | If SIF register is ready (no waiting required) |  | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK}) / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | ns |
|  |  | If SIF register is not ready (waiting required) | 0 | 4000 | 0 | 4000 |  |
| 282W | Delay time, SDDIR low to SDBEN low |  | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C} \text { (SCK) }} / 2+4$ | ns |
| 283W | Delay time, $\overline{\text { SCS }}$ or SWR high to $\overline{\text { SDBEN }}$ no longer low |  | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c} \text { (SCK) }} / 2+4$ | ns |
| 286 | Pulse duration, SWR high between DIO accesses (see Note 19) |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | ns |

$\dagger$ It is the later of $\overline{\text { SRD }}$ and $\overline{\text { SWR }}$ or $\overline{\text { SCS }}$ low that indicates the start of the cycle.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
§ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
NOTES: 19. The inactive chip select is $\overline{S I A C K}$ in DIO read and DIO write cycles, and $\overline{S C S}$ is the inactive chip select in interrupt-acknowledge cycles.
20. In $80 \times 8 \times$ mode, SRAS can be used to strobe the values of $\overline{S B H E}$, SRSX, SRSO-SRS2, and $\overline{\text { SCS }}$. When used to do so, SRAS must meet parameter 266a, and SBHE, SRSO-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

$\dagger$ When the TMS380C25 begins to drive $\overline{\text { SDBEN inactive, it has already latched the write data internally. Parameter } 263 \text { must be met to the input }}$ of the data buffers
$\ddagger$ In 8-bit $80 \times 8 x$-mode DIO writes, the value placed on SADHO-SADH7 is a don't care.
Figure 15. 80x8x DIO Write-Cycle Timing

## 80x8x interrupt-acknowledge-cycle timing: first $\overline{\text { SIACK }}$ pulse

| NO. |  | $\begin{gathered} 25-\mathrm{MHz} \\ \text { OPERATION } \end{gathered}$ |  | $\begin{gathered} \text { 33-MHz } \\ \text { OPERATION } \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 286 | Pulse duration, STACK high between DIO accesses (see Note 19) | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |
| 287 | Pulse duration, SIACK low on first pulse of two pulses | $\mathrm{t}_{\mathrm{C} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{C}}$ (SCK) |  | ns |

NOTE 19: The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{\text { SCS }}$ is the inactive chip select in interrupt acknowledge cycles.

## $\overline{\text { SRD }}, \overline{\text { SWR }}$ <br> $\overline{\text { SCS }}$



Figure 16. 80x8x Interrupt-Acknowledge-Cycle Timing: First $\overline{\text { SIACK }}$ Pulse
$80 \times 8 x$ interrupt-acknowledge-cycle timing: second $\overline{\text { SIACK }}$ pulse

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to $\overline{\text { SCS }}$ high | 15 |  | 15 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after $\overline{\text { SIACK }}$ low (see Note 19) | 0 |  | 0 |  | ns |
| 260 | Setup time, output data valid before $\overline{\text { SRDY }}$ low | 0 |  | 0 |  | ns |
| $261 \dagger$ | Delay time, $\overline{\text { SIACK }}$ high to SAD in the high-impedance state (see Note 19) |  | 35 |  | 35 | ns |
| 261a | Hold time, output data valid after SIACK high (see Note 19) | 0 |  | 0 |  | ns |
| 272a | Setup time, inactive data strobe high to $\overline{\text { SIACK }}$ no longer high | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |
| 273a | Hold time, inactive data strobe high after SIACK high | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{C}}$ (SCK) |  | ns |
| 275 | Delay time, SIACK high to SRDY high (see Note 19) | 0 | 25 | 0 | 25 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SRDY }}$ low in the first DIO access to the SIF register to SRDY low in the immediately following access to the SIF |  | 4000 |  | 4000 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SRDY }}$ in the high-impedance state | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SRDY }}$ low in a read cycle | 0 | $\mathrm{t}_{\mathrm{C} \text { (SCK) }} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C} \text { (SCK) }} / 2+4$ | ns |
| 282R | Delay time, $\overline{\text { SIACK }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1), provided previous cycle completed | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})+3$ | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})+3$ | ns |
| 283R | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SDBEN }}$ high (see Note 19) | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing.
NOTE 19: The inactive chip select is SIACK in DIO read and DIO write cycles, and $\overline{S C S}$ is the inactive chip select in interrupt-acknowledge cycles.


Figure 17. 80x8x Interrupt-Acknowledge-Cycle Timing: Second $\overline{\text { SIACK }}$ Pulse

## 80x8x-mode bus-arbitration timing, SIF takes control

| NO. |  | $\begin{gathered} 25-\mathrm{MHz} \\ \text { OPERATION } \end{gathered}$ |  | $\begin{gathered} \text { 33-MHz } \\ \text { OPERATION } \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous signal $\overline{\text { SBBSY }}$ and SHLDA before SBCLK no longer high to assure recognition on that cycle | 10 | , | 10 |  | ns |
| 208b | Hold time, asynchronous signal SBBSY and SHLDA after SBCLK low to assure recognition on that cycle | 10 |  | 10 |  | ns |
| 212 | Delay time, SBCLK low to SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid |  | 20 |  | 20 | ns |
| 224a | Delay time, SBCLK low in cycle 12 to $\overline{\text { SOWN }}$ low | 0 | 20 | 0 | 15 | ns |
| 224c | Delay time, SBCLK low in cycle 12 to SDDIR low in DMA read |  | 28 |  | 23 | ns |
| 230 | Delay time, SBCLK high to SHRQ high |  | 20 |  | 15 | ns |
| 241 | Delay time, SBCLK high in TX cycle to SRD and S̄WR high, bus acquisition |  | 25 |  | 25 | ns |
| $241{ }^{\text {a }}$ | Hold time, SRD and SWR in the high-impedance state after $\overline{\text { SOWN }}$ low, bus acquisition | $\mathrm{t}_{\mathrm{c}}$ (SCK)-15 |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})-15$ |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.


## 80x8x-mode DMA read-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 205 | Setup time, SADL0-SADL7, SADH0-SADH7, SPH, and SPL valid before SBCLK in T3 cycle no longer high | 10 |  | 10 |  | ns |
| 206 | Hold time, SADL0-SADL7, SADH0-SADH7, SPH, and SPL valid after SBCLK low in T4 cycle if parameters 207a and 207b not met | 10 |  | 10 |  | ns |
| 207a | Hold time, SADL0-SADL7, SADH0-SADH7, SPH, and SPL valid after SRD high | 0 |  | 0 |  | ns |
| 207b | Hold time, SADLO-SADL7, SADH0-SADH7, SPH, and SPL valid after SDBEN no longer low | 0 |  | 0 |  | ns |
| 208a | Setup time, asynchronous signal $\overline{\text { SRDY }}$ before SBCLK no longer high to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous signal $\overline{\text { SRDY }}$ atter SBCLK low to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 212 | Delay time, SBCLK low to address valid |  | 20 |  | 20 | ns |
| $214 \dagger$ | Delay time, SBCLK low in T1 cycle to SADHO-SADH7, SADL0-SADL7, SPH, and SPL in the high-impedance state |  | 20 |  | 15 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 20 |  | 20 | ns |
| 216a | Hold time, SALE or SXAL low after SRD high | 0 |  | 0 |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 0 | 25 | 0 | 25 | ns |
| 218 | Hold time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid after SALE or SXAL Iow | $\mathrm{t}_{\mathrm{w}}(\mathrm{SCKH})^{-15}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2-4$ | $\mathrm{t}_{\text {w }}$ (SCKH) ${ }^{-15}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2-4$ | ns |
| 223R | Delay time, SBCLK low in T4 cycle to $\overline{\text { SRD }}$ high (see Note 21) | 0 | 16 | 0 | 11 | ns |
| 225R | Delay time, SBCLK low in T4 cycle to SDBEN high |  | 16 |  | 11 | ns |
| $226 \dagger$ | Delay time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL in the high-impedance state to $\overline{\text { SRD }}$ low | 0 |  | 0 |  | ns |
| 227R | Delay time, SBCLK low in T2 cycle to $\overline{\text { SRD }}$ low | 0 | 15 | 0 | 15 | ns |
| $229 \dagger$ | Hold time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL in the high-impedance state after SBCLK low in T1 cycle | 0 |  | 0 |  | ns |
| 231 | Pulse duration, $\overline{\text { SRD }}$ low | $2 \mathrm{t}_{\text {c }}$ (SCK) -25 |  | $2 \mathrm{t}_{\mathrm{c}}(\mathrm{SCK})^{-25}$ |  | ns |
| 233 | Setup time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL valid before SALE, SXAL no longer high | 10 |  | 10 |  | ns |
| 237R | Delay time, SBCLK high in the T2 cyle to SDBEN low |  | 16 |  | 11 | ns |
| 247 | Setup time, data valid before $\overline{\text { SRDY }}$ low if parameter 208a not met | 0 |  | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
NOTE 21: While the system-interface DMA controls are active (i.e., $\overline{\text { SOWN }}$ is asserted), $\overline{\text { SCS }}$ is disabled.

$\dagger$ In 8-bit $80 \times 8 \times$ mode, $\overline{\text { SBHE }} /$ SRNW is a don't care input during DIO and an inactive (high) output during DMA.
$\ddagger$ Motorola-style bus slaves hold SDTACK active until the bus master deasserts $\overline{\text { SAS }}$.
$\S \operatorname{In} 8$-bit $80 \times 8 \times$ mode, the most significant byte of the address is maintained on SADH for $\mathrm{T} 2, \mathrm{~T} 3$, and T 4 . The address is maintained according to parameter 21 ; i.e., held after T 4 high. I If parameter 208A is not met, valid data must be present before $\overline{\text { SRDY }}$ goes low.
Figure 19. 80x8x-Mode DMA Read-Cycle Timing

80x8x-mode DMA write-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous signal $\overline{\text { SRDY }}$ before SBCLK no longer high to assure recognition on that cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous signal $\overline{\text { SRDY }}$ atter SBCLK low to assure recognition on that cycle | 10 |  | 10 |  | ns |
| 212 | Delay time, SBCLK low to SADH0-SADH7, SADLO-SADL7, SPH, and SPL valid |  | 20 |  | 20 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 20 |  | 20 | ns |
| 216a | Hold time, SALE or SXAL low after SWR high | 0 |  | 0 |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 0 | 25 | 0 | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL low | $\mathrm{t}_{\mathrm{w} \text { (SCKH) }}{ }^{-15}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})^{\prime 2-4}}$ | ${ }^{\text {w }}$ (SCKH $)^{-15}$ | $\mathrm{t}_{\text {c(SCK }} / 2-4$ | ns |
| 219 | Delay time, SBCLK low in T2 cycle to output data and parity valid |  | 29 |  | 29 | ns |
| 221 | Hold time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL valid after SWR high | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{-12}$ |  | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{-12}}$ |  | ns |
| 223W | Delay time, SBCLK low to SWR high | 0 | 16 | 0 | 11 | ns |
| 225W | Delay time, SBCLK high in T4 cycle to SDBEN high |  | 16 |  | 11 | ns |
| 225WH | Hold time, $\overline{\text { SDBEN }}$ low after $\overline{\text { SWR }}, \overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ high | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{\prime}$ /2-7 |  | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{\prime 2-7}$ |  | ns |
| 227W | Delay time, SBCLK low in T2 cycle to SWR low | 0 | 20 | 0 | 15 | ns |
| 233 | Setup time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL valid before SALE, SXAL no longer high | 10 |  | 10 |  | ns |
| 237W | Delay time, SBCLK high in T1 cycle to SDBEN low |  | 16 |  | 11 | ns |


SDDIR
$\dagger$ In 8-bit 80x8x mode, $\overline{\text { SBHE }}$ / SRNW is a don't care input during DIO and an inactive (high) output during DMA.
$\ddagger \ln 8$-bit $80 \times 8 x$ mode, the most significant byte of the address is maintained on SADH for T2, T3, and T4. The address is maintained according to parameter 21 ; i.e., held after T4 high.
Figure 20. 80x8x-Mode DMA Write-Cycle Timing

## TOKEN-RING COMMPROCESSOR

SPWSO12- JANUARY 1995
80x8x-mode bus-arbitration timing, SIF returns control

| NO. | . |  |  | $\begin{gathered} \text { 33-MHz } \\ \text { OPERATION } \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $220 \dagger$ | Delay time, SBCLK low in 11 cycle to SADH0-SADH7, SADL0-SADL7, SPL, SPH, $\overline{\text { SRD }}$, and SWR in the high-impedance state |  | 35 |  | 35 | ns |
| $223 \mathrm{~b} \dagger$ | Delay time, SBCLK low in 11 cycle to $\overline{\text { SBHE }}$ in the high-impedance state |  | 45 |  | 45 | ns |
| 224b | Delay time, SBCLK low in cycle 12 to $\overline{\text { SOWN }}$ high | 0 | 20 | 0 | 15 | ns |
| 224d | Delay time, SBCLK low in cycle 12 to SDDIR high |  | 27 |  | 22 | ns |
| 230 | Delay time, SBCLK high in cycle 11 to SHRQ low |  | 20 |  | 15 | ns |
| $240 \dagger$ | Setup time, $\overline{\text { SRD }}, \overline{\text { SWR }}$, and $\overline{\text { SBHE }}$ in the high-impedance state before $\overline{\text { SOWN }}$ no longer low | 0 |  | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.

$\dagger$ In $80 \times 8 \mathrm{x}$ mode, the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system bus transfer it controls. In $68 x x x$ mode, the system interface deasserts $\overline{S B R Q}$ on the rising edge of SBCLK in state T2 of the first system bus transfer it controls. $\ddagger$ While the system-interface DMA controls are active (i.e., $\overline{\text { SOWN }}$ is asserted), $\overline{\text { SCS }}$ is disabled.

Figure 21. 80x8x-Mode Bus-Arbitration Timing, SIF Returns Control

## 80x8x-mode bus-release timing

| NO. |  | $\begin{gathered} \text { 25-MHz } \\ \text { OPERATION } \end{gathered}$ |  | $33-\mathrm{MHz}$ OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous input SBRLS low before SBCLK no longer high to assure recognition | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous input SBRLS low after SBCLK low to assure recognition | 10 |  | 10 |  | ns |
| 208c | Hold time, $\overline{\text { SBRLS }}$ low after $\overline{\text { SOWN }}$ high | 0 |  | 0 |  | ns |



NOTES: A. The system interface ignores the assertion of $\overline{\text { SBRLS }}$ if it does not own the system bus. If it does own the bus, when it detects the assertion of $\overline{\text { SBRLS}}$, it completes any internally started DMA cycle and relinquishes control of the bus. If no DMA transfer has internally started, the system interface releases the bus before starting another.
B. If $\overline{\text { SBERR }}$ is asserted when the system interface controls the system bus, the current bus transfer is completed regardless of the value of SRDY. If the BERETRY register is nonzero, the cycle is retried. If the BERETRY register is zero, the system interface releases control of the system bus. The system interface ignores the assertion of SBERR if it is not performing a DMA bus cycle on the system bus. When $\overline{\text { SBERR }}$ is properly asserted and BERETRY is zero, the system interface releases the bus upon completion of the current bus transfer and halts all further DMA on the system side. The error is synchronized to the local bus and DMA stops on the local sides. The value of the SDMAADR, SDMADDRX, and SDMALEN registers in the system interface are not defined after a system-bus error.
C. In cycle-steal mode, state TX is present on every system bus transfer. In burst mode, state TX is present on the first bus transfer and whenever the increment of the DMA address register carries beyond the least significant 16 bits.
D. $\overline{\text { SDTACK }}$ is not sampled to verify that it is deasserted.
E. Unless otherwise specified, for all signals specified as a maximum delay from the end of an SBCLK transition to the signal valid, the signal is also specified to hold its previous value (including high impedance) until the start of that SBCLK transition.

Figure 22. 80x8x-Mode Bus-Release Timing

## 68xxx DIO read-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$, $\overline{\text { SUDS }}$, or $\overline{\text { SLDS }}$ high | 15 |  | 15 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ low (see Note 19) | 0 |  | 0 |  | ns |
| 260 | Setup time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL valid before SDTACK Iow | 0 |  | 0 |  | ns |
| $261{ }^{\dagger}$ | Delay time, $\overline{\text { SCS }}, \overline{\text { SUDS }}$, or $\overline{\text { SLDS }}$ high to SADH0-SADH7, SADLO-SADL7, SPH, and SPL in the high-impedance state (see Note 19) |  | 35 |  | 35 | ns |
| 261a | Hold time, output data valid after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer low (see Note 19) | 0 |  | 0 |  | ns |
| 267 | Setup time, register address before $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer high (see Note 19) | 15 |  | 15 |  | ns |
| 268 | Hold time, register address valid after SUDS or $\overline{\text { SLDS }}$ no longer low (see Note 20) | 0 |  | 0 |  | ns |
| 272 | Setup time, SRNW before $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer high (see Note 19) | 12 |  | 12 |  | ns |
| 273 | Hold time, SRNW after SUDS or SLDS high | 0 |  | 0 |  | ns |
| 273a | Hold time, $\overline{\text { SIACK }}$ high after SUDS or $\overline{\text { SLDS }}$ high | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | ns |
| 275 | Delay time, $\overline{\text { SCS }}, \overline{\text { SUDS }}$, or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ high (see Note 19) | 0 | 25 | 0 | 25 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SDTACK }}$ low in the first DIO access to the SIF register to SDTACK low in the immediately following access to the SIF |  | 4000 |  | 4000 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ in the high-impedance state | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ | ns |
| 282a | Delay time, SDBEN low to SDTACK low | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |
| 282R | Delay time, SUDS or SLDS low to SDBEN low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1) provided the previous cycle completed | 0 | $t_{\text {chek }}(\mathrm{SCK})+3$ | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})+3$ | ns |
| 283R | Delay time, SUDS or $\overline{\text { SLDS }}$ high to SDBEN high (see Note 19) | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK}) / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | ns |
| 286 | Pulse duration, SUDS or SLDS high between DIO accesses (see Note 19) | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
NOTES: 19. The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{S C S}$ is the inactive chip select in interrupt acknowledge cycles.
20. In $80 \times 8 x$ mode, SRAS may be used to strobe the values of $\overline{S B H E}$, SRSX, SRSO-SRS2, and $\overline{S C S}$. When used to do so, SRAS must meet parameter 266a, and $\overline{\text { SBHE, SRSO-SRS2, and } \overline{\text { SCS }} \text { must meet parameter 264. If SRAS is strapped high, parameters 266a }}$ and 264 are irrelevant and parameter 268 must be met.

$\dagger \overline{\text { SDTACK }}$ is an active-low bus ready signal. It must be asserted before data output.
Figure 23. 68xxx DIO Read-Cycle Timing

## 68xxx DIO write-cycle timing

| NO. |  |  | 25-MH | OPERATION | 33-MH2 | OPERATION | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$, SUDS or $\overline{\text { SLDS }}$ high |  | 15 |  | 15 |  | ns |
| 262 | Setup time, write data valid before SUDS or $\overline{\text { SLDS }}$ no longer low |  | 15 |  | 15 |  | ns |
| 263 | Hold time, write data valid after SUDS or $\overline{\text { SLDS }}$ high |  | 15 |  | 15 |  | ns |
| $267 \dagger$ | Setup time, register address before $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer high (see Note 19) |  | 15 |  | 15 |  | ns |
| 268 | Hold time, register address valid after SUDS or $\overline{\text { SLDS }}$ no longer low (see Note 20) |  | 0 |  | 0 |  | ns |
| 272 | Setup time, SRNW before $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer high (see Note 19) |  | 12 |  | 12 |  | ns |
| 272a | Setup time, inactive $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to active data strobe no longer high |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | ns |
| 273 | Hold time, SRNW after SUDS or $\overline{\text { SLDS }}$ high |  | 0 |  | 0 |  | ns |
| 273a | Hold time, inactive SUDS or SLDS high after active data strobe high |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | ns |
| 275 | Delay time, $\overline{\text { SCS }}, \overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ high (see Note 19) |  | 0 | 25 | 0 | 25 | ns |
| $276 \ddagger$ | Delay time, $\overline{\text { SDTACK }}$ low in the first DIO access to the SIF register to SDTACK low in the immediately following access to the SIF |  |  | 4000 |  | 4000 | ns |
| 279§ | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ in the high-impedance state |  | 0 | $\mathrm{tc}_{\text {c }}$ (SCK) | 0 | $\mathrm{tc}_{\text {c }}(\mathrm{SCK})$ | ns |
| 280 | Delay time, $\overline{\text { SUDS }}$ or SLDS low to SDDIR low (see Note 19) |  | 0 | $\mathrm{t}_{\mathrm{c}(\text { SCK })} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK}) / 2+4$ | ns |
| 282b | Delay time, SDBEN low to SDTACK low (see TMS380 Second Generation TokenRing User's Guide, SPWU005, subsection 3.4.1.1.1) | If SIF register is ready (no waiting required) | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | ns |
|  |  | If SIF register is not ready (waiting required) | 0 | 4000 | 0 | 4000 |  |
| 282W | Delay time, SDDIR low to SDBEN low |  | 0 | $\mathrm{t}_{\mathrm{c} \text { (SCK) }} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c} \text { (SCK) }} / 2+4$ | ns |
| 283W | Delay time, SUDS or $\overline{\text { SLDS }}$ high to SDBEN no longer low |  | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c} \text { (SCK) }} / 2+4$ | ns |
| 286 | Pulse duration, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high between DIO accesses (see Note 19) |  | ${ }_{\mathrm{c}}^{\mathrm{c}}$ (SCK) |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | ns |

$\dagger$ It is the later of $\overline{\text { SRD }}$ and $\overline{\text { SWR }}$ or $\overline{\text { SCS }}$ low that indicates the start of the cycle.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
§ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
NOTES: 19. The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{S C S}$ is the inactive chip select in interrupt-acknowledge cycles.
20. In $80 \times 8 \times$ mode, SRAS may be used to strobe the values of $\overline{\text { SBHE }}$, SRSX, SRSO-SRS2, and $\overline{\text { SCS }}$. When used to do so, SRAS must meet parameter 266a, and SBHE, SRS0-SRS2, and $\overline{\text { SCS }}$ must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

$\dagger$ For $68 x x x$ mode, skew between $\overline{\text { SLDS }}$ and $\overline{\text { SUDS }}$ must not exceed 10 ns . Provided this limitation is observed, all events referenced to a data strobe edge use the later occurring edge. Events defined by two data strobes edges, such as parameter 286, are measured between latest and earlier edges.
$\ddagger$ When the TMS 380 C 25 begins to drive $\overline{\text { SDBEN }}$ inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers.
$\S \overline{\text { SDTACK }}$ is an active-low bus ready signal. It must be asserted before data output.
Figure 24. 68xxx DIO Write-Cycle Timing

## 68xxx interrupt-acknowledge-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$ or SUDS, or SIACK high | 15 |  | 15 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after SIACK no longer high (see Note 19) | 0 |  | 0 |  | ns |
| 260 | Setup time, output data valid before $\overline{\text { SDTACK }}$ no longer high | 0 |  | 0 |  | ns |
| $261{ }^{\text {¢ }}$ | Delay time, $\overline{\text { SIACK }}$ high to SAD in the high-impedance state (see Note 19) |  | 35 |  | 35 | ns |
| 261a | Hold time, output data valid after $\overline{\text { SCS }}$ or SIACK no longer low (see Note 19) | 0 |  | 0 |  | ns |
| 267§ | Setup time, register address before $\overline{\text { SIACK }}$ no longer high (see Note 19) | 15 |  | 15 |  | ns |
| 272a | Setup time, inactive high $\overline{\text { SIACK }}$ to active data strobe no longer high | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | ns |
| 273a | Hold time, inactive SRNW high after active data strobe high | $\mathrm{t}_{\mathrm{C} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ |  | ns |
| 275 | Delay time, $\overline{\text { SCS }}$ or SRNW high to $\overline{\text { SDTACK }}$ high (see Note 19) | 0 | 25 | 0 | 25 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SDTACK }}$ low in the first DIO access to the SIF register to SDTACK low in the immediately following access to the SIF | 0 | 4000 | 0 | 4000 | ns |
| $279 \dagger$ | Delay time, STACK high to $\overline{\text { SDTACK }}$ in the high-impedance state | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ | ns |
| 282a | Delay time, SDBEN low to SDTACK low in a read cycle | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK}) / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{\prime} / 2+4$ | ns |
| 282R | Delay time, $\overline{\text { SIACK }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1) provided the previous cycle completed | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})}+3$ | 0 | $t_{\text {c }}(\mathrm{SCK})+3$ | ns |
| 283R | Delay time, SIACK high to SDBEN high (see Note 19) | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | ns |
| 286 | Pulse duration, $\overline{\text { SIACK }}$ high between DIO accesses (see Note 19) | $\mathrm{t}_{\text {c }}$ (SCK) |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
§It is the later of $\overline{\text { SRD }}$ and $\overline{\text { SRD }}$ or $\overline{\text { SCS }}$ low that indicates the start of the cycle.
NOTE 19: The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{\text { SCS }}$ is the inactive chip select in interrupt-acknowledge cycles.

$\dagger \overline{\text { SDTACK }}$ is an active-low bus ready signal. It must be asserted before data output.
$\ddagger$ Internal logic drives SDTACK high and verifies that it has reached a valid high level before making it a 3 -state signal.
Figure 25. 68xxx Interrupt-Acknowledge-Cycle Timing

## 68xxx-mode bus-arbitration timing, SIF takes control

| NO. |  | $25-\mathrm{MHz}$ <br> OPERATION | 33-MHz OPERATION | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX |  |
| 208a | Setup time, asynchronous input SBGR before SBCLK no longer high to assure recognition on this cycle | 10 | 10 | ns |
| 208b | Hold time, asynchronous input $\overline{\text { SBGR }}$ after SBCLK low to assure recognition on this cycle | 10 | 10 | ns |
| 212 | Delay time, SBCLK low to address valid | 020 | $0 \quad 20$ | ns |
| 224a | Delay time, SBCLK low in cycle 12 to SOWN low (see Note 22) | 020 | $0 \quad 15$ | ns |
| 224c | Delay time, SBCLK low in cycle 12 to SDDIR low in DMA read | 28 | 23 | ns |
| 230 | Delay time, SBCLK high to either SHRQ low or SBRQ high | 20 | 15 | ns |
| 241 | Delay time, SBCLK high in TX cycle to SUDS and $\overline{\text { SLDS }}$ high | 25 | 25 | ns |
| 241a ${ }^{\dagger}$ | Hold time, $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, SRNW, and $\overline{\text { SAS }}$ in the high-impedance state after SOWN low, bus acquisition | $t_{c}(\mathrm{SCK})-15$ | ${ }_{\mathrm{t}}^{\mathrm{c}}$ (SCK) -15 | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing. NOTE 22: Motorola-style bus slaves hold SDTACK active until the bus master deasserts $\overline{\text { SAS. }}$

$\dagger \ln 80 \times 8 x$ mode, the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system bus transfer it controls. In $68 \times x x$ mode, the system interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first system bus transfer it controls.
$\ddagger$ While the system-interface DMA controls are active (i.e., $\overline{S O W N}$ is asserted), $\overline{S C S}$ is disabled.
Figure 26. 68xxx-Mode Bus-Arbitration Timing, SIF Takes Control

## 68xxx-mode DMA read-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 205 | Setup time, input data valid before SBCLK in T3 cycle no longer high | 10 | $\cdot$ | 10 |  | ns |
| 206 | Hold time, input data valid after SBCLK low in T4 cycle if parameters 207a and 207b not met | 10 |  | 10 |  | ns |
| 207a | Hold time, input data valid after data strobe no longer low | 0 |  | 0 |  | ns |
| 207b | Hold time, input data valid after $\overline{\text { SDBEN }}$ no longer low | 0 |  | 0 |  | ns |
| 208a | Setup time, asynchronous input $\overline{\text { SDTACK }}$ before SBCLK no longer high to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous input $\overline{\text { SDTACK after }}$ SBCLK low to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 209 | Pulse duration, $\overline{\text { SAS }}$, SUDS, and $\overline{\text { SLDS }}$ high | $\begin{array}{r} \mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{+}} \\ \mathrm{t}_{\mathrm{W}(\mathrm{SCKL})^{-18}} \end{array}$ |  | $\begin{array}{r} \mathrm{t}_{\mathrm{C}(\mathrm{SCK})+} \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})^{-18}} \end{array}$ |  | ns |
| 210 | Delay time, SBCLK high in T2 cycle to SUDS and SLDS active |  | 16 |  | 11 | ns |
| 212 | Delay time, SBCLK low to address valid |  | 20 |  | 20 | ns |
| $214 \dagger$ | Delay time, SBCLK low in T2 cycle to SAD in the high-impedance state |  | 20 |  | 15 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 20 |  | 20 | ns |
| 216a | Hold time, SALE or SXAL low after $\overline{\text { SUDS }}$ and $\overline{\text { SAS }}$ high | 0 |  | 0 |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 0 | 25 | 0 | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL low | $\mathrm{t}_{\mathrm{W}}(\mathrm{SCKH})^{-15}$ | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{\prime}} / 2-4$ | $\mathrm{t}_{\mathrm{w}(\mathrm{SCKH}}{ }^{-15}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2-4$ | ns |
| 222 | Delay time, SBCLK high to $\overline{\text { SAS }}$ low |  | 20 |  | 15 | ns |
| 223R | Delay time, SBCLK low in T4 cycle to $\overline{\text { SUDS }}, \overline{\text { SLDS }}$ and SAS high (see Note 23) | 0 | 16 | 0 | 11 | ns |
| 225R | Delay time, SBCLK low in T4 cycle to SDBEN high |  | 16 |  | 11 | ns |
| $229 \dagger$ | Hold time, SAD in the high-impedance state after SBCLK low in T4 cycle | 0 |  | 0 |  | ns |
| 233 | Setup time, address valid before SALE or SXAL no longer high | 10 |  | 10 |  | ns |
| 233a | Setup time, address valid before $\overline{\text { SAS }}$ no longer high | $\mathrm{t}_{\mathrm{w} \text { (SCKL) }}$-15 |  | $\mathrm{t}_{\mathrm{w} \text { (SCKL) }}-15$ |  | ns |
| 237R | Delay time, SBCLK high in the T2 cycle to SDBEN low |  | 16 |  | 11 | ns |
| 247 | Setup time, data valid before $\overline{\text { SDTACK }}$ low if parameter 208a not met | 0 |  | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
NOTE 23: While the system-interface DMA controls are active (i.e., $\overline{\text { SOWN }}$ is asserted), $\overline{\mathrm{SCS}}$ is disabled.

$\dagger$ On a read cycle, the read strobe remains active until the internal sample of incoming data is completed. Input data may be removed when either the read strobe or $\overline{\text { SDBEN }}$ becomes no longer active.
$\ddagger$ If parameter 208a is not met, valid data must be present before $\overline{\text { SDTACK }}$ goes low.
$\S$ Motorola-style bus slaves hold $\overline{\text { SDTACK }}$ active until the bus master deasserts $\overline{\text { SAS }}$.
${ }^{9}$ All $V_{S S}$ pins should be routed to minimize inductance to system ground.
Figure 27. 68xxx-Mode DMA Read-Cycle Timing
YOSSEOOYdWWOO ONIY-NEYO1

## SPWS012 - JANUARY 1995

## 68xxx-mode DMA write-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous input $\overline{\text { SDTACK }}$ before SBCLK no longer high to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous input SDTACK after SBCLK low to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 209 | Pulse duration, $\overline{\text { SAS }}$, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ high | $\begin{array}{r} \mathrm{t}_{\mathrm{c}}(\mathrm{~S} \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCK}} \end{array}$ |  | $\begin{array}{r} \mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{+}} \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})^{-18}} \\ \hline \end{array}$ |  | ns |
| 211 | Delay time, SBCLK high in T2 cycle to $\overline{\text { SUDS }}$ and SLDS active |  | 25 |  | 25 | ns |
| 211a | Delay time, output data valid to $\overline{\text { SUDS }}$ and $\overline{\text { SLDS }}$ no longer high | $t_{\text {w }}$ (SCK |  | $t_{W}(\mathrm{SCKL})^{-15}$ |  | ns |
| 212 | Delay time, SBCLK low to address valid |  | 20 |  | 20 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 20 |  | 20 | ns |
| 216a | Hold time, SALE or SXAL low after $\overline{\text { SUDS }}$ and $\overline{\text { SAS }}$ high | 0 |  | 0 |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 0 | 25 | 0 | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL low | $\mathrm{t}_{\mathrm{w} \text { (SCKH) }}$ | $t_{C}(\mathrm{SCK})^{/ 2-4}$ | $\mathrm{t}_{\mathrm{w}(\mathrm{SCKH}} \mathrm{S}^{-15}$ | $t_{c}(\mathrm{SCK})^{/ 2-4}$ | ns |
| 219 | Delay time, SBCLK low in T2 cycle to output data and parity valid |  | 29 |  | 29 | ns |
| 221 | Hold time, output data, parity valid after SUDS and SLDS high | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK}$ |  | $t_{C}(\mathrm{SCK})^{-12}$ |  | ns |
| 222 | Delay time, SBCLK high to $\overline{\text { SAS }}$ low |  | 20 |  | 15 | ns |
| 223W | Delay time, SBCLK low to $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, and $\overline{\text { SAS }}$ high | 0 | 16 | 0 | 11 | ns |
| 225W | Delay time, SBCLK high in T4 cycle to SDBEN high |  | 16 |  | 11 | ns |
| 225WH | Hold time, $\overline{\text { SDBEN }}$ low after $\overline{\text { SUDS }}$ and $\overline{\text { SLDS }}$ high | $\mathrm{t}_{\mathrm{c} \text { (SCK) }} /$ |  | $t_{c}(\mathrm{SCK})^{/ 2-7}$ |  | ns |
| 233 | Setup time, address valid before SALE or SXAL no longer high | 10 |  | 10 |  | ns |
| 233a | Setup time, address valid before $\overline{\text { SAS }}$ no longer high | ${ }^{\text {w }}$ (SCKL $)$ |  | $t_{w}(\text { SCKL })^{-15}$ |  | ns |
| 237W | Delay time, SBCLK high in T1 cycle to SDBEN low |  | 16 |  | 11 | ns |


$\dagger$ All $V_{\text {SS }}$ pins should be routed to minimize inductance to system ground．
$\ddagger$ On a read cycle，the read strobe remains active until the internal sample of incoming data is completed．Input data can be removed when either the read strobe or $\overline{\text { SDBEN }}$ becomes no longer active．

## 68xxx-mode bus-arbitration timing, SIF returns control

| NO. |  | $\begin{gathered} \text { 25-MHz } \\ \text { OPERATION } \end{gathered}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $220 \dagger$ | Delay time, SBCLK low in I1 cycle to SAD, SPL, SPH, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ in the high-impedance state, bus release |  | 35 |  | 35 | ns |
| $223 \mathrm{~b} \dagger$ | Delay time, SBCLK low in 11 cycle to $\overline{\text { SBHE/ }}$ /SRNW in the high-impedance state |  | 45 |  | 45 | ns |
| 224b | Delay time, SBCLK low in cycle 12 to SOWN high | 0 | 20 | 0 | 15 | ns |
| 224d | Delay time, SBCLK low in cycle 12 to SDDIR high |  | 27 |  | 22 | ns |
| 230 | Delay time, SBCLK high to either SHRQ low or $\overline{\text { SBRQ}}$ high |  | 20 |  | 15 | ns |
| $240 \dagger$ | Setup from, $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, SRNW, and $\overline{\text { SAS }}$ control signals in the high-impedance state before $\overline{\text { SOWN }}$ no longer low | 0 |  | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.

$\dagger$ In $80 \times 8 x$ mode, the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system bus transfer it controls. In $68 x x x$ mode, the system interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first system bus transfer it controls.
Figure 29. 68xxx-Mode Bus-Arbitration Timing, SIF Returns Control

## 68xxx-mode bus-release and error timing

| NO. | 1 | $\begin{gathered} \text { 25-MHz } \\ \text { OPERATION } \end{gathered}$ |  | $33-\mathrm{MHz}$ OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous input before SBCLK no longer high to assure recognition | 10 |  | 10 | s | ns |
| 208b | Hold time, asynchronous input $\overline{\text { SBRLS }}, \overline{\text { SOWN, or }} \overline{\text { SBERR }}$ after SBCLK low to assure recognition | 10 |  | 10 |  | ns |
| 208c | Hold time, $\overline{\text { SBRLS }}$ low after $\overline{\text { SOWN }}$ high | 0 |  | 0 |  | ns |
| 236 | Setup time, $\overline{\text { SBERR }}$ low before SDTACK no longer high if parameter 208a not met | 30 |  | 30 |  | ns |



NOTES: A. The system interface ignores the assertion of $\overline{\text { SBRLS }}$ if it does not own the system bus. If it does own the bus, when it detects the assertion of SBRLS, it completes any internally started DMA cycle and relinquishes control of the bus. If no DMA transfer has internally started, the system interface releases the bus before starting another.
B. If SBERR is asserted when the system interface controls the system bus, the current bus transfer is completed regardless of the value of SDTACK. If the BERETRY register is nonzero, the cycle is retried. If the BERETRY register is zero, the system interface releases control of the system bus. The system interface ignores the assertion of SBERR if it is not performing a DMA bus cycle on the system bus. When SBERR is properly asserted and BERETRY is zero, the system interface releases the bus upon completion of the current bus transfer and halts all further DMA on the system side. The error is synchronized to the local bus, and DMA stops on the local sides. The value of the SDMAADR, SDMADDRX, and SDMALEN registers in the system interface are not defined after a system-bus error.
C. In cycle-steal mode, state TX is present on every system bus transfer. In burst mode, state TX is present on the first bus transfer and whenever the increment of the DMA address register carries beyond the least significant 16 bits.
D. $\overline{\text { SDTACK }}$ is not sampled to verify that it is deasserted.
E. Unless otherwise specified, for all signals specified as a maximum delay from the end of an SBCLK transition to the signal valid, the signal is also specified to hold its previous value (including high impedance) until the start of that SBCLK transition.

Figure 30. 68xxx-Mode Bus-Release and Error Timing


Figure 31. 68xxx-Mode Bus Halt and Retry, Normal Completion With Delayed Start $\dagger$
$\dagger$ Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement can vary from waveforms shown.


Figure 32. 68xxx-Mode Bus Halt and Retry, Rerun Cycle With Delayed Start $\dagger$
† Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement can vary from waveforms shown.

- Single-Chip Token-Ring Solution
- IBM Token-Ring Network ${ }^{\text {TM }}$ Compatible
- Compatible With ISO/IEC IEEE Std. 802.5:1992 Token-Ring Access-Method and Physical-Layer Specifications
- Compatible With TI380FPA FNL PacketBlaster ${ }^{\text {TM }}$
- Glueless Memory Interface
- Digital Phase-Locked Loop
- Precise Control of Bandwidths
- Improved Jitter Tolerance
- Minimizes Accumulated Phase Slope
- Phantom Drive for Physical Insertion Onto Ring
- Differential Line Receiver With Level-Dependent Frequency Equalization
- Low-Impedance Differential Line Driver to Ease Transmit-Filter Design
- On-Chip Watchdog Timer
- Internal Crystal Oscillator for Reference-Clock Generation
- Expandable LAN-Subsystem Memory Up to 2 Mbytes
- 32-Bit Host Address Bus

80x8x or 68xxx-Type Bus and Memory Organization

- Dual-Port DMA and Direct I/O Transfers to Host Bus
- Supports 8- or 16-Bit Pseudo-DMA Operation
- 176-Pin Thin Quad Flat Package (PGF Suffix)
- $0.8-\mu \mathrm{m}$ CMOS Technology
- ESD Protection Exceeds 2000 V
- Operating Temperature Range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Token-Ring Features
- 16- or 4-Mbps Data Rates
- Supports up to 18-KByte Frame Size (16 Mbps Only)
- Supports Universal and Local Addressing
- Early Token-Release Option (16 Mbps Only)
- Built-In Real-Time Error Detection
- Automatic Frame-Buffer Management
- 2- to 33-MHz System-Bus Clock
- Slow-Clock Low-Power Mode


Figure 1. Network-Commprocessor Applications Diagram


## description

The TI380C30 is a single-chip token-ring solution, combining both the commprocessor and the physical-layer interface onto a single device. The TI380C30 supports both 16 and 4 Mbps of operation, conforms to ISO 8802-5/ IEEE 802.5-1992 standards, and has been verified to be completely IBM Token-Ring Network compatible.

The TI380C30 provides a high degree of integration as it combines the functions of the TI380C25 and the TI380C60 onto a single chip. With this chip, only local memory and minimal additional components such as PAL ${ }^{\circledR}$ devices and crystal oscillators need to be added to complete the LAN-subsystem design.
The TI380C30 provides a 32-bit system-memory address reach with a high-speed bus-master DMA interface that supports rapid communications with the host system. In addition, the TI380C30 supports direct I/O and a low-cost 8- or 16-bit pseudo-DMA interface that requires only a chip select to work directly on an $80 \times 8 \times 8$-bit slave I/O interface. Selectable $80 x 8 x$ or $68 x x x$-type host-system bus and memory organization add to design flexibility.

The TI380C30 supports addressing for up to 2 Mbytes of local memory. This expanded memory capacity can improve LAN-subsystem performance by minimizing the frequency of host LAN-subsystem communications by allowing larger blocks of information to be transferred at one time. The support of large local memory is important in applications that require large data transfers (such as graphics or data-base transfers) and in heavily loaded networks where the extra memory can provide data buffers to store data until it can be processed by the host.

The proprietary CPU used in the TI380C30 allows protocol software to be downloaded into RAM or stored in ROM in the local-memory space. By moving protocols [such as logical link control (LLC)] to the LAN-subsystem, overall system performance is increased. This is accomplished by offloading processing from the host-system to the TI380C30, which can also reduce LAN-subsystem-to-host communications. As other protocol software is developed, greater differentiation of end products with enhanced system performance is possible.

The TI380C30 includes hardware counters that provide real-time error detection and automatic frame-buffer management. These counters control system-bus retries and burst size, and track host- and LAN-subsystem-buffer status. Previously, these counters needed to be maintained in software. By integrating them into hardware, software overhead is removed and LAN-subsystem performance is improved.
The TI380C30 implements a TI-patented enhanced-address-copy-option (EACO) interface. This interface supports external address-checking devices, such as the TMS380SRA source-routing accelerator. The TI380C30 has a 128-word external I/O space in its memory to support external address-checker devices and other hardware extensions to the TMS380 architecture.

At the physical-layer interface, the Manchester-encoded data stream is received and phase aligned using an on-chip dual-digital phase-locked loop (PLL). Both the recovered clock and data are passed on to the protocol-handling circuits on the TI380C30 for serial-to-parallel conversion and data processing. On transmit, the TI380C30 buffers the output from the protocol-handling circuit and drives the media via suitable isolation and waveform-shaping components.

The TI380C30 uses CMOS technology to reduce power consumption to PCMCIA-compatible levels. Power-management features are incorporated to support Green PC compatibility.

In addition to the PLL, all other functions required to interface to an IEEE-802.5 token ring are provided. These functions include the phantom drive to control the relays within a trunk-coupling unit and wire-fault detection circuits; an internal-wrap function for self-test; and a watchdog timer to provide fail-safe deinsertion from the ring in the event of a station, microcode or commprocessor failure.
The major blocks of the TI380C30 include the communications processor (CP), the system interface (SIF), the memory interface (MIF), the protocol handler (PH), the clock generator (CG), the adapter-support function (ASF), and the physical-layer interface (PHY), as shown in the functional block diagram.

[^6]functional block diagram

$\dagger$ Signals are provided for test monitoring purposes．

## Pin Functions

| PIN |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | 1/O/ET |  |
| ATEST | 128 | E | Analog test. Should be left unconnected. |
| BTSTRP | 60 | 1 | Bootstrap. The value on BTSTRP is loaded into the BOOT bit of the SIFACL register at reset (i.e., when $\overline{\text { SRESET }}$ is asserted or the $\overline{\text { ARESET }}$ bit in the SIFACL register is set) to form a default value. BTSTRP indicates whether chapters 0 and 31 of the memory map are RAM or ROM. If these chapters are RAM, the TI380C30 is denied access to the local-memory bus until the CPHALT bit in the SIFACL register is cleared. <br> H = Chapters 0 and 31 of local memory are RAM-based (see Note 1). <br> $L=$ Chapters 0 and 31 of local memory are ROM-based. |
| CLKDIV | 56 | 1 | Clock divider select (see Note 2) $\begin{aligned} & \mathrm{H}=64-\mathrm{MHz} \text { OSCIN for } 4-\mathrm{MHz} \text { local bus } \\ & \mathrm{L}=32-\mathrm{MHz} \text { OSCIN for } 4-\mathrm{MHz} \text { local bus or } 48-\mathrm{MHz} \text { OSCIN for } 6-\mathrm{MHz} \text { local bus } \end{aligned}$ |
| DRVR+ DRVR- | $\begin{aligned} & 169 \\ & 168 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | Differential-driver data outputs (reserved) |
| $\begin{array}{\|l\|} \hline \mathrm{EQ}+ \\ \mathrm{EQ}- \end{array}$ | $\begin{aligned} & 152 \\ & 151 \end{aligned}$ | $\begin{aligned} & \mathrm{E} \\ & \mathrm{E} \end{aligned}$ | Equalization/gain points. Connections to allow frequency tuning of equalization circuit. |
| EXTINT0 EXTINT1 EXTINT2 EXTINT3 | $\begin{aligned} & \hline 54 \\ & 53 \\ & 52 \\ & 51 \\ & \hline \end{aligned}$ | 1/0 | Reserved; must be pulled high (see Note 3) |
| FRAQ | 122 | 0 | Frequency-acquisition control. FRAQ is driven by the TI380C30 PH. <br> H = Clock recovery PLL is initialized. <br> $\mathrm{L}=$ Normal operation |
| IREF | 126 | E | Internal reference. IREF allows the internal bias current of analog circuitry to be adjusted via an external resistor. |
| MACS | 3 | 1 | Reserved; must be tied low (see Note 4) |
| MADHO <br> MADH1 <br> MADH2 <br> MADH3 <br> MADH4 <br> MADH5 <br> MADH6 <br> MADH7 | $\begin{aligned} & 34 \\ & 33 \\ & 32 \\ & 31 \\ & 28 \\ & 27 \\ & 26 \\ & 25 \\ & \hline \end{aligned}$ | 1/0 | Local-memory address, data, and status bus - high byte. For the first quarter of the local-memory cycle, these bus lines carry address bits AX4 and AO to A6; for the second quarter, they carry status bits; and for the third and fourth quarters, they carry data bits 0 to 7 . The most significant bit is MADHO and the least significant bit is MADH7. |
| MADLO <br> MADL1 <br> MADL2 <br> MADL3 <br> MADL4 <br> MADL5 <br> MADL6 <br> MADL7 | $\begin{aligned} & 50 \\ & 49 \\ & 48 \\ & 44 \\ & 43 \\ & 42 \\ & 41 \\ & 40 \\ & \hline \end{aligned}$ | I/O | Local-memory address, data, and status bus - low byte. For the first quarter of the local-memory cycle, these bus lines carry address bits A7 to A14; for the second quarter, they carry address bits AX4 and AO to A6; and for the third and fourth quarters, they carry data bits 8 to 15 . The most significant bit is MADLO and the least significant bit is MADL7. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
2. The TI380FPA and TMS380SRA are currently supported only with the 4-MHz local bus in either CLKDIV state. Expansion to support the $6-\mathrm{MHz}$ local bus is under development.
3. Each pin must be individually tied to $\mathrm{V}_{\mathrm{DD}}$ with a $1-\mathrm{k} \Omega$ pullup resistor.
4. Pin should be connected to ground.

Pin Functions (Continued)

| NAME | NO. | 1/O/E $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { MAL }}$ | 2 | 0 | Memory-address latch. $\overline{\text { MAL }}$ is a strobe signal for sampling the address at the start of the memory cycle; it is used by SRAMs and EPROMs. The full 20 -bit word address is valid on MAXO, MAXPH, MAX2, MAXPL, MADH0-MADH7, and MADL0-MADL7. Three 8-bit transparent latches can be used to retain a 20 -bit static address throughout the cycle. <br> Rising edge = No signal latching <br> Falling edge $=$ Allows the above address signals to be latched |
| MAXO | 16 | $1 / 0$ | Local-memory extended-address bit. MAXO drives AXO at row-address time and A12 at column-address and data-valid times for all cycles. MAXO can be latched by $\overline{\text { MRAS. }}$. Driving A12 eases interfacing to a burn-in address (BIA) ROM. |
| MAX2 | 17 | 1/0 | Local-memory extended-address bit. MAX2 drives AX2 at row-address time, which can be latched by $\overline{\text { MRAS }}$, and A14 at column-address and data-valid times for all cycles. Driving A14 eases interfacing to a BIA ROM. |
| MAXPH | 35 | 1/0 | Local-memory extended address and parity - high byte. For the first quarter of a memory cycle, MAXPH carries the extended-address bit AX1; for the second quarter of a memory cycle, MAXPH carries the extended-address bit AXO; and for the last half of the memory cycle, MAXPH carries the parity bit for the high data byte. |
| MAXPL | 39 | I/O | Local-memory extended address and parity - low byte. For the first quarter of a memory cycle, MAXPL carries the extended-address bit AX3; for the second quarter of a memory cycle, MAXPL carries extended-address bit AX2; and for the last half of the memory cycle, MAXPL carries the parity bit for the low data byte. |
| MBCLK1 MBCLK2 | $\begin{aligned} & 173 \\ & 174 \end{aligned}$ | 0 | Local-bus clock 1 and local-bus clock 2. MBCLK1 and MBCLK2 are referenced for all local-bus transfers. MBCLK2 lags MBCLK1 by a quarter of a cycle. MBCLK1 and MBCLK2 operate according to: |
| $\overline{\text { MBEN }}$ | 24 | 0 | Buffer enable. $\overline{M B E N}$ enables the bidirectional buffer outputs on the MADH, MAXPH, MAXPL, and MADL buses during the data phase. MBEN is used in conjunction with MDDIR, which selects the buffer-output direction. <br> $H=$ Buffer output disabled <br> L = Buffer output enabled |
| $\overline{\text { MBGR }}$ | 37 | 1/0 | Reserved; must be left unconnected |
| $\overline{\text { MBIAEN }}$ | 176 | 0 | Burned-in address enable. $\overline{\text { MBIAEN }}$ is an output signal used to provide an output enable for the ROM containing the adapter's BIA. <br> $\mathrm{H}=\overline{\text { MBIAEN }}$ is driven high for any write accesses to the addresses between $>00.0000$ and $>00.000 \mathrm{~F}$, or any accesses (read/write) to any other address. <br> $\mathrm{L}=\overline{\text { MBIAEN }}$ is driven low for any read from addresses between $>00.0000$ and $>00.000 \mathrm{~F}$. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning

## Pin Functions (Continued)

| NAME | NO. | I/O/E† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { MBRQ }}$ | 36 | 1/O | Reserved; must be pulled high (see Note 3) |
| $\overline{\text { MCAS }}$ | 18 | 0 | Column-address strobe for DRAMs. The column address is valid for the $3 / 16$ of the memory cycle following the row-address portion of the cycle. $\overline{M C A S}$ is driven low every memory cycle while the column address is valid on MADLO-MADL7, MAXPH, and MAXPL, except when one of the following conditions occurs: <br> - When the address accessed is in the BIA ROM ( $>00.0000->00.000 \mathrm{~F}$ ) <br> - When the address accessed is in the EPROM memory map (i.e., when the BOOT bit in the SIFACL register is zero and an access is made between $>00.0010$ and $>00$.FFFF or $>1 F .0000$ and $>$ 1F.FFFF) <br> - When the cycle is a refresh cycle, in which case MCAS is driven low at the start of the cycle before $\overline{M R A S}$ (for DRAMs that have $\overline{\text { CAS-before- } \overline{R A S}}$ refresh). For DRAMs that do not support $\overline{\text { CAS-before- } \overline{R A S}}$ refresh, it can be necessary to disable $\overline{M C A S}$ with MREF during the refresh cycle. |
| MDDIR | 15 | I/O | Data direction. MDDIR is used as a direction control for bidirectional bus drivers. MDDIR becomes valid before $\overline{M B E N}$ becomes active. $H=T 1380 C 30 \text { memory-bus write }$ $L=T 1380 C 30 \text { memory-bus read }$ |
| $\overline{\mathrm{MOE}}$ | 23 | 0 | Memory-output enable. $\overline{M O E}$ enables the outputs of the DRAM memory during a read cycle. $\overline{\mathrm{MOE}}$ is high for EPROM or BIA ROM read cycles. <br> $H=$ Disable DRAM outputs <br> L = Enable DRAM outputs |
| $\overline{\text { MRAS }}$ | 20 | 0 | Row-address strobe for DRAMs. The row address lasts for the first $5 / 16$ of the memory cycle. $\overline{\text { MRAS }}$ is driven low every memory cycle while the row address is valid on MADLO-MADL7, MAXPH, and MAXPL for both RAM and ROM cycles. MRAS is also driven low during refresh cycles when the refresh address is valid on MADLO-MADL7. |
| MREF | 1 | O | DRAM refresh cycle in progress. MREF indicates that a DRAM refresh cycle is occurring. It is also used for disabling $\overline{M C A S}$ to all DRAMs that do not use a $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh. <br> $H=$ DRAM refresh cycle in process <br> L = Not a DRAM refresh cycle |
| $\overline{\text { MRESET }}$ | 175 | 0 | Memory-bus reset. MRESET is a reset signal generated when either the ARESET bit in the SIFACL register is set or SRESET is asserted. MRESET is used for resetting external local-bus glue logic. <br> $H=$ External logic not reset <br> $L=$ External logic reset |
| MROMEN | 4 | 0 | ROM enable. During the first $5 / 16$ of the memory cycle, $\overline{M R O M E N}$ is used to provide a chip select for ROMs when the BOOT bit of the SIFACL is zero (i.e., when code is resident in ROM, not RAM). $\overline{M R O M E N}$ can be latched by $\overline{M A L}$. $\overline{M R O M E N}$ goes low for any read from addresses $>00.0010-$ $>00$.FFFF or $>1$ F. $0000 \rightarrow>1$ F.FFFF when the BOOT bit in the SIFACL register is zero. $\overline{\text { MROMEN }}$ stays high for writes to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is 1 . During the final three quarters of the memory cycle, MROMEN outputs the A13 address signal for interfacing to a BIA ROM. This means MBIAEN, MAXO, $\overline{\text { ROMEN }}$, and MAX2 form a glueless interface for the BIA ROM. <br> $H=$ ROM disabled <br> $L=$ ROM enabled |

$\dagger I=$ input, $O=$ output, $E=$ provides external-component connection to the internal circuitry for tuning
NOTE 3: Each pin must be individually tied to $V_{D D}$ with a $1-\mathrm{k} \Omega$ pullup resistor.

## COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

## SPWS016 - JANUARY 1995

Pin Functions (Continued)

| NAME | NO. | I/O/E $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{MW}}$ | 19 | 0 | Local-memory write. $\overline{M W}$ is used to specify a write cycle on the local-memory bus. The data on the MADH0-MADH7 and MADLO-MADL7 buses is valid while $\overline{M W}$ is low. DRAMs latch data on the falling edge of $\overline{M W}$, while SRAMs latch data on the rising edge of $\overline{M W}$. <br> $H=$ Not a local-memory write cycle $L=$ Local-memory write cycle |
| NABL | 156 | 1 | Output-enable control. NABL is used in the physical-layer circuitry (see Note 3). |
| NC | $\begin{aligned} & 135 \\ & 166 \end{aligned}$ |  | These pins should be left unconnected. |
| $\overline{\mathrm{NMI}}$ | 55 | 1 | Nonmaskable interrupt request. $\overline{\mathrm{NMI}}$ must be left unconnected. |
| NSELOUTO NSELOUT1 | $\begin{gathered} 58 \\ 171 \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | Network selection outputs. NSELOUTO and NSELOUT1 are controlled by the host through the corresponding bits of the SIFACL register. The value of NSELOUTO and NSELOUT1 can be changed only while the TI380C30 is reset. |
| $\overline{\text { NSRT }}$ | 121 | 0 | Insert control. $\overline{\text { NSRT }}$ enables the phantom-driver outputs (PHOUTA and PHOUTB) through the watchdog timer for insertion onto the token ring. <br> Static high = Inactive, phantom current removed (due to watchdog timer) <br> Static low = Inactive, phantom current removed (due to watchdog timer) <br> Falling edge $=$ Active, current output on PHOUTA and PHOUTB |
| OSC32 | 5 | 0 | Oscillator output. OSC32 provides a 32-MHz clock output and can be used to drive OSCIN and one other TTL load. |
| OSCIN | 6 | 1 | External oscillator input. OSCIN provides the clock frequency to the TI 380 C 30 for a $4-\mathrm{MHz}$ or $6-\mathrm{MHz}$ internal bus (see Notes 5 and 6). |
| OSCOUT | 172 | 0 | Oscillator output   <br> CLKDIV OSCOUT  <br> L OSCIN $\div 4$ (if OSCIN $=32 \mathrm{MHz}$, OSCOUT $=8 \mathrm{MHz} ;$ <br>   if OSCIN $=48 \mathrm{MHz}$, OSCOUT $=12 \mathrm{MHz}$ ) <br> H OSCIN $\div 8$ (if OSCIN $=64 \mathrm{MHz}$, OSCOUT $=8 \mathrm{MHz}$ ) |
| PHOUTA PHOUTB | $\begin{aligned} & 139 \\ & 141 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | Phantom-driver outputs A and B. PHOUTA and PHOUTB cause insertion onto the token ring. PHOUTA and PHOUTB should be connected to the center tap of the transmit transformer secondary winding for phantom-drive generation. |
| PRTYEN | 59 | 1 | Parity enable. The value on PRTYEN is loaded into the PEN bit of the SIFACL register at reset (i.e., when SRESET is asserted or the ARESET bit in the SIFACL register is set) to form a default value. PRTYEN enables parity checking for the local memory. <br> $H=$ Local-memory data bus checked for parity (see Note 1). $L=$ Local-memory data bus not checked for parity. |
| $\overline{\text { PWRDN }}$ | 154 | 1 | Power-down control <br> H $=$ Normal operation <br> $L=$ TI380C30 physical-layer circuitry is placed into a power-down state. All TTL outputs of the physical layer are driven to the high-impedance state. |
| PXTAL | 163 | 0 | Reference-clock output. PXTALIN is synthesized from the $8-\mathrm{MHz}$ crystal oscillator used for XT1 and XT2. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
3. Each pin must be individually tied to $V D D$ with a $1-k \Omega$ pullup resistor.
5. Pin has an expanded input voltage specification.
6. A maximum of two T 380 C 30 devices can be connected to any one oscillator.

Pin Functions (Continued)

| PIN <br> NAME | NO. | I/O/E $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { RATER }}$ | 158 | 0 | $\overline{\text { RATER }}$ indicates that there are transitions on the RCV +/RCV- input pair (DRVR +/DRVR- if $\overline{\text { WRAP }}$ is asserted low) but that the transition rate is not consistent with the ring speed selected by the $\mathrm{S} / / \overline{16}$ pin. |
| RCLK | 161 | 0 | Recovered clock. RCLK is the clock recovered from the token-ring received data. For 16-Mbps operation, it is a $32-\mathrm{MHz}$ clock. For $4-\mathrm{Mbps}$ operation, it is an $8-\mathrm{MHz}$ clock. |
| $\begin{aligned} & \mathrm{RCV}+ \\ & \mathrm{RCV} \end{aligned}$ | $\begin{aligned} & 149 \\ & 147 \end{aligned}$ | $1$ | Receiver. RCV+ and RCV- are differential inputs that receive the token-ring data via isolation transformers. |
| RCVR | 162 | 0 | Recovered data. RCVR contains the data recovered from the token ring. |
| $\overline{\text { REDY }}$ | 124 | 0 | PLL ready. $\overline{\text { REDY }}$ is normally asserted (active) low. It is cleared following the assertion of FRAQ and reasserted after the data recovery PLL has been reinitialized. <br> $\mathrm{H}=$ Received data not valid <br> $L=$ Received data valid |
| RES | 137 | - | Reserved. Should be left unconnected. |
| SADH0 SADH1 SADH2 SADH3 SADH4 SADH5 SADH6 SADH7 | 110 109 108 107 106 105 101 100 | I/O | System address/data bus - high byte (see Note 1).These lines make up the most significant byte of each address word (32-bit address bus) and data word (16-bit data bus). The most significant bit is SADHO, and the least significant bit is SADH7. <br> Address multiplexing: Bits 31-24 and bits 15-8 $\ddagger$ Data multiplexing: Bits $15-8 \ddagger$ |
| SADLO SADL1 <br> SADL2 <br> SADL3 <br> SADL4 <br> SADL5 <br> SADL6 <br> SADL7 | 91 90 89 86 85 84 83 82 | I/O | System address/data bus-low byte (see Note 1). These lines make up the least significant byte of each address word (32-bit address bus) and data word (16-bit data bus). The most significant bit is SADLO, and the least significant bit is SADL7. <br> Address multiplexing: Bits 23-16 and bits 7-0 $\ddagger$ <br> Data multiplexing: Bits 7-0 $\ddagger$ |
| SALE | 80 | 0 | System address-latch enable. SALE is the enable pulse used to externally latch the 16 LSBs of the address from the SADH0 - SADH7 and SADLO - SADL7 buses at the start of the DMA cycle. Systems that implement address parity can also externally latch the parity bits (SPH and SPL) for the latched address. |
| $\overline{\text { SBBSY }}$ | 68 | 1 | System bus busy. The TI380C30 samples the value on SBBSY during arbitration (see Note 1). The sample has one of two values: <br> $H=$ Not busy. The TI380C30 can become bus master if the grant condition is met. <br> $\mathrm{L}=$ Busy. The TI380C30 cannot become bus master. |
| SBCLK | 81 | 1 | System bus clock. The T1380C30 requires the external clock to synchronize its bus timings for all DMA transfers. Valid frequencies are $2 \mathrm{MHz}-33 \mathrm{MHz}$. |
|  |  |  | Intel Mode $\overline{\text { SBHE }}$ is used for system byte high enable. $\overline{\text { SBHE }}$ is a <br> it 3-state output driven during DMA; <br>  $H=$ System byte high not enabled (see Note 1) <br> $\mathrm{L}=$ System byte high enabled |
| SBHE/SRNW | 94 | 1/0 |  SRNW is used for system read not write. SRNW serves as a control signal to indicate <br> Motorola <br> Modea read or write cycle. <br>  <br> $H=$ Read cycle (see Note 1) <br> L = Write cycle |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
$\ddagger$ Typical bit ordering for Intel ${ }^{\mathrm{TM}}$ and Motorola processor buses
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
Intel is a trademark of Intel Corporation.

Pin Functions (Continued)

| PIN |  | //0/Et | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. |  |  |
| $\overline{\text { SBRLS }}$ | 67 | 1 | System-bus release. SBRLS indicates to the T 1380 C 30 that a higher-priority device requires the system bus. The value on SBRLS is ignored when the Tl380C30 is not performing DMA. SBRLS is internally synchronized to SBCLK. <br> $H=$ The TI380C30 can hold onto the system bus (see Note 1). <br> $\mathrm{L}=$ The TI380C30 should release the system bus upon completion of current DMA cycle. If the DMA transfer is not yet complete, the SIF rearbitrates for the system bus. |
| $\overline{\text { SCS }}$ | 66 | 1 | System-chip select. $\overline{\text { SCS }}$ activates the system interface of the TI380C30 for a DIO read or write. $\begin{aligned} & H=\text { Not selected (see Note 1) } \\ & \mathrm{L}=\text { Selected } \end{aligned}$ |
| SDBEN | 95 | $\bigcirc$ | System data-bus enable. $\overline{\text { SDBEN }}$ signals to the external data buffers to begin driving data. $\overline{\text { SDBEN }}$ is activated during both DIO and DMA. <br> $\mathrm{H}=$ Keep external data buffers in the high-impedance state <br> $L=$ Cause external data buffers to begin driving data |
| SDDIR | 75 | 0 | System data direction. SDDIR provides to the external data buffers a signal indicating the direction in which the data is moving. During DIO writes and DMA reads, SDDIR is low (data direction is into the TI380C30). During DIO reads and DMA writes, SDDIR is high (data direction is out from the TI380C30). When the system interface is not involved in a DIO or DMA operation, SDDIR is high by default. |
| SHLDA/ $\overline{\text { SBGR }}$ | 74 | 1 | Intel Mode $\|$SHLDA is used for system-hold acknowledge. SHLDA indicates that the system <br> DMAA-hold request has been acknowledged. SHLDA is internally synchronized to <br> SBCLK (see Note 1). <br> $H=$ Hold request acknowledged <br> H = Hold request not acknowledged |
|  |  |  | Motorola <br> Mode SBGR is used for system bus grant. $\overline{\text { SBGR }}$ is an active-Iow bus grant, as defined in the <br> standard $68 x \times x$ interface, and is internally synchronized to SBCLK (see Note 1 ). <br> H = System bus not granted <br> L = System bus granted  |
|  |  |  | SHRQ is used for system-hold request. SHRQ is used to request control of the system bus in preparation for a DMA transfer. SHRQ is internally synchronized to SBCLK. <br> $H=$ System bus requested <br> L = System bus not requested |
| SH | 93 |  | Motorola <br> Mode $\overline{\text { SBRQ }}$ is used for system-bus request. $\overline{\text { SBRQ }}$ is used to request control of the system <br> bus in preparation for a DMA transfer. $\overline{\text { SBRQ }}$ is internally synchronized to SBCLK. <br> $H=$ System bus not requested <br> L = System bus requested  |
| SIACK | 61 | 1 | System-interrupt acknowledge. SIACK is from the host processor to acknowledge the interrupt request from the Ti380C30. <br> H = System interrupt not acknowledged (see Note 1) <br> L = System interrupt acknowledged: The TI380C30 places its interrupt vector onto the system bus. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

Pin Functions (Continued)

| PIN |  | 1/O/E才 | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |  |
| SI/M | 72 | 1 | System-Int <br> $H=$ Inte <br> (see <br> $\mathrm{L}=\mathrm{Mot}$ | /Motorola mode select. The value on $\mathrm{SI} / \overline{\mathrm{M}}$ specifies the system-interface mode. <br> compatible-interface mode selected. Intel interface can be 8 -bit or 16 -bit mode S8/SHALT description and Note 1). <br> ola-compatible-interface mode selected. Motorola-interface mode is always 16 bits. |
| SINTR/SIRQ | 73 | 0 | Intel Mode | SINTR is used for system-interrupt request. TI380C30 activates SINTR to signal an interrupt request to the host processor: <br> $H=$ Interrupt request by $T 1380 C 30$ <br> $\mathrm{L}=$ No interrupt request |
|  |  |  | Motorola Mode | $\overline{\text { SIRQ }}$ is used for system-interrupt request. Ti380C30 activates $\overline{\text { SIRQ }}$ to signal an interrupt request to the host processor. <br> $H=N o$ interrupt request <br> L = Interrupt request by TI380C30 |
| $\overline{\text { SOWN }}$ | 96 | 0 | System bus owned. $\overline{\text { SOWN }}$ indicates to external devices that TI380C30 has control of the system bus. SOWN drives the enable signal of the bus-transceiver chips that drive the address and bus-control signals. <br> $H=T 1380 C 30$ does not have control of the system bus. <br> $L=T 1380 C 30$ has control of the system bus. |  |
| SPH | 99 | 1/0 | System parity high. SPH is the optional odd-parity bit for each address or data byte transmitted over SADH0-SADH7 (see Note 1). |  |
| SPL | 92 | 1/0 | System parity low. SPL is the optional odd-parity bit for each address or data byte transmitted over SADLO-SADL7 (see Note 1). |  |
| SRAS/ $\overline{\text { SAS }}$ | 76 | 1/0 | Intel Mode | SRAS is used for system memory-address strobe (see Note 7). SRAS is used to latch the SCS and SRSX - SRS2 register input signals. In a minimum-chip system, SRAS is tied to the SALE output of the system bus. The latching capability can be defeated since the internal latch for these inputs remains transparent as long as SRAS remains high. This permits ṠRAS to be pulled high and the signals at $\overline{\text { SCS }}$, SRSX - SRS2, and SBHE to be applied independently of the SALE strobe from the system bus. During DMA, SRAS remains an input. <br> $\mathrm{H} \quad=$ Transparent mode <br> $\mathrm{L}=$ Holds latched values of $\overline{\mathrm{SCS}}, \mathrm{SRSX}$-SRS2, and $\overline{\text { SBHE }}$ <br> Falling edge $=$ Latches $\overline{\text { SCS }}$, SRSX - SRS2, and $\overline{\text { SBHE }}$ |
|  |  |  | Motorola Mode | $\overline{\text { SAS }}$ is used for sytem-memory address strobe (see Note 7). $\overline{\text { SAS }}$ is an active-low address strobe that is an input during DIO (although ignored as an address strobe) and an output during DMA. <br> $\mathrm{H}=$ Address is not valid. <br> $\mathrm{L}=$ Address is valid and a transfer operation is in progress. |

[^7]Pin Functions (Continued)

| $\begin{aligned} & \text { PIN } \\ & \text { NAME } \end{aligned}$ | NO. | //O/Et | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SRD }} / \overline{\text { SUDS }}$ | 98 | 1/0 | Intel Mode | $\overline{\mathrm{SRD}}$ is used for system-read strobe (see Note 7). $\overline{\mathrm{SRD}}$ is the active-low strobe indicating that a read cycle is performed on the system bus. SRD is an input during DIO and an output during DMA. <br> $H=$ Read cycle is not occurring. <br> $\mathrm{L}=$ If DMA, host provides data to system bus. <br> If DIO, SIF provides data to system bus. |
|  |  |  | Motorola Mode | $\overline{\text { SUDS }}$ is used for upper-data strobe (see Note 7). $\overline{\text { SUDS }}$ is the active-low upper-data strobe. SUDS is an input during DIO and an output during DMA. $H=\text { Not valid data on SADHO-SADH7 lines }$ $\mathrm{L}=\text { Valid data on SADHO-SADH7 lines }$ |
| $\overline{\text { SRDY }} / \overline{\text { SDTACK }}$ | 97 | I/O | Intel Mode | $\overline{\text { SRDY }}$ is used for system bus ready (see Note 7). $\overline{\text { SRDY }}$ indicates to the bus master that a data transfer is complete. $\overline{\text { SRDY }}$ is asynchronous but during DMA and pseudo-DMA cycles, it is internally synchronized to SBCLK. During DMA cycles, SRDY must be asserted before the falling edge of SBCLK in state T2 in order to prevent a wait state. SRDY is an output when the TI380C30 is selected for DIO; otherwise, it is an input. <br> $H=$ System bus is not ready. <br> $L=$ Data transfer is complete; system bus is ready. |
|  |  |  | Motorola Mode | $\overline{\text { SDTACK }}$ is used for system data-transfer acknowledge (see Note 7). The purpose of SDTACK is to indicate to the bus master that a data transfer is complete. SDTACK is internaily synchronized to SBCLK. During DMA cycles, SDTACK must be asserted before the falling edge of SBCLK in state T2 in order to prevent a wait state. SDTACK is an output when the TI380C30 is selected for DIO; otherwise, it is an input. <br> $H=$ System bus is not ready. <br> $L=$ Data transfer is complete; system bus is ready. |
| SRESET | 62 | 1 | System reset. SRESET is activated to place the TI380C30 into a known initial state. Hardware reset puts most of the TI380C30 outputs into the high-impedance state and places all blocks into the reset state. The Intel-mode DMA bus-width selection (S8) is latched on the rising edge of SRESET.$\begin{array}{ll} \mathrm{H} & =\text { No system reset } \\ \mathrm{L} & =\text { System reset } \\ \text { Rising edge } & =\text { Latch bus width for DMA operations (for Intel-mode applications) } \end{array}$ |  |
|  |  | 1 | Intel Mode | SRSX and SRS0-SRS2 are used for system-register select. These inputs select the word or byte to be transferred during a system DIO access. The most significant bit is SRSX and the least significant bit is SRS2 (see Note 1). $\quad \text { SRB } / \overline{\text { SBERR }}$ |
| $\begin{aligned} & \text { SRSX } \\ & \text { SRSO } \\ & \text { SRS1 } \\ & \text { SRS2/SBERR } \end{aligned}$ | $\begin{aligned} & 65 \\ & 64 \\ & 63 \\ & 70 \end{aligned}$ |  | Motorola Mode | SRSX, SRS0 and SRS1 are used for system-register select. These inputs select the word or byte to be transferred during a system DIO access. The most significant bit is SRSX and the least significant bit is SRS1 (see Note 1). $\begin{array}{cccc}  & \begin{array}{c} \text { MSb } \\ \text { Register selected } \end{array}= & & \text { SRSX } \end{array} \quad \text { SRSO } \quad \text { SRB } 1$ <br> $\overline{\text { SBERR }}$ is used for bus error. $\overline{\text { SBERR }}$ corresponds to the bus-error signal of the 68 xxx microprocessor. It is internally synchronized to SBCLK. SBERR is driven low during a DMA cycle to indicate to the TI380C30 that the cycle must be terminated (see Section 3.4.5.3 of the TMS380 Second-Generation Token-Ring User's Guide (SPWU005) for more information). |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
7. Pin should be tied to $V_{D D}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor.

Pin Functions (Continued)

| NAME | NO. | I/O/E $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { SWR }} / \overline{\text { SLDS }}$ | 77 | 1/O | Intel ModeSWR is used for system-write strobe (see Note 7). SWR is an active-low write strobe that <br> is an input during DIO and an output during DMA. <br> $H=$Write cycle is not occurring. <br> $\mathrm{L}=\quad$ If DMA, data to be driven from SIF to host bus. <br> If DIO, on the rising edge, the data is latched and written to the selected register. |
|  |  |  | Motorola $\overline{S L D S}$ is used for lower-data strobe (see Note 7). $\overline{\text { SLDS }}$ is an input during DIO and an <br> output during DMA. <br> Mode $H=$ Not valid data on SADL0-SADL7 lines <br> $\mathrm{L}=$ Valid data on SADLO-SADL7 lines |
| SXAL | 79 | 0 | System extended-address latch. SXAL provides the enable pulse used to externally latch the most significant 16 bits of the 32 -bit system address during DMA. SXAL is activated prior to the first cycle of each block DMA transfer, and thereafter as necessary (whenever an increment of the DMA address counter causes a carry out of the lower 16 bits). Systems that implement parity on addresses can use SXAL to externally latch the parity bits (available on SPL and SPH) for the DMA address extension. |
| $\overline{\text { SYNCIN }}$ | 12 | 1 | Reserved. $\overline{\text { SYNCIN }}$ must be left unconnected (see Note 1). |
| S4/16 | 155 | 1 | Speed switch. S4/ $\overline{16}$ specifies the token-ring data rate. <br> $\mathrm{H}=4$-Mbps data rate <br> $L=16-\mathrm{Mbps}$ data rate |
| S8/SHALT | 69 | 1 | S8 is used for system 8 -/16-bit bus select. S8 selects the bus width used for communications through the system interface. On the rising edge of SRESET, the TI380C30 latches the DMA bus width; otherwise, the value on S8 dynamically selects the DIO bus width. $\begin{aligned} & H=\text { Selects } 8 \text {-bit mode }(\text { see Note } 1) \\ & L=\text { Selects } 16 \text {-bit mode } \end{aligned}$ |
|  |  |  |  SHALT is used for system halt/bus error retry. If SHALT is asserted along with bus error <br> Motorola <br> Mode <br> (SBERR), the adapter retries the last DMA cycle. This is the rerun operation as defined <br> in the 68xxx specification. The BERETRY counter is not decremented by $\overline{\text { SBERR when }}$ <br> SHALT is asserted (see Section 3.4.5.3 of the TMS380 Second-Generation Token-Ring <br> User's Guide (SPWU005) for more information).  |
| $\begin{array}{\|l} \hline \text { TCLK } \\ \text { TMS } \\ \text { TDI } \\ \text { TDO } \\ \hline \end{array}$ | $\begin{gathered} \hline 7 \\ 8 \\ 165 \\ 164 \\ \hline \end{gathered}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Test ports used during the production test of the device. Should be left unconnected. |
| $\begin{aligned} & \text { TEST0 } \\ & \text { TEST1 } \\ & \text { TEST2 } \end{aligned}$ | $\begin{aligned} & 116 \\ & 115 \\ & 114 \end{aligned}$ | $1$ | Network select inputs. TEST0-TEST2 are used to select the network speed and type to be used by the $T 1380 C 30$. These inputs should be changed only during adapter reset. Connect TEST2 to VDDL: |
| $\begin{aligned} & \text { TEST3 } \\ & \text { TEST4 } \\ & \text { TEST5 } \end{aligned}$ | $\begin{aligned} & \hline 113 \\ & 112 \\ & 111 \end{aligned}$ | $1$ | Test inputs. TEST3-TEST5 should be left unconnected (see Note 1). Module-in-place test mode is achieved by tying TEST3 and TEST4 to ground. In this mode, all TI380C30 outputs are in the high-impedance state. Internal pullups on all T1380C30 inputs are disabled (except TEST3-TEST5). |
| $\overline{\text { TRST }}$ | 9 | 1 | Test-port reset. TRST should be tied to ground for normal operation of the TI380C30. <br> $\mathrm{H}=$ Reserved <br> $\mathrm{L}=$ Test ports forced to an idle state |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
7. Pin should be tied to $V_{D D}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor.

Pin Functions (Continued)

| PIN |  | VO/E $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| VDD | $\begin{gathered} \hline 14 \\ 29 \\ 45 \\ 87 \\ 103 \\ 119 \\ \hline \end{gathered}$ | - | Positive-supply voltage for output buffers. All $\mathrm{V}_{\mathrm{DD}}$ pins must be attached to the common-system power-supply plane. |
| VDDA1 | 148 | - | Positive-supply voltage for receiver circuits |
| VDDA2 | 129 | - | Positive-supply voltage for data recovery PLL |
| VDDA3 | 123 |  | Positive-supply voltage for the current-bias generator |
| $\mathrm{V}_{\text {DDD }}$ | 157 | - | Positive-supply voltage for output buffers |
| VDDL | $\begin{aligned} & 13 \\ & 47 \\ & 71 \\ & \hline \end{aligned}$ | - | Positive-supply voltage for digital logic. All $\mathrm{V}_{\mathrm{DDL}}$ pins must be attached to the common-system power-supply plane. |
| $V_{\text {DDL }}(1)$ | $\begin{aligned} & \hline 134 \\ & 146 \end{aligned}$ | - | Positive-supply voltage for digital logic. All VDDL pins must be attached to the common-system power-supply plane. |
| $\mathrm{V}_{\text {DDO }}$ | 133 | - | Positive-supply voltage for XTAL oscillator |
| $V_{\text {DDP }}$ | 138 | - | Positive-supply voltage for phantom drive |
| VDDX | 145 | - | Positive-supply voltage for transmit output |
| VSS | $\begin{gathered} 11 \\ 30 \\ 38 \\ 78 \\ 104 \end{gathered}$ | - | Ground connections for output buffers. All $\mathrm{V}_{\text {SS }}$ pins must be attached to system ground plane. |
| VSSA1 | 150 | - | Ground reference for receiver circuits |
| VSSA2 | 127 | - | Ground reference for data recovery PLL |
| $\mathrm{V}_{\text {SSA }}$ | 125 |  | Ground reference for the current-bias generator |
| VSSC | $\begin{gathered} \hline 10 \\ 21 \\ 57 \\ 102 \\ \hline \end{gathered}$ | - | Ground reference for output buffers (clean ground). All $V_{S S C}$ pins must be attached to the common-system ground plane. |
| $V_{S S C}(1)$ | 160 |  | Ground reference for output buffers |
| $V_{\text {SSD }}$ | 159 | - | Ground reference for output buffers |
| VSSL | $\begin{gathered} \hline 22 \\ 46 \\ 88 \\ 120 \\ \hline \end{gathered}$ | - | Ground reference for digitallogic. All V SSLpins mustbeattached to the common-system ground plane. |
| $V_{\text {SSL(1) }}$ | $\begin{aligned} & 136, \\ & 153 \end{aligned}$ | - | Ground reference for internal logic |
| $\mathrm{V}_{\text {SSO }}$ | 131 | - | Ground reference for XTAL oscillator |
| $V_{\text {SSP }}$ | 140 | - | Ground reference for phantom drive |
| VSSX | 142 | - | Ground reference for transmit output |
| $\overline{\text { WFLT }}$ | 167 | 0 | Phantom-wire fault. $\overline{\text { WFLT }}$ provides an indication of the presence of a short or open circuit on PHOUTA or PHOUTB. <br> $H=$ No fault <br> $L=$ Open or short. The DC fault condition is present in the phantom-drive lines. |

$\dagger I=$ input, $O=$ output, $E=$ provides external-component connection to the internal circuitry for tuning

## Pin Functions (Continued)

| PIN |  | VO/Et | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| $\overline{\text { WRAP }}$ | 170 | 0 | Internal wrap mode control. $\overline{\text { WRAP }}$ indicates the TI380C30 has placed the physical layer in the loopback-wrap mode for adapter self test. <br> $H=$ Normal ring operation <br> $L=$ Physical-layer wrap mode selected |
| XFAIL | 117 | 1 | External fail-to-match signal. An enhanced address copy option (EACO) device uses XFAIL to indicate to the TI380C30 that it should not copy the frame nor set the ARI/FCI bits in a token-ring frame due to an external address match. The ARI/FCI bits in a token-ring frame can be set due to an internal address-matched frame. If an EACO device is not used, XFAIL must be left unconnected. XFAIL is ignored when CAF mode is enabled [see table in XMATCH description section (see Note 1)]. <br> $H=$ No address match by external address checker <br> L = External address-checker-armed state |
|  |  |  | External match signal. An EACO device uses XMATCH to indicate to the TI380C30 to copy the frame and set the ARI/FCI bits in a token-ring frame. If an EACO device is not used, XMATCH must be left unconnected. XMATCH is ignored when CAF mode is enabled (see Note 1 ). <br> $\mathrm{H}=$ Address match recognized by external address checker <br> $\mathrm{L}=$ External address-checker-armed state |
|  |  |  | XMATCH XFAIL FUNCTION <br> 0 0 Armed (processing frame data) <br> 0 1 Do not externally match the frame (XFAIL takes precedence) <br> 1 0 Copy the frame <br> 1 1 Do not externally match the frame (XFAIL takes precedence) <br> Hi-Z Hi-Z Reset state (adapter not initialized) |
| $\text { XMT }+$ Хмт- | $\begin{aligned} & 143 \\ & 144 \end{aligned}$ | E | Transmit differential outputs XMT + and XMT-provide a low-impedance differential source for line drive via filtering and transformer isolation. |
| $\begin{array}{\|l\|} \hline \mathrm{XT} 1 \\ \mathrm{XT} 2 \\ \hline \end{array}$ | $\begin{aligned} & 130 \\ & 132 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{I} \\ & \mathrm{E} \end{aligned}$ | XTAL connection. An 8-MHz crystal network can be connected here to provide a reference clock for the T1380C30. Alternatively, an 8-MHz TTL clock source can be connected to XT1. |

$\dagger I=$ input, $O=$ output, $E=$ provides external-component connection to the internal circuitry for tuning
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

## COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

SPWS016 - JANUARY 1995

## architecture

The major blocks of the TI380C30 include the communications processor (CP), system interface (SIF), memory interface (MIF), protocol handler (PH), clock generator (CG), adapter-support function (ASF), and physical-layer interface. The functionality of each block is described in the following sections.

## communications processor (CP)

The CP performs the control and monitoring of the other functional blocks in the TI380C30. The control and monitoring protocols are specified by the software (downloaded or ROM-based) in local memory. Available protocols include:

- Media access control (MAC) software
- Logical link control (LLC) software
- Copy all frames (CAF) software

The CP is a proprietary 16 -bit central processing unit (CPU) with data cache and a single prefetch pipe for pipelining of instructions. These features enhance the TI380C30 maximum performance capability to about 8 million instructions per second (MIPS) with an average of about 5 MIPS.

## system interface (SIF)

The SIF performs the interfacing of the LAN subsystem to the host system. This interface may require additional logic depending on the application. The system interface can transfer information/data using any of these three methods:

- Direct memory access (DMA)
- Direct input/output (DIO)
- Pseudo-direct memory access (PDMA)

DMA (or PDMA) is used to transfer all data to/from host memory from/to local memory. The main uses of DIO are for loading the software to local memory and for initializing the TI380C30. DIO also allows command/status interrupts to occur to and from the TI380C30.
The system interface can be hardware selected for either of two modes by using $\mathrm{SI} / \overline{\mathrm{M}}$. The mode selected determines the memory organizations and control signals used. These modes are:

- The Intel mode ( $80 \times 8 x$ families): 8 -, 16 -, and 32 -bit bus devices
- The Motorola mode ( 68 xxx microprocessor family): 16 - and 32 -bit bus devices

The system interface supports host-system memory addressing up to 32 bits ( 32 -bit reach into the host system memory). This allows greater flexibility in using/accessing host-system memory. System designers are allowed to customize the system interface to their particular bus by:

- Programmable burst transfers or cycle-steal DMA operations
- Optional parity protection

These features are implemented in hardware to reduce system overhead, facilitate automatic rearbitration of the bus after a burst, or repeat a cycle when errors occur (parity or bus). Bus retries are also supported.
The system-interface hardware also includes features to enhance the integrity of the TI380C30 operation and the data. These features include the following:

- Always internally maintain odd-byte parity regardless of parity being disabled
- Monitor for the presence of a clock failure
- Provide switchable SIF speeds at 2 MHz to 33 MHz

On every cycle, the system interface compares all the system clocks to a reference clock. If any of the clocks become invalid, the TI380C30 enters the slow-clock mode which prevents latch-up of the TI380C30. If the SBCLK is invalid, any DMA cycle is terminated immediately; otherwise, the DMA cycle is completed and the TI380C30 is placed in slow-clock mode.

# TI380C30 <br> INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE 

## system interface (SIF) (continued)

When the TI380C30 enters the slow-clock mode, the clock that failed is replaced by a slow free-running clock, and the device is placed into a low-power reset state. When the failed clock(s) return to valid operation, the TI380C30 must be reinitialized.

For DMA with a $16-\mathrm{MHz}$ clock, a continuous transfer rate of $64 \mathrm{Mbps}(8 \mathrm{MBps})$ can be obtained. For DMA with a $25-\mathrm{MHz}$ clock, a continuous transfer rate of $96 \mathrm{Mbps}(12 \mathrm{MBps}$ ) can be obtained. For DMA with a $33-\mathrm{MHz}$ clock, a continuous transfer rate of 128 Mbps (16MBps) can be obtained. For 8 -bit and 16 -bit pseudo-DMA, the following data rates can be obtained:

| LOCAL BUS SPEED | 8-BIT PDMA | 16-BIT PDMA |
| :---: | :---: | :---: |
| 4 MHz | 48 Mbps | 64 Mbps |
| 6 MHz | 72 Mbps | 96 Mbps |

Since the main purpose of DIO is for downloading and initialization, the DIO transfer rate is not a significant issue.

## memory interface (MIF)

The MIF performs memory management to allow the TI380C30 to address 2 Mbytes in local memory. Hardware in the MIF allows the TI380C30 to be directly connected to DRAMs without additional circuitry. This glueless-DRAM connection includes the DRAM refresh controller. The MIF also handles all internal bus arbitration between these blocks. When required, the MIF arbitrates for the external bus.

The MIF is responsible for the memory mapping of the CPU of a task. The memory map of DRAMs, EPROMs, burned-in addresses (BIA), and external devices are appropriately addressed when required by the system interface, protocol handler when required for a DMA transfer. The memory interface is capable of a 64-Mbps continuous transfer rate when using a $4-\mathrm{MHz}$ local bus ( $64-\mathrm{MHz}$ device crystal) and a $96-\mathrm{Mbps}$ continuous transfer rate when using a $6-\mathrm{MHz}$ local bus.
protocol handler ( PH )
The PH performs the hardware-based real-time protocol functions for a token-ring LAN. Network type is determined by TESTO-TEST2. Token-ring network is determined by software and can be either 16 Mbps or 4 Mbps . These speeds are fixed by the software not by the hardware.
The PH converts the parallel-transmit data to serial-network data of the appropriate coding and converts the received serial data to parallel data. The PH data-management state machines direct the transmission/reception of data to/from local memory through the MIF. The PH buffer-management state machines automatically oversee this process, directly sending/receiving linked lists of frames without CPU intervention.

The PH contains many state machines that provide the following features:

- Transmit and receive frames
- Capture tokens
- Provide token-priority controls
- Manage the TI380C30 buffer memory
- Provide frame-address recognition (group, specific, functional, and multicast)
- Provide internal parity protection
- Control and verify the physical-layer circuitry-interface signals

Integrity of the transmitted and received data is assured by cyclic-redundancy checks (CRC), detection of network-data violations, and parity on internal data paths. All data paths and registers are optionally parity protected to assure functional integrity.

## COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

SPWS016 - JANUARY 1995
adapter-support function (ASF)
The ASF performs support functions not contained in the other blocks. The features are:

- The TI380C30 base timer
- Identification, management, and service of internal and external interrupts
- Test-pin mode control, including the unit-in-place mode for board testing
- Checks for illegal states, such as illegal opcodes and parity


## clock generator (CG)

The CG performs the generation of all internal clocks required by the other functional blocks, including the local memory-bus clocks (MBCLK1, MBCLK2). The CG also generates the reference timer used to sample all input clocks (SBCLK, OSCIN, RCLK, and PXTALIN). If no transition is detected within the period of the reference timer on any input clock signal, the CG places the TI380C30 into slow-clock mode. The frequency of the reference timer is in the range of $10 \mathrm{kHz}-100 \mathrm{kHz}$.

## physical-layer interface (PHY)

The major blocks of the TI380C30 PHY include the receiver/equalizer, clock recovery PLL, wrap function, phantom drive with wire-fault detector, and watchdog timer. Figure 2 is the block diagram illustrating these major blocks, and the functionality of each block is described in the following sections.


Figure 2. Functional Block Diagram of the PHY

## receiver

Figure 3 shows the arrangement of the line-receiver/equalizer circuit. The differential-input pair, RCV+ and RCV-, are designed to be connected to a floating winding of an isolation transformer. Each is equipped with a bias circuit to center the operating point of the differential input at approximately $V_{D D} \div 2$.
The differential-input pair consists of a pair of MOSFETs, each with an identical current source in its source terminal that is set to supply a nominal current of 1.5 mA . At low signal levels, the gain of this pair is inversely proportional to the impedance connected between their sources on EQ- and EQ+. A frequency-equalization network can be connected between EQ+ and EQ- to provide equalization for media-signal distortion.

The internal-wrap mode is provided for self test of the device. When selected by taking $\overline{W R A P}$ low, the normal input path is disabled by a multiplexer and a path is enabled from the DRVR+/DRVR-- input pair. Receiver gain, thresholds, and equalization are unchanged in the internal-wrap mode.


Figure 3. Line Receiver/Equalizer

## receiver-clock recovery

The clock and data recovery in Tl 380 C 30 is performed by an advanced, digitally controlled phase-locked loop. In contrast to the TMS38054, the PLL of the TI380C30 is digitally controlled and the loop parameters are set by internally programmed digital constants. This results in precise control of loop parameters and requires no external loop-filter components.
The TI380C30 implements an intelligent algorithm to determine the optimum phase position for data sampling and extracted-clock synthesis. The resulting action of the TI380C30 can be modeled as two cascaded PLLs as shown in Figure 4.

## receiver-clock recovery (continued)



NOTE: $f_{3 \mathrm{~dB}}=3 \mathrm{~dB}$ bandwidth of PLL
Figure 4. Dual PLL Arrangement
PLL1 represents the algorithm to recover data from the incoming stream detected by the receiver. It has a relatively high bandwidth to provide good jitter tolerance. Data and embedded-clock-phase information are fed as digital values to PLL2 that generates the extracted clock (RCLK) for the Ti380C30 commprocessor. The recovered data is sent to the TI380C30 as the RCVR signal synchronously with RCLK. In addition to sampling the RCVR signal, the TI380C30 uses RCLK to retransmit data in most cases. The lower bandwidth of PLL2 greatly reduces the rate of accumulation of data-correlated phase jitter in a token-ring network ánd provides very good accumulated-phase-slope (APS) characteristics. In addition to RCLK, the token-ring reference clock (PXTAL) and a fixed-frequency $32-\mathrm{MHz}$ clock (OSC32) are also synthesized from the $8-\mathrm{MHz}$ crystal reference.
line driver and wrap function
The line-drive function of the TI380C30 is performed by XMT+ / XMT-. Unlike the TMS38054, these pins are low-impedance outputs and require external-series resistance to provide line termination. These pins provide buffering of the differential signal from the PH on DRVR+/DRVR- with action to control skew and asymmetry, and with no retiming in the transmit path.
The wrap function is designed to provide a signal path for system self-test diagnostics. When the PH drives $\overline{\text { WRAP }}$ low, the receiver inputs are ignored and the transmit signal is fed to the receiver input circuitry via a multiplexer. In the internal wrap mode, WRAP can be checked by observing the signal amplitude at the equalization pins, EQ+ and EQ-. Equalization is active at this signal level, although the signal does not exhibit the high-frequency attenuation effects for which equalization is intended to compensate. During wrap mode, both XMT+ / XMT- are driven to a low state to prevent any dc current flowing in the isolation transformer.

## phantom driver and wire-fault detection

The phantom-drive circuit under control of $\overline{\text { NSRT }}$ generates a dc voltage on both of the phantom-drive outputs, PHOUTA and PHOUTB. In order to maintain the phantom drive, NSRT is toggled by the TI380C30 at least once every 20 ms . A watchdog timer is included in the TI380C30 to remove the phantom drive if NSRT does not have the required transitions.
The watchdog timer is normally not allowed to expire because it is being reinitialized at least every 20 ms . If there is a problem in the TI380C30 or its microcode resulting in failure to toggle $\overline{\text { NSRT, the timer expires in a maximum }}$ of 22 ms . If this happens, the phantom drive is deasserted and remains so until the next falling edge of $\overline{\text { NSRT. }}$ The watchdog timer requires no external-timing components. When the phantom drive is deasserted, the phantom-drive lines are actively pulled low, reaching a level of 1 V or less within 50 ms .

## phantom driver and wire-fault detection (continued)

The dc voltage from PHOUTA and PHOUTB is superimposed on the transmit-signal pair to the trunk-coupling unit (TCU) to request that the station be inserted into the ring. This is achieved by connecting the transmit-signal pair to the center of the secondary winding of the transmit-isolation transformer. Since PHOUTA and PHOUTB are connected to the media side of the isolation transformer, they require extensive protection against line surges. A capacitor is connected between the two phantom lines to provide an ac path for the transmit signal, while PHOUTA and PHOUTB independently drive the dc voltage on each of the transmit lines allowing for independent wire-fault detection on each.
The phantom voltage is detected by the TCU, causing the external wrap path from the transmitter outputs back to the receiver inputs to be broken and the ring to be broken. A signal connection is established from the ring to the receiver inputs and from the transmitter outputs to the ring. The return current from the dc-phantom voltage on the transmit pair is returned to the station via the receive pair. This provides some measure of wire-fault detection on the receive lines. The phantom-drive outputs are current limited to prevent damage if short circuited. They detect either an abnormally high or an abnormally low load current at either output corresponding to a short or an open circuit in the ring or TCU wiring. Either type of fault results in the wire-fault indicator output ( $\overline{W F L T}$ ) to be driven low. The logic state of WFLT is high when the phantom drive is not active.

## frequency acquisition and REDY

Unlike its predecessors, the TMS3805x family, the data-recovery PLL of the TI380C30 does not require constant frequency monitoring; neither is it necessary to recenter its frequency via the FRAQ control line. When the TI380C30 PH asserts FRAQ, it initiates a reset of the clock-recovery PLL. The REDY signal is deasserted for the duration of this action and reasserted low when it is complete (a maximum of $3 \mu \mathrm{~s}$ later). This low-going transition of $\overline{\text { REDY }}$ is required by the TI380C30 following the setting of FRAQ high to indicate to the PH that any frequency error that it could have detected has been corrected.

## power-down control

The TI380C30 physical-layer interface can be disabled by the $\overline{\text { PWRDN }}$ signal. If $\overline{\text { PWRDN }}$ is taken low, all outputs of the physical-layer interface are in the high-impedance state and all internal logic is powered down, bringing power consumption to a very low level. Upon removing PWRDN, the device resets and initializes itself. This process could take up to 2 ms and care should be taken to ensure that the system does not require stable clocks during this period.

## user-accessible hardware registers and T1380C30-internal pointers

The following tables show how to access internal data via pointers and how to address the registers in the host interface. The SIFACL register, which directly controls device operation, is described in detail. The adapter-internal pointers table on the following page is defined only after TI380C30 initialization and until the OPEN command is issued. These pointers are defined by the TI380C30 software (microcode), and this table describes the release 2.x software.

## Adapter-Internal Pointers for Token Ring $\dagger$

| ADDRESS | DESCRIPTION |
| :---: | :---: |
| >00.FFF8 $\ddagger$ | Pointer to software raw microcode level in chapter 0 |
| $>00 . \mathrm{FFFA} \ddagger$ | Pointer to starting location of copyright notices. Copyright notices are separated by a $>0 \mathrm{~A}$ character and terminated by a $>00$ character in chapter 0 . |
| $>01.0 \mathrm{~A} 00$ | Pointer to burned-in address in chapter 1 |
| $>01.0 \mathrm{~A} 02$ | Pointer to software level in chapter 1 |
| $>01.0 \mathrm{~A} 04$ | Pointer to Ti380C30 addresses in chapter 1: <br> Pointer + 0 node address <br> Pointer +6 group address <br> Pointer + 10 functional address |
| $>01.0406$ | Pointer to TI380C30 parameters in chapter 1: <br> Pointer + 0 physical-drop number <br> Pointer +4 upstream neighbor address <br> Pointer + 10 upstream physical-drop number <br> Pointer + 14 last ring-poll address <br> Pointer + 20 reserved <br> Pointer +22 transmit access priority <br> Pointer +24 source class authorization <br> Pointer + 26 last attention code <br> Pointer +28 source address of the last received frame <br> Pointer +34 last beacon type <br> Pointer +36 last major vector <br> Pointer +38 ring status <br> Pointer +40 soft-error timer value <br> Pointer +42 ring-interface error counter <br> Pointer +44 local ring number <br> Pointer + 46 monitor error code <br> Pointer +48 last beacon-transmit type <br> Pointer +50 last beacon-receive type <br> Pointer +52 last MAC-frame correlator <br> Pointer + 54 last beaconing-station UNA <br> Pointer +60 reserved <br> Pointer +64 last beaconing-station physical-drop number |
| $>01.0 \mathrm{~A} 08$ | Pointer to MAC buffer (a special buffer used by the software to transmit adapter-generated MAC frames) in chapter 1 |
| $>01.0 \mathrm{~A} 0 \mathrm{~A}$ | Pointer to LLC counters in chapter 1: <br> Pointer + 0 MAX_SAPs <br> Pointer + 1 open SAPs <br> Pointer + 2 MAX_STATIONs <br> Pointer + 3 open stations <br> Pointer +4 available stations <br> Pointer + 5 reserved |
| $>01.0 \mathrm{AOC}$ | Pointer to 4-/16-Mbps word flag. If zero, the adapter is set to run at 4 Mbps . If nonzero, the adapter is set to run at 16 Mbps . |
| $>01.0 \mathrm{AOE}$ | Pointer to total TI380C30 RAM found in 1K bytes in RAM allocation test in chapter 1. |

$\dagger$ This table describes the pointers for release $2 . x$ of the TI380C30 software.
$\ddagger$ This address valid only for microcode release 2.x

## User-Access Hardware Registers

| $80 \times 8 \times 16$-BIT MODE: (SI/ $\bar{M}=1, \mathrm{~S} / \overline{\text { SHALT }}=0) \dagger$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D TRAN |  | $\begin{gathered} \text { NORMAL MODE } \\ \text { SBHE }=0 \\ \text { SRS2 }=0 \end{gathered}$ |  | $\begin{aligned} & \text { PSEUDO-DMA MODE ACTIVE } \\ & \overline{\text { SBHE }}=0 \\ & \text { SRS2 }=0 \end{aligned}$ |  |
| BYTE TRANSFERS |  |  | $\begin{aligned} & \overline{\text { SBHE }}=0 \\ & \text { SRS2 }=1 \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{SBHE}}=1 \\ & \text { SRS2 }=0 \end{aligned}$ | $\begin{aligned} & \overline{\text { SBHE }}=0 \\ & \text { SRS2 }=1 \end{aligned}$ | $\begin{aligned} & \hline \overline{\text { SBHE }}=1 \\ & \text { SRS2 }=0 \end{aligned}$ |
| SRSX | SRSO | SRS1 |  |  |  |  |
| 0 | 0 | 0 | SIFDAT MSB | SIFDAT LSB | SDMADAT MSB | SDMADAT LSB |
| 0 | 0 | 1 | SIFDAT/INC MSB | SIFDAT/INC LSB | DMALEN MSB | DMALEN LSB |
| 0 | 1 | 0 | SIFADR MSB | SIFADR LSB | SDMAADR MSB | SDMAADR LSB |
| 0 | 1 | 1 | SIFCMD | SIFSTS | SDMAADX MSB | SDMAADX LSB |
| , | 0 | 0 | SIFACL MSB | SIFACL LSB | SIFACL MSB | SIFACL LSB |
| 1 | 0 | 1 | SIFADR MSB | SIFADR LSB | SIFADR MSB | SIFADR LSB |
| 1 | 1 | 0 | SIFADX MSB | SIFADX LSB | SIFADX MSB | SIFADX LSB |
| 1 | 1 | 1 | DMALEN MSB | DMALEN LSB | DMALEN MSB | DMALEN LSB |

$\dagger \overline{\mathrm{SBHE}}=1$ and SRS2 $=1$ are not defined
$80 \times 8 \times 8$-BIT MODE: $(S / / \bar{M}=1, S 8 / \overline{\text { SHALT }}=1)$

| SRSX | SRS0 | SRS1 | SRS2 | NORMAL MODE $\overline{\mathrm{SBHE}}=\mathrm{X}$ | PSEUDO-DMA MODE ACTIVE $\overline{\text { SBHE }}=\mathrm{X}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | SIFDAT LSB | SDMADAT LSB |
| 0 | 0 | 0 | 1 | SIFDAT MSB | SDMADAT MSB |
| 0 | 0 | 1 | 0 | SIFDAT/INC LSB | DMALEN LSB |
| 0 | 0 | 1 | 1 | SIFDAT/INC MSB | DMALEN MSB |
| 0 | 1 | 0 | 0 | SIFADR LSB | SDMAADR LSB |
| 0 | 1 | 0 | 1 | SIFADR MSB | SDMAADR MSB |
| 0 | 1 | 1 | 0 | SIFSTS | SDMAADX LSB |
| 0 | 1 | 1 | 1 | SIFCMD | SDMAADX MSB |
| 1 | 0 | 0 | 0 | SIFACL LSB | SIFACL LSB |
| 1 | 0 | 0 | 1 | SIFACL MSB | SIFACL MSB |
| 1 | 0 | 1 | 0 | SIFADR LSB | SIFADR LSB |
| 1 | 0 | 1 | 1 | SIFADR MSB | SIFADR MSB |
| 1 | 1 | 0 | 0 | SIFADX LSB | SIFADX LSB |
| 1 | 1 | 0 |  | SIFADX MSB | SIFADX MSB |
| 1 | 1 | 1 | 0 | DMALEN LSB | DMALEN LSB |
| 1 | 1 | 1 | 1 | DMALEN MSB | DMALEN MSB |


| 68xxx MODE: (SI/M $=0)^{\ddagger}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TRAN |  | $\begin{aligned} & \text { NORMAL MODE } \\ & \overline{\text { SUDS }}=0 \\ & \overline{\text { SLDS }}=0 \end{aligned}$ |  | PSEUDO-DMA MODE ACTIVE$\begin{aligned} & \text { SUDS }=0 \\ & \hline \text { SLDS }=0 \end{aligned}$ |  |
|  | TRANS |  | $\begin{aligned} & \text { SUDS }=0 \\ & \text { SLDS }=1 \end{aligned}$ | $\begin{aligned} & \hline \text { SUDS }=1 \\ & \text { SLDS }=0 \end{aligned}$ | $\begin{aligned} & \overline{\text { SUDS }}=0 \\ & \text { SLDS }=1 \end{aligned}$ | $\begin{aligned} & \overline{\text { SUDS }}=1 \\ & \overline{\text { SLDS }}=0 \end{aligned}$ |
| SRSX | SRSO | SRS1 |  |  |  |  |
| 0 | 0 | 0 | SIFDAT MSB | SIFDAT LSB | SDMADAT MSB | SDMADAT LSB |
| 0 | 0 | 1 | SIFDAT/INC MSB | SIFDAT/INC LSB | DMALEN MSB | DMALEN LSB |
| 0 | 1 | 0 | SIFADR MSB | SIFADR LSB | SDMAADR MSB | SDMAADR LSB |
| 0 | 1 | 1 | SIFCMD | SIFSTS | SDMAADX MSB | SDMAADX LSB |
| 1 | 0 | 0 | SIFACL MSB | SIFACL LSB | SIFACL MSB | SIFACL LSB |
| 1 | 0 | 1 | SIFADR MSB | SIFADR LSB | SIFADR MSB | SIFADR LSB |
| 1 | , | 0 | SIFADX MSB | SIFADX LSB | SIFADX MSB | SIFADX LSB |
| 1 | 1 | 1 | DMALEN MSB | DMALEN LSB | DMALEN MSB | DMALEN LSB |

$\ddagger 68 x x x$ mode is always 16 bit.

## SIF adapter-control register (SIFACL)

The SIFACL register allows the host processor to control and to some extent reconfigure the T1380C30 under software control.

## SIFACL Register

| Bit\# | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | T E S S T 0 | T <br>  <br> E <br>  <br>  <br>  <br> 1 | T <br> E <br> S <br> T | - | SWHLDA | SWDDIR | SWHRQ | PSDMAEN | ARESET | CPHALT | BOOT | LBP | SINTEN | PEN | NSEL OUTO | NSEL OUT1 |
|  | R | R | R |  | RP - 0 | R-u | R-0 | RS -0 | RW -0 | RP -b | RP -b | $\begin{gathered} \text { RW } \\ -0 \end{gathered}$ | RW-1 | RP-p | RP-0 | RP-1 |

Legend:

| $R$ | $=$ Read |
| ---: | :--- |
| $W$ | $=$ Write |
| $P$ | $=$ Write during ARESET $=1$ only |
| $S$ | $=$ Set only |
| $-n$ | $=$ Value after reset |
| $b$ | $=$ Value on BTSTRP |
| $p$ | $=$ Value on PRTYEN |
| $u=$ | $=$ Indeterminate |

## Bits 0-2: Value on TESTO and TEST2 pins

Read only and always reflects the value on the corresponding device pins. This allows the host $\mathrm{S} / \mathrm{W}$ to determine speed configuration. If the network speed and type are software configurable, these bits can be used to determine which configurations are supported by the network hardware.

TESTO TEST1 TEST2 Description

| L | NC | $H$ | 16-Mbps token ring |
| :--- | :---: | :---: | :--- |
| $H$ | NC | $H$ | 4-Mbps token ring |
| X | X | L | Reserved |

Bit 3: Reserved. Read data is indeterminate.

Bit 4: SWHLDA - Software-Hold Acknowledge
Allows the function of SHLDA / $\overline{\text { SBGR }}$ to be emulated from software control for pseudo-DMA mode.

| PSDMAEN | SWHLDA | SWHRQ | RESULT |
| :---: | :---: | :---: | :--- |
| $0 \dagger$ | X | X | SWHLDA value in the SIFACL register cannot be set to a one. |
| $1 \dagger$ | 0 | 0 | No pseudo-DMA request pending |
| $1 \dagger$ | 0 | 1 | Indicates a pseudo-DMA request interrupt |
| $1 \dagger$ | 1 | X | Pseudo-DMA process in progress |

$\dagger$ The value on SHLDA / $\overline{\text { SBGR }}$ is ignored.

## Bit 5: $\quad$ SWDDIR - Current SDDIR-Signal Value

Contains the current value of the pseudo-DMA direction. This enables the host to easily determine the direction of DMA transfers, which allows system DMA to be controlled by system software.
$0=$ Pseudo DMA from host system to TI380C30
$1=$ Pseudo DMA from TI380C30 to host system

Bit 6: $\quad$ SWHRQ — Current SHRQ-Signal Value
Contains the current value on SHRQ/ $\overline{\mathrm{SBRQ}}$ when in Intel mode and the inverse of the value on SHRQ/SBRQ in Motorola mode. This enables the host to easily determine if a pseudo-DMA transfer is requested.

$$
\text { INTEL MODE }(\mathrm{SI} / \overline{\mathrm{M}}=\mathrm{H})
$$

$0=$ System bus not requested
1 = System bus requested

MOTOROLA MODE (SI/ $\bar{M}=\mathrm{L}$ )
System bus not requested
System bus requested

Bit 7: PSDMAEN - Pseudo-System-DMA Enable
Enables pseudo-DMA operation
$0=$ Normal bus-master DMA operation is possible.
$1=$ Pseudo-DMA operation selected. Operation dependent on the values of the SWHLDA and SWHRQ bits in the SIFACL register.

## Bit 8: ARESET — Adapter Reset

Is a hardware reset of the TI380C30. This bit has the same effect as $\overline{\text { SRESET except that the }}$ DIO interface to the SIFACL register is maintained. This bit is set to 1 if a clock failure is detected (OSCIN, PXTALIN, RCLK, or SBCLK not valid).
$0=$ The TI380C30 operates normally.
$1=$ The TI380C30 is held in the reset condition.

## Bit 9: CPHALT - Communications-Processor Halt

Controls the TI380C30 processor access to the internal TI380C30 buses. This prevents the TI380C30 from executing instructions before the microcode has been downloaded.
$0=$ The Ti380C30 processor can access the internal Ti380C30 buses.
$1=$ The TI380C30 processor is prevented from accessing the internal-adapter buses.

## Bit 10: BOOT — Bootstrap CP Code

Indicates whether the memory in chapters 0 and 31 of the local-memory space is RAM or ROM/PROM/EPROM. This bit controls the operation of MCAS and MROMEN.
$0=$ ROM/PROM/EPROM memory in chapters 0 and 31
$1=$ RAM memory in chapters 0 and 31

Bit 11: LBP — Local-Bus Priority
Controls the priority levels of devices on the local bus
$0=$ No external devices (such as TI380FPA) are used with the Ti380C30.
$1=$ An external device (such as TI380FPA) is used with the TI380C30. This allows external bus master to operate at the necessary priority on the local bus
If the system uses the TMS380SRA only, the bit must be set to 0 . If the system uses both the TMS380SRA and the TI380FPA, the bit must be set to 1 .

Bit 12: $\quad$ SINTEN - System-Interrupt Enable
Allows the host processor to enable or disable system-interrupt requests from the TI380C30. The system-interrupt request from the TI380C30 is on SINTR/SIRQ. The following equation shows how SINTR/ $\overline{\operatorname{SIRQ}}$ is driven. The table also explains the results of the states.


| PSDMAEN | SWHRQ | SWHLDA | SINTEN | SYSTEM <br> INTERRUPT <br> (SIFSTS <br> REGISTER) | RESULT |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $1 \dagger$ | 1 | 1 | X | X | Pseudo DMA is active. |
| $1 \dagger$ | 1 | 0 | X | X | The TI380C30 generated a system interrupt for a pseudo DMA. |
| $1 \dagger$ | 0 | 0 | X | X | Not a pseudo-DMA interrupt |
| X | X | X | 1 | 1 | The TI380C30 generates a system interrupt. |
| 0 | X | X | 1 | 0 | The TI380C30 does not generate a system interrupt. |
| 0 | X | X | 0 | X | The TI380C30 cannot generate a system interrupt. |

$\dagger$ The value on SHLDA / $\overline{\text { SBGR }}$ is ignored.
Bit 13: PEN - Parity Enable
Determines whether data transfers within the TI380C30 are checked for parity.
$0=$ Data transfers are not checked for parity.
1 = Data transfers are checked for correct odd parity.
Bit 14-15: NSELOUTO, NSELOUTO 1 - Network-Selection Outputs
Values control NSELOUTO and NSELOUT1. These bits can be modified only while the ARESET bit is set.
These bits can be used to software configure a TI380C30: NSELOUTO should be connected to TESTO (TEST1 should be left unconnected and TEST2 should be tied high). NSELOUTO and NSELOUT1 are used to select network speed as shown in the table below:

| NSELOUTO | NSELOUT1 | SELECTION |
| :---: | :---: | :--- |
| 0 | 0 | Reserved |
| 0 | 1 | $16-$ Mbps token ring |
| 1 | 0 | Reserved |
| 1 | 1 | 4 -Mbps token ring |

At power up, these bits are set corresponding to $16-\mathrm{Mbps}$ token ring (NSELOUT1 $=1$, NSELOUTO = 0).

## SIFACL control for pseudo-DMA operation

Pseudo DMA operation is software controlled by using five bits in the SIFACL register. The logic model for the SIFACL-register control of pseudo-DMA operation is shown in Figure 2.


Figure 5. Pseudo-DMA Logic Related to SIFACL Bits

TI380C30

## INTEGRATED TOKEN-RING

COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE
SPWS016 - JANUARY 1995
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage, V ${ }_{\text {DD }}$ (see Note 8) | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range (see Note 8) | -0.5 V to 7 V |
| Output voltage range | -0.5 V to 7 V |
| Power dissipation | 1.25 W |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 8: Voltage values are with respect to $V_{S S}$, and all $V_{S S}$ pins should be routed so as to minimize inductance to system ground.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
|  |  | TTL-level signal | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | OSCIN | 2.4 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  | RCLK, PXTALIN, RCVR | 2.6 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  | Low-level input voltage, TTL-level signal (see Note 9) |  | -0.3 |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current | TTL outputs |  |  | -400 | $\mu \mathrm{A}$ |
| IOL | High-level output current (see Note 10) | TTL outputs |  |  | 2 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{C}}$ | Operating case temperature |  |  |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 9. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
10. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS $\ddagger$ |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, TTL-level signal (see Note 11) |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{IOH}=\mathrm{MAX}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage, TTL-level signal |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{IOL}=\mathrm{MAX}$ |  | 0.6 | V |
| 10 | High-impedance output current |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $V_{D D}=M A X$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | -20 |  |
| 1 | Input current, any input or input/output |  | $\mathrm{V}_{1}=\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| ICC | Supply current | Normal mode | $V_{D D}=M A X$ |  |  | 160 | mA |
|  |  | Power-down mode | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 5 |  |
| $\mathrm{C}_{i}$ | Input capacitance, any input |  | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 15 | pF |
| $\mathrm{C}_{0}$ | Output capacitance, any output or input/output |  | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 15 | pF |

$\ddagger$ For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions.
NOTE 11: The following signals require an external pullup resistor: SRAS/SAS, $\overline{\text { SRDY/SDTACK, }} \overline{\mathrm{SRD}} / \overline{\mathrm{SUDS}}, \overline{\mathrm{SWR}} / \overline{\mathrm{SLDS}}$, EXTINTO-EXTINT3, and MBRQ.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)
receiver input (RCV+ and RCV-)

| PARAMETER |  | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{B}}$ | Receiver-input bias voltage | See Note 12 | $\mathrm{V}_{\text {SB }}$-1 | $\mathrm{V}_{\text {SB }+1}$ | V |
| $V_{T+}$ | Rising-input threshold voltage | $\mathrm{V}_{\text {ICM }}=\mathrm{V}_{\text {SB }}, \quad \mathrm{R}_{\text {tst }}=330 \Omega$, See Notes 12, 13, and Figure 6 |  | 20 | mV |
| $V_{T-}$ | Falling-input threshold voltage | $\mathrm{V}_{\text {ICM }}=\mathrm{V}_{\text {SB }}, \quad \mathrm{R}_{\text {tst }}=330 \Omega$, See Notes 12, 13, and Figure 6 | -20 |  | mV |
| $\mathrm{V}_{\text {AT }}$ | Asymmetry threshold voltage, ( $\mathrm{V}_{\mathrm{T}_{+}+}+\mathrm{V}_{\mathrm{T}_{-}}$) | $\mathrm{V}_{\text {ICM }}=\mathrm{V}_{\text {SB }}, \quad \mathrm{R}_{\text {tst }}=330 \Omega$, See Notes 12, 13, and Figure 6 | -10 | 10 | mV |
| $\mathrm{V}_{\mathrm{r}}(\mathrm{CM})$ | Rising-input common-mode rejection $\left[V_{T_{+}}\left(@ V_{S B}+0.5 \mathrm{~V}\right)-V_{T_{+}}\left(@ V_{S B}-0.5 \mathrm{~V}\right)\right]$ | See Notes 12, 13, and Figure 6 | -15 | 15 | mV |
| $\mathrm{V}_{\mathrm{f}}(\mathrm{CM})$ | Falling-input common-mode rejection $\left[\mathrm{V}_{T_{+}}\left(@ \mathrm{~V}_{\mathrm{SB}}+0.5 \mathrm{~V}\right)-\mathrm{V}_{\mathrm{T}_{+}}\left(@ \mathrm{~V}_{\mathrm{SB}}-0.5 \mathrm{~V}\right)\right]$ | See Notes 12, 13, and Figure 6 | -15 | 15 | mV |
| $1 /(\mathrm{RCVR})$ | Receiver input current | Both inputs at $V_{S B}$, See Note 12 and Figure 6 | -25 | 25 | $\mu \mathrm{A}$ |
|  |  | Input under test at $\mathrm{V}_{\mathrm{SB}}+1 \mathrm{~V}$, Other input at $\mathrm{V}_{\mathrm{SB}}-1 \mathrm{~V}$, <br> See Notes 12 and 13 and Figure 6 | 300 | 700 |  |
|  |  |  | -300 | -700 |  |
| ${ }^{\text {I EQB }}$ | Equalizer bias current | $\begin{array}{\|l} \hline E Q+\text { and } E Q-\text { biased at } V_{D D}-3 V \\ R C V+\text { and } R C V \text { - at } V_{D D}-3 V \text {, See Figure } 6 \\ \hline \end{array}$ | 1.3 | 1.7 | mA |
| $\mathrm{V}_{\text {EQW }}$ | Equalizer wrap voltage | $\overline{\text { WRAP }}=$ low, $\quad$ See Figure 6 | 130 | 0 | mV |

NOTES: 12. $V_{S B}$ is the self-bias voltage of the input pair $R C V_{+}$and $R C V-$. It is defined as $\mathrm{V}_{\mathrm{SB}}=\left(\mathrm{V}_{\mathrm{SB}_{+}+}+\mathrm{V}_{\mathrm{SB}_{-}}\right) \div 2$ (where $\mathrm{V}_{\mathrm{SB}_{+}}$is the self-bias voltage of $R C V_{+} ; V_{S B-}$ is the self-bias voltage of $\left.R C V-\right)$. The self-bias voltage of both pins is approximately $V_{D D} \div 2$.
13. $V_{I C M}$ is the common-mode voltage applied to RCV + and RCV-.
phantom driver (PHOUTA and PHOUTB)

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| VOH High-level output voltage | $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 4.1 |  | V |
|  | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 3.8 |  | V |
| IOS Short-circuit output current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -4 | -20 | mA |
| IOL Low-level output current | $V_{O}=V_{D D}$ | -1 | -10 | mA |
| IOZH Off-state output current with high-level voltage applied | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | -100 | 100 | $\mu \mathrm{A}$ |
| IOZL Off-state output current with low-level voltage applied | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -100 | 100 | $\mu \mathrm{A}$ |

wire fault (WFLT) (see Notes 14 and 15)

| PARAMETER |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| RLS | Phantom load resistance detected as short circuit |  | 0.15 | k ת |
| RLO | Phantom load resistance detected as open circuit | 50 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{LN}}$ | Phantom load resistance dectected as normal | 2.9 | 5.5 | $\mathrm{k} \Omega$ |

NOTES: 14. The wire-fault circuit recognizes a fault condition for any phantom-drive load resistance to ground of greater than RLO or any load resistance less than RLS. Any resistance in the range specified for RLN is not recognized as a wire fault. A fault condition on either PHOUTA or PHOUTB results in the WFLT signal being asserted (low).
15. Resistor ( $R_{L S}, R_{L O}, R_{L N}$ ) connected from output under test to ground, other output loaded with $4.1 \Omega$ to ground.

## electrical characteristics over recommended ranges of supply voltage and operating free-air

 temperature (unless otherwise noted) (continued)
## PLL characteristics

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {FILT }} \quad$ Reference PLL operating filter voltage | $\mathrm{t}_{\mathrm{C}(\mathrm{XT} 1)}=125 \mathrm{~ns}$ | 1.8 | 3.8 | V |

crystal-oscillator characteristics

|  | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{SB}}(\mathrm{XT} 1)$ | Input self-bias voltage |  | 1.83 .8 | V |
| $\mathrm{IOH}(\mathrm{XT2})$ | Output high-level current | $\begin{aligned} & V_{(X T 2)}=V_{S B}(X T 1) \\ & V_{(X T 1)}=V_{S B}(X T 1)+0.5 \mathrm{~V} \end{aligned}$ | -3.5 -6.5 | mA |
| IOL(XT2) | Output low-level current | $\begin{aligned} & V_{(X T 2)}=V_{S B}(X T 1) \\ & V_{(X T 1)}=V_{S B}(X T 1)-0.5 \mathrm{~V} \end{aligned}$ | 0.71 .3 | mA |

## timing parameters

The timing parameters for the signals of TI380C30 are shown in the following tables and are illustrated in the accompanying figures. The purpose of these figures and tables is to quantify the timing relationships among the various signals. The parameters are numbered for convenience.
static signals
The following table lists signals that are not allowed to change dynamically and therefore have no timing associated with them. They should be strapped high, low, or left unconnected as required.

| SIGNAL | FUNCTION |
| :--- | :--- |
| SI/M | Host-processor select (Intel/Motorola) |
| CLKDIV | Reserved |
| BTSTRP | Default-bootstrap mode (RAM/ROM) |
| PRTYEN | Default-parity select (enabled/disabled) |
| TEST0 | Test pin indicates network type |
| TEST1 | NC |
| TEST2 | Test pin indicates network type |
| TEST3 | Test pin for TI manufacturing test $\dagger$ |
| TEST4 | Test pin for TI manufacturing test $\dagger$ |
| TEST5 | Test pin for TI manufacturing test $\dagger$ |

$\dagger$ For unit-in-place test

## timing parameter symbology

Some timing parameter symbols have been created in accordance with JEDEC Standard 100-A. In order to shorten the symbols, some of the signal names and other related terminology have been abbreviated as shown below:

| DR | DRVR | RS | $\overline{\text { SRESET }}$ |
| :--- | :--- | :--- | :--- |
| DRN | $\overline{\text { DRVR }}$ | VDD | $V_{D D L}, V_{D D}$ |

Lower-case subscripts are defined as follows:

| c | cycle time | r | rise time |
| :--- | :--- | :---: | :--- |
| d | delay time | sk | skew |
| h | hold time | su | setup time |
| w | pulse duration (width) | t | transition time |

The following additional letters and phrases are defined as follows:

| H | High | Z | High impedance |
| :---: | :--- | :---: | :--- |
| L | Low | Falling edge | No longer high |
| V | Valid | Rising edge | No longer low |

## PARAMETER MEASUREMENT INFORMATION

Outputs are driven to a minimum high－logic level of 2.4 V and to a maximum low－logic level of 0.6 V ．These levels are compatible with TTL devices．
Output transition times are specified as follows：For a high－to－low transition on either an input or output signal， the level at which the signal is said to be no longer high is 2 V and the level at which the signal is said to be low is 0.8 V ．For a low－to－high transition，the level at which the signal is said to be no longer low is 0.8 V and the level at which the signal is said to be high is 2 V ，as shown below．
The rise and fall times are not specified but are assumed to be those of standard TTL devices，which are typically 1.5 ns ．


## test measurement

The test－load circuit shown in Figure 6 represents the programmable load of the tester pin electronics that are used to verify timing parameters of T 380 C 30 output signals．

（a）TTL－OUTPUT TEST LOAD

（c）Iref TEST CIRCUIT

（b）XMT＋and XMT－TEST LOAD

（d）EQUALIZER TEST CIRCUIT

Where：IOL $=2 \mathrm{~mA}$, dc－level verification（all outputs）
IOH $=400 \mu \mathrm{~A}$（all outputs）
V LOAD $=1.5 \mathrm{~V}$ ，typical dc－level verification or 0.7 V ，typical timing verification
$\mathrm{C}_{\mathrm{T}} \quad=65 \mathrm{pF}$ ，typical load－circult capacitance
Figure 6．Test and Load Circuits

## power up, SBCLK, OSCIN, MBCLK1, MBCLK2, $\overline{\text { SYNCIN, and SRESET timing }}$


$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ If parameter 101 or 102 cannot be met, parameter 117 must be extended by the larger difference: real value of parameter 101 or 102 minus the $\max$ value listed.
NOTES: 16. SBCLK can be any value between 2 MHz and 33 MHz . This data sheet describes the system interface (SIF) timing parameters for the cases of SBCLK at 25 MHz and 33 MHz .
17. The value of OSCIN can be $64 \mathrm{MHz} \pm 1 \%, 32 \mathrm{MHz} \pm 1 \%$, or $48 \mathrm{MHz} \pm 1 \%$. If OSCIN is used to generate PXTALIN, the OSCIN tolerance must be $\pm 0.01 \%$.
18. This is to assure $a \pm 5 \%$ duty-cycle crystal, provided that $O S C I N$ meets the recommended operating conditions for $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$.


NOTE A: To represent the information in one illustration, nonactual phase and timebase characteristics are shown. Refer to specified parameters for precise information.

Figure 7. Timing for Power Up, System Clocks, $\overline{\text { SYNCIN, and SRESET }}$

## memory-bus timing: local-memory clocks, $\overline{\text { MAL }}, \overline{\text { MROMEN, }}, \overline{\text { MBIAEN, }}, \overline{\text { NMI, }}, \overline{\text { MRESET }}$, and ADDRESS

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Period of MBCLK1 and MBCLK2 | $4 \mathrm{t}_{\mathrm{M}}$ |  | ns |
| 2 | Pulse duration, clock high | $2 \mathrm{tM}_{\mathrm{M}}-9$ |  | ns |
| 3 | Pulse duration, clock low | $2 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 4 | Hold time, MBCLK2 low after MBCLK1 high | $\mathrm{t}_{\mathrm{M}}{ }^{-9}$ |  | ns |
| 5 | Hold time, MBCLK1 high after MBCLK2 high | $\mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 6 | Hold time, MBCLK2 high after MBCLK1 low | $\mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 7 | Hold time, MBCLK1 low after MBCLK2 low | $\mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 8 | Setup time, address/enable on MAX0, MAX2, and MROMEN before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}$-9 |  | ns |
| 9 | Setup time, row address on MADL0-MADL7, MAXPH, and MAXPL before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}-14$ |  | ns |
| 10 | Setup time, address on MADH0-MADH7 before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}{ }^{-14}$ |  | ns |
| 11 | Setup time, $\overline{\text { MAL }}$ high before MBCLK1 no longer high | 13 |  | ns |
| 12 | Setup time, address on MAX0, MAX2, and MROMEN before MBCLK1 no longer low | $0.5 \mathrm{t}^{-1}{ }^{-9}$ |  | ns |
| 13 | Setup time, column address on MADLO-MADL7, MAXPH, and MAXPL before MBCLK1 no longer low | 0.5 $\mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 14 | Setup time, status on MADH0-MADH7 before MBCLK1 no longer low | $0.5{ }^{\text {m }}$ - ${ }^{-9}$ |  | ns |
| 120 | Setup time, $\overline{\text { NMI }}$ valid before MBCLK1 low | 30 |  | ns |
| 121 | Hold time, $\overline{\text { NMI }}$ valid after MBCLK1 low | 0 |  | ns |
| 126 | Delay time, MBCLK1 no longer low to MRESET valid | 0 | 20 | ns |
| 129 | Hold time, column address/status after MBCLK1 no longer low | $\mathrm{t}_{\mathrm{M}}$-7 |  | ns |


$\dagger$ MBCLK1 and MBCLK2 have no timing relationship to OSCOUT. MBCLK1 and MBCLK2 can start on any OSCIN rising edge, depending on when the memory cycle starts execution.

Figure 8. Clock Waveforms After Clock Stabilization


Figure 9. Memory-Bus Timing: Local-Memory Clocks, $\overline{\text { MAL, }} \overline{\text { MROMEN, }}, \overline{M B I A E N}, \overline{N M I}, \overline{M R E S E T}$, and ADDRESS

## memory-bus timing: clocks, $\overline{\text { MRAS, }} \overline{\text { MCAS, }}$, and $\overline{\text { MAL }}$ to ADDRESS

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 15 | Setup time, row address on MADLO-MADL7, MAXPH, and MAXPL before MRAS no longer high | $1.51 \mathrm{M}-11.5$ | ns |
| 16 | Hold time, row address on MADLO-MADL7, MAXPH, and MAXPL after $\overline{\text { MRAS }}$ no longer high | $\mathrm{t}_{\mathrm{M}}{ }^{-6.5}$ | ns |
| 17 | Delay time, $\overline{\text { MRAS }}$ no longer high to $\overline{\text { MRAS }}$ no longer high in the next memory cycle | $8 \mathrm{t}_{\mathrm{M}}$ | ns |
| 18 | Pulse duration, MRAS low | $4.5 \mathrm{t}_{\mathrm{M}}-5$ | ns |
| 19 | Pulse duration, $\overline{\text { MRAS }}$ high | $3.5 \mathrm{t}_{\mathrm{M}}-5$ | ns |
| 20 | Setup time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADHO-MADH7) before MCAS no longer high | $0.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 21 | Hold time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADHO-MADH7) after MCAS low | ${ }^{t} M^{-5}$ | ns |
| 22 | Hold time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADH0-MADH7) after MRAS no longer high | $2.5 \mathrm{~m}_{\mathrm{M}} \mathbf{- 6 . 5}$ | ns |
| 23 | Pulse duration, MCAS low | $3 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 24 | Pulse duration, $\overline{\text { MCAS }}$ high, refresh cycle follows read or write cycle | $2 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 25 | Hold time, row address on MAXLO-MAXL7, MAXPH, and MAXPL after $\overline{\text { MAL }}$ low | $1.5 \mathrm{t}_{\mathrm{M}}$-9 | ns |
| 26 | Setup time, row address on MAXLO-MAXL7, MAXPH, and MAXPL before $\overline{\text { MAL }}$ no longer high | $\mathrm{t}_{\mathrm{M}}{ }^{-9}$ | ns |
| 27 | Pulse duration, $\overline{\text { MAL }}$ high | $\mathrm{t}_{\mathrm{M}}$-9 | ns |
| 28 | Setup time, address/enable on MAX0, MAX2, and MROMEN before $\overline{\text { MAL }}$ no longer high | ${ }_{\text {t }}{ }^{-9}$ | ns |
| 29 | Hold time, address/enable of MAX0, MAX2, and $\overline{\text { MROMEN }}$ after $\overline{\text { MAL }}$ low | $1.5 \mathrm{t}^{-9}$ | ns |
| 30 | Setup time, address on MADH0-MADH7 before $\overline{\text { MAL }}$ no longer high | $\mathrm{t}_{\mathrm{M}}{ }^{-9}$ | ns |
| 31 | Hold time, address on MADH0-MADH7 after MAL low | $1.5 \mathrm{t}_{\mathrm{M}}{ }^{-9}$ | ns |



Figure 10. Memory-Bus Timing: Clocks, $\overline{\text { MRAS, }} \overline{\text { MCAS }}$, and $\overline{\text { MAL }}$ to ADDRESS

## memory-bus timing: read cycle

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 32 | Access time, address/enable valid on MAXO, MAX2, and MROMEN to valid data/parity | $6 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 33 | Access time, address valid on MAXPH, MAXPL, MADHO-MADH7, and MADLO-MADL7 to valid data/parity | $6 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 35 | Access time, $\overline{\text { MRAS }}$ low to valid data/parity | $4.5 \mathrm{t}_{\mathrm{M}}$-21.5 | ns |
| 36 | Hold time, valid data/parity after MRAS no longer low | 0 | ns |
| $37 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7 and MADLO-MADL7 after MRAS high (see Note 19) | $2 \mathrm{I}_{\mathrm{M}}$-10.5 | ns |
| 38 | Access time, $\overline{\text { MCAS }}$ low to valid data/parity | $3{ }^{\text {t }}$ M -23 | ns |
| 39 | Hold time, valid data/parity after $\overline{\text { MCAS }}$ no longer low | 0 | ns |
| $40 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MCAS high (see Note 19) | ${ }^{2} \mathrm{M}_{\mathrm{M}}-13$ | ns |
| 41 | Delay time, MCAS no longer high to $\overline{\text { MOE }}$ Iow | ${ }^{\text {m }}$ +13 | ns |
| $42^{\dagger}$ | Setup time, address / status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7 before MOE no longer high | 0 | ns |
| 43 | Access time, $\overline{\text { MOE }}$ low to valid data/parity | $2 \mathrm{t}_{\mathrm{M}}-20$ | ns |
| 44 | Pulse duration, $\overline{\mathrm{MOE}}$ low | $2 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 45 | Delay time, $\overline{\mathrm{MCAS}}$ low to $\overline{\mathrm{MOE}}$ no longer low | $3 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 46 | Hold time, valid data/parity in after $\overline{M O E}$ no longer low | 0 | ns |
| $47{ }^{\dagger}$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADHO-MADH7, and MADLO-MADL7 after MOE high (see Note 19) | ${ }^{2} \mathrm{~m}_{\mathrm{M}}-15$ | ns |
| $48^{\dagger}$ | Setup time, address / status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7, before MBEN no longer high | 0 | ns |
| 48a $\dagger$ | Setup time, address / status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7 and before MBIAEN no longer high | 0 | ns |
| 49 | Access time, $\overline{\text { MBEN }}$ low to valid data/parity | $2 \mathrm{t}_{\mathrm{M}}-25$ | ns |
| 49a | Access time, $\overline{\text { MBIAEN }}$ low to valid data/parity | $2 \mathrm{t}_{\mathrm{M}}$-25 | ns |
| 50 | Pulse duration, MBEN low | $2 \mathrm{~m}_{\mathrm{M}}-9$ | ns |
| 50a | Pulse duration, $\overline{\text { MBIAEN }}$ low | ${ }_{2} \mathrm{~T}_{\mathrm{M}}$-9 | ns |
| 51 | Hold time, valid data/parity after $\overline{\text { MBEN }}$ no longer low | 0 | ns |
| 51a | Hold time, valid data/parity after MBIAEN no longer low | 0 | ns |
| $52 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADHO-MADH7, and MADLO-MADL7 after MBEN high (see Note 19) | ${ }^{2} \mathrm{~m}_{\mathrm{M}}$-15 | ns |
| 52at | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADHO-MADH7, and. MADLO-MADL7 after MBIAEN high | ${ }^{2} \mathrm{M}^{-15}$ | ns |
| 53 | Hold time, MDDIR high after MBEN high, read follows write cycle | $1.5 \mathrm{t}_{\mathrm{M}}-12$ | ns |
| 54 | Setup time, MDDIR low before $\overline{\text { MBEN }}$ no longer high | $3 \mathrm{t}_{\mathrm{M}}-5$ | ns |
| 55 | Hold time, MDDIR low after MBEN high, write follows read cycle | $3 \mathrm{t}_{\mathrm{M}} \mathrm{M}^{-12}$ | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
NOTE 19: The data/parity that exists on the address lines will most likely reach the high-impedance state sometime later than therising edge of MRAS, $\overline{M C A S}, \overline{M O E}$, or MBEN (between MIN and MAX of timing parameter 36 ) and will be a function of the memory being read. The MIN time given represents the time from the rising edge of MRAS, MCAS, MOE, or MBEN to the beginning of the next address, and does not represent the actual high-impedance period on the address bus.


Figure 11. Memory-Bus Timing: Read Cycle

## memory-bus timing: write cycle

${ }^{\mathrm{t}} \mathrm{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 58 | Setup time, $\overline{\text { MW }}$ low before $\overline{\text { MRAS }}$ no longer low | tM |  | ns |
| 60 | Setup time, $\overline{\text { MW }}$ low before $\overline{\text { MCAS }}$ no longer low | $1.5 \mathrm{~T}_{\mathrm{M}}{ }^{-6.5}$ |  | ns |
| 63 | Setup time, valid data/parity before $\overline{\text { MW }}$ no longer high | 5.1 |  | ns |
| 64 | Pulse duration, $\overline{\text { MW }}$ low | $2.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 65 | Hold time, data/parity out valid after $\overline{\text { MW }}$ high | $0.5 \mathrm{t}_{\mathrm{M}}-10.5$ |  | ns |
| 66 | Setup time, address valid on MAXO, MAX2, and MROMEN before $\overline{\text { MW }}$ no longer low | $7 \mathrm{~T}_{\mathrm{M}}-11.5$ |  | ns |
| 67 | Hold time, $\overline{\text { MRAS }}$ low to $\overline{\text { MW }}$ no longer low | $5.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 69 | Hold time, $\overline{\text { MCAS }}$ low to $\overline{\text { MW }}$ no longer low | $4 \mathrm{t}_{\mathrm{M}}$-11.5 |  | ns |
| 70 | Setup time, $\overline{\mathrm{MBEN}}$ low before $\overline{\mathrm{MW}}$ no longer high | 1.5t $\mathrm{M}-13.5$ |  | ns |
| 71 | Hold time, $\overline{\text { MBEN }}$ low after $\overline{\text { MW }}$ high | $0.5 \mathrm{~T}_{\mathrm{M}}{ }^{-6.5}$ |  | ns |
| 72 | Setup time, MDDIR high before MBEN no longer high | $2 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 73 | Hold time, MDDIR high after $\overline{\text { MBEN }}$ high | $1.5 \mathrm{t}_{\mathrm{M}}-12$ |  | ns |



Figure 12. Memory-Bus Timing: Write Cycle

## COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

SPWS016-JANUARY 1995
memory-bus timing: DRAM-refresh timing
$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 15 | Setup time, row address on MADL0-MADL7, MAXPH, and MAXPL before $\overline{\text { MRAS }}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-11.5$ |  | ns |
| 16 | Hold time, row address on MADLO-MADL7, MAXPH, and MAXPL after $\overline{\text { MRAS }}$ no longer high | $t_{M-6.5}$ |  | ns |
| 18 | Pulse duration, $\overline{\text { MRAS }}$ low | $4.5 \mathrm{t}_{\mathrm{M}}-5$ |  | ns |
| 19 | Pulse duration, $\overline{\text { MRAS }}$ high | $3.5 \mathrm{t}_{\mathrm{M}}-5$ |  | ns |
| 73a | Setup time, $\overline{\text { MCAS }}$ low before $\overline{\text { MRAS }}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-11.5$ |  | ns |
| 73b | Hold time, $\overline{\text { MCAS }}$ low after MRAS low | $4.5 \mathrm{t}_{M}-6.5$ |  | ns |
| 73c | Setup time, MREF high before $\overline{\text { MCAS }}$ no longer high | 14 |  | ns |
| 73d | Hold time, MREF high after MCAS high | ${ }_{\text {t }}$ - -9 |  | ns |



Figure 13. Memory-Bus Timing: DRAM-Refresh Cycle

## XMATCH and XFAIL timing

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum for a $4-\mathrm{MHz}$ local bus or 20.83 ns minimum for a $6-\mathrm{MHz}$ local bus).

| NO. |  | MIN | MAX |
| :---: | :--- | :---: | :---: |
| 127 | Delay time, status bit 7 high to XMATCH and XFAIL recognized | $7 \mathrm{t}_{\mathrm{M}}$ |  |
| 128 | Pulse duration, XMATCH or XFAIL high | ns |  |



Figure 14. XMATCH and XFAIL Timing

## token ring: ring-interface timing



NOTE 20: This parameter is not tested but is required by the IEEE 802.5 specification.


Figure 15. Ring-Interface Timing

## token ring: transmitter timing

| NO. |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 159 | $t_{s k}$ (DR) | Delay time, DRVR rising edge ( 1.8 V ) to $\overline{\text { DRVR falling edge ( } 1 \mathrm{~V} \text { ) or DRVR falling edge }}$ $(1 \mathrm{~V})$ to $\overline{\mathrm{DRVR}}$ rising edge ( 1.8 V ) | $\pm 2$ | ns |
| 160 | $t_{\text {d(DR) }}{ }^{\dagger}$ | Delay time, RCLK (or PXTALIN) falling edge (1 V) to DRVR rising edge (1.8 V) | See Note 21 | ns |
| 161 | $\mathrm{t}_{\mathrm{d}(\mathrm{DR}) \mathrm{L}^{\dagger}}$ | Delay time, RCLK (or PXTALIN) falling edge (1 V) to DRVR falling edge (1 V) | See Note 21 | ns |
| 162 | $\mathrm{t}_{\mathrm{d}(\text { DRN }) \mathrm{H}^{\dagger}}$ | Delay time, RCLK (or PXTALIN) falling edge (1 V) to DRVR falling edge (1 V) | See Note 21 | ns |
| 163 | ${ }^{\text {t }}$ (DRN) ${ }^{\dagger}{ }^{\text {d }}$ | Delay time, RCLK (or PXTALIN) falling edge (1 V) to $\overline{\text { DRVR }}$ rising edge (1.8 V) | See Note 21 | ns |
| 164 | DRVR / $\overline{\text { DRVR }}$ asymmetry | $\frac{t_{d(D R) L}+t_{d(D R N) H}}{2}-\frac{t_{d(D R) H}+t_{d(D R N) L}}{2}$ | $\pm 1.5$ | ns |

$\dagger$ When in active-monitor mode, the clock source is PXTALIN; otherwise, the clock-source is either RCLK or PXTALIN.
NOTE 21: This parameter is not tested to a minimum or a maximum but is measured and used as a component required for parameter 164.


Figure 16. Skew and Asymmetry From RCLK or PXTALIN to DRVR and $\overline{\text { DRVR }}$

## 80x8x DIO read-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to either $\overline{\text { SCS }}$ or $\overline{\text { SRD }}$ high | 15 |  | 15 |  | ns |
| 256 | Pulse duration, SRAS high | 30 |  | 30 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after $\overline{\text { SRD }}$ low (see Note 22) | 0 |  | 0 |  | ns |
| 260 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SRDY Iow | 0 |  | 0 |  | ns |
| $261 \dagger$ | Delay time, $\overline{\text { SRD }}$ or $\overline{\text { SCS }}$ high to SAD in the high-impedance state (see Note 22) |  | 35 |  | 35 | ns |
| 261a | Hold time, output data valid after SRD or $\overline{\text { SCS }}$ high (see Note 22) | 0 |  | 0 |  | ns |
| 264 | Setup time, SRSX, SRSO-SRS2, $\overline{\text { SCS }}$, and $\overline{\text { SBHE }}$ valid to SRAS no longer high (see Note 23) | 30 |  | 30 |  | ns |
| 265 | Hold time, SRSX, SRSO-SRS2, $\overline{\text { SCS }}$, and SBHE valid after SRAS Iow | 10 |  | 10 |  | ns |
| 266a | Setup time, SRAS high to SRD no longer high (see Note 23) | 15 |  | 15 |  | ns |
| $267 \ddagger$ | Setup time, SRSX, SRS0-SRS2 valid before $\overline{\text { SRD }}$ no longer high (see Note 22) | 15 |  | 15 |  | ns |
| 268 | Hold time, SRSX, SRS0-SRS2 valid after SRD no longer low (see Note 23) | 0 |  | 0 |  | ns |
| 272a | Setup time, $\overline{\text { SRD }}, \overline{\text { SWR }}$, and $\overline{\text { SIACK }}$ high from previous cycle to SRD no longer high | $t_{C}$ (SCK) |  | $t_{c}$ (SCK) |  | ns |
| 273a | Hold time, $\overline{\text { SRD }}, \overline{\text { SWR }}$, and $\overline{\text { SIACK }}$ high after $\overline{\text { SRD }}$ high | $t_{C}$ (SCK) |  | $\mathrm{t}_{\mathrm{C}}$ (SCK) |  | ns |
| 275 | Delay time, $\overline{\text { SRD }}$ and $\overline{\text { SWR, or }} \overline{\text { SCS }}$ high to $\overline{\text { SRDY }}$ high (see Note 22) | 0 | 25 | 0 | 25 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SRD }}$ and $\overline{\text { SWR }}$, high to $\overline{\text { SRDY }}$ in the high-impedance state | 0 | $\mathrm{t}_{\mathrm{C}}$ (SCK) | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SRDY }}$ low in a read cycle | 0 | $t_{\text {c(SCK }} / 2+4$ | 0 | $t_{C(S C K)} / 2+4$ | ns |
| 282R | Delay time, $\overline{\text { SRD }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1), provided previous cycle completed | 0 | $t_{c}(S C K)+3$ | 0 | $t_{c}(S C K)+3$ | ns |
| 283R | Delay time, $\overline{\text { SRD }}$ high to $\overline{\text { SDBEN }}$ high (see Note 22) | 0 | $t_{C(S C K)} / 2+4$ | 0 | $t_{\text {c(SCK) }} / 2+4$ | ns |
| 286 | Pulse duration, $\overline{\text { SRD }}$ high between DIO accesses (see Note 22) | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | $t_{c}(\mathrm{SCK})$ |  | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ It is the later of $\overline{S R D}$ and $\overline{S W R}$ or $\overline{S C S}$ low that indicates the start of the cycle.
NOTES: 22. The inactive chip select is $\overline{\text { SIACK }}$ in DIO-read and DIO-write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.
23. In $80 \times 8 x$ mode, SRAS can be used to strobe the values of $\overline{\text { SBHE, SRSX, SRSO - SRS2, and } \overline{S C S} \text {. When used to do so, SRAS must }}$ meet parameter 266a, and $\overline{\text { SBHE, SRSO-SRS2, and } \overline{\text { SCS }} \text { must meet parameter 264. If SRAS is strapped high, parameters 266a }}$ and 264 are irrelevant and parameter 268 must be met.

$\dagger$ In $80 x 8 x$ mode, SRAS can be used to strobe the values of $\overline{\text { SBHE, SRSX, SRS0-SRS2, and } \overline{\text { SCS }} \text {. When used to do so, SRAS must meet }}$ parameter 266a; $\overline{\text { SBHE, SRSO-SRS2, and SCS }}$ must meet parameter 264. If SRAS is strapped high, parameters 266 a and 264 are irrelevant and parameter 268 must be met.
$\ddagger$ When the TMS380C25 begins to drive SDBEN inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers.
$\S$ In 8 -bit $80 \times 8 \times$ mode DIO reads, the SADH0-SADH7 contain don't-care data.
Figure 17. 80x8x DIO Read-Cycle Timing

## 80x8x DIO write-cycle timing

| NO. |  |  | 25-MH | OPERATION | 33-MH | OPERATION | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to either $\overline{\text { SCS }}$ or $\overline{\text { SWR }}$ high |  | 15 |  | 15 |  | ns |
| 256 | Pulse duration, SRAS high |  | 30 |  | 30 |  | ns |
| 262 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SCS or SWR no longer low |  | 15 |  | 15 |  | ns |
| 263 | Hol̂̃ time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid after $\overline{\text { SCS }}$ or SWR high |  | 15 |  | 15 |  | ns |
| 264 | Setup time, SRSX, SRSO-SRS2, $\overline{\text { SCS }}$, and $\overline{\text { SBHE }}$ to SRAS no longer high (see Note 23) |  | 30 |  | 30 |  | ns |
| 265 | Hold time, SRSX, SRSO-SRS2, $\overline{\text { SCS }}$, and $\overline{\text { SBHE }}$ after SRAS low |  | 10 |  | 10 |  | ns |
| 266a | Setup time, SRAS high to SWR no longer high (see Note 22) |  | 15 |  | 15 |  | ns |
| $267 \dagger$ | Setup time, SRSX, SRS0-SRS2 before SWR no longer high (see Note 22) |  | 15 |  | 15 |  | ns |
| 268 | Hold time, SRSX, SRS0-SRS2 valid after SWR no longer low (see Note 23) |  | 0 |  | 0 |  | ns |
| 272a | Setup time, $\overline{\text { SRD }}, \overline{\text { SWR }}$, and $\overline{\text { SIACK }}$ high from previous cycle to SWR no longer high |  | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | ns |
| 273a | Hold time, $\overline{\text { SRD }}$, SWR, and $\overline{\text { SIACK }}$ high after $\overline{\text { SWR }}$ high |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |
| 276 $\ddagger$ | Delay time, SRDY low in the first DIO access to the SIF register to SRDY low in the immediately following access to the SIF (see TMS380 Second-Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1) |  |  | 4000 |  | 4000 |  |
| 275 | Delay time, $\overline{\text { SWR }}$ or $\overline{\text { SCS }}$ high to SRDY high (see Note 22) |  | 0 | 25 | 0 | 25 | ns |
| 279§ | Delay time, $\overline{\text { SWR }}$ high to $\overline{\text { SRDY }}$ in the high-impedance state |  | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})}$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})}$ | ns |
| 280 | Delay time, $\overline{\text { SWR }}$ low to SDDIR low (see Note 22) |  | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |
| 282b | Delay time, SDBEN low to SRDY low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1) | If SIF register is ready (no waiting required) |  | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ |  | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |
|  |  | If SIF register is not ready (waiting required) | 0 | 4000 | 0 | 4000 |  |
| 282W | Delay time, SDDIR low to SDBEN low |  | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |
| 283W | Delay time, $\overline{\text { SCS }}$ or SWR high to SDBEN no longer low |  | 0 | $\mathrm{t}_{\mathrm{C} \text { (SCK) }} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |
| 286 | Pulse duration, $\overline{\text { SWR }}$ high between DIO accesses (see Note 22) |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |

$\dagger$ It is the later of SRD and SWR or $\overline{\text { SCS }}$ low that indicates the start of the cycle.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
§ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
NOTES: 22. The inactive chip select is SIACK in DIO-read and DIO-write cycles; $\overline{\text { SCS }}$ is the inactive chip select in interrupt-acknowledge cycles.
23. In $80 \times 8 \times$ mode, SRAS can be used to strobe the values of $\overline{\text { SBHE, SRSX, SRSO-SRS2, and } \overline{\text { SCS }} \text {. When used to do so, SRAS must }}$ meet parameter 266a; SBHE, SRS0-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

## COMMPROCESSOR AND PHYSICAL－LAYER INTERFACE

SPWSO16－JANUARY 1995

$\dagger$ When the TMS380C25 begins to drive $\overline{\text { SDBEN }}$ inactive，it has already latched the write data internally．Parameter 263 must be met to the input of the data buffers．
$\ddagger \ln 8$－bit $80 \times 8 x$－mode DIO writes，the value placed on SADHO－SADH7 is a don＇t care．
Figure 18．80×8x DIO Write－Cycle Timing

## 80x8x interrupt-acknowledge-cycle timing: first $\overline{\text { SIACK }}$ pulse

| NO. |  | $25-\mathrm{MHz}$ OPERATION |  | $33-\mathrm{MHz}$ OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 286 | Pulse duration, SIACK high between DIO accesses (see Note 22) | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |
| 287 | Pulse duration, SIACK low on first pulse of two pulses | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{C} \text { (SCK) }}$ |  | ns |

NOTE 22: The inactive chip select is $\overline{\mathrm{SIACK}}$ in DIO-read and DIO-write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.


Figure 19. 80x8x Interrupt-Acknowledge-Cycle Timing: First SIACK Pulse
$80 \times 8 x$ interrupt-acknowledge-cycle timing: second $\overline{\text { SIACK }}$ pulse

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to $\overline{\text { SCS }}$ high | 15 |  | 15 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after SIACK low (see Note 22) | 0 |  | 0 |  | ns |
| 260 | Setup time, output data valid before SRDY Iow | 0 |  | 0 |  | ns |
| $261 \dagger$ | Delay time, $\overline{\text { SIACK }}$ high to SAD in the high-impedance state (see Note 22) |  | 35 |  | 35 | ns |
| 261a | Hoid time, output data valid after SIACK high (see Note 22) | 0 |  | 0 |  | ns |
| 272a | Setup time, inactive data strobe high to SIACK no longer high | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{C} \text { (SCK) }}$ |  | ns |
| 273a | Hold time, inactive data strobe high after SIACK high | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | $\mathrm{t}_{\text {c }}$ (SCK) |  | ns |
| 275 | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SRDY }}$ high (see Note 22) | 0 | 25 | 0 | 25 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SRDY }}$ low in the first DIO access to the SIF register to SRDY low in the immediately following access to the SIF |  | 4000 |  | 4000 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SRDY }}$ in the high-impedance state | 0 | $\mathrm{t}_{\mathrm{c}}$ (SCK) | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK}}$ | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SRDY }}$ low in a read cycle | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |
| 282R | Delay time, $\overline{\text { SIACK }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1), provided previous cycle completed | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})}+3$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})+3}$ | ns |
| 283R | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SDBEN }}$ high (see Note 22) | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{\prime} / 2+4}$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing.
NOTE 22: The inactive chip select is $\overline{\text { SIACK }}$ in DIO-read and DIO-write cycles; $\overline{\text { SCS }}$ is the inactive chip select in interrupt-acknowledge cycles.


Figure 20. 80x8x Interrupt-Acknowledge-Cycle Timing: Second $\overline{\text { SIACK }}$ Pulse

## 80x8x-mode bus-arbitration timing, SIF takes control

| NO. |  | $\begin{gathered} 25-\mathrm{MHz} \\ \text { OPERATION } \end{gathered}$ |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous signal $\overline{\text { SBBSY }}$ and SHLDA before SBCLK no longer high to assure recognition on that cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous signal $\overline{\text { SBBSY }}$ and SHLDA after SBCLK low to assure recognition on that cycle | 10 |  | 10 |  | ns |
| 212 | Delay time, SBCLK low to SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid |  | 20 |  | 20 | ns |
| 224a | Delay time, SBCLK low in cycle 12 to SOWN low | 0 | 20 | 0 | 15 | ns |
| 224c | Delay time, SBCLK low in cycle 12 to SDDIR low in DMA read |  | 28 |  | 23 | ns |
| 230 | Delay time, SBCLK high to SHRQ high |  | 20 |  | 15 | ns |
| 241 | Delay time, SBCLK high in TX cycle to SRD and SWR high, bus acquisition |  | 25 |  | 25 | ns |
| 241a ${ }^{\dagger}$ | Hold time, SRD and $\overline{\text { SWR }}$ in the high-impedance state after $\overline{\text { SOWN }}$ low, bus acquisition | $t_{\text {c }}$ (SCK) - 15 |  | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})-15$ |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.

## NOILVWYOJNI ヨON甘＾Q甘


$\dagger$ While the system interface DMA controls are active（i．e．，$\overline{\text { SOWN }}$ is asserted），the $\overline{\mathrm{SCS}}$ input is disabled．
Figure 21．80x8x－Mode Bus－Arbitration Timing，SIF Takes Control
NTEGRATED COMMPROCESSOR AND PHYSICAL－LAYER INTERFACE

## 80x8x-mode DMA read-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 205 | Setup time, SADLO-SADL7, SADH0-SADH7, SPH, and SPL valid before SBCLK in T3 cycle no longer high | 10 |  | 10 |  | ns |
| 206 | Hold time, SADLO-SADL7, SADH0-SADH7, SPH, and SPL valid after SBCLK low in T4 cycle if parameters 207a and 207b not met | 10 |  | 10 |  | ns |
| 207a | Hold time, SADLO-SADL7, SADH0-SADH7, SPH, and SPL valid after SRD high | 0 |  | 0 |  | ns |
| 207b | Hold time, SADLO-SADL7, SADH0-SADH7, SPH, and SPL valid after SDBEN no longer low | 0 |  | 0 |  | ns |
| 208a | Setup time, asynchronous signal $\overline{\text { SRDY }}$ before SBCLK no longer high to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous signal $\overline{\text { SRDY }}$ after SBCLK low to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 212 | Delay time, SBCLK low to address valid |  | 20 |  | 20 | ns |
| $214 \dagger$ | Delay time, SBCLK low in T1 cycle to SADH0-SADH7, SADLO-SADL7, SPH, and SPL in the high-impedance state |  | 20 |  | 15 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 20 |  | 20 | ns |
| 216a | Hold time, SALE or SXAL low after SRD high | 0 |  | 0 |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 0 | 25 | 0 | 25 | ns |
| 218 | Hold time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid after SALE or SXAL Iow | $t_{\text {w }}(\mathrm{SCKH})^{-15}$ | $t_{\mathrm{c}(\mathrm{SCK})} / 2-4$ | $t_{\text {W(SCKH }}{ }^{-15}$ | $t_{C(S C K)} / 2-4$ | ns |
| 223R | Delay time, SBCLK low in T4 cycle to $\overline{\text { SRD }}$ high (see Note 24) | 0 | 16 | 0 | 11 | ns |
| 225R | Delay time, SBCLK low in T4 cycle to SDBEN high |  | 16 |  | 11 | ns |
| $226 \dagger$ | Delay time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL in the high-impedance state to $\overline{\text { SRD }}$ low | 0 | . | 0 |  | ns |
| 227R | Delay time, SBCLK low in T2 cycle to $\overline{\text { SRD }}$ low | 0 | 15 | 0 | 15 | ns |
| $229 \dagger$ | Hold time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL in the high-impedance state after SBCLK low in T1 cycle | 0 |  | 0 |  | ns |
| 231 | Pulse duration, $\overline{\text { SRD }}$ low | $2 \mathrm{t}_{\text {c(SCK }}-25$ |  | $2 \mathrm{t}_{\text {c(SCK }}$ - 25 |  | ns |
| 233 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SALE, SXAL no longer high | 10 |  | 10 |  | ns |
| 237R | Delay time, SBCLK high in the T2 cyle to $\overline{\text { SDBEN }}$ low |  | 16 |  | 11 | ns |
| 247 | Setup time, data valid before $\overline{\text { SRDY }}$ low if parameter 208a not met | 0 |  | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
NOTE 24: While the system-interface DMA controls are active (i.e., $\overline{\text { SOWN }}$ is asserted), $\overline{\mathrm{SCS}}$ is disabled.

NOI』VWYO-JNI ヨONVAOV


## 80x8x-mode DMA write-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous signal $\overline{\text { SRDY }}$ before SBCLK no longer high to assure recognition on that cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous signal $\overline{\text { SRDY }}$ after SBCLK low to assure recognition on that cycle | 10 |  | 10 |  | ns |
| 212 | Delay time, SBCLK low to SADH0-SADH7, SADLO-SADL7, SPH, and SPL valid |  | 20 |  | 20 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 20 |  | 20 | ns |
| 216a | Hold time, SALE or SXAL low after SWR high | 0 |  | 0 |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 0 | 25 | 0 | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL Iow | $\mathrm{t}_{\mathrm{w}(\mathrm{SCKH}}{ }^{-15}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2-4$ | $\mathrm{t}_{\mathrm{w} \text { (SCKH) }}{ }^{-15}$ | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2-4$ | ns |
| 219 | Delay time, SBCLK low in T2 cycle to output data and parity valid |  | 29 |  | 29 | ns |
| 221 | Hold time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid after SWR high | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{-12}$ |  | ${ }_{\mathrm{t}}^{\mathrm{c}}$ (SCK) ${ }^{-12}$ |  | ns |
| 223W | Delay time, SBCLK low to SWR high | 0 | 16 | 0 | 11 | ns |
| 225W | Delay time, SBCLK high in 74 cycle to $\overline{\text { SDBEN }}$ high |  | 16 |  | 11 | ns |
| 225WH | Hold time, $\overline{\text { SDBEN }}$ low after $\overline{\text { SWR }}, \overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ high | ${ }^{\text {t }}$ (SCK) $/ 2-7$ |  | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK}} / 2-7$ |  | ns |
| 227W | Delay time, SBCLK low in T2 cycle to SWR low | 0 | 20 | 0 | 15 | ns |
| 233 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SALE, SXAL no longer high | 10 |  | 10 |  | ns |
| 237W | Delay time, SBCLK high in T1 cycle to SDBEN low |  | 16 |  | 11 | ns |

## NOIIVWYOUNI ヨONV^Q



In 8-bit 80x8x mode, $\overline{\text { SBHE }}$ /SRNW is a don't care input during DIO and an inactive (high) output during DMA.
$\ddagger$ In 8-bit $80 \times 8 \times$ mode, the most significant byte of the address is maintained on SADH for T2, T3, and T4. The address is maintained according to parameter 221; i.e., held after T4 high.

Figure 23. 80x8x-Mode DMA Write-Cycle Timing

## 80x8x-mode bus-arbitration timing, SIF returns control

| NO. |  | $\begin{gathered} 25-\mathrm{MHz} \\ \text { OPERATION } \end{gathered}$ |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $220 \dagger$ | Delay time, SBCLK low in 11 cycle to SADH0-SADH7, SADL0-SADL7, SPL, SPH, $\overline{\text { SRD, and }} \overline{\text { SWR }}$ in the high-impedance state |  | 35 |  | 35 | ns |
| $223 \mathrm{~b} \dagger$ | Delay time, SBCLK low in I1 cycle to $\overline{\text { SBHE }}$ in the high-impedance state |  | 45 |  | 45 | ns |
| 224b | Delay time, SBCLK low in cycle 12 to $\overline{\text { SOWN }}$ high | 0 | 20 | 0 | 15 | ns |
| 224d | Delay time, SBCLK low in cycle 12 to SDDIR high |  | 27 |  | 22 | ns |
| 230 | Delay time, SBCLK high in cycle 11 to SHRQ low |  | 20 |  | 15 | ns |
| $240 \dagger$ | Setup time, $\overline{\text { SRD }}, \overline{\text { SWR }}$, and $\overline{\text { SBHE }}$ in the high-impedance state before $\overline{\mathrm{SOWN}}$ no longer low | 0 |  | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.

$\dagger$ In $80 \times 8 x$ mode, the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system bus transfer it controls. In $68 x x x$ mode, the system interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first systembus-transfer it controls. $\ddagger$ While the system-interface DMA controls are active (i.e., $\overline{\text { SOWN }}$ is asserted), $\overline{\text { SCS }}$ is disabled.

Figure 24. 80x8x-Mode Bus-Arbitration Timing, SIF Returns Control

## 80x8x－mode bus－release timing

| NO． |  | $25-\mathrm{MHz}$ OPERATION |  | $33-\mathrm{MHz}$ OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time，asynchronous input $\overline{\text { SBRLS }}$ low before SBCLK no longer high to assure recognition | 10 |  | 10 |  | ns |
| 208b | Hold time，asynchronous input SBRLS low after SBCLK low to assure recognition | 10 |  | 10 |  | ns |
| 208c | Hold time，$\overline{\text { SBRLS }}$ low after SOWN high | 0 |  | 0 |  | ns |


$\dagger$ The system interface ignores the assertion of $\overline{\text { BBRLS }}$ if it does not own the system bus．If it does own the bus，when it detects the assertion of SBRLS，it completes any internally started DMA cycle and relinquishes control of the bus．If no DMA transfer has started internally，the system interface releases the bus before starting another．

Figure 25．80x8x－Mode Bus－Release Timing

## 68xxx DIO read-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$, $\overline{\text { SUDS }}$, or $\overline{\text { SLDS }}$ high | 15 |  | 15 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ low (see Note 22) | 0 |  | 0 |  | ns |
| 260 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SDTACK Iow | 0 |  | 0 |  | ns |
| $261 \dagger$ | Delay time, $\overline{\text { SCS }}, \overline{\text { SUDS }}$, or $\overline{\text { SLDS }}$ high to SADH0-SADH7, SADL0-SADL7, SPH, and SPL in the high-impedance state (see Note 22) |  | 35 |  | 35 | ns |
| 261a | Hold time, output data valid after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer low (see Note 22) | 0 |  | 0 |  | ns |
| 267 | Setup time, register address before $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer high (see Note 22) | 15 |  | 15 |  | ns |
| 268 | Hold time, register address valid after SUDS or SLDS no longer low (see Note 23) | 0 |  | 0 |  | ns |
| 272 | Setup time, SRNW before SUDS or SLDS no longer high (see Note 22) | 12 |  | 12 |  | ns |
| 273 | Hold time, SRNW after $\overline{\text { SUDS }}$ or SLDS high | 0 |  | 0 |  | ns |
| 273a | Hold time, $\overline{\text { SIACK }}$ high after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | ns |
| 275 | Delay time, $\overline{\text { SCS }}, \overline{\text { SUDS }}$, or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ high (see Note 22) | 0 | 25 | 0 | 25 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SDTACK }}$ low in the first DIO access to the SIF register to SDTACK low in the immediately following access to the SIF |  | 4000 |  | 4000 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ in the high-impedance state | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SDTACK }}$ low | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})^{/ 2+4}$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | ns |
| 282R | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1), provided the previous cycle completed | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})}+3$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})}+3$ | ns |
| 283R | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDBEN }}$ high (see Note 22) | 0 | $\mathrm{t}_{\mathrm{c}(\text { SCK })} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | ns |
| 286 | Pulse duration, $\overline{\text { SUDS }}$ or S̄LDS high between DIO accesses (see Note 22) | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
NOTES: 22. The inactive chip select is SIACK in DIO-read and DIO-write cycles, and SCS is the inactive chip select in interrupt-acknowledge cycles.
23. In $80 \times 8 x$ mode, SRAS can be used to strobe the values of $\overline{\text { SBHE }}$, SRSX, SRSO-SRS2, and $\overline{\text { SCS }}$. When used to do so, SRAS must meet parameter 266a, and SBHE, SRS0-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.


Figure 26. 68xxx DIO Read-Cycle Timing

TI380C30
INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

SPWS016 - JANUARY 1995

## 68xxx DIO write-cycle timing

| NO. |  |  | 25-MHz | OPERATION | 33-MHz | OPERATION | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$, SUDS or $\overline{\text { SLDS }}$ high |  | 15 |  | 15 |  | ns |
| 262 | Setup time, write data valid before SUDS or SLDS no longer low |  | 15 |  | 15 |  | ns |
| 263 | Hold time, write data valid after SUDS or $\overline{\text { SLDS }}$ high |  | 15 |  | 15 |  | ns |
| $267 \dagger$ | Setup time, register address before $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer high (see Note 22) |  | 15 |  | 15 |  | ns |
| 268 | Hold time, register address valid after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer low (see Note 23) |  | 0 |  | 0 |  | ns |
| 272 | Setup time, SRNW before $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer high (see Note 22) |  | 12 |  | 12 |  | ns |
| 272a | Setup time, inactive $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to active data strobe no longer high |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | ns |
| 273 | Hold time, SRNW after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high |  | 0 |  | 0 |  | ns |
| 273a | Hold time, inactive SUDS or SLDS high after active data strobe high |  | $\mathrm{t}_{\mathrm{c}}$ (SCK) |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | ns |
| 275 | Delay time, $\overline{\text { SCS }}, \overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ high (see Note 22) |  | 0 | 25 | 0 | 25 | ns |
| 276 $\ddagger$ | Delay time, SDTACK low in the first DIO access to the SIF register to $\overline{\text { SDTACK }}$ low in the immediately following access to the SIF |  |  | 4000 |  | 4000 | ns |
| 279§ | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ in the high-impedance state |  | 0 | $\mathrm{t}_{\mathrm{c}}$ (SCK) | 0 | ${ }^{\text {cta }}$ (SCK) | ns |
| 280 | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ low to SDDIR low (see Note 22) |  | 0 | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{\prime} / 2+4$ | 0 | $t_{\text {c }}(\mathrm{SCK})^{\prime} / 2+4$ | ns |
| 282b | Delay time, SDBEN low to SDTACK low (see TMS380 Second Generation TokenRing User's Guide, SPWU005, subsection 3.4.1.1.1) | If SIF register is ready (no waiting required) | 0 | $\left.\mathrm{t}_{\mathrm{c}(\mathrm{SCK}}\right)^{\prime 2+4}$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})^{\prime}} \mathbf{2}+4$ | ns |
|  |  | If SIF register is not ready (waiting required) | 0 | 4000 | 0 | 4000 |  |
| 282W | Delay time, SDDIR low to SDBEN low |  | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})^{\prime} / 2+4}$ | ns |
| 283W | Delay time, $\overline{\text { SUDS }}$ or SLDS high to SDBEN no longer low |  | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{C}(\mathrm{SCK})} / 2+4$ | ns |
| 286 | Pulse duration, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high between DIO accesses (see Note 22) |  | $t_{\text {c }}(\mathrm{SCK})$ |  | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})$ |  | ns |

$\dagger$ It is the later of $\overline{\text { SRD }}$ and $\overline{\text { SWR }}$ or $\overline{\text { SCS }}$ low that indicates the start of the cycle.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
§ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
NOTES: 22. The inactive chip select is $\overline{\mathrm{SIACK}}$ in DIO-read and DIO-write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.
23. In $80 \times 8 \times$ mode, SRAS can be used to strobe the values of $\overline{\text { SBHE }}$, SRSX, SRSO-SRS2, and $\overline{S C S}$. When used to do so, SRAS must meet parameter 266a, and $\overline{\text { SBHE, SRSO-SRS2, and } \overline{\text { SCS }} \text { must meet parameter 264. If SRAS is strapped high, parameters 266a }}$ and 264 are irrelevant and parameter 268 must be met.

$\dagger$ For 68xxx mode, skew between SLDS and SUDS must not exceed 10 ns . Provided this limitation is observed, all events referenced to a data strobe edge use the later occurring edge. Events defined by two data strobes, edges, such as parameter 286, are measured between latest and earlier edges.
$\ddagger$ When the TMS380C25 begins to drive $\overline{\text { SDBEN }}$ inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers
§SDTACK is an active-low bus ready signal. It must be asserted before data output.
Figure 27. 68xxx DIO Write-Cycle Timing

## 68xxx interrupt-acknowledge-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$ or $\overline{\text { SUDS }}$, or $\overline{\text { SIACK }}$ high | 15 |  | 15 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after $\overline{\text { SIACK }}$ no longer high (see Note 22) | 0 |  | 0 |  | ns |
| 260 | Setup time, output data valid before $\overline{\text { SDTACK }}$ no longer high | 0 |  | 0 |  | ns |
| $261{ }^{\dagger}$ | Delay time, SIACK high to SAD in the high-impedance state (see Note 22) |  | 35 |  | 35 | ns |
| 261a | Hold time, output data valid after $\overline{\mathrm{SCS}}$ or $\overline{\text { SIACK }}$ no longer low (see Note 22) | 0 |  | 0 |  | ns |
| 267§ | Setup time, register address before SIACK no longer high (see Note 22) | 15 |  | 15 |  | ns |
| 272a | Setup time, inactive high SIACK to active data strobe no longer high | ${ }_{\mathrm{t}}^{\text {( }}$ (SCK) |  | ${ }^{\text {cta }}$ (SCK) |  | ns |
| 273a | Hold time, inactive SRNW high after active data strobe high | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | ns |
| 275 | Delay time, $\overline{\text { SCS }}$ or SRNW high to SDTACK high (see Note 22) | 0 | 25 | 0 | 25 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SDTACK }}$ low in the first DIO access to the SIF register to $\overline{\text { SDTACK }}$ low in the immediately following access to the SIF | 0 | 4000 | 0 | 4000 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SDTACK }}$ in the high-impedance state | 0 | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ | 0 | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SDTACK }}$ low in a read cycle | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | ns |
| 282R | Delay time, $\overline{\text { SIACK }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1), provided the previous cycle completed | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})+3}$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})+3}$ | ns |
| 283R | Delay time, SIACK high to SDBEN high (see Note 22) | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | 0 | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2+4$ | ns |
| 286 | Pulse duration, SIACK high between DIO accesses (see Note 22) | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK})$ |  | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
§ It is the later of SRD and $\overline{\text { SRD }}$ or $\overline{S C S}$ low that indicates the start of the cycle.
NOTE 22: The inactive chip select is $\overline{\text { SIACK }}$ in DIO-read and DIO-write cycles, and $\overline{\text { SCS }}$ is the inactive chip select in interrupt-acknowledge cycles.


Figure 28. 68xxx Interrupt-Acknowledge-Cycle Timing

68xxx-mode bus-arbitration timing, SIF takes control

| NO. |  | $\begin{gathered} \text { 25-MHz } \\ \text { OPERATION } \end{gathered}$ |  | $\begin{gathered} \text { 33-MHz } \\ \text { OPERATION } \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous input $\overline{\text { SBGR }}$ before SBCLK no longer high to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous input $\overline{\text { SBGR }}$ after SBCLK low to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 212 | Delay time, SBCLK low to address valid | 0 | 20 | 0 | 20 | ns |
| 224a | Delay time, SBCLK low in cycle 12 to $\overline{\text { SOWN }}$ low (see Note 25) | 0 | 20 | 0 | 15 | ns |
| 224c | Delay time, SBCLK low in cycle 12 to SDDIR low in DMA read |  | 28 |  | 23 | ns |
| 230 | Delay time, SBCLK high to either SHRQ low or SBRQ high |  | 20 |  | 15 | ns |
| 241 | Delay time, SBCLK high in TX cycle to SUDS and SLDS high |  | 25 |  | 25 | ns |
| 241a | Hold time, $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, SRNW, and $\overline{\text { SAS }}$ in the high-impedance state after SOWN low, bus aquisition | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK}-15)$ |  | $\mathrm{t}_{\mathrm{c}}(\mathrm{SCK}-15)$ |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing. NOTE 25: Motorola-style bus slaves hold SDTACK active until the bus master deasserts SAS.

NOIL甘WYOJNI ヨON甘＾Q甘

$\dagger$ In $80 \times 8 x$ mode，the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system－bus transfer it controls．In $68 x x x$ mode，the system interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first system－bus transfer it controls．
$\ddagger$ While the system－interface DMA controls are active（i．e．，$\overline{\text { SOWN }}$ is asserted），the $\overline{\text { SCS }}$ input is disabled．
Figure 29．68xxx－Mode Bus－Arbitration Timing，SIF Takes Control

## 68xxx-mode DMA read-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 205 | Setup time, input data valid before SBCLK in T3 cycle no longer high | 10 |  | 10 |  | ns |
| 206 | Hold time, input data valid after SBCLK low in T4 cycle if parameters 207a and 207b not met | 10 |  | 10 |  | ns |
| 207a | Hold time, input data valid after data strobe no longer low | 0 |  | 0 |  | ns |
| 207b | Hold time, input data valid after $\overline{\text { SDBEN }}$ no longer low | 0 |  | 0 |  | ns |
| 208a | Setup time, asynchronous input SDTACK before SBCLK no longer high to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous input $\overline{\text { SDTACK after }}$ SBCLK low to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 209 | Pulse duration, $\overline{\text { SAS }}$, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ high | $\begin{array}{r} \mathrm{t}_{\mathrm{c}(\mathrm{SCK})^{+}} \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})^{-18}} \end{array}$ |  | $\begin{array}{r} \mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{+}} \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})^{-18}} \\ \hline \end{array}$ |  | ns |
| 210 | Delay time, SBCLK high in T2 cycle to SUDS and SLDS active |  | 16 |  | 11 | ns |
| 212 | Delay time, SBCLK low to address valid |  | 20 |  | 20 | ns |
| $214 \dagger$ | Delay time, SBCLK low in T2 cycle to SAD high impedance |  | 20 |  | 15 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 20 |  | 20 | ns |
| 216a | Hold time, SALE or SXAL low after SUDS and $\overline{\text { SAS }}$ high | 0 |  | 0 |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 0 | 25 | 0 | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL Iow | ${ }^{\text {w }}$ (SCKH) ${ }^{-15}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2-4$ | $\mathrm{t}_{\mathrm{w} \text { (SCKH })^{-15}}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})^{\prime 2}}$-4 | ns |
| 222 | Delay time, SBCLK high to $\overline{\text { SAS }}$ low |  | 20 |  | 15 | ns |
| 223R | Delay time, SBCLK low in T4 cycle to $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, and SAS high (see Note 24) | 0 | 16 | 0 | 11 | ns |
| 225R | Delay time, SBCLK low in T4 cycle to SDBEN high |  | 16 |  | 11 | ns |
| $229 \dagger$ | Hold time, SAD in the high-impedance state after SBCLK low in T4 cycle | 0 |  | 0 |  | ns |
| 233 | Setup time, address valid before SALE or SXAL no longer high | 10 |  | 10 |  | ns |
| 233a | Setup time, address valid before $\overline{\mathrm{SAS}}$ no longer high | ${ }^{\text {w }}$ (SCKL) ${ }^{-15}$ |  | ${ }^{\text {w }}$ (SCKL) ${ }^{-15}$ |  | ns |
| 237R | Delay time, SBCLK high in the T2 cycle to $\overline{\text { SDBEN }}$ low |  | 16 |  | 11 | ns |
| 247 | Setup time, data valid before $\overline{\text { SDTACK }}$ low if parameter 208a not met | 0 |  | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing. NOTE 24: While the system-interface DMA controls are active (i.e., $\overline{\text { SOWN }}$ is asserted), $\overline{\operatorname{SCS}}$ is disabled.

## NOIIVWYOJNI ヨONV^Q甘



TI380C30
INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL LAYER INTERFACE

## 68xxx-mode DMA write-cycle timing

| NO. |  | 25-MHz OPERATION |  | 33-MHz OPERATION |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous input $\overline{\text { SDTACK }}$ before SBCLK no longer high to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous input SDTACK after SBCLK low to assure recognition on this cycle | 10 |  | 10 |  | ns |
| 209 | Pulse duration, $\overline{\text { SAS }}$, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ high | $\begin{array}{r} \mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{+}} \\ \mathrm{t}_{\mathrm{W}(\mathrm{SCKL})^{-18}} \\ \hline \end{array}$ |  | $\begin{array}{r} \mathrm{t}_{\mathrm{c}(\mathrm{SCK})^{+}} \\ \mathrm{t}_{\mathrm{W}(\mathrm{SCKL})^{-18}} \\ \hline \end{array}$ |  | ns |
| 211 | Delay time, SBCLK high in T2 cycle to $\overline{\text { SUDS }}$ and SLDS active |  | 25 |  | 25 | ns |
| 211a | Delay time, output data valid to $\overline{\text { SUDS }}$ and $\overline{\text { SLDS }}$ no longer high | $t_{w(S C K L)}{ }^{-15}$ |  | ${ }^{\text {tw }}$ (SCKL) ${ }^{-15}$ |  | ns |
| 212 | Delay time, SBCLK low to address valid |  | 20 |  | 20 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 20 |  | 20 | ns |
| 216a | Hold time, SALE or SXAL low after SUDS and $\overline{\text { SAS }}$ high | 0 |  | 0 |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 0 | 25 | 0 | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL Iow | ${ }^{\text {W }}$ (SCKH) ${ }^{-15}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2-4$ | ${ }^{\text {w }}$ (SCKH) ${ }^{-15}$ | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2-4$ | ns |
| 219 | Delay time, SBCLK low in T2 cycle to output data and parity valid |  | 29 |  | 29 | ns |
| 221 | Hold time, output data, parity valid after $\overline{\text { SUDS }}$ and SLDS high | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{-12}$ |  | $\mathrm{t}_{\mathrm{c}(\mathrm{SCK})^{-12}}$ |  | ns |
| 222 | Delay time, SBCLK high to $\overline{\text { SAS }}$ low |  | 20 |  | 15 | ns |
| 223W | Delay time, SBCLK low to $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, and $\overline{\text { SAS }}$ high | 0 | 16 | 0 | 11 | ns |
| 225W | Delay time, SBCLK high in T4 cycle to SDBEN high |  | 16 |  | 11 | ns |
| 225WH | Hold time, $\overline{\text { SDBEN }}$ low after SUDS and $\overline{\text { SLDS }}$ high | $\mathrm{t}_{\mathrm{c} \text { (SCK) } / 2-7}$ |  | $\mathrm{t}_{\mathrm{c} \text { (SCK) } / 2-7}$ |  | ns |
| 233 | Setup time, address valid before SALE or SXAL no longer high | 10 |  | 10 |  | ns |
| 233a | Setup time, address valid before $\overline{\text { SAS }}$ no longer high | $\mathrm{t}_{\mathrm{w} \text { (SCKL) }}-15$ |  | ${ }^{\text {t }}$ (SCKL) ${ }^{-15}$ |  | ns |
| 237W | Delay time, SBCLK high in T1 cycle to SDBEN low |  | 16 |  | 11 | ns |

NOII甘WYO

$\dagger$ All $V_{\text {SS }}$ terminals should be routed to minimize inductance to system ground.
$\ddagger$ On a read cycle, the read strobe remains active until the internal sample of incoming data is completed. Input data can be removed when either the read strobe or SDBEN becomes no longer active.

Figure 31. 68xxx-Mode DMA Write-Cycle Timing

68xxx-mode bus-arbitration timing, SIF returns control

| NO. |  | $\begin{gathered} 25-\mathrm{MHz} \\ \text { OPERATION } \end{gathered}$ |  | $\begin{gathered} 25-\mathrm{MHz} \\ \text { OPERATION } \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $220 \dagger$ | Delay time, SBCLK low in 11 cycle to SAD, SPL, SPH, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ in the high-impedance state, bus release |  | 35 |  | 35 | ns |
| $223 \mathrm{~b} \dagger$ | Delay time, SBCLK low in 11 cycle to $\overline{\text { SBHE/SRNW in the high-impedance state }}$ |  | 45 |  | 45 | ns |
| 224b | Delay time, SBCLK low in cycle 12 to SOWN high | 0 | 20 | 0 | 15 | ns |
| 224d | Delay time, SBCLK low in cycle 12 to SDDIR high |  | 27 |  | 22 | ns |
| 230 | Delay time, SBCLK high to either SHRQ low or SBRQ high |  | 20 |  | 15 | ns |
| $240 \dagger$ | Setup from, $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, SRNW, and $\overline{\text { SAS }}$ control signals in the high-impedance state before $\overline{\text { SOWN }}$ no longer low | 0 |  | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.

NOILVWYOJNI ヨONVAOV


## 68xxx-mode bus-release and error timing

| NO. |  | $\begin{gathered} \text { 25-MHz } \\ \text { OPERATION } \end{gathered}$ |  | $\begin{gathered} \text { 33-MHz } \\ \text { OPERATION } \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| 208a | Setup time, asynchronous input before SBCLK no longer high to assure recognition | 10 |  | 10 |  | ns |
| 208b | Hold time, asynchronous input $\overline{\text { SBRLS }}, \overline{\text { SOWN, }}$, or $\overline{\text { SBERR }}$ after SBCLK low to assure recognition | 10 |  | 10 |  | ns |
| 208c | Hold time, SBRLS low after SOWN high | 0 |  | 0 |  | ns |
| 236 | Setup time, $\overline{\text { SBERR }}$ low before $\overline{\text { SDTACK }}$ no longer high if parameter 208a not met | 30 |  | 30 |  | ns |


$\dagger$ The system interface ignores the assertion of SBRLS if it does not own the system bus. If it does own the bus, when it detects the assertion of $\overline{\text { SBRLS, it completes any internally-started DMA cycle and relinquishes control of the bus. If no DMA transfer has started internally, the system }}$ interface releases the bus before starting another.
$\ddagger$ If SBERR is asserted when the system interface controls the system bus, the current bus transfer is completed, regardless of the value of SDTACK. If the BERETRY register is nonzero, the cycle is retried. If the BERETRY register is zero, the system interface then releases control of the system bus. The system interface ignores the assertion of SBERR if it is not performing a DMA-bus cycle on the system bus. When SBERR is properly asserted and BERETRY is zero, however, the system interface releases the bus upon completion of the current bus transfer and halts all further DMA on the system side. The error is synchronized to the local bus and DMA stops on the local sides. The value of the SDMAADR, SDMADDRX, and SDMALEN registers in the system interface are not defined after a system-bus error.

Figure 33. 68xxx-Mode Bus-Release and Error Timing


Figure 34．68xxx－Mode Bus Halt and Retry，Normal Completion With Delayed Start $\dagger$
$\dagger$ Only the relative placement of the edges to SBCLK falling edge is shown．Actual signal edge placement can vary from waveforms shown．


Figure 35．68xxx－Mode Bus Halt and Retry，Rerun Cycle With Delayed Start $\dagger$
$\dagger$ Only the relative placement of the edges to SBCLK falling edge is shown．Actual signal edge placement can vary from waveforms shown．

- Facilitates Connection of the TI380C25, TI380C26, or TI380C27 to Token Ring
- Loop Back (Wrap Mode) for Self-Test Diagnostics
- Compatible With Electrical Interface of ISO/IEC IEEE Std. 802.5:1992 Token-Ring Access-Method and Physical-Layer Specifications
- Glueless Interface to TI380C2x Commprocessor for Token Ring
- 16- and 4-Mbps Token-Ring Data Rates With No External Switching Circuits
- Repeater Application Requires No Additional Active Components
- Digital Phase-Locked Loop
- Precise Control of Bandwidths
- Improved Jitter Tolerance
- Minimizes Accumulated Phase Slope
- Phantom Drive for Physical Insertion Onto Ring
- Differential Line Receiver With Level-Dependent Frequency Equalization
- Low-Impedance Differential Line Driver to Ease Transmit-Filter Design


## description

- Internal Crystal Oscillator for Reference-Clock Generation
- On-Chip Watchdog Timer
- Low-Power EPIC' ${ }^{\text {™ }} 0.8-\mu \mathrm{m}$ CMOS Process
- PCMCIA-Compatible 52-Lead 1,0-mm Plastic Quad Flatpack

PAH PACKAGE (TOP VIEW)


The TI380C60 token-ring interface device is a full-duplex electrical interface compatible with ISO/IEC IEEE Standard 802.5:1992 token-ring access-method and physical-layer specifications. The TI380C60 operates at the IEEE-standard 4 - and $16-\mathrm{Mbps}$ data rates. The Manchester-encoded data stream is received and phase aligned using an on-chip phase-locked loop (PLL). Both the recovered clock and data are passed to the protocol-handling circuits of one of the TI380C $2 x$ single-chip token-ring commprocessors for serial-to-parallel conversion and data processing. On transmit, the TI380C60 buffers the output of the TI380C2x and drives the media via suitable isolation and waveform-shaping components.

All necessary functions required to interface to an IEEE-802.5 token ring are provided. These include the PLL, the phantom drive to control the relays within a trunk-coupling unit, and wire-fault detection circuits. An internal wrap function is provided for self test, and a watchdog timer is included to provide fail-safe deinsertion from the ring in the event of a station microcode or commprocessor failure.
The TI380C60, when coupled with one of the TI380C2x token-ring commprocessors, forms a highly integrated token-ring LAN adapter compatible with the ISO/IEEE Standard 802.5. The TI380C60 synthesizes the necessary token-ring reference clock for its own use and for the TI380C2x. This removes the need for external components to provide this function.

The TI380C60 can function as a standalone device because the digital PLL is self contained and requires no additional circuits for frequency management. Using the device in this manner in the repeat mode provides a highly integrated token-ring repeater with no additional active components suitable for wiring center applications.
The TI380C60 is available in a 52 -lead $1,0-\mathrm{mm}$ plastic quad flatpack and is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ with a typical power dissipation of 600 mW .

## Pin Functions

| NAME | NO. | I/O/E† | TYPE $\ddagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| ATEST | 33 | E | N | Analog test. Should be left unconnected. |
| DRVR+ DRVR- | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ | $1$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | Differential driver data inputs. DRVR+ and DRVR- receive the ' 380 C 2 x transmit data. |
| $\begin{aligned} & \text { EQ+ } \\ & \text { EQ- } \end{aligned}$ | $\begin{aligned} & 41 \\ & 40 \end{aligned}$ | $\begin{aligned} & \mathrm{E} \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \end{aligned}$ | Equalization/gain points. Connections to allow frequency tuning of equalization circuit. |
| FRAQ | 10 | 1 | TTL | Frequency acquisition control. FRAQ is driven by the '380C2x or can be tied low for repeater applications. <br> $H=$ Clock recovery PLL is initialized. <br> L = Normal operation |
| IREF | 35 | $E$ | N | Internal reference. IREF allows the internal bias current of analog circuitry to be set via an external resistor. |
| NABL | 13 | 1 | TTL | Output-enable control. NABL can be used in token-ring /ethernet applications to disable the token-ring function. <br> $H=$ TI380C60 operates normally <br> $\mathrm{L}=$ All outputs are driven to the high-impedance state, except XMT+/XMT- which are driven low. Internal logic continues to operate unless $\overline{\text { PWRDN }}$ is asserted low. |
| $\overline{\text { NSRT }}$ | 8 | 1 | TTL | Insert control. $\overline{\text { NSRT }}$ enables the phantom-driver outputs (PHOUTA and PHOUTB) through the watchdog timer for insertion onto the token ring. <br> Static high = Inactive, phantom current removed (due to watchdog timer) <br> Static low = Inactive, phantom current removed (due to watchdog timer) <br> Falling edge $=$ Active, current output on PHOUTA and PHOUTB. |
| PHOUTA PHOUTB | $\begin{aligned} & 23 \\ & 21 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \end{aligned}$ | Phantom-driver outputs $A$ and $B$. The outputs that cause insertion onto the token ring. PHOUTA and PHOUTB should be connected to the center tap of the transmit transformer secondary winding for phantom-drive generation. |
| $\overline{\text { PWRDN }}$ | 16 | 1 | TTL | Power-down control <br> $H=$ Normal operation <br> $L=T 1380 C 60$ is placed into a power-down state. All TTL outputs are driven to the high-impedance state. |
| PXTAL | 1 | 0 | TTL | Token-ring reference-clock output. For $16-\mathrm{Mbps}$ operation, PXTAL is a $16-\mathrm{MHz}$ clock, and for $4-\mathrm{Mbps}$ operation, PXTAL is an $8-\mathrm{MHz}$ clock. |
| OSC32 | 48 | 0 | TTL | Oscillator output. OSC32 provides a $32-\mathrm{MHz}$ clock output and can be used to drive CLKIN of a T1380C2x. |
| $\overline{\text { REPT }}$ | 15 | 1 | TTL | Repeat-mode enable <br> $\mathrm{L}=$ Repeat mode selected. The received and sampled data present on RCVR is also driven out on the XMT+/XMT- pair. This function is overridden if WRAP is asserted low. <br> $H=T 1380 C 60$ operates normally |
| $\overline{\text { RATER }}$ | 47 | 0 | TTL | Rate error. $\overline{\text { RATER }}$ indicates that there are transitions on RCV $+/$ RCV- input pair (DRVR+/DRVR- if $\overline{\text { WRAP }}$ is asserted low) but that the transition rate is not consistent with the ring speed selected by $\mathrm{S} 4 / \overline{16}$. |
| RCLK | 51 | 0 | TTL | Recovered clock. RCLK is the clock recovered from the token-ring received data. For $16-\mathrm{Mbps}$ operation, it is a $32-\mathrm{MHz}$ clock. For $4-\mathrm{Mbps}$ operation, it is an $8-\mathrm{MHz}$ clock. |
| $\begin{aligned} & \mathrm{RCV}_{+} \\ & \text {RCV- } \end{aligned}$ | $\begin{aligned} & 38 \\ & 36 \end{aligned}$ | I | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | Receiver inputs. RCV + and RCV- receive the token-ring data via isolation transformers. |
| RCVR | 50 | 0 | TTL | Recovered data. RCVR contains the data recovered from the token ring and should be sampled at the rising edge of RCLK. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
$\ddagger T T L=T T L$ signal, $N=$ non-TTL signal, $D=$ differential drive or data

## Pin Functions

| NAME | NO. | 1/O/Et | TYPEも | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { REDY }}$ | 12 | 0 | TTL | PLL ready. $\overline{\text { REDY }}$ is normally asserted (active) low. $\overline{\text { REDY }}$ is cleared following the assertion of FRAQ and reasserted after the data recovery PLL has been reinitialized. <br> $\mathrm{H}=$ Received data not valid <br> $L=$ Received data valid |
| RES | 25 | - | - | Reserved. Should be left unconnected. |
| S4/16 | 14 | 1 | TTL | Speed switch. S4/ $\overline{16}$ specifies the token-ring data rate. <br> $\mathrm{H}=4-\mathrm{Mbps}$ data rate <br> $L=16-\mathrm{Mbps}$ data rate |
| $\begin{aligned} & \hline \text { TCLK } \\ & \text { TMS } \\ & \text { TDI } \\ & \text { TDO } \end{aligned}$ | $\begin{aligned} & \hline 43 \\ & 42 \\ & 45 \\ & 46 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | TTL | Test ports used during the production test of the device. Should be left unconnected. |
| TRST | 44 | 1 | TTL | Test-port reset. $\overline{\text { TRST }}$ should be tied to ground for normal operation of the TI380C60. <br> H = Reserved <br> $L=$ Test ports forced to an idle state |
| WFLT | 7 | 0 | TTL | Phantom-wire fault. WFLT provides an indication of the presence of a short or open circuit on PHOUTA or PHOUTB. <br> $\mathrm{H}=$ No fault <br> $\mathrm{L}=$ Open or short. The dc fault condition is present in the phantom-drive lines. |
| $\overline{\text { WRAP }}$ | 3 | 1 | TTL | Internal wrap-mode control. $\overline{\text { WRAP }}$ allows the TI380C60 to be placed in the loopback-wrap mode for adapter self test. <br> $H=$ Normal ring operation <br> $L=$ Transmit data drives the receive data. RCV+ or RCV- are ignored by the TI380C60 and XMT+ and XMT- are both forced low. |
| $\begin{aligned} & \hline \begin{array}{l} \text { XMT+ } \\ \text { XMT- } \end{array} \end{aligned}$ | $\begin{aligned} & 18 \\ & 19 \end{aligned}$ | E | D | Transmit differential outputs XMT + and XMT- provide a low-impedance differential source for line drive via filtering and transformer isolation. |
| $\begin{aligned} & \text { XT1 } \\ & \text { XT2 } \end{aligned}$ | $\begin{aligned} & 31 \\ & 29 \end{aligned}$ | E | $\begin{gathered} \mathrm{N} / \mathrm{TTL} \\ \mathrm{~N} \end{gathered}$ | XTAL connection. An 8-MHz crystal network can be connected here to provide a reference clock for the TI380C60. Alternatively, an 8-MHz TTL clock source can be connected to XT1. |
| VDDA1 | 37 | - | - | Positive-supply voltage for receiver circuits |
| VDDD | 2,49 | - | - | Positive-supply voltage for output buffers |
| $\mathrm{V}_{\mathrm{DDL}}$ | 11, 27 | - | - | Positive-supply voltage for internal logic |
| V DDA2 | 32 | - | - | Positive-supply voltage for data recovery PLL |
| VDDO | 28 | - | - | Positive-supply voltage for XTAL oscillator |
| $V_{\text {DDP }}$ | 24 | - | - | Positive-supply voltage for phantom drive |
| $V_{\text {DDX }}$ | 20 | - | - | Positive-supply voltage for transmit output |
| VSSA1 | 39 | - | - | Ground reference for receiver circuits |
| $V_{\text {SSA2 }}$ | 34 | - | - | Ground reference for data recovery PLL |
| $\mathrm{V}_{\text {SSD }}$ | 4,52 | - | - | Ground reference for output buffers |
| $V_{\text {SSL }}$ | 9, 26 | - | - | Ground reference for internal logic |
| VSSX | 17 | - | - | Ground reference for transmit output |
| $\mathrm{V}_{\text {SSO }}$ | 30 | - | - | Ground reference for XTAL oscillator |
| $V_{\text {SSP }}$ | 22 | - | - | Ground reference for phantom drive |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
$\ddagger T T L=T T L$ signal, $N=$ non-TTL signal, $D=$ differential drive or data
architecture
The major blocks of the TI380C60 include the receiver/equalizer, clock recovery PLL, wrap function, phantom drive with wire-fault detector, and watchdog timer. Figure 1 is the block diagram illustrating these major blocks, and the functionality of each block is described in the following sections.


Figure 1. Functional Block Diagram

## receiver

Figure 2 shows the arrangement of the line-receiver/equalizer circuit. The differential-input pair, RCV+ and RCV-, are designed to be connected to a floating winding of an isolation transformer. Each is equipped with a bias circuit to center the operating point of the differential input at approximately $\mathrm{V}_{\mathrm{DD}} \div 2$.

The differential-input pair consists of a pair of MOSFETs, each with an identical current source in its source pin that is set to supply a nominal current of 1.5 mA . At low signal levels, the gain of this pair is inversely proportional to the impedance connected between their sources on EQ- and EQ+. A frequency-equalization network can be connected between EQ+ and EQ- to provide equalization for media signal distortion.
The internal wrap mode is provided for self test of the device. When selected by taking $\overline{W R A P}$ low, the normal input path is disabled by a multiplexer and a path is enabled from DRVR+/DRVR- pair. Receiver gain, thresholds, and equalization are unchanged in the internal wrap mode.
receiver (continued)


Figure 2. Line Receiver/Equalizer

## receiver-clock recovery

The clock and data recovery in TI380C60 is performed by an advanced, digitally controlled phase-locked loop. In contrast to the TMS38054, the PLL of the TI380C60 is digitally controlled and the loop parameters are set by internally programmed digital constants. This results in precise control of loop parameters and requires no external loop-filter components.
The TI380C60 implements an intelligent algorithm to determine the optimum phase position for data sampling and extracted clock synthesis. The resulting action of the TI380C60 can be modeled as two cascaded PLLs as shown in Figure 3.


NOTE: $f_{3 \mathrm{~dB}}=-3 \mathrm{~dB}$ bandwidth of PLL
Figure 3. Dual PLL Arrangement

## receiver-clock recovery (continued)

PLL1 represents the algorithm to recover data from the incoming stream detected by the receiver. It has a relatively high bandwidth to provide good jitter tolerance. Data and embedded clock phase information are fed as digital values to PLL2 that generates the extracted clock (RCLK) for the TI380C2x commprocessor. The recovered data is sent to the T 1380 C 2 x as the RCVR signal synchronously with RCLK. In addition to sampling the RCVR signal, the TI380C2x uses RCLK to retransmit data in most cases. The lower bandwidth of PLL2 greatly reduces the rate of accumulation of data-correlated phase jitter in a token-ring network and provides very good accumulated-phase-slope (APS) characteristics. In addition to RCLK, the token-ring reference clock (PXTAL) and a fixed-frequency $32-\mathrm{MHz}$ clock (OSC32) are also synthesized from the $8-\mathrm{MHz}$ crystal reference.

## line driver, wrap function, and repeat mode

The line-drive function of the TI380C60 is performed by XMT+ and XMT-. Unlike the TMS38054, these pins are low-impedance outputs and require external series resistance to provide line termination. These pins provide buffering of the differential signal from the TI380C2x on DRVR+/DRVR-with action to control skew and asymmetry and with no retiming in the transmit path.
The wrap function is designed to provide a signal path for system self-test diagnostics. When $\overline{\text { WRAP }}$ is taken low, the receiver inputs are ignored and the transmit signal is fed to the receiver input circuitry via a multiplexer. In the internal wrap mode, WRAP can be checked by observing the signal amplitude at the equalization pins, $E Q+$ and EQ-. Equalization is active at this signal level, although the signal does not exhibit the high-frequency attenuation effects for which equalization is intended to compensate. During internal wrap mode, both XMT+ and XMT- are driven to a low state to prevent any dc current flowing in the isolation transformer.

When the repeat function is selected, the sampled and retimed ring data present on RCVR is also driven out on XMT+ and XMT-. This allows the TI380C60 to operate as a standalone repeater. Both RCVR and RCLK continue to provide valid sampled ring data and extracted clock as normal. The DRVR+/DRVR-inputs are ignored. The repeat function is enabled by taking REPT low while holding WRAP high.

## phantom driver and wire-fault detection

The phantom-drive circuit under control of NSRT generates a dc voltage on both of the phantom-drive outputs, PHOUTA and PHOUTB. In order to maintain the phantom drive, NSRT is toggled by the TI380C2x at least once every 20 ms . An internal watchdog timer is included in the TI380C60 to remove the phantom drive if NSRT fails to have the required transitions.
The watchdog timer is normally not allowed to expire because it is being reinitialized at least every 20 ms . If, there is a problem in the T 380 C 2 x or its microcode resulting in failure to toggle NSRT, the timer expires in a maximum of 22 ms . If this happens, the phantom drive is deasserted and remains so until the next falling edge of $\overline{N S R T}$. The watchdog timer requires no external timing components. When the phantom drive is deasserted, the phantom-drive lines are actively pulled low, reaching a level of 1 V or less within 50 ms .

The dc voltage from PHOUTA and PHOUTB is superimposed on the transmit-signal pair to the trunk-coupling unit (TCU) to request that the station be inserted into the ring. This is achieved by connecting them to the center of the secondary winding of the transmit-isolation transformer. Since PHOUTA and PHOUTB are connected to the media side of the isolation transformer, they require extensive protection against line surges. A capacitor is connected between the two phantom lines to provide an ac path for the transmit signal. PHOUTA and PHOUTB independently drive the dc voltage on each of the transmit lines allowing for independent wire-fault detection on each.

The phantom voltage is detected by the TCU, causing the external wrap path from the transmitter outputs back to the receiver inputs to be broken and the ring to be broken. A signal connection is then established from the ring to the receiver inputs and from the transmitter outputs to the ring. The return current from the dc-phantom voltage on the transmit pair is returned to the station via the receive pair. This provides some measure of wire-fault detection on the receive lines. The phantom-drive outputs are current limited to prevent damage if
short circuited. They detect either an abnormally high or an abnormally low load current at either output, corresponding to a short or an open circuit in the ring or TCU wiring. Either fault causes the wire-fault indicator output, $\overline{W F L T}$, to be driven low. The logic state of $\overline{W F L T}$ is high when the phantom drive is not active.

## frequency acquisition and $\overline{R E D Y}$

Unlike its predecessors, the TMS3805x family, the data-recovery PLL of the TI380C60 does not require constant frequency monitoring; neither is it necessary to recenter its frequency via the FRAQ control line. However, it is necessary to provide the interaction with the TI380C2x or other commprocessors that expect to perform this frequency-management task.
When the TI380C2x asserts FRAQ, it initiates a reset of the clock-recovery PLL. The $\overline{R E D Y}$ signal is deasserted for the duration of this action and reasserted low when it is complete (a maximum of $3 \mu \mathrm{~s}$ later). This low-going transition of $\overline{R E D Y}$ is required by the $\mathrm{TI} 380 \mathrm{C} 2 x$ following the setting of FRAQ high to indicate to the commprocessor that any frequency error that it detected has been corrected. In fact, the TI380C60 will never require FRAQ to be asserted after the PLL has been initialized. This interaction is provided purely for the benefit of the $\mathrm{T} / 380 \mathrm{C} 2 x$.

## rate error ( $\overline{\mathrm{RATER}}$ ) function

$\overline{\text { RATER }}$ provides an indication that incoming data transitions are present on the RCV+/RCV- pair but that the rate of transitions is outside the range that would be expected for the ring speed selected by $54 / \overline{16}$. $\overline{R A T E R}$ is not asserted low if no incoming transitions are present. In wrap mode, the rate-error function monitors the transitions on the DRVR+/DRVR- pair.
The rate-error function interprets 16 or more transitions in a $1.5-\mu$ s period as valid $16-\mathrm{Mbps}$ data. It interprets 15 or less transitions in a $1.5-\mu$ s period as $4-\mathrm{Mbps}$ data. One transition or less in a $1.5-\mu \mathrm{s}$ period is interpreted as no incoming transitions.

## disable and power-down mode

The TI380C60 can be disabled by either NABL or PWRDN. If NABL is taken low, the output buffers of the commproccessor interface are placed in the high-impedance state; however, internal logic continues to operate. Phantom drive is disabled, but XMT+ and XMT- are driven to a low value to sustain line termination in token-ring/Ethernet ${ }^{T M} 10$-base-T applications that share magnetics.

If $\overline{\text { PWRDN }}$ is taken low, all outputs are in the high-impedance state and all internal logic is powered down, bringing power consumption to a very low level. Upon removing PWRDN, the device resets and initializes itself. This process can take up to 2 ms and care should be taken to ensure that the system does not require stable clocks during this period. In particular, slow-clock errors can be seen by a TI380C2x commprocessor in a dual-physical-layer application if the TI380C60 is powered down when not in use.

## test facilities

A 5-pin test port is included for production-device testing. While the signals are compatible with IEEE-1149.1, this port is not compliant with the standard and the port is not suitable for in-circuit test.

ATEST gives access to the filter of the internal PLL. This pin is also for production test purposes, and no connection should be made to it in an application.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$ unless otherwise noted.
2. Inputs can be taken to more negative voltages if the current is limited to 20 mA .
3. Maximum power dissipation per package

## recommended operating conditions $\ddagger$

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | All $\mathrm{V}_{\text {DD }}$ | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage (see Note 4) | TTL inputs | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage (see Notes 4 and 5) | TTL inputs | -0.3 |  | 0.8 | V |
| $\mathrm{V}_{\text {IB }}$ | Receiver input bias voltage | See Note 6 | $\mathrm{V}_{\text {SB }}-1$ |  | $\mathrm{V}_{\mathrm{SB}}+1$ | V |
| OH | High-level output current (see Note 4) | TTL outputs |  |  | -0.2 | mA |
| lOL | Low-level output current (see Note 4) | TTL outputs |  |  | 2 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

$\ddagger$ Recommended operating conditions indicate the conditions that must be met to ensure that the device functions as intended and meets the detailed electrical specifications. Unless otherwise noted, all electrical specifications apply for all recommended operating conditions. Voltages are measured with respect to the device $V_{S S}$ pins. Currents into the device are considered to be positive.
NOTES: 4. The TTL input and TTL output pins are the pins listed as commprocessor interface or test port in the pin functions table. This section also identifies them as inputs and outputs.
5. Inputs can be taken to more negative voltages if the IDD current is limited to 20 mA .
6. $\mathrm{V}_{\mathrm{SB}}$ is the self-bias voltage of the input pair $R C V_{+}$and $R C V_{- \text {- It }}$ is defined as $\mathrm{V}_{\mathrm{SB}}=\left(\mathrm{V}_{\mathrm{SB}+}+\mathrm{V}_{\mathrm{SB}}\right) \div 2$ (where $\mathrm{V}_{\mathrm{SB}}+$ is the self-bias voltage of $R C V_{+} ; \mathrm{V}_{S_{B}}$ is the self-bias voltage of $R C V-$ ). The self-bias voltage of both pins is approximately $V_{D D} \div 2$.

## TTL input and output pins (see Note 4)

| PARAMETER |  |  | TEST CONDITIONS§ | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{1 / 2}$ | High-level input current |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level input current |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $1 \mathrm{OH}=-0.2 \mathrm{~mA}$ | 2.6 |  |  | V |
| VOL | Low-level output voltage |  | $1 \mathrm{OL}=2 \mathrm{~mA}$ |  |  | 0.45 | V |
| IOZH | Off-state output current with high-level voltage applied |  | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| IOZL | Off-state output current with low-level voltage applied |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | -20 |  | 20 | $\mu \mathrm{A}$ |
| IDD | Supply current | Normal mode | $V_{D D}=M A X$ |  | 120 |  | mA |
|  |  | Power-down mode |  |  | 10 |  | mA |

§ For conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.
NOTE 4: The TTL input and TTL output pins are the pins listed as commprocessor interface or test port in the pin functions table. This section also identifies them as inputs and outputs.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
receiver input ( $\mathrm{RCV}_{+}$and RCV-)

|  | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{17+}$ | Positive-going input threshold voltage | $V_{\text {ICM }}=V_{\text {SB }}, \quad \begin{aligned} & \text { See Notes } 6 \text { and 7, } \\ & \text { and Figure } 6\end{aligned}$ |  | 50 | mV |
| VIT- | Negative-going input threshold voltage | $\mathrm{V}_{\text {ICM }}=\mathrm{V}_{\text {SB }}, \quad \begin{aligned} & \text { See Notes } 6 \text { and 7, } \\ & \text { and Figure } 6\end{aligned}$ | -50 |  | mV |
| Vhys | Hysteresis asymmetry threshold voltage, ( $\left.\mathrm{V}_{\mathrm{T}_{+}}+\mathrm{V}_{\mathrm{T}_{-}}\right)$ | $\mathrm{V}_{\text {ICM }}=\mathrm{V}_{\text {SB }}, \quad$ See Notes 6 and 7, and Figure 6 | -20 | 20 | mV |
| CMRR | Common-mode rejection ratio | See Notes 6 and 7, and Figure 6 | -30 | 30 | mV |
| $I_{\text {I }}(\mathrm{RCV})$ | Receiver input current | Both inputs at $V_{S B}$, See Note 6 and Figure 6 | -10 | 10 | $\mu \mathrm{A}$ |
|  |  | Input under test at $V_{S B}+1 \mathrm{~V}$, Other input at $V_{S B}-1 \mathrm{~V}$, See Note 6 and Figure 6 | 15 | 60 |  |
|  |  | Input under test at $\mathrm{V}_{\mathrm{SB}}-1 \mathrm{~V}$, Other input at $V_{S B}+1 \mathrm{~V}$, See Note 7 and Figure 6 | -15 | -60 |  |
| IIB(EQ) | Input bias current, equalizer | $E Q+$ and $E Q$ - biased at $V_{D D}-3 V$ $R C V$ + and $R C V$ - at $V_{D D}-3 V$, See Figure 6 | 1.2 | 1.8 | mA |
|  | Equalizer wrap voltage | $\overline{\text { WRAP }}=$ low, $\quad$ See Figure 6 | 300 | 700 | mV |

NOTES: 6. $V_{S B}$ is the self-bias voltage of the input pair $R C V+$ and $R C V-$. It is defined as $V_{S B}=\left(V_{S B+}+V_{S B}\right) \div 2$ (where $V_{S B+}$ is the self-bias voltage of $R C V+$; $V_{S B}$ is the self-bias voltage of $R C V-$ ). The self-bias voltage of both pins is approximately $V_{D D} \div 2$.
7. $V_{I C M}$ is the common-mode voltage applied to RCV+ and RCV-.
phantom driver (PHOUTA and PHOUTB)

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| VOH High-level output voltage | $\mathrm{I} \mathrm{OH}=-1 \mathrm{~mA}$ | 4.1 |  | V |
|  | $\mathrm{I} \mathrm{OH}=-2 \mathrm{~mA}$ | 3.8 |  | V |
| IOS Short-circuit output current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -4 | -20 | mA |
| IOL Low-level output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | -1 | -10 | mA |
| IOZH Off-state output current with high-level voltage applied | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | -100 | 100 | $\mu \mathrm{A}$ |
| IOZL Off-state output current with low-level voltage applied | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -100 | 100 | $\mu \mathrm{A}$ |

## wire fault (WFLT) (see Notes 8 and 9)

| PARAMETER | MIN MAX | UNIT |
| :---: | :---: | :---: |
| $R_{L}(S)$ Phantom-drive load resistance detected as short circuit | 0.15 | k $\Omega$ |
| $\mathrm{R}_{\mathrm{L}(\mathrm{O})}$ Phantom-drive load resistance detected as open circuit | 50 | $\mathrm{k} \Omega$ |
| $R_{L(N)}$ Phantom-drive load resistance detected as normal | 2.95 .5 | $\mathrm{k} \Omega$ |

NOTES: 8. The wire-fault circuit recognizes a fault condition for any phantom-drive load resistance to ground greater than $R_{L(O)}$ or any load resistance less than $R_{L(S)}$. Any resistance in the range specified for $R_{L}(N)$ is not recognized as a wire fault. A fault condition on either PHOUTA or PHOUTB results in WFLT being asserted (low).
9. Resistor $\left[R_{L(S)}, R_{L(O)}, R_{L(N)}\right]$ connected from output under test to ground, other output loaded with $4.1 \Omega$ to ground.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PLL characteristics

| PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | ---: | :---: |
| Reference PLL operating filter voltage | $\mathrm{t}_{\mathrm{C}(\mathrm{XT} 1)}=125 \mathrm{~ns}$ | 1.8 | 4 |

crystal-oscillator characteristics

|  | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IB}}(\mathrm{XT} 1)$ | Input self-bias voltage |  | 1.8 | V |
| IOH(XT2) | High-level output current | $\begin{aligned} & V_{(X T 2)}=V_{S B}(X T 1) \\ & V_{(X T 1)}=V_{S B}(X T 1)+0.5 \mathrm{~V} \end{aligned}$ | -2.5-6.5 | mA |
| IOL(XT2) | Low-level output current | $\begin{aligned} & V_{(X T 2)}=V_{S B(X T 1)} \\ & V_{(X T 1)}=V_{S B(X T 1)}-0.5 \mathrm{~V} \end{aligned}$ | 0.41 .3 | mA |



Figure 4. Test and Load Circuits
switching characteristics over recommended range of supply voltage (unless otherwise noted)
transmitter-drive characteristics

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{N}(\mathrm{PP})} \mathrm{XMT}+/ \mathrm{XMT}$ - peak-to-peak voltage (see Note 10) | $V_{D D}=4.75 \mathrm{~V},$ <br> See Figures 4 and 5 | 8.2 |  | V |
|  | $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V},$ <br> See Figures 4 and 5 |  | 10.3 |  |

NOTE 10: $V_{N(P P)}$ is determined by:

$$
\mathrm{V}_{\mathrm{OH}(\mathrm{XMT}+)}+\mathrm{V}_{\mathrm{OH}(\mathrm{XMT}-)}-\mathrm{V}_{\mathrm{OL}(\mathrm{XMT}+)}-\mathrm{V}_{\mathrm{OL}(\mathrm{XMT}-)}
$$

transmitter switching characteristics (see Figures 4 and 5)

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| XMT+/XMT- skew (see Note 11) | $t_{\text {sk }}(\mathrm{DRV})=-1 \mathrm{~ns}$ | -3 | +3 | ns |
|  | $\mathrm{t}_{\text {sk }}(\mathrm{DRV})=+1 \mathrm{~ns}$ | -3 | +3 | ns |
| XMT+/XMT- asymmetry (see Note 12) | $\mathrm{t}_{\text {Sk }}(\mathrm{DRV})=-1 \mathrm{~ns}$ | -2 | +2 | ns |
|  | $\mathrm{t}_{\text {sk }}(\mathrm{DRV})=+1 \mathrm{~ns}$ | -2 | +2 | ns |

NOTES: 11. XMT+/XMT- skew is determined by: $t_{d}(X M T+H)-t_{d}(X M T-L)$ or $t_{d}(X M T+L)-t_{d}(X M T-H)$
12. $X M T+X M T-$ asymmetry is determined by:

$$
\frac{t_{d(X M T+L)}+t_{d(X M T-H)}}{2}-\frac{\left.t_{d(X M T}+H\right)+t_{d(X M T-L)}}{2}
$$



Figure 5. Transmitter Timing
timing requirements over recommended range of supply voltage, $\mathbf{t}_{\mathbf{c}(\mathrm{XT} \mathbf{1})}=\mathbf{1 2 5} \mathbf{n s}$ (see Figure 6)

|  |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{XT} 1)$ | Cycle time of clock applied to XT1 |  |  | 125 |  | ns |
| ${ }^{\text {w }}$ (OSC32H) | Pulse duration, OSC32 high |  | 10 |  |  | ns |
| ${ }^{\text {w }}$ (OSC32L) | Pulse duration, OSC32 low |  | 12 |  |  | ns |
| ${ }^{\text {tw }}$ (PXTALL $)$ | Pulse duration, PXTAL Iow | 16-Mbps mode | 12 |  |  | ns |
|  |  | 4-Mbps mode | 46 |  |  | ns |
| ${ }^{\text {tw }}$ (PXTALH) | Pulse duration, PXTAL high | 16-Mbps mode | 10 |  |  | ns |
|  |  | 4-Mbps mode | 46 |  |  | ns |
| ${ }^{\text {tw }}$ (RCLKL) | Pulse duration, RCLK low | 16-Mbps mode | 12 |  |  | ns |
|  |  | 4-Mbps mode | 46 |  |  | ns |
| ${ }^{\text {tw }}$ (RCLKH) | Pulse duration, RCLK high | 16-Mbps mode | 10 |  |  | ns |
|  |  | 4-Mbps mode | 46 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ (RCVR) | Setup time, RCVR valid to RCLK rising edge | 16-Mbps mode | 10 |  |  | ns |
| th(RCVR) | Hold time, RCVR valid after RCLK rising edge | 16-Mbps mode | 1 |  |  | ns |

PXTAL

0.8 V

2 V
0.8 V


Figure 6. PXTAL, RCLK, and RCVR Timing

- IEEE 802.5 and IBM Token-Ring Network ${ }^{\text {TM }}$ Compatible
- IEEE 802.3 and Blue Book Ethernet ${ }^{\text {TM }}$ Network Compatible
- Pin and Software Compatible With the TMS380C16
- Configurable Network Type and Speed:
- Selectable by Host Software Control (Adapter-Control Register)
- Selectable by Network Front-End
- Readable from Host (Adapter-Control Register)
- Token-Ring Features
- 16- or 4-Mbps Data Rates
- Supports up to 18K-Byte Frame Size (16-Mbps Operation Only)
- Supports Universal and Local Network Addressing
- Early Token-Release Option (16-Mbps Operation Only)
- Compatible With the TMS38054
- Ethernet Features
- 10-Mbps Data Rate
- Compatible With Most Ethernet Serial-Network-Interface Devices
- Full-Duplex Ethernet Operation Allows Network Speed Self-Test Feature
- Expandable Local LAN-Subsystem Memory Space up to 2 Megabytes
- Supports Multicast Addressing of Network Group Addresses Through Hashing
- Glueless Interface to DRAMs
- High-Performance 16-Bit CPU for Communications-Protocol Processing
- Up to 8-Mbps High-Speed Bus Master DMA Interface
- Low-Cost Host-Slave I/O Interface Option
- Up to 32-Bit Host Address Bus
- Selectable Host System-Bus Options
- $80 x 8 x$ or $68 x x x$-Type Bus and Memory Organization
- 8- or 16-Bit Data Bus on 80x8x Buses
- Optional Parity Checking
- Dual-Port DMA and Direct I/O Transfers to Host Bus
- Specification for External Adapter-Bus Devices (SEADs) Supports External Hardware Interface for User-Defined External Logic
- Enhanced-Address-Copy-Option (EACO) Interface Supports External Address Checking Logic for Bridging or External Custom Applications
- Support for Module High-Impedance In-Circuit Testing
- Built-in Real-Time Error Detection
- Bring-Up and Self-Test Diagnostics With Loopback
- Automatic Frame-Buffer Management
- Slow-Clock Low-Power Mode
- Single 5-V Supply
- 1- $\mu \mathrm{m}$ CMOS Technology
- 250-mA Typical Latch-Up Immunity at $25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V
- 132-Pin Plastic Quad Flat Package (PQ Suffix)
- Operating Temperature Range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$


Figure 1. Network-Commprocessor Applications Diagram
IBM and Token-Ring Network are trademarks of International Business Machines Corp.
Ethernet is a trademark of Xerox Corporation.

## pin assignments



## description

The TMS380C26 is a single-chip network-communications processor (commprocessor) that supports token-ring or Ethernet local area networks (LANs). Either token ring at data rates of 16 Mbps or 4 Mbps , or Ethernet at a data rate of 10 Mbps , can be selected. A flexible configuration scheme allows network type and speed to be configured by hardware or software. This allows the design of LAN subsystems that support both token-ring and Ethernet networks by electrically or physically switched network front-end circuits.

The TMS380C26 conforms to IEEE 802.5-1989 standards and has been verified to be completely IBM ${ }^{\text {TM }}$ Token-Ring compatible. By integrating the essential control building blocks needed on a LAN-subsystem card into one device, the TMS380C26 can ensure that this IBM compatability is maintained in silicon.
The TMS380C26 conforms to ISO/IEC 8802-3 (ANSI/IEEE Std 802.3) CSMA/CD standards and the Ethernet Blue Book standard.

The high degree of integration of the TMS380C26 makes it a virtual LAN subsystem on a single chip. Protocol handling, host-system interfacing, memory interfacing, and communications processing are all provided through the TMS380C26. To complete LAN-subsystem design, only the network-interface hardware, local memory, and minimal additional components such as PALs and crystal oscillators need to be added.

The TMS380C26 provides a 32-bit system-memory address reach with a high-speed bus-master DMA interface that supports rapid communications with the host system. In addition, the TMS380C26 supports direct I/O and a low-cost 8-bit pseudo-DMA interface that requires only a chip select to work directly on an 80x8x 8-bit slave I/O interface. Finally, selectable $80 \times 8 x$ or $68 x x x$-type host-system bus and memory organization add to design flexibility.

The TMS380C26 supports addressing for up to 2 M bytes of local memory. This expanded memory capacity can improve LAN-subsystem performance by minimizing the frequency of host LAN-subsystem communications by allowing larger blocks of information to be transferred at one time. The support of large local memory is important in applications that require large data transfers (such as graphics or data-base transfers) and in heavily loaded networks where the extra memory can provide data buffers to store data until it can be processed by the host.

The proprietary CPU used in the TMS380C26 allows protocol software to be downloaded into RAM or stored in ROM in the local-memory space. By moving protocols (such as LLC) to the LAN-subsystem, overall system performance is increased. This is accomplished due to the the offloading of processing from the host system to the TMS380C26, which can also reduce LAN-subsystem-to-host communications. As other protocol software is developed, greater differentiation of end products with enhanced system performance is possible.

In addition, the TMS380C26 includes hardware counters that provide real-time error detection and automatic frame-buffer management. These counters control system-bus retries, burst size, and track host and LAN-subsystem buffer status. Previously, these counters needed to be maintained in software. By integrating them into hardware, software overhead is removed and LAN-subsystem performance is improved.
The TMS380C26 implements a Tl-patented enhanced-address-copy-option (EACO) interface. This interface supports external address-checking devices, such as the TMS380SRA source-routing accelerator. The TMS380C26 has a 128-word external I/O space in its memory map to support external address-checker devices and other hardware extensions to the TMS380 architecture. Hardware designed in conformance with Tl's specification for external adapter-bus devices (SEADs) can map registers into this external I/O space and post interrupts to the TMS380C26.

The major blocks of the TMS380C26 include the communications processor (CP), system interface (SIF), memory interface (MIF), protocol handler (PH), clock generator (CG), and the adapter-support function (ASF) as shown in the functional block diagram.

The TMS380C26 is available in a 132-pin plastic quad flat pack and is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## description (continued)

The TMS380C26 has a bus interface to the host system, a bus interface to local memory, and an interface to the physical-layer circuitry. Pin names starting with the letter S attach to the host-system bus and pin names starting with the letter M attach to the local-memory bus. Active-low signals have names with overbars, e.g., SCS.
functional block diagram


## Pin Functions

| PIN NAME | NO. | 1/0† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| BTSTRP | 23 | 1 | Bootstrap. The value on BTSTRP is loaded into the BOOT bit of the SIFACL register at reset (i.e., when SRESET is asserted or the ARESET bit in the SIFACL register is set) to form a default value. BTSTRP indicates whether chapters 0 and 31 of the memory map are RAM or ROM. If these chapters are RAM then the TMS380C26 is denied access to the local-memory bus until the CPHALT bit in the SIFACL register is cleared. $H=\text { Chapters } 0 \text { and } 31 \text { of local memory are RAM based (see Note 1). }$ $\mathrm{L}=\text { Chapters } 0 \text { and } 31 \text { of local memory are ROM based. }$ |
| CLKDIV | 19 | 1 | Clock divider select. CLKDIV must be pulled high. $\begin{aligned} & \mathrm{H}=\text { Indicates } 64-\mathrm{MHz} \text { OSCIN (see Note 3) } \\ & \mathrm{L}=\text { Reserved } \end{aligned}$ |
| EXTINT0 $\frac{\text { EXTINT1 }}{}$ EXTINT2 EXTINT3 | $\begin{aligned} & 14 \\ & 13 \\ & 12 \\ & 11 \end{aligned}$ | 1 | Reserved; must be pulled high (see Note 4) |
| MACS | 104 | 1 | Reserved; must be tied low (see Note 2) |
| MADHO <br> MADH1 <br> MADH2 <br> MADH3 <br> MADH4 <br> MADH5 <br> MADH6 <br> MADH7 | $\begin{aligned} & \hline 129 \\ & 128 \\ & 127 \\ & 126 \\ & 123 \\ & 122 \\ & 121 \\ & 120 \end{aligned}$ | 1/0 | Local-memory address, data and status bus - high byte. For the first quarter of the local-memory cycle these bus lines carry address bits AX4 and AO to A6; for the second quarter, they carry status bits; and for the third and fourth quarters, they carry data bits 0 to 7 . The most significant bit is MADH0 and the least significant bit is MADH7. |
| MADLO <br> MADL1 <br> MADL2 <br> MADL3 <br> MADL4 <br> MADL5 <br> MADL6 <br> MADL7 | $\begin{gathered} \hline 10 \\ 9 \\ 8 \\ 7 \\ 7 \\ 6 \\ 5 \\ 4 \\ 4 \\ \hline \end{gathered}$ | 1/0 | Local-memory address, data and status bus - low byte. For the first quarter of the local-memory cycle, these bus lines carry address bits A7 to A14; for the second quarter, they carry address bits AX4 and AO to A6; and for the third and fourth quarters, they carry data bits 8 to 15 . The most significant bit is MADLO and the least significant bit is MADL7. |
| $\overline{\text { MAL }}$ | 103 | 0 | Memory-address latch. $\overline{M A L}$ is a strobe signal for sampling the address at the start of the memory cycle; it is used by SRAMs and EPROMs. The full 20-bit word address is valid on MAXO, MAXPH, MAX2, MAXPL, MADHO-MADH7, and MADLO-MADL7. Three 8-bit transparent latches can be used to retain a 20-bit static address throughout the cycle. <br> Rising edge $=$ No signal latching <br> Falling edge $=$ Allows the above address signals to be latched |
| MAXO | 111 | 0 | Local-memory-extended address bit. MAX0 drives AX0 at ROW address time and drives A12 at COL address and DATA time for all cycles. This signal can be latched by MRAS. Driving A12 eases interfacing to a BIA ROM. |

## $\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output

NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).
2. Pin should be connected to ground.
3. Pin should be tied to $\mathrm{V}_{\mathrm{CC}}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor.
4. Each pin must be individually tied to $\mathrm{V}_{\mathrm{C}}$ with a $1-\mathrm{k} \Omega$ pullup resistor.

Pin Functions (Continued)

| PIN NAME | NO. | 1/0t | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MAX2 | 112 | 0 | Local-memory-extended address bit. MAX2 drives AX2 at ROW address time, which can be latched by MRAS, and A14 at COL address, and DATA time for all cycles. Driving A14 eases interfacing to a BIA ROM. |
| MAXPH | 130 | 1/0 | Local-memory-extended address and parity - high byte. For the first quarter of a memory cycle, MAXPH carries the extended-address bit (AX1); for the second quarter of a memory cycle, MAXPH carries the extended-address bit (AXO); and for the last half of the memory cycle, MAXPH carries the parity bit for the high-data byte. |
| MAXPL | 2 | 1/0 | Local-memory-extended address and parity - low byte. For the first quarter of a memory cycle, MAXPL carries the extended-address bit (AX3); for the second quarter of a memory cycle, MAXPL carries extended-address bit (AX2); and for the last half of the memory cycle, MAXPL carries the parity bit for the low-data byte. |
| MBCLK1 MBCLK2 | $\begin{aligned} & 97 \\ & 98 \end{aligned}$ | 0 | Local-bus clock 1 and local-bus clock 2. These signals are referenced for all local-bus transfers. MBCLK2 lags MBCLK1 by a quarter of a cycle. These clocks operate at 8 MHz for a $64-\mathrm{MHz}$ OSCIN and 6 MHz for a $48-\mathrm{MHz} \mathrm{OSCIN}$, which is twice the memory-cycle rate. The MBCLK signals are always a divide-by-8 of the OSCIN frequency. |
| MBEN | 119 | 0 | Buffer enable. $\overline{\text { MBEN }}$ enables the bidirectional buffer outputs on the MADH, MAXPH, MAXPL, and MADL buses during the data phase. This signal is used in conjunction with MDDIR, which selects the buffer output direction. <br> $H=$ Buffer output disabled <br> $\mathrm{L}=$ Buffer output enabled |
| MBGR | 132 | 0 | Reserved; must be left unconnected |
| $\overline{\text { MBIAEN }}$ | 101 | 0 | Burned-in address enable. $\overline{\text { MBIAEN }}$ is an output signal used to provide an output enable for the ROM containing the adapter's burned-in address (BIA). <br> $H=$ This signal is driven high for any WRITE accesses to the addresses between $>00.0000$ and $>00.000 \mathrm{~F}$, or any accesses (read/write) to any other address. <br> $L=$ This signal is driven low for any READ from addresses between $>00.0000$ and $>00.000 \mathrm{~F}$. |
| $\overline{\text { MBRQ }}$ | 131 | 1 | Reserved; must be pulled high (see Note 4) |
| $\overline{\text { MCAS }}$ | 113 | 0 | Column-address strobe for DRAMs. The column address is valid for the $3 / 16$ of the memory cycle following the row-address portion of the cycle. MCAS is driven low every memory cycle while the column address is valid on MADLO - MADL7, MAXPH, and MAXPL, except when one of the following conditions occurs: <br> 1) When the address accessed is in the BIA ROM ( $>00.0000->00.000 \mathrm{~F}$ ) <br> 2) When the address accessed is in the EPROM memory map (i.e., when the BOOT bit in the SIFACL register is zero and an access is made between $>00.0010->00$. FFFF) or $>1$ F. $0000->$ 1F.FFFF) <br> 3) When the cycle is a refresh cycle, in which case MCAS is driven at the start of the cycle before $\overline{\text { MRAS }}$ (for DRAMs that have $\overline{\mathrm{CAS}}$-before- $\overline{\mathrm{RAS}}$ refresh). For DRAMs that do not support $\overline{\mathrm{CAS}}$ -before- $\overline{\mathrm{RAS}}$ refresh, it can be necessary to disable $\overline{\text { MCAS }}$ with MREF during the refresh cycle. |

$\dagger$ I = input, O = output
NOTE 4: Each pin must be individually tied to $V_{C C}$ with a $1-k \Omega$ pullup resistor.

SPWS010A-APRIL 1992-REVISED MARCH 1993

## Pin Functions (Continued)

| PIN NAME | NO. | $110 \dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MDDIR | 110 | 0 | Data direction. MDDIR is used as a direction control for bidirectional bus drivers. This signal becomes valid before MBEN becomes active. $\begin{aligned} & H=\text { TMS380C26 memory-bus write } \\ & L=T M S 380 C 26 \text { memory-bus read } \end{aligned}$ |
| $\overline{\text { MOE }}$ | 118 | 0 | Memory output enable. $\overline{\text { MOE }}$ is used to enable the outputs of the DRAM memory during a read cycle. This signal is high for EPROM or BIA ROM read cycles. <br> $H=$ Disable DRAM outputs <br> L = Enable DRAM outputs |
| $\overline{\text { MRAS }}$ | 115 | 0 | Row-address strobe for DRAMs. The row address lasts for the first $5 / 16$ of the memory cycle. $\overline{\text { MRAS }}$ is driven low every memory cycle while the row address is valid on MADLO-MADL7, MAXPH, and MAXPL for both RAM and ROM cycles. It is also driven low during refresh cycles when the refresh address is valid on MADLO-MADL7. |
| MREF | 102 | 0 | DRAM refresh cycle in progress. MREF is used to indicate that a DRAM refresh cycle is occurring. It is also used for disabling $\overline{\text { MCAS }}$ to all DRAMs that do not use a $\overline{\text { CAS }}$ before- $\overline{\mathrm{RAS}}$ refresh. <br> $H=$ DRAM refresh cycle in process <br> $\mathrm{L}=$ Not a DRAM refresh cycle |
| MRESET | 99 | 0 | Memory-bus reset. MRESET is a reset signal generated when either the ARESET bit in the SIFACL register is set or SRESET is asserted. This signal is used for resetting external local-bus glue logic. $\mathrm{H}=\text { External logic not reset }$ $L=\text { External logic reset }$ |
| MROMEN | 105 | 0 | ROM enable. During the first $5 / 16$ of the memory cycle, MROMEN is used to provide a chip select for ROMs when the BOOT bit of the SIFACL register is zero (i.e., when code is resident in ROM, not RAM). It can be latched by $\overline{M A L}$. $\overline{M R O M E N}$ goes low for any read from addresses $>00.0010->00$.FFFF or $>1$ F. $0000->1$ F.FFFF when the BOOT bit in the SIFACL register is zero. MROMEN stays high for writes to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is one. During the final three quarters of the memory cycle, MROMEN outputs the A13 address signal for interfacing to a BIA ROM. This means MBIAEN, MAXO, ROMEN, and MAX2 together form a glueless interface for the BIA ROM. <br> $H=$ ROM disabled <br> $L=$ ROM enabled |
| $\overline{\mathrm{MW}}$ | 114 | 0 | Local-memory write. $\overline{\mathrm{MW}}$ is used to specify a write cycle on the local-memory bus. The data on the MADHO - MADH7 and MADLO - MADL7 buses is valid while MW is low. DRAMs latch data on the falling edge $\overline{\mathrm{MW}}$, while SRAMs latch data on the rising edge of $\overline{\mathrm{MW}}$. <br> $H=$ Not a local-memory write cycle <br> L = Local-memory write cycle |
| $\overline{\text { NMI }}$ | 15 | 1 | Nonmaskable interrupt request. $\overline{\text { NMI }}$ must be left unconnected. |
| OSCIN | 107 | 1 | External oscillator input. OSCIN provides the clock frequency to the TMS380C26 for a $4-\mathrm{MHz}$ internal bus. OSCIN should be $64-\mathrm{MHz}$ signal (see Note 5). |
| OSCOUT | 96 | 0 | Oscillator output. With OSCIN at 64 MHz and CLKDIV pulled high, OSCOUT provides an $8-\mathrm{MHz}$ output that can be used by TMS3054 for 4-Mbps operation without the need for an additional crystal. |

$\dagger$ I = input, $O=$ output
NOTE 5: Pin has an expanded input voltage specification.

Pin Functions (Continued)

| PIN NAME | NO. | $1 / 0 \dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| PRTYEN | 22 | 1 | Parity enable. The value on PRTYEN is loaded into the PEN bit of the SIFACL register at reset (i.e., when SRESET is asserted or the ARESET bit in the SIFACL register is set) to form a default value. PRTYEN enables parity checking for the local memory. <br> $H=$ Local-memory data bus checked for parity (see Note 1) <br> $L=$ Local-memory data bus not checked for parity |
| NSELOUTO NSELOUT1 | $\begin{aligned} & 21 \\ & 93 \end{aligned}$ | 0 | Network selection outputs. NSELOUT0 and NSELOUT1 are controlled by the host through the corresponding bits of the SIFACTL register. The value of these bits/signals can only be changed while the TMS380C26 is reset. <br> NSELOUTO <br> NSELOUT1 <br> Description <br> L <br> L <br> Reserved <br> 16-Mbps token ring <br> Ethernet (802.3/blue book) <br> 4 -Mbps token ring |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).

| System Interface - Intel Mode (SI/ $\bar{M}=\mathrm{H}$ ) |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN NAME | NO. | I/Ot | DESCRIPTION |
| $\begin{aligned} & \text { SADH0 } \\ & \text { SADH1 } \\ & \text { SADH2 } \\ & \text { SADH3 } \\ & \text { SADH4 } \\ & \text { SADH5 } \\ & \text { SADH6 } \\ & \text { SADH7 } \end{aligned}$ | $\begin{aligned} & \hline 73 \\ & 72 \\ & 71 \\ & 70 \\ & 69 \\ & 68 \\ & 64 \\ & 63 \\ & \hline \end{aligned}$ | $1 / 0$ | System address/data bus-high byte (see Note 1). SADH0-SADH7 make up the most significant byte of each address word (32-bit address bus) and data word (16-bit data bus). The most significant bit is SADHO, and the least significant bit is SADH7. <br> Address multiplexing $\ddagger$ : Bits 31-24 and bits 15-8 <br> Data multiplexing $\ddagger$ : Bits 15-8 |
| $\begin{array}{\|l} \hline \text { SADLO } \\ \text { SADL1 } \\ \text { SADL2 } \\ \text { SADL3 } \\ \text { SADL4 } \\ \text { SADL5 } \\ \text { SADL6 } \\ \text { SADL7 } \end{array}$ | 54 53 52 49 48 47 46 45 | 1/0 | System address/data bus-low byte (see Note 1). SADL0-SADL7 make up the least significant byte of each address word (32-bit address bus) and data word (16-bit data bus). The most significant bit is SADLO, and the least significant bit is SADL7. <br> Address multiplexing $\ddagger$ : Bits 23-16 and bits 7-0 <br> Data multiplexing $\ddagger$ : Bits 7-0 |
| SALE | 43 | 0 | System address-latch enable. SALE is the enable pulse used to externally latch the 16 LSBs of the address from the SADHO - SADH7 and SADLO - SADL7 buses at the start of the DMA cycle. Systems that implement address parity can also externally latch the parity bits (SPH and SPL) for the latched address. |
| $\overline{\text { SBBSY }}$ | 31 | 1 | System bus busy. The TMS380C26 samples the value on SBBSY during arbitration. The sample has one of (2) two values (see Note 1): <br> $H=$ Not busy. The TMS380C26 can become bus master if the grant condition is met. <br> $\mathrm{L}=$ Busy. The TMS380C26 cannot become bus master. |
| SBCLK | 44 | 1 | System bus clock. The TMS380C26 requires SBCLK to synchronize its bus timings for all DMA transfers. |
| SBHE/SRNW | 57 | 1/0 | System byte high enable. $\overline{\text { BBHE}} /$ SRNW is a 3-state output that is driven during DMA and an input at all other times. $\mathrm{H}=\text { System byte high not enabled (see Note 1) }$ $L=\text { System byte high enabled }$ |
| $\overline{\text { SBRLS }}$ | 30 | 1 | System bus release. $\overline{\text { SBRLS }}$ indicates to the TMS 380 C 26 that a higher-priority device requires the system bus. The value on SBRLS is ignored when the TMS380C26 is not perfoming DMA. SBRLS is internally synchronized to SBCLK. <br> $H=$ The TMS380C26 can hold onto the system bus (see Note 1). <br> $L=$ The TMS380C26 should release the system bus upon completion of current DMA cycle. If the DMA transfer is not yet complete, the SIF rearbitrates for the system bus. |
| $\overline{\text { SCS }}$ | 29 | 1 | System chip select. $\overline{\text { SCS }}$ activates the system interface of the TMS380C26 for a DIO read or write. $H=\text { Not selected (see Note 1) }$ $L=\text { Selected }$ |
| $\overline{\text { SDBEN }}$ | 58 | 0 | System data-bus enable. $\overline{\text { SDBEN }}$ signals to the external data buffers to begin driving data. $\overline{\text { SDBEN }}$ is activated during both DIO and DMA. <br> $H=$ Keep external data buffers in the high-impedance state <br> $\mathrm{L}=$ Cause external data buffers to begin driving data |

[^8]$\ddagger$ Typical bit ordering for Intel and Motorola processor buses
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).

| Pin Functions (Continued) <br> System Interface - Intel Mode (SI/M = H) |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN NAME | NO. | 1/0t | DESCRIPTION |
| SDDIR | 38 | 0 | System data direction. SDDIR provides to the external data buffers a signal indicating the direction in which the data is moving. During DIO writes and DMA reads, SDDIR is low (data direction input to the TMS380C26). During DIO reads and DMA writes, SDDIR is high (data direction output from the TMS380C26). When the system interface is not involved in a DIO or DMA operation, then SDDIR is high by default. |
| SHLDA/ $\overline{\text { SBGR }}$ | 37 | 1 | System hold acknowledge. SHLDA/ $\overline{\text { BBGR }}$ indicates that the system DMA hold request has been acknowledged. SHLDA/SBGR is internally synchronized to SBCLK (see Note 1). <br> $\mathrm{H}=$ Hold request acknowledged <br> $\mathrm{L}=$ Hold request not acknowledged |
| SHRQ/ $\overline{\text { SBRQ }}$ | 56 | 0 | System hold request. SHRQ/ $\overline{\text { SBRQ }}$ is used to request control of the system bus in preparation for a DMA transfer. SHRQ/SBRQ is internally synchronized to SBCLK. <br> $H=$ System bus requested <br> $\mathrm{L}=$ System bus not requested |
| $\overline{\text { SIACK }}$ | 24 | 1 | System interrupt acknowledge. $\overline{\text { SIACK }}$ is from the host processor to acknowledge the interrupt request from the TMS380C26. <br> $H=$ System interrupt not acknowledged (see Note 1) <br> $L=$ System interrupt acknowledged: the TMS380C26 places its interrupt vector onto the system bus. |
| $\mathbf{S I} / \bar{M}$ | 35 | 1 | ```System Intel/Motorola mode select. The value on SI/M}\mathrm{ specifies the system-interface mode. H = Intel-compatible interface mode selected. Intel interface can be 8-bit or 16-bit mode (see S8/SHALT pin description and Note 1). L = Motorola-compatible interface mode selected``` |
| SINTR/ $\overline{\text { SIRQ }}$ | 36 | 0 | System interrupt request. TMS380C26 activates SINTR/ $\overline{\text { SIRQ}}$ to signal an interrupt request to the host processor. <br> $\mathrm{H}=$ Interrupt request by TMS380C26 <br> $L=N o$ interrupt request |
| $\overline{\text { SOWN }}$ | 59 | 0 | System bus owned. $\overline{\text { SOWN }}$ indicates to external devices that TMS380C26 has control of the system bus. $\overline{\text { SOWN }}$ drives the enable signal of the bus transceiver chips, which drive the address and bus-control signals. <br> $H=T M S 380 C 26$ does not have control of the system bus. <br> $L=T M S 380 C 26$ has control of the system bus. |
| SPH | 62 | $1 / 0$ | System parity high. The optional odd-parity bit for each address or data byte transmitted over SADH0 - SADH7 (see Note 1). |
| SPL | 55 | $1 / 0$ | System parity low. The optional odd-parity bit for each address or data byte transmitted over SADL0-SADL7 (see Note 1). |

$\dagger I=$ input, $O=$ output
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).

| Pin Functions (Continued) |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN NAME | NO. | $110 \dagger$ | DESCRIPTION |
| SRAS/ $\overline{\text { SAS }}$ | 39 | 1/0 | System memory address strobe (see Note 3). SRAS/ $\overline{\text { SAS }}$ is used to latch the $\overline{\text { SCS }}$, SRSX - SRS2 register input signals. In a minimum-chip system, SRAS is tied to SALE of the system bus. The latching capability can be defeated since the internal latch for these inputs remains transparent as long as SRAS remains high. This permits SRAS to be pulled high and the signals at the $\overline{\text { SCS }}$, SRSX - SRS2, and $\overline{\text { SBHE }}$ to be applied independently of the SALE strobe from the system bus. During DMA, SRAS/ $\overline{\text { SAS }}$ remains an input. <br> High $\quad=$ Transparent mode <br> Low $\quad=$ Holds latched values of $\overline{\text { SCS }}$, SRSX-SRS2, and $\overline{\text { SBHE }}$ <br> Falling edge $=$ Latches $\overline{\text { SCS }}$, SRSX - SRS2, and $\overline{\text { SBHE }}$ |
| $\overline{\text { SRD }} / \overline{\text { SUDS }}$ | 61 | 1/0 | System read strobe (see Note 3). $\overline{\text { SRD }} / \overline{\text { SUDS }}$ is the active-low strobe indicating that a read cycle is performed on the system bus. SRD/SUDS is an input during DIO and an output during DMA. <br> $H=$ Read cyle is not occurring. <br> $\mathrm{L}=$ If DMA, host provides data to system bus. <br> If DIO, SIF provides data to system bus. |
| $\overline{\text { SRDY }} / \overline{\text { SDTACK }}$ | 60 | $1 / 0$ | System bus ready (see Note 3). The purpose of $\overline{\text { RRDY } / \overline{S D T A C K}}$ is to indicate to the bus master that a data transfer is complete. This signal is asynchonous, but during DMA and pseudo-DMA cycles, it is internally synchronized to SBCLK. During DMA cycles, it must be asserted before the falling edge of SBCLK in state T2 in order to prevent a wait state. This signal is an output when the TMS380C26 is selected for DIO, otherwise, it is an input. <br> $\mathrm{H}=$ System bus not ready <br> $L=$ Data transfer is complete; system bus is ready. |
| SRESET | 25 | 1 | System reset. $\overline{\text { SRESET }}$ is activated to place the TMS380C26 into a known initial state. Hardware reset puts most of the TMS380C26 outputs into the high-impedance state and places all blocks into the reset state. DMA bus width selection is latched on the rising edge of SRESET. <br> $\begin{array}{ll}\mathrm{H} & =\text { No system reset } \\ \mathrm{L} & =\text { System reset } \\ \text { Rising edge } & =\text { Latch bus width for DMA operation }\end{array}$ |
| SRSX <br> SRSO <br> SRS1 <br> SRS2/ $\overline{\text { SBERR }}$ | $\begin{aligned} & 28 \\ & 27 \\ & 26 \\ & 33 \end{aligned}$ | 1 | System register select. These inputs select the word or byte to be transferred during a system DIO access. The most significant bit is SRSX and the least significant bit is SRS2 (see Note 1). |
| $\overline{\text { SWR }} / \overline{\text { SLDS }}$ | 40 | 1/0 | System write strobe (see Note 3). $\overline{\text { SWR }} / \overline{\text { SLDS }}$ serves as an active-low write strobe. $\overline{\text { SWR }} / \overline{\text { SLDS }}$ is an input during DIO and an output during DMA. <br> $H=$ Write cycle is not occurring. <br> $L=$ If DMA, data to be driven from SIF to host bus. <br> If DIO, on the rising edge, the data is latched and written to the selected register. |
| SXAL | 42 | 0 | System-extended-address latch. SXAL provides the enable pulse used to externally latch the most significant 16 bits of the 32 -bit system address during DMA. SXAL is activated prior to the first cycle of each block DMA transfer, and thereafter as necessary (whenever an increment of the DMA address counter causes a carry-out of the lower 16 bits). Systems that implement parity on addresses can use SXAL to externally latch the parity bits (available on SPL and SPH) for the DMA address extension. |
| $\dagger$ I = input, $O=$ output <br> NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads). <br> 3. Pin should be tied to $V_{C C}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor. |  |  |  |

## Pin Functions (Continued)

System Interface - Intel Mode (SI/ $\overline{\mathbf{M}}=\mathrm{H}$ )

| PIN NAME | NO. | I/Ot |  |
| :---: | :---: | :---: | :--- |
| SYNCIN | 108 | 1 | Reserved. $\overline{\text { SYNCIN }}$ must be left unconnected (see Note 1). |
| S8/SHALT | 32 | 1 | System 8/16-bit bus select. S8/SHALT selects the bus width used for communications through the <br> system interface. On the rising edge of SRESET, the TMS380C26 latches the DMA bus width; <br> otherwise the value on this pin dynamically selects the DIO bus width. <br> H = Selects 8-bit mode (see Note 1) <br> L $=$ Selects 16-bit mode |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).

## Pin Functions (Continued)

System Interface - Motorola Mode (SI/ $\overline{\mathbf{M}}=\mathrm{L}$ )

| PIN NAME | NO. | 1/0t | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SADH0 } \\ & \text { SADH1 } \\ & \text { SADH2 } \\ & \text { SADH3 } \\ & \text { SADH4 } \\ & \text { SADH5 } \\ & \text { SADH6 } \\ & \text { SADH7 } \end{aligned}$ | $\begin{aligned} & 73 \\ & 72 \\ & 71 \\ & 70 \\ & 69 \\ & 68 \\ & 64 \\ & 63 \end{aligned}$ | 1/O | System address/data bus - high byte (see Note 1). SADH0-SADH7 make up the most significant byte of each address word (32-bit address bus) and data word (16-bit data bus). The most significant bit is SADHO, and the least significant bit is SADH7. <br> Address multiplexing $\ddagger$ : Bits 31-24 and bits 15-8 <br> Data multiplexing $\ddagger$ : Bits 15-8 |
| SADLO <br> SADL1 <br> SADL2 <br> SADL3 <br> SADL4 <br> SADL5 <br> SADL6 <br> SADL7 | $\begin{aligned} & 54 \\ & 53 \\ & 52 \\ & 49 \\ & 48 \\ & 47 \\ & 46 \\ & 45 \end{aligned}$ | $1 / 0$ | System address / data bus-low byte (see Note 1). SADL0-SADL7 make up the least significant byte of each address word ( 32 -bit address bus) and data word (16-bit data bus). The most significant bit is SADLO, and the least significant bit is SADL7. <br> Address multiplexing $\ddagger$ : Bits 23-16 and bits 7-0 <br> Data multiplexing $\ddagger$ : Bits 7-0 |
| SALE | 43 | 0 | System address-latch enable. SALE is the enable pulse used to externally latch the 16 LSBs of the address from the SADHO - SADH7 and SADL0 - SADL7 buses at the start of the DMA cycle. Systems that implement address parity can also externally latch the parity bits (SPH and SPL) for the latched address. |
| $\overline{\text { SBBSY }}$ | 31 | 1 | System bus busy. The TMS380C26 samples the value on $\overline{\text { SBBSY }}$ during arbitration. The sample has one of (2) two values (see Note 1): <br> $H=$ Not busy. The TMS380C26 can become bus master if the grant condition is met. <br> $\mathrm{L}=$ Busy. The TMS380C26 cannot become bus master. |
| SBCLK | 44 | 1 | System bus clock. The TMS380C26 requires SBCLK to synchronize its bus timings for all DMA transfers. |
| $\overline{\text { SBHE/SRNW }}$ | 57 | 1/0 | System read not write. $\overline{\text { SBHE }} /$ SRNW serves as a control signal to indicate a read or write cycle. <br> $H=$ Read cycle (see Note 1) <br> $\mathrm{L}=$ Write cycle |
| $\overline{\text { SBRLS }}$ | 30 | 1 | System bus release. $\overline{\text { SBRLS }}$ indicates to the TMS380C26 that a higher-priority device requires the system bus. The value on SBRLS is ignored when the TMS380C26 is not performing DMA. $\overline{\text { SBRLS }}$ is internally synchronized to SBCLK. <br> H = The TMS380C26 can hold onto the system bus (see Note 1). <br> $\mathrm{L}=$ The TMS380C26 should release the system bus upon completion of current DMA cycle. If the DMA transfer is not yet complete, the SIF rearbitrates for the system bus. |
| $\overline{\text { SCS }}$ | 29 | 1 | System chip select. $\overline{\text { SCS }}$ activates the system interface of TMS380C26 for a DIO read or write. $\begin{aligned} & H=\text { Not selected (see Note 1) } \\ & L=\text { Selected } \end{aligned}$ |
| $\overline{\text { SDBEN }}$ | 58 | 0 | System data-bus enable. $\overline{\text { SDBEN }}$ signals to the external data buffers to begin driving data. $\overline{\text { SDBEN }}$ is activated during both DIO and DMA. <br> $H=$ Keep external data buffers in the high-impedance state <br> $\mathrm{L}=$ Cause external data buffers to begin driving data |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
$\ddagger$ Typical bit ordering for Intel and Motorola processor buses.
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).

| System Interface - Motorola Mode (SI/ $\bar{M}=L$ ) |  |  |  |
| :---: | :---: | :---: | :---: |
| PIN NAME | NO. | 1/0才 | DESCRIPTION |
| SDDIR | 38 | 0 | System data direction. SDDIR provides to the external data buffers a signal indicating the direction in which the data is moving. During DIO writes and DMA reads, SDDIR is low (data direction input to the TMS380C26). During DIO reads and DMA writes, SDDIR is high (data direction output from the TMS380C26). When the system interface is not involved in a DIO or DMA operation, SDDIR is high by default. |
| SHLDA/ $\overline{\mathbf{S B G R}}$ | 37 | 1 | System bus grant. SHLDA/SBGR serves as an active-low bus grant as defined in the standard 68000 interface and is internally synchronized to SBCLK (see Note 1). <br> H = System bus not granted <br> $L=$ System bus granted |
| SHRQ/SBRQ | 56 | 0 | System bus request. SHRQ/ $\overline{\mathbf{S B R Q}}$ is used to request control of the system bus in preparation for a DMA transfer. SHRQ/SBRQ is internally synchronized to SBCLK. <br> $\mathrm{H}=$ System bus not requested <br> $L=$ System bus requested |
| SIACK | 24 | 1 | System interrupt acknowledge. $\overline{\text { SIACK }}$ is from the host processor to acknowledge the interrupt request from the TMS380C26. <br> H = System interrupt not acknowledged (see Note 1) <br> $\mathrm{L}=$ System interrupt acknowledged: The TMS380C26 places its interrupt vector onto the system bus. |
| $S I / \bar{M}$ | 35 | 1 | System Intel/Motorola mode select. The value on $\mathrm{SI} / \overline{\mathrm{M}}$ specifies the system-interface mode. <br> $H=$ Intel-compatible interface mode selected <br> $L=$ Motorola-compatible interface mode selected. Motorola interface mode is always 16 bits. |
| SINTR/SIRQ | 36 | 0 | Systeminterrupt request. TMS380C26 activates SINTR//्डIRQ to signal an interrupt request to the host processor. <br> $\mathrm{H}=\mathrm{No}$ interrupt request <br> L = Interrupt request by TMS380C26 |
| $\overline{\text { SOWN }}$ | 59 | 0 | System bus owned. $\overline{\text { SOWN }}$ indicates to external devices that TMS380C26 has control of the system bus. $\overline{\text { SOWN }}$ drives the enable signal of the bus transceiver chips that drive the address and bus-control signals. <br> $H=T M S 380 C 26$ does not have control of the system bus. <br> $L=T M S 380 C 26$ has control of the system bus. |
| SPH | 62 | 1/0 | System parity high. The optional odd-parity bit for each address or data byte transmitted over SADH0 - SADH7 (see Note 1). |
| SPL | 55 | 1/0 | System parity low. The optional odd-parity bit for each address or data byte transmitted over SADLO - SADL7 (see Note 1). |
| SRASI $\overline{\mathbf{S A S}}$ | 39 | 1/0 | System-memory address strobe (see Note 3). SRAS/ $\overline{\mathbf{S A S}}$ is an active-low address strobe that is an input during DIO (although ignored as an address strobe) and an output during DMA. <br> $\mathrm{H}=$ Address not valid <br> $L=$ Address is valid and a transfer operation is in progress. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).
3. Pin should be tied to $\mathrm{V}_{\mathrm{CC}}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor.

## Pin Functions (Continued)

System Interface - Motorola Mode (SI/ $\overline{\mathbf{M}}=\mathrm{L}$ )

| PIN NAME | NO. | $1 / 0 \dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { SRD }} / \overline{\text { SUDS }}$ | 61 | 1/0 | Upper data strobe (see Note 3). $\overline{\text { SRD }} / \overline{\text { SUDS }}$ serves as the active-low upper data strobe. $\overline{\text { SRD }} / \overline{\mathbf{S U D S}}$ is an input during DIO and an output during DMA. <br> $H=N o t ~ v a l i d ~ d a t a ~ o n ~ S A D H 0 ~-~ S A D H 7 ~ l i n e s ~$ <br> $\mathrm{L}=$ Valid data on SADH0 - SADH7 lines |
| $\overline{\text { SRDY/SDTACK }}$ | 60 | 1/0 | System-data-transfer acknowledge (see Note 3). The purpose of $\overline{\text { SRDY/SDTACK }}$ is to indicate to the bus master that a data transfer is complete. This signal is internally synchronized to SBCLK. During DMA cycles, it must be asserted before the falling edge of SBCLK in state T2 in order to prevent a wait state. This signal is an output when the TMS380C26 is selected for DIO; otherwise it is an input. <br> $H=$ System bus not ready <br> $L=$ Data transfer is complete; system bus is ready. |
| SRESET | 25 | 1 | System reset. $\overline{\text { SRESET}}$ is activated to place the adapter into a known initial state. Hardware reset puts most of the TMS380C26 output pins into the high-impedance state and places all blocks into the reset state. <br> $H=$ No system reset <br> $L=$ System reset |
| $\begin{aligned} & \text { SRSX } \\ & \text { SRSO } \\ & \text { SRS } \end{aligned}$ | $\begin{aligned} & 28 \\ & 27 \\ & 26 \end{aligned}$ | 1 | System register select. SRSX-SRSO select the word or byte to be transferred during a system DIO access. The most significant bit is SRSX and the least significant bit is SRS1 (see Note 1). |
| SRS2/SBERR | 33 | 1 | Bus error. SRS2/SBERR corresponds to the bus-error signal of the 68000 microprocessor and is internally synchronized to SBCLK. SRS2/SBERR is driven low during a DMA cycle to indicate to the TMS380C26 that the cycle must be terminated [see Section 3.4.5.3 of the TMS380 Second-Generation Token Ring User's Guide (SPWU005) for more information (see Note 1)]. |
| $\overline{\text { SWR } / \mathbf{S L D S}}$ | 40 | $1 / 0$ | Lower data strobe (see Note 3). $\overline{\text { SWR }} / \overline{\text { SLDS }}$ is an input during DIO and an output during DMA. $\overline{\text { SWR/SLDS serves as the active-low lower data strobe. }}$ <br> $H=$ Not valid data on SADLO - SADL7 lines <br> $\mathrm{L}=$ Valid data on SADLO-SADL7 lines |
| SXAL | 42 | 0 | System-extended-address latch. SXAL provides the enable pulse used to externally latch the most significant 16 bits of the 32 -bit system address during DMA. SXAL is activated prior to the first cycle of each block DMA transfer, and thereafter as necessary (whenever an increment of the DMA address counter causes a carry-out of the lower 16-bits). Systems that implement parity on addresses can use SXAL to externally latch the parity bits (available on SPL and SPH) for the DMA address extension. |
| SYNCIN | 108 | 1 | Reserved. $\overline{\text { SYNCIN }}$ must be left unconnected (see Note 1). |
| S8/SHALT | 32 | 1 | System halt/bus error retry. If S8/ $\overline{\text { SHALT }}$ is asserted along with bus errror ( $\overline{\text { SBERR }}$ ), the adapter retries the last DMA cycle. This is the rerun operation as defined in the 68000 specification. The BERETRY counter is not decremented by SBERR when SHALT is asserted [see Section 3.4.5.3 of the TMS380 Second-Generation Token Ring User's Guide (SPWU005) for more information]. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).
3. Pin should be tied to $\mathrm{V}_{\mathrm{CC}}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor.

# Pin Functions (Continued) 

Network Media Interface - Token-Ring Mode (TEST1 = H, TEST2 = H)

| PIN NAME | NO. | $1 / 0 \dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\frac{\text { DRVR }}{\text { DRVR }}$ | $\begin{aligned} & 89 \\ & 88 \end{aligned}$ | 0 | Differential driver data output. DRVR and DRVR are the differential outputs that send the TMS380C16 transmit data to the TMS38054 for driving onto the ring-transmit-signal pair. |
| FRAQ/TXD | 85 | 0 | Frequency acquisition control. FRAQ/TXD determines the use of frequency or phase-acquisition mode in the TMS38054. <br> $H=$ Wide range. Frequency centering to PXTALIN by TMS38054. <br> $\mathrm{L}=$ Narrow range. Phase lock onto the incoming data (RCVINA and RCVINB) by the TMS38054. |
| $\overline{\text { NSRT } / L P B K ~}$ | 86 | 0 | Insert control signal to the TMS38054. $\overline{\text { NSRT }} /$ LPBK enables the phantom-driver outputs (PHOUTA and PHOUTB) of the TMS38054, through the watchdog timer, for insertion onto the token ring. |
| PXTALIN/ $\overline{\text { TXC }}$ | 92 | 1 | Ring-interface clock-frequency control (see Note 5). At 16-Mbps ring speed, PXTALIN/ $\overline{\text { TXC }}$ must be supplied a $32-\mathrm{MHz}$ signal. At $4-\mathrm{Mbps}$ ring speed, the PXTALIN/TXC must be $8-\mathrm{MHz}$ and can be the output from OSCOUT. |
| RCLK/RXC | 94 | 1 | Ring-interface recovered clock (see Note 5). RCLK/RXC is the clock recovered by the TMS38054 from the token-ring received data. <br> For $16-\mathrm{Mbps}$ operation, it is a $32-\mathrm{MHz}$ clock. <br> For $4-\mathrm{Mbps}$ operation, it is an $8-\mathrm{MHz}$ clock. |
| RCVR/RXD | 95 | 1 | Ring-interface received data (see Note 5). RCVR/RXD contains the data received by the TMS38054 from the token-ring. |
| $\overline{\mathrm{REDY}} / \overline{\mathrm{CRS}}$ | 84 | 1 | Ring-interface ready. $\overline{\operatorname{REDY}} / \overline{\mathrm{CRS}}$ provides an indication of the presence of received data as monitored by the TMS38054 energy-detect capacitor. $\begin{aligned} & H=\text { Not ready. Ignore received data. } \\ & L=\text { Ready. Received data. } \end{aligned}$ |
| $\overline{\text { WFLT } / C O L L}$ | 87 | 1 | Wire-fault detect. $\overline{\text { WFLT } / C O L L ~ i s ~ a n ~ i n p u t ~ t o ~ t h e ~ T M S 380 C 16 ~ d r i v e n ~ b y ~ t h e ~ T M S 38054 ~ a n d ~ i n d i c a t e s ~}$ a current imbalance of the TMS38054 PHOUTA and PHOUTB pins. <br> $H=N o w i r e ~ f a u l t ~ d e t e c t e d ~$ <br> $\mathrm{L}=$ Wire fault detected |
| $\overline{\text { WRAP/TXEN }}$ | 90 | 0 | Internal wrap select. $\overline{\text { WRAP/TXEN is an output from the TMS380C16 to the ring interface to activate }}$ an internal attenuated-feedback path from the transmitted data (DRVR) to receive data (RCVR) signals for bring-up diagnostic testing. When active, the TMS38054 also cuts off the current drive to the transmission pair. <br> H $=$ Normal ring operation <br> $\mathrm{L}=$ Transmit data drives receive data (loopback) |

$\dagger$ = input, $O=$ output
NOTE 5: Pin has an expanded input voltage specification.

Pin Functions (Continued)
Network Media Interface - Ethernet Mode (TEST1 = L, TEST2 = H)

| PIN NAME | NO. | 1/0t | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\frac{\text { DRVR }}{\text { DRVR }}$ | $\begin{aligned} & 89 \\ & 88 \end{aligned}$ | 0 | DRVR and $\overline{\text { DRVR }}$ have no Ethernet function. In Ethernet mode, these pins are placed in their token-ring reset state of DRVR $=$ high, $\overline{\mathrm{DRVR}}=$ low. |
| FRAQ/TXD | 85 | 0 | Ethernet transmit data. FRAQ/TXD provides the Ethernet physical-layer circuitry with bit rate from the TMS380C26. Data on this pin is output synchronously to the transmit clock TXC. It is normally connected to TXD of an Ethernet serial network interface (SNI) chip. |
| $\overline{\text { NSRT } / L P B K}$ | 86 | 0 | Loopback. $\overline{\text { NSRT/ LPBK enables loopback of Ethernet transmit data through the Ethernet SNI device }}$ to receive data. <br> $H=$ Wrap through the front end device <br> $L=$ Normal operation |
| PXTALI/TXC | 92 | 1 | Ethernet transmit clock. PXTALI/TXC is a $10-\mathrm{MHz}$ clock input used to synchronize transmit data from the TMS380C26 to the Ethernet physical-layer circuitry. This is a continuously running clock and is normally connected to TXC of an Ethernet SNI chip (see Note 5). |
| RCLK/RXC | 94 | 1 | Ethernet receive clock. RCLK/RXC is a $10-\mathrm{MHz}$ clock input used to synchronize received data from the Ethernet physical-layer circuitry to the TMS380C26. This clock must be present when CRS is active (although it can be held low for a maximum of 16 clock cycles after the rising edge of CRS). When CRS is inactive it is permissable to hold this clock in a low phase. It is normally connected to RXC of an Ethernet SNI chip. The TMS380C26 requires RCLK/RXC to be maintained in the low state when CRS is not asserted (see Note 5). |
| RCVR/RXD | 95 | 1 | Ethernet received data. RCVR/RXD provides the TMS380C26 with bit-rate network data from the Ethernet front-end device. Data on RCVR/RXD must be synchronous with the receive clock RXC and is normally connected to RXD of an Ethernet SNI chip (see Note 5). |
| $\overline{\text { REDY/CRS }}$ | 84 | 1 | Ethernet carrier sense. $\overline{\text { REDY/ }} \overline{\text { CRS }}$ indicates to the TMS380C26 that the Ethernet physical-layer circuitry has network data present on RXD. $\overline{\operatorname{REDY}} / \overline{\mathrm{CRS}}$ is asserted high when the first bit of the frame is received and is deasserted after the last bit of the frame is received. <br> $H=$ Receiving data <br> $L=$ No data on network |
| $\overline{\text { WFLT/COLL }}$ | 87 | 1 | Ethernet collision detect. WFLT/COLL indicates to the TMS380C26 that the Ethernet physical-layer circuitry has detected a network collision. This signal must be present for at least two TXC clock cycles to ensure it is accepted by the TMS380C26 and is normally connected to COLL of an Ethernet SNI chip. $\overline{W F L T} / C O L L$ can also be an indication of the SQE test signal. <br> $H=$ COLL detected by the SNI device <br> L = Normal operation |
| $\overline{\text { WRAP } / T X E N ~}$ | 90 | 0 | Ethernet transmit enable. $\overline{\text { WRAP }} /$ TXEN indicates to the Ethernet physical-layer circuitry that bit-rate data is present on TXD. WRAP/TXEN is output synchronously to TXC and is normally connected to TXE of an Ethernet SNI chip. <br> $H=$ Data line currently contains data to be transmitted <br> $L=$ No valid data on TXEN |

$\dagger I=$ input, $O=$ output
NOTE 5: Pin has an expanded input voltage specification.

## Pin Functions (Continued)

| PIN NAME | NO. | $1 / 07$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| TEST 0 <br> TEST 1 <br> TEST 2 | $\begin{aligned} & 79 \\ & 78 \\ & 77 \end{aligned}$ | 1 | Network select inputs. TEST 0 - TEST2 are used to select the network speed and type to be used by the TMS380C26. These inputs should only be changed during adapter reset. |
| TEST3 TEST4 TEST5 | $\begin{aligned} & 76 \\ & 75 \\ & 74 \end{aligned}$ | I | Test pin inputs. TEST3 - TEST5 should be left unconnected (see Note 1). <br> Module-in-place test mode is achieved by tying TEST 3 and TEST 4 to ground. In this mode, all TMS380C26 output pins are in the high-impedance state. Internal pullups on all TMS380C26 inputs are disabled (except TEST3 - TEST5). |
| XFAIL | 80 | 1 | External fail-to-match signal. An enhanced-address-copy-option (EACO) device uses XFAIL to indicate to the TMS380C26 that it should not copy the frame nor set the ARI/FCI in bits in a token-ring frame due to an external address match.The ARI/FCI bits in a token-ring frame can be set due to an internal address-matched frame. If an EACO device is not used, XFAIL must be left unconnected. XFAIL is ignored when CAF mode is enabled [see table given below in XMATCH description (see Note 1)]. <br> $H=N o$ address match by external address checker <br> $\mathrm{L}=$ External address-checker-armed state |
| XMATCH | 81 | 1 | External match signal. An EACO device uses XMATCH to indicate to the TMS380C26 to copy the frame and set the ARI/FCI bits in a token-ring frame. If an EACO device is not used, XMATCH must be left unconnected. XMATCH is ignored when CAF mode is enabled (see Note 1). <br> $H=$ Address match recognized by external address checker <br> $L=$ External address-checker-armed state <br> XMATCH XFAIL Function |
| VDDL | $\begin{gathered} 18 \\ 34 \\ 100 \end{gathered}$ | 1 | Positive-supply voltage for digital logic. All $V_{D D}$ pins must be attached to the common-system power-supply plane. |
| VDD1 <br> VDD2 <br> VDD3 <br> VDD4 <br> VDD5 <br> VDD6 | $\begin{gathered} 82 \\ 109 \\ 124 \\ 16 \\ 50 \\ 66 \end{gathered}$ | 1 | Positive-supply voltage for output buffers. All $V_{D D}$ pins must be attached to the common-system power-supply plane. |
| VSSC | $\begin{array}{r} 20 \\ 65 \\ 116 \end{array}$ | 1 | Ground reference for output buffers (clean ground). All $V_{S S}$ pins must be attached to the common-system ground plane. |
| VSSI | $\begin{gathered} 41 \\ 117 \end{gathered}$ | 1 | Ground reference for input buffers. All $\mathrm{V}_{\text {SS }}$ pins must be attached to the common-system ground plane. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads).

Pin Functions (Continued)

| PIN NAME | NO. | I/Ot | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| VSSL | $\begin{aligned} & 17 \\ & 83 \end{aligned}$ | 1 | Ground reference for digital logic. All $\mathrm{V}_{\text {SS }}$ pins must be attached to the common-system ground plane. |
| VSS1 | 91 |  |  |
| $V_{S S 2}$ | 106 |  |  |
| VSS3 | 125 | 1 | Ground connections for output buffers. All VSS pins must be attached to system-ground plane. |
| VSS4 | 1 <br> 51 |  |  |
| $V_{\text {SS } 6}$ | 67 |  |  |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output

## architecture

The major blocks of the TMS380C26 include the communications processor (CP), system interface (SIF), memory interface (MIF), protocol handler (PH), clock generator (CG), and the adapter-support function (ASF). The functionality of each block is described in the following sections.

## communications processor (CP)

The CP performs the control and monitoring of the other functional blocks in the TMS380C26. The control and monitoring protocols are specified by the software (downloaded or ROM based) in local memory. Available protocols include:

- Media access control (MAC) software
- Logical link control (LLC) software (token-ring version only)
- Copy all frames (CAF) software

The CP is a proprietary 16 -bit central processing unit (CPU) with data cache and a single prefetch pipe for pipelining of instructions. These features enhance the TMS380C26's maximum performance capability to about 4 million instructions per second (MIPS) with an average of about 2.5 MIPS.

## system interface (SIF)

The SIF performs the interfacing of the LAN subsystem to the host system. This interface may require additional logic depending on the application. The system interface can transfer information/data using any of these three methods:

- Direct memory access (DMA)
- Direct input/output (DIO)
- Pseudo-direct memory access (PDMA)

DMA (or PDMA) is used to transfer all data to/from host memory from/to local memory. The main uses of DIO are for loading the software to local memory and for initializing the TMS380C26. DIO also allows command/status interrupts to occur to and from the TMS380C26.
The system interface can be hardware selected for either of two modes by use of $\mathrm{SI} / \overline{\mathrm{M}}$. The mode selected determines the memory organizations and control signals used. These modes are:

- The Intel $80 \times 8 x$ families: 8 -, 16 -, and 32 -bit bus members
- The Motorola 68000 microprocessor family: 16 - and 32 -bit bus members

The system interface supports host-system memory addressing up to 32 bits (32-bit reach into the host-system memory). This allows greater flexibility in using/accessing host-system memory.

System designers are allowed to customize the system interface to their particular bus by:

- Programmable burst transfers or cycle-steal DMA operations
- Optional parity protection

These features are implemented in hardware to reduce system overhead, facilitate automatic rearbitration of the bus after a burst, or repeat a cycle when errors occur (parity or bus). Bus retries are also supported.
The system-interface hardware also includes features to enhance the integrity of the TMS380C26 and the data. These features include the following:

- Always internally maintain odd-byte parity regardless if parity is disabled
- Monitor for the presence of a clock failure

On every cycle, the system interface compares all the system clocks to a reference clock. If any of the clocks become invalid, the TMS380C26 enters the slow-clock mode, which prevents latch-up of the TMS380C26. If the SBCLK is invalid, any DMA cycle is terminated immediately; otherwise, the DMA cycle is completed and the TMS380C26 is placed in slow-clock mode.

## system interface (SIF) (continued)

When the TMS380C26 enters the slow-clock mode, the clock that failed is replaced by a slow free-running clock and the device is placed into a low-power reset state. When the failed clock(s) return to valid operation, the TMS380C26 must be reinitialized.

Using DMA, a continuous transfer rate of 64 Mbits per second ( 8 MBps ) can be obtained. For pseudo-DMA, a continuous transfer rate of 48 Mbps ( 6 MBps ) can be obtained when using a $16-\mathrm{MHz}$ clock. Since the main purpose of DIO is for downloading initialization, the DIO transfer rate is not a significant issue. For comparison, the ISA bus continuous DMA transfer is rated for approximately 23 Mbps .

## memory interface (MIF)

The MIF performs the memory management to allow the TMS380C26 to address 2M bytes in local memory. Hardware in the MIF allows the TMS380C26 to be directly connected to DRAMs without additional circuitry. This glueless DRAM connection includes the DRAM refresh controller. The MIF also handles all internal bus arbitration between these blocks. When required, the MIF then arbitrates for the external bus.
The MIF is responsible for the memory mapping of the CPU of a task. The memory map of DRAMs, EPROMs, burned-in addresses (BIA), and external devices are appropriately addressed when required by the system interface (SIF), protocol handler (PH), or for a DMA transfer.

The memory interface is capable of a 64-Mbps continuous transfer rate when using a 4-MHz local bus ( $64-\mathrm{MHz}$ device crystal).

## protocol handler (PH)

The PH performs the hardware-based real-time protocol functions for a token-ring or Ethernet LAN. Network type is determined by TESTO-TEST2. Token-ring network is determined by software and can be either 16 Mbps or 4 Mbps . These speeds are not fixed by the hardware but by the software.

The PH converts the parallel-transmit data to serial-network data of the appropriate coding and converts the received serial data to parallel data. The PH data-management state machines direct the transmission/reception of data to/from local memory through the MIF. The PH buffer-management state machines automatically oversee this process, directly sending/receiving linked lists of frames without CPU intervention.

The protocol handler contains many state machines which provide the following features:

- Transmit and receive frames
- Capture tokens (token ring)
- Provide token-priority controls (token ring)
- Automatic retry of frame transmissions after collisions (Ethernet)
- Implement the random exponential backoff algorithm (Ethernet)
- Manage the TMS380C26 buffer memory
- Provide frame-address recognition (group, specific, functional, and multicast)
- Provide internal parity protection
- Control and verify the physical-layer circuitry-interface signals

Integrity of the transmitted and received data is assured by cyclic redundancy checks (CRC), detection of network data violations, and parity on internal data paths. All data paths and registers are optionally parity-protected to assure functional integrity.

## adapter support function (ASF)

The ASF performs support functions not contained in the other blocks. The features are:

- The TMS380C26 base timer
- Identification, management, and service of internal and external interrupts
- Test-pin mode control, including the unit-in-place mode for board testing
- Checks for illegal states, such as illegal opcodes and parity


## clock generator (CG)

The CG performs the generation of all the clocks required by the other functional blocks including the local-memory-bus clocks (MBCLK1, MBCLK2). The CG also generates the reference clock to be sampled by the SIF to determine if the TMS380C26 needs to be placed into slow-clock mode. This reference clock is free floating in the range of $10 \mathrm{kHz}-100 \mathrm{kHz}$.

## user-accessible hardware registers and TMS380C26 internal pointers

The following tables show how to access internal data via pointers and how to address the registers in the host interface. The SIFACL register, which directly controls device operation, is described in detail.

## NOTE:

The adapter-internal pointers table is defined only after TMS380C26 initialization and until the OPEN command is issued.

These pointers are defined by the TMS380C26 software (microcode), and this table describes the release 1.00 and 2.x software.

## Adapter-Internal Pointers for Token Ring $\dagger$

| ADDRESS | DESCRIPTION |
| :---: | :---: |
| $>00 . \mathrm{FFF} 8^{\ddagger}$ | Pointer to software raw microcode level in chapter 0 |
| >00.FFFA $\ddagger$ | Pointer to starting location of copyright notices. Copyright notices are separated by a $>0 \mathrm{~A}$ character and terminated by a>00 character in chapter 0 . |
| >01.0A00 | Pointer to burned-in address in chapter 1 |
| >01.0A02 | Pointer to software level in chapter 1 |
| >01.0A04 | Pointer to TMS380C26 addresses in chapter 1: <br> Pointer + 0 node address <br> Pointer + 6 group address <br> Pointer + 10 functional address |
| >01.0A06 | Pointer to TMS380C26 parameters in chapter 1: <br> Pointer +0 physical drop number <br> Pointer +4 upstream neighbor address <br> Pointer +10 upstream physical-drop number <br> Pointer +14 last ring-poll address <br> Pointer +20 reserved <br> Pointer +22 transmit access priority <br> Pointer $+\mathbf{2 4}$ source class authorization <br> Pointer +26 last attention code <br> Pointer +28 source address of the last received frame <br> Pointer + 34 last beacon type <br> Pointer + 36 last major vector <br> Pointer +38 ring status <br> Pointer +40 soft-error timer value <br> Pointer + 42 ring-interface error counter <br> Pointer +44 local ring number <br> Pointer + 46 monitor error code <br> Pointer +48 last beacon-transmit type <br> Pointer +50 last beacon-receive type <br> Pointer + 52 last MAC frame correlator <br> Pointer + 54 last beaconing-station UNA <br> Pointer +60 reserved <br> Pointer +64 last beaconing-station physical drop number |
| >01.0A08 | Pointer to MAC buffer (a special buffer used by the software to transmit adapter generated MAC frames) in chapter 1 |
| $>01.0 \mathrm{AOA}$ | Pointer to LLC counters in chapter 1: <br> Pointer + 0 MAX_SAPs <br> Pointer +1 open SAPs <br> Pointer + 2 MAX_STATIONs <br> Pointer +3 open stations <br> Pointer +4 available stations <br> Pointer + 5 reserved |
| >01.0A0C | Pointer to 4-/16-Mbps word flag. If zero, 4 Mbps ; if nonzero, the adapter is set to run at 16-Mbps data rate. |
| >01.0AOE | Pointer to total TMS380C26 RAM found in 1 K bytes in RAM allocation test in chapter 1 |

[^9]
## Adapter-Internal Pointers for Ethernet $\dagger$

| ADDRESS | DESCRIPTION |
| :---: | :---: |
| $>00 . \mathrm{FFF} 8^{\ddagger}$ | Software raw microcode level in chapter 0 |
| $>00 . \mathrm{FFFA} \ddagger$ | Pointer to starting location of copyright notices. Copyright notices are separated by a $>0 \mathrm{~A}$ character and terminated by a>00 character in chapter 0 . |
| $>01.0 \mathrm{~A} 00$ | Pointer to burned-in address in chapter 1 |
| $>01.0 \mathrm{~A} 02$ | Pointer to software level in chapter 1 |
| $>01.0 \mathrm{~A} 04$ | Pointer to TMS380C26 addresses in chapter 1: <br> Pointer + 0 node address <br> Pointer +6 group address <br> Pointer +10 functional address |
| $>01.0 \mathrm{~A} 08$ | Pointer to MAC buffer (a special buffer used by the software to transmit adapter generated MAC frames) in chapter 1 |
| $>01.0 \mathrm{AOA}$ | Pointer to LLC counters in chapter 1 : <br> Pointer + 0 MAX_SAPs <br> Pointer +1 open SAPs <br> Pointer + 2 MAX_STATIONs <br> Pointer +3 open stations <br> Pointer +4 available stations <br> Pointer + 5 reserved |
| >01.0AOC | Pointer to 4-/16-Mbps word flag. If zero, 4 Mbps ; if nonzero, the adapter is set to run at 16-Mbps data rate. |
| $>01.0 \mathrm{AOE}$ | Pointer to total TMS380C26 RAM found in 1K bytes in RAM allocation test in chapter 1 |

[^10]
## User-Access Hardware Registers

| $80 \times 8 \times 16$-BIT MODE: ( $(\mathrm{SI} / \overline{\mathrm{M}}=1, \mathrm{S8} / \overline{\text { SHALT }}=0)^{\dagger}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD TRANSFERS |  |  | $\begin{gathered} \text { NORMAL MODE } \\ \text { SBHE }=0 \\ \text { SRS2 }=0 \end{gathered}$ |  | PSEUDO-DMA MODE ACTIVE$\begin{aligned} & \text { SBHE }=0 \\ & \text { SRS2 }=0 \end{aligned}$ |  |
|  | TRAN |  | $\begin{aligned} & \overline{\text { SBHE }}=0 \\ & \text { SRS2 }=1 \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{SBHE}}=1 \\ & \text { SRS2 }=0 \end{aligned}$ | $\begin{aligned} & \overline{\text { SBHE }}=0 \\ & \text { SRS2 }=1 \end{aligned}$ | $\begin{aligned} & \hline \overline{\text { SBHE }}=1 \\ & \text { SRS2 }=0 \end{aligned}$ |
| SRSX | SRSO | SRS1 |  |  |  |  |
| 0 | 0 | 0 | SIFDAT MSB | SIFDAT LSB | SDMADAT MSB | SDMADAT LSB |
| 0 | 0 | 1 | SIFDAT / INC MSB | SIFDAT / INC LSB | DMALEN MSB | DMALEN LSB |
| 0 | 1 | 0 | SIFADR MSB | SIFADR LSB | SDMAADR MSB | SDMAADR LSB |
| 0 | 1 | 1 | SIFCMD | SIFSTS | SDMAADX MSB | SDMAADX LSB |
| 1 | 0 | 0 | SIFACL MSB | SIFACL LSB | SIFACL MSB | SIFACL LSB |
| 1 | 0 |  | SIFADR MSB | SIFADR LSB | SIFADR MSB | SIFADR LSB |
| 1 | 1 | 0 | SIFADX MSB | SIFADX LSB | SIFADX MSB | SIFADX LSB |
| 1 | 1 | 1 | DMALEN MSB | DMALEN LSB | DMALEN MSB | DMALEN LSB |

$\dagger \overline{\text { SBHE }}=1$ and SRS2 $=1$ are not defined
80x8x 8-BIT MODE: (SI/ $\overline{\mathrm{M}}=1$, S8/SHALT $=1$ )

| SRSX | SRS0 | SRS1 | SRS2 | NORMAL MODE $\overline{\text { SBHE }}=\mathrm{X}$ | PSEUDO-DMA MODE ACTIVE SBHE $=x$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | SIFDAT LSB | SDMADAT LSB |
| 0 | 0 | 0 | 1 | SIFDAT MSB | SDMADAT MSB |
| 0 | 0 | 1 | 0 | SIFDAT/INC LSB | DMALEN LSB |
| 0 | 0 | 1 | 1 | SIFDAT/INC MSB | DMALEN MSB |
| 0 | 1 | 0 | 0 | SIFADR LSB | SDMAADR LSB |
| 0 | 1 | 0 | 1 | SIFADR MSB | SDMAADR MSB |
| 0 | 1 | 1 | 0 | SIFSTS | SDMAADX LSB |
| 0 | 1 | 1 | 1 | SIFCMD | SDMAADX MSB |
| 1 | 0 | 0 | 0 | SIFACL LSB | SIFACL LSB |
| 1 | 0 | 0 | 1 | SIFACL MSB | SIFACL MSB |
| 1 | 0 | 1 | 0 | SIFADR LSB | SIFADR LSB |
| 1 | 0 | 1 | 1 | SIFADR MSB | SIFADR MSB |
| 1 | 1 | 0 | 0 | SIFADX LSB | SIFADX LSB |
| 1 | 1 | 0 | 1 | SIFADX MSB | SIFADX MSB |
| 1 | 1 | 1 | 0 | DMALEN LSB | DMALEN LSB |
| 1 | 1 | 1 | 1 | DMALEN MSB | DMALEN MSB |


| 68xxx MODE: (SI/M = 0) ${ }^{\text {+ }}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WORD TRANSFERS |  |  | $\begin{aligned} & \text { NORMAL MODE } \\ & \text { SUDS }=0 \\ & \text { SLDS }=0 \end{aligned}$ |  | $\begin{aligned} & \text { PSEUDO-DMA MODE ACTIVE } \\ & \overline{\text { SUDS }}=0 \\ & \overline{\text { SLDS }}=0 \end{aligned}$ |  |
| BYTE TRANSFERS |  |  | $\begin{aligned} & \text { SUDS }=0 \\ & \text { SLDS }=1 \end{aligned}$ | $\begin{aligned} & \text { SUDS }=1 \\ & \text { SLDS }=0 \end{aligned}$ | $\begin{aligned} & \overline{\text { SUDS }}=0 \\ & \text { SLDS }=1 \end{aligned}$ | $\begin{aligned} & \overline{\text { SUDS }}=1 \\ & \overline{\text { SLDS }}=0 \end{aligned}$ |
| SRSX | SRSO | SRS1 |  |  |  |  |
| 0 | 0 | 0 | SIFDAT MSB | SIFDAT LSB | SDMADAT MSB | SDMADAT LSB |
| 0 | 0 | 1 | SIFDAT/INC MSB | SIFDAT/INC LSB | DMALEN MSB | DMALEN LSB |
| 0 | 1 | 0 | SIFADR MSB | SIFADR LSB | SDMAADR MSB | SDMAADR LSB |
| 0 | 1 | 1 | SIFCMD | SIFSTS | SDMAADX MSB | SDMAADX LSB |
| 1 | 0 | 0 | SIFACL MSB | SIFACL LSB | SIFACL MSB | SIFACL LSB |
| 1 | 0 | 1 | SIFADR MSB | SIFADR LSB | SIFADR MSB | SIFADR LSB |
| 1 | 1 | 0 | SIFADX MSB | SIFADX LSB | SIFADX MSB | SIFADX LSB |
| 1 | 1 | 1 | DMALEN MSB | DMALEN LSB | DMALEN MSB | DMALEN LSB |

$\ddagger 68 x x x$ mode is always 16 bit.

## SIF adapter-control register (SIFACL)

The SIFACL register allows the host processor to control and to some extent reconfigure the TMS380C26 under software control.

## SIFACL Register



Legend:
$R=$ Read
$W=$ Write
$P=$ Write during ARESET $=1$ only
$S=$ Set only
$-n=$ Value after reset
$b=$ Value on BTSTRP
$\mathrm{p}=$ Value on PRTYEN
$u=$ Indeterminate
Bits 0-2: Value on TESTO and TEST2 pins
These bits are read only and always reflect the value on the corresponding device pins. This allows the host $S / W$ to determine the network type and speed configuration. If the network speed and type are software configurable, these bits can be used to determine which configurations are supported by the network hardware.

| TEST0 | TEST1 | TEST2 | Description |
| :---: | :---: | :---: | :--- |
|  |  |  |  |
| L | L | H | Reserved |
| L | H | $H$ | 16-Mbps token ring |
| H | L | H | Ethernet (802.3/blue book) |
| H | H | H | 4-Mbps token ring |
| X | X | 0 | Reserved |

Bit 3: Reserved. Read data is indeterminate.

Bit 4: SWHLDA - Software Hold Acknowledge
This bit allows the function of SHLDA/ $\overline{\mathrm{SBGR}}$ to be emulated from software control for pseudo-DMA mode.

| PSDMAEN | SWHLDA | SWHRQ | RESULT |
| :---: | :---: | :---: | :--- |
| $0 \dagger$ | X | X | SWHLDA value in the SIFACL register cannot be set to a one. |
| $1 \dagger$ | 0 | 0 | No pseudo-DMA request pending |
| $1 \dagger$ | 0 | 1 | Indicates a pseudo-DMA request interrupt |
| $1 \dagger$ | 1 | X | Pseudo-DMA process in progress |

$\dagger$ The value on SHLDA / $\overline{\text { SBGR }}$ is ignored.

## Bit 5: $\quad$ SWDDIR — Current SDDIR Signal Value

This bit contains the current value of the pseudo-DMA direction. This enables the host to easily determine the direction of DMA transfers, which allows system DMA to be controlled by system software.
$0=$ Pseudo DMA from host system to TMS380C26
1 = Pseudo DMA from TMS380C26 to host system

## Bit 6: $\quad$ SWHRQ - Current SHRQ Signal Value

This bit contains the current value on SHRQ/ $\overline{\text { SBRQ }}$ when in Intel mode, and the inverse of the value on SHRQ/SBRQ when in Motorola mode. This enables the host to easily determine if a pseudo-DMA transfer is requested.

$$
\text { INTEL MODE }(\mathrm{SI} / \bar{M}=\mathrm{H}) \quad \text { MOTOROLA MODE }(\mathrm{SI} / \overline{\mathrm{M}}=\mathrm{L})
$$

0 = System bus not requested
1 = System bus requested

System bus not requested
System bus requested

## Bit 7: PSDMAEN - Pseudo-System-DMA Enable

This bit enables pseudo-DMA operation.
$0=$ Normal bus-master DMA operation is possible.
1 = Pseudo-DMA operation selected. Operation dependent on the values of the SWHLDA and SWHRQ bits in the SIFACL register.

## Bit 8: ARESET - Adapter Reset

This bit is a hardware reset of the TMS380C26. This bit has the same effect as SRESET except that the DIO interface to the SIFACL register is maintained. This bit is set to 1 if a clock failure is detected (OSCIN, PXTALIN, RCLK, or SBCLK not valid).
$0=$ The TMS380C26 operates normally.
$1=$ The TMS380C26 is held in the reset condition.
Bit 9: CPHALT - Communications-Processor Halt
This bit controls the TMS380C26 processor access to the internal TMS380C26 buses. This prevents the TMS380C26 from executing instructions before the microcode has been downloaded.
$0=$ The TMS380C26 processor can access the internal TMS380C26 buses.
$1=$ The TMS380C26 processor is prevented from accessing the internal adapter buses.

## Bit 10: $\quad$ BOOT - Bootstrap CP Code

This bit indicates whether the memory in chapters 0 and 31 of the local-memory space is RAM or ROM/PROM/EPROM. This bit controls the operation of MCAS and MROMEN.
$0=R O M / P R O M / E P R O M$ memory in chapters 0 and 31
$1=$ RAM memory in chapters 0 and 31

Bit 11: RES 0 - Reserved. This bit must be set to 0 .
Bit 12: $\quad$ SINTEN - System-Interrupt Enable
This bit allows the host processor to enable or disable system-interrupt requests from the TMS380C26. The system-interrupt request from the TMS380C26 is on SINTR/SIRQ. The following equation shows how SINTR/SIRQ is driven. The table also explains the results of the states.


| PSDMAEN | SWHRQ | SWHLDA | SINTEN | SYSTEM <br> INTERRUPT <br> (SIFSTS <br> REGISTER) | RESULT |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $1 \dagger$ | 1 | 1 | X | X | Pseudo DMA is active. |
| $1 \dagger$ | 1 | 0 | X | X | The TMS380C26 generated a system interrupt for a pseudo DMA. |
| $1 \dagger$ | 0 | 0 | X | X | Not a pseudo-DMA interrupt |
| X | X | X | 1 | 1 | The TMS380C26 generates a system interrupt. |
| 0 | X | X | 1 | 0 | The TMS380C26 does not generate a system interrupt. |
| 0 | X | X | 0 | X | The TMS380C26 cannot generate a system interrupt. |

$\dagger$ The value on SHLDA / $\overline{\text { SBGR }}$ is ignored.
Bit 13: PEN - Adapter-Parity Enable
This bit determines whether data transfers within the TMS380C26 are checked for parity.
$0=$ Data transfers are not checked for parity.
$1=$ Data transfers are checked for correct odd parity.
Bit 14-15: NSELOUTO, NSELOUTO 1 - Network-Selection Outputs
The values in these bits control NSELOUTO and NSELOUT1. These bits can be modified only while the ARESET bit is set.
These bits can be used to software configure a TMS380C26 as follows: NSELOUTO and NSELOUT1 should be connected to TEST0 and TEST1, respectively (TEST2 should be left unconnected or tied high). NSELOUTO should be used to select network speed and NSELOUT1 network type, as shown in the following table:

| NSELOUTO | NSELOUT1 | SELECTION |
| :---: | :---: | :--- |
| 0 | 0 | Reserved |
| 0 | 1 | 16-Mbps token ring |
| 1 | 0 | Ethernet (802.3/blue book) |
| 1 | 1 | 4-Mbps token ring |

At power up, these bits are set corresponding to $16-\mathrm{Mbps}$ token ring (NSELOUT1 $=1$, NSELOUTO = 0).

## SIFACL control for pseudo-DMA operation

Pseudo DMA is software controlled by the use of five bits in the SIFACL register. The logic model for the SIFACL register control of pseudo-DMA operation is shown in Figure 2.


Figure 2. Pseudo-DMA Logic Related to SIFACL Bits
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 6: Voltage values are with respect to VSS.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $V_{S S}$ | Supply voltage (see Note 7) |  | 0 | 0 | 0 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | TTL-level signal | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  | OSCIN $\ddagger$ | 2.6 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  |  | RCLK, PXTALIN, RCVR | 2.6 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| VIL | Low-level input voltage, TTL-level signal (see Note 8) | OSCIN§ | -0.3 |  | 0.6 | V |
|  |  | All other | -0.3 |  | 0.8 |  |
| IOH | High-level output current |  |  |  | -400 | $\mu \mathrm{A}$ |
| l L | High-level output current (see Note 9) |  |  |  | 2 | mA |
|  | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

$\ddagger$ The minimum level specified is a result of the manufacturing test environment. This signal has been characterized to a minimum level of 2.4 V over the full temperature range.
§ The maximum level specified is a result of the manufacturing test environment. This signal has been characterized to a maximum level of 0.8 V over the full temperature range.

NOTES: 7. All $V_{S S}$ pins should be routed to minimize inductance to system ground.
8. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
9. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS ${ }^{\text {T }}$ |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | High-level output voltage, TTL-level signal (see Note 10) | $V_{D D}=$ MIN, | $\mathrm{IOH}=\mathrm{MAX}$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage, TTL-level signal | $V_{D D}=$ MIN, | $\mathrm{IOL}=\mathrm{MAX}$ |  | 0.6 | V |
| 10 | High-impedance output current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | -20 |  |
| 11 | Input current, any input or input / output | $\mathrm{V}_{1}=\mathrm{V}_{S S}$ to $\mathrm{V}_{\text {DD }}$ |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| IDD | Supply current | $V_{D D}=$ MAX |  |  | 160 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 15 | pF |
| $\mathrm{C}_{0}$ | Output capacitance, any output or input/output | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V |  | 15 | pF |

${ }^{T}$ For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions.
NOTE 10: The following signals require an external pullup resistor: SRAS/ $\overline{\mathrm{SAS}}, \overline{\mathrm{SRDY} / \overline{\mathrm{SDTACK}}, \overline{\mathrm{SRD}} / \overline{\mathrm{SUDS}}, \overline{\mathrm{SWR}} / \overline{\mathrm{SLDS}},}$ EXTINTO-EXTINT3, and MBRQ.

## PARAMETER MEASUREMENT INFORMATION

Outputs are driven to a minimum high-logic level of 2.4 V and to a maximum low-logic level of 0.6 V . These levels are compatible with TTL devices.

Output transition times are specified as follows: For a high-to-low transition on either an input or output signal, the level at which the signal is said to be no longer high is 2 V and the level at which the signal is said to be low is 0.8 V . For a low-to-high transition, the level at which the signal is said to be no longer low is 0.8 V and the level at which the signal is said to be high is 2 V , as shown below.
The rise and fall times are not specified but are assumed to be those of standard TTL devices, which are typically 1.5 ns .


## test measurement

The test-load circuit shown in Figure 3 represents the programmable load of the tester pin electronics that are used to verify timing parameters of T 380 C 25 output signals.


Where: $\mathrm{IOL}=2 \mathrm{~mA}$, dc-level verification (all outputs)
$\mathrm{IOH}=400 \mu \mathrm{~A}$ (all outputs)
$\mathrm{V}_{\text {LOAD }}=1.5 \mathrm{~V}$, typical dc-level verification or 0.7 V , typical timing verification
$C_{T}=65 \mathrm{pF}$, typical load-circuit capacitance
Figure 3. Test-Load Circuit

PARAMETER MEASUREMENT INFORMATION

$\dagger$ MBCLK1 and MBCLK2 have no timing relationship to OSCOUT. MBCLK1 and MBCLK2 can start on any OSCIN rising edge, depending on when the memory cycle starts execution.

Figure 4. Clock Waveforms After Clock Stabilization

## PARAMETER MEASUREMENT INFORMATION

## timing parameters

The timing parameters for all the signals of the Ti380C25 are shown in the following tables and are illustrated in the accompanying figures. The purpose of these figures and tables is to quantify the timing relationships among the various signals. The parameters are numbered for convenience.

## static signals

The following table lists signals that are not allowed to change dynamically and therefore have no timing associated with them. They should be strapped high or low as required.

| SIGNAL | FUNCTION |
| :--- | :--- |
| SI/ $/ \bar{M}$ | Host-processor select (Intel/Motorola) |
| CLKDIV | Reserved |
| BTSTRP | Default-bootstrap mode (RAM/ROM) |
| PRTYEN | Default-parity select (enabled/disabled) |
| TEST0 | Test pin indicates network type |
| TEST1 | Test pin, indicator network type |
| TEST2 | Test pin indicates network type |
| TEST3 | Test pin for TI manufacturing test $\dagger$ |
| TEST4 | Test pin for TI manufacturing test $\dagger$ |
| TEST5 | Test pin for TI manufacturing test $\dagger$ |

$\dagger$ For unit-in-place test

## timing parameter symbology

Some timing parameter symbols have been created in accordance with JEDEC Standard 100-A. In order to shorten the symbols, some of the signal names and other related terminology have been abbreviated as shown below:

| DR | DRVR | RS | SRESET |
| :--- | :--- | :--- | :--- |
| DRN | $\overline{\text { DRVR }}$ | VDD | $V_{D D L, ~ V D D ~}^{\prime}$ |
| OSC | OSCIN |  |  |
| SCK | SBCLK |  |  |

Lower case subscripts are defined as follows:

| c | cycle time | r | rise time |
| :--- | :--- | :---: | :--- |
| d | delay time | sk | skew |
| h | hold time | su | setup time |
| w | pulse duration (width) | t | transition time |

The following additional letters and phrases are defined as follows:

| H | High | Z | High impedance |
| :--- | :--- | :---: | :--- |
| L | Low | Falling edge | No longer high |
| V | Valid | Rising edge | No longer low |

## power up, SBCLK, OSCIN, MBCLK1, MBCLK2, $\overline{\text { SYNCIN, }}$, and $\overline{\text { SRESET timing }}$

| NO. |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $100 \dagger$ | tr VDD ) | Rise time, 1.2 V to minimum $\mathrm{V}_{\mathrm{DD}}$-high level | 1 | ms |
|  | td(VDDH-SCKV) | Delay time, minimum $\mathrm{V}_{\text {DD }}$-high level to first valid SBCLK no longer high | 1 | ms |
| 102 ${ }^{\text {¢ }}$ | $\mathrm{t}_{\text {d(VDDH-OSCV) }}$ | Delay time, minimum $\mathrm{V}_{\text {DD }}$-high level to first valid OSCIN high | 1 | ms |
| 103 | $\mathrm{t}_{\mathrm{c} \text { (SCK) }}$ | Cycle time, SBCLK | 62.5 | ns |
| 104 | ${ }^{\text {tw }}$ (SCKH) | Pulse duration, SBCLK high | 26 | ns |
| 105 | ${ }^{\text {w }}$ (SCKL) | Pulse duration, SBCLK low | 26 | ns |
| $106 \dagger$ | t (SCK) | Transition time, SBCLK | 5 | ns |
| 107 | $\mathrm{t}_{\mathrm{c} \text { ( } \mathrm{OSC})}$ | Cycle time, OSCIN (see Note 11) | 15.6. 500 | ns |
| 108 | ${ }^{\text {w }}$ ( OSCH ) | Pulse duration, OSCIN high | 5.5 | ns |
| 109 | ${ }^{\text {w }}$ (OSCL) | Pulse duration, OSCIN low | 5.5 | ns |
| $110 \dagger$ | $\mathrm{t}_{t}$ (OSC) | Transition time, OSCIN | 3 | ns |
| $111 \dagger$ | $\mathrm{t}_{\mathrm{d}}$ (OSCV-CKV) | Delay time, OSCIN valid to MBCLK1 and MBCLK2 valid | 1 | ms |
| $117 \dagger$ | th(VDDH-RSL) | Hold time, SRESET low after V ${ }_{\text {DD }}$ reaches minimum high level | 5 | ms |
| $118{ }^{\dagger}$ | ${ }^{\text {t }}$ (RSH) | Pulse duration, $\overline{\text { SRESET }}$ high | 14 | $\mu \mathrm{s}$ |
| $119 \dagger$ | ${ }^{\text {t }}$ (RSL) | Pulse duration, $\overline{\text { SRESET }}$ low | 14 | $\mu \mathrm{s}$ |
| $288{ }^{\dagger}$ | $\mathrm{t}_{\text {su }}$ (RST) | Setup time, DMA size to SRESET high (Intel mode only) | 15 | ns |
| $289 \dagger$ | th(RST) | Hold time, DMA size from SRESET high (Intel mode only) | 15 | ns |
|  | ${ }_{\text {t }}$ | One-eighth of a local memory cycle | $2 \mathrm{t}_{\mathrm{C}}(\mathrm{OSC})$ |  |

$\dagger$ This specification is provided as an aid to board design.
$\ddagger$ If parameter 101 or 102 cannot be met, parameter 117 must be extended by the larger difference: real value of parameter 101 or 102 minus the max value listed.
NOTE 11: If OSCIN is used to generate PXTALIN, the specification for the tolerance of OSCIN is equal to $\pm 0.01 \%$.


NOTE A: In order to represent the information in one illustration, nonactual phase and timebase characteristics are shown. Refer to specified parameters for precise information.
Figure 5. Timing for Power Up, System Clocks, $\overline{\text { SYNCIN, }}$, and $\overline{\text { SRESET }}$

## memory-bus timing: clocks, $\overline{M A L}, \overline{M R O M E N}, \overline{M B I A E N}, \overline{N M I}, \overline{M R E S E T}$, and ADDRESS

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Period of MBCLK1 and MBCLK2 | $4 \mathrm{t}_{\mathrm{M}}$ |  | ns |
| 2 | Pulse duration, clock high | $2{ }^{2} M-9$ |  | ns |
| 3 | Pulse duration, clock low | $2 \mathrm{M}_{\mathrm{M}}-9$ |  | ns |
| 4 | Hold time, MBCLK2 low after MBCLK1 high | ${ }_{\text {t }}^{\text {M }}$-9 |  | ns |
| 5 | Hold time, MBCLK1 high after MBCLK2 high | $\mathrm{t}_{\mathrm{M}}$-9 |  | ns |
| 6 | Hold time, MBCLK2 high after MBCLK1 low | $\mathrm{t}_{\mathrm{M}-9}$ |  | ns |
| 7 | Hold time, MBCLK1 low after MBCLK2 low | ${ }_{\text {t }} \mathrm{M}-9$ |  | ns |
| 8 | Setup time, address/enable on MAX0, MAX2, and MROMEN before MBCLK1 no longer high | ${ }_{\text {t }}$-9 |  | ns |
| 9 | Setup time, row address on MADL0-MADL7, MAXPH, and MAXPL before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}$-14 |  | ns |
| 10 | Setup time, address on MADH0-MADH7 before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}-14}$ |  | ns |
| 11 | Setup time, $\overline{\mathrm{MAL}}$ high before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}-13$ |  | ns |
| 12 | Setup time, address on MAX0, MAX2, and MROMEN before MBCLK1 no longer low | $0.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 13 | Setup time, column address on MADLO-MADL7, MAXPH, and MAXPL before MBCLK1 no longer low | $0.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 14 | Setup time, status on MADH0-MADH7 before MBCLK1 no longer low | $0.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 120 | Setup time, $\overline{\text { NMI }}$ valid before MBCLK1 low | 30 |  | ns |
| 121 | Hold time, $\overline{\text { NMI }}$ valid after MBCLK1 low | 0 |  | ns |
| 126 | Delay time, MBCLK1 no longer low to MRESET valid | 0 | 20 | ns |
| 129 | Hold time, column address/status after MBCLK1 no longer low | ${ }^{\prime} M^{-7}$ |  | ns |



Figure 6. Memory-Bus Timing: Local-Memory Clocks, $\overline{\text { MAL, }} \overline{\text { MROMEN }}, \overline{\text { MBIAEN }}, \overline{\text { NMI, }} \overline{\text { MRESET, }}$, and ADDRESS
memory-bus timing: clocks, $\overline{\text { MRAS }}, \overline{\text { MCAS }}$, and $\overline{\text { MAL }}$ to ADDRESS
$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 15 | Setup time, row address on MADLO-MADL7, MAXPH, and MAXPL before MRAS no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-11.5$ | ns |
| 16 | Hold time, row address on MADLO-MADL7, MAXPH, and MAXPL after MRAS no longer high | ${ }^{\text {m }}$-6.5 | ns |
| 17 | Delay time, $\overline{\text { MRAS }}$ no longer high to $\overline{\text { MRAS }}$ no longer high in the next memory cycle | $8^{4} \mathrm{M}$ | ns |
| 18 | Pulse duration, MRAS Iow | $4.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 19 | Pulse duration, $\overline{\text { MRAS }}$ high | $3.5 t_{M}-9$ | ns |
| 20 | Setup time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADH0-MADH7) before MCAS no longer high | $0.5 t_{M}-9$ | ns |
| 21 | Hold time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADHO-MADH7) after MCAS low | ${ }^{t} M^{-9}$ | ns |
| 22 | Hold time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADH0-MADH7) after MRAS no longer high | $2.5 t_{M}-6.5$ | ns |
| 23 | Pulse duration, $\overline{\text { MCAS }}$ low | $3 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 24 | Pulse duration, $\overline{M C A S}$ high, refresh cycle follows read or write cycle | $2 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 25 | Hold time, row address on MAXLO-MAXL7, MAXPH, and MAXPL after $\overline{\text { MAL }}$ low | $1.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 26 | Setup time, row address on MAXLO-MAXL7, MAXPH, and MAXPL before $\overline{\text { MAL }}$ no longer high | $\mathrm{t}_{\mathrm{M}}-9$ | ns |
| 27 | Pulse duration, $\overline{\text { MAL }}$ high | $\mathrm{t}_{\mathrm{M}}-9$ | ns |
| 28 | Setup time, address/enable on MAX0, MAX2, and $\overline{\text { MROMEN }}$ before $\overline{M A L}$ no longer high | $t_{M-9}$ | ns |
| 29 | Hold time, address/enable of MAX0, MAX2, and MROMEN after $\overline{\text { MAL }}$ low | $1.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 30 | Setup time, address on MADH0-MADH7 before $\overline{M A L}$ no longer high | ${ }_{4}{ }^{\text {- }}$-9 | ns |
| 31 | Hold time, address on MADH0-MADH7 after $\overline{\text { MAL }}$ low | $1.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |



Figure 7. Memory-Bus Timing: Clocks, $\overline{\text { MRAS }}, \overline{\text { MCAS, }}$, and $\overline{\text { MAL }}$ to ADDRESS

## memory-bus timing: read cycle

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 32 | Access time, address/enable valid on MAX0, MAX2, and $\overline{\text { MROMEN }}$ to valid data/parity | $6 \mathrm{~m}_{\mathrm{M}}-23$ | ns |
| 33 | Access time, address valid on MAXPH, MAXPL, MADHO-MADH7, and MADLO-MADL7 to valid data/parity | $6 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 35 | Access time, $\overline{\text { MRAS }}$ low to valid data/ parity | $4.5 t_{M}-21.5$ | ns |
| 36 | Hold time, valid data/ parity after MRAS no longer low | 0 | ns |
| $37 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7 and MADLO-MADL7 after MRAS high (see Note 12) | $2 t_{M}-10.5$ | ns |
| 38 | Access time, $\overline{M C A S}$ low to valid data/parity | $3 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 39 | Hold time, valid data/parity after $\overline{\text { MCAS }}$ no longer low | 0 | ns |
| $40 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MCAS high (see Note 12) | $2 t_{M}-13$ | ns |
| 41 | Delay time, $\overline{\mathrm{MCAS}}$ no longer high to $\overline{\mathrm{MOE}}$ low | ${ }^{1} \mathrm{M}+13$ | ns |
| $42 \dagger$ | Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADL0-MADL7, and MADH0-MADH7 before MOE no longer high | 0 | ns |
| 43 | Access time, $\overline{\mathrm{MOE}}$ low to valid data/parity | $2 t_{M}-25$ | ns |
| 44 | Pulse duration, $\overline{\mathrm{MOE}}$ low | $2 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 45 | Delay time, $\overline{\text { MCAS }}$ low to $\overline{\text { MOE }}$ no longer low | $3{ }^{1} \mathrm{M}-9$ | ns |
| 46 | Hold time, valid data/parity in after $\overline{M O E}$ no longer low | 0 | ns |
| $47 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADHO-MADH7, and MADLO-MADL7 after MOE high (see Note 12) | $2 t_{M}-15$ | ns |
| $48^{\dagger}$ | Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7, before MBEN no longer high | 0 | ns |
| $48{ }^{\dagger}$ | Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADH0-MADH7 and before MBIAEN no longer high | 0 | ns |
| 49 | Access time, $\bar{M} B E N$ low to valid data/parity | $2 t_{M}-25$ | ns |
| 49a | Access time, $\overline{\text { MBIAEN }}$ low to valid data/parity | $2 t_{M}-25$ | ns |
| 50 | Pulse duration, MBEN Iow | $2 \mathrm{M}_{\mathrm{M}}-9$ | ns |
| 50a | Pulse duration, MBIAEN low | $2 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 51 | Hold time, valid data/parity after MBEN no longer low | 0 | ns |
| 51a | Hold time, valid data/parity after MBIAEN no longer low | 0 | ns |
| $52 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADHO-MADH7, and MADLO-MADL7 after MBEN high (see Note 12) | $2 t_{M}-15$ | ns |
| 52at | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MBIAEN high | $2 t_{M}-15$ | ns |
| 53 | Hold time, MDDIR high after MBEN high, read follows write cycle | $1.5 \mathrm{t}_{\mathrm{M}}-12$ | ns. |
| 54 | Setup time, MDDIR low before $\overline{\text { MBEN }}$ no longer high | $3{ }^{\text {m }}$ M -5 | ns |
| 55 | Hold time, MDDIR low after $\overline{\text { MBEN }}$ high, write follows read cycle | $3 \mathrm{t}_{\mathrm{M}}-12$ | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
NOTE 12: The data/parity that exists on the address lines most likely reaches the high-impedance state sometime later than the rising edge of $\overline{M R A S}, \overline{M C A S}, \overline{M O E}$, or $\overline{M B E N}$ (between MIN and MAX of timing parameter 36) and is a function of the memory being read. The MIN time given represents the time from the rising edge of $\overline{\mathrm{MRAS}}, \overline{\mathrm{MCAS}}, \overline{\mathrm{MOE}}$, or $\overline{\mathrm{MBEN}}$ to the beginning of the next address, and does not represent the actual high-impedance period on the address bus.


Figure 8. Memory-Bus Timing: Read Cycle

## memory-bus timing: write cycle

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 58 | Setup time, $\overline{\text { MW }}$ low before MRAS no longer low | $1.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 60 | Setup time, $\overline{\text { MW }}$ low before $\overline{M C A S}$ no longer low | $1.5 \mathrm{t}_{\mathrm{M}}-6.5$ |  | ns |
| 63 | Setup time, valid data/parity before $\overline{\mathrm{MW}}$ no longer high | $0.5 \mathrm{t}_{\mathrm{M}}-11.5$ |  | ns |
| 64 | Pulse duration, $\overline{\text { MW }}$ low | $2.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 65 | Hold time, data/parity out valid after $\overline{\mathrm{MW}}$ high | $0.5 \mathrm{t}_{\mathrm{M}}-10.5$ |  | ns |
| 66 | Setup time, address valid on MAX0, MAX2, and MROMEN before $\overline{\text { MW }}$ no longer low | $7 \mathrm{t}_{\mathrm{M}}-11.5$ |  | ns |
| 67 | Hold time, $\overline{M R A S}$ low to $\overline{M W}$ no longer low | $5.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 69 | Hold time, $\overline{M C A S}$ low to $\overline{M W}$ no longer low | $4 \mathrm{t}_{\mathrm{M}}-11.5$ |  | ns |
| 70 | Setup time, $\overline{\text { MBEN }}$ low before $\overline{\mathrm{MW}}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-13.5$ |  | ns |
| 71 | Hold time, $\overline{M B E N}$ low after $\overline{M W}$ high | $0.5 \mathrm{t}_{\mathrm{M}}-6.5$ |  | ns |
| 72 | Setup time, MDDIR high before $\overline{\text { MBEN }}$ no longer high | $2 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 73 | Hold time, MDDIR high after MBEN high | $1.5 \mathrm{t}_{\mathrm{M}}-12$ |  | ns |



Figure 9. Memory-Bus Timing: Write Cycle

## memory-bus timing: TMS380C26 releases control of bus

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 74 | Hold time, MIF after MBCLK1 rising edge, bus release | $0.5 \mathrm{t}_{\mathrm{M}}-13$ | ns |
| 74a | Hold time, $\overline{M B E N}$ valid after MBCLK1 rising edge, bus release | $\mathrm{t}_{\mathrm{M}}$ - 13 | ns |
| 75 | Delay time, MBCLK1 high to MIF in the high-impedance state, bus release | 0.5tM | ns |
| 75a | Delay time, MBCLK1 high to MBEN in the high-impedance state, bus release | tM | ns |
| 76 | Setup time, MBRQ low before MBCLK1 falling edge, bus release | 24 | ns |
| 77 | Hold time, $\bar{M} B R Q$ low after MBCLK1 low, bus release | 0 | ns |
| 78 | Setup time, $\overline{\text { MBGR }}$ low before MBCLK1 rising edge, bus release | 29 | ns |



Figure 10. Memory-Bus Timing: TMS380C26 Releases Control of Bus


Figure 10. Memory-Bus Timing: TMS380C26 Releases Control of Bus (Continued)

## memory-bus timing: TMS380C26 resumes control of bus

$\mathrm{t}_{\mathrm{M}}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 79 | Hold time, MIF in the high-impedance state after MBCKL1 rising edge, bus resume | ${ }^{4} \mathrm{M}-13$ | ns |
| 80 | Delay time, MBCLK1 high to MIF valid, bus resume | $t_{M}+9$ | ns |
| 91 | Setup time, $\overline{M B R Q}$ valid before MBCLK1 falling edge, bus resume | 24 | ns |
| 82 | Hold time, $\bar{M} B R Q$ valid after MBCLK1 low, bus resume | 0 | ns |
| 83 | Setup time, $\bar{M} B \mathrm{CR}$ high before MBCLK1 rising edge, bus resume | 29 | ns |



Figure 11. Memory-Bus Timing: TMS380C26 Resumes Control of Bus


Figure 11. Memory-Bus Timing: TMS380C26 Resumes Control of Bus (Continued)
memory-bus timing: external bus-master read from TMS380C26
$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 84 | Setup time, address on MAX0 and MAX2 before MBCLK1 falling edge, external bus-master access | 21 | ns |
| 85 | Hold time, address on MAX0 and MAX2 after MBCLK1 low, external bus-master access | 0 | ns |
| 86 | Setup time, valid address before MBCLK1 falling edge, external bus-master access | 21 | ns |
| 87 | Hold time, valid address after MBCLK1 low, external bus-master access | 0 | ns |
| 88 | Setup time, address in the high-impedance state before MBCLK1 falling edge, external bus-master read | 0 | ns |
| 89 | Setup time, data/parity valid before MBCLK2 falling edge, external bus-master read | $1.5 t_{M}-17 \dagger$ | ns |
| 90 | Hold time, valid data/parity after MBCLK2 low, external bus-master read | $\mathrm{t}_{\mathrm{M}}-13$ | ns |
| 91 | Setup time, data/parity in the high-impedance state before MBCLK2 rising edge, external bus-master read | $\mathrm{t}_{\mathrm{M}}-9$ | ns |
| 92 | Setup time, MDDIR low before MBCLK2 falling edge, external bus-master read | 21 | ns |
| 93 | Hold time, MDDIR low after MBCLK2 low, external bus-master read | 0 | ns |
| 94 | Setup time, $\overline{\text { MACS }}$ low before MBCLK2 falling edge, external bus-master read | 21 | ns |
| 95 | Hold time, $\overline{\text { MACS }}$ low after MBCLK2 low, external bus-master read | 0 | ns |

$\dagger$ This specification has been characterized to meet stated value.


Figure 12. Memory-Bus Timing: External Bus-Master Read From TMS380C26
memory-bus timing: external bus-master write to TMS380C26

| NO. |  | MIN | MAX |
| :---: | :--- | :---: | :---: |
| UNIT |  |  |  |
| 96 | Setup time, valid data/parity before MBCLK2 falling edge, external bus-master write | 21 | ns |
| 97 | Hold time, valid data/parity after MBCLK2 low, external bus-master write | 0 | ns |
| 98 | Setup time, MDDIR high before MBCLK2 falling edge, external bus-master write | 21 | ns |
| 99 | Hold time, MDDIR high after MBCLK2 low, external bus-master write | 0 | ns |



Figure 13. Memory-Bus Timing: External Bus-Master Write to TMS380C26

## memory-bus timing: DRAM-refresh timing

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle (31.25 ns minimum).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 15 | Setup time, row address on MADLO-MADL7, MAXPH, and MAXPL before $\overline{\text { MRAS }}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-11.5$ | ns |
| 16 | Hold time, row address on MADLO-MADL7, MAXPH, and MAXPL after $\overline{M R A S}$ no longer high | $\mathrm{t}_{\mathrm{M}}$-6.5 | ns |
| 18 | Pulse duration, $\overline{\text { MRAS }}$ low | $4.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 19 | Pulse duration, $\overline{\text { MRAS }}$ high | $3.5 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 73a | Setup time, $\overline{\text { MCAS }}$ low before $\overline{\text { MRAS }}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-11.5$ | ns |
| 73b | Hold time, $\overline{\text { MCAS }}$ low after $\overline{\text { MRAS }}$ low | $4.5 t_{M}-6.5$ | ns |
| 73c | Setup time, MREF high before $\overline{\text { MCAS }}$ no longer high | 14. | ns |
| 73d | Hold time, MREF high after $\overline{\mathrm{MCAS}}$ high | $\mathrm{t}_{\mathrm{M}}-9$ | ns |



Figure 14. Memory-Bus Timing: DRAM-Refresh Cycle

## XMATCH and XFAIL timing

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX |
| :---: | :--- | :---: | :---: |
| 127 | Delay time, status bit 7 high to XMATCH and XFAIL recognized | $7 \mathrm{t}_{\mathrm{M}}$ | ns |
| 128 | Pulse duration, XMATCH or XFAIL high | 50 | ns |



Figure 15. XMATCH and XFAIL Timing

SPWS010A - APRIL 1992 - REVISED MARCH 1993

## token ring - ring-interface timing

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 153 | Period of RCLK (see Note 13) | 4 Mbps |  | 125 |  | ns |
|  |  | 16 Mbps |  | 31.25 |  | ns |
| 154L | Pulse duration, RCLK low | 4 Mbps nominal: 62.5 ns | 46 |  |  | ns |
|  |  | 16 Mbps nominal: 15.625 ns | 15 |  |  | ns |
| 154H | Pulse duration, RCLK high | 4 Mbps nominal: 62.5 ns | 35 |  |  | ns |
|  |  | 16 Mbps nominal: 15.625 ns | 8 |  |  | ns |
| 155 | Setup time, RCVR valid before rising edge ( 1.8 V ) of RCLK at 16 Mbps |  | 10 |  |  | ns |
| 156 | Hold time, RCVR valid after rising edge (1.8 V) of RCLK at 16 Mbps |  | 4 |  |  | ns |
| 158L | Pulse duration, ring baud clock low | 4 Mbps | 40 |  |  | ns |
|  |  | 16 Mbps | 8 |  |  | ns |
| 158H | Pulse duration, ring baud clock high | 4 Mbps | 40 |  |  | ns |
|  |  | 16 Mbps | 8 |  |  | ns |
| 165 | Period of OSCOUT and PXTALIN (see Note 13) | 4 Mbps |  | 125 |  | ns |
|  |  | 16 Mbps (for PXTALIN only) |  | 31.25 |  | ns |
| 166 | Tolerance of PXTALIN input frequency (see Note 13) |  |  |  | $\pm 0.01$ | \% |

NOTE 13: This parameter is not tested but is required by the IEEE 802.5 specification.


Figure 16. Token Ring - Ring-Interface Timing

## token ring - transmitter timing

| NO. |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 159 | $\mathrm{t}_{\text {sk }}$ (DR) | Delay time, DRVR rising edge ( 1.8 V ) to $\overline{\mathrm{DRVR}}$ falling edge ( 1 V ) or DRVR falling edge $(1 \mathrm{~V})$ to $\overline{\mathrm{DRVR}}$ rising edge ( 1.8 V ) | 土2 | ns |
| 160 | $\mathrm{t}_{\mathrm{d}}(\mathrm{DR}) \mathrm{H}^{\dagger}$ | Delay time, RCLK (or PXTALIN) falling edge (1 V) to DRVR rising edge (1.8 ) | See Note 14 | ns |
| 161 | $t_{\text {d }}(\mathrm{DR}) \mathrm{L}^{\dagger}$ | Delay time, RCLK (or PXTALIN) falling edge (1 V) to DRVR falling edge (1 V) | See Note 14 | ns |
| 162 | $t_{\text {d }}$ (DRN) ${ }^{\dagger}$ |  | See Note 14 | ns |
| 163 | ${ }^{\text {( }}$ DRN) ${ }^{\text { }}{ }^{\dagger}$ | Delay time, RCLK (or PXTALIN) falling edge ( 1 V ) to $\overline{\text { DRVR }}$ rising edge ( 1.8 V ) | See Note 14 | ns |
| 164 | DRVR / $\overline{\text { DRVR }}$ asymmetry | $\frac{t_{d(D R) L}+t_{d(D R N) H}}{2}-\frac{t_{d(D R) H}+t_{d(D R N) L}}{2}$ | $\pm 1.5$ | ns |

$\dagger$ When in active-monitor mode, the clock source is PXTALIN; otherwise, the clock source is either RCLK or PXTALIN.
NOTE 14: This parameter is not tested to a minimum or a maximum but is measured and used as a component required for parameter 164.


Figure 17. Skew and Asymmetry From RCLK or PXTALIN to DRVR and DRVR
ethernet timing of clock signals

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 300 | CLKPHS | Pulse duration, TXC | 45 |  | ns |
| 301 | CLKPER | Cycle time, TXC | 95 | 1000 | ns |



Figure 18. Ethernet Timing of Clock Signals

## ethernet timing of XMIT signals



Figure 19. Ethernet Timing of XMIT Signals

## ethernet timing of RCV signals - start of frame

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 310 | RXDSET | Setup time, RXD before RXC no longer low | 20 |  |  | ns |
| 311 | RXDHLD | Hold time, RXD after RXC high | 5 |  |  | ns |
| 312 | CRSSET | Setup time, CRS high before RXC no longer low for first valid data sample | 20 |  |  | ns |
| 313 | SAMDLY | Delay time, CRS internally recognized to first valid data sample (see Notes 15 and 16) |  | 3 |  | clk cycles |
| 314 | RXCHI | Pulse duration, RXC high | 36 |  |  | ns |
| 315 | RXCLO | Pulse duration, RXC Iow | 36 |  |  | ns |

NOTES: 15. For valid frame synchronization one of the following data sequences must be received. Any other pattern delays frame synchronization until after the next CRS rising edge.
a) $0 n(10) \quad 11$ where $n$ is an integer and $n$ is greater than or equal to 3
b) $10 \mathrm{n}(10) 11$
16. If a previous frame or frame fragment is completed without extra RXC clock cycles ( $\mathrm{XTRCVC}=0$ ), SAMDLY $=2$ clock cycles.


Figure 20. Ethernet Timing of RCV Signals - Start of Frame
ethernet timing of RCV signals - end of frame

| NO. |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 320 | CRSSET | Setup time, CRS low before RXC no longer low, to determine if last data bit seen on previous RXC no longer low (see Note 17) | 20 |  |  | ns |
| 321 | CRSHLD | Hold time, CRS low after RXC no longer low, to determine if last data bit seen on previous RXC no longer low | 0 |  |  | ns |
| 322 | XTRCYC | Number of extra RXC clock cycles after last data bit (CRS is low) (see Note 17) | 0 | 5 |  | cycle |

NOTE 17: TMS380C26 operates correctly even with no extra RXC clock cycles, provided that CRS does not remain asserted longer than $2 \mu$ (see timing spec NDRXC). Providing no extra clocks affect receive-startup timing, see timing spec SAMDLY.


Figure 21. Ethernet Timing of RCV Signals - End of Frame
ethernet timing of RCV signals - no RXC

| NO. |  | MIN | MAX | UNIT |
| :---: | ---: | ---: | ---: | :---: |
| 330 | NORXC | Time with no clock pulse on RXC, when CRS is high (see Note 18) | 2 | $\mu \mathrm{~S}$ |

NOTE 18: If NORXC is exceeded, local-clock-failure circuitry can become activated, resetting the device.
CRS 1


Figure 22. Ethernet Timing of RCV Signals - No RXC

## ethernet timing of XMIT signals

| NO. |  |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 340 | HBWIN | Delay time, TXC high of the last transmitted data bit (TXEN is high) to COLL sampled high, so not to generate a heart-beat error |  | 47 | cycles |
| 341 | COLPUL | Minimum pulse duration, COLL high for specified sample | $20 \mathrm{~ns}+1$ cycle |  | ns |
| 342 | COLSET | Setup time, COLL high to TXC high | 20 |  | ns |



Figure 23. Ethernet Timing of XMIT Signals

## ethernet timing of XMIT signals

| NO. |  |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 350 | JAMTIM | Time from COLL sampled high (TXC high) to first transmitted JAM bit on TXD (see Note 19) |  | 4 | cycles |
| 351 | COLSET | Setup time, COLL high before TXC high | 20 |  | ns |
| 352 | COLPUL | Minimum pulse duration, COLL high for specified sample | $20 \mathrm{~ns}+1$ cycle |  | ns |

NOTE 19: The JAM pattern is delayed until after the completion of the preamble pattern. The TMS380C26 transmits a JAM pattern of all 1s.


Figure 24. Ethernet Timing of XMIT Signals: JAM

## 80x8x-DIO read-cycle timing

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to either $\overline{\text { SCS }}$ or $\overline{\text { SRD }}$ high | 15 |  | ns |
| 256 | Pulse duration, SRAS high | 30 |  | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after SRD low (see Note 20) | 0 |  | ns |
| 260 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SRDY low | 0 |  | ns |
| $261{ }^{+}$ | Delay time, $\overline{\text { SRD }}$ or $\overline{\text { SCS }}$ high to SAD in the high-impedance state (see Note 20) | 0 | 35 | ns |
| 261a | Hold time, output data valid after SRD or $\overline{\text { SCS }}$ high (see Note 20) | 0 |  | ns |
| 264 | Setup time, SRSX, SRSO-SRS2, $\overline{\text { SCS }}$, and $\overline{\text { SBHE }}$ valid to SRAS no longer high (see Note 21) | 30 |  | ns |
| 265 | Hold time, SRSX, SRS0-SRS2, $\overline{\text { SCS }}$, and $\overline{\text { SBHE }}$ valid after SRAS low | 10 |  | ns |
| 266a | Setup time, SRAS high to $\overline{\text { SRD }}$ no longer high (see Note 21) | 15 |  | ns |
| $267 \ddagger$ | Setup time, SRSX, SRS0-SRS2 valid before SRD no longer high (see Note 20) | 15 |  | ns |
| 268 | Hold time, SRSX, SRS0-SRS2 valid after SRD no longer low (see Note 21) | 0 |  | ns |
| 272a | Setup time, $\overline{S R D}, \overline{S W R}$, and $\overline{\text { SIACK }}$ high from previous cycle to $\overline{\text { SRD }}$ no longer high | 55 |  | ns |
| 273a | Hold time, $\overline{\text { SRD }}$, SWR, and $\overline{\text { SIACK }}$ high after $\overline{\text { SRD }}$ high | 55 |  | ns |
| 275 | Delay time, $\overline{\text { SRD }}$ and $\overline{\text { SWR, or }} \overline{\text { SCS }}$ high to $\overline{\text { SRDY }}$ high (see Note 20) | 0 | 35 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SRD }}$ and $\overline{\text { SWR, }}$, high to $\overline{\text { SRDY }}$ in the high-impedance state | 0 | 65 | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SRDY }}$ low in a read cycle | 0 | 35 | ns |
| 282R | Delay time, $\overline{\text { SRD }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWUOO5, subsection 3.4.1.1.1), provided previous cycle completed | 0 | 55 | ns |
| 283R | Delay time, $\overline{\text { SRD }}$ high to $\overline{\text { SDBEN }}$ high (see Note 20) | 0 | 35 | ns |
| 286 | Pulse duration, $\overline{\text { SRD }}$ high between DIO accesses (see Note 20) | 55 |  | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
$\ddagger$ It is the later of $\overline{S R D}$ and $\overline{S W R}$ or $\overline{S C S}$ low that indicates the start of the cycle.
NOTES: 20. The inactive chip select is $\overline{S I A C K}$ in DIO read and DIO write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.
 meet parameter 266a, and SBHE, SRS0-SRS2, and $\overline{\text { SCS }}$ must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

$\dagger$ When the TMS380C25 begins to drive $\overline{\text { SDBEN }}$ inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers.
NOTES: A. In 8-bit 80x8x mode DIO reads, the SADH0-SADH7 contain don't care data.
B. In $80 \times 8 \times$ mode, SRAS can be used to strobe the values of $\overline{\text { SBHE, SRSX, SRSO }}$-SRS2, and $\overline{\text { SCS }}$. When used to do so, SRAS must meet parameter 266a, and SBHE, SRSO-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

Figure 25. 80x8x-DIO Read-Cycle Timing

## 80x8x-DIO write-cycle timing

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to either $\overline{\text { SCS }}$ or $\overline{\text { SWR }}$ high |  | 15 |  | ns |
| 256 | Pulse duration, SRAS high |  | 30 |  | ns |
| 262 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before $\overline{\text { SCS }}$ or $\overline{\text { SWR }}$ no longer low |  | 25 |  | ns |
| 263 | Hold time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid after $\overline{\text { SCS }}$ or $\overline{\text { SWR }}$ high |  | 25 |  | ns |
| 264 | Setup time, SRSX, SRS0-SRS2, $\overline{\text { SCS }}$, and $\overline{\text { SBHE }}$ to SRAS no longer high (see Note 20) |  | 30 |  | ns |
| 265 | Hold time, SRSX, SRS0-SRS2, $\overline{\text { SCS, }}$, and $\overline{\text { SBHE }}$ after SRAS low |  | 15 |  | ns |
| 266a | Setup time, SRAS high to $\overline{\text { SWR }}$ no longer high (see Note 21) |  | 25 |  | ns |
| $267 \dagger$ | Setup time, SRSX, SRS0-SRS2 before $\overline{\text { SWR }}$ no longer high (see Note 20) |  | 15 |  | ns |
| 268 | Hold time, SRSX, SRS0-SRS2 valid after SWR no longer low (see Note 21) |  | 0 |  | ns |
| 272a | Setup time, $\overline{\text { SRD, }} \overline{\text { SWR, and }} \overline{\text { SIACK }}$ high from previous cycle to $\overline{\text { SWR }}$ no longer high |  | 55 |  | ns |
| 273a | Hold time, $\overline{\text { SRD, }} \overline{\text { SWR, }}$, and $\overline{\text { SIACK }}$ high after $\overline{\text { SWR }}$ high |  | 55 |  | ns |
| $276 \ddagger$ | Delay time, $\overline{\text { SRDY }}$ low in the first DIO access to the SIF register to $\overline{\text { SRDY }}$ low in the immediately following access to the SIF (see TMS380 Second-Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1) |  |  |  | ns |
| 275 | Delay time, $\overline{\text { SWR }}$ or $\overline{\text { SCS }}$ high to $\overline{\text { SRDY }}$ high (see Note 20) |  | 0 | 35 | ns |
| $279 \S$ | Delay time, $\overline{\text { SWR }}$ high to $\overline{\text { SRDY }}$ in the high-impedance state |  | 0 | 65 | ns |
| 280 | Delay time, $\overline{\text { SWR }}$ low to SDDIR low (see Note 20) |  | 0 | 25 | ns |
| 281 | Delay time, $\overline{\text { SWR }}$ high to SDDIR high (see note 20) |  |  | 55 | ns |
| 281a | Hold time, SDDIR low after SWR no longer active (see Note 20) |  | 0 |  | ns |
| 282b | Delay time, SDBEN low to SRDY low (see TMS380 Second Generation TokenRing User's Guide, SPWU005, subsection 3.4.1.1.1) | If SIF register is ready (no waiting required) | 0 | 35 | ns |
|  |  | If SIF register is not ready (waiting required) | 0 | 4000 |  |
| 282W | Delay time, SDDIR low to SDBEN low |  | 0 | 25 | ns |
| 283W | Delay time, $\overline{\text { SCS }}$ or $\overline{\text { SWR }}$ high to $\overline{\text { SDBEN }}$ no longer low |  | 0 | 25 | ns |
| 286 | Pulse duration, $\overline{\text { SWR }}$ high between DIO accesses (see Note 20) |  | 55 |  | ns |

† It is the later of SRD and SWR or SCS low that indicates the start of the cycle.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.
$\S$ This specification is provided as an aid to board design. It is not assured during manufacturing testing.
NOTES: 20. The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{S C S}$ is the inactive chip select in interrupt-acknowledge cycles.
21. In $80 \times 8 \times$ mode, SRAS can be used to strobe the values of $\overline{S B H E}$, SRSX, SRSO-SRS2, and $\overline{S C S}$. When used to do so, SRAS must meet parameter 266a, and $\overline{\text { SBHE, SRS0-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a }}$ and 264 are irrelevant and parameter 268 must be met.

$\dagger$ When the TMS 380 C 25 begins to drive $\overline{\text { SDBEN }}$ inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers.
NOTE A: In 8-bit 80x8x-mode DIO writes, the value placed on SADH0-SADH7 is a don't care.
Figure 26. 80x8x-DIO Write-Cycle Timing

## 80x8x-interrupt-acknowledge-cycle timing: first $\overline{\text { SIACK }}$ pulse

| NO. |  | MIN | MAX |
| :---: | :--- | ---: | :---: | UNIT | 286 | Pulse duration, $\overline{\text { SIACK }}$ high between DIO accesses (see Note 20) |
| :---: | :---: |
| 287 | Pulse duration, $\overline{\text { SIACK }}$ low on first pulse of two pulses |
| 62.5 | ns |

NOTE 20: The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.
$\overline{\text { SRD, }}, \overline{\mathbf{S W R}}$,

| SCS |
| :---: |
|  |
| SIACK |



Figure 27. 80x8x-Interrupt-Acknowledge-Cycle Timing: First $\overline{\text { SIACK }}$ Pulse

## 80x8x-interrupt-acknowledge-cycle timing: second SIACK pulse

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 255 | Delay time, $\overline{\text { SRDY }}$ low to $\overline{\text { SCS }}$ high | 15 |  | ns |
| 259 $\dagger$ | Hold time, SAD in the high-impedance state after SIACK low (see Note 20) | 0 |  | ns |
| 260 | Setup time, output data valid before SRDY low | 0 |  | ns |
| $261 \dagger$ | Delay time, ड़IACK high to SAD in the high-impedance state (see Note 20) |  | 35 | ns |
| 261a | Hold time, output data valid after SIACK high (see Note Note 20) | 0 |  | ns |
| 272a | Setup time, inactive data strobe high to SIACK no longer high | 55 |  | ns |
| 273a | Hold time, inactive data strobe high after SIACK high | 55 |  | ns |
| 275 | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SRDY }}$ high (see Note Note 20) | 0 | 35 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SRDY }}$ low in the first DIO access to the SIF register to $\overline{\text { SRDY }}$ low in the immediately following access to the SIF |  | 4000 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SRDY }}$ in the high-impedance state | 0 | 65 | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SRDY }}$ low in a read cycle | 0 | 35 | ns |
| 282R | Delay time, $\overline{\text { SIACK }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWUO05, subsection 3.4.1.1.1), provided previous cycle completed | 0 | 55 | ns |
| 283R | Delay time, $\overline{\text { SIACK }}$ high to SDBEN high (see Note Note 20) | 0 | 35 | ns |

$\dagger$ This specification is provided as an aid to board design. It is not assured during manufacturing.
$\ddagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing.
NOTE 20: The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.


Figure 28. 80x8x-Interrupt-Acknowledge-Cycle Timing: Second SIACK Pulse

## 80x8x-mode bus-arbitration timing, SIF takes control

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 208a | Setup time, asynchronous signal $\overline{\text { SBBSY }}$ and SHLDA before SBCLK no longer high to assure recognition on that cycle | 15 |  | ns |
| 208b | Hold time, asynchronous signal $\overline{\text { SBBSY }}$ and SHLDA after SBCLK low to assure recognition on that cycle | 15 |  | ns |
| 212 | Delay time, SBCLK low to SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid |  | 25 | ns |
| 224a | Delay time, SBCLK low in cycle 12 to SOWN low | 0 | 25 | ns |
| 224c | Delay time, SBCLK low in cycle 12 to SDDIR low in DMA read |  | 30 | ns |
| 230 | Delay time, SBCLK high to SHRQ high |  | 25 | ns |
| 241 | Delay time, SBCLK high in TX cycle to SRD and SWR high, bus acquisition |  | 25 | ns |
| 241a $\dagger$ | Hold time, SRD and SWR in the high-impedance state after $\overline{\text { SOWN }}$ low, bus acquisition | $\mathrm{t}_{\mathrm{c} \text { (SCK }}$ |  | ns |

$\dagger$ This specification has been characterized to meet stated value. It is not assured during manufacturing testing.


NOTE A: While the system-interface DMA controls are active (i.e., $\overline{\operatorname{SOWN}}$ is asserted), $\overline{\text { SCS }}$ is disabled.
Figure 29. 80x8x-Mode Bus-Arbitration Timing, SIF Takes Control

## 80x8x-mode DMA read-cycle timing

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 205 | Setup time, SADL0-SADL7, SADH0-SADH7, SPH, and SPL valid before SBCLK in T3 cycle no longer high | 15 | ns |
| 206 | Hold time, SADL0-SADL7, SADH0-SADH7, SPH, and SPL valid after SBCLK low in T4 cycle if parameters 207a and 207b not met | 15 | ns |
| 207a | Hold time, SADL0-SADL7, SADH0-SADH7, SPH, and SPL valid after SRD high | 0 | ns |
| 207b | Hold time, SADL0-SADL7, SADH0-SADH7, SPH, and SPL valid after SDBEN no longer low | 0 | ns |
| 208a | Setup time, asynchronous signal $\overline{\text { SRDY }}$ before SBCLK no longer high to assure recognition on this cycle | 15 | ns |
| 208b | Hold time, asynchronous signal $\overline{\text { SRDY }}$ after SBCLK low to assure recognition on this cycle | 15 | ns |
| 212 | Delay time, SBCLK low to address valid | 25 | ns |
| $214{ }^{\dagger}$ | Delay time, SBCLK low in T1 cycle to SADH0-SADH7, SADLO-SADL7, SPH, and SPL in the high-impedance state | 25 | ns |
| 215 | Pulse duration, SALE and SXAL high | $t_{\text {c }}$ (SCK) -25 | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high | 25 | ns |
| 216a | Hold time, SALE or SXAL low after SRD high | ${ }^{\text {tw }}$ (SCKL) ${ }^{-15}$ | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle | 25 | ns |
| 218 | Hold time, SADH0-SADH7, SADLO-SADL7, SPH, and SPL valid after SALE or SXAL low | $t_{\text {w }}(\text { SCKH })^{-15}$ | ns |
| 223R | Delay time, SBCLK low in T4 cycle to SRD high (see Note 22) | 25 | ns |
| 225R | Delay time, SBCLK low in T4 cycle to SDBEN high | 25 | ns |
| $226 \dagger$ | Delay time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL in the high-impedance state to SRD low | 0 | ns |
| 227R | Delay time, SBCLK low in T2 cycle to SRD low | 25 | ns |
| $229 \dagger$ | Hold time,SADH0-SADH7, SADLO-SADL7, SPH, and SPL in the high-impedance state after SBCLK low in T1 cycle | 0 | ns |
| 231 | Pulse duration, $\overline{\text { SRD }}$ low | $2 \mathrm{c}_{\text {c(SCK) }}-30$ | ns |
| 233 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SALE, SXAL no longer high | $t_{w(S C K L) ~}^{\text {- }}$ - ${ }^{\text {c }}$ | ns |
| 237R | Delay time, SBCLK high in the T2 cyle to SDBEN low | 25 | ns |
| 247 | Setup time, data valid before SRDY low if parameter 208a not met | 0 | ns |

$\dagger$ This specification has been characterized to meet stated value.
NOTE 22: While the system-interface DMA controls are active (i.e., $\overline{\mathrm{SOWN}}$ is asserted), $\overline{\mathrm{SCS}}$ is disabled.


## 80x8x-mode DMA write-cycle timing

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 208a | Setup time, asynchronous signal $\overline{\text { SRDY }}$ before SBCLK no longer high to assure recognition on that cycle | 15 |  | ns |
| 208b | Hold time, asynchronous signal SRDY after SBCLK low to assure recognition on that cycle | 15 |  | ns |
| 212 | Delay time, SBCLK low to SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid |  | 25 | ns |
| 215 | Pulse duration, SALE and SXAL high | $\mathrm{t}_{\text {c }}$ (SCK) ${ }^{-25}$ |  | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 25 | ns |
| 216a | Hold time, SALE or SXAL low after SWR high | $\left.\mathrm{t}_{\mathrm{w}(\mathrm{SCKL}}\right)^{-15}$ |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle |  | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL Iow | $\mathrm{t}_{\mathrm{w} \text { (SCKH) }}{ }^{-15}$ |  | ns |
| 219 | Delay time, SBCLK low in T2 cycle to output data and parity valid |  | 39 | ns |
| 221 | Hold time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid after SWR high | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{-15}$ |  | ns |
| 223W | Delay time, SBCLK low to SWR high |  | 25 | ns |
| 225W | Delay time, SBCLK high in T4 cycle to SDBEN high |  | 25 | ns |
| 225WH | Hold time, SDBEN low after SWR, $\overline{\text { SUDS }}$, and SLDS high | $\mathrm{t}_{\mathrm{w}(\mathrm{SCKL}}{ }^{-25}$ |  | ns |
| 227 W | Delay time, SBCLK low in T2 cycle to SWR low |  | 31 | ns |
| 232 | Pulse duration, SWR low | $2 \mathrm{t}_{\mathrm{C}}(\mathrm{SCK})-30$ |  | ns |
| 233 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SALE, SXAL no longer high | ${ }^{\text {w }}$ (SCKL) ${ }^{-15}$ |  | ns |
| 237W | Delay time, SBCLK high in T1 cycle to SDBEN low |  | 25 | ns |



## 80x8x-mode bus-arbitration timing, SIF returns control

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $220{ }^{+}$ | Delay time, SBCLK low in 11 cycle to SADH0-SADH7, SADL0-SADL7, SPL, SPH, $\overline{\text { SRD }}$, and $\overline{\text { SWR }}$ in the high-impedance state | 35 | ns |
| $223 \mathrm{~b} \dagger$ | Delay time, SBCLK low in 11 cycle to $\overline{\text { SBHE }}$ in the high-impedance state | 45 | ns |
| 224b | Delay time, SBCLK low in cycle 12 to SOWN high | 25 | ns |
| 224d | Delay time, SBCLK low in cycle 12 to SDDIR high | 30 | ns |
| 230 | Delay time, SBCLK high in cycle 11 to SHRQ low | 25 | ns |
| $240 \dagger$ | Setup time, $\overline{\text { SRD }}$, $\overline{\text { SWR, }}$, and $\overline{\text { SBHE }}$ in the high-impedance state before $\overline{\text { SOWN }}$ no longer low | 0 | ns |

$\dagger$ This specification has been characterized to meet stated value.


NOTES: A. In $80 \times 8 \times$ mode, the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system-bus transfer it controls. In 68xxx mode, the system interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first system bus transfer it controls.
B. While the system-interface DMA controls are active (i.e., $\overline{\mathrm{SOWN}}$ is asserted), $\overline{\mathrm{SCS}}$ is disabled.

Figure 32. 80x8x-Mode Bus-Arbitration Timing, SIF Returns Control

## 80x8x-mode bus-release timing

| NO. |  | MIN | MAX |
| :---: | :--- | :---: | :---: |
| UNIT |  |  |  |
| 208a | Setup time, asynchronous input $\overline{S B R L S}$ low before SBCLK no longer high to assure recognition | 15 | ns |
| 208b | Hold time, asynchronous input $\overline{\text { SBRLS }}$ low after SBCLK low to assure recognition | 15 | ns |
| 208c | Hold time, $\overline{S B R L S}$ low after $\overline{S O W N}$ high | 0 | ns |



NOTES: A. The system interface ignores the assertion of $\overline{\text { SBRLS }}$ if it does not own the system bus. If it does own the bus when it detects the assertion of SBRLS, it completes any internally started DMA cycle and relinquish control of the bus. If no DMA transfer has internally started, the system interface releases the bus before starting another.
B. If $\overline{\text { SBERR }}$ is asserted when the system interface controls the system bus, the current bus transfer is completed regardless of the value of SDTACK. If the BERETRY register is nonzero, the cycle is retried. If the BERETRY register is zero, the system interface releases control of the system bus. The system interface ignores the assertion of SBERR if it is not performing a DMA bus cycle on the system bus. When SBERR is properly asserted and BERETRY is zero, however, the system interface releases the bus upon completion of the current bus transfer and halts all further DMA on the system side. The error is synchronized to the local bus and DMA stops on the local sides. The value of the SDMAADR, SDMADDRX, and SDMALEN registers in the system interface are not defined after a system-bus error.
C. In cycle-steal mode, state TX is present on every system-bus transfer. In burst mode, state TX is present on the first bus transfer and whenever the increment of the DMA address register carries beyond the least significant 16 bits.
D. $\overline{\text { SDTACK }}$ is not sampled to verify that it is deasserted.
E. Unless otherwise specified, for all signals specified as a maximum delay from the end of an SBCLK transition to the signal valid, the signal is also specified to hold its previous value (including high impedance) until the start of that SBCLK transition.

Figure 33. 80x8x-Mode Bus-Release Timing

## 68xxx-DIO read-cycle timing

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$, $\overline{\text { SUDS }}$, or $\overline{\text { SLDS }}$ high | 15 | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ low (see Note 20) | 0 | ns |
| 260 | Setup time, SADH0-SADH7, SADL0-SADL7, SPH, and SPL valid before SDTACK low | 0 | ns |
| $261 \dagger$ | Delay time, $\overline{\text { SCS }}, \overline{\text { SUDS }}$, or $\overline{\text { SLDS }}$ high to SADH0-SADH7, SADL0-SADL7, SPH, and SPL in the high-impedance state (see Note 20) | 35 | ns |
| 261a | Hold time, output data valid after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer low (see Note 20) | 0 | ns |
| 267 | Setup time, register address before $\overline{\text { SUDS }}$ or SLDS no longer high (see Note 20) | 15 | ns |
| 268 | Hold time, register address valid after SUDS or $\overline{\text { SLDS }}$ no longer low (see Note 21) | 0 | ns |
| 272 | Setup time, SRNW before SUDS or SLDS no longer high (see Note 20) | 15 | ns |
| 273 | Hold time, SRNW after $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high | 0 | ns |
| 273a | Hold time, SIACK high after SUDS or $\overline{\text { SLDS }}$ high | 55 | ns |
| 275 | Delay time, $\overline{\text { SCS }}$, SUDS , or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ high (see Note 20) | 35 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SDTACK }}$ low in the first DIO access to the SIF register to $\overline{\text { SDTACK }}$ low in the immediately following access to the SIF | 4000 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ in the high-impedance state | 65 | ns |
| 282a | Delay time, SDBEN low to SDTACK low | 35 | ns |
| 282R | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1) provided the previous cycle completed | 55 | ns |
| 283R | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDBEN }}$ high (see Note 20) | 35 | ns |
| 286 | Pulse duration, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high between DIO accesses (see Note 20) | 55 | ns |

$\dagger$ This specification is provided as an aid to board design.
$\ddagger$ This specification has been characterized to meet stated value.
NOTES: 20. The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.
21. In $80 \times 8 x$ mode, SRAS can be used to strobe the values of $\overline{\text { SBHE, SRSX, SRSO-SRS2, and } \overline{\text { SCS }} \text {. When used to do so, SRAS must }}$ meet parameter 266a, and SBHE, SRSO-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

$\dagger \overline{\text { SDTACK }}$ is an active-low bus ready signal. It must be asserted before data output.
Figure 34. 68xxx-DIO Read-Cycle Timing

## 68xxx-DIO write-cycle timing

| NO. |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$, SUDS or $\overline{\text { SLDS }}$ high |  | 15 |  | ns |
| 262 | Setup time, write data valid before SUDS or SLDS no longer low |  | 25 |  | ns |
| 263 | Hold time, write data valid after SUDS or SLDS high |  | 25 |  | ns |
| $267 \dagger$ | Setup time, register address before $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ no longer high (see Note 20) |  | 15 |  | ns |
| 268 | Hold time, register address valid after SUDS or SLDS no longer low (see Note 21) |  | 0 |  | ns |
| 272 | Setup time, SRNW before $\overline{\text { SUDS }}$ or SLDS no longer high (see Note 20) |  | 15 |  | ns |
| 272a | Setup time, inactive $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to active data strobe no longer high |  | 55 |  | ns |
| 273 | Hold time, SRNW after SUDS or SLDS high |  | 0 |  | ns |
| 273a | Hold time, inactive $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high after active data strobe high |  | 55 |  | ns |
| 275 | Delay time, $\overline{\text { SCS }}$, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ high (see Note 20) |  |  | 35 | ns |
| 276 $\ddagger$ | Delay time, $\overline{\text { SDTACK }}$ low in the first DIO access to the SIF register to $\overline{\text { SDTACK }}$ low in the immediately following access to the SIF |  |  | 4000 | ns |
| 279§ | Delay time, $\overline{\text { SUDS }}$ or $\overline{\text { SLDS }}$ high to $\overline{\text { SDTACK }}$ in the high-impedance state |  |  | 65 | ns |
| 280 | Delay time, SUDS or SLDS low to SDDIR low (see Note 20) |  |  | 25 | ns |
| 281 | Delay time, SUDS or SLDS high to SDDIR high (see Note 20) |  |  | 55 | ns |
| 281a | Hold time, SDDIR low after SUDS or $\overline{\text { SLDS }}$ no longer active (see Note 20) |  | 0 |  | ns |
| 282b | Delay time, SDBEN low to SDTACK low (see TMS380 Second Generation TokenRing User's Guide, SPWU005, subsection 3.4.1.1.1) | If SIF register is ready (no waiting required) | 0 | 35 | ns |
|  |  | If SIF register is not ready (waiting required) | 0 | 4000 |  |
| 282W | Delay time, SDDIR low to SDBEN low |  |  | 25 | ns |
| 283W | Delay time, SUDS or $\overline{\text { SLDS }}$ high to $\overline{\text { SDBEN }}$ no longer low |  |  | 25 | ns |
| 286 | Pulse duration, $\overline{\text { SUDS }}$ or SLDS high between DIO accesses (see Note 20) |  | 55 |  | ns |

$\dagger$ This specification has been characterized to meet stated value.
$\ddagger$ It is the later of $\overline{S R D}$ and $\overline{\text { SWR }}$ or $\overline{\text { SCS }}$ low that indicates the start of the cycle.
§ This specification is provided as an aid to board design.
NOTES: 20. The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{\text { SCS }}$ is the inactive chip select in interrupt-acknowledge cycles.
 meet parameter 266a, and SBHE, SRSO-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

SPWS010A - APRIL 1992-REVISED MARCH 1993

$\dagger \overline{\text { SDTACK }}$ is an active-low bus ready signal. It must be asserted before data output.
$\ddagger$ When the TMS380C16 begins to drive $\overline{\text { SDBEN }}$ inactive, it has already latched the write date internally. Parameter 263 must be met to the input of the data buffers.
NOTE A: For $68 x x x$ mode, skew between $\overline{\text { SLDS }}$ and $\overline{\text { SUDS }}$ must not exceed 10 ns . Provided this limitation is observed, all events referenced to a data strobe edge use the later occurring edge. Events defined by two data strobes edges, such as parameter 286, are measured between latest and earlier edges.

Figure 35. 68xxx-DIO Write-Cycle Timing

TMS380C26 NETWORK COMMPROCESSOR

## 68xxx-interrupt-acknowledge-cycle timing

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 255 | Delay time, $\overline{\text { SDTACK }}$ low to either $\overline{\text { SCS }}$ or SUDS, or SIACK high | 15 | ns |
| $259 \dagger$ | Hold time, SAD in the high-impedance state after SIACK no longer high (see Note 20) | 0 | ns |
| 260 | Setup time, output data valid before SDTACK no longer high | 0 | ns |
| $261{ }^{\dagger}$ | Delay time, SIACK high to SAD in the high-impedance state (see Note 20) | 35 | ns |
| 261a | Hold time, output data valid after $\overline{\text { SCS }}$ or $\overline{\text { SIACK }}$ no longer low (see Note 20) | 0 | ns |
| 267 $\ddagger$ | Setup time, register address before $\overline{\text { SIACK }}$ no longer high (see Note 20) | 15 | ns |
| 272a | Setup time, inactive high SIACK to active data strobe no longer high | 55 | ns |
| 273a | Hold time, inactive SRNW high after active data strobe high | 55 | ns |
| 275 | Delay time, $\overline{\text { SCS }}$ or $\overline{\text { SRNW }}$ high to $\overline{\text { SDTACK }}$ high (see Note 20) | 35 | ns |
| 276§ | Delay time, $\overline{\text { SDTACK }}$ low in the first DIO access to the SIF register to $\overline{\text { SDTACK }}$ low in the immediately following access to the SIF | 4000 | ns |
| $279 \dagger$ | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SDTACK }}$ in the high-impedance state | 65 | ns |
| 282a | Delay time, $\overline{\text { SDBEN }}$ low to $\overline{\text { SDTACK }}$ low in a read cycle | 35 | ns |
| 282R | Delay time, $\overline{\text { SIACK }}$ low to $\overline{\text { SDBEN }}$ low (see TMS380 Second Generation Token-Ring User's Guide, SPWU005, subsection 3.4.1.1.1) provided the previous cycle completed | 55 | ns |
| 283R | Delay time, $\overline{\text { SIACK }}$ high to $\overline{\text { SDBEN }}$ high (see Note 20) | 35 | ns |
| 286 | Pulse duration, SIACK high between DIO accesses (see Note 20) | 55 | ns |

$\dagger$ This specification is provided as an aid to board design.
$\ddagger$ It is the later of $\overline{\text { SRD }}$ and $\overline{\text { SRD }}$ or $\overline{\text { SCS }}$ low that indicates the start of the cycle.
§ This specification has been characterized to meet stated value.
NOTE 20: The inactive chip select is $\overline{\text { SIACK }}$ in DIO read and DIO write cycles, and $\overline{\mathrm{SCS}}$ is the inactive chip select in interrupt-acknowledge cycles.

$\dagger \overline{\text { SDTACK }}$ is an active-low bus ready signal. It must be asserted before data output.
NOTE A: Internal logic drives $\overline{\text { SDTACK }}$ high and verifies that it has reached a valid-high level before the signal enters the high-impedance state.
Figure 36. 68xxx-Interrupt-Acknowledge-Cycle Timing

## 68xxx-mode bus-arbitration timing, SIF takes control

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 208a | Setup time, asynchronous input $\overline{\text { BBGR }}$ before SBCLK no longer high to assure recognition on this cycle | 15 | ns |
| 208b | Hold time, asynchronous input SBGR after SBCLK low to assure recognition on this cycle | 15 | ns |
| 212 | Delay time, SBCLK low to address valid | 25 | ns |
| 224a | Delay time, SBCLK low in cycle 12 to SOWN low (see Note 23) | 25 | ns |
| 224c | Delay time, SBCLK low in cycle 12 to SDDIR low in DMA read | 30 | ns |
| 230 | Delay time, SBCLK high to either SHRQ low or SBRQ high | 25 | ns |
| 241 | Delay time, SBCLK high in TX cycle to $\overline{\text { SUDS }}$ and $\overline{\text { SLDS }}$ high | 25 | ns |
| 241a $\dagger$ | Hold time, $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, SRNW, and $\overline{\text { SAS }}$ in the high-impedance state after $\overline{\text { SOWN }}$ low, bus acquisition | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})-15$ | ns |

$\dagger$ This specification has been characterized to meet stated value.
NOTE 23: Motorola-style bus slaves hold SDTACK active until the bus master deasserts $\overline{\text { SAS }}$.


Figure 37. 68xxx-Mode Bus-Arbitration Timing, SIF Takes Control

## 68xxx-mode DMA-read-cycle timing

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 205 | Setup time, input data valid before SBCLK in T3 cycle no longer high | 15 |  | ns |
| 206 | Hold time, input data valid after SBCLK low in T4 cycle if parameters 207a and 207b not met | 15 |  | ns |
| 207a | Hold time, input data valid after data strobe no longer low | 0 |  | ns |
| 207b | Hold time, input data valid after SDBEN no longer low | 0 |  | ns |
| 208a | Setup time, asynchronous input SDTACK before SBCLK no longer high to assure recognition on this cycle | 15 |  | ns |
| 208b | Hold time, asynchronous input SDTACK after SBCLK low to assure recognition on this cycle | 15 |  | ns |
| 209 | Pulse duration, $\overline{\text { SAS }}$, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ high | $\begin{array}{r} \mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{+}} \\ \mathrm{t}_{\mathrm{W}(\mathrm{SCKL})^{-25}} \end{array}$ |  | ns |
| 210 | Delay time, SBCLK high in T2 cycle to SUDS and SLDS active |  | 25 | ns |
| 212 | Delay time, SBCLK low to address valid |  | 25 | ns |
| $214 \dagger$ | Delay time, SBCLK low in T2 cycle to SAD in the high-impedance state |  | 25 | ns |
| 215 | Pulse duration, SALE and SXAL high | $\mathrm{t}_{\mathrm{C} \text { (SCK) }}$-25 |  | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 25 | ns |
| 216a | Hold time, SALE or SXAL low after SUDS and $\overline{\text { SAS }}$ high | $\mathrm{t}_{\mathrm{w}(\mathrm{SCKL}}{ }^{-15}$ |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle |  | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL low | ${ }^{\text {w }}$ (SCKH) ${ }^{-15}$ |  | ns |
| 222 | Delay time, SBCLK high to $\overline{\text { SAS }}$ low |  | 25 | ns |
| 223R | Delay time, SBCLK low in T4 cycle to SUDS, SLDS, and SAS high (see Note 22) |  | 25 | ns |
| 225R | Delay time, SBCLK low in T4 cycle to SDBEN high |  | 25 | ns |
| $229 \dagger$ | Hold time, SAD in the high-impedance state after SBCLK low in T4 cycle | 0 |  | ns |
| 233 | Setup time, address valid before SALE or SXAL no longer high | $\mathrm{t}_{\mathrm{w} \text { (SCKL) }}{ }^{-15}$ |  | ns |
| 233a | Setup time, address valid before $\overline{\text { SAS }}$ no longer high | $\mathrm{t}_{\mathrm{w} \text { (SCKL) }}{ }^{15}$ |  | ns |
| 237R | Delay time, SBCLK high in the T2 cycle to SDBEN low |  | 25 | ns |
| 239 | Pulse duration, $\overline{\text { SAS }}$, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ | $\begin{array}{r} 2 \mathrm{t}_{\mathrm{C}(\mathrm{SCK})^{+}} \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCKH})^{-30}} \\ \hline \end{array}$ |  | ns |
| 247 | Setup time, data valid before SDTACK low if parameter 208a not met | 0 |  | ns |

$\dagger$ This specification has been characterized to meet stated value.
NOTE 22: While the system-interface DMA controls are active (i.e., $\overline{\text { SOWN }}$ is asserted), $\overline{\mathrm{SCS}}$ is disabled.


Figure 38. 68xxx-Mode DMA-Read-Cycle Timing

## 68xxx-mode DMA-write-cycle timing

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 208a | Setup time, asynchronous input SDTACK before SBCLK no longer high to assure recognition on this cycle | 15 |  | ns |
| 208b | Hold time, asynchronous input $\overline{\text { SDTACK }}$ after SBCLK low to assure recognition on this cycle | 15 |  | ns |
| 209 | Pulse duration, $\overline{\text { SAS }}$, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ high | $\begin{array}{r} \mathrm{t}_{\mathrm{C}(\mathrm{SCK})+}+ \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})}-25 \end{array}$ |  | ns |
| 211 | Delay time, SBCLK high in T2 cycle to $\overline{\text { SUDS }}$ and $\overline{\text { SLDS }}$ active |  | 25 | ns |
| 211a | Delay time, output data valid to SUDS and $\overline{\text { SLDS }}$ no longer high | ${ }_{\text {w }}$ (SCKL) ${ }^{-15}$ |  | ns |
| 212 | Delay time, SBCLK low to address valid |  | 25 | ns |
| 215 | Pulse duration, SALE and SXAL high | $\mathrm{t}_{\text {c }}$ (SCK) ${ }^{\text {-25 }}$ |  | ns |
| 216 | Delay time, SBCLK high to SALE or SXAL high |  | 25 | ns |
| 216a | Hold time, SALE or SXAL low after SUDS and SAS high | ${ }_{\text {w }}$ (SCKL) ${ }^{-15}$ |  | ns |
| 217 | Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle |  | 25 | ns |
| 218 | Hold time, address valid after SALE, SXAL Iow | $\mathrm{t}_{\mathrm{w} \text { (SCKH) }}{ }^{-15}$ |  | ns |
| 219 | Delay time, SBCLK low in T2 cycle to output data and parity valid |  | 39 | ns |
| 221 | Hold time, output data, parity valid after $\overline{\text { SUDS }}$ and $\overline{\text { SLDS }}$ high | $\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{-15}$ |  | ns |
| 222 | Delay time, SBCLK high to $\overline{\text { SAS }}$ low |  | 25 | ns |
| 223W | Delay time, SBCLK low to $\overline{\text { SUDS }}$, $\overline{\text { SLDS }}$, and $\overline{\text { SAS }}$ high |  | 25 | ns |
| 225W | Delay time, SBCLK high in T4 cycle to SDBEN high |  | 25 | ns |
| 225WH | Hold time, $\overline{\text { SDBEN }}$ low after $\overline{\text { SUDS }}$ and SLDS high | $\mathrm{t}_{\text {w(SCKL }}{ }^{-25}$ |  | ns |
| 233 | Setup time, address valid before SALE or SXAL no longer high | $\mathrm{t}_{\text {w(SCKL) }}{ }^{-15}$ |  | ns |
| 233a | Setup time, address valid before $\overline{\text { SAS }}$ no longer high | $\mathrm{t}_{\mathrm{w}(\mathrm{SCKL}}{ }^{-15}$ |  | ns |
| 237W | Delay time, SBCLK high in T1 cycle to SDBEN low |  | 25 | ns |
| 239 | Pulse duration, $\overline{\text { SAS }}$ | $\begin{array}{r} 2 \mathrm{t}_{\mathrm{C}(\mathrm{SCK})+} \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCKH})-30} \\ \hline \end{array}$ |  | ns |
| 243 | Pulse duration, $\overline{\text { SUDS }}$ and $\overline{\text { SLDS }}$ | $\begin{array}{r} \mathrm{t}_{\mathrm{C}(\mathrm{SCK})+}+ \\ \mathrm{t}_{\mathrm{w}(\mathrm{SCKH})-25} \\ \hline \end{array}$ |  | ns |



## 68xxx-mode bus-arbitration timing, SIF returns control

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $220 \dagger$ | Delay time, SBCLK low in 11 cycle to SAD, SPL, SPH, $\overline{\text { SUDS }}$, and $\overline{\text { SLDS }}$ in the high-impedance state, bus release | 35 | ns |
| $223 \mathrm{~b} \dagger$ | Delay time, SBCLK low in I1 cycle to $\overline{\text { SBHE/SRNW in the high-impedance state }}$ | 45 | ns |
| 224b | Delay time, SBCLK low in cycle 12 to SOWN high | 25 | ns |
| 224d | Delay time, SBCLK low in cycle 12 to SDDIR high | 30 | ns |
| 230 | Delay time, SBCLK high to either SHRQ low or SBRQ high | 25 | ns |
| $240 \dagger$ | Setup time, $\overline{\text { SUDS }}, \overline{\text { SLDS }}$, SRNW, and $\overline{\text { SAS }}$ control signals in the high-impedance state before $\overline{\text { SOWN }}$ no longer low | 0 | ns |

$\dagger$ This specification has been characterized to meet stated value.
 the system-interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first system bus transfer it controls.

Figure 40. 68xxx-Mode Bus-Arbitration Timing, SIF Returns Control

## 68xxx-mode bus-release and error timing

| NO. |  |  |  |  | MIN | MAX | UNIT |
| :--- | :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| 208 a | Setup time, asynchronous input before SBCLK no longer high to assure recognition | 15 | ns |  |  |  |  |
| 208 b | Hold time, asynchronous input $\overline{\text { SBRLS}, \overline{S O W N}, ~ o r ~} \overline{\text { SBERR }}$ after SBCLK low to assure recognition | 15 | ns |  |  |  |  |
| 208 c | Hold time, $\overline{\overline{S B R L S}}$ low after $\overline{\text { SOWN }}$ high | 0 | ns |  |  |  |  |
| 236 | Setup time, $\overline{\overline{S B E R R}}$ low before $\overline{\text { SDTACK }}$ no longer high if parameter 208a not met | 30 | ns |  |  |  |  |



NOTES: A. The system interface ignores the assertion of $\overline{\text { SBRLS }}$ if it does not own the system bus. If it does own the bus when it detects the assertion of SBRLS, it completes any internally started DMA cycle and relinquish control of the bus. If no DMA transfer has internally started, the system interface releases the bus before starting another.
B. If SBERR is asserted when the system interface controls the system bus, the current bus transfer is completed regardless of the value of SDTACK. If the BERETRY register is nonzero, the cycle is retried. If the BERETRY register is zero, the system interface releases control of the system bus. The system interface ignores the assertion of SBERR if it is not performing a DMA bus cycle on the system bus. When SBERR is properly asserted and BERETRY is zero, however, the system interface releases the bus upon completion of the current bus transfer and halts all further DMA on the system side. The error is synchronized to the local bus and DMA stops on the local sides. The value of the SDMAADR, SDMADDRX, and SDMALEN registers in the system interface are not defined after a system-bus error.
C. In cycle-steal mode, state TX is present on every system-bus transfer. In burst mode, state TX is present on the first bus transfer and whenever the increment of the DMA address register carries beyond the least significant 16 bits.
D. SDTACK is not sampled to verify that it is deasserted.
E. Unless otherwise specified, for all signals specified as a maximum delay from the end of an SBCLK transition to the signal valid, the signal is also specified to hold its previous value (including high impedance) until the start of that SBCLK transition.

Figure 41. 68xxx-Mode Bus-Release and Error Timing
normal completion with delayed start $\dagger$

rerun cycle with delayed start $\dagger$

$\dagger$ Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement may vary from waveforms shown.
Figure 42. 68xxx Bus Halt and Retry Cycle Waveforms

- Frame-Processing Accelerator for TMS380C2x Adapters
- Supports TMS380C2x Token-Ring Adapters
- Supports TMS380C2x Ethernet ${ }^{\text {TM }}$ Adapters
- Interfaces Directly to TMS380C2x Network Commprocessors
- Hardware Capture of Network Statistics
- Increases Adapter-Frame-Processing Rate Up to 28K Frames per Second
- Single 5-V Supply
- 0.8- $\mu \mathrm{m}$ CMOS Technology
- $250-\mathrm{mA}$ Typical Latch-Up Immunity at $25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2,000 V
- 52-Pin Plastic Leaded Chip Carrier (FN)
- Operating Temperature Range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

FN PACKAGE
(TOP VIEW)


## description

The TMS380FPA frame processing accelerator (FPA) provides hardware to accelerate the processing rate of frames by the network communications processor (commprocessor). The CPU of a normal TMS380C2x adapter is responsible for frame transport between network and host, gathering adapter and network statistics, local-network-management protocols, and medium-access-control (MAC) protocols. The TMS380FPA puts the performance bottlenecks of frame transport and statistics gathering into dedicated hardware, leaving the CPU to run MAC and management protocols.

The TMS380FPA is responsible for:

- Management of all commprocessor protocol handler (PH) operations. The FPA manages all receive and transmit frame queues.
- Management of adapter buffers. The FPA manages all adapter memory buffers, allocating them to the appropriate queues as required.
- Management of host DMA by way of the commprocessor system interface (SIF) DMA controller.
- Management of frame transfers to the host. The FPA manages queues of frames to and from the host, manages rx/tx list information, and coordinates the two.
- Gathering adapter and network statistics in dedicated hardware counters.


Figure 1. Network-Commprocessor Applications Diagram

## functional block diagram

TMS380FPA attaches directly to the adapter local memory bus of a TMS380C2x COMMprocessor. Generally, FPA pins should be directly connected to like-named pins of the TMS380C2x.


Pin Functions

| $\begin{array}{r} \mathrm{Pl} \\ \text { NAME } \end{array}$ | NO. | I/O† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| EXTINTO | 35 | 0 | FPA interrupt request (see Note 1) |
| MADHO <br> MADH1 <br> MADH2 <br> MADH3 <br> MADH4 <br> MADH5 <br> MADH6 <br> MADH7 | $\begin{gathered} \hline 8 \\ 9 \\ 10 \\ 13 \\ 13 \\ 15 \\ 18 \\ 19 \\ 20 \end{gathered}$ | 1/0 | Local-memory address, data, and status bus - high byte. For the first quarter of the local-memory cycle, these bus lines carry address bits AX4 and AO to A6; for the second quarter, they carry status bits; and for the third and fourth quarters, they carry data bits 0 to 7 . The most significant bit is MADHO, and the least significant bit is MADH7. |
| MADLO <br> MADL1 <br> MADL2 <br> MADL3 <br> MADL4 <br> MADL5 <br> MADL6 <br> MADL7 | $\begin{gathered} 47 \\ 48 \\ 49 \\ 50 \\ 52 \\ 2 \\ 4 \\ 5 \end{gathered}$ | 1/0 | Local-memory address, data, and status bus - low byte. For the first quarter of the local-memory cycle, these bus lines carry address bits A7 to A14; for the second quarter, they carry address bits AX4 and $A 0$ to A6; and for the third and fourth quarters, they carry data bits 8 to 15 . The most significant bit is MADLO, and the least significant bit is MADL7. |
| $\overline{M A L}$ | 32 | 0 | Memory-address latch. $\overline{\text { MAL }}$ is a strobe signal for sampling the address at the start of the memory cycle; it is used by SRAMs and EPROMs. The full 20-bit word address is valid on MAXO, MAXPH, MAX2, MAXPL, MADH0-MADH7, and MADLO-MADL7. Three 8-bit transparent latches can be used to retain a 20-bit static address throughout the cycle. <br> Rising edge $=$ No signal latching <br> Falling edge $=$ Allows the above address signals to be latched |
| MANTO MANT1 | $\begin{aligned} & 39 \\ & 38 \end{aligned}$ | 1 | Test pin inputs. MANT0 and MANT1 should be left unconnected (see Note 2). Module-in-place test mode is achieved by tying MANT0 and MANT1 to ground. In this mode, all TMS380FPA output pins are in high-impedance state and internal pullups on all TMS380FPA inputs are disabled (except MANTO and MANT1). |
| MAXO | 30 | I/O | Local-memory-extended address bit. MAXO drives AXO at row address time, which can be located by MRAS. Normally, MAX0 drives A12 at column address and data time for all cycles. |
| MAX2 | 28 | $1 / 0$ | Local-memory-extended address bit. MAX2 drives AX2 at row address time, which can be located by MRAS. Normally, MAX2 drives A14 at column address and data time for all cycles. |
| MAXPH | 7 | 1/0 | Local-memory-extended address and parity-high byte. For the first quarter of a memory cycle, MAXPH carries the extended address bit AX1; for the second quarter of a memory cycle, MAXPH carries the extended address bit AXO; and for the last half of the memory cycle, MAXPH carries the parity bit for the high-data byte. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTES: 1. Pin has an open-collector output. EXTINTO should have an individual $1-\mathrm{k} \Omega$ pullup resistor. A $4.7-\mathrm{k} \Omega$ resistor can lead to transmit underruns in the adapter system and should not be used. For this reason, a $1-k \Omega$ resistor is specified.
2. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads). Alternatively, both pins together and pulled high can be tied through a single $4.7-\Omega$ pullup resistor.

## Pin Functions (Continued)

| NAME | NO. | ı0才 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MAXPL | 6 | $1 / 0$ | Local-memory-extended address and parity - low byte. For the first quarter of a memory cycle, MAXPL carries the extended address bit AX3; for the second quarter of a memory cycle, MAXPL carries extended address bit AX2; and for the last half of the memory cycle, MAXPL carries the parity bit for the low-data byte. |
| $\overline{\text { MBEN }}$ | 21 | 0 | Buffer enable. $\overline{\text { MBEN }}$ enables the bidirectional buffer outputs on the MADH, MAXPH, MAXPL, and MADL buses during the data phase. $\overline{\text { MBEN }}$ is used in conjunction with MDDIR, which selects the buffer output direction. $\begin{aligned} & H=\text { Buffer output disabled } \\ & L=\text { Buffer output enabled } \end{aligned}$ |
| $\overline{\text { MBGR }}$ | 37 | 1 | Local bus grant. $\overline{M B G R}$ indicates that the FPA has been granted access to the adapter local-memory bus. |
| $\overline{\text { MBRQ }}$ | 34 | $1 / 0$ | Local bus request. $\overline{M B R Q}$ is used by the FPA to request bus-master access to the adapter local-memory bus. The FPA also monitors $\overline{\mathrm{MBRQ}}$ to allow it to defer to other higher-priority bus requests (see Note 1). |
| $\overline{\text { MCAS }}$ | 26 | 0 | Column-address strobe for DRAMs. The column address is valid for the $3 / 16$ of the memory cycle following the row-address portion of the cycle. $\overline{\text { MCAS }}$ is driven low every memory cycle while the column address is valid on MADLO-MADL7, MAXPH, and MAXPL, except when one of the following conditions occurs: <br> 1) When the address accessed is a TMS380C2x internal register ( $>01.0100->01.01 \mathrm{FF}$ ). <br> 2) When the address accessed is in the TMS380C2x external device-address range ( $>01.0200->01.02 \mathrm{FF}$ ). This address range includes the FPA registers. <br> 3) When the FPA ROM bit is set, and the address accessed is in adapter ROM-address range ( $>00.0000->00$. FFFE or $>1$ F. $0000 \rightarrow$ 1F.FFFE). |
| MDDIR | 31 | $1 / 0$ | Data direction. MDDIR is used as a direction control for bidirectional bus drivers. MDDIR becomes valid before $\overline{M B E N}$ becomes active. <br> $H=$ TMS380FPA memory bus write <br> $L=$ TMS380FPA memory bus read |
| $\overline{\text { MOE }}$ | 22 | 0 | Memory output enable. $\overline{\text { MOE }}$ is used to enable the outputs of the DRAM memory during a read cycle. $\overline{M O E}$ is high for EPROM or BIA ROM read cycles. <br> 1) When the address read is a TMS380C2x internal register ( $>01.0100 \rightarrow 01.01 \mathrm{FF}$ ). <br> 2) When the address read is in the TMS380C2x external device-address range ( $>01.0200->01.02 F F$ ). This address range includes the FPA registers. <br> 3) When the FPA ROM bit is set, and the address read is in adapter ROM-address range ( $>00.0000->00$.FFFE or 1F.0000-1F.FFFE). <br> $\mathrm{H}=$ Disable DRAM outputs <br> L = Enable DRAM outputs |
| $\overline{\text { MRAS }}$ | 23 | 0 | Row-address strobe for DRAMs. The row address lasts for the first $5 / 16$ of the memory cycle. $\overline{\text { MRAS }}$ is driven low every memory cycle while the row address is valid on MADLO-MADL7, MAXPH, and MAXPL for both RAM and register-access cycles. |
| MRESET | 41 | 1 | Memory bus reset. $\overline{\text { MRESET }}$ is the reset signal provided by the TMS380C2x and is used to reset and initialize the FPA internal logic. While MRESET is asserted, all FPA output pins are in the high-impedance state. |

$\dagger$ I = input, $O=$ output
NOTE 1: Pin has an open-collector output. EXTINTO should have an individual $1-\mathrm{k} \Omega$ pullup resistor. A $4.7-\mathrm{k} \Omega$ resistor can lead to transmit underruns in the adapter system and should not be used. For this reason, a $1-k \Omega$ resistor is specified.

Pin Functions (Continued)

| PIN <br> NAME |  | NO. | IIOt | DESCRIPTION |
| :--- | :---: | :---: | :--- | :--- |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
NOTES: 3. The PLLCAP requires the following connection: These components must be placed as close as possible to PLLCAP.
4. Isolate PLLV ferrite bead separation from the common-system power-supply plane. A $0.1-\mu \mathrm{F}$ decoupling capacitor on PLLVDD is also necessary as shown. These components must be placed as close as possible to PLLVDD.


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 5: Voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$.
recommended operating conditions

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ Supply voltage | 4.75 | 5 | 5.25 | V |
| VSS Supply voltage (see Note 6) | 0 | 0 | 0 | V |
| $\mathrm{V}_{\text {IH }} \quad$ High-level input voltage | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }} \quad$ Low-level input voltage, TTL-level signal (see Note 7) | -0.3 |  | 0.8 | V |
| ${ }^{1} \mathrm{OH} \quad$ High-level output current |  |  | -400 | $\mu \mathrm{A}$ |
| IOL Low-level output current (see Note 8) |  |  | 2 | mA |
| $\mathrm{T}_{\mathrm{A}} \quad$ Operating free-air temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 6. All $V_{S S}$ pins should be routed to minimize inductance to system ground.
7. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
8. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS (SEE NOTE 9) |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, TTL-level signal (see Note 10) | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $1 \mathrm{OH}=\mathrm{MAX}$ | 2.4 | V |
| VOL | Low-level output voltage, TTL-level signal | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}$, | $\mathrm{IOL}=\mathrm{MAX}$ | 0.6 | V |
| 10 | High-impedance output current | $V_{\text {DD }}=\mathrm{MAX}$, | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ | 20 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=M A X$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | -20 |  |
| 1 | Input current, any input or input/output pin | $\mathrm{V}_{1}=\mathrm{V}_{S S}$ to $V_{D D}$ |  | $\pm 20$ | $\mu \mathrm{A}$ |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{MAX}$ |  | 110 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V | 15 | pF |
| $\mathrm{C}_{0}$ | Output capacitance, any output or input/output | $\mathrm{f}=1 \mathrm{MHz}$, | Others at 0 V | 15 | pF |

NOTES: 9. For conditions shown as MIN or MAX, use the appropriate value specified under the recommended operating conditions.
10. The following signals require an external pullup resistor: EXTINTO and MBRQ.

## PARAMETER MEASUREMENT INFORMATION

## test measurement

Outputs are driven to a minimum high-logic level of 2.4 V and to a maximum low-logic level of 0.6 V . These levels are compatible with TTL devices.
Output transition times are specified as follows: for a high-to-low transition on either an input or output signal, the level at which the signal is said to be no longer high is 2 V , and the level at which the signal is said to be low is 0.8 V . For a low-to-high transition, the level at which the signal is said to be no longer low is 0.8 V , and the level at which the signal is said to be high is 2 V , as shown below.
The rise and fall times are not specified but are assumed to be those of standard TTL devices, which are typically 1.5 ns .


The test load circuit shown in Figure 3 represents the programmable load of the tester-pin electronics, that are used to verify timing parameters of TMS380FPA output signals.


Where: $\quad \mathrm{IOL}=2 \mathrm{~mA}$ DC-level verification (all outputs)
$\mathrm{IOH}=400 \mu \mathrm{~A}$ (all outputs)
$V_{\text {LOAD }}=1.5 \mathrm{~V}$, typical dc-level verification
0.7 V , typical timing verification
$\mathrm{C}_{\mathrm{T}}=\mathbf{6 5} \mathrm{pF}$, typical load-circuit capacitance
Figure 2. Test-Load Circuit

## PARAMETER MEASUREMENT INFORMATION

## timing parameters

The timing parameters for all the pins of TMS380FPA are shown in the following tables and are illustrated in the accompanying figures. The purpose of these figures and tables is to quantify the timing relationships among the various signals. The parameters are numbered for convenience.

## static signals

The following table lists signals that are not allowed to change dynamically and have no timing associated with them. They should be strapped high or low as required.

| SIGNAL | FUNCTION |
| :---: | :--- |
| MANTO | Test pin for TI manufacturing test ${ }^{\dagger}$ |
| MANT1 | Test pin for TI manufacturing test ${ }^{\dagger}$ |

$\dagger$ For unit-in-place test

## timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as shown below:

| DR | DRVR | RS | $\overline{\text { SRESET }}$ |
| :--- | :--- | :--- | :--- |
| DRN | $\overline{\text { DRVR }}$ | VDD | VDDL, $^{\text {VDDB }}$ |
| OSC | OSCIN |  |  |
| SCK | SBCLK |  |  |

Lower-case subscripts are defined as follows:

| c | cycle time | r | rise time |
| :--- | :--- | :---: | :--- |
| d | delay time | sk | skew |
| h | hold time | su | setup time |
| w | pulse duration (width) | t | transition time |

The following additional letters and phrases are defined as follows:

| H | High | Z | High impedance |
| :---: | :--- | :---: | :--- |
| L | Low | Falling edge | No longer high |
| V | Valid | Rising edge | No longer low |

## PARAMETER MEASUREMENT INFORMATION

power up, MBCLK1, MRESET timing

| NO. |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $100 \dagger$ | tr (VDD) | Rise time, 1.2 V to minimum $\mathrm{V}_{\mathrm{DD}}$-high level | 1 | ms |
| $111 \dagger$ | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKV})$ | Delay time, minimum $\mathrm{V}_{\text {DD }}$-high level to MBCLK1 valid | 3 | ms |
| $117 \dagger$ | th(VDDH-RSL) | Hold time, MRESET low after $\mathrm{V}_{\text {DD }}$ reaches minimum high level | 5 | ms |
| $118{ }^{\dagger}$ | $\mathrm{t}_{\mathrm{w}}$ (RSH) | Pulse duration, $\overline{\text { MRESET }}$ high | 14 | $\mu \mathrm{s}$ |
| $119 \dagger$ | $\mathrm{t}_{\mathrm{w}}$ (RSL) | Pulse duration, MRESET low | 14 | $\mu \mathrm{s}$ |

$\dagger$ This specification is provided as an aid to board design. This specification is not tested.


NOTE A: In order to represent the information on one illustration, nonactual phase and timebase characteristics are shown. Refer to specified parameters for precise information.

Figure 3. Power Up, MBCLK1, and MRESET Timing
clock timing: MBCLK1

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Period of MBCLK1 | 125 |  | ns |
| 2 | Pulse duration, MBCLK1 high | 53 |  | ns |
| 3 | Pulse duration, MBCLK1 low | 53 |  | ns |
| 4 | Transition time, MBCLK1 | 5 |  | ns |



Figure 4. Clock Timing: MBCLK1

## PARAMETER MEASUREMENT INFORMATION

FPA-bus-master timing: $\overline{\text { MAL, }}$ MRESET, and ADDRESS
$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 8 | Setup time, address/enable on MAX0 and MAX2 before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 9 | Setup time, row address on MADL0 - MADL7, MAXPH, and MAXPL before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}$-14 |  | ns |
| 10 | Setup time, address on MADH0-MADH7 before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}$-14 |  | ns |
| 11 | Setup time, $\overline{\text { MAL }}$ high before MBCLK1 no longer high | $\mathrm{t}_{\mathrm{M}}$-13 |  | ns |
| 12 | Setup time, address on MAX0 and MAX2 before MBCLK1 no longer low | $0.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 13 | Setup time, column address on MADLO-MADL7, MAXPH, and MAXPL before MBCLK1 no longer low | $0.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 14 | Setup time, status on MADH0-MADH7 before MBCLK1 no longer low | $0.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 126 | Delay time, MBCLK1 no longer low to MRESET valid | 0 | 20 | ns |
| 129 | Hold time, column address/status after MBCLK1 no longer low | tM-7 |  | ns |



Figure 5. FPA-Bus-Master Timing: $\overline{M A L}, \overline{M R E S E T}$, and ADDRESS

## PARAMETER MEASUREMENT INFORMATION

## FPA-bus-master timing: $\overline{\text { MRAS, }} \overline{\text { MCAS }}$, and $\overline{\text { MAL }}$ to ADDRESS

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 15 | Setuptime, row address on MADLO-MADL7, MAXPH, and MAXPL before $\overline{\text { MRAS }}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-11.5$ |  | ns |
| 16 | Hold time, row address on MADLO-MADL7, MAXPH, and MAXPL after MRAS no longer high | $\mathrm{t}_{\mathrm{M}}$-6.5 |  | ns |
| 17 | Delay time, $\overline{\text { MRAS }}$ no longer high to $\overline{\text { MRAS }}$ no longer high in the next memory cycle | $8 \mathrm{H}_{\mathrm{M}}$ |  | ns |
| 18 | Pulse duration, MRAS low | $4.5 \mathrm{t}_{\mathrm{M}} \mathrm{M}-9$ |  | ns |
| 19 | Pulse duration, $\overline{\text { MRAS }}$ high | $3.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 20 | Setup time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADHO-MADH7) before MCAS no longer high | $0.5{ }^{\text {M }}$ - ${ }^{-9}$ |  | ns |
| 21 | Hold time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADHO-MADH7) after MCAS low | ${ }^{4} \mathrm{M}^{-9}$ |  | ns |
| 22 | Hold time, column address (MADLO-MADL7, MAXPH, and MAXPL) and status (MADHO-MADH7) after MRAS no longer high | $2.5 \mathrm{t}_{\mathrm{M}} \mathbf{- 6 . 5}$ |  | ns |
| 23 | Pulse duration, MCAS low | $3 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 24 | Pulse duration, $\overline{\text { MCAS }}$ high, refresh cycle follows read or write cycle | $2 \mathrm{t}_{\mathrm{M}}$-9 |  | ns |
| 25 | Hold time, row address on MADLO-MADL 7, MAXPH, and MAXPL after MAL low | $1.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 26 | Setup time, row address on MADLO-MADL7, MAXPH, and MAXPL before MAL no longer high | ${ }_{\text {t }}^{\text {M }}$-9 |  | ns |
| 27 | Pulse duration, $\overline{\text { MAL }}$ high | ${ }_{4}{ }^{-9}$ |  | ns |
| 28 | Setup time, address/enable on MAX0 and MAX2 before $\overline{\text { MAL }}$ no longer high | ${ }_{\text {m }}$-9 |  | ns |
| 29 | Hold time, address/enable of MAXO and MAX2 after MAL low | $1.5 \mathrm{t}^{-1} 9$ |  | ns |
| 30 | Setup time, address on MADH0-MADH7 before $\overline{\text { MAL }}$ no longer high | $\mathrm{t}_{\mathrm{M}}{ }^{-9}$ |  | ns |
| 31 | Hold time, address on MADH0-MADH7 after MAL low | ${ }^{1.5 t} \mathrm{M}^{-9}$ |  | ns |

## PARAMETER MEASUREMENT INFORMATION



Figure 6. FPA-Bus-Master Timing: $\overline{\text { MRAS, }} \overline{\text { MCAS }}$, and $\overline{\text { MAL }}$ to ADDRESS

## PARAMETER MEASUREMENT INFORMATION

FPA-bus-master timing: read cycle
$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 32 | Access time, address/enable valid on MAX0 and MAX2 to valid data/parity | $6{ }^{6} \mathrm{M}-23$ | ns |
| 33 | Access time, address valid on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 to valid data/parity | $6 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 35 | Access time, $\overline{\text { MRAS }}$ low to valid data/parity | $4.5 \mathrm{t}_{\mathrm{M}}-21.5$ | ns |
| 36 | Hold time, valid data/parity after $\overline{\text { MRAS }}$ no longer low | 0 | ns |
| $37 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7 and MADLO-MADL7 after MRAS high (see Note 11) | ${ }^{2}{ }_{M}-10.5$ | ns |
| 38 | Access time, $\overline{\text { MCAS }}$ low to valid data/parity | $3 \mathrm{t}_{\mathrm{M}}-23$ | ns |
| 39 | Hold time, valid data/parity after $\overline{\text { MCAS }}$ no longer low | 0 | ns |
| $40 \dagger$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MCAS high (see Note 11) | $2 t_{M}^{-13}$ | ns |
| 41 | Delay time, $\overline{\text { MCAS }}$ no longer high to $\overline{\text { MOE }}$ low | $t_{M+13}$ | ns |
| $42^{\dagger}$ | Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7 before MOE no longer high | 0 | ns |
| 43 | Access time, $\overline{\text { MOE }}$ low to valid data/parity | $2 \mathrm{~m}_{\mathrm{M}}-25$ | ns |
| 44 | Pulse duration, $\overline{\text { MOE }}$ low | $2 \mathrm{~m}_{\mathrm{M}}-9$ | ns |
| 45 | Delay time, $\overline{\text { MCAS }}$ low to $\overline{\text { MOE }}$ no longer low | $3 \mathrm{t}_{\mathrm{M}}$-9 | ns |
| 46 | Hold time, valid data/parity in after $\overline{\text { MOE }}$ no longer low | 0 | ns |
| 47 ${ }^{\dagger}$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MOE high (see Note 11) | ${ }^{2} \mathrm{~m}_{\mathrm{M}}-15$ | ns |
| $48^{\dagger}$ | Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADLO-MADL7, and MADHO-MADH7, before MBEN no longer high | 0 | ns |
| 49 | Access time, $\overline{\text { MBEN }}$ low to valid data/parity | $2 \mathrm{~m}_{\mathrm{M}}-25$ | ns |
| 50 | Pulse duration, MBEN low | ${ }^{2} \mathrm{M}^{-9}$ | ns |
| 51 | Hold time, valid data/parity after MBEN no longer low | 0 | ns |
| $52^{\dagger}$ | Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADLO-MADL7 after MBEN high (see Note 11) | ${ }^{2} \mathrm{M}^{-15}$ | ns |
| 53 | Hold time, MDDIR high after MBEN high, read follows write cycle | $1.5 \mathrm{t}_{\mathrm{M}}-12$ | ns |
| 54 | Setup time, MDDIR low before $\overline{\text { MBEN }}$ no longer high | $3 \mathrm{t}_{\mathrm{M}}-9$ | ns |
| 55 | Hold time, MDDIR low after MBEN high, write follows read cycle | $3 \mathrm{t}_{\mathrm{M}}-12$ | ns |

$\dagger$ This specification has been characterized to meet stated value. This parameter is not tested.
NOTE 11: The data/parity that exists on the address lines will most likely achieve the high-impedance state sometime later than the rising edge of $\overline{M R A S}, \overline{M C A S}, \overline{M O E}$, or MBEN (between MIN and MAX of timing parameter 36 ) and will be a function of the memory being read. The MIN time given represents the time from the rising edge of $\overline{M R A S}, \overline{M C A S}, \overline{M O E}$, or $\overline{M B E N}$ to the beginning of the next address and does not represent the actual high-impedance state on the address bus.

## PARAMETER MEASUREMENT INFORMATION



Figure 7. FPA-Bus-Master Timing: Read Cycle

## PARAMETER MEASUREMENT INFORMATION

## FPA-bus-master timing: write cycle

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 58 | Setup time, $\overline{\text { MW }}$ low before $\overline{\text { MRAS }}$ no longer low | $1.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 60 | Setup time, MW low before $\overline{\text { MCAS }}$ no longer low | $1.5 \mathrm{t}_{\mathrm{M}}-6.5$ |  | ns |
| 63 | Setup time, valid data/parity before $\overline{\text { MW }}$ no longer high | $0.5 \mathrm{t}^{-11.5}$ |  | ns |
| 64 | Pulse duration, $\overline{\mathrm{MW}}$ low | $2.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 65 | Hold time, data/parity out valid after $\overline{\text { MW }}$ high | $0.5 \mathrm{t}_{\mathrm{M}}{ }^{-10.5}$ |  | ns |
| 66 | Setup time, address valid on MAX0 and MAX2 before $\overline{\text { MW }}$ no longer low | $7 \mathrm{t}_{\mathrm{M}}-11.5$ |  | ns |
| 67 | Hold time, $\overline{\text { MRAS }}$ low to $\overline{\text { MW }}$ no longer low | $5.5 \mathrm{t}_{\mathrm{M}}-9$ |  | ns |
| 69 | Hold time, MCAS low to $\overline{\mathrm{MW}}$ no longer low | ${ }^{4} \mathrm{M}_{\mathrm{M}}$-11.5 |  | ns |
| 70 | Setup time, $\overline{\text { MBEN }}$ low before $\overline{\text { MW }}$ no longer high | $1.5 \mathrm{t}_{\mathrm{M}}-13.5$ |  | ns |
| 71 | Hold time, $\overline{\text { MBEN }}$ low after $\overline{\text { MW }}$ high | $0.5 \mathrm{t}_{\mathrm{M}}-6.5$ |  | ns |
| 72 | Setup time, MDDIR high before $\overline{\text { MBEN }}$ no longer high | ${ }^{2} \mathrm{M}^{-9}$ |  | ns |
| 73 | Hold time, MDDIR high after $\overline{\text { MBEN }}$ high | $1.5 \mathrm{t}_{\mathrm{M}}-12$ |  | ns |



Figure 8. FPA-Bus-Master Timing: Write Cycle

## PARAMETER MEASUREMENT INFORMATION

## FPA-slave timing: read cycle

$\mathrm{t}_{\mathrm{M}}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. | . | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| 84 | Setup time, address on MAX0, MAX2 before MBCLK1 falling edge, FPA-slave read | 10 |  | ns |
| 85 | Hold time, address on MAX0, MAX2 after MBCLK1 falling edge, FPA-slave read | 0 |  | ns |
| 86 | Setup time, valid address before MBCLK1 falling edge, FPA-slave read | 10 |  | ns |
| 87 | Hold time, valid address after MBCLK1 falling edge, FPA-slave read | 0 |  | ns |
| 88 | Setup time, address in the high-impedance state before MBCLK1 falling edge, FPA-slave read | 0 |  | ns |
| 89 | Setup time, data/parity valid after MBCLK1 falling edge, FPA-slave read | $0.5 \mathrm{t} M+10$ |  | ns |
| 90 | Hold time, data/parity valid after MBCLK1 falling edge, FPA-slave read | $2 t_{M}$ |  | ns |
| 91 | Setup time, data/parity in the high-impedance state after MBCLK1 falling edge, FPA-slave read | $2 t_{M}+9$ |  | ns |
| 92 | Setup time, MDDIR low after MBCLK1 falling edge, FPA-slave read | ${ }_{\text {t }} \mathrm{M}-15$ |  | ns |
| 93 | Hold time, MDDIR low after MBCLK1 falling edge, FPA-slave read | $t_{M}$ |  | ns |



Figure 9. FPA-Slave Timing: Read Cycle

FPA－slave timing：write cycle
$\mathrm{t}_{\mathrm{M}}$ is the cycle time of one－eighth of a local－memory cycle（ 31.25 ns minimum）．

| NO． |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| 96 | Setup time，valid data／parity after MBCLK1 falling edge，FPA－slave write | $t_{M}-15$ | ns |
| 97 | Hold time，valid data／parity after MBCLK1 falling edge，FPA－slave write | ${ }_{\text {t }}$ M | ns |
| 98 | Setup time，MDDIR high after MBCLK1 falling edge，FPA－slave write | $\mathrm{t}_{\mathrm{M}}-15$ | ns |
| 99 | Hold time，MDDIR high after MBCLK1 falling edge，FPA－slave read | $\mathrm{t}_{\mathrm{M}}$ | ns |



Figure 10．FPA－Slave Timing：Write Cycle

## PARAMETER MEASUREMENT INFORMATION

## FPA－slave timing：status monitoring

$t_{M}$ is the cycle time of one－eighth of a local－memory cycle（ 31.25 ns minimum）．

| NO． |  | MIN | MAX |
| :---: | :--- | :---: | :---: |
| 100 | Setup time，valid bus status on MADH0－MADH7 after MBCLK1 falling edge，FPA－slave cycle | $2 t_{M}-5$ |  |
| 101 | Hold time，valid bus status on MADH0－MADH7 after MBCLK1 falling edge，FPA－slave cycle | $2 t_{M}+10$ | $n$ |



Figure 11．FPA－Slave Timing：Status Monitoring

## PARAMETER MEASUREMENT INFORMATION

FPA-bus arbitration: arbitration handshake
${ }^{\mathrm{I}} \mathrm{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX |
| :---: | :--- | :---: | :---: |
| 76 | Setup time, $\overline{M B R Q}$ output low before MBCLK1 falling edge, FPA-bus request | 10 | ns |
| 77 | Hold time, $\overline{M B R Q}$ output low after MBCLK1 falling edge, FPA-bus request | $3 \mathrm{t} M$ |  |
| 78 | Delay time, $\overline{M B G R}$ low after MBCLK1 falling edge, bus granted to FPA | 10 |  |
| 81 | Setup time, $\overline{M B R Q}$ input valid before MBCLK1 falling edge, request override | ns |  |
| 82 | Hold time, $\overline{M B R Q}$ input valid before MBCLK1 falling edge, request override | 0 | ns |
| 83 | Delay time, $\overline{M B G R}$ high after MBCLK1 falling edge, bus taken from FPA | ns |  |



Figure 12. FPA-Bus Arbitration: Arbitration Handshake

## PARAMETER MEASUREMENT INFORMATION

## FPA-bus arbitration: FPA takes control of bus

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX |
| :---: | :--- | :---: | :---: |
| 79 | Setup time, FPA in the high-impedance state after MBCLK1 rising edge, bus resume | $2 \mathrm{~m}_{\mathrm{M}}-13$ |  |
| 80 | Delay time, MBCLK1 falling edge to FPA valid, bus resume | ns |  |



Figure 13. FPA-Bus Arbitration: FPA Takes Control of Bus

## PARAMETER MEASUREMENT INFORMATION

## FPA-bus arbitration: FPA releases control of bus

$t_{M}$ is the cycle time of one-eighth of a local-memory cycle ( 31.25 ns minimum).

| NO. |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| UNIT |  |  |  |
| 74 | Hold time, FPA after MBCLK1 falling edge, bus release | $2.5 t_{M}-13$ | ns |
| 74 a | Hold time, $\overline{M B E N}$ valid after MBCLK1 falling edge, bus release | $3 \mathrm{t}_{\mathrm{M}}-13$ |  |
| 75 | Delay time, MBCLK1 falling edge to FPA in the high-impedance state, bus release | ns |  |
| 75 a | Delay time, MBCLK1 falling edge to $\overline{M B E N}$ in the high-impedance state, bus release | $2.5 \mathrm{t}_{\mathrm{M}}$ | ns |



Figure 14. FPA-Bus Arbitration: FPA Releases Control of Bus

- Source-Routing Bridge Accelerator for 16-Mbps and 4-Mbps Token-Ring Bridges
- Compatible With the IBM Token-Ring Network Architecture
- Interfaces Directly to the TMS380Cx6 Second-Generation Network Commprocessor
- Provides Automatic Recognition of Source-Routing Field in Token-Ring Frame for Hardware-Accelerated-Frame Copying and High-Performance Bridging
- Utilizes TI-Patented Enhanced-Address Copy Option (EACO) Interface of the TMS380Cx6
- High-Performance, 1- $\mu \mathrm{m}$ EPIC ${ }^{\text {™ }}$ CMOS Technology
- 44-Pin JEDEC PLCC Surface-Mount Package



## Token-Ring LAN SRA Applications Diagram



## description

The TMS380SRA source-routing accelerator (SRA) device provides the hardware for direct recognition and parsing of the source-routing field in a token-ring frame. The TMS380SRA is designed to interface directly to the TMS380Cx6. The TMS380SRA searches the received frame for frames that need to be forwarded to the adjacent ring by examining the source-routing field. If a frame is to be forwarded, the frame is copied by the adapter and transferred to the attached system through the system interface of the TMS380Cx6. A second adapter with the TMS380SRA can also be included in the attached system (thus forming a bridge) to provide an identical function for the second ring. Transfer of data between the two rings (bridging) occurs under attached system-software control.

A block diagram of the TMS380SRA is shown in Figure 1. The internal registers fall into two categories: registers that can be set by the host software for the specific bridge parameters for this adapter, and dynamic registers that are loaded with the received frames-routing information as read from the adapter bus transfer. The routing information is compared to the specified bridge parameters, which determines the value to be placed on the XMATCH and XFAIL pins. The memory-interface (MIF) address output during memory cycles is shown in Table 1. Status information is provided on the MADHO-MADH7 signals in the second quarter of the memory cycle (shaded area). MADH6 and MADH7 are the bits that can be used by an EACO device. The information provided in these bits during the second quarter of the memory cycle can be decoded as follows:

| MADH6 $\quad \mathrm{H}=$ | The TMS380Cx6 PH RX DMA machine is transferring a word of received <br> frame data to memory. |
| ---: | :--- |
| $\mathrm{L}=$ | At all other times |

The decode of the rest of the status information is shown in Table 2 and Table 3.
The TMS380SRA is available in a 44-lead plastic chip-carrier package (FN suffix) and is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ( L suffix). The electrostatic-discharge protection of the TMS380SRA is rated at 500 V human-body model (HBM).


Figure 1. TMS380SRA Block Diagram

Table 1. TMS380Cx6 Address Output During Memory Cycle

| PIN | FIRST QUARTER | SECOND QUARTER | REST OF CYCLE |
| :---: | :---: | :---: | :---: |
| MAXO† | AXO | A12 | A12 |
| MAXPH | AX1 | AX0 | Parity |
| MAX2 $\dagger$ | AX2 | A14 | A14 |
| MAXPL | AX3 | AX2 | Parity |
| MADHO | AX4 | Status | Data |
| MADH1 | AO | Status | Data |
| MADH2 | A1 | Status | Data |
| MADH3 | A2 | Status | Data |
| MADH4 | A3 | Status | Data |
| MADH5 | A4 | Status | Data |
| MADH6 | A5 | Status | Data |
| MADH7 | A6 | Status | Data |
| MADL0 | A7 | AX4 | Data |
| MADL1 | A8 | AO | Data |
| MADL2 | A9 | A1 | Data |
| MADL3 | A10 | A2 | Data |
| MADL4 | A11 | A3 | Data |
| MADL5 | A12 | A4 | Data |
| MADL6 | A13 | A5 | Data |
| MADL7 | A14 | A6 | Data |
| MROMEN ${ }^{\text {T }}$ | ROMEN | A13 | A13 |

†These signals do not attach to the TMS380SRA; therefore, there are no corresponding pins.
Table 2. Status Information on MADH0-MADH7

| SECOND-QUARTER MEMORY CYCLE |  |
| :---: | :--- |
| MADH0 | Code/data $\ddagger$ |
| MADH1 | Indicates which internal module of the TMS380Cx6 has ownership of the |
| MADH2 |  |
| MADH3 |  |
| MADH4 | SIF DMA active |
| MADH5 | PH RX DMA cycle |
| MADH6 | New RX frame |
| MADH7 |  |

$\ddagger$ To the TMS380SRA, these bits are don't care.

Table 3. Decode of Status Information on MADH1-MADH4

| MADH1 | MADH2 | MADH3 | MADH4 | REPRESENTATION |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | DRAM controller |
| 0 | 0 | 0 | 1 | Not assigned |
| 0 | 0 | 1 | 0 | PH TX DMA machine |
| 0 | 0 | 1 | 1 | PH RX DMA machine |
| 0 | 1 | 0 | 0 | PH TX buffer manager |
| 0 | 1 | 0 | 1 | PH RX buffer manager |
| 0 | 1 | 1 | 0 | SIF DIO machine |
| 0 | 1 | 1 | 1 | SIF DMA machine |
| 1 | 0 | 0 | 0 | CP (uses bus) |
| 1 | 0 | 0 | 1 | CP (does not use bus) |
| 1 | 0 | 1 | 0 | Not assigned |
| 1 | 0 | 1 | 1 | Not assigned |
| 1 | 1 | 0 | 0 | Not assigned |
| 1 | 1 | 0 | 1 | Not assigned |
| 1 | 1 | 1 | 0 | Program debug controller |
| 1 | 1 | 1 | 1 | No memory access |

$\dagger$ To the TMS380SRA, these bits are don't care.
Pin Functions

| PIN NAME | NO. | 1/0/Z $\ddagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MADHO <br> MADH1 <br> MADH2 <br> MADH3 <br> MADH4 <br> MADH5 <br> MADH6 <br> MADH7 | $\begin{gathered} \hline 8 \\ 9 \\ 10 \\ 11 \\ 14 \\ 15 \\ 16 \\ 17 \end{gathered}$ | 1/0 | Adapter-memory address, data and status bus - high byte. For the first quarter of the adaptermemory cycle, these bus lines carry address bits AX4 and AO to A6; for the second quarter, they carry status bits; and for the third and fourth quarters, they carry data bits 0 to 7 . The most significant bit is MADHO and the least significant bit is MADH7. |
| MADLO <br> MADL1 <br> MADL2 <br> MADL3 <br> MADL4 <br> MADL5 <br> MADL6 <br> MADL7 | $\begin{aligned} & 41 \\ & 42 \\ & 43 \\ & 44 \\ & 44 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | 1/0 | Adapter-memory address, data and status bus - low byte. For the first quarter of the adapter-memory cycle these bus lines carry address bits A7 to A14; for the second quarter, they carry address bits AX4 and AO to A6; and for the third and fourth quarters, they carry data bits 8 to 15 . The most significant bit is MADLO and the least significant bit is MADL7. <br> Memory Cycle |
| MAXPH | 7 | 1/0 | Adapter-memory-extended address and parity - high byte. For the first quarter of a memory cycle, carries the extended address bit (AX1); for the second quarter of a memory cycle, it carries the extended address bit ( AX )); and for the last half of the memory cycle, it carries the parity bit for the high data byte. |
| MAXPL | 6 | 1/0 | Adapter-memory-extended address parity - low byte. For the first quarter of the adapter memory cycle, MAXPL carries the extended address bit (AX3), for the second quarter of a memory cycle, it carries extended address bit (AX2); and for the last half of the memory cycle, it carries the parity bit for the low data byte. |

[^11]Pin Functions (Continued)

| PIN NAME | NO. | I/O/Z $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MBCLK1 MBCLK2 | $\begin{aligned} & 24 \\ & 22 \end{aligned}$ | 1 | Adapter-bus clock 1 and adapter-bus clock 2. MBCLK1 and MBCLK2 are references for all adapter-bus transfers. MBCLK2 lags MBCLK1 by a quarter of a cycle. These clocks operate at 8 MHz for a $64-\mathrm{MHz}$ OSCIN (on the TMS380Cx6) and 6 MHz for a $48-\mathrm{MHz}$ OSCIN (on the TMS380Cx6), which is twice the memory cycle rate. The MBCLK signals are always a divide-by-8 of the OSCIN (on the TMS380Cx6) frequency. |
| $\overline{\text { MBEN }}$ | 19 | $\begin{gathered} 1 \\ \text { (see Note 1) } \end{gathered}$ | Buffer enable. $\overline{\text { MBEN }}$ enables the bidirectional buffer outputs on the MADH, MAXPH, MAXPL, and MADL buses during the data phase. $\overline{\text { MBEN }}$ is used in conjunction with MDDIR, which selects the buffer output direction. <br> $H=$ Buffer output disabled <br> L = Buffer output enabled |
| MDDIR | 20 | 1 | Data direction. MDDIR is used as a direction control for the bidirectional bus drivers from the TMS380Cx6. MDDIR becomes valid before MBEN becomes active. <br> $H=T M S 380 C \times 6$ memory-bus write <br> $L=T M S 380 C \times 6$ memory-bus read |
| MRESET | 21 | $\begin{gathered} \text { I } \\ \text { (see Note 1) } \end{gathered}$ | Memory bus reset. $\overline{\text { MRESET }}$ is a reset signal generated when either the ARESET bit in the SIFACL register is set or the SRESET is asserted. This signal is used for resetting external adapter bus glue logic and the TMS380SRA. <br> $\mathrm{H}=$ External logic not reset <br> $L=$ External logic reset |
| XFAIL | 29 | 0 | External fail-to-match. The TMS380SRA device uses XFAIL to indicate to the TMS380Cx6 that it should not copy the data frame nor set the ARI/FCI bits due to an external address match. The ARI/FCI bits may still be set by the TMS380Cx6 due to an internal address match (see table in XMATCH description). <br> H = No address match by TMS380SRA <br> L = TMS380SRA armed state |
| XMATCH | 28 | 0 | External match. The TMS380SRA device uses XMATCH to indicate to the TMS380Cx6 to copy the data frame and set the ARI/FCI bits. |
| $\mathrm{V}_{\text {CC }}$ (2 pins) |  | 13,35 | $5-\mathrm{V}$ supply voltage |
| GND (4 pins) |  | 1,12,23,34 | Ground |
| NC (13 pins) |  |  | These pins must be unconnected. |

$\dagger$ Denotes input/output/high-impedance state
NOTE 1: Pin has an internal pullup device to maintain a high voltage level when left unconnected (no etch or loads)

## operation

The TMS380SRA is designed to be interfaced with the TMS380C $\times 6$ on DRAM-based adapters operating at $4-\mathrm{MHz}$ adapter-bus speed with no external glue logic required. In adapter designs utilizing EPROMs or other devices in addition to DRAMs and a BIA PROM, it may be necessary to buffer the DRAMs in order to reduce the total bus loading below the maximum output load capacitance ( 50 pF ) of the TMS380SRA.
The TMS380SRA control registers are mapped into the TMS380Cx6 memory map at all times, and no external chip-select signal is used. The adapter software controls access to these registers through the SET.BRIDGE.PARMS command (>0010), as described in the TMS380 Second-Generation Token-Ring User's Guide (SPWSO05).

## operation (continued)

The TMS380SRA is reset by a low-level signal on MRESET. The TMS380Cx6 forces a MRESET active during a hardware or software reset of the adapter. In the reset state of the TMS380SRA, XMATCH and XFAIL are in the high-impedance state.
The TMS380SRA is also reset by the SET.BRIDGE.PARMS command before loading the supplied values and conditions for the TMS380SRA to use. If the SET.BRIDGE.PARMS command is supplied with invalid values, the values are not loaded and the device remains in the reset state (disabled).

The TMS380SRA should be placed such that the length of the signal lines between it and the TMS380Cx6 does not exceed 7 cm in length. Figure 2 illustrates the TMS380Cx6 to TMS380SRA interface.


Figure 2. TMS380Cx6 to TMS380SRA Interface

## bridging

Bridging is the process of passing information from one physical ring to another and is achieved by having a token-ring adapter attached to each ring but sharing a common attached-system processor. Each adapter monitors frames received on its ring for frames to be forwarded via its colleague to the other ring. When such a frame is detected, the transfer takes place via the attached-system processor. Each of these bridge adapters has a designator composed of its own ring number and its individual bridge number, and each also knows the ring number and bridge number of its colleague. This principle of the bridge is illustrated in Figure 3. Bridge \#3 on ring 1 looks for frames to be forwarded to ring 2, and similarly bridge \#3 on ring 2 looks for frames to forward to ring 1 .


Figure 3. SRA Bridge

## bridging (continued)

The TMS380SRA source-routing accelerator provides for high-speed frame copying and forwarding to the attached system. The SRA monitors incoming frames and asserts either XMATCH and XFAIL for each frame to indicate whether the frame should be bridged. Asserting XMATCH enables the TMS380Cx6 commprocessor to copy the frame, set the address recognize indicator (ARI) bits in the frame status (FS) byte, and set frame copied indicator ( FCl ) bits in the FS if the frame is copied. The attached system provides the appropriate frame building and forwarding services as well as the bridge-control functions described in the IBM token-ring network architecture reference.

The frame format containing the routing information is shown in Figure 4. The most significant bit of the source-address field is transmitted as a one, indicating that the frame contains routing information. If this bit is zero, the TMS380SRA does not copy the frame. The routing-information field immediately follows the source address and contains a 2-byte routing-control field and additional 2-byte route designators. The TMS380SRA supports up to fifteen route designators (see Note). The frame data, CRC field, end deliminator, and frame status follow the routing-information field.


Figure 4. Frame Format Containing Routine Information
NOTE: IBM's current token-ring source-routing architecture supports only an 18-byte routing-information field. Texas Instruments Release $1.00,2.00$ and 2.10 second-generation adapter software will not transmit frames with routing-information fields longer than 18 bytes.
The routing-information field is expanded in Figure 5. If the frame is routed via a particular sequence of bridges (i.e., nonbroadcast), all the required route designators are provided by the token-ring node sourcing the frame. If the frame is a broadcast and meets requirements for forwarding (as determined by the routing-control field), the TMS380SRA copies the frame and the attached system adds the route designator of the next ring to the end of the routing-information field and transmits the frame through the colleague adapter.


Figure 5. Routing-Information Field

## bridging (continued)

The routing-control field contains two bytes of information as shown in Figure 6. Bits 0-2 indicate if the frame is a broadcast, and if 50 , what type. Bits 3-7 are the length field and indicate the length of the routing-information field, including the routing-control field. Bit 8 is a direction bit that, for nonbroadcast frames, indicates the order in which route designators should be interpreted by bridges routing the frame. Bits 9-11 are the largest frame-indicator bits, which can be modified by the attached system to indicate the maximum frame size that can travel via that bridge. The TMS380SRA ignores bit 2 in the broadcast-indicator field, bits $9-11$ in the largest frame size field, and bits 12-15 in the reserved field.


Figure 6. Routing-Control Field
Each ring in a multiple-ring network is assigned a unique ring number, and each bridge is assigned a bridge number, which may or may not be unique. Together the ring and bridge number form a route designator as shown in Figure 7. The two bytes of the route designator are divided into two parts. The least significant K-bits are the individual bridge number, and the most significant K -bits are the ring number. The individual bridge-number portion allows parallel bridges to exist to share traffic between two particular rings. The value of K is set using the PARTITION_LENGTH parameter of the SET.BRIDGE.PARMS command.


Figure 7. Route-Designator Field

## frame-copying algorithm

Frame copying by the TMS380SRA is controlled by register-bit settings in the TMS380SRA and the incoming-frame routing-information field. If a frame is to be copied, the TMS380SRA asserts XMATCH, otherwise XFAIL is asserted. The TMS380SRA copies only frames with the source-routing-indicator bit set in the source address. The major parsing function is controlled by the broadcast bit settings of the incoming frame in the routing-control field [the broadcast indicator bits of the routing-control field (bits 0-2)]. The frame-copy algorithms are as follows:
$0 \times x$ - Indicates that the routing-information field contains a specific route for the frame to travel through the network (nonbroadcast routing). For direction bit equal zero, the TMS380SRA examines the route designators for two adjacent designators containing its own adapter ring number and bridge number, and its colleague adapter's ring number. For direction bit equal one, the TMS380SRA examines the route designators for two adjacent designators containing its own adapter ring number, and its colleague adapter's ring number and bridge number. If these combinations are detected, the frame is copied. If no such match is found, the TMS380SRA does not enable frame coying. The TMS380SRA uses the direction bit to determine the required
order in which the routing information should be interpreted. This allows a frame to be returned to the sender without having to reorder the designators by changing the direction bit. If the direction bit is zero, the designators are read from left to right; if the direction bit is one, from right to left.

The TMS380SRA does not check that the same ring number appears more than once in the routing information. If rings 1,2 , and 3 are bridged together as a triangle, and a frame contains a sequence of designators $1,2,3$, 1, it circulates indefinitely. Attached system software should check for this condition before forwarding the frame.
10 x - Indicates that the frame is an all-routes broadcast. Every bridge forwards the frame to the next ring if it has not already circulated on that ring or has not already traversed the maximum number of bridges permitted by the protocol. (IBM token-ring network architecture reference limits this count to seven.) If the network is configured so that there are several routes to the destination adapter, then as many copies are received by that adapter as there are routes. The ring number in the final route designator of a broadcast should be the same as the ring number of the token-ring adapter bridge that receives it for forwarding. the TMS380SRA does not copy an all-routes broadcast frame with an incorrect final-route designator.
With broadcast frames, the value in the length field grows as the frame traverses the network. The first bridge to forward a frame adds 4 to the value and appends its designator (ring number and bridge number) and its colleague's ring number to the routing-information field, leaving its colleague's bridge number as all zeros. Subsequent bridges forwarding the frame add 2 to the value of the length field, add their bridge number into the all zeros bridge number part of the received final designator, and append their colleague's designator to the routing-information field, again leaving the colleague's bridge number portion as all zeros.

11 x - Indicates that the frame is a single-route broadcast. Only bridges that are set up to transfer single-route broadcast frames consider the frame for forwarding. The TMS380SRA can be configured to copy single-route broadcast frames using the SET.BRIDGE.PARMS command. Frames are copied by the TMS380SRA under the same conditions as for all-route broadcasts. There is nothing inherent in the frame to limit its propagation to just one route. The network manager must select which bridges forward single-route broadcast frames and inform the bridges appropriately.

## length-field requirements

The five length bits in the routing-control field indicate, in bytes, the length of the routing-information field. The minimum value is 2 , which is how all bridge-broadcast frames originate, and the maximum value supported by the TMS380SRA is 30 . All odd values, 0,4 , and values greater than 30 result in frames not being copied by the TMS380SRA. A value of 4 is illegal since this would mean there was only one route designator present. A value of 2 is not copied by the TMS380SRA for nonbroadcast frames.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 2: Voltage values are with respect to GND.

## recommended operating conditions

The TMS380SRA is designed to interface directly to the TMS380Cx6 token-ring commprocessor, Refer to the TMS380 Second-Generation Token Ring User's Guide (SPWS005) for details on TMS380Cx6 operation.

All inputs to the TMS380SRA have TTL compatible levels. All outputs are CMOS compatible; therefore, like-named pins on the TMS380SRA and TMS380Cx6 should be connected together.


NOTES: 3. All GND pins should be routed to minimize inductance to system ground.
4. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used in this data sheet for logic voltage levels only.
electrical characteristics over recommended operating conditions (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS (see Note 5) | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage, TTL-level signal | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, TTL-level signal | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{IOL}=\mathrm{MAX}$ | 3.7 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage, TTL-level signal | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \quad \mathrm{IOL}=\mathrm{MAX}$ |  |  | 0.5 | V |
| ${ }^{\text {ICC }}$ | Supply current | $V_{C C}=$ MAX |  | 60 | 160 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance, any input |  |  |  | 15 | pF |
| $\mathrm{C}_{0}$ | Output capacitance, any output or input/output |  |  |  | 15 | pF |

NOTE 5: For conditions shown as MIN or MAX, use the appropriate value specified under the recommended operating conditions.

- Facilitates Connection of the TI380C25, T1380C27, or TMS380C26 to a Token-Ring Network ${ }^{\top M}$
- Compatible With Electrical Interface of ISO/IEC IEEE Std. 802.5:1992 Token-Ring Access Method and Physical Layer Specifications
- Constant-Gain Phase Detector for UTP Applications
- Phase-Locked Loop for Clock Generation and Data Signal Recovery
- Independent Transmit and Receive Channels
- Phantom Drive for Physical Insertion Onto Ring
- 16- and 4-Mbps Token-Ring Data Rates
- Integrated Receiver Frequency Equalization
- Loop Back (Wrap Mode) for Self-Test Diagnostics
- On-Chip Watchdog Timer
- ESD Protection Exceeds 2 kV per MIL-STD-883C, Method 3015
- Advanced Low-Power Schottky Technology
- 44-Lead Plastic Chip-Carrier Package (FN Suffix) or 52-Pin Thin Quad Flatpack (PAH Suffix)


## description

The TMS38054 ring interface device with its associated external passive components form a full-duplex electrical interface to the token ring. Coupling the TMS38054 with one of the TMS380 family of commprocessors forms a highly integrated token-ring LAN adapter compatible with the ISO/IEC IEEE Std. 802.5: 1992 token-ring access method and physical layer specifications.
The TMS38054 operates at the IEEE-standard 16-Mbps and 4-Mbps data rates. The token-ring data stream is received by the TMS38054 and phase aligned using an on-chip phase-locked loop (PLL). Both the recovered clock and data are passed to the TI380C2x single-chip token-ring commprocessor's protocol-handling circuits for serial-to-parallel conversion and data processing. On transmit, the TMS380C2x provides a differential signal that the TMS38054 converts to analog levels for transmission on the media. A watchdog timer is also included to provide fail-safe deinsertion from the ring in the event of a station failure. The phase-detector gain is constant for all valid differential Manchester data that provide increased margin for unshielded twisted-pair applications.

Token-Ring Network is a trademark of International Business Machines Corp.

## description (continued)

The TMS38054 is available in a 44-lead plastic chip-carrier package (FN suffix) and a 52 -lead plastic quad flatpack (PAH suffix). The TMS38054 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ with case temperature maintained at or below $99^{\circ} \mathrm{C}$.


Figure 1. Token-Ring LAN Application Diagram

Pin Functions

| PIN NAME | PIN NUMBER |  | I/O/E才 | TYPE $\ddagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | PAH | FN |  |  |  |
| DROUTA DROUTB | $\begin{aligned} & 18 \\ & 17 \end{aligned}$ | $\begin{aligned} & 32 \\ & 31 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | Driver outputs A and B. DROUTA and DROUTB are the differential driver outputs to the token ring via isolation transformers. |
| $\frac{\mathrm{DRVR}}{\mathrm{DRVR}}$ | $\begin{aligned} & 21 \\ & 20 \end{aligned}$ | $\begin{aligned} & 35 \\ & 34 \end{aligned}$ | I | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | Differential driver data inputs. DRVR and $\overline{\text { DRVR }}$ are the differential inputs that receive the '380C2x transmit data. |
| ENABLE | 38 | 5 | 1 | T | Output-enable control. ENABLE is the TTL input used to enable a board-test mode. <br> High $=$ TMS38054 operates normally <br> Low $=$ All TTL outputs and phantom drive outputs are driven to the high-impedance state. DROUTA and DROUTB are not affected. |
| EQUALA EQUALB | $\begin{aligned} & 32 \\ & 31 \end{aligned}$ | $\begin{aligned} & 44 \\ & 43 \end{aligned}$ | $\begin{aligned} & \mathrm{E} \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \end{aligned}$ | Equalization/gain points A and B. EQUALA and EQUALB are connections that allow frequency tuning of the equalization circuit. |
| FILTER | 46 | 12 | E | $N$ | Charge pump output/filter buffer input. FILTER allows connection of external components for the PLL filter. |
| FRAQ | 6 | 22 | 1 | T | Frequency acquisition control. FRAQ determines the use of frequency or phase-acquisition mode. <br> High = Wide range. Frequency centering to XTAL reference. <br> Low = Narrow range. Phase locked onto the incoming data (RCVINA and RCVINB). |
| GNDA18 ${ }^{\text {¢ }}$ | $\begin{aligned} & 44,47, \\ & 49,52 \end{aligned}$ | $\begin{gathered} 10,13,1 \\ 5,17 \\ \hline \end{gathered}$ |  |  | Ground reference for VCO and filter input |
| GNDA2§介 | 26, 27 | 39,40 |  |  | Ground reference for receiver circuits |
| GNDB§§ | 33, 39 | 1,6 |  |  | Ground reference for input and output buffers |
| GNDD§ | 4,13 | 20,28 |  |  | Ground reference for digital circuits |
| GNDRV§ | 15 | 30 |  |  | Ground reference for driver output circuits |
| NC§ | $\begin{aligned} & 3,11, \\ & 16,24, \\ & 29,37, \\ & 41,42, \\ & 48,50 \end{aligned}$ | 8,14 |  |  | Not internally connected |
| NRGCAP | 2 | 19 | E | $N$ | Energy-detect capacitor. NRGCAP allows connection to an external capacitor for sensing received-data transitions (energy). |
| NSRT | 8 | 24 | 1 | T | Phantom-driver control. $\overline{\text { NSRT }}$ enables PHOUTA and PHOUTB through the watchdog timer for insertion onto the token ring. <br> Static high = Inactive, phantom current removed (due to watchdog timer) <br> Static low = Inactive, phantom current removed (due to watchdog timer) <br> Falling edge $=$ Active, current output on PHOUTA and PHOUTB |
| PHOUTA PHOUTB | $\begin{aligned} & 12 \\ & 14 \\ & \hline \end{aligned}$ | $\begin{aligned} & 27 \\ & 29 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \end{aligned}$ | Phantom-driver outputs A and B. PHOUTA and PHOUTB cause insertion onto the token ring. |
| RCLK | 35 | 3 | 0 | T | Recovered clock. RCLK is the clock recovered from the token-ring received data. For $16-\mathrm{Mbps}$ operation, RCLK is a $32-\mathrm{MHz}$ clock. For $4-\mathrm{Mbps}$ operation, RCLK is an 8-MHz clock. |
| RCVHYS | 30 | 42 | E | N | Receiver hysteresis resistor. RCVHYS allows setting of the receiver (hysteresis) threshold. |
| RCVINA RCVINB | $\begin{aligned} & 25 \\ & 23 \end{aligned}$ | $\begin{aligned} & 38 \\ & 37 \end{aligned}$ | $1$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | Receiver inputs A and B. RCVINA and RCVINB receive the token-ring data via isolation transformers. |
| RCVR | 34 | 2 | 0 | T | Recovered data. RCVR contains the data recovered from the token ring. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external component connection to the internal circuitry for tuning
$\ddagger T=T T L$ signal, $N=$ non-TTL signal, $D=$ differential drive or data
§These terminals should be connected to a single power or ground plane as appropriate.
I GNDA1, GNDA2, and GNDB are internally connected together.

Pin Functions (Continued)

| PIN NAME | PIN NUMBER |  | I/O/E | TYPE $\ddagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | PAH | FN |  |  |  |
| $\overline{R E D Y}$ | 1 | 18 | 0 | T | Ready. $\overline{\text { REDY }}$ to the ' $380 \mathrm{C} 2 x$ provides an indication that sufficient time has elapsed since the last transition of FRAQ for the PLL to achieve lock as monitored by the energy-detect capacitor. <br> High = Received data not valid <br> Low = Received data valid |
| SPSW | 40 | 7 | 1 | T | Speed switch. SPSW specifies the token-ring data rate. <br> High $=4-\mathrm{Mbps}$ data rate <br> Low $=16-\mathrm{Mbps}$ data rate |
| STERES | 51 | 16 | E | $N$ | Static timing error resistor. STERES allows connection to an external resistor for adjusting the static-timing error. |
| $\mathrm{V}_{\text {CCA } 1}{ }^{\text {§ }}$ | 45 | 11 |  |  | Positive supply voltage for VCO and filter input |
| $\mathrm{V}_{\text {CCA } 2}{ }^{\text {§ }}$ | 28 | 41 |  |  | Positive supply voltage for receiver circuits |
| $\mathrm{V}_{\mathrm{CCB}}{ }^{\text {§ }}$ | 36 | 4 |  |  | Positive supply voltage for input and output buffers |
| $\mathrm{V}_{\text {CCD }}{ }^{\text {§ }}$ | 5,19 | 21,33 |  |  | Positive supply voltage for digital circuits (5 V) |
| VCOGAN | 43 | 9 | E | N | VCO gain resistor. VCOGAN allows connection to an external resistor for setting the VCO gain. |
| WDTCAP | 9 | 25 | E | N | Watchdog timer capacitor. WDTCAP allows connection to an external capacitor, which sets the watchdog-timeout period. |
| $\overline{\text { WFLT }}$ | 10 | 26 | 0 | T | Phantom-wire-fault. $\overline{\mathrm{WFLT}}$ provides an indication of the presence of a short circuit or open on PHOUTA or PHOUTB. <br> High = No fault <br> Low = Open or short |
| $\overline{\text { WRAP }}$ | 22 | 36 | 1 | T | Internal-wrap mode control. $\overline{\text { WRAP }}$ allows the TMS38054 to be placed in the loopback-wrap mode for adapter self test. <br> High = Normal ring operation <br> Low = Transmit data drives the receive data. |
| XTAL | 7 | 23 | 1 | T | Crystal-oscillator input. XTAL (normally externally gated by FRAQ) is used to synchronize the PLL. XTAL is 32 MHz for $16-\mathrm{Mbps}$ ring, and 8 MHz for $4-\mathrm{Mbps}$ ring. |

$\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external component connection to the internal circuitry for tuning
$\ddagger T=T T L$ signal, $N=$ non-TTL signal, $D=$ differential drive or data
§ These terminals should be connected to a single power or ground plane as appropriate.

## architecture

The major blocks of the TMS38054 include the receiver, data latch, transmitter, wrap, voltage regulator, energy detect, phase-locked loop, watchdog timer, and phantom driver and wire-fault detect (see functional block diagram). The functionality of each block is described in the following sections.

## functional block diagram



## receiver

The receiver circuit reads incoming data from the ring and performs five other functions:

- Provides dc bias for the differential input
- Provides clamping of large signal swings
- Provides gain and equalization
- Provides definition of thresholds
- Provides hysteresis for data detection

Gain as a function of frequency is set by the equalizer impedance. Equalization characteristics are determined by the external equalization circuit across EQUALA and EQUALB. Equalization is effective at low-signal amplitudes. At larger-signal levels, nonlinear effects reduce the effective equalization. The signal level where saturation occurs is determined by the impedance between EQUALA and EQUALB. The circuit is suitable for differential Manchester-encoded data at 16 or 4 Mbps.

## data latch

The output of the receiver drives two internal circuits: the data latch and the phase detector. The latch samples the internal receiver output signal on the rising edge of the internal recovered clock. Data (RCVR) is therefore stable and can be sampled at the rising edge of RCLK. The timing of this edge is set by the phase detector and other loop components so that the received signal is sampled at the optimum time for error-free data recovery. Both the sampled data and the recovered clock signal are buffered and sent to the '380C2x token-ring commprocessor as the RCVR and RCLK signals to provide decoding of the differential Manchester data.
Static-timing error is defined as the amount of error that the rising edge of the recovered clock has from the midpoint of the data signal into the data latch. An error of zero is optimum sampling, as this places the rising edge of the sampling clock in the middle of the data pulse. A positive offset represents early sampling.

## transmitter

The transmit driver provides differential current drive at a suitable level for driving the data onto the ring. Both outputs (DROUTA and DROUTB) are open collector and intended to drive a center-tapped transformer with the center tap connected to $\mathrm{V}_{\mathrm{CC}}$. The output stage controls a fixed current between the two outputs under the control of the driver data input (DRVR and DRVR).
DRVR and $\overline{\mathrm{DRVR}}$ drive a differential transmit circuit that enhances the symmetry of the current switching on DROUTA and DROUTB. The DRVR and DRVR inputs are not retimed within the TMS38054. Consequently, low skew in the input is important in order to avoid degrading the transmitted output waveform. The transmitter-drive outputs are not affected by ENABLE. When DRVR is high and DRVR is low, the output current is directed to DROUTA and, when reversed, to DROUTB.

## wrap

The wrap function provides an internal signal path used for system self-test diagnostics. When the internal-wrap mode-control input (WRAP) is taken low, the transmitter outputs are disabled and the receiver inputs are ignored. An alternate path is provided from the transmitter output circuitry to the receiver input circuitry through the wrap circuit. This wrap path to RCVR inverts the transmitted signal. In the internal-wrap mode, attenuation is checked by observing the signal amplitude at EQUALA and EQUALB. Equalization is active at this signal level although the signal does not exhibit the high-frequency attenuation effects for which equalization is intended to compensate.

## phantom driver and wire-fault detector

The phantom-drive circuit under control of NSRT generates a dc signal on both of the two drive outputs, PHOUTA and PHOUTB. To maintain the dc signal, $\overline{\text { NSRT }}$ must provide a positive (low-to-high) clock edge once every 20 ms . An internal watchdog timer (oneshot) is designed so that the PHOUTA and PHOUTB dc signals are removed if NSRT fails to have the required transitions. The PHOUTA and PHOUTB signals are sent over the transmit-signal pair to the trunk-coupling unit (TCU) to request that the station be inserted into the ring. The signal current is detected by the TCU, causing the external-wrap path from the transmitter outputs back to the receiver inputs to be broken. A connection is established from the ring to the receiver inputs and from the transmitter outputs to the ring. The phantom-drive outputs are short-circuit protected; they detect a short circuit from either output to ground or when there is an abnormally low load current at either output corresponding to an open circuit in the signal or TCU wiring. Either type of fault results in WFLT being driven low. The logic state of WFLT is high when NSRT is high. All three outputs, PHOUTA, PHOUTB, and WFLT, are in the high-impedance state when ENABLE is low.

## watchdog timer

The watchdog timer provides protection against a failed adapter remaining on the ring. $\overline{\text { NSRT }}$ must be toggled low or the watchdog timer will turn off the phantom drive. The period of the watchdog timer is determined by the value of the external capacitor connected to WDTCAP. The capacitor is chosen to give a period of 21 ms minimum and 50 ms maximum. This assures compatibility with a system that toggles NSRT at a rate faster than once every 20 ms and assures deinsertion from the ring within 50 ms of the last NSRT high-to-low transition.

## watchdog timer (continued)

The duty cycle of $\overline{\text { NSRT }}$ is not critical. Phantom drive is turned on following a falling $\overline{\text { NSRT }}$ edge. Deinsertion occurs if NSRT is left high or low or if the internal-wrap mode is selected from WRAP. The following describes the operation of the watchdog timer and indicates the priorities of the control signals:

- $\overline{\text { WRAP }}$ is low (internal mode selected):
- Phantom drive is off. Operation of the watchdog timer is not defined but can continue, and if the timer has not expired, taking WRAP high can result in the phantom drive being turned on.
- $\overline{\text { WRAP }}$ is high:
- If the timing capacitor is connected and $\overline{\text { NSRT }}$ goes from high to low, the timing capacitor is charged or recharged to a defined level. Phantom drive is on and discharging of the timing capacitor continues.
- If the timing capacitor is connected and NSRT goes from low to high, there is no effect on the watchdog timer and the discharging of the timing capacitor continues.
- If the timing capacitor is connected and the capacitor discharges to a defined level, the phantom drive is turned off regardless of the state of WRAP.
- If the timing capacitor is not connected and the timing capacitor pin is held to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$, the phantom drive is controlled directly by NSRT. This serves to disable the watchdog-timer function.


## voltage regulator

The internal voltage regulator is used to make the performance of the TMS38054 less dependent on the supply voltage. The regulator consists of a band-gap reference scaled up to a nominal 3.9 V with a temperature coefficient designed to compensate for coefficients in circuits referenced to the voltage regulator.

## phase-locked loop/clock recovery

The TMS38054 contains a phase-locked loop (PLL) for recovering a data clock from the received bit stream. The elements of PLL are: phase and frequency detectors, a charge pump, an external filter (connected to FILTER), a filter buffer, a voltage-to-current converter, and a voltage-controlled oscillator. There are three pins on the TMS38054 that allow connection to external components and tuning of the characteristics of the phase-locked loop. These pins are FILTER, STERES, and VCOGAN. Figure 2 illustrates these blocks. The following paragraphs describe the PLL elements.
phase-locked loop/clock recovery (continued)


Figure 2. Phase-Locked-Loop Block Diagram

## phase and frequency detectors

The phase- and frequency-detector blocks generate control signals suitable for controlling the charge pump. The frequency detector is used to bring the frequency of the voltage-controlled oscillator (VCO) close to the frequency of XTAL. The phase detector is used to provide precise phase alignment of the recovered clock to the incoming data. The circuit is not capable of locking the PLL in cases where the VCO frequency and incoming data frequency differ substantially, hence, the need for frequency centering before phase alignment to incoming data occurs.

The phase detector compares the phase of the received data and the recovered clock, and accordingly generates the charge pump control signals, UP and DOWN. The width of the UP pulse is determined by the phase alignment of the received data and the recovered clock. Each UP pulse is followed by a DOWN pulse of constant width. Phase-detector UP-DOWN sequences are initiated at a $16-\mathrm{MHz}$ rate for all valid differential Manchester data patterns. This rate can drop momentarily during code violations or delimiters, but such deviations are of short duration and the gain of the phase detector can be considered constant.

A multiplexer selects the required detection mode during insertion onto the ring. The frequency-detection mode is selected by taking FRAQ high and the, phase-detection mode is selected by taking FRAQ low. The phase or frequency detectors supply the necessary charge (or UP) and discharge (or DOWN) control signals to the charge pump.

## charge pump

The charge pump supplies charge to and removes charge from the external filter components. The output of either the phase detector or frequency detector drives the charge pump as selected by FRAQ. The charge pump has two internal inputs, so there are four possible states of the charge pump:

- Pump UP - current into the filter, increasing the voltage
- Pump DOWN - current out of the filter, reducing the voltage
- No pump - in the high-impedance state, holding the voltage on the filter
- Pump UP and pump DOWN - both currents on (not allowed by the detector logic)

The pump UP and pump DOWN currents are approximately equal; the net charge supplied by the charge pump in a given time depends primarily on the relative duration and frequency of UP and DOWN controls from the phase and frequency detectors. If the net current output is positive, the voltage at FILTER rises causing an increase in the VCO clock frequency. If the net output is negative, the FILTER voltage falls slowing the VCO clock.
The charge-pump block has two constant-current circuits operating continuously, one for pump UP and one for pump DOWN. They are designed for stability under all operating conditions. The UP current is fixed and directly affects the magnitude of the loop gain and the bandwidth and damping factor of the loop. Any difference between the UP and DOWN currents creates an offset in the loop, which introduces a static-timing error. Provision for an external resistor at STERES is included to allow slight variation in the DOWN current and allows the static-timing error of the loop to be adjusted to compensate for error introduced by the charge pump and other elements of the PLL. This resistor is not required for normal operation of the TMS38054, but provisions should be made to accommodate this resistor in possible future applications.

## external filter

The external filter consists of passive external components connected from FILTER to ground. A system diagram for the PLL circuit is shown in Figure 3. The phase-detector/charge-pump gain, $\mathrm{G}_{\mathrm{d}}$, is given in the electrical specifications as 16 Mbps . This value is true for any valid differential Manchester data pattern. The result is in $\mu \mathrm{A} / \mathrm{ns}$, which can be converted to $\mathrm{A} /$ rad by using the equation on the following page. The value, in $\mathrm{A} / \mathrm{rad}$, is the same at both 16 Mbps and 4 Mbps .
The VCO gain, $\mathrm{G}_{\mathrm{o}}$, is given in the electrical specifications at 16 Mbps . This value is in $\mathrm{MHz} / \mathrm{V}$, which can be converted to rad/volt by using the equation on the following page. The value at 4 Mbps is one-fourth this value because of the $\times 4$ divider on the VCO output at 4 Mbps .


Figure 3. Analytical PLL Diagram

## external filter (continued)

A typical external filter circuit is shown in Figure 4. Capacitor C5 limits the filter-buffer ripple but should be chosen to be as small as possible to reduce PLL overshoot. The resistor (R5) sets the effective bandwidth of the PLL closed loop, and capacitor C 4 sets the damping factor. The filter buffer is an amplifier with bandwidth of $3-5 \mathrm{MHz}$.


Figure 4. Analytical PLL Model
The simplified equations for the PLL are:
VCO gain

$$
\begin{array}{ll}
\mathrm{K}_{\mathrm{O}}=\left(\mathrm{G}_{0}\right)\left(10^{6}\right)(2 \pi)(\mathrm{F}) & \mathrm{rad} /(\mathrm{s} \bullet \mathrm{~V}) \\
\mathrm{K}_{\mathrm{d}}=\frac{\left(\mathrm{G}_{\mathrm{d}}\right)\left(10^{3}\right)(31.25)\left(10^{-9}\right)}{2 \pi} & \mathrm{~A} / \mathrm{rad} \\
\mathrm{~B}_{\mathrm{L}}=\frac{\left(\mathrm{K}_{0}\right)\left(\mathrm{K}_{\mathrm{d}}\right)(\mathrm{R} 5 \text { in ohms })}{4} & \mathrm{~Hz}
\end{array}
$$

$\mathrm{G}_{0}=$ the VCO gain measured in $\mathrm{MHz} / \mathrm{V}$
$G_{d}=$ phase-detector gain measured in $\mu \mathrm{A} / \mathrm{ns}$
$F=$ the frequency divider factor; i.e., $\quad F=1$ for $16-\mathrm{Mbps}$ operation
$F=0.25$ for $4-M b p s$ operation
These equations are only a guide and the actual bandwidth and PLL-damping characteristics should be obtained through correlation and modeling on specific hardware implementations that take into effect all circuit card parasitics. Both $16-\mathrm{Mbps}$ and $4-\mathrm{Mbps}$ ring operation can be achieved by suitable selection of glue components at each frequency. More information on PLL characteristics are found in:

- Gardner, Floyd, Phase Lock Techniques, John Wiley \& Sons, 1979.
- Token Ring Access Method and Physical Layer Specification, ANSIIIEEE/ISO/IEC Standard 802.5:1992.
- Gardner, Floyd, "Charge-Pump Phase-Locked Loops", IEEE Transaction Communications, Vol. COM-28, pp. 1849-1858, Nov. 1980.
filter buffer and voltage-to-current converter (V/I)
The filter-buffer amplifier is a unity-gain amplifier used to buffer the voltage present at FILTER with minimal leakage current. The output of the filter buffer drives a voltage-current (V/I) converter that produces equal currents, proportional to the filter voltage, for use in the voltage-controlled oscillator (VCO). The current level or constant of proportionality is set by the external resistor connected to ground connected at VCOGAN. This resistor sets the VCO gain, which is critical to loop gain and damping. The filter voltage range over which the current level tracks the voltage determines the pull-in range of the VCO.


## voltage-controlled oscillator (VCO)

The voltage-controlled oscillator (VCO) is an emitter-coupled astable multivibrator. The frequency is set by internal circuit parameters, the currents from the filter buffer, and an internal VCO timing capacitor. Symmetrical circuit design helps ensure symmetry of the VCO output, which has a nominal frequency of 32 MHz . The VCO output is buffered and sent to the divider (for 4-Mbps operation) and multiplexer circuit.

## divider and multiplexer

The multiplexer selects the source of the recovered clock, which can be either the direct output of the VCO (nominally a $32-\mathrm{MHz}$ signal) or the divided version of the VCO output (nominally an $8-\mathrm{MHz}$ signal) for 16 - or 4-Mbps operation. The output clock of the VCO is fed to a divide-by-4 circuit and to a multiplexer. The divider is enabled when SPSW is high. The recovered clock is passed to frequency and phase detectors, the clock of the data latch, and is buffered at RCLK and passed on to the ' $380 \mathrm{C} 2 \times$ commprocessor for processing of the received data.

## energy detect

The energy-detect circuit provides a timing delay on $\overline{\text { REDY. When FRAQ changes state, it indicates to the }}$ energy-detect circuit that a change of lock mode has occurred and that time must be allowed before data recovered by the TMS38054 can be considered valid. The energy-detect-timing capacitor is discharged shortly after a low or high going transition of FRAQ, which results in the REDY signal being deasserted.

The time taken for the TMS38054 to acquire phase lock depends on the transition density of the incoming data, so the delay of the energy-detect circuit also changes. Each rising transition of data results in a current pulse of fixed duration being injected into the energy-detect-timing capacitor. The charge time of the capacitor is dependent on incoming-data-transition density and $\overline{\text { REDY }}$ is reasserted after the capacitor reaches an internally set threshold voltage.

A small discharge current is always present on the energy-detect-timing capacitor. When the incoming-data-transition density falls below a certain threshold, the current pulses may not be sufficient to overcome this discharge current and REDY may not be asserted.

## test mode

The TMS38054 features a test mode for board-level testing with the components in the circuits. This facilitates testing by bed-of-nails testers. This test mode is enabled by pulling ENABLE to a low level. DROUTA and DROUTB are not affected by this function. When ENABLE is high, the TMS38054 operates normally. When ENABLE is low, the circuit continues to operate except that PHOUTA, PHOUTB, RCVR, WFLT, and RCLK are driven to the high-impedance state and REDY is driven high.

## external passive circuitry

Figure 5 shows an arrangement of external components for a typical 16-Mbps or 4-Mbps token-ring interface. The selection of component values is dependent on the objective of the design. The design needs to take into account the importance of layout and component selection (values and tolerances).

The ISU1 and ISU2 blocks represent transformers that couple data from the TMS38054 to the ring. They also represent protection circuitry against large voltage excursions. Information on ISU1 and ISU2 connections can be found in the TMS38054 Second-Generation Ring Interface Design Note (revision C). To obtain this design note, contact the TMS380 Technical Support Line at Ti380HOT@micro.ti.com.

TMS38054 RING INTERFACE DEVICE

$\dagger$ Pin numbers shown are for the FN package.
$\ddagger$ Refer to the TMS38054 Second-Generation Ring Interface Design Note (revision C) for further information.
Figure 5. Typical Token-Ring Interface Circuit for 16 Mbps or 4 Mbps
Table 1. Typical Components for Figure 5

| SYMBOL(S) |  |
| :--- | :--- |
| C1 | Equalizer capacitor |
| C3 | FUNCTION |
| C4 | PLL-filter capacitor |
| C5 | PLL-filter capacitor |
| C10, C11 | Phantom-drive isolation capacitor |
| C12 | Watchdog-timer capacitor |
| D1-D4 | Phantom surge-suppression diodes |
| D13 | Driver surge-suppression zener diode |
| R1 | Equalizer resistor |
| R2 | Equalizer resistor |
| R3 | VCO gain resistor |
| R4 | Receiver-hysteresis resistor |
| R5 | PLL-filter resistor |
| R14, R15 | Phantom-drive resistor |
| R17 | Static-timing-error resistor |
| ISU 1 | Isolation/shaping unit (see previous page) |
| ISU2 | Isolation/shaping unit (see previous page) |

absolute maximum ratings $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ..... -0.5 V to 7 V
Output voltage range: Driver outputs ..... -0.5 V to 8 V
All other outputs (see Note 2) ..... -0.5 V to 7 VPower dissipation (see Note 3)1.25 W
Storage temperature range $-10^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Inputs may be taken to more negative voltages if the current is limited to 20 mA .
2. These outputs may not be taken more than 0.5 V above the $\mathrm{V}_{\mathrm{CC}}$ pins.
3. Maximum power dissipation per package

## recommended operating conditions $\ddagger$

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | WRAP, ENABLE, FRAQ, XTAL, $\overline{\text { NSRT, SPSW }}$ | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\overline{\text { WRAP, ENABLE, FRAQ, XTAL, }} \overline{\text { NSRT, SPSW }}$ |  |  | 0.7 | V |
| Receiver input bias voltage (see Note 4) |  |  | $\mathrm{V}_{\mathrm{SB}}-1$ |  | $\mathrm{V}_{\text {SB }}+1$ | V |
| 1 OH | High-level output current | RCVR, RCLK, $\overline{\text { WFLT, }}$, $\overline{\text { EDY }}$ |  |  | -0.1 | mA |
| IOL | Low-level output current | REDY, RCVR, $\overline{\text { WFLT, RCLK }}$ |  |  | 1 | mA |
| $\mathrm{T}_{\mathrm{C}}$ | Operating case temperature |  | 0 |  | 99 | ${ }^{\circ} \mathrm{C}$ |

$\ddagger$ Recommended operating conditions indicate the conditions that must be met to ensure that the device will function as intended and meet the detailed electrical specifications. Unless otherwise noted, all electrical specifications apply for all recommended operating conditions. Voltages are measured with respect to the device ground pins. Currents into the device are considered to be positive.
NOTE 4: $V_{S B}$ is the self-bias voltage of the input pair RCVINA and RCVINB. It is defined as $V_{S B}=\left(V_{S B A}+V_{S B B}\right) / 2$ (where $V_{S B A}$ is the self-bias voltage of RCVINA; $V_{\text {SBB }}$ is the self-bias voltage of RCVINB). The self-bias voltage of both pins will be approximately $\mathrm{V}_{\mathrm{CC}} / 2$.
electrical characteristics over recommended range of supply voltage (unless otherwise noted)

## TTL input

| PARAMETER |  |  | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IIH | High-level input current | $\overline{\text { WRAP, }}$, ${ }^{\text {a }}$ ABLE, FRAQ, XTAL, $\overline{\text { NSRT, SPSW }}$ | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\overline{\text { WRAP, ENABLE, FRAQ, XTAL, } \overline{\text { NSRT, }} \text {, SPSW }}$ | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ | -0.4 | mA |
| 1 | Input current at maximum input voltage | WRAP, ENABLE, FRAQ, XTAL, $\overline{N S R T}$, SPSW | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ | 100 | $\mu \mathrm{A}$ |
| $V_{\text {IK }}$ | Input clamp voltage | $\overline{\text { WRAP, }}$ ENABLE, FRAQ, XTAL, $\overline{\text { NSRT, }}$, SPSW, DRVR, DRVR | $\mathrm{I}=-12 \mathrm{~mA}$ | -1.5 | V |

## TTL output (RCVR, RCLK, $\overline{\text { REDY, }}$ and $\overline{\text { WFLT }}$ )

| PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ High-level output voltage | $1 \mathrm{OH}=-0.1 \mathrm{~mA}$ | 2.4 | V |
| $\mathrm{V}_{\mathrm{OL}}$ Low-level output voltage | $\mathrm{I}^{\mathrm{OL}}=1 \mathrm{~mA}$ | 0.45 | V |
| IOZH Off-state output current with high-level voltage applied | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ | $\pm 100$ | $\mu \mathrm{A}$ |
| IOZL Off-state output current with low-level voltage applied | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ | $\pm 100$ | $\mu \mathrm{A}$ |

## electrical characteristics over recommended range of supply voltage (unless otherwise noted) (continued)

receiver input (RCVINA and RCVINB)

| PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Rising input threshold voltage, $\mathrm{V}_{\mathrm{T}+}$ | $\mathrm{V}_{\mathrm{IC}}=\mathrm{V}_{\mathrm{SB}}, \quad \mathrm{R} 4=2.49 \mathrm{k} \Omega, \quad \mathrm{R}_{\text {tst }}=330 \Omega,$ <br> See Notes 4, 5, and 6 |  | 35 | mV |
| Falling input threshold voltage, $\mathrm{V}^{\text {T- }}$ | $\mathrm{V}_{\mathrm{IC}}=\mathrm{V}_{\mathrm{SB}}, \quad \mathrm{R} 4=2.49 \mathrm{k} \Omega, \quad \mathrm{R}_{\text {tst }}=330 \Omega,$ <br> See Notes 4, 5, and 6 | -35 $\dagger$ |  | mV |
| Asymmetry threshold voltage, ( $\left.\mathrm{V}_{\mathrm{T}_{+}+}+\mathrm{V}_{\mathrm{T}_{-}}\right)$ | $\mathrm{V}_{\text {IC }}=\mathrm{V}_{\text {SB }}, \quad \mathrm{R} 4=2.49 \mathrm{k} \Omega, \quad \mathrm{R}_{\text {tst }}=330 \Omega$, See Notes 4, 5, and 6 | -20† | 20 | mV |
| Rising input common-mode rejection $\left.\left[\mathrm{V}_{\mathrm{T}_{+}} @ \mathrm{~V}_{S B}+0.5 \mathrm{~V}\right)-\mathrm{V}_{T_{+}}\left(@ \mathrm{~V}_{S B}-0.5 \mathrm{~V}\right)\right]$ | $\begin{aligned} & \mathrm{R}_{\text {tst }}=330 \Omega, \mathrm{R} 4=2.49 \mathrm{k} \Omega, \\ & \text { See Notes } 4,5, \text { and } 6 \end{aligned}$ | -30† | 30 | mV |
| Falling input common-mode rejection $\left[\mathrm{V}_{\mathrm{T}_{+}}\left(@ \mathrm{~V}_{\mathrm{SB}}+0.5 \mathrm{~V}\right)-\mathrm{V}_{\mathrm{T}_{+}}\left(@ \mathrm{~V}_{\mathrm{SB}}-0.5 \mathrm{~V}\right)\right]$ | $R_{\text {tst }}=330, \quad R 4=2.49 \mathrm{k} \Omega,$ <br> See Notes 4, 5, and 6 | $-30 \dagger$ | 30 | mV |
| Receiver input current | $R_{\text {tst }}=330 \Omega$, Both inputs at $V_{S B}$ See Note 4 |  | $\pm 25$ | $\mu \mathrm{A}$ |
|  | $\mathrm{R}_{\text {tst }}=330 \Omega$, Input under test at $\mathrm{V}_{\mathrm{SB}}+1.0 \mathrm{~V}$, Other input at $V_{S B}-1 \mathrm{~V}$, See Note 4 | 300 | 700 |  |
|  | $R_{\text {tst }}=330 \Omega$, Input under test at $\mathrm{V}_{\mathrm{SB}}-1.0 \mathrm{~V}$, Other input at $V_{S B}+1 . V$, See Note 4 | -300 | -700 |  |
| Equalizer bias current (EQUALA and EQUALB) | RCVINA and RCVINB open, EQUALA and EQUALB at 3 V | 1.125 | 1.875 | mA |

$\dagger$ The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used in this data sheet for threshold voltages only.
NOTES: 4. $V_{S B}$ isthe self-biasvoltage ofthe inputpair $R C V I N A$ and $R C V I N B$. Itis definedas $V_{S B}=\left(V_{S B A}+V_{S B B}\right) / 2\left(w h e r e V_{S B A}\right.$ is theself-bias voltage of RCVINA; $V_{S B B}$ is the self-bias voltage of RCVINB). The self-bias voltage of both pins will be approximately $V_{C C} / 2$.
5. Rtst is a resistor connected between pins 43 and 44 ; it replaces R1, R2, and C1 (see Figure 5).
6. $\mathrm{V}_{I C}$ is the common-mode voltage applied to RCVINA and RCVINB.
transmitter

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Output current, on | DROUTA, DROUTB | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$, | See Note 7 | 20 | 35 | mA |
|  | Output current, off | DROUTA, DROUTB | $\mathrm{V}_{\mathrm{O}}=8 \mathrm{~V}$, | See Note 7 |  | 100 | $\mu \mathrm{A}$ |
|  | Output current, off | DROUTA, DROUTB | $\overline{\text { WRAP }}=\mathrm{V}_{\text {IL }}$, | $\mathrm{V}_{\mathrm{O}}=8 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| 1 H | High-level input current | DRVR, $\overline{\text { DRVR }}$ | Input under te | Other input at 0.4 V | 100 | 700 | $\mu \mathrm{A}$ |
| ILL | Low-level input current | DRVR, DRVR | Input under te | Other input at 2.7 V | -100 | -700 | $\mu \mathrm{A}$ |

NOTE 7: Output not under test is loaded with $75 \Omega$ to $V_{C C}$.
phantom driver (PHOUTA and PHOUTB)

| PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| High-level output voltage | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 4.1 | V |
|  | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 3.8 | V |
| IOS Short circuit output current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \quad \overline{\mathrm{NSRT}}=\mathrm{V}_{\text {IL }}$ | -4 -20 | mA |
| $\mathrm{IOH} \quad$ High-level output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}, \quad \overline{\text { NSRT }}=\mathrm{V}_{\text {IH }}$ | $\pm 100$ | $\mu \mathrm{A}$ |
| IOZH Off-state output current with high-level voltage applied | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}, \quad$ ENABLE $=\mathrm{V}_{\text {IL }}$ | $\pm 100$ | $\mu \mathrm{A}$ |
| IOZL Off-state output current with low-level voltage applied | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \quad \mathrm{ENABLE}=\mathrm{V}_{\text {IL }}$ | $\pm 100$ | $\mu \mathrm{A}$ |

## electrical characteristics over recommended range of supply voltage (unless otherwise noted) (continued)

wire fault ( $\overline{\mathrm{WFLT}}$ ) (see Notes 8 and 9)

| PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Phantom-normal condition | $2.9 \mathrm{k} \Omega<\mathrm{R}_{\mathrm{L} 1}<5.5 \mathrm{k} \Omega, \quad 2.9 \mathrm{k} \Omega<\mathrm{R}_{\mathrm{L} 2}<5.5 \mathrm{k} \Omega$ | 2.4 | V |
| Phantom-open condition | $\begin{aligned} & \mathrm{R}_{\mathrm{L} 1}>9.9 \mathrm{k} \Omega \text { and } 2.9 \mathrm{k} \Omega>\mathrm{R}_{\mathrm{L} 2}<5.5 \mathrm{k} \Omega \text { or } \\ & \mathrm{R}_{\mathrm{L} 2}>9.9 \mathrm{k} \Omega \text { and } 2.9 \mathrm{k} \Omega<\mathrm{R}_{\mathrm{L} 1}<5.5 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 0.45 | V |
| Phantom-short condition | $\begin{aligned} & \mathrm{R}_{\mathrm{L} 1}<0.1 \mathrm{k} \Omega \text { and } 2.9 \mathrm{k} \Omega<\mathrm{R}_{\mathrm{L} 2}<5.5 \mathrm{k} \Omega \text { or } \\ & \mathrm{R}_{\mathrm{L} 2}<0.1 \mathrm{k} \Omega \text { and } 2.9 \mathrm{k} \Omega<\mathrm{R}_{\mathrm{L} 1}<5.5 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 0.45 | V |

NOTES: 8. The wire-fault logic recognizes a load condition corresponding to greater than $9.9 \mathrm{k} \Omega$ to ground as an open-circuit fault, but it does not recognize a load condition less than $5.5 \mathrm{k} \Omega$ to ground as an open. The wire-fault logic recognizes a load condition corresponding to less than $100 \Omega$ to ground as a short-circuit fault, but it does not recognize a load condition corresponding to greater than $2.9 \mathrm{k} \Omega$ to ground as a short. Figure 6 illustrates this with $R_{L 1}$ connected from PHOUTA to ground and $R_{L 2}$ connected from PHOUTB to ground.
9. $R_{L 1}$ is connected from PHOUTA to ground; $R_{L 2}$ is connected from PHOUTB to ground.


Figure 6. $\overline{\text { WFLT }}$
supply current

| PARAMETER | TEST CONDITIONS | MIN TYP MAX | UNIT |  |  |
| :--- | :--- | ---: | ---: | :---: | :---: |
| ICC | Supply current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \quad$ See Figure 7 | 180 | 200 | mA |



Figure 7. Icc Test Circuit


Figure 8. AC Test Circuit

## timing requirements over recommended range of supply voltage (unless otherwise noted)

transmitter (see Figures 8 and 9)

| NO. |  |  | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\text {sk }}$ (DRVR) | Delay time, DRVR edge (1.5 V) to following DRVR edge (1.5 V) |  | See Note 10 |  |  |
| 2 | $\mathrm{t}_{\mathrm{d} \text { (DROUTA) }} \mathrm{H}$ | Delay time, DRVR falling edge ( 1.5 V ) to DROUTA rising edge (midpoint) |  | See Note 10 |  |  |
| 3 | $\mathrm{t}_{\mathrm{d}(\text { DROUTA) }}$ | Delay time, DRVR rising edge (1.5 V) to DROUTA falling edge (midpoint) |  | See Note 10 |  |  |
| 4 | ${ }_{\text {d }}$ (DROUTB)L | Delay time, DRVR falling edge (1.5V) to DROUTB falling edge (midpoint) |  | See Note 10 |  |  |
| 5 | ${ }^{\text {td}}$ (DROUTB) ${ }^{\text {H }}$ | Delay time, DRVR rising edge ( 1.5 V ) to DROUTB rising edge (midpoint) |  | See Note 10 |  |  |
| 6 | DROUTA/DROUTB skew | $\mathrm{t}_{\mathrm{d} \text { (DROUTA) }}{ }^{-\mathrm{t}_{\mathrm{d}} \text { (DROUTB)L }}$ | $\mathrm{t}_{\text {sk }}$ (DRVR) $=-1 \mathrm{~ns}$ |  | $\pm 3$ | ns |
|  |  | $\mathrm{t}_{\mathrm{d} \text { (DROUTA) }}-\mathrm{t}_{\mathrm{d} \text { (DROUTB) }}$ | $\mathrm{t}_{\text {sk }}$ (DRVR $)=1 \mathrm{~ns}$ |  | $\pm 3$ |  |
| 7 | DROUTA/DROUTB asymmetry | $\left.\frac{\mathrm{t}_{\mathrm{d}(\text { DROUTA }) L}+\mathrm{t}_{\mathrm{d}(\text { DROUTB) }}}{2}-\frac{{ }^{t}(\text { DROUTA }) H}{}+\mathrm{t}_{\mathrm{d}(\text { DROUTB }) L}\right)$ | $\mathrm{t}_{\text {sk }}$ (DRVR) $=-1 \mathrm{~ns}$ |  | $\pm 2$ | ns |
|  |  |  | $\mathrm{t}_{\text {sk }}(\mathrm{DRVR})=1 \mathrm{~ns}$ | $\pm 2$ |  |  |

NOTE 10:This parameter is not tested to a minimum or a maximum but is measured and used as a component required for parameters 6 and 7 .


Figure 9. Skew and Asymmetry From DRVR and $\overline{\text { DRVR }}$ to DROUTA and DROUTB
timing requirements over recommended range of supply voltage (unless otherwise noted) (continued)

RCLK and RCVR (see Figures 8 and 10)

| NO. |  |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | ${ }^{\text {tw }}$ (RCLK)L | Pulse duration, RCLK low | $4 \mathrm{Mbps}, \mathrm{t}_{\text {c }}$ (RCLK) $=115 \mathrm{~ns}$, | See Note 11 | 46 |  |  | ns |
|  |  |  | 16 Mbps, $\mathrm{t}_{\mathrm{c}}($ RCLK $)=30 \mathrm{~ns}$, | See Note 11 | 10 |  |  |  |
| 9 | ${ }^{\text {tw }}$ (RCLK) ${ }^{\text {H }}$ | Pulse duration, RCLK high | $4 \mathrm{Mbps}, \mathrm{t}_{\text {c }}$ (RCLK) $=115 \mathrm{~ns}$, | See Note 11 | 35 |  |  | ns |
|  |  |  | $16 \mathrm{Mbps}, \mathrm{t}_{\mathrm{c}}($ RCLK $)=30 \mathrm{~ns}$, | See Note 11 | 8 |  |  |  |
| 10 | $\mathrm{t}_{\text {su (RCVR) }}$ | Setup time, RCVR valid to RCLK rising edge (1.5-V point) | $\mathrm{t}_{\mathrm{C}}(\mathrm{RCLK})=31.25 \mathrm{~ns}$ |  | 10 |  |  | ns |
| 11 | $t_{\text {h (RCVR }}$ ) | Hold time, RCVR valid after RCLK rising edge (1.5-V point) | $\mathrm{t}_{\mathrm{c}}(\mathrm{RCLK})=31.25 \mathrm{~ns}$ |  | 2 |  |  | ns |
| 12 | $\mathrm{t}_{\mathrm{c}}$ (RCLK) | Cycle time, RCLK (see Note 12) | 4 Mbps |  |  | 125 |  | ns |
|  |  |  | 16 Mbps |  |  | 31.25 |  |  |

NOTES: 11. The pulse duration high and low of RCLK is tested at a frequency in excess of nominal to ensure correct operation during brief periods where lock is lost.
12. This parameter is not tested. The typical value shown is that for the recovered clock from an IEEE 802.5 token ring.


Figure 10. RCLK and RCVR Timing

## timing requirements over recommended range of supply voltage (unless otherwise noted)

loop parameters (see Figures 8, 11, and 12)

|  | TEST CONDITIONS |  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Filter voltage, low | $\mathrm{f}=30.8 \mathrm{MHz}$, | See Note 13 |  |  | 2 |  | V |
| Filter voltage, high | $\mathrm{f}=33.3 \mathrm{MHz}$, | See Note 13 |  |  |  | 3 | V |
| VCO gain ( $\mathrm{G}_{0}$ ) | $\mathrm{f} 1=28.6 \mathrm{MHz}$, | $\mathrm{f} 2=36.4 \mathrm{MHz}$, | See Note 14 |  | 12.75 | 17.25 | MHz/V |
| Phase-detector gain ( $\mathrm{G}_{\mathrm{d}}$ ) | ${ }^{\prime}($ FILTER $) 1=+50$ | $\mathrm{l}^{\text {(FILTER) }} 2=-50$ | $\mathrm{f}=32 \mathrm{MHz}$, | See Note 15 | 5.40 | 7.20 | $\mu \mathrm{A} / \mathrm{ns}$ |

NOTES: 13. The frequency fis applied to XTAL with FRAQ high as shown in Figure 11, The voltage at FILTER is measured after lock is achieved.
14. A frequency of $f 1$ is applied to the XTAL with FRAQ high. After lock is achieved, the voltage at FILTER is measured (V1). This is repeated using f 2 and measuring $\mathrm{V} 2 . \mathrm{VCO}$ gain is calculated as $(\mathrm{f} 2-\mathrm{f} 1) /(\mathrm{V} 2-\mathrm{V} 1)$. The result is $\mathrm{inHz} / \mathrm{V}$ (see external filter section).
15. The circuit of Figure 8 is used to measure phase-detector gain with (FILTER) injected at the filter test point. Figure 12 shows the relevant timing. With the TMS38054 in phase lock, the propagation delay ( $t_{p}$ ) between RCVINA positive transition and RCLK negative transition is measured. A value $t_{p 1}$ is seen when $I_{(\text {FILTER })}=l_{(\text {FILTER }) 1}$, and a value of $t_{p 2}$ is seen when ${ }^{\prime}($ FILTER $)=1$ (FILTER)2. Thephase-detectorgainisthencalculatedas $\left(l_{(\text {FILTER }) 2}{ }^{-1}(\right.$ FILTER $\left.) 1\right) \div\left(t_{p 1}-t_{p 2}\right)$.Theresultisin $\mu A / n s($ see external filter section).

XTAL 1.5 V


Figure 11. VCO-Gain and Filter-Voltage Test Timing


Figure 12. Phase-Detector-Gain Test Timing

## timing requirements over recommended range of supply voltage (unless otherwise noted)

data recovery (see Figures 8 and 13 and Note 16)

| NO. |  | TEST CONDITIONS | MIN | MAX |
| :---: | :---: | :---: | :---: | :---: |
| UNIT |  |  |  |  |
| 13 | $t_{\text {se }} \quad$Static timing error from voltage midpoint of RCVINA <br> edge to midpoint to RCVINA pulse | $4 \mathrm{Mbps}, \quad \mathrm{f}=8 \mathrm{MHz}$ | $\pm 20$ | ns |
|  |  | $16 \mathrm{Mbps}, \quad \mathrm{f}=32 \mathrm{MHz}$ | $\pm 3.62$ |  |

NOTE 16: The TMS38054 is phase locked to a RCVINA waveform as shown in Figure 13 with RCVINB biased to 2.5 V . RCVR is monitored for proper data being latched. For one pulse, shorten the time at which RCVINA's negative transition occurs. Check RCVR if the short pulse was latched. Restabilize the VCO with normal pulses. Input another short pulse. Continue this routine, while gradually shortening the pulse, until the data is not latched. The time between this negative transition and the midpoint of the original pulse's uptime is $t$ se. Repeat this procedure using all of the RCVINA waveforms shown.


Figure 13. TMS38054 Phase Locked to RCVINA
timing requirements over recommended range of supply voltage (unless otherwise noted) (continued)
energy detect ( $\overline{\text { REDY }}$ ) (see Figure 8 and Note 17)

| NO. |  |  | TEST CONDITIONS |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | $\left.\mathrm{t}_{\mathrm{d}(\text { REDYHL }}\right)$ | Delay time, FRAQ transition to REDY low again | Data transition density $=100 \%$, | See Figure 14 | 2 |  | $\mu \mathrm{s}$ |
|  |  |  | Data transition density = 33\%, | See Figure 14 | 6 | 100 |  |
| 15 | $\mathrm{t}_{\mathrm{d}}$ (REDYH) | Delay time, data loss to $\overline{\text { REDY }}$ high | Data transition density changes See Figure 15 | $100 \% \text { to } 2.5 \% \text {, }$ | 20 | 100 | $\mu \mathrm{s}$ |

NOTE 17: The transition density of the incoming data is the percentage of transitions of the incoming data as compared to the maximum possible number of transitions. For a string of Manchester-encoded 0 data, $100 \%$ transition density is a $16-\mathrm{MHz}$ signal at a $16-\mathrm{Mbps}$ data transmission rate.


Figure 14. Timing Waveforms for Energy-Detect, FRAQ to $\overline{\text { REDY }}$ Timing


Figure 15. Timing Waveforms for Energy-Detect to Energy-Loss Timing

## timing requirements over recommended range of supply voltage (unless otherwise noted) (continued)

## watchdog timer (see Figures 16 and Notes 9, 18, 19, 20)

| NO. |  | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :--- | :--- | ---: | ---: | ---: |
| 16 | $\mathrm{t}_{\mathrm{d}}$ (WDT)H | Delay time, watchdog-timer expiration | $\mathrm{C}_{\mathrm{wdt}}=1.5 \mu \mathrm{~F}, \quad \mathrm{R}_{\mathrm{L} 1}=\mathrm{R}_{\mathrm{L} 2}=2.9 \mathrm{k} \Omega$ | 21 | 50 | ms.

NOTES: 9. $R_{L_{1}}$ is connected from PHOUTA to ground; $R_{L 2}$ is connected from PHOUTB to ground.
18. To enable the phantom-driver signals, NRST must be toggled high with a maximum $20-\mathrm{ms}$ period ( $50-\mathrm{Hz}$ repetition rate). Phantom-driver signals are assured to be disabled if NRST does not toggle for 50 ms . The '380C2x software assures a maximum 20-ms period toggling rate for the insertion condition.
19. Pulse duration high of $\overline{\text { NSRT }}$ is not critical, but it is recommended that it be at least 125 ns .
20. $\mathrm{C}_{\text {wdt }}$ is the capacitor connected from WDTCAP to GND.

Data at Specified Transition Density


Figure 16. Watchdog-Timer Expiration Waveforms
General Information1
ATMISONET/SDH
Ethernet ${ }^{\text {™ }}$3
Token RingFIFOs5
Bus Interface6
Application Report7
Mechanical Data8

## Contents

Page
'ABT3611 $64 \times 36$ Clocked First-In, First-Out Memory ..... 5-3
'ABT3612 $64 \times 36 \times 2$ Clocked First-In, First-Out Memory ..... 5-29
'ABT3613 $64 \times 36$ Clocked First-In, First-Out Memory ..... 5-61
'ABT3614 $64 \times 36 \times 2$ Clocked First-In, First-Out Memory ..... 5-93
'ABT7819 $512 \times 18 \times 2$ Clocked First-In, First-Out Memory ..... 5-133
'ABT7820 $512 \times 18 \times 2$ First-In, First-Out Memory ..... 5-153
'ACT2226, 'ACT2228 Dual $64 \times 1$ and Dual $256 \times 1$
First-In, First-Out Memories ..... 5-167
'ACT2227, 'ACT2229 Dual $64 \times 1$ and Dual $256 \times 1$
First-In, First-Out Memories ..... 5-179
'ACT3632 $512 \times 36 \times 2$ Clocked First-In, First-Out Memory ..... 5-191
'ACT3641$1024 \times 36$ Clocked First-In, First-Out Memory5-217
'ACT7803 $512 \times 18$ Clocked First-In, First-Out Memory ..... 5-241
'ACT7807 $2048 \times 9$ Clocked First-In, First-Out Memory ..... 5-255
'ACT7808 $2048 \times 9$ First-In, First-Out Memory ..... 5-271
'ACT7813 $64 \times 18$ Clocked First-In, First-Out Memory ..... 5-285
'ACT7814$64 \times 18$ First-In, First-Out Memory5-299
'ACT7881 ..... 5-311

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- $64 \times 36$ Clocked FIFO Buffering Data From Port A to Port B
- Mailbox Bypass Register In Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Full Flag ( $\overline{\mathrm{FF}}$ ) and Almost-Full Flag ( $\overline{\mathrm{AF}}$ ) Synchronized by CLKA
- Empty Flag (EF) and Almost-Empty Flag ( $\overline{\text { AE }}$ ) Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


## description

The SN74ABT3611 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns . A $64 \times 36$ dual-port SRAM FIFO buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words are stored in memory. Communication between each port can take place through two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

The SN74ABT3611 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The full flag ( $\overline{\mathrm{FF}}$ ) and almost-full flag ( $\overline{\mathrm{AF}}$ ) of the FIFO are two-stage synchronized to the port clock that writes data to its array (CLKA). The empty flag ( $\overline{\mathrm{EF}}$ ) and almost-empty ( $\overline{\mathrm{AE}}$ ) flag of the FIFO are two-stage synchronized to the port clock that reads data from array (CLKB).
The SN74ABT3611 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

PCB PACKAGE
(TOP VIEW)



NC - No internal connection
$\dagger$ Uses Yamaichi socket IC51-1324-828
functional block diagram


# SN74ABT3611 $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AE}}$ | 0 | Almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E}$ is low when the number of words in the FIFO is less than or equal to the value in the offset register, X . |
| $\overline{\mathrm{AF}}$ | 0 | Almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{\mathrm{AF}}$ is low when the number of empty locations in the FIFO is less than or equal to the value in the offset register, $X$. |
| B0-B35 | 1/O | Port-B data. The 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port $A$ and can be asynchronous or coincident to CLKB. $\overline{\overline{F F}}$ and $\overline{\mathrm{AF}}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AE}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. $\overline{C S A}$ must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{\mathrm{CSB}}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when $\overline{C S B}$ is high. |
| EF | 0 | Empty flag. $\overline{\mathrm{EF}}$ is synchronized to the low-to-high transition of CLKB. When $\overline{\mathrm{EF}}$ is low, the FIFO is empty and reads from its memory are disabled. Data can be read from the FIFO to its output register when $\overline{E F}$ is high. $\overline{\mathrm{EF}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO memory. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| $\overline{\text { FF }}$ | 0 | Full flag. $\overline{F F}$ is synchronized to the low-to-high transition of CLKA. When $\overline{\mathrm{FF}}$ is low, the FIFO is full and writes to its memory are disabled. $\overline{F F}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| FS1, FS0 | 1 | Flag-offset selects. The low-to-high transition of $\overline{\text { RST }}$ latches the values of FSO and FS1, which loads one of four preset values into the almost-full and almost-empty offset register (X). |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects the FIFO output register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is low. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. $\overline{\text { MBF1 }}$ is set high when the device is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\text { MBF2 }}$ is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is set high when the device is reset. |
| $\frac{\text { ODD/ }}{\text { EVEN }}$ | 1 | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | $\begin{gathered} \mathrm{O} \\ (\text { port } \mathrm{A}) \end{gathered}$ | Port-A parity error flag. When any byte applied to terminals A0-A35 fails parity, $\overline{\text { PEFA }}$ is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having $\overline{\operatorname{CSA}}$ low, ENA high, W/ $\overline{\mathrm{R}} A$ low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the AO-A35 inputs. |

Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\overline{\text { PEFB }}$ | (port B) | Port-B parity error flag. When any byte applied to terminals $B 0-B 35$ fails parity, $\overline{\mathrm{PEFB}}$ is low. Bytes are organized as $B 0-B 8, B 9-B 17, B 18-B 26$, and $B 27-B 35$, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having $\overline{C S B}$ low, ENB high, W/R$B$ low, MBB high, and PGB high, the $\overline{\text { PEFB }}$ flag is forced high regardless of the state of the BO-B35 inputs. |
| PGA | 1 | Port-A parity generation. Parity is generated for mail2 register reads from port $A$ when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\text { RST }}$ | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\operatorname{RST}}$ is low. This sets the $\overline{\mathrm{AF}}, \overline{\mathrm{MBF}}$, and $\overline{\mathrm{MBF}}$ flags high and the $\overline{\mathrm{EF}}, \overline{\mathrm{AE}}$, and $\overline{\mathrm{FF}}$ flags low. The low-to-high transition of $\overline{\text { RST }}$ latches the status of the FS1 and FS0 inputs to select almost-full and almost-empty flag offset. |
| W/ $/ \overline{\mathrm{R}} \mathrm{A}$ | 1 | Port-A write/read select. W/信A high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ $\bar{R} A$ is high. |
| W/R̄B | 1 | Port- B write/read select. $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/RBB is high. |

## detailed description

reset
The SN74ABT3611 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of the FIFO and forces the full flag ( $\overline{\mathrm{FF}}$ ) low, the empty flag ( $\overline{E F}$ ) low, the almost-empty flag ( $\overline{\mathrm{AE}}$ ) low, and the almost-full flag ( $\overline{\mathrm{AF}}$ ) high. A reset also forces the mailbox flags ( $\overline{M B F 1}, \overline{M B F 2}$ ) high. After a reset, $\overline{F F}$ is set high after two low-to-high transitions of CLKA. The device must be reset after power up before data is written to its memory.

A low-to-high transition on the $\overline{\text { RST }}$ input loads the almost-full and almost-empty offset register ( X ) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | $L$ | $\uparrow$ | 12 |
| $L$ | $H$ | $\uparrow$ | 8 |
| L | L | $\uparrow$ | 4 |

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{C S A}$ ) and the port-A write/read select (W/RA). The A0-A35 outputs are in the high-impedance state when either CSA or W/RA is high. The AO-A35 outputs are active when both $\overline{C S A}$ and W/RA are low. Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when $\overline{C S A}$ is low, W/ $\bar{R} A$ is high, ENA is high, MBA is low, and $\overline{\mathrm{FF}}$ is high (see Table 2).

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/冨A | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, mail2 register | None |
| L | L | H | L | $\uparrow$ | Active, mail2 register | None |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port $A$. The state of the port- B data ( $\mathrm{B} 0-\mathrm{B} 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port- B write/read select ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ or $\mathrm{W} / \overline{\mathrm{RB}}$ is high. The $\mathrm{BO}-\mathrm{B} 35$ outputs are active when both $\overline{\mathrm{CSB}}$ and W/RB are low. Data is read from the FIFO to the BO-B35 outputs by a low-to-high transition of CLKB when $\overline{C S B}$ is low, W/RB is low, ENB is high, MBB is high, and $\overline{E F}$ is high (see Table 3).

Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | W/湢B | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | None |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | L | L | L | X | Active, FIFO output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO output register | FIFO read |
| L | L | L | H | X | Active, mail1 register | None |
| L | L | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set $\overline{\text { MBF1 high) }}$ |

The setup and hold-time constraints to the port clocks for the port chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port's chip select and write/read select can change states during the setup and hold-time window of the cycle.

## synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to CLKA. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AE}}$ are synchronized to CLKB. Table 4 shows the relationship of the flags to the FIFO.

Table 4. FIFO Flag Operation

| NUMBER OF WORDS in The Fifo | SYNCHRONIZED TO CLKB |  | SYNCHRONIZED TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | EF | $\overline{\mathrm{AE}}$ | $\overline{\text { AF }}$ | $\overline{\text { FF }}$ |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(X+1)$ to [64-( $X+1)]$ | H | H | H | H |
| $(64-X)$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.

## empty flag (EF)

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored.
The FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to the FIFO can be read to the FIFO output register in a minimum of three port-B clock (CLKB) cycles; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two CLKB cycles have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 4).

## full flag (FF)

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is high, an SRAM location is free to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to the FIFO, its write pointer is incremented. The state machine that controls the full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from the FIFO, its previous memory location is ready to be written in a minimum of three port-A clock cycles. A full flag is low if less than two CLKA cycles have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 5).

# SN74ABT3611 <br> $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## almost-empty flag ( $\overline{\mathrm{AE}}$ )

The FIFO almost-empty flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls the almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset). The almost-empty flag is low when the FIFO contains $X$ or less words in memory and is high when the FIFO contains ( $\mathrm{X}+1$ ) or more words.
Two low-to-high transitions on the port-B clock (CLKB) are required after a FIFO write for the almost-empty flag to reflect the new level of fill. The almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains low if two CLKB cycles have not elapsed since the write that filled the memory to the $(X+1)$ level. The almost-empty flag is set high by the second CLKB low-to-high transition after the FIFO write that fills memory to the (X +1 ) level. A low-to-high transition on CLKB begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

## almost-full flag ( $\overline{\mathbf{A F})}$

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). The almost-full flag is low when the FIFO contains ( $64-\mathrm{X}$ ) or more words in memory and is high when the FIFO contains [ $64-(X+1)]$ or less words.

Two low-to-high transitions on the port-A clock (CLKA) are required after a FIFO read for the almost-full flag to reflect the new level of fill. The almost-full flag of a FIFO containing [64-(X+1)] or less words remains low if two CLKA cycles have not elapsed since the read that reduced the number of words in memory to [ $64-(X+1)]$. The almost-full flag is set high by the second CLKA low-to-high transition after the FIFO read that reduces the number of words in memory to $[64-(X+1)]$. A low-to-high transition on CLKA begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the read that reduces the number of words in memory to [ $64-(X+1)]$. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

## mailbox registers

Two 36-bit bypass registers are on the SN74ABT3611 to pass command and control information between port $A$ and port $B$. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by ( $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, and ENA ) with MBA high. A low-to-high transition on CLKB writes $\mathrm{BO}-\mathrm{B} 35$ data to the mail2 register when a port-B write is selected by ( $\overline{C S B}, W / \bar{R} B$, and $E N B$ ) with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.

When the port-B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by ( $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB) with MBB high. The mail2 register flag ( $\overline{\text { MBF2 }}$ ) is set high by a low-to-high transition on CLKA when a port-A read is selected by ( $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{RA}}$, and ENA) with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

## parity checking

The port-A (A0-A35) inputs and port-B (B0-B35) inputs each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on the port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}}$ ). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

## parity checking (continued)

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a low level on the corresponding port parity error flag ( $\overline{\text { PEFA }}, \overline{\mathrm{PEFB}}$ ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, and port- B bytes are arranged as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$. When odd/even parity is selected, a port parity error flag (PEFA, $\overline{P E F B})$ is low if any byte on the port has an odd/even number of low levels applied to its bits.

The four parity trees used to check the AO-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads ( $\mathrm{PGA}=$ high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity error flag ( $\overline{\mathrm{PEFA}}$ ) is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads ( $\mathrm{PGB}=$ high). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, W/RB low, MBB high, and PGB high, the port-B parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held high regardless of the levels applied to the B0-B35 inputs.

## parity generation

A high level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the SN74ABT3611 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB) for a rising edge of CLKB used to read a new word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus (BO-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port write/read select ( $\mathrm{W} / \overline{\mathrm{R}} A, W / \overline{\mathrm{R}} \mathrm{B}$ ) input is low, the port mail select (MBA, MBB) input is high, chip select ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CS} \bar{B}}$ ) is low, enable (ENA, ENB) is high, and port parity generate select (PGA, PGB) is high. Generating parity for mail-register data does not change the contents of the register.


Figure 1. Device Reset Loading the X Register With the Value of Eight


Figure 2. FIFO1-Write-Cycle Timing


Figure 3. FIFO-Read-Cycle Timing

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{FF}}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, the transition of $\overline{\mathrm{EF}}$ high may occur one CLKB cycle later than shown.

Figure 4. EF-Flag Timing and First Data Read When the FIFO Is Empty

$\dagger_{\text {sk1 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{F F}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less $\mathrm{t}_{\mathrm{sk} 1}, \overline{\mathrm{FF}}$ may transition high one CLKA cycle later than shown.

Figure 5. $\overline{\text { FF-Flag Timing and First Available Write When the FIFO Is Full }}$

$\dagger t_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, $\overline{A E}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).
Figure 6. Timing for $\overline{A E}$ When the FIFO Is Almost Empty

$\ddagger t_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}$, $\overline{\mathrm{AF}}$ may transition high one CLKB cycle later than shown. NOTE A: FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L)$, FIFO read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).

Figure 7. Timing for $\overline{\mathrm{AF}}$ When the FIFO Is Almost Full


NOTE A: Port-B parity generation off ( $\mathrm{PGB}=\mathrm{L}$ )
Figure 8. Timing for Mail1 Register and MBF1 Flag

## SN74ABT3611 <br> $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS127C-JULY 1992-REVISED APRIL 1994


NOTE A: Port-A parity generation off (PGA = L )
Figure 9. Timing for Mal12 Register and MBF2 Flag


NOTE A: $\overline{\mathrm{CSA}}=\mathrm{L}$ and $E N A=H$
Figure 10. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


NOTE $A: \overline{C S B}=L$ and $E N B=H$
Figure 11. ODD/EVEN, W/RB, MBB, and PGB to $\overline{\text { PEFB }}$ Timing

## SN74ABT3611

$64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS127C - JULY 1992 - REVISED APRIL 1994


NOTE A: ENA = H
Figure 12. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: ENB = H
Figure 13. Parity-Generation Timing When Reading From the Mail1 Register

## SN74ABT3611 $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | 0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\text {I }}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{I}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ | ........... $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{Cc}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 500 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Uupply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}^{\mathrm{I}}$ | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC | $V_{C C}=5.5 \mathrm{~V}$, | $10=0 \mathrm{~mA}$, | $V_{1}=V_{C C}$ or GND | Outputs high |  |  | 60 | mA |
|  |  |  |  | Outputs low |  |  | 130 |  |
|  |  |  |  | Outputs disabled |  |  | 60 |  |
| $\mathrm{C}_{i}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

[^12]
## SN74ABT3611

$64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS127C - JULY 1992 - REVISED APRIL 1994
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 13)

|  |  | 'ABT3611-15 |  | 'ABT3611-20 |  | 'ABT3611-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | MHz |
| $\begin{aligned} & t_{\mathrm{w} \text { (CLKH }} \\ & )^{2} \end{aligned}$ | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and $B 0-B 35$ before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{EN} 1$ ) | Setup time, $\overline{C S A}, W / \bar{R} A$ before CLKA $\uparrow ; \overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$, before CLKB $\uparrow$ | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su(EN2) }}$ | Setup time, ENA before CLKA $\uparrow$; ENB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su(EN3) }}$ | Setup time, MBA before CLKAT; ENB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}$ (PG) | Setup time, ODD/EVEN and PGB before CLKB $\uparrow \dagger$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}$ (RS) | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\uparrow \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su(FS) }}$ | Setup time, FS0 and FS1 before RST high | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN1) | Hold time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R} A}$ after CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN2) | Hold time, ENA after CLKA ${ }^{\text {; }}$ ENB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN3) | Hold time, MBA after CLKA $\uparrow$; MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{PG})$ | Hold time, ODD/EVEN and PGB after CLKB $\dagger \dagger$ | 0 |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\uparrow$ or CLKB $\uparrow \ddagger$ | 6 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST }}$ high | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {sk1 }}{ }^{\text {§ }}$ | Skew time between CLKA $\uparrow$ and CLKBT for $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$, $\overline{F F A}$, and $\overline{F F B}$ | 8 |  | 8 |  | 10 |  | ns |
| $t_{\text {sk2 }}{ }^{\text {§ }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$, $\overline{\mathrm{AFA}}$, and $\overline{\mathrm{AFB}}$ | 9 |  | 16 |  | 20 |  | ns |

† Only applies for a rising edge of CLKB that does a FIFO read
$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 13)

| PARAMETER |  | 'ABT3611-15 |  | 'ABT3611-20 |  | 'ABT3611-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t^{\text {pd }}$ (C-FF) | Propagation delay time, CLKA $\uparrow$ to $\overline{\bar{F}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{EF})$ | Propagation delay time, CLKB $\uparrow$ to $\overline{E F}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{p d}(C-A E)$ | Propagation delay time, CLKB $\uparrow$ to $\overline{\mathrm{AE}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA to $\overline{\mathrm{AF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| ${ }^{\text {tpd(C-MF) }}$ | Propagation delay time, CLKA to $\overline{\text { MBF1 }}$ low or $\overline{\text { MBF2 }}$ high and CLKB $\uparrow$ to $\overline{M B F 2}$ low or $\overline{M B F 1}$ high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| ${ }^{\text {tpd(C-MR) }}$ | Propagation delay time, CLKA $\uparrow$ to B0-B35t and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 12 | 3 | 14 | 3 | 16 | ns |
| tpd(M-DV) | Propagation delay time, MBB to $\mathrm{BO} 0-\mathrm{B} 35$ valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| $t_{\text {pd( }}$ (D-PE) | Propagation delay time, A0-A35 valid to $\overline{\text { PEFA }}$ valid; B0-B35 valid to $\overline{P E F B}$ valid | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| $t_{\text {pd }}(\mathrm{O}-\mathrm{PE})$ | Propagation delay time, ODD/EVEN to $\overline{\text { PEFA }}$ and $\overline{\text { PEFB }}$ | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| $\mathrm{t}_{\mathrm{pd}(\mathrm{O}-\mathrm{PB})^{\text {§ }}}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 12 | 2 | 13 | 2 | 15 | ns |
| $t_{\text {pd(E-PE) }}$ | Propagation delay time, $\overline{C S A}, ~ E N A, ~ W / \bar{R} A, M B A, ~ o r ~ P G A ~ t o ~$ $\overline{\text { PEFA }}$; $\overline{C S B}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R} B}, \mathrm{MBB}$, or PGB to $\overline{\text { PEFB }}$ | 1 | 12 | 1 | 13 | 1 | 15 | ns |
| $t_{\text {pd }(\mathrm{E}-\mathrm{PB})^{\text {® }}}{ }^{\text {§ }}$ | Propagation delay time, $\overline{C S A}, ~ E N A, ~ W / \bar{R} A, ~ M B A, ~ o r ~ P G A ~ t o ~$ <br>  to parity bits (B8, B17, B26, B35) | 3 | 14 | 3 | 15 | 3 | 16 | ns |
| ${ }_{\text {t }}^{\text {pd }}$ (R-F) | Propagation delay time, $\overline{\mathrm{RST}}$ to $\overline{\mathrm{AE}}$ low and ( $\overline{\mathrm{AF}}, \overline{\mathrm{MBF}}, \overline{\mathrm{MBF}}$ ) high | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and W/R्रA low to A0-A35 active and $\overline{\mathrm{CSB}}$ low and $\overline{\mathrm{W}} / \mathrm{RB}$ high to $\mathrm{BO}-\mathrm{B} 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| $t_{\text {dis }}$ | Disable time, $\overline{C S A}$ or W/R̄A high to A0-A35 at high impedance and $\overline{\mathrm{CSB}}$ high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to $\mathrm{BO}-\mathrm{B} 35$ at high impedance | 1 | 9 | 1 | 10 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.
§ Only applies when reading data from a mail register

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 14

## calculating power dissipation

The I ${ }_{C C(f)}$ data for the graph was taken while simultaneously reading and writing the FIFO on the SN74ACT3611 with CLKA and CLKB operating at frequency $f_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.

With $I_{C C(f)}$ taken from Figure 14, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the SN74ABT3611 can be calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}(\mathrm{f})}+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)^{2} \times \mathrm{f}_{\mathrm{O}}\right)
$$

where:
$C_{L}=$ output capacitive load
$\mathrm{f}_{\mathrm{O}}=$ switching frequency of an output
$\mathrm{V}_{\mathrm{OH}}=$ high-level output voltage
$\mathrm{V}_{\mathrm{OL}}=$ low-level output voltage
When no reads or writes are occurring on the SN74ABT3611, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $\mathrm{f}_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE A: Includes probe and jig capacitance
Figure 15. Load Circuit and Voltage Waveforms

# SN74ABT3612 <br> $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent $64 \times 36$ Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- $\overline{\mathrm{EFA}}, \overline{\mathrm{FFA}}, \overline{\mathrm{AEA}}$, and $\overline{\mathrm{AFA}}$ Flags Synchronized by CLKA
- $\overline{E F B}, \overline{F F B}, \overline{A E B}$, and $\overline{A F B}$ Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


## description

The SN74ABT3612 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns . Two independent $64 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

The SN74ABT3612 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The full flag ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) and almost-full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ ) and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN74ABT3612 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

NC - No internal connection


NC - No internal connection
† Uses Yamaichi socket IC51-1324-828

## functional block diagram



Terminal Functions

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\text { AEA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\overline{A E A}$ is low when the number of words in FIFO2 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AEB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E B}$ is low when the number of words in FIFO1 is less than or equal to the value in the offset register, X. |
| $\overline{\text { AFA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{A F A}$ is low when the number of empty locations in FIFO1 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AFB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. $\overline{A F B}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in the offset register, X . |
| B0-B35 | 1/0 | Port-B data. The 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. $\overline{E F A}, \overline{F F A}, \overline{A F A}$, and $\overline{A E A}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. $\overline{E F B}, \overline{F F B}, \overline{A F B}$, and $\overline{A E B}$ are synchronized to the low-to-high transition of CLKB. |
| CSA | 1 | Port-A chip select. $\overline{\text { CSA }}$ must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when $\overline{C S A}$ is high. |
| $\overline{C S B}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B . The B0-B35 outputs are in the high-impedance state when $\overline{C S B}$ is high. |
| EFA | $\underset{\text { (port A) }}{0}$ | Port-A empty flag. EFA is synchronized to the low-to-high transition of CLKA. When EFA is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is high. EFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory. |
| $\overline{\text { EFB }}$ | $\underset{\text { (port B) }}{0}$ | Port-B empty flag. EFB is synchronized to the low-to-high transition of CLKB. When EFB is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when $\overline{E F B}$ is high. $\overline{E F B}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FFA | $\underset{\text { (port A) }}{\mathrm{O}}$ | Port-A full flag. FFA is synchronized to the low-to-high transition of CLKA. When FFA is low, FIFO1 is full and writes to its memory are disabled. FFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| $\overline{\text { FFB }}$ | $\underset{\text { (port B) }}{0}$ | Port-B full flag. $\overline{F F B}$ is synchronized to the low-to-high transition of CLKB. When FFB is low, FIFO2 is full and writes to its memory are disabled. $\overline{\text { FFB }}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset. |
| FS1, FS0 | 1 | Flag offset selects. The low-to-high transition of $\overline{\text { RST }}$ latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\mathrm{MBF}} 1$ is low. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high when the device is reset. |

## $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS129D - JULY 1992 - REVISED JANUARY 1994
Terminal Functions (Continued)

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\mathrm{MBF} 2}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is set high when the device is reset. |
| $\frac{\text { ODD }}{\text { EVEN }}$ | 1 | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | $\underset{(\text { port } A)}{\mathrm{O}}$ | Port-A parity error flag. When any byte applied to terminals AO-A35 fails parity, PEFA is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the AO-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having W/RA low, MBA high, and PGA high, the $\overline{\text { PEFA }}$ flag is forced high regardless of the state of the A0-A35 inputs. |
| $\overline{\text { PEFB }}$ | $\stackrel{\mathrm{O}}{\text { (port B) }}$ | Port-B parity error flag. When any byte applied to terminals $\mathrm{BO}-\mathrm{B} 35$ fails parity, $\overline{\mathrm{PEFB}}$ is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/R̄B low, MBB high, and PGB high, the PEFB flag is forced high regardless of the state of the B0-B35 inputs. |
| PGA | 1 | Port-A parity generation. Parity is generated for data reads from port A when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port $B$ when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\text { RST }}$ | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is low. This sets the $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF}}$, and $\overline{\mathrm{MBF}}$ flags high and the $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFA}}$, and $\overline{\mathrm{FFB}}$ flags low. The low-to-high transition of $\overline{\text { RST }}$ latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. |
| W/RA | 1 | Port-A write/read select. W/ $\bar{R} A$ high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R}} A$ is high. |
| W/RB | 1 | Port-B write/read select. $W / \bar{R} B$ high selects a write operation and a low selects a read operation on port $B$ for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R}} \mathrm{B}$ is high. |

## detailed description

## reset

The SN74ABT3612 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) low, the empty flags ( $\overline{E F A}, \overline{\mathrm{EFB}}$ ) low, the almost-empty flags ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flags ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. A reset also forces the mailbox flags ( $\overline{\mathrm{MBF1}}, \overline{\mathrm{MBF}}$ ) high. After a reset, $\overline{\mathrm{FFA}}$ is set high after two low-to-high transitions of CLKA and FFB is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.
A low-to-high transition on the $\overline{\operatorname{RST}}$ input loads the almost-full and almost-empty offset register ( X ) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

## reset (continued)

Table 1. Flag Programming

| FS1 | FS0 | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | L | $\uparrow$ | 12 |
| L | $H$ | $\uparrow$ | 8 |
| L | L | $\uparrow$ | 4 |

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{C S A}$ ) and the port-A write/read select (W/RA). The AO-A35 outputs are in the high-impedance state when either CSA or W/RA is high. The A0-A35 outputs are active when both $\overline{\text { CSA }}$ and W/信A are low. Data is loaded into FIFO1 from the A0-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/ $\bar{R} A$ is high, ENA is high, MBA is low, and FFA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/RA is low, ENA is high, MBA is low, and EFA is high (see Table 2).

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/偪A | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port A . The state of the port- B data ( $\mathrm{B} 0-\mathrm{B} 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port- B write/read select ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ). The $\mathrm{BO}-\mathrm{B} 35$ outputs are in the high-impedance state when either $\overline{C S B}$ or $W / \bar{R} B$ is high. The $B 0-B 35$ outputs are active when both $\overline{C S B}$ and W/RB are low.
Data is loaded into FIFO2 from the B0-B35 inputs on a low-to-high transition of CLKB when $\overline{C S B}$ is low, W/RB is high, ENB is high, MBB is low, and $\overline{\text { FFB }}$ is high. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when $\overline{C S B}$ is low, W/ $\overline{R B}$ is low, $E N B$ is high, MBB is high, and $\overline{E F B}$ is high (see Table 3).
The setup and hold time constraints to the port clocks for the port chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects (W/ $\bar{R} A, W / \bar{R} B)$ are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select may change states during the setup and hold time window of the cycle.

FIFO write/read operation (continued)
Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | W/伿B | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | L | L | L | X | Active, FIFO1 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | L | L | H | X | Active, mail1 register | None |
| L | L | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 high) |

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronous'y to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). EFA, $\overline{A E A}, \overline{F F A}$, and $\overline{\text { AFA }}$ are synchronized to CLKA. $\overline{E F B}, \overline{A E B}, \overline{F F B}$, and $\overline{A F B}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS IN FIFO1† | SYNCHRONIZEDTO CLKB |  | SYNCHRONIZEDTO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | EFB | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | FFA |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(X+1)$ to [64-( $\mathrm{X}+1)$ ] | H | H | H | H |
| $(64-X)$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.
Table 5. FIFO2 Flag Operation

| NUMBER OF WORDS <br> IN FIFO2 $\dagger$ | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | EFA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | $\overline{\text { FFB }}$ |
| 0 | L | L | $H$ | $H$ |
| 1 to $X$ | $H$ | L | $H$ | $H$ |
| $(X+1)$ to $[64-(X+1)]$ | $H$ | $H$ | $H$ | $H$ |
| $(64-X)$ to 63 | $H$ | $H$ | L | $H$ |
| 64 | $H$ | $H$ | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.

# SN74ABT3612 <br> $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## empty flags ( $\overline{E F A}, \overline{E F B}$ )

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored.
The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.
A low-to-high transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 6 and 7).

## full flags ( $\overline{F F A}, \overline{F F B}$ )

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls the full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock; therefore, a full flag is low if less than two cycles of the full flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on a full flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\text {sk1 }}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 8 and 9 ).

## almost-empty flags ( $\overline{A E A}, \overline{A E B})$

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-empty flag is low when the FIFO contains $X$ or less words in memory and is high when the FIFO contains $(X+1)$ or more words.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

## almost-full flags ( $\overline{A F A}, \overline{A F B}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-full flag is low when the FIFO contains ( $64-\mathrm{X}$ ) or more words in memory and is high when the FIFO contains [ $64-(X+1)]$ or less words.
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [ $64-(\mathrm{X}+1)$ ] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of words in memory to $[64-(X+1)]$. An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of words in memory to [64-(X + 1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the read that reduces the number of words in memory to [64-(X+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## maiibox registers

Each FIFO has a 36 -bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by CSA, W/RA, and ENA and MBA is high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by CSB, W/ $\overline{\mathrm{RB}}$, and ENB and MBB is high. Writing data to a mail register sets the corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When a port's data outputs are active, the data on the bus comes from the FIFO output register when the port mailbox-select input (MBA, MBB) is low and from the mail register when the port mailbox-select input is high. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{C S B}, W / \overline{R B}$, and ENB and MBB is high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA is high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

## parity checking

The port-A inputs (A0-A35) and port-B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on the port parity error flag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a low level on the corresponding port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}}$ ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. When odd/even parity is selected, a port parity error flag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ) is low if any byte on the port has an odd/even number of low levels applied to the bits.

# SN74ABT3612 <br> $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

parity checking (continued)
The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with W/信A low, $\overline{C S A}$ low, ENA high, MBA high, and PGA high, the port-A parity error flag ( $\overline{\mathrm{PEFA}})$ is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the BO - B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads ( $\mathrm{PGB}=$ high). When a port-B read from the mail1 register with parity generation is selected with W/RB low, $\overline{\mathrm{CSB}}$ low, ENB high, MBB high, and PGB high, the port-B parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held high regardless of the levels applied to the B0-B35 inputs.

## parity generation

A high level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the SN74ABT3612 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port- B bytes are arranged as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port- B bus ( $\mathrm{BO}-\mathrm{B} 35$ ) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port write/read select (W/ $\bar{R} A, W / \bar{R} B)$ input is low, the port mail select (MBA, MBB) input is high, chip select ( $\overline{C S A}, \overline{C S B}$ ) is low, enable (ENA, ENB) is high, and port parity generate select (PGA, PGB) is high. Generating parity for mail-register data does not change the contents of the register.


Figure 1. Device Reset Loading the $\mathbf{X}$ Register With the Value of Eight

$\dagger$ Written to FIFO1
Figure 2. Port-A Write-Cycle Timing for FIFO1


Figure 3. Port-B Write-Cycle Timing for FIFO2

$\dagger$ Read from FIFO1
Figure 4. Port-B Read-Cycle Timing for FIFO1

$\dagger$ Read from FIFO2
Figure 5. Port-A Read-Cycle Timing for FIFO2

$\dagger_{\text {sk1 }}$ is the minimumtime between a rising CLKA edge and a rising CLKB edge for $\overline{E F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, the transition of $\overline{\mathrm{EFB}}$ high may occur one CLKB cycle later than shown.

Figure 6. EFB-Flag Timing and First Data Read When FIFO1 Is Empty

## SN74ABT3612

$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS129D - JULY 1992 - REVISED JANUARY 1994

$\dagger_{\mathrm{sk} 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{E F A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{s k 1}$, the transition of $\overline{E F A}$ high may occur one CLKA cycle later than shown.

Figure 7. EFA-Flag Timing and First Data Read When FIFO2 Is Empty

$\dagger^{t_{\text {sk } 1}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{F F A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {Sk } 1}$, $\overline{\mathrm{FFA}}$ may transition high one CLKA cycle later than shown.

Figure 8. $\overline{\text { FFA }}$-Flag Timing and First Available Write When FIFO1 Is Full

## SN74ABT3612

$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS129D - JULY 1992 - REVISED JANUARY 1994

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{F F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk } 1}$, FFB may transition high one CLKB cycle later than shown.

Figure 9. $\overline{\text { FFB-Flag Timing and First Available Write When FIFO2 Is Full }}$

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}, \overline{\mathrm{AEB}}$ may transition high one CLKB cycle later than shown. NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).

Figure 10. Timing for $\overline{A E B}$ When FIFO1 Is Almost Empty

$\dagger_{t}{ }_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\text { AEA }}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk2 }}$, $\overline{\text { AEA }}$ may transition high one CLKA cycle later than shown. NOTE A: FIFO2 write ( $\overline{C S B}=L, W / \bar{R} B=H, M B B=L$ ), FIFO2 read ( $\overline{C S A}=L, W / \bar{R} A=L, M B A=L$ ).

Figure 11. Timing for $\overline{A E A}$ When FIFO2 Is Almost Empty

$\dagger_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\text { AFA }}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}, \overline{\text { AFA }}$ may transition high one CLKB cycle later than shown.
NOTE A: $\operatorname{FIFO1}$ write ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{H}, \mathrm{MBA}=\mathrm{L})$, $\mathrm{FIFO1}$ read ( $\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{L}, \mathrm{MBB}=\mathrm{L})$.
Figure 12. Timing for $\overline{\text { AFA }}$ When FIFO1 Is Almost Full

$\dagger t_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk2 }}, \overline{\mathrm{AFB}}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( $\overline{C S B}=L, W / \bar{R} B=H, M B B=L$ ), FIFO2 read ( $\overline{C S A}=L, W / \bar{R} A=L, M B A=L$ ).
Figure 13. Timing for $\overline{\mathrm{AFB}}$ When FIFO2 Is Almost Full


NOTE A: Port-B parity generation off ( $\mathrm{PGB}=\mathrm{L}$ )
Figure 14. Timing for Mail1 Register and MBF1 Flag


NOTE A: Port-A parity generation off (PGA $=\mathrm{L}$ )
Figure 15. Timing for Mail2 Register and MBF2 Flag


NOTE A: ENA is high and $\overline{C S A}$ is low.
Figure 16. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


NOTE A: ENB is high and $\overline{C S B}$ is low.
Figure 17. ODD/EVEN, W/RB, MBB, and PGB to $\overline{\text { PEFB }}$ Timing
$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY


NOTE A: ENA is high.
Figure 18. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: ENB is high.
Figure 19. Parity-Generation Timing When Reading From the Mail1 Register

## SN74ABT3612 $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through $V_{C C}$ or GND ..... $\pm 500 \mathrm{~mA}$
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  | 0.8 | V |
| $\mathrm{IOH}^{\text {I }}$ | High-level output current |  | -4 | mA |
| lOL | Low-level output current |  | 8 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| Ioz | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC | $V_{C C}=5.5 \mathrm{~V}$, | $10=0 \mathrm{~mA}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | Outputs high |  |  | 60 | mA |
|  |  |  |  | Outputs low |  |  | 130 | mA |
|  |  |  |  | Outputs disabled |  |  | 60 | mA |
| $\mathrm{C}_{i}$ | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 19)

|  |  | 'ABT3612-15 |  | 'ABT3612-20 |  | 'ABT3612-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {w }}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{W}}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $t_{s u}$ (EN1) | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ before CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ before CLKB $\uparrow$ | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su(EN2) }}$ | Setup time, ENA before CLKA $\uparrow$; ENB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su(EN3) }}$ | Setup time, MBA before CLKA $\uparrow$; MBB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $t_{\text {su }}$ (PG) | Setup time, ODD/EVEN and PGA before CLKAT; ODD/EVEN and PGB before CLKB $\uparrow \dagger$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{RS}$ ) | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\uparrow \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {Su }}$ (FS) | Setup time, FS0 and FS1 before RST high | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| th(EN1) | Hold time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ after CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ after CLKB $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |
| th(EN2) | Hold time, ENA after CLKA $\uparrow$; ENB after CLKB $\uparrow$ | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| th(EN3) | Hold time, MBA after CLKA $\uparrow$; MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| $t h n(P G) ~_{\text {( }}$ | Hold time, ODD/EVEN and PGA after CLKAT; ODD/EVEN and PGB after CLKB $\uparrow \dagger$ | 1 |  | 1 |  | 1 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\uparrow$ or CLKB $\uparrow \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after RST high | 4 |  | 4 |  | 4 |  | ns |
| $t_{\text {sk1 }}{ }^{\text {§ }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$, $\overline{\mathrm{FFA}}$, and $\overline{\mathrm{FFB}}$ | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {sk2 }}{ }^{\text {§ }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$, $\overline{\mathrm{AFA}}$, and $\overline{\mathrm{AFB}}$ | 9 |  | 16 |  | 20 |  | ns |

$\dagger$ Only applies for a clock edge that does a FIFO read
$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 19)

| PARAMETER |  | 'ABT3612-15 |  | 'ABT3612-20 |  | 'ABT3612-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, CLKA $\uparrow$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{p d}(C-F F)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{FFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{FFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(C-E F)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{EFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{EFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{p d}(C-A E)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AEA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AEB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{p d}(C-A F)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd(C-MF) }}$ | Propagation delay time, CLKA to $\overline{\mathrm{MBF} 1}$ low or $\overline{\mathrm{MBF} 2}$ high and CLKB $\uparrow$ to $\overline{\mathrm{MBF} 2}$ low or $\overline{\mathrm{MBF} 1}$ high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{MR})$ | Propagation delay time, CLKA $\uparrow$ to $\mathrm{BO}-\mathrm{B} 35 \dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| ${ }^{\text {tpd }}$ (M-DV) | Propagation delay time, MBA to AO-A35 valid and MBB to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| $t_{\text {pd(D-PE) }}$ | Propagation delay time, A0-A35 valid to PEFA valid; B0-B35 valid to $\overline{\text { PEFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| tpd(O-PE) | Propagation delay time, ODD/EVEN to $\overline{\mathrm{PEFA}}$ and $\overline{\text { PEFB }}$ | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| $t_{\text {pd }}(\mathrm{O}-\mathrm{PB})^{\S}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 11 | 2 | 12 | 2 | 14 | ns |
| $t_{p d}(E-P E)$ | Propagation delay time, W/ $\bar{R} A, \overline{C S A}, ~ E N A, ~ M B A, ~ o r ~ P G A ~ t o ~$ $\overline{\text { PEFA; }}$, $/ \bar{R} B, \overline{C S B}, ~ E N B, ~ M B B$, or PGB to PEFB | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $t_{p d}(E-P B)^{\S}$ | Propagation delay time, W/ $\bar{R} A, \overline{C S A}, ~ E N A, ~ M B A, ~ o r ~ P G A ~ t o ~$ parity bits (A8, A17, A26, A35); W/त्RB, $\overline{C S B}, E N B, M B B$, or PGB to parity bits (B8, B17, B26, B35) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| $t_{p d}(R-F)$ | Propagation delay time, $\overline{\mathrm{RST}}$ to $(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}})$ low and $(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$, $\overline{\mathrm{MBF}}$, $\overline{\mathrm{MBF}} 2$ ) high. | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ low to $\mathrm{A} 0-\mathrm{A} 35$ active and $\overline{\mathrm{CSB}}$ low and $\bar{W} / R B$ high to $B 0-B 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| $t_{\text {dis }}$ | Disable time, $\overline{\mathrm{CSA}}$ or $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ high to A0-A35 at high impedance and $\overline{\mathrm{CSB}}$ high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to BO - B 35 at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.
§ Only applies when reading data from a mail register

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 20

## calculating power dissipation

The $\mathrm{I}_{\mathrm{CC}(\mathrm{f})}$ current for the graph in Figure 20 was taken while simultaneously reading and writing the FIFO on the SN74ACT3612 with CLKA and CLKB set to $\mathrm{f}_{\text {clock. }}$.All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.
With ICC(f) taken from Figure 20, the maximum dynamic power dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) of the SN74ABT3612 can be calculated by:

$$
P_{D}=V_{C C} \times I_{C C(f)}+\sum\left(C_{L} \times V_{C C} \times\left(V_{O H}-V_{O L}\right) \times f_{0}\right)
$$

where:
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output
$\mathrm{V}_{\mathrm{OH}}=$ high-level output voltage
$\mathrm{V}_{\mathrm{OL}}=$ low-level output voltage
When no reads or writes are occurring on the SN74ABT3612, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $\mathrm{f}_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


Figure 21. Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- $64 \times 36$ FIFO Buffering Data From Port A to Port B
- Mailbox Bypass Registers in Each Direction
- Dynamic Port-B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte)
- Selection of Big- or Little-Endian Format for Word and Byte Bus Sizes
- Three Modes of Byte-Order Swapping on Port B
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- $\overline{F F}$ and $\overline{A F}$ Flags Synchronized by CLKA
- $\overline{E F}$ and $\overline{A E}$ Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Quad Flat Package (PQ)


## description

The SN74ABT3613 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns . A $64 \times 36$ dual-port SRAM FIFO on board the chip buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be output in 36 -bit, 18 -bit, and 9 -bit formats with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFO via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port.

The SN74ABT3613 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses controlled by a synchronous interface.

The full flag and almost-full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost-empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN74ABT3613 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

PCB PACKAGE
(TOP VIEW)


NC - No internal connection


NC - No internal connection
† Uses Yamaichi socket IC51-1324-828

## SN74ABT3613

$64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS128C-JULY 1992-REVISED MARCH 1994
functional block diagram


## Terminal Functions

| TERMINAL NAME | $1 / 0$ | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AE}}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E}$ is low when the number of 36 -bit words in the FIFO is less than or equal to the value in the offset register, X . |
| $\overline{\mathrm{AF}}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{\mathrm{AF}}$ is low when the number of 36 -bit empty locations in the FIFO is less than or equal to the value in the offset register, X . |
| B0-B35 | 1/0 | Port-B data. The 36-bit bidirectional data port for side B. |
| $\overline{B E}$ | 1 | Big-endian select. Selects the bytes on port B used during byte or word FIFO reads. A low on $\overline{B E}$ selects the most significant bytes on B0-B35 for use, and a high selects the least significant bytes. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. Port-B byte swapping and data port sizing operations are also synchronous to the low-to-high transition of CLKB. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AE}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. $\overline{\text { CSA }}$ must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{\mathrm{CSB}}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| $\overline{E F}$ | $\underset{\text { (port B) }}{\mathrm{O}}$ | Empty flag. $\overline{\mathrm{EF}}$ is synchronized to the low-to-high transition of CLKB. When $\overline{\mathrm{EF}}$ is low, the FIFO is empty and reads from its memory are disabled. Data can be read from the FIFO to the output register when $\overline{E F}$ is high. $\overline{\mathrm{EF}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO memory. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| $\overline{\text { FF }}$ | $\underset{\text { (port A) }}{\mathrm{O}}$ | Full flag. $\overline{\mathrm{FF}}$ is synchronized to the low-to-high transition of CLKA. When $\overline{\mathrm{FF}}$ is low, the FIFO is full and writes to its memory are disabled. $\overline{F F}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| FS1, FS0 | 1 | Flag offset selects. The low-to-high transition of $\overline{\text { RST }}$ latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, mail2 register data is output. |
| $\overline{\mathrm{MBF} 1}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and both $\mathrm{SIZ1}$ and $\mathrm{SIZ0}$ are high. MBF1 is set high when the device is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\text { MBF2 }}$ is low. $\overline{\text { MBF2 }}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is set high when the device is reset. |
| $\frac{\text { ODD } /}{\text { EVEN }}$ | 1 | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | $\underset{\text { (port A) }}{\mathrm{O}}$ | Port-A parity error flag. When any byte applied to terminals AO-A35 fails parity, PEFA is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35 with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the AO-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA; therefore, if a mail2 read with parity generation is set up by having $\overline{\mathrm{CSA}}$ low, ENA high, W/ $\overline{\mathrm{R}} A$ low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the AO-A35 inputs. |

Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\overline{\text { PEFB }}$ | $\stackrel{\mathrm{O}}{\text { (port B) }}$ | Port-B parity error flag. When any valid byte applied to terminals $\mathrm{BO}-\mathrm{B} 35$ fails parity, $\overline{\mathrm{PEFB}}$ is low. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$ with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port B . The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB; therefore, if a mail1 read with parity generation is set up by having $\overline{C S B}$ low, ENB high, W/ $\overline{\mathrm{R}} \mathrm{B}$ low, SIZ1 and SIZO high, and PGB high, the PEFB flag is forced high regardless of the state of the B0-B35 inputs. |
| PGA | 1 | Port-A parity generation. Parity is generated for data reads from the mail2 register when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port $B$ when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\mathrm{RST}}$ | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is low. This sets the $\overline{\mathrm{AF}}, \overline{\mathrm{MBF}}$, and $\overline{\mathrm{MBF}}$ flags high and the $\overline{\mathrm{EF}}, \overline{\mathrm{AE}}$, and $\overline{\mathrm{FF}}$ flags low. The low-to-high transition of $\overline{\text { RST }}$ latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. |
| SIZ0, SIZ1 | $\stackrel{1}{(\text { port B) }}$ | Port-B bus size selects. The low-to-high transition of CLKB latches the states of SIZO, SIZ1, and $\overline{\mathrm{BE}}$, and the following low-to-high transition of CLKB implements the latched states as a port-B bus size. Port-B bus sizes can be long word, word, or byte. A high on both SIZ0 and SIZ1 accesses the mailbox registers for a port-B 36-bit write or read. |
| SW0, SW1 | $\begin{gathered} 1 \\ \text { (port B) } \end{gathered}$ | Port-B byte swap selects. At the beginning of each long word FIFO read, one of four modes of byte-order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. |
| W/RA | 1 | Port-A write/read select. W/ $\bar{R} A$ high selects a write operation and a low selects a read operation on port $A$ for a low-to-high transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R}} A$ is high. |
| W/RB | 1 | Port- B write/read select. $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R} B}$ is high. |

## detailed description

## reset

The SN74ABT3613 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flag ( $\overline{\mathrm{FF}}$ ) low, the empty flag ( $\overline{\mathrm{EF} \text { ) low, the almost-empty flag ( } \overline{\mathrm{AE}} \text { ) low, and the almost-full flag ( } \overline{\mathrm{AF}} \text { ) high. A reset also forces the mailbox flags }{ }^{\text {a }} \text {. }}$ (MBF1, MBF2) high. After a reset, $\overline{F F}$ is set high after two low-to-high transitions of CLKA. The device must be reset after power up before data is written to its memory.
A low-to-high transition on the $\overline{\operatorname{RST}}$ input loads the almost-full and almost-empty offset register ( X ) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| H | H | $\uparrow$ | 16 |
| H | L | $\uparrow$ | 12 |
| L | H | $\uparrow$ | 8 |
| L | L | $\uparrow$ | 4 |

## FIFO write／read operation

The state of the port－A data（AO－A35）outputs is controlled by the port－A chip select（ $\overline{\mathrm{CSA}}$ ）and the port－A write／read select（ $W / \bar{R} A$ ）．The A0－A35 outputs are in the high－impedance state when either $\overline{\text { CSA }}$ or W／R $A$ is high．The AO－A35 outputs are active when both $\overline{C S A}$ and W／RA are low．Data is loaded into the FIFO from the A0－A35 inputs on a low－to－high transition of CLKA when CSA is low，W／$\overline{\mathrm{R}} A$ is high，ENA is high，MBA is low， and FFA is high（see Table 2）．

Table 2．Port－A Enable Function Table

| $\overline{\text { CSA }}$ | W／偪A | ENA | MBA | CLKA | A0－A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high－impedance state | None |
| L | H | L | X | X | In high－impedance state | None |
| L | H | H | L | $\uparrow$ | In high－impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high－impedance state | Mail1 write |
| L | L | L | L | X | Active，mail2 register | None |
| L | L | H | L | $\uparrow$ | Active，mail2 register | None |
| L | L | L | H | X | Active，mail2 register | None |
| L | L | H | H | $\uparrow$ | Active，mail2 register | Mail2 read（set $\overline{\text { MBF2 }}$ high） |

The state of the port－B data（ $\mathrm{B} 0-\mathrm{B} 35$ ）outputs is controlled by the port－B chip select（ $\overline{\mathrm{CSB}}$ ）and the port－B write／read select（ $W / \overline{\mathrm{R}} \mathrm{B}$ ）．The $B 0-B 35$ outputs are in the high－impedance state when either $\overline{\mathrm{CSB}}$ or $W / \overline{\mathrm{R}} \mathrm{B}$ is high．The B0－B35 outputs are active when both $\overline{C S B}$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ are low．Data is read from the FIFO to the $B 0-B 35$ outputs by a low－to－high transition of CLKB when $\overline{C S B}$ is low，W／RB is low，ENB is high，$\overline{E F B}$ is high， and either SIZO or SIZ1 is low（see Table 3）．

Table 3．Port－B Enable Function Table

| $\overline{\text { CSB }}$ | W／砛 | ENB | SIZ1，SIZO | CLKB | B0－B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high－impedance state | None |
| L | H | L | X | X | In high－impedance state | None |
| L | H | H | One，both low | $\uparrow$ | In high－impedance state | None |
| L | H | H | Both high | $\uparrow$ | In high－impedance state | Mail2 write |
| L | L | L | One，both low | X | Active，FIFO output register | None |
| L | L | H | One，both low | $\uparrow$ | Active，FIFO output register | FIFO read |
| L | L | L | Both high | X | Active，mail1 register | None |
| L | L | H | Both high | $\uparrow$ | Active，mail1 register | Mail1 read（set MBF1 high） |

The setup and hold time constraints to the port clocks for the port chip selects（ $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ）and write／read selects （ $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ）are only for enabling write and read operations and are not related to high－impedance control of the data outputs．If a port enable is low during a clock cycle，the port chip select and write／read select can change states during the setup and hold time window of the cycle．

## $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING <br> SCBS128C - JULY 1992 - REVISED MARCH 1994

## synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to CLKA. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AE}}$ are synchronized to CLKB. Table 4 shows the relationship of each port flag to the level of FIFO fill.

Table 4. FIFO Flag Operation

| NUMBER OF 36-BIT <br> WORDS IN THE FIFOt | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { EF }}$ | $\overline{\text { AE }}$ | $\overline{\text { AF }}$ | $\overline{\text { FF }}$ |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.

## empty flag ( $\overline{E F}$ )

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored. When reading the FIFO with a byte or word size on port B, $\overline{\mathrm{EF}}$ is set low when the fourth byte or second word of the last long word is read.
The FIFO read pointer is incremented each time a new word is clocked to the output register. The state machine that controls the empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to the FIFO can be read to the FIFO output register in a minimum of three port-B clock (CLKB) cycles. An empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 9).

## full flag ( $\overline{F F}$ )

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to the FIFO, the write pointer is incremented. The state machine that controls a full flag moniters a wifite-puiinter and a read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full- -2 . From the time a word is read from the FIFO, the previous memory location is ready to be written in a minimum of three CLKA cycles. A full flag is low if less than two CLKA cycles have elapsed since the next memory write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 10).

## almost-empty flag ( $\overline{\text { AE }})$

The FIFO almost-empty flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-empty flag is low when the FIFO contains $X$ or less long words in memory and is high when the FIFO contains $(X+1)$ or more long words.

Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing $(X+1)$ or more long words remains low if two CLKB cycles have not elapsed since the write that filled the memory to the ( $X+1$ ) level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the ( $X+1$ ) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the write that fills the FIFO to $(X+1)$ long words. Otherwise, the subsequent CLKB cyclé can be the first synchronization cycle (see Figure 11).

## almost-full flag ( $\overline{(\overline{A F})}$

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset above). An almost-full flag is low when the FIFO contains ( $64-X$ ) or more long words in memory and is high when the FIFO contains [64-(X+1)] or less long words.
Two low-to-high transitions of CLKA are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing $[64-(X+1)]$ or less words remains low if two CLKA cycles have not elapsed since the read that reduced the number of long words in memory to $[64-(X+1)]$. An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of long words in memory to [ $64-(X+1)$ ]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the read that reduces the number of long words in memory to $[64-(X+1)]$. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 12).

## mailbox registers

Two 36-bit bypass registers (mail1, mail2) are on board the SN74ABT3613 to pass command and control information between port $A$ and port $B$ without putting it in queue. A low-to-high transition on CLKA writes $A 0-A 35$ data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA, and MBA is high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by ( $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB) and both SIZ0 and SIZ1 are high. Writing data to a mail register sets the corresponding flag ( $\overline{\mathrm{MBF} 1}$ or $\overline{\mathrm{MBF} 2}$ ) low. Attempted writes to a mail register are ignored while the mail flag is low.
When the port-B data outputs ( $\mathrm{BO}-\mathrm{B} 35$ ) are active, the data on the bus comes from the FIFO output register when either one or both SIZ1 and SIZ0 are low and from the mail1 register when both SIZ1 and SIZ0 are high. The mail1 register flag ( $\overline{\mathrm{MBF}}$ ) is set high by a rising CLKB edge when a port-B read is selected by $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB, and both SIZ1 and SIZ0 are high. The mail2 register flag ( $\overline{\mathrm{MBF}}$ ) is set high by a rising CLKA edge when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA is high. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

## $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## dynamic bus sizing

The port-B bus can be configured in a 36 -bit long word, 18 -bit word, or 9 -bit byte format for data read from the FIFO. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port-B bus-size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to the port-B bus size select (SIZO, SIZ1) inputs and the big-endian select ( $\overline{\mathrm{BE}}$ ) input are stored on each CLKB low-to-high transition. The stored port-B bus-size selection is implemented by the next rising edge on CLKB according to Figure 1.
Only 36-bit long-word data is written to or read from the FIFO memory on the SN74ABT3613. Bus-matching operations are done after data is read from the FIFO RAM. Port-B bus sizing does not apply to mail-register operations.

(a) LONG-WORD SIZE

| $\overline{B E}$ | SIZ1 | SIZ0 |
| :---: | :---: | :---: |
| $L$ | $L$ | $H$ |


(b) WORD SIZE - BIG ENDIAN

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $H$ | $L$ | $H$ |




Figure 1. Dynamic Bus Sizing
dynamic bus sizing (continued)

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $L$ | $H$ | $L$ |


| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $H$ | $H$ | $L$ |



Figure 1. Dynamic Bus Sizing (continued)

## bus-matching FIFO reads

Data is read from the FIFO RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire long word immediately shifts to the FIFO output register upon a read. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO output register with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO reads with the same bus-size implementation output the rest of the long word to the FIFO output register in the order shown by Figure 1.
Each FIFO read with a new bus-size implementation automatically unloads data from the FIFO RAM to its output register and auxiliary registers. Implementing a new port-B bus size and performing a FIFO read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread data in these registers.
When reading data from FIFO in byte or word format, the unused B0-B35 outputs remain inactive but static, with the unused FIFO output register bits holding the last data value to decrease power consumption.

## port-B mail register access

In addition to selecting port-B bus sizes for FIFO reads, the port-B bus size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZO and $\mathrm{SIZ1}$ are high, the mail1 register is accessed for a port-B long-word read and the mail2 register is accessed for a port-B long-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the the mail-register access. After the mailregister access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows the previous bus-size selection is preserved when the mail registers are accessed from port $B$. A port-B bus size is implemented on each rising CLKB edge according to the states of SIZO_Q, SIZ1_Q, and BE_Q.


Figure 2. Logic Diagram for SIZO, SIZ1, and $\overline{\text { BE }}$ Register

## byte swapping

The byte-order arrangement of data read from the FIFO can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail-register data. Four modes of byte-order swapping (including no swap) can be done with any data port-size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.
Byte arrangement is chosen by the port-B swap select (SWO, SW1) inputs on a CLKB rising edge that reads a new long word from the FIFO. The byte order chosen on the first byte or first word of a new long word read from the FIFO is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent reads. Figure 3 is an example of the byte-order swapping available for long word reads. Performing a byte swap and bus size simultaneously for a FIFO read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1.
byte swapping (continued)

| SW1 | SW0 |
| :---: | :---: |
| L | L |


| SW1 | SW0 |
| :---: | :---: |
| L | $H$ |


(a) NO SWAP

(b) BYTE SWAP

(c) WORD SWAP

| SW1 | SW0 |
| :---: | :---: |
| $H$ | $H$ |


(d) BYTE-WORD SWAP

Figure 3. Byte Swapping for FIFO Reads (Long-Word Size Example)

## parity checking

The port-A data inputs (A0-A35) and port-B data inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port-A data bus is reported by a low level on the port-A parity error flag (PEFA). A parity failure on one or more bytes of the port-B data inputs that are valid for the bus-size implementation is reported by a low level on the port-B parity error flag ( $\overline{\text { PEFB }}$ ). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a low level on the corresponding port-parity-error flag ( $\overline{\text { PEFA }}, ~ \overline{P E F B})$ output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port-B bus-size implementation. When odd/even parity is selected, a port-parity-error flag ( $\overline{\text { PEFA }}, \overline{\mathrm{PEFB}}$ ) is low if any valid byte on the port has an odd/even number of low levels applied to the bits.
The four parity trees used to check the AO-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity error flag ( $\overline{\text { PEFA }})$ is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port- B reads ( $\mathrm{PGB}=$ high ). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, W/ $\overline{\mathrm{R} B}$ low, both, SIZ0 and SIZ1 high, and PGB high, the port-B parity error flag (PEFB) is held high regardless of the levels applied to the B0-B35 inputs.

## parity generation

A high level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the SN74ABT3613 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35 with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels origninally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. The port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN select have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) is low, enable (ENA, ENB) is high, and write/read select (W/RAA, W/RB) input is low, the mail register is selected (MBA is high for port A ; both SIZO and $\mathrm{SIZ1}$ are high for port B ), and port parity generate select (PGA, PGB) is high. Generating parity for mail-register data does not change the contents of the register.


Figure 4. Device Reset Loading the $X$ Register With the Value of Eight

$\dagger$ Written to the FIFO
Figure 5. FIFO-Write-Cycle Timing

$\dagger \mathrm{SIZO}=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ selects the mail1 register for output on $\mathrm{B} 0-\mathrm{B} 35$.
$\ddagger$ Data read from the FIFO
DATA SWAP TABLE FOR FIFO LONG-WORD READS

| FIFO-DATA WRITE |  |  |  | SWAP MODE |  | FIFO-DATA READ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L | A | B | C | D |
| A | B | C | D | L | H | D | C | B | A |
| A | B | C | D | H | L | C | D | A | B |
| A | B | C | D | H | H | B | A | D | C |

Figure 6. FIFO Long-Word Read-Cycle Timing

$\dagger \mathrm{SIZO}=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ selects the mail1 register for output on B0-B35.
$\ddagger$ Unused word B0-B17 or B18-B35 holds last FIFO output register data for word-size reads.
DATA SWAP TABLE FOR FIFO-WORD READS

| FIFO-DATA WRITE |  |  |  | SWAP MODE |  | READ NO. | FIFO-DATA READ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline B \\ & D \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ |
| A | B | C | D | L | H |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H | L | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ |
| A | B | C | D | H | H | 1 | $\begin{aligned} & \hline \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ |

Figure 7. FIFO-Word Read-Cycle Timing

## $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## WITH BUS MATCHING AND BYTE SWAPPING

SCBS128C - JULY 1992 - REVISED MARCH 1994

$\dagger \mathrm{SIZO}=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ selects the mail1 register for output on B0-B35.
NOTE A: Unused bytes hold last FIFO output register data for byte-size reads.
Figure 8. FIFO-Byte Read-Cycle Timing

DATA SWAP TABLE FOR FIFO-BYTE READS

|  |  |  |  |  |  |  | FIFO-DA | A READ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FIFO-DAT | WRITE |  | SWAP | MODE | $\begin{aligned} & \text { READ } \\ & \text { NO. } \end{aligned}$ | $\begin{gathered} \text { BIG } \\ \text { ENDIAN } \end{gathered}$ | LITTLE <br> ENDIAN |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 | SW1 | SW0 |  | B35-B27 | B8-B0 |
| A | B | C | D | L | L | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ |
| A | B | C | D | L | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~B} \\ & \mathrm{C} \\ & \mathrm{D} \end{aligned}$ |
| A | B | C | D | H | L. | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline B \\ & A \\ & D \\ & C \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ |

Figure 8. FIFO-Byte Read-Cycle Timing (continued)

## SN74ABT3613

$64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS128C-JULY 1992 -REVISED MARCH 1994

$\dagger_{\mathrm{sk} 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{EF}}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk } 1}$, the transition of $\overline{\mathrm{EF}}$ high may occur one CLKB cycle later than shown.
NOTE A: Port-B size of long word is selected for the FIFO read by $\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\overline{\mathrm{EF}}$ is set low by the last word or byte read from the FIFO, respectively.

Figure 9. EF-Flag Timing and First Data Read When the FIFO Is Empty

$\dagger_{\mathrm{tsk} 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{F F}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\mathrm{sk} 1}$, FF may transition high one CLKA cycle later than shown. NOTE A: Port-B size of long word is selected for the FIFO read by $\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\text {sk } 1}$ is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 10. $\overline{\text { FF-Flag Timing and First Available Write When the FIFO Is Full }}$

SN74ABT3613
$64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS128C - JULY 1992 - REVISED MARCH 1994

$\dagger_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, $\overline{A E}$ may transition high one CLKB cycle later than shown.
NOTES: A. FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ )
$B$. Port- B size of long word is selected for FIFO read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\text {sk }}$ is referenced to the first word or byte read of the long word, respectively.

Figure 11. Timing for $\overline{A E}$ When the FIFO Is Almost Empty

$\dagger t_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}, \overline{\mathrm{AF}}$ may transition high one CLKB cycle later than shown.
NOTES: A. FIFO write ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{H}, \mathrm{MBA}=\mathrm{L})$, FIFO read ( $\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \widehat{\mathrm{RB}}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}$ )
B. Port-B size of long word is selected for FIFO read by $\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\text {sk2 }}$ is referenced from the first word or byte read of the long word, respectively.

Figure 12. Timing for $\overline{\mathrm{AF}}$ When the FIFO Is Almost Full


NOTE A: Port-B parity generation off ( $\mathrm{PGB}=\mathrm{L}$ )
Figure 13. Timing for Mail1 Register and MBF1 Flag


NOTE A: Port-A parity generation off (PGA = L)
Figure 14. Timing for Mail2 Register and MBF2 Flag


NOTE A: $\overline{\mathrm{CSA}}=\mathrm{L}$ and $\mathrm{ENA}=\mathrm{H}$
Figure 15. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


NOTE A: $\overline{\mathrm{CSB}}=\mathrm{L}$ and $\mathrm{ENB}=\mathrm{H}$
Figure 16. ODD/EVEN, W/RB, SIZ1, SIZO, and PGB to PEFB Timing


NOTE A: ENA = H
Figure 17. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: $\mathrm{ENB}=\mathrm{H}$
Figure 18. Parity-Generation Timing When Reading From the Mail1 Register

## SN74ABT3613 $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{Cc}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 500 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Uupply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| IOH | High-level output current | 0.8 | V |
| $\mathrm{IOL}^{\mathrm{OL}}$ | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| Ioz | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| Icc | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $10=0 \mathrm{~mA}$, | $V_{1}=V_{C C}$ or GND | Outputs high |  |  | 60 | mA |
|  |  |  |  | Outputs low |  |  | 130 |  |
|  |  |  |  | Outputs disabled |  |  | 60 |  |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## timing requirements over recommended ranges of supply voltage and operating free-air

 temperature (see Figures 4 through 18)|  |  | 'ABT3613-15 |  | 'ABT3613-20 |  | 'ABT3613-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX. |  |
| $f_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { (CLKH) }}$ | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| ${ }^{\text {w }}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{EN})$ | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R} A}, \mathrm{ENA}$, and MBA before CLKA $\uparrow$; $\overline{\mathrm{CSB}}$, W/RB, and ENB before CLKB $\uparrow$ | 5 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{SZ})$ | Setup time, SIZO, SIZ1, and $\overline{\text { BE }}$ before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $t_{\text {su }}(\mathrm{SW}$ ) | Setup time, SW0 and SW1 before CLKB $\uparrow$ | 5 |  | 7 |  | 8 |  | ns |
| $t_{\text {su }}(\mathrm{PG})$ | Setup time, ODD/EVEN and PGB before CLKBT $\dagger$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}$ (RS) | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (FS) | Setup time, FS0 and FS1 before $\overline{\text { RST }}$ high | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN) | Hold time, $\overline{C S A}, W / \bar{R} A, ~ E N A$, and MBA after CLKA ; $\overline{C S B}, W / \bar{R} B$, and ENB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(SZ) | Hold time, SIZO, SIZ1, and $\overline{\text { BE }}$ after CLKB $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |
| th(SW) | Hold time, SW0 and SW1 after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| th(PG) | Hold time, ODD/EVEN and PGB after CLKB $\uparrow \dagger$ | 0 |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\uparrow$ or CLKB $\uparrow \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST }}$ high | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {sk } 1}{ }^{\text {§ }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$ | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {sk2 }}{ }^{\text {§ }}$ | Skew time between CLKAT and CLKB $\uparrow$ for $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ | 9 |  | 16 |  | 20 |  | ns |

† Only applies for a clock edge that does a FIFO read
$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 4 through 18)

| PARAMETER |  | 'ABT3613-15 |  | 'ABT3613-20 |  | 'ABT3613-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, CLKA $\uparrow$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{FF})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{FF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{EF})$ | Propagation delay time, CLKB $\uparrow$ to $\overline{\mathrm{EF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-AE) | Propagation delay time, CLKB $\uparrow$ to $\overline{\mathrm{AE}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{p d}(C-A F)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {tod }}(\mathrm{C}-\mathrm{MF})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\text { MBF1 }}$ low or MBF2 high and CLKB $\uparrow$ to $\overline{\mathrm{MBF2}}$ low or $\overline{\mathrm{MBF} 1}$ high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{MR})$ | Propagation delay time, CLKA $\uparrow$ to $\mathrm{B} 0-\mathrm{B} 35 \dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 11 | 3 | 12 | 3 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{PE})^{\S}$ | Propagation delay time, CLKB $\uparrow$ to $\overline{\text { PEFB }}$ | 2 | 11 | 2 | 12 | 2. | 13 | ns |
| $t_{\text {pd }}(\mathrm{M}-\mathrm{DV})$ | Propagation delay time, SIZ1, SIZ0 to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| $t_{\text {pd ( }}$ (D-PE) | Propagation delay time, A0-A35 valid to $\overline{\text { PEFA }}$ valid; $\mathrm{B} 0-\mathrm{B} 35$ valid to $\overline{\text { EFFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| tpd(O-PE) | Propagation delay time, ODD/EVEN to $\overline{\text { PEFA }}$ and $\overline{\text { PEFB }}$ | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| tpd(O-PB) ${ }^{\text {I }}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 12 | 2 | 13 | 2 | 15 | ns |
| $t_{\text {pd }}(\mathrm{E}-\mathrm{PE})$ | Propagation delay time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{MBA}$, or PGA to $\overline{P E F A}$; $\overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R} B}, \mathrm{SIZ} 1, \mathrm{SIZ0}$, or PGB to $\overline{\text { PEFB }}$ | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $t_{\text {pd }}(\mathrm{E}-\mathrm{PB})^{\prime \prime}$ | Propagation delay time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} A, \mathrm{MBA}$, or PGA to parity bits (A8, A17, A26, A35); $\overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}, \mathrm{SIZ1}, \mathrm{SIZO}$, or PGB to parity bits (B8, B17, B26, B35) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| $t_{\text {pd }}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\mathrm{RST}}$ to $\overline{\mathrm{AE}}, \overline{\mathrm{EF}}$ low and $\overline{\mathrm{AF}}, \overline{\mathrm{MBF} 1}$, $\overline{M B F 2}$ high. | 1 | 15 | 1 | 20 | 1 | 25 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R}} A$ low to $A 0-A 35$ active and $\overline{\mathrm{CSB}}$ low and $W / \bar{R} B$ high to $B 0-B 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| $t_{\text {dis }}$ | Disable time, $\overline{C S A}$ or W/ $\bar{R} A$ high to A0-A35 at high impedance and $\overline{\mathrm{CSB}}$ high or W/砛 low to B0-B35 at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1 and SIZ0 are high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.
§ Only applies when a new port-B bus size is implemented by the rising CLKB edge.
I Only applies when reading data from a mail register

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
VS
CLOCK FREQUENCY


Figure 19

## calculating power dissipation

The $\mathrm{I}_{\mathrm{CC}(\mathrm{f})}$ current for the graph in Figure 19 was taken while simultaneously reading and writing the FIFO on the SN74ACT3613 with CLKA and CLKB set to $\mathrm{f}_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.

With $I_{C C(f)}$ taken from Figure 19 , the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the SN74ABT3613 can be calculated by:

$$
P_{T}=V_{C C} \times I_{C C(f)}+\Sigma\left[C_{L} \times\left(V_{O H}-V_{O L}\right)^{2} \times f_{0}\right]
$$

where:
$C_{L}=$ output capacitive load
$\mathrm{f}_{\mathrm{o}}=$ switching frequency of an output
$\mathrm{V}_{\mathrm{OH}}=$ high-level output voltage
$\mathrm{V}_{\mathrm{OL}}=$ low-level output voltage
When no reads or writes are occurring on the SN74ABT3613, the power dissipated by a single clock (CLKA or CLKB) inpu't running at frequency $\mathrm{f}_{\mathrm{clock}}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
$$

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PULSE DURATIONS


NOTE A: Includes probe and jig capacitance
Figure 20. Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent $64 \times 36$ Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Dynamic Port-B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte)
- Selection of Big- or Little-Endian Format for Word and Byte Bus Sizes
- Three Modes of Byte-Order Swapping on Port B
- Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- $\overline{\mathrm{EFA}}, \overline{\mathrm{FFA}}, \overline{\mathrm{AEA}}$, and $\overline{\mathrm{AFA}}$ Flags Synchronized by CLKA
- $\overline{E F B}, \overline{F F B}, \overline{A E B}$, and $\overline{A F B}$ Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Quad Flat Package (PQ)


## description

The SN74ABT3614 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns . Two independent $64 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be input and output in 36 -bit, 18 -bit, and 9 -bit formats with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus size selection. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port.
The SN74ABT3614 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.
The full flag and almost-full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost-empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.

The SN74ABT3614 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.



|  |  |  |
| :---: | :---: | :---: |
| A23 |  | 90 B22 |
| A22 | 2 | 89 B21 |
| A21 | 3 | 88 GND |
| GND | 4 | 87 ® 20 |
| A20 | 5 | 86 B19 |
| A19 | 6 | 85 B18 |
| A18 | 7 | 84 B17 |
| A17 | 8 | 83 B16 |
| A16 | 9 | 82 B15 |
| A15 | 10 | 81 ® 14 |
| A14 | 11 | 80 B13 |
| A13 | 12 | 79 B12 |
| A12 | 13 | 78 B11 |
| A11 | 14 | 77 Q B10 |
| A10 | 15 | 76 GND |
| GND | 16 | 75 B9 |
| A9 | 17 | 74 P 8 |
| A8 | 18 | 73 日 ${ }^{\text {P7 }}$ |
| A7 | 19 | 72 Q ${ }_{\text {CC }}$ |
| $V_{C C}$ | 20 | 71 ® 6 |
| A6 | 21 | 70 日 B5 |
| A5 | 22 | 69 ® ${ }^{\text {B }}$ |
| A4 | 23 | 68 B3 |
| A3 | 24 | 67 GND |
| GND | 25 | 66 B2 |
| A2 | 26 | 65 B1 |
| A1 | 27 | 64 B0 |
| AO | 28 | 63 EFB |
| EFA | 29 | 62 AEB |
| $\overline{A E A}$ |  | $61-\overline{A F B}$ |
|  |  <br>  |  |



NC - No internal connection
$\dagger$ Uses Yamaichi socket IC51-1324-828

## functional block diagram



# SN74ABT3614 $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING 

Terminal Functions

| PIN NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AEA}}$ | $\begin{gathered} \mathrm{O} \\ (\text { port } \mathrm{A}) \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\overline{A E A}$ is low when the number of 36-bit words in FIFO2 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AEB }}$ | (port B) | Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E B}$ is low when the number of 36 -bit words in FIFO1 is less than or equal to the value in the offset register, $X$. |
| $\overline{\text { AFA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{\text { AFA }}$ is low when the number of 36 -bit empty locations in FIFO1 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AFB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. $\overline{A F B}$ is low when the number of 36 -bit empty locations in FIFO2 is less than or equal to the value in the offset register, X . |
| B0-B35 | I/O | Port-B data. The 36-bit bidirectional data port for side B. |
| $\overline{\mathrm{BE}}$ | 1 | Big-endian select. Selects the bytes on port $B$ used during byte or word data transfer. A low on $\overline{B E}$ selects the most significant bytes on B0-B35 for use, and a high selects the least significant bytes. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. $\overline{\mathrm{EFA}}, \overline{\mathrm{FFA}}, \overline{\mathrm{AFA}}$, and $\overline{\mathrm{AEA}}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port-B byte swapping and data port sizing operations are also synchronous to the low-to-high transition of CLKB. $\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\mathrm{CSA}}$ | 1 | Port-A chip select. $\overline{C S A}$ must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| $\overline{\text { EFA }}$ | $\begin{gathered} \mathrm{O} \\ (\text { port } A) \end{gathered}$ | Port-A empty flag. $\overline{\text { EFA }}$ is synchronized to the low-to-high transition of CLKA. When $\overline{\text { EFA }}$ is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when $\overline{E F A}$ is high. $\overline{E F A}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory. |
| $\overline{\text { EFB }}$ | (port B) | Port-B empty flag. $\overline{\mathrm{EFB}}$ is synchronized to the low-to-high transition of CLKB. When $\overline{\mathrm{EFB}}$ is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when $\overline{\mathrm{EFB}}$ is high. $\overline{\mathrm{EFB}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| $\overline{\text { FFA }}$ | $\begin{gathered} \mathrm{O} \\ (\text { port } A) \end{gathered}$ | Port-A full flag. $\overline{\text { FFA }}$ is synchronized to the low-to-high transition of CLKA. When $\overline{\text { FFA }}$ is low, FIFO1 is full and writes to its memory are disabled. $\overline{\mathrm{FFA}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| $\overline{\text { FFB }}$ | (port B) | Port-B full flag. $\overline{\mathrm{FFB}}$ is synchronized to the low-to-high transition of CLKB. When $\overline{\mathrm{FFB}}$ is low, FIFO2 is full and writes to its memory are disabled. $\overline{\mathrm{FFB}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset. |
| FS1, FS0 | I | Flag offset selects. The low-to-high transition of $\overline{\text { RST }}$ latches the values of FS0 and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the AO-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{M B F 1}$ is low. $\overline{M B F 1}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and both $\mathrm{SIZ1}$ and SIZO are high. $\overline{\mathrm{MBF} 1}$ is set high when the device is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\text { MBF2 }}$ is low. $\overline{\text { MBF2 }}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is set high when the device is reset. |

# Terminal Functions (Continued) 

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\frac{\text { ODD }}{\text { EVEN }}$ | 1 | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | $\underset{\text { (port A) }}{\mathrm{O}}$ | Port-A parity error flag. When any byte applied to terminals A0-A35 fails parity, $\overline{\text { PEFA }}$ is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having W/RA low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the AO-A35 inputs. |
| $\overline{\text { PEFB }}$ | $\underset{\text { (port B) }}{\mathrm{O}}$ | Port-B parity error flag. When any valid byte applied to terminals $\mathrm{BO}-\mathrm{B} 35$ fails parity, $\overline{\mathrm{PEFB}}$ is low. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$, with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port B. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ low, $\mathrm{SIZ1}$ and SIZO high, and PGB high, the $\overline{P E F B}$ flag is forced high regardless of the state of the BO-B35 inputs. |
| PGA | 1 | Port-A parity generation. Parity is generated for data reads from port A when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and B27-B35. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\mathrm{RST}}$ | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\operatorname{RST}}$ is low. This sets the $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF}}$, and $\overline{\mathrm{MBF}}$ flags high and the $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFA}}$, and $\overline{\mathrm{FFB}}$ flags low. The low-to-high transition of $\overline{\text { RST }}$ latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. |
| SIZ0, SIZ1 | $\underset{\text { (port B) }}{1}$ | Port-B bus size selects. The low-to-high transition of CLKB latches the states of SIZO, SIZ1, and $\overline{\mathrm{BE}}$, and the following low-to-high transition of CLKB implements the latched states as a port-B bus size. Port-B bus sizes can be long word, word, or byte. A high on both SIZ0 and SIZ1 accesses the mailbox registers for a port-B 36-bit write or read. |
| SW0, SW1 | $\underset{\text { (port B) }}{1}$ | Port-B byte swap selects. At the beginning of each long word transfer, one of four modes of byte-order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. |
| W/RA | 1 | Port-A write/read select. W/XRA high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R}} A$ is high. |
| W/RB | 1 | Port-B write/read select. W/ $\overline{\mathrm{R}} \mathrm{B}$ high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R}} \mathrm{B}$ is high. |

## detailed description

## reset

The SN74ABT3614 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( $\overline{\mathrm{FFA}}, \overrightarrow{\mathrm{FFB}}$ ) low, the empty flags ( $\overline{E F A}, \overline{\mathrm{EFB}}$ ) low, the almost-empty flags ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flags ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. A reset also forces the mailbox flags ( $\overline{\mathrm{MBF} 1}, \overline{\mathrm{MBF}}$ ) high. After a reset, $\overline{\mathrm{FFA}}$ is set high after two low-to-high transitions of CLKA and FFB is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.
A low-to-high transition on the $\overline{\operatorname{RST}}$ input loads the almost-full and almost-empty offset register ( X ) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

# SN74ABT3614 <br> $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY <br> WITH BUS MATCHING AND BYTE SWAPPING <br> SCBS 126D - JUNE 1992 - REVISED SEPTEMBER 1994 

## reset (continued)

Table 1. Flag Programming

| FS1 | FS0 | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | L | $\uparrow$ | 12 |
| L | H | $\uparrow$ | 8 |
| L | L | $\uparrow$ | 4 |

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}})$ and the port-A write/read select (W/RA). The AO-A35 outputs are in the high-impedance state when either CSA or W/RA is high. The A0-A35 outputs are active when both $\overline{C S A}$ and W/ $\overline{\mathrm{R}} A$ are low. Data is loaded into FIFO1 from the A0-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, MBA is low, and FFA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/RA is low, ENA is high, MBA is low, and EFA is high (see Table 2).

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/偪A | ENA | MBA | CLKA | AO-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set $\overline{\text { MBF2 }}$ high) |

The state of the port-B data ( $\mathrm{BO} 0-\mathrm{B} 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $W / \bar{R} B$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{C S B}$ or $W / \bar{R} B$ is high. The B0-B35 outputs are active when both $\overline{\text { CSB }}$ and W/RB are low. Data is loaded into FIFO2 from the $B 0-B 35$ inputs on a low-to-high transition of CLKB when $\overline{C S B}$ is low, W/ $\bar{R} B$ is high, ENB is high, FFB is high, and either SIZO or SIZ1 is low. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when $\overline{C S B}$ is low, $\mathrm{W} / \overline{\mathrm{RB}}$ is low, ENB is high, $\overline{\mathrm{EFB}}$ is high, and either SIZO or SIZ1 is low (see Table 3).
The setup and hold time constraints to the port clocks for the port chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects ( $\mathrm{W} / \overline{\mathrm{R}} A, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{B}$ ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select can change states during the setup and hold time window of the cycle.

FIFO writer/read operation (continued)
Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | W/便B | ENB | SIZ1, SIZ0 | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | One, both low | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | H | H | Both high | $\uparrow$ | In high-impedance state | Mail2 write |
| L | L | L | One, both low | X | Active, FIFO1 output register | None |
| L | L | H | One, both low | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | L | L | Both high | X | Active, mail1 register | None |
| L | L | H | Both high | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 high) |

## synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). EFA, $\overline{A E A}, \overline{F F A}$, and $\overline{\text { AFA }}$ are synchronized to CLKA. $\overline{E F B}, \overline{A E B}, \overline{F F B}$, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF 36-BIT <br> WORDS IN FIFO1t | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { EFB }}$ | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | $\overline{\text { FFA }}$ |
| 0 | L | L | H | H |
| 1 to $X$ | $H$ | L | H | H |
| $(X+1)$ to $[64-(X+1)]$ | $H$ | $H$ | $H$ | $H$ |
| $(64-X)$ to 63 | $H$ | $H$ | L | H |
| 64 | $H$ | $H$ | L | L |

Table 5. FIFO2 Flag Operation

| NUMBER OF 36-BIT <br> WORDS IN FIFO2 $\dagger$ | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { EFA }}$ | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | $\overline{\text { FFB }}$ |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(X+1)$ to $[64-(X+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.

## empty flags ( $\overline{E F A}, \overline{E F B}$ )

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored. When reading FIFO1 with a byte or word size on port B, EFB is set low when the fourth byte or second word of the last long word is read.
The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.
A low-to-high transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## full flags ( $\overline{F F A}, \overline{F F B}$ )

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full -1 , or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock. Therefore, a full flag is low if less than two cycles of the full flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.
A low-to-high transition on a full flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 15 and 16).

## almost-empty flags $(\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset above). An almost-empty flag is low when the FIFO contains $X$ or less long words in memory and is high when the FIFO contains $(X+1)$ or more long words.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more long words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\text {sk2 }}$ or greater after the write that fills the FIFO to $(X+1)$ long words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 17 and 18).

## almost-full flags ( $\overline{(A F A}, \overline{A F B})$

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register $(X)$. This register is loaded with one of four preset values during a device reset (see reset above). An almost-full flag is low when the FIFO contains ( $64-X$ ) or more long words in memory and is high when the FIFO contains [64-(X+1)] or less long words.

Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [64-(X+1)] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of long words in memory to $[64-(X+1)]$. An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of long words in memory to [64-(X + 1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{s k 2}$ or greater after the read that reduces the number of long words in memory to [64-(X+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 19 and 20).

## mailbox registers

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, and ENA, and MBA is high. A low-to-high transition on CLKB writes $\mathrm{BO}-\mathrm{B} 35$ data to the mail2 register when a port-B write is selected by $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$, and ENB and both SIZO and SIZ1 are high. Writing data to a mail register sets the corresponding flag ( $\overline{\mathrm{MBF}}$ 1 or $\overline{\mathrm{MBF}}$ ) low. Attempted writes to a mail register are ignored while the mail flag is low.
When the port-A data outputs (AO-A35) are active, the data on the bus comes from the FIFO2 output register when MBA is low and from the mail2 register when MBA is high. When the port-B data outputs (B0-B35) are active, the data on the bus comes from the FIFO1 output register when either one or both SIZ1 and SIZO are low and from the mail2 register when both SIZ1 and SIZO are high. The mail1 register flag ( $\overline{\mathrm{MBF}}$ ) is set high by a rising CLKB edge when a port-B read is selected by $\overline{C S B}, W / \bar{R} B$, and ENB and both SIZ1 and SIZO are high. The mail2 register flag ( $\overline{\mathrm{MBF}} 2$ ) is set high by a rising CLKA edge when a port-A read is selected by $\overline{\mathrm{CSA}}$, W/ $\bar{R} A$, and ENA and MBA is high. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

## dynamic bus sizing

The port-B bus can be configured in a 36-bit long word, 18-bit word, or 9-bit byte format for data read from FIFO1 or written to FIFO2. Word- and byte-size bus selections can utilize the most significant bytes of the bus .(big endian) or least significant bytes of the bus (little endian). Port-B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.
The levels applied to the port-B bus size select ( $\mathrm{SIZO}, \mathrm{SIZ1}$ ) inputs and the big-endian select $(\overline{\mathrm{BE}})$ input are stored on each CLKB low-to-high transition. The stored port-B bus size selection is implemented by the next rising edge on CLKB according to Figure 1.

Only 36-bit long-word data is written to or read from the two FIFO memories on the SN74ABT3614. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to the FIFO2 RAM. Port-B bus sizing does not apply to mail-register operations.
dynamic bus sizing (continued)

BYTE ORDER ON PORT A:

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $\mathbf{X}$ | L | L |


(b) WORD SIZE - BIG ENDIAN

| $\overline{\mathrm{BE}}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| H | L | H |


(c) WORD SIZE - LITTLE ENDIAN

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| L | H | L |


(d) BYTE SIZE - BIG ENDIAN

Figure 1. Dynamic Bus Sizing
dynamic bus sizing (continued)

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $H$ | $H$ | $L$ |


(e) BYTE SIZE - LITTLE ENDIAN

Figure 1. Dynamic Bus Sizing (continued)

## bus-matching FIFO1 reads

Data is read from the FIFO1 RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire long word immediately shifts to the FIFO1 output register. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO1 reads with the same bus-size implementation output the rest of the long word to the FIFO1 output register in the order shown by Figure 1.

Each FIFO1 read with a new bus-size implementation automatically unloads data from the FIFO1 RAM to its output register and auxiliary registers. Therefore, implementing a new port-B bus size and performing a FIFO1 read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread long-word data.
When reading data from FIFO1 in byte or word format, the unused B0-B35 outputs remain inactive but static with the unused FIFO1 output register bits holding the last data value to decrease power consumption.

## bus-matching FIFO2 writes

Data is written to the FIFO2 RAM in 36-bit long-word increments. FIFO2 writes, with a long-word bus size, immediately store each long word in FIFO2 RAM. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long word to FIFO2 also stores the entire long word in FIFO2 RAM. The bytes are arranged in the manner shown in Figure 1.
Each FIFO2 write with a new bus-size implementation resets the state machine that controls the data flow from the auxiliary registers to the FIFO2 RAM. Therefore, implementing a new bus size and performing a FIFO2 write before bytes or words stored in the auxiliary registers have been loaded to FIFO2 RAM results in a loss of data.

## port-B mail register access

In addition to selecting port-B bus sizes for FIFO reads and writes, the port-B bus size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZO and SIZ1 are high, the mail1 register is accessed for a port-B long-word read and the mail2 register is accessed for a port-B long-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the the mail register access. After the mail register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows the previous bus-size selection is preserved when the mail registers are accessed from port B. A port-B bus size is implemented on each rising CLKB edge according to the states of SIZO_Q, SIZ1_Q, and BE_Q.


Figure 2. Logic Diagram for SIZO, SIZ1, and $\overline{\mathrm{BE}}$ Register

## byte swapping

The byte-order arrangement of data read from FIFO1 or data written to FIFO2 can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail register data. Four modes of byte-order swapping (including no swap) can be done with any data port size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.
Byte arrangement is chosen by the port-B swap select (SWO, SW1) inputs on a CLKB rising edge that reads a new long word from FIFO1 or writes a new long word to FIFO2. The byte order chosen on the first byte or first word of a new long word read from FIFO1 or written to FIFO2 is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent writes or reads. Figure 3 is an example of the byte-order swapping available for long words. Performing a byte swap and bus size simultaneously for a FIFO1 read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1. Simultaneous bus-sizing and byte-swapping operations for FIFO2 writes, first loads the data according to Figure 1, then swaps the bytes as shown in Figure 3 when the long word is loaded to FIFO2 RAM.

## byte swapping (continued)

| SW1 | SW0 |
| :---: | :---: |
| $L$ | $L$ |


(a) NO SWAP

| SW1 | SW0 |
| :---: | :---: |
| $L$ | $H$ |


(b) BYTE SWAP

(c) WORD SWAP

| SW1 | SW0 |
| :---: | :---: |
| $H$ | $H$ |


(d) BYTE-WORD SWAP

Figure 3. Byte Swapping (Long-Word Size Example)

# SN74ABT3614 <br> $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING <br> SCBS126D-JUNE 1992-REVISED SEPTEMBER 1994 

## parity checking

The port-A data inputs (AO-A35) and port-B data inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port-A data bus is reported by a low level on the port-A parity error flag ( $\overline{\mathrm{PEFA}})$. A parity failure on one or more bytes of the port-B data inputs that are valid for the bus-size implementation is reported by a low level on the port-B parity error flag (PEFB). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a low level on the corresponding port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}}$ ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35. Port- B bytes are arranged as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$, and its valid bytes are those used in a port-B bus-size implementation. When odd/even parity is selected, a port parity error flag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ) is low if any valid byte on the port has an odd/even number of low levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity error flag ( $\overline{\text { PEFA }}$ ) is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with $\overline{C S B}$ low, ENB high, and W/ $\bar{R} B$ low, both SIZO and SIZ1 high, and PGB high, the port-B parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held high regardless of the levels applied to the B0-B35 inputs.

## parity generation

A high level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the SN74ABT3614 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels origninally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus (BO-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select (CSA, CSB) is low, enable (ENA, ENB) is high, write/read select (W/त्RA, W/RB) input is low, the mail register is selected (MBA is high for port A; both SIZO and SIZ1 are high for port B), and port parity generate select (PGA, PGB) is high. Generating parity for mail register data does not change the contents of the register.


Figure 4. Device Reset Loading the $\mathbf{X}$ Register With the Value of Eight

$\dagger$ Written to FIFO1
Figure 5. Port-A Write-Cycle Timing for FIFO1

SN74ABT3614
$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

$\dagger$ SIZO $=\mathrm{H}$ and SIZ $1=\mathrm{H}$ writes data to the mail2 register.

| SWAP MODE |  | DATA WRITTEN TO FIFO2 |  |  |  | DATA READ FROM FIFO2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 | A35-A27 | A26-A18 | A17-A9 | A8-A0 |
| L | L | A | B | C | D | A | B | C | D |
| L | H | D | C | B | A | A | B | C | D |
| H | L | C | D | A | B | A | B | C | D |
| H | H | B | A | D | C | A | B | C | D |

Figure 6. Port-B Long-Word Write-Cycle Timing for FIFO2

$\dagger$ SIZO $=\mathrm{H}$ and SIZ1 $=\mathrm{H}$ writes data to the mail2 register.
NOTE A: $\overline{\mathrm{PEFB}}$ indicates parity error for the following bytes: $\mathrm{B} 35-\mathrm{B} 27$ and $\mathrm{B} 26-\mathrm{B} 18$ for big-endian bus, and $\mathrm{B} 17-\mathrm{B} 9$ and $\mathrm{B} 8-\mathrm{B} 0$ for littleendian bus.

| SWAP MODE |  | WRITE NO. | DATA WRITTEN TO FIFO2 |  |  |  | DATA READ FROM FIFO2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BIG ENDIAN | LITTLE ENDIAN |  |  |  |  |  |
| SW1 | SW0 |  | B35-B27 | B26-B18 | B17-B9 | B8-B0 | A35-A27 | A26-A18 | A17-A9 | A8-A0 |
| L | L |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline B \\ & D \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | A | B | C | D |
| L | H | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline B \\ & D \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | A | B | C | D |
| H | L | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline B \\ & D \end{aligned}$ | A | B | C | D |
| H | H | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \text { B } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | A | B | C | D |

Figure 7. Port-B Word Write-Cycle Timing for FIFO2

$\dagger \mathrm{SIZO}=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ writes data to the mail2 register.
NOTE A: $\overline{\text { PEFB }}$ indicates parity error for the following bytes: B35-B27 for big-endian bus and B17-B9 for little-endian bus.
Figure 8. Port-B Byte Write-Cycle Timing for FIFO2

| DATA SWAP TABLE FOR BYTE WRITES TO FIFO2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWAP MODE | WRITE NO. | DATA WRITTEN TO FIFO2 |  | DATA READ FROM FIFO2 |  |  |  |
|  |  | $\begin{gathered} \hline \text { BIG } \\ \text { ENDIAN } \end{gathered}$ | LITTLE ENDIAN |  |  |  |  |
| SW1 SW0 |  | B35-B27 | B8-B0 | A35-A27 | A26-A18 | A17-A9 | A8-A0 |
| L L | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & \mathrm{C} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ | A | B | C | D |
| L H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \end{aligned}$ | A | B | C | D |
| H L | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { C } \\ & \text { D } \\ & \text { A } \\ & \text { B } \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ | A | B | C | D |
| $\mathrm{H} \quad \mathrm{H}$ | 1 2 3 4 | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ | A | B | C | D |

Figure 8. Port-B Byte Write-Cycle Timing for FIFO2 (continued)

$\dagger \mathrm{SIZO}=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ selects the mail1 register for output on B0-B35.
$\ddagger$ Data read from FIFO1
DATA SWAP TABLE FOR LONG-WORD READS FROM FIFO1

| DATA WRITTEN TO FIFO1 |  |  |  | SWAP MODE |  | DATA READ FROM FIFO1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L | A | B | C | D |
| A | B | C | D | L | H | D | C | B | A |
| A | B | C | D | H | L | C | D | A | B |
| A | B | C | D | H | H | B | A | D | C |

Figure 9. Port-B Long-Word Read-Cycle Timing for FIFO1

$\dagger$ SIZO $=H$ and SIZ1 $=H$ selects the mail1 register for output on B0-B35.
$\ddagger$ Unused word $\mathrm{B} 0-\mathrm{B} 17$ or $\mathrm{B} 18-\mathrm{B} 35$ holds last FIFO1 output register data for word-size reads.
DATA SWAP TABLE FOR WORD READS FROM FIFO1

| DATA WRITTEN TO FIFO1 |  |  |  | SWAP MODE |  | READ NO. | DATA READ FROM FIFO1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline B \\ & D \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ |
| A | B | C | D | L | H |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline B \\ & D \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H. | L | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B} \\ & \mathrm{D} \end{aligned}$ |
| A | B | C | D | H | H | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline B \\ & D \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ |

Figure 10. Port-B Word Read-Cycle Timing for FIFO1

$\dagger$ SIZO $=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ selects the mail1 register for output on B0-B35.
NOTE A: Unused bytes hold last FIFO1 output register data for byte-size reads.
Figure 11. Port-B Byte Read-Cycle Timing for FIFO1

| DATA WRITTEN TO FIFO1 |  |  |  | SWAP MODE |  | READNO. | DATA READ FROM FIFO1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { BIG } \\ \text { ENDIAN } \end{gathered}$ | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 | B35-B27 | B8-B0 |
| A | B | C | D | L | L |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ |
| A | B | C | D | L | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & C \\ & D \end{aligned}$ |
| A | B | C | D | H | L | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ |

Figure 11. Port-B Byte Read-Cycle Timing for FIFO1 (continued)


[^13]Figure 12. Port-A Read-Cycle Timing for FIFO2

## SN74ABT3614

$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS126D - JUNE 1992 - REVISED SEPTEMBER 1994

$\dagger_{\mathrm{tk} 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{E F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk } 1}$, the transition of $\overline{E F B}$ high may occur one CLKB cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\overline{\mathrm{EFB}}$ is set low by the last word or byte read from FIFO1, respectively.

Figure 13. $\overline{\text { EFB-Flag Timing and First Data Read When FIFO1 Is Empty }}$

$\dagger t_{\text {sk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{E F A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk } 1}$, the transition of EFA high may occur one CLKA cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO2 write by $\mathrm{SIZ}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\mathrm{sk} 1}$ is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 14. EFA-Flag Timing and First Data Read When FIFO2 Is Empty

## SN74ABT3614

## $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY <br> WITH BUS MATCHING AND BYTE SWAPPING <br> SCBS126D-JUNE 1992-REVISED SEPTEMBER 1994


$\dagger_{\text {sk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{F F A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}$, $\overline{\text { FFA }}$ may transition high one CLKA cycle later than shown.
NOTE A: Port-B size of long word is selected for the FIFO1 read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\mathrm{sk} 1}$ is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 15. FFA-Flag Timing and First Available Write When FIFO1 Is Full

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{F F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk } 1}$, $\overline{\mathrm{FFB}}$ may transition high one CLKB cycle later than shown.
NOTE A: Port-B size of long word is selected for FIFO2 write by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, FFB is set low by the last word or byte write of the long word, respectively.

Figure 16. $\overline{\text { FFB-Flag Timing and First Available Write When FIFO2 Is Full }}$

## SN74ABT3614

$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY
WITH BUS MATCHING AND BYTE SWAPPING
SCBS126D-JUNE 1992-REVISED SEPTEMBER 1994

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}, \overline{\mathrm{AEB}}$ may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read ( $\overline{C S B}=L, W / R B=L, M B B=L$ ).
B. Port-B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\overline{\mathrm{AEB}}$ is set low by the first word or byte read of the long word, respectively.

Figure 17. Timing for $\overline{A E B}$ When FIFO1 Is Almost Empty

$\dagger_{t}{ }_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk2 }}, \overline{\mathrm{AEA}}$ may transition high one CLKA cycle later than shown.
NOTES: A. FIFO2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}$ ), $\mathrm{FIFO} 2 \mathrm{read}(\overline{C S A}=L, W / \bar{R} A=L, M B A=L)$.
B. Port-B size of long word is selected for FIFO2 write by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, t sk2 is referenced from the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 18. Timing for $\overline{\text { AEA }}$ When FIFO2 Is Almost Empty

$\dagger_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F A}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}, \overline{\text { AFA }}$ may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).
B. Port-B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\text {sk2 }}$ is referenced from the first word or byte read of the long word, respectively.

Figure 19. Timing for $\overline{\text { AFA }}$ When FIFO1 Is Almost Full

$\dagger_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk2, $\overline{\mathrm{AFB}}$ may transition high one CLKA cycle later than shown.
NOTES: A. $\operatorname{FIFO} 2$ write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}$ ), FIFO 2 read $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{L}, \mathrm{MBA}=\mathrm{L})$.
B. Port-B size of long word is selected for FIFO2 write by $\operatorname{SIZ} 1=L, S I Z O=L$. If port-B size is word or byte, $\overline{A F B}$ is set low by the last word or byte write of the long word, respectively.

Figure 20. Timing for $\overline{\text { AFB }}$ When FIFO2 Is Almost Full


Figure 21. Timing for Mail1 Register and MBF1 Flag


NOTE A: Port-A parity generation off ( $\mathrm{PGA}=\mathrm{L}$ )
Figure 22. Timing for Mail2 Register and MBF2 Flag


NOTE A: ENA is high and CSA is low.
Figure 23. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


NOTE A: ENB is high and $\overline{C S B}$ is low.
Figure 24. ODD/EVEN, W/RB, SIZ1, SIZO, and PGB to $\overline{\text { PEFB }}$ Timing


NOTE A: ENA is high.
Figure 25. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: ENB is high.
Figure 26. Parity-Generation Timing When Reading From the Mail1 Register

## $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING <br> SCBS126D - JUNE 1992 - REVISED SEPTEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

> Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 7 V

> Storage temperature range
> $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other'conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}^{\prime}$ | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{l} \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}^{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| l O | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| Icc | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{l}=0 \mathrm{~mA}$, | $V_{1}=V_{C C}$ or GND | Outputs high |  |  | 30 | mA |
|  |  |  |  | Outputs low |  |  | 130 |  |
|  |  |  |  | Outputs disabled |  |  | 30 |  |
| $\mathrm{C}_{i}$ | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 4 through 26)

|  |  | 'ABT3614-15 |  | 'ABT3614-20 |  | 'ABT3614-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| ${ }^{\text {w }}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| ${ }_{\text {w }}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $t_{\text {su }}$ (EN) | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A, \mathrm{ENA}$, and MBA before CLKA $\uparrow$; $\overline{\mathrm{CSB}}$, W/ $\bar{R} B$, and ENB before CLKB $\uparrow$ | 5 |  | 5 |  | 6 |  | ns |
| $\left.\mathrm{t}_{\text {su( }} \mathrm{SZ}\right)$ | Setup time, SIZO, SIZ1, and $\overline{\text { BE }}$ before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{SW}$ ) | Setup time, SW0 and SW1 before CLKB $\uparrow$ | 5 |  | 7 |  | 8 |  | ns |
| ${ }^{\text {tsu}}$ (PG) | Setup time, ODD/EVEN and PGA before CLKAT; ODD/EVEN and PGB before CLKB $\uparrow \dagger$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\mathrm{su}}(\mathrm{RS}$ ) | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\ddagger \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (FS) | Setup time, FS0 and FS1 before $\overline{\text { RST }}$ high | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN) | Hold time, $\overline{C S A}, W / \bar{R} A, ~ E N A$, and MBA after CLKA $\uparrow$; $\overline{\mathrm{CS}} \bar{B}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{B}$, and ENB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(SZ) | Hold time, SIZO, SIZ1, and $\overline{\mathrm{BE}}$ after CLKB $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |
| $\mathrm{th}^{\text {(SW) }}$ | Hold time, SW0 and SW1 after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| th(PG) | Hold time, ODD/EVEN and PGA after CLKA $\uparrow$; ODD/EVEN and PGB after CLKB $\uparrow \dagger$ | 0 |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\uparrow$ or CLKB $\ddagger \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST }}$ high | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {sk } 1}{ }^{\text {§ }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{FFA}}$, and FFB | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {sk2 }}{ }^{\text {§ }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}$, and $\overline{\text { AFB }}$ | 9 |  | 16 |  | 20 |  | ns |

$\dagger$ Only applies for a clock edge that does a FIFO read
$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 4 through 26)

| PARAMETER |  | 'ABT3614-15 |  | 'ABT3614-20 |  | 'ABT3614-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ta | Access time, CLKA to A0-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ (C-FF) | Propagation delay time, CLKA $\uparrow$ to $\overline{\text { FFA }}$ and CLKB $\uparrow$ to $\overline{F F B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\text {pd }}$ (C-EF) | Propagation delay time, CLKA to $\overline{\mathrm{EFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{EFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AE})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{A E A}$ and CLKB $\uparrow$ to $\overline{A E B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| ${ }^{\text {tpd }}$ (C-MF) | Propagation delay time, CLKA to $\overline{\mathrm{MBF1}}$ low or $\overline{\mathrm{MBF}}$ high and CLKB $\uparrow$ to $\overline{\mathrm{MBF} 2}$ low or $\overline{\mathrm{MBF1}}$ high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| $t_{\text {pd(C-MR }}$ ) | Propagation delay time, CLKA to B0-B35 $\dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $\mathrm{tpd}^{\text {p }}$ (C-PE) ${ }^{\text {§ }}$ | Propagation delay time, CLKB $\uparrow$ to $\overline{\text { PEFB }}$ | 2 | 11 | 2 | 12 | 2 | 13 | ns |
| ${ }^{\text {tpd }}$ (M-DV) | Propagation delay time, MBA to AO-A35 valid and SIZ1, SIZO to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| tpd(D-PE) | Propagation delay time, AO-A35 valid to $\overline{\text { PEFA }}$ valid; B0-B35 valid to $\overline{\text { EEFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| $t_{\text {pd }}(\mathrm{O}-\mathrm{PE})$ | Propagation delay time, ODD/EVEN to $\overline{\text { PEFA }}$ and $\overline{\text { PEFB }}$ | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| $t_{\text {pd }}(\mathrm{O}-\mathrm{PB})^{\text {T}}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 11 | 2 | 12 | 2 | 14 | ns |
| ${ }^{\text {tpd }}$ (E-PE) | Propagation delay time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{MBA}$, or PGA to $\overline{\text { PEFA; }} \overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R} B}, \mathrm{SIZ} 1, \mathrm{SIZO}$, or PGB to $\overline{\text { PEFB }}$ | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{E}-\mathrm{PB})^{\text {I }}$ | Propagation delay time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{MBA}$, or PGA to parity bits (A8, A17, A26, A35); $\overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R} B}, \mathrm{SIZ} 1, \mathrm{SIZ0}$, or PGB to parity bits (B8, B17, B26, B35) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\mathrm{RST}}$ to ( $\overline{\mathrm{MBF}}$, $\overline{\mathrm{MBF}}$ ) high. | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\text { CSA }}$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ low to $\mathrm{A} 0-\mathrm{A} 35$ active and $\overline{\mathrm{CSB}}$ low and $W / \bar{R} B$ high to $B 0-B 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, $\overline{\mathrm{CSA}}$ or $W / \overline{\mathrm{R}} A$ high to $\mathrm{A} 0-\mathrm{A} 35$ at high impedance and $\overline{\mathrm{CSB}}$ high or $\mathrm{W} / \overline{\mathrm{R} B}$ low to $\mathrm{BO}-\mathrm{B} 35$ at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1, SIZO are high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.
§ Only applies when a new port-B bus size is implemented by the rising CLKB edge.
II Only applies when reading data from a mail register

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 27

## calculating power dissipation

The $I_{C C(f)}$ current for the graph in Figure 28 was taken while simultaneously reading and writing the FIFO on the SN74ACT3614 with CLKA and CLKB set to $\mathrm{f}_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.
With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 28, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the $\mathrm{SN} 74 \mathrm{ABT3614}$ can be calculated by:

$$
P_{T}=V_{C C} \times I_{C C(f)}+\Sigma\left(C_{L} \times V_{O H}{ }^{2} \times f_{0}\right)
$$

where:

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{L}}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{O}}=\text { switching frequency of an output } \\
& \mathrm{V}_{\mathrm{OH}}=\text { high-level output voltage }
\end{aligned}
$$

When no reads or writes are occurring on the SN74ABT3614, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE A: Includes probe and jig capacitance
Figure 28. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Two Separate $512 \times 18$ Clocked FIFOs Buffering Data in Opposite Directions
- IRA and ORA Synchronized to CLKA
- IRB and ORB Synchronized to CLKB
- Microprocessor Interface Control Logic
- Programmable Almost-Full/Almost-Empty Flags
- Fast Access Times of 9 ns With a $50-\mathrm{pF}$ Load and Simultaneous Switching Data Outputs
- Data Rates up to 80 MHz
- Advanced BICMOS Technology
- Available in 80-Pin Quad Flat Package (PH) and Space-Saving 80-Pin Thin Quad Flat Package (PN)




## description

A FIFO memory is a storage device that allows data to be read from its array in the same order it is written. The SN74ABT7819 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. Two independent $512 \times 18$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.

The SN74ABT7819 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The state of the AO-A17 outputs is controlled by $\overline{C S A}$ and $W / \bar{R} A$. When both $\overline{C S A}$ and $W / \bar{R} A$ are low, the outputs are active. The A0-A17 outputs are in the high-impedance state when either $\overline{C S A}$ or $W / \bar{R} A$ is high. Data is written to FIFOA-B from port A on the low-to-high transition of CLKA when CSA is low, W/RA is high, WENA is high, and the IRA flag is high. Data is read from FIFOB-A to the AO-A17 outputs on the low-to-high transition of CLKA when $\overline{C S A}$ is low, W/RA is low, RENA is high, and the ORA flag is high.

## description (continued)

The state of the $B 0-B 17$ outputs is controlled by $\overline{C S B}$ and $W / \bar{R} B$. When both $\overline{C S B}$ and $W / \bar{R} B$ are low, the outputs are active. The B0-B17 outputs are in the high-impedance state when either $\overline{C S B}$ or $W / \bar{R} B$ is high. Data is written to FIFOB-A from port B on the low-to-high transition of CLKB when CSB is low, W/RB is high, WENB is high, and the IRB flag is high. Data is read from FIFOA-B to the B0-B17 outputs on the low-to-high transition of CLKB when $\overline{C S B}$ is low, W/RB is low, RENB is high, and the ORB flag is high.
The setup and hold-time constraints for the chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are for enabling write and read operations on memory and are not related to the high-impedance control of the data outputs. If a port's read enable (RENA or RENB) and write enable (WENA or WENB) are set low during a clock cycle, the chip select and write/read select can switch at any time during the cycle to change the state of the data outputs.

The input-ready and output-ready flags of a FIFO are two-stage synchronized to the port clocks for use as reliable control signals. CLKA synchronizes the status of the input-ready flag of FIFOA-B (IRA) and the output-ready flag of FIFOB-A (ORA). CLKB synchronizes the status of the input-ready flag of FIFOB-A (IRB) and the output-ready flag of FIFOA-B (ORB). When the input-ready flag of a port is low, the FIFO receiving input from the port is full and writes are disabled to its array. When the output-ready flag of a port is low, the FIFO that outputs data to the port is empty and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO output register at the same time its output-ready flag is asserted (high). When the memory is read empty and the output-ready flag is forced low, the last valid data remains on the FIFO outputs until the output-ready flag is asserted (high) again. In this way, a high on the output-ready flag indicates new data is present on the FIFO outputs.
The SN74ABT7819 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the PH package.
functional block diagram


## enable logic diagram (positive logic)



FUNCTION TABLES

| SELECT INPUTS |  |  |  |  | A0-A17 | PORT-A OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKA | $\overline{\text { CSA }}$ | W/RA | WENA | RENA |  |  |
| X | H | X | X | X | High Z | None |
| $\uparrow$ | L | H | H | $X$ | High Z | Write A0-A17 to FIFOA-B |
| $\uparrow$ | L | L | X | H | Active | Read FIFOB-A to A0-A17 |


| SELECT INPUTS |  |  |  |  | B0-B17 | PORT-B OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKB | $\overline{\text { CSB }}$ | W/RB | WENB | RENB |  | None |
| X | H | X | X | X | High Z | N |
| $\uparrow$ | L | H | H | X | High Z | Write B0 - B17 to FIFOB-A |
| $\uparrow$ | L | L | X | H | Active | Read FIFOA-B to B0-B17 |

# SN74ABT7819 $512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

Terminal Functions

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A17 | 1/0 | Port-A data. The 18-bit bidirectional data port for side A . |
| AF/AEA | 0 | FIFOA-B almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEA or the default value of 128 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y)$. AF/AEA is high when $X$ or less words or ( $512-\mathrm{Y}$ ) or more words are stored in FIFOA - B. AF/AEA is forced high when FIFOA - B is reset. |
| AF/AEB | 0 | FIFOB-A almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEB or the default value of 128 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y)$. AF/AEB is high when $X$ or less words or ( 512 - Y) or more words are stored in FIFOB - A. AF/AEB is forced high when FIFOB - A is reset. |
| B0-B17 | 1/O | Port-B data. The 18-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A to its low-to-high transition and can be asynchronous or coincident to CLKB. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ to its low-to-high transition and can be asynchronous or coincident to CLKA. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. $\overline{C S A}$ must be low to enable a low-to-high transition of CLKA to either write data from A0-A17 to FIFOA-B or read data from FIFOB-A to A0-A17. The A0-A17 outputs are in the high-impedance state when $\overline{C S A}$ is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{\mathrm{CSB}}$ must be low to enable a low-to-high transition of CLKB to either write data from B0-B17 to FIFOB-A or read data from FIFOA-B to $B 0-B 17$. The $B 0-B 17$ outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| HFA | 0 | FIFOA - B half-full flag. HFA is high when FIFOA - B contains 256 or more words and is low when FIFOA - B contains 255 or less words. HFA is set low after FIFOA-B is reset. |
| HFB | 0 | FIFOB - A half-full flag. HFB is high when FIFOB-A contains 256 or more words and is low when FIFOB-A contains 255 or less words. HFB is set low after FIFOB - $A$ is reset. |
| IRA | 0 | Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFOA-B is full and writes to its array are disabled. IRA is set low during a FIFOA - B reset and is set high on the second low-to-high transition of CLKA after reset. |
| IRB | 0 | Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFOB-A is full and writes to its array are disabled. IRB is set low during a FIFOB - A reset and is set high on the second low-to-high transition of CLKB after reset. |
| ORA | 0 | Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFOB-A is empty and reads from its array are disabled. The last valid word remains on the FIFOB-A outputs when ORA is low. Ready data is present for the AO-A17 outputs when ORA is high. ORA is set low during a FIFOB-A reset and goes high on the third low-to-high transition of CLKA after the first word is loaded to an empty FIFOB -A. |
| ORB | 0 | Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFOA - B is empty and reads from its array are disabled. The last valid word remains on the FIFOA - B outputs when ORB is low. Ready data is present for the $\mathrm{BO}-\mathrm{B17}$ outputs when ORB is high. ORB is set low during a FIFOA - B reset and goes high on the third low-to-high transition of CLKB after the first word is loaded to an empty FIFOA-B. |
| $\overline{\text { PENA }}$ | 1 | AF/AEA program enable. After FIFOA - B is reset and before a word is written to its array, the binary value on A0-A7 is latched as an AF/AEA offset when PENA is low and CLKA is high. |
| $\overline{\text { PENB }}$ | 1 | AF/AEB program enable. After FIFOB - A is reset and before a word is written to its array, the binary value on B0-B7 is latched as an AF/AEB offset when $\overline{\text { PENB }}$ is low and CLKB is high. |
| RENA | 1 | Port-A read enable. A high level on RENA enables data to be read from FIFOB-A on the low-to-high transition of CLKA when $\overline{C S A}$ is low, W/R̄A is low, and ORA is high. |
| RENB | 1 | Port-B read enable. A high level on RENB enables data to be read from FIFOA - B on the low-to-high transition of CLKB when $\overline{\mathrm{CSB}}$ is low, $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ is low, and ORB is high. |
| $\overline{\text { RSTA }}$ | I | FIFOA-B reset. To reset FIFOA-B, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\text { RSTA }}$ is low. This sets HFA low, IRA low, ORB low, and AF/AEA high. |
| $\overline{\text { RSTB }}$ | 1 | FIFOB - A reset. To reset FIFOB -A, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{R S T B}$ is low. This sets HFB low, IRB low, ORA low, and AF/AEB high. |
| WENA | 1 | Port-A write enable. A high level on WENA enables data on AO-A17 to be written into FIFOA-B on the low-to-high transition of CLKA when W/ $\overline{\mathrm{R}} A$ is high, $\overline{\mathrm{CSA}}$ is low, and IRA is high. |

Terminal Functions (Continued)

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| WENB | 1 | Port-B write enable. A high level on WENB enables data on $\mathrm{BO}-\mathrm{B} 17$ to be written into FIFOB - A on the low-to-high transition of CLKB when $W / \bar{R} B$ is high, $\overline{\mathrm{CSB}}$ is low, and IRB is high. |
| W/ $/$ R $A$ | 1 | Port-A write/read select. A high on W/Г̄RA enables AO-A17 data to be written to FIFOA-B on a low-to-high transition of CLKA when WENA is high, $\overline{C S A}$ is low, and IRA is high. A low on W/ $\bar{R} A$ enables data to be read from FIFOB-A on a low-to-high transition of CLKA when RENA is high, CSA is low, and ORA is high. The A0-A17 outputs are in the high-impedance state when W/RA is high. |
| W/R̄B | 1 | Port-B write/read select. A high on W//̄R enables B0-B17 data to be written to FIFOB-A on a low-to-high transition of CLKB when WENB is high, $\overline{C S B}$ is low, and IRB is high. A low on W/RB enables data to be read from FIFOA-B on a low-to-high transition of CLKB when RENB is high, $\overline{\mathrm{CSB}}$ is low, and ORB is high. The B0-B17 outputs are in the high-impedance state when $W / \bar{R} B$ is high. |



HFA


AF/AEA


Figure 1. Reset Cycle for FIFOA-B $\dagger$
$\dagger$ FIFOB - A is reset in the same manner.

$\dagger$ Written to FIFOA-B
Figure 2. Write Timing - Port A

t Written to FIFOB-A
Figure 3. Write Timing - Port B


Figure 4. ORB-Flag Timing and First Data Word Fallthrough When FIFOA-B Is Empty $\dagger$
$\dagger$ Operation of FIFOB-A is identical to that of FIFOA-B.


Figure 5. Write-Cycle and IRA-Flag Timing When FIFOA-B Is Fullt
† Operation of FIFOB-A is identical to that of FIFOA-B.

## SN74ABT7819

## $512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS125B-JULY 1992-REVISED AUGUST 1994

$\dagger$ Read from FIFOB-A
Figure 6. Read Timing - Port A

$\dagger$ Read from FIFOA-B
Figure 7. Read Timing - Port B

$512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## offset values for AF/AE

The almost-full/almost-empty flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed from the input of the FIFO after it is reset and before a word is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or (512-Y) or more words.
To program the offset values for AF/AEA, $\overline{\text { PENA }}$ is brought low after FIFOA-B is reset and only when CLKA is low. On the following low-to-high transition of CLKA, the binary value on AO-A7 is stored as the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value $(\mathrm{Y})$. Holding PENA low for another low-to-high transition of CLKA reprograms Y to the binary value on AO-A7 at the time of the second CLKA low-to-high transition.
During the first two CLKA cycles used for offset programming, $\overline{\text { PENA }}$ can be brought high only when CLKA is low. $\overline{\text { PENA }}$ can be brought high at any time after the second CLKA pulse used for offset programming returns low. A maximum value of 255 can be programmed for either $X$ or $Y$ (see Figure 9). To use the default values of $X=Y=128$, $\overline{P E N A}$ must be tied high. No data is stored in FIFOA-B while the AF/AEA offsets are programmed. The AF/AEB flag is programmed in the same manner with $\overline{\text { PENB }}$ enabling CLKB to program the offset values taken from $\mathrm{BO}-\mathrm{B} 7$.


Figure 9. Programming $X$ and $Y$ Separately for AFIAEA

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$



Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}} \ldots \ldots . . . .$.
Current into any output in the low state, $\mathrm{I}_{\mathrm{O}} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .$.
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$....................................................................... - 18 mA


Storage temperature range .............................................................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
recommended operating conditions

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current |  |  | -12 | mA |
| IOL | Low-level output current |  |  | 24 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  |  | 5 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


[^14]timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 8)

|  |  |  | 'ABT7819-12 |  | 'ABT7819-15 |  | 'ABT7819-20 |  | 'ABT7819-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | - | 80 |  | 67 |  | 50 |  | 33.3 | MHz |
| $\mathrm{t}_{\text {w }}$ | Pulse duration | CLKA, CLKB high or low | 4.5 |  | 6 |  | 8 |  | 11 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | A0-A17 before CLKAT and B0-B17 before CLKB $\uparrow$ | 3 |  | 4 |  | 5 |  | 5 |  | ns |
|  |  | $\overline{\text { CSA }}$ before CLKA $\uparrow$ and $\overline{\text { CSB }}$ before CLKB $\uparrow$ | 6 |  | 6 |  | 7 | , | 7 |  |  |
|  |  | W/R̄A before CLKAT and W/ $\overline{\mathrm{R} B}$ before CLKB $\uparrow$ | 6 |  | 6 |  | 7 |  | 7 |  |  |
|  |  | WENA before CLKAT and WENB before CLKB $\uparrow$ | 4 |  | 4 |  | 5 |  | 5 |  |  |
|  |  | RENA before CLKAT and RENB before CLKB $\uparrow$ | 5 |  | 5 |  | 5 |  | 6 |  |  |
|  |  | $\overline{\text { PENA }}$ before CLKAT and $\overline{\text { PENB }}$ before CLKB $\uparrow$ | 3 |  | 4 |  | 5 |  | 5 |  |  |
|  |  | $\overline{\text { RSTA }}$ or $\overline{\text { RSTB }}$ low before first CLKA $\uparrow$ and CLKB $\uparrow \dagger$ | 3 |  | 4 |  | 5 |  | 5 |  |  |
| $t_{h}$ | Hold time | AO-A17 after CLKA $\uparrow$ and B0-B17 after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  |  | $\overline{\mathrm{CSA}}$ after CLKA $\uparrow$ and $\overline{\text { CSB }}$ after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | W/ $/ \overline{\mathrm{R}} A$ after CLKA $\uparrow$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | WENA after CLKAT and WENB after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | RENA after CLKA $\uparrow$ and RENB after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | PENA after CLKA low and PENB after CLKB low | 2 |  | 2 |  | 2 |  | 2 |  |  |
|  |  | $\overline{\text { RSTA }}$ or $\overline{\text { RSTB }}$ low after fourth CLKA $\uparrow$ and CLKB $\uparrow \dagger$ | 3 |  | 3 |  | 4 |  | 4 |  |  |

[^15]switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 10 and 12)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | 'ABT7819-12 |  |  | 'ABT7819-15 |  | 'ABT7819-20 |  | 'ABT7819-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ | CLKA or CLKB |  | 80 |  |  | 67 |  | 50 |  | 33.3 |  | MHz |
| ${ }^{\text {p }}$ d | CLKA $\uparrow$ | A0-A17 | 4 | 7 | 9 | 4 | 10 | 4 | 12 | 4 | 14 | ns |
|  | CLKB $\uparrow$ | B0-B17 | 4 | 7 | 9 | 4 | 10 | 4 | 12 | 4 | 14 |  |
| $t_{p d}{ }^{\ddagger}$ | CLKA $\uparrow$ | A0-A17 |  | 6 |  |  |  |  |  |  |  | ns |
|  | CLKB $\uparrow$ | B0-B17 |  | 6 |  |  |  |  |  |  |  |  |
| ${ }^{\text {p }}$ d | CLKA $\uparrow$ | IRA | 4 |  | 9 | 4 | 10 | 4 | 12 | 4 | 14 | ns |
|  | CLKB $\uparrow$ | IRB | 4 |  | 9 | 4 | 10 | 4 | 12 | 4 | 14 |  |
| ${ }^{\text {tpd }}$ | CLKA $\uparrow$ | ORA | 3.5 |  | 9 | 3.5 | 10 | 3.5 | 12 | 3.5 | 14 | ns |
|  | CLKB $\uparrow$ | ORB | 3.5 |  | 9 | 3.5 | 10 | 3.5 | 12 | 3.5 | 14 |  |
| ${ }^{\text {tpd }}$ | CLKA $\uparrow$ | AF/AEA | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
|  | CLKB $\uparrow$ |  | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 |  |
| tplH | $\overline{\text { RSTA }}$ | AF/AEA | 4 |  | 12 | 4 | 14 | 4 | 15 | 4 | 16 | ns |
| $t_{\text {pd }}$ | CLKA $\uparrow$ | AF/AEB | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
|  | CLKB $\uparrow$ |  | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 |  |
| tPLH | $\overline{\text { RSTB }}$ | AF/AEB | 4 |  | 12 | 4 | 14 | 4 | 15 | 4 | 16 | ns |
|  | CLKA $\uparrow$ | HFA | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 |  |
| tPHL | CLKB $\uparrow$ | HFA | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
|  | $\overline{\text { RSTA }}$ |  | 4 |  | 12 | 4 | 14 | 4 | 15 | 4 | 16 |  |
| tPHL | CLKA $\uparrow$ | HFB | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
| tpLH | CLKB $\uparrow$ | HFB | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
| tPHL | $\overline{\text { RSTB }}$ |  | 4 |  | 12 | 4 | 14 | 4 | 15 | 4 | 16 |  |
| $t_{\text {en }}$ | $\overline{\mathrm{CSA}}$ | A0-A17 | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 | ns |
|  | W/RA |  | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 |  |
| ten | $\overline{\text { CSB }}$ | B0-B17 | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 | ns |
|  | W/RB |  | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 |  |
| $t_{\text {dis }}$ | $\overline{\mathrm{CSA}}$ | A0-A17 | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 | ns |
|  | W/ $/ \mathrm{R} A$ |  | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 |  |
| $t_{\text {dis }}$ | $\overline{\mathrm{CSB}}$ | B0-B17 | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 | ns |
|  | W/ $/ \bar{R} B$ |  | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is measured with a $30-\mathrm{pF}$ load (see Figure 10).

## TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE


Figure 10


Figure 11

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{ICC}_{\mathrm{Cf}}$ taken from Figure 11, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all outputs changing states on each read can be calculated using:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}(f)}+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{OH}}{ }^{2} \times \mathrm{f}_{\mathrm{o}}\right)
$$

where:
$\mathrm{I}_{\mathrm{CC}(f)}=$ maximum ICC per clock frequency
$C_{L}=$ output capacitive load
$\mathrm{f}_{\mathrm{O}}=$ data output frequency
$\mathrm{V}_{\mathrm{OH}}=$ high-level output voltage

## PARAMETER MEASUREMENT INFORMATION



| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tpZL |  |  | Closed |
| ${ }^{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 12. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Independent Asynchronous Inputs and Outputs
- Produced in Advanced BICMOS Technology
- Two Separate $512 \times 18$ FIFOs Buffering Data in Opposite Directions
- Programmable Almost-Full/Almost-Empty Flags
- Empty, Full, and Half-Full Flags
- Fast Access Times of 12 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Supports Clock Rates up to 67 MHz
- Available in $80-$-Pin Quad Flat Package (PH) and Space-Saving 80-Pin Thin Quad Flat Package (PN)

| PH PACKAGE (TOP VIEW) |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| O80797877767574737271706968676665 |  |  |  |
| $\overline{\text { RSTA }}$ | 1 | 64 | $\square \overline{\text { RSTB }}$ |
| PENA | 2 | 63 | $\square$ PENB |
| AF/AEA | 3 | 62 | $\square$ AF/AEB |
| HFA | 4 | 61 | $\square \mathrm{HFB}$ |
| FULLA | 5 | 60 | $\square$ FULLB |
| GND | 6 | 59 | $\square$ GND |
| AO | 7 | 58 | $\square \mathrm{BO}$ |
| A1 | 8 | 57 | $\square \mathrm{B1}$ |
| $V_{C C}$ | 9 | 56 | $\mathrm{V}_{\mathrm{CC}}$ |
| A2 | 10 | 55 | $\square \mathrm{B} 2$ |
| A3 | 11 | 54 | $\square$ B3 |
| GND $\square^{-1}$ | 12 | 53 | $\square$ GND |
| A4 | 13 | 52 | B4 |
| A5 | 14 | 51 | Q B5 |
| GND | 15 | 50 | $\square$ GND |
| A6 | 16 | 49 | $\square \mathrm{B6}$ |
| A7 | 17 | 48 | B7 |
| GND | 18 | 47 | $\square$ GND |
| A8 | 19 | 46 | B8 |
| A9 | 20 | 45 | $\square \mathrm{B9}$ |
| $v_{\text {Cc }}$ | 21 | 44 | $\mathrm{V}_{\mathrm{CC}}$ |
| A10 | 22 | 43 | B10 |
| A11 | 23 | 42 | B11 |
| GND ${ }^{4}$ | 24 | 41 | $\square$ GND |
|  | 2526272829303 |  |  |
|  |  |  |  |
|  |  |  |  |



## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ABT7820 is arranged as two 512 by 18-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 67 MHz with access times of 12 ns in a bit-parallel format.

The SN74ABT7820 consists of bus transceiver circuits, two $512 \times 18$ FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable inputs GAB and GBA control the transceiver functions. The SAB and SBA control inputs select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the eight fundamental bus-management functions that can be performed with the SN74ABT7820.

The SN74ABT7820 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## SN74ABT7820 $512 \times 18 \times 2$ FIRST-IN, FIRST-OUT MEMORY

SCAS206A - AUGUST 1991 - REVISED AUGUST 1992

## Terminal Functions

| TERMINAL | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A17 | 1/O | Port-A data. The 18-bit bidirectional data port for side A. |
| AF/AEA | 0 | FIFO A almost-full/almost-empty flag. Depth offset values can be programmed for AF/AEA or the default value of 128 can be used for both the almost-empty offset $(X)$ and the almost-full offset ( Y ). AF/AEA is high when FIFO A contains X or less words or ( 512 - Y) or more words. AF/AEA is set high after FIFO A is reset. |
| AF/AEB | 0 | FIFO B almost-full/aimost-empty flag. Depth offset values can be programmed for AF/AEB or the default value of 128 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y)$. AF/AEB is high when FIFO B contains $X$ or less words or $(512-Y)$ or more words. AF/AEB is set high after FIFO $B$ is reset. |
| B0-B17 | 1/O | Port-B data. The 18-bit bidirectional data port for side B. |
| EMPTYA | 0 | FIFO A empty flag. EMPTYA is low when FIFO A is empty and high when FIFO A is not empty. EMPTYA is set low after FIFO $A$ is reset. |
| EMPTYB | 0 | FIFO B empty flag. EMPTYB is low when FIFO B is empty and high when FIFOB is not empty. EMPTYB is set low after FIFO B is reset. |
| $\overline{\text { FULLA }}$ | 0 | FIFO A full flag. $\overline{\text { FULLA }}$ is low when FIFO $A$ is full and high when FIFO $A$ is not full. $\overline{\text { FULLA }}$ is set high after FIFO $A$ is reset. |
| $\overline{\text { FULLB }}$ | 0 | FIFOB full flag. $\overline{\text { FULLB }}$ is low when FIFO $B$ is full and high when FIFOB is not full. $\overline{\text { FULLB }}$ is set high after FIFOB is reset. |
| GAB | 1 | Port-B output enable. B0-B17 outputs are active when GAB is high and in the high-impedance state when GAB is low. |
| GBA | 1 | Port-A output enable. A0-A17 outputs are active when GBA is high and in the high-impedance state when GBA is low. |
| HFA | 0 | FIFO A half-full flag. HFA is high when FIFO A contains 256 or more words and is low when FIFO A contains 255 or less words. HFA is set low after FIFO $A$ is reset. |
| HFB | 0 | FIFO B half-full flag. HFB is high when FIFO B contains 256 or more words and is low when FIFO B contains 255 or less words. HFB is set low after FIFO B is reset. |
| LDCKA | 1 | FIFO A load clock. Data is written into FIFO A on a low-to-high transition of LDCKA when FULLA is high. The first word written into an empty FIFO $A$ is sent directly to the FIFO A data outputs. |
| LDCKB | 1 | FIFO B load clock. Data is written into FIFO B on a low-to-high transition of LDCKB when FULLB is high. The first word written into an empty FIFO B is sent directly to the FIFO B data outputs. |
| $\overline{\text { PENA }}$ | 1 | FIFO A program enable. After reset and before a word is written into FIFO A, the binary value on AO-A7 is latched as an AF/AEA offset value when PENA is low and LDCKA is high. |
| $\overline{\text { PENB }}$ | 1 | FIFO B program enable. After reset and before a word is written into FIFO B, the binary value on B0-B7 is latched as an AF/AEB offset value when $\overline{\text { PENB }}$ is low and LDCKB is high. |
| $\overline{\text { RSTA }}$ | 1 | FIFO A reset. A low level on $\overline{R S T A}$ resets FIFO A forcing EMPTYA low, HFA low, FULLA high, and AF/AEA high. |
| $\overline{\text { RSTB }}$ | 1 | FIFO B reset. A low level on $\overline{R S T B}$ resets FIFO B forcing EMPTYB low, HFB low, FULLB high, and AF/AEB high. |
| SAB | 1 | Port- $B$ read select. $S A B$ selects the source of $B 0-B 17$ read data. $A$ low level selects real-time data from $A 0-A 17$. $A$ high level selects the FIFO A output. |
| SBA | 1 | Port-A read select. SBA selects the source of AO-A17 read data. A low level selects real-time data from B0-B17. A high level selects the FIFO B output. |
| UNCKA | 1 | FIFO A unload clock. Data is read from FIFO A on a low-to-high transition of UNCKA when EMPTYA is high. |
| UNCKB | 1 | FIFO B unload clock. Data is read from FIFO B on a low-to-high transition of UNCKB when EMPTYB is high. |

## logic symbol $\dagger$



$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the PH package.
logic diagram (positive logic)



Figure 1. Bus-Management Functions

SELECT-MODE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| SBA | SAB | A BUS | B BUS |
| L | L | Real-time B to A bus | Real-time A to B bus |
| H | L | FIFO B to A bus | Real-time A to B bus |
| L | H | Real-time B to A bus | FIFO A to B bus |
| H | H | FIFO B to A bus | FIFO A to B bus |

OUTPUT-ENABLE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| GBA | GAB | A BUS | B BUS |
| L | L | Isolation/input to $A$ bus | Isolation/input to $B$ bus |
| H | L | A bus enabled | Isolation/input to $B$ bus |
| L | H | Isolation/input to $A$ bus | B bus enabled |
| H | H | A bus enabled | B bus enabled |

timing diagram for FIFO A $\dagger$

$\dagger$ SAB $=G A B=H, G B A=L$
Operation of FIFO $B$ is identical to that of FIFO A.

## offset values for AF/AE

The almost-full/almost-empty flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). The offsets of a flag can be programmed from the input of its FIFO after it is reset and before any data is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or ( 512 - Y) or more words.
To program the offset values for AF/AEA, $\overline{\text { PENA }}$ can be brought low after FIFO $A$ is reset and only when LDCKA is low. On the following low-to-high transition of LDCKA, the binary value on AO-A7 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding PENA low for another low-to-high transition of LDCKA reprograms Y to the binary value on AO-A7 at the time of the second LDCKA low-to-high transition.
$\overline{\text { PENA }}$ can be brought back high only when LDCKA is low during the first two LDCKA cycles. PENA can be brought high at any time after the second LDCKA pulse returns low. A maximum value of 255 can be programmed for either $X$ or $Y$ (see Figure 2). To use the default values of $X=Y=128$ for AF/AEA, PENA must be tied high. No data is stored in the FIFO when its AF/AE offsets are programmed. The AF/AEB flag is programmed in the same manner. $\overline{\text { PENB }}$ enables LDCKB to program the AF/AEB offset values taken from B0-B7.


Figure 2. Programming $X$ and $Y$ Separately for AF/AEA

## SN74ABT7820

## $512 \times 18 \times 2$ FIRST-IN, FIRST-OUT MEMORY

SCAS206A - AUGUST 1991 - REVISED AUGUST 1992

## absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## recommended operating conditions

|  |  | MIN | NOM |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | MAX | UNIT |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 4.5 | 4.5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 2 | V |
| OH | High-level output current | 0 | V |
| $\mathrm{l}_{\mathrm{OL}}$ | Low-level output current | V | V |
| $\Delta \mathrm{Cl} / \Delta \mathrm{V}$ | Input transition rise or fall rate | -12 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | mA |  |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The parameters IOZH and lOZL include the input leakage current.
INot more than one output should be tested at a time, and the duration of the test should not exceed one second.
timing requirements over recommended operating free-air temperature range (unless otherwise noted)


## $512 \times 18 \times 2$ FIRST-IN, FIRST-OUT MEMORY

SCAS206A - AUGUST 1991 - REVISED AUGUST 1992
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 5)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7820-15 |  |  | 'ACT7820-20 |  | 'ACT7820-25 |  | 'ACT7820-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK, UNCK |  |  |  | 67 |  | 50 |  | 40 |  | 33.3 | MHz |
| $t_{\text {pd }}$ | LDCKAT, LDCKB $\uparrow$ | B/A | 4 |  | 14 | 4 | 15 | 4. | 18 | 4 | 20 | ns |
|  | UNCKAT, UNCKB $\uparrow$ |  | 4 | 9 | 12 | 4 | 13.5 | 4 | 15 | 4 | 17 |  |
| $t_{p d}{ }^{\ddagger}$ | UNCKAT, UNCKB $\uparrow$ | B/A |  | 8 |  |  |  |  |  |  |  | ns |
| tPLH | LDCKAT, LDCKB $\uparrow$ | $\frac{\overline{\text { EMPTYA, }}}{\overline{\text { EMPTYB }}}$ | 4 |  | 14 | 4 | 15 | 4 | 17 | 4 | 19 | ns |
| tPHL | UNCKAT, UNCKB $\uparrow$ |  | 4 |  | 13 | 4 | 14 | 4 | 16 | 4 | 18 |  |
| tPHL | RSTA low, RSTB low | EMPTYA, EMPTYB | 6 |  | 16 | 6 | 16 | 6 | 18 | 6 | 20 | ns |
| tPHL | LDCKAT, LDCKB $\uparrow$ | $\begin{aligned} & \overline{\overline{\text { FULLA }},} \\ & \overline{\text { FULLE }} \end{aligned}$ | 6 |  | 13 | 6 | 14 | 6 | 16 | 6 | 18 | ns |
| tPLH | UNCKAT, UNCKB $\uparrow$ | $\frac{\overline{\text { FULLA }},}{\text { FULLB }}$ | 6 |  | 15 | 6 | 15 | 6 | 17 | 6 | 19 | ns |
|  | RSTA low, $\overline{\text { RSTB }}$ low |  | 8 |  | 20 | 8 | 20 | 8 | 22 | 8 | 22 |  |
| ${ }^{\text {tpd }}$ | LDCKAT, LDCKB $\uparrow$ | AF/AEA, AF/AEB | 8 |  | 16 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
|  | UNCKAT, UNCKB $\uparrow$ |  | 8 |  | 16 | 8 | 17 | 8 | 18 | 8 | 20 |  |
| tPLH | RSTA low, RSTB low | AF/AEA, AF/AEB | 2 |  | 12 | 2 | 14 | 2 | 16 | 2 | 18 | ns |
| tPLH | LDCKAT, LDCKB $\uparrow$ | HFA, HFB | 8 |  | 15 | 8 | 15 | 8 | 17 | 8 | 19 | ns |
|  | UNCKA, UNCKB | HFA, HFB | 8 |  | 15 | 8 | 15 | 8 | 17 | 8 | 19 | ns |
| tPHL | $\overline{\text { RSTA }}$ low, RSTB low |  | 2 |  | 12 | 2 | 14 | 2 | 16 | 2 | 18 |  |
| ${ }^{\text {tpd }}$ | SAB/SBA§ | B/A | 2 |  | 10 | 2 | 11 | 2 | 12 | 2 | 14 | ns |
|  | A/B |  | 2 |  | 9 | 2 | 10 | 2 | 11 | 2 | 13 |  |
| ten | GBA/GAB | A/B | 2 |  | 6.5 | 2 | 8 | 2 | 10 | 2 | 12 | ns |
| $\mathrm{t}_{\text {dis }}$ | GBA/GAB | A/B | 2 |  | 11 | 2 | 12 | 2 | 13 | 2 | 14 | ns |

$\dagger$ All typical values are at $5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is measured with a $30-\mathrm{pF}$ load (see Figure 3).
§ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

## TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE


Figure 3
SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{ICC}_{(f)}$ taken from Figure 4, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) based on all outputs changing states on each read can be calculated using:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{ICC}_{(f)}+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{0}\right)
$$

where:
$I_{C C(f)}=$ maximum $I_{C C}$ per clock frequency
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ data output frequency

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tpZL |  |  | Closed |
| ${ }^{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tpLZ |  |  | Closed |
| $t_{\text {pd }}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance

Figure 5. Load Circuit and Voltage Waveforms

- Dual Independent FIFOs Organized as: 64 Words by 1 Bit Each - SN74ACT2226 256 Words by 1 Bit Each - SN74ACT2228
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Support Clock Frequencies up to $22 \mathbf{~ M H z}$
- Characterized for Operation Over the Industrial Temperature Range ( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ )
- Access Times of 20 ns
- Low-Power Advanced CMOS Technology
- Available in 24-Pin SOIC (DW) Package


## description

The SN74ACT2226 and SN74ACT2228 are dual FIFOs suited for a wide range of serial data buffering applications including elastic stores for frequencies up to T2 telecommunication rates. Each FIFO on the chip is arranged as $64 \times 1$ (SN74ACT2226) or $256 \times 1$ (SN74ACT2228) and has control signals and status flags for independent operation. Output flags per FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full ( 1 HF or 2 HF ), and almost full/almost empty ( $1 \mathrm{AF} / \mathrm{AE}$ or $2 \mathrm{AF} / \mathrm{AE}$ ).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another.

Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.
A half-full flag ( 1 HF or 2 HF ) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or less bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.

The SN74ACT2226 and SN74ACT2228 are characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## CLOCKED FIRST-IN, FIRST-OUT MEMORIES

## logic symbols $\dagger$


$\dagger$ These symbols are in accordance with ANSIIIEEE Std 91-1984 and IEC Publication 617-12.

SN74ACT2226 functional block diagram (each FIFO)


## SN74ACT2228 functional block diagram (each FIFO)



Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| 1AF/AE 2AF/AE | $\begin{gathered} \hline 2 \\ 14 \\ \hline \end{gathered}$ | 0 | Almost-full/almost-empty flag. AF/AE is high when the memory is eight locations or less from a full or empty state. AF/AE is set high after reset. |
| $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\begin{gathered} \hline 6 \\ 18 \end{gathered}$ | 1 | Data input |
| GND | 7 |  | Ground |
| $\begin{aligned} & 1 \mathrm{HF} \\ & 2 \mathrm{HF} \end{aligned}$ | $\begin{gathered} \hline 1 \\ 15 \end{gathered}$ | 0 | Half-full flag. HF is high when the number of bits stored in memory is greater than or equal to half the FIFO depth. HF is set low after reset. |
| $\begin{aligned} & 1 / R \\ & 2 \mid R \end{aligned}$ | $\begin{gathered} 5 \\ 17 \end{gathered}$ | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is set low during reset and is set high on the second low-to-high transition of WRTCLK after reset. |
| $\begin{aligned} & \text { 1OR } \\ & \text { 2OR } \end{aligned}$ | $\begin{aligned} & 22 \\ & 10 \end{aligned}$ | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on the data output when OR is high. OR is set low during reset and set high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| $\begin{aligned} & 1 \mathrm{Q} \\ & 2 \mathrm{Q} \end{aligned}$ | $\begin{gathered} \hline 21 \\ 9 \end{gathered}$ | 0 | Data outputs. After the first valid write to empty memory, the first bit is output on the third rising edge of RDCLK. OR for the FIFO is asserted high to indicate ready data. |
| 1RDCLK 2RDCLK | $\begin{aligned} & 24 \\ & 12 \end{aligned}$ | 1 | Read clock. RDCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of RDCLK reads data from memory when the FIFO RDEN and OR are high. OR is synchronous with the low-to-high transition of RDCLK. |
| 1RDEN 2RDEN | $\begin{aligned} & 23 \\ & 11 \end{aligned}$ | 1 | Read enable. When the RDEN and OR of a FIFO are high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| $\begin{aligned} & 1 \overline{\operatorname{RESET}} \\ & 2 \overline{\mathrm{RESET}} \end{aligned}$ | $\begin{gathered} 8 \\ 20 \end{gathered}$ | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while $\overline{\text { RESET is low. This sets HF, IR, and OR low and AF/AE high. Before it is used, a FIFO must be reset }}$ after power up. |
| VCC | 19 |  | Supply voltage |
| 1WRTCLK 2WRTCLK | $\begin{gathered} 3 \\ 15 \end{gathered}$ | 1 | Write clock. WRTCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of WRTCLK writes data to memory when WRTEN and IR are high. IR is synchronous with the low-to-high transition of WRTCLK. |
| IWRTEN 2WRTEN | $\begin{gathered} \hline 4 \\ 16 \end{gathered}$ | 1 | Write enable. When WRTEN and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. FIFO Reset


DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | C |
| SN74ACT2226 | B33 | B57 | B65 |
| SN74ACT2228 | B129 | B249 | B257 |

Figure 2. FIFO Write


Figure 3. FIFO Read
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{C C}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{1 \mathrm{~K}}\left(\mathrm{~V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{C C}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{IOK}^{( } \mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{IO}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{C C}$ or GND | $\pm 200 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.

## recommended operating conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage |  | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| $\mathrm{IOH}^{2}$ | High-level output current | Q outputs, Flags |  | -8 | mA |
|  | Low-level output current | Q outputs |  | 16 | mA |
| OL | W-level output current | Flags |  | 8 | m |
| TA | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 1 |  | $V_{C C}=5.5 \mathrm{~V}$, | $V_{1}=V_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{DlCC}^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 through 3)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  |  | 22 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | 1WRTCLK, 2WRTCLK high or low | 15 |  | ns |
|  |  | 1RDCLK, 2RDCLK high or low | 15 |  |  |
| ${ }^{\text {tsu }}$ | Setup time | 1D before 1WRTCLK $\uparrow$ and 2D before 2WRTCLK $\uparrow$ | 6 |  | ns |
|  |  | 1WRTEN before 1WRTCLK $\uparrow$ and 2WRTEN before 2WRTCLK $\uparrow$ | 6 |  |  |
|  |  | 1RDEN before 1RDCLK $\uparrow$ and 2RDEN before 2RDCLK $\uparrow$ | 6 |  |  |
|  |  | $1 \overline{\text { RESET }}$ low before 1WRTCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low before 2WRTCLK $\uparrow \S$ | 6 |  |  |
|  |  | $1 \overline{\mathrm{RESET}}$ low before 1RDCLK$\uparrow$ and $2 \overline{\mathrm{RESET}}$ low before 2RDCLK $\uparrow \S$ | 6 |  |  |
| th | Hold time | 1D after 1WRTCLK $\uparrow$ and 2D after 2WRTCLK $\uparrow$ | 0 |  | ns |
|  |  | 1WRTEN after 1WRTCLK $\uparrow$ and 2WRTEN after 2WRTCLK $\uparrow$ | 0 |  |  |
|  |  | 1RDEN after 1RDCLK $\uparrow$ and 2RDEN after 2RDCLK $\uparrow$ | 0 |  |  |
|  |  |  | 6 |  |  |
|  |  |  | 6 |  |  |

[^16]switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | 1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK |  | 22 |  | MHz |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1Q, 2Q | 2 | 20 | ns |
| $t_{\text {pd }}$ | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1/R, 2IR | 1 | 20 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1OR, 2OR | 1 | 20 | ns |
|  | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1AF/AE 2AF/AE | 3 | 20 | ns |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1AF/AE, 2AF/AE | 3 | 20 | ns |
| ${ }^{\text {tPLH }}$ | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1HF, 2HF | 2 | 20 | ns |
| tphL | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ |  | 3 | 20 |  |
| ${ }^{\text {tPLH }}$ | 1 $\overline{\mathrm{RESET}}, 2 \overline{\mathrm{RESET}}$ low | 1AF/AE, 2AF/AE | 1 | 20 | ns |
| tPHL |  | $1 \mathrm{HF}, 2 \mathrm{HF}$ | 1 | 20 |  |

PARAMETER MEASUREMENT INFORMATION


Figure 4. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS

SINGLE FIFO SUPPLY CURRENT
VS
CLOCK FREQUENCY


Figure 5

## calculating power dissipation

Data for Figure 5 is taken with one FIFO active and one FIFO idle on the device. The active FIFO has both writes and reads enabled with its read clock (RDCLK) and write clock (WRTCLK) operating at the rate specified by $\mathrm{f}_{\text {clock. }}$. The data input rate and data output rate are half the $\mathrm{f}_{\text {clock }}$ rate, and the data output is disconnected. A close approximation to the total device power can be found by using Figure 5, determining the capacitive load on the data output and determining the number of SN74ACT2226/2228 inputs driven by TTL high levels.

With $\mathrm{I}_{\mathrm{CC}(\mathrm{f})}$ taken from Figure 5, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of one FIFO on the SN74ACT2226 or SN74ACT2228 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta I_{C C} \times d c\right)\right]+\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta_{C C}=$ increase in power supply current for each input at a TTL high level
$\mathrm{dc}=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$f_{0}=$ switching frequency of an output

## APPLICATION INFORMATION

An example of concentrating two independent serial data signals into a single composite data signal with the use of an SN74ACT2226 or SN74ACT2228 device is shown in Figure 6. The input data to the FIFOs share the same average (mean) frequency, and the mean frequency of the SYS_CLOCK is greater than or equal to the sum of the individual mean input rates. A single-bit FIFO is needed for each additional input data signal that is time-division multiplexed into the composite signal.

The FIFO memories provide a buffer to absorb clock jitter generated by the transmission systems of incoming signals and synchronize the phase-independent inputs to one another. FIFO half-full (HF) flags are used to signal the multiplexer to start fetching data from the buffers. The state of the flags can also be used to indicate when a FIFO read should be suppressed to regulate the output flow (pulse-stuffing control). The FIFO almost-full/almost-empty flags (AF/AE) can be used in place of the half-full flags to reduce transmission delay.


Figure 6. Time-Division Multiplexing Using the SN74ACT2226 or SN74ACT2228

- Dual Independent FIFOs Organized as: 64 Words by 1 Bit Each - SN74ACT2227 256 Words by 1 Bit Each - SN74ACT2229
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Characterized for Operation Over the Industrial Temperature Range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$
- Support Clock Frequencies up to 60 MHz
- Access Times of 9 ns
- 3-State Data Outputs
- Low-Power Advanced CMOS Technology
- Available in 28-Pin SOIC (DW) Package


DW PACKAGE


## description

The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial data buffering applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip is arranged as $64 \times 1$ (SN74ACT2227) or $256 \times 1$ (SN74ACT2229) and has control signals and status flags for independent operation. Output flags per FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full ( 1 HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the high-impedance state when its output-enable (1OE or 2OE) input is low.
Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.

A half-full flag ( 1 HF or 2 HF ) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or less bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.

The SN74ACT2227 and SN74ACT2229 are characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
logic symbols ${ }^{\dagger}$

$\dagger$ These symbols are in accordance with ANSIIIEEE Std 91-1984 and IEC Publication 617-12.

## SN74ACT2227 functional block diagram (each FIFO)



## SN74ACT2229 functional block diagram (each FIFO)



## Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| $\begin{aligned} & \text { 1AF/AE } \\ & 2 \mathrm{AF} / \mathrm{AE} \end{aligned}$ | $\begin{gathered} 2 \\ 16 \end{gathered}$ | 0 | Almost-full/almost-empty flag. AF/AE is high when the memory is eight locations or less from a full or empty state. AF/AE is set high after reset. |
| $\begin{aligned} & 10 \\ & 2 D \end{aligned}$ | $\begin{gathered} 6 \\ 20 \end{gathered}$ | 1 | Data input |
| GND | 7,8 |  | Ground |
| $\begin{aligned} & 1 \mathrm{HF} \\ & 2 \mathrm{HF} \end{aligned}$ | $\begin{gathered} \hline 1 \\ 15 \end{gathered}$ | 0 | Half-full flag. HF is high when the number of bits stored in memory is greater than or equal to half the FIFO depth. HF is set low after reset. |
| $\begin{aligned} & 11 R \\ & 21 R \end{aligned}$ | $\begin{gathered} 5 \\ 19 \end{gathered}$ | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is set low during reset and is set high on the second low-to-high transition of WRTCLK after reset. |
| $\begin{aligned} & 10 E \\ & 20 E \\ & \hline \end{aligned}$ | $\begin{aligned} & 28 \\ & 14 \\ & \hline \end{aligned}$ | 1 | Output enable. The data output of a FIFO is active when OE is high and in the high-impedance state when OE is low. |
| $\begin{aligned} & \text { 1OR } \\ & \text { 2OR } \end{aligned}$ | $\begin{aligned} & 25 \\ & 11 \end{aligned}$ | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on the data output when OR is high. OR is set low during reset and set high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| $\begin{aligned} & 1 \mathrm{Q} \\ & 2 \mathrm{Q} \end{aligned}$ | $\begin{aligned} & 24 \\ & 10 \end{aligned}$ | 0 | Data outputs. After the first valid write to empty memory, the first bit is output on the third rising edge of RDCLK. OR for the FIFO is asserted high to indicate ready data. |
| $\begin{aligned} & \text { 1RDCLK } \\ & \text { 2RDCLK } \end{aligned}$ | $\begin{aligned} & 27 \\ & 13 \end{aligned}$ | 1 | Read clock. RDCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of RDCLK reads data from memory when the FIFO RDEN and OR are high. OR is synchronous with the low-to-high transition of RDCLK. |
| $\begin{aligned} & \text { 1RDEN } \\ & \text { 2RDEN } \end{aligned}$ | $\begin{aligned} & 26 \\ & 12 \end{aligned}$ | 1 | Read enable. When the RDEN and OR of a FIFO are high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| $\begin{aligned} & 1 \overline{\mathrm{RESET}} \\ & 2 \overline{\mathrm{RESET}} \end{aligned}$ | $\begin{gathered} 9 \\ 23 \end{gathered}$ | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. Before it is used, a FIFO must be reset after power up. |
| VCC | 21, 22 |  | Supply voltage |
| 1WRTCLK 2WRTCLK | $\begin{gathered} 3 \\ 17 \end{gathered}$ | 1 | Write clock. WRTCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of WRTCLK writes data to memory when WRTEN and IR are high. IR is synchronous with the low-to-high transition of WRTCLK. |
| 1WRTEN <br> 2WRTEN | $\begin{gathered} \hline 4 \\ 18 \end{gathered}$ | 1 | Write enable. When WRTEN and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. FIFO Reset


DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | C |
| SN74ACT2227 | B33 | B57 | B65 |
| SN74ACT2229 | B129 | B249 | B257 |

Figure 2. FIFO Write


Figure 3. FIFO Read

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | 0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Voltage applied to a disabled 3-state output | 5.5 V |
| Input clamp current, $\mathrm{I}_{\mathrm{I}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{C}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 200 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.

## recommended operating conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| 1 OH | High-level output current | Q outputs, Flags |  | -8 | mA |
| ${ }^{\text {IOL }}$ | Low-level output current | Q outputs |  | 16 | mA |
|  |  | Flags |  | 8 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{l}^{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {cC }}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }} \mathrm{Cc} \mathrm{C}^{\text {§ }}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

[^17]timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 through 3)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {f clock }}$ | Clock frequency |  |  | 60 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | 1WRTCLK, 2WRTCLK high or low | 5 |  | ns |
|  |  | 1RDCLK, 2RDCLK high or low | 5 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | 1D before 1WRTCLK $\uparrow$ and 2D before 2WRTCLK $\uparrow$ | 4.5 |  | ns |
|  |  | 1WRTEN before 1WRTCLK $\uparrow$ and 2WRTEN before 2WRTCLK $\uparrow$ | 4.5 |  |  |
|  |  | 1RDEN before 1RDCLK $\uparrow$ and 2RDEN before 2RDCLK $\uparrow$ | 4 |  |  |
|  |  | $1 \overline{\text { RESET }}$ low before 1WRTCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low before 2WRTCLK $\uparrow \uparrow$ | 6 |  |  |
|  |  | $1 \overline{\text { RESET }}$ low before 1RDCLK $\uparrow$ and 2 $\overline{\mathrm{RESET}}$ low before 2RDCLK $\uparrow \dagger$ | 6 |  |  |
| th | Hold time | 1D after 1WRTCLK $\uparrow$ and 2D after 2WRTCLK $\uparrow$ | 0 |  | ns |
|  |  | 1WRTEN after 1WRTCLK $\uparrow$ and 2WRTEN after 2WRTCLK $\uparrow$ | 0 |  |  |
|  |  | 1RDEN after 1RDCLK $\uparrow$ and 2RDEN after 2RDCLK $\uparrow$ | 0 |  |  |
|  |  | $1 \overline{\mathrm{RESET}}$ low after 1WRTCLK $\uparrow$ and 2 $\overline{\mathrm{RESET}}$ low after 2WRTCLK $\uparrow \dagger$ | 6 |  |  |
|  |  | $1 \overline{\text { RESET }}$ low after 1RDCLK $\uparrow$ and $2 \overline{\text { RESET }}$ low after 2RDCLK $\dagger \dagger$ | 6 |  |  |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | 1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK |  | 60 |  | MHz |
| $t_{\text {pd }}$ | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1Q, 2Q | 2 | 9 | ns |
| $t_{\text {pd }}$ | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 11R, 21R | 1 | 8 | ns |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1OR, 2OR | 1 | 8 | ns |
|  | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1AF/AE 2AF/AE | 3 | 14 |  |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1AF/AE, 2AF/AE | 3 | 14 | ns |
| tpLH | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1HF, 2HF | 2 | 12 | ns |
| tpHL | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ |  | 3 | 14 |  |
| tPLH | 1 $\overline{\text { RESET }}$, $2 \overline{\mathrm{RESET}}$ low | 1AF/AE, 2AF/AE | 1 | 17 | ns |
| tPHL |  | $1 \mathrm{HF}, 2 \mathrm{HF}$ | 1 | 18 | ns |
| ten | 10E, 20E | 1Q, 2Q | 0 | 8 | ns |
| $t_{\text {dis }}$ |  |  | 0 | 8 |  |

INSTRUMENTS

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

| PARAMETER |  | R1, R2 | $C_{L} \dagger$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {d dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| $t_{\text {pd }}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 4. Load CIrcuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS

SINGLE FIFO SUPPLY CURRENT
CLOCK FREQUENCY


Figure 5

## calculating power dissipation

Data for Figure 5 is taken with one FIFO active and one FIFO idle on the device. The active FIFO has both writes and reads enabled with its read clock (RDCLK) and write clock (WRTCLK) operating at the rate specified by $f_{\text {clock. }}$ The data input rate and data output rate are half the $f_{\text {clock }}$ rate, and the data output is disconnected. A close approximation to the total device power can be found by Figure 5, determining the capacitive load on the data output, and determining the number of SN74ACT2227/2229 inputs driven by TTL high levels.

With $\mathrm{I}_{\mathrm{CC}(\mathrm{f})}$ taken from Figure 5, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of one FIFO on the SN74ACT2227 or SN74ACT2229 can be calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{I}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{\mathrm{O}}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta_{\mathrm{CC}}=$ increase in power supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{\mathrm{o}}=$ switching frequency of an output

## APPLICATION INFORMATION

An example of concentrating two independent serial data signals into a single composite data signal with the use of an SN74ACT2227 or SN74ACT2229 device is shown in Figure 6. The input data to the FIFOs share the same average (mean) frequency, and the mean frequency of the SYS_CLOCK is greater than or equal to the sum of the individual mean input rates. A single-bit FIFO is needed for each additional input data signal that is time-division multiplexed into the composite signal.

The FIFO memories provide a buffer to absorb clock jitter generated by the transmission systems of incoming signals and synchronize the phase-independent inputs to one another. FIFO half-full (HF) flags are used to signal the multiplexer to start fetching data from the buffers. The state of the flags can also be used to indicate when a FIFO read should be suppressed to regulate the output flow (pulse-stuffing control). The FIFO almost-full/almost-empty flags (AF/AE) can be used in place of the half-full flags to reduce transmission delay.


Figure 6. Time-Division Multiplexing Using the SN74ACT2227 or SN74ACT2229

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent $512 \times 36$ Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, $\overline{A E A}$, and $\overline{\text { AFA }}$ Flags Synchronized by CLKA
- IRB, ORB, $\overline{A E B}$, and $\overline{\text { AFB }}$ Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3622 and SN74ACT3642
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)

PCB PACKAGE (TOP VIEW)


## PQ PACKAGE $\dagger$ (TOP VIEW)



NC - No internal connection
† Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3632 is a high-speed, low-power CMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns . Two independent $512 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words are stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN74ACT3632 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The input-ready (IRA, IRB) flag and almost-full ( $\overline{\text { AFA }}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.
The SN74ACT3632 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
functional block diagram


# SN74ACT3632 $512 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

SCAS224B - JUNE 1992 - REVISED SEPTEMBER 1994

## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\text { AEA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\overline{A E A}$ is low when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X2. |
| $\overline{\text { AEB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{\mathrm{AEB}}$ is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X 1 . |
| $\overline{\text { AFA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{\text { AFA }}$ is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y 1 . |
| $\overline{\text { AFB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. $\overline{A F B}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y2. |
| B0-B35 | 1/O | Port-B data. The 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port $A$ and can be asynchronous or coincident to CLKB. IRA, ORA, $\overline{\mathrm{AFA}}$, and $\overline{\mathrm{AEA}}$ are all synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. IRB, ORB, $\overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. $\overline{\text { CSA }}$ must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{\mathrm{CSB}}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B . The B0-B35 outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FS1, FS0 | 1 | Flag offset selects. The low-to-high transition of a FIFO reset input latches the values of FS0 and FS1. If either FSO or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are low when $\overline{\text { RST1 }}$ and $\overline{\text { RST2 }}$ go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. |
| IRA | $\begin{gathered} 0 \\ (\text { port } A) \end{gathered}$ | Input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. |
| IRB | $\stackrel{0}{\text { (port B) }}$ | Input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\mathrm{MBF} 1}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. MBF1 is set high by a low-to-high transition of CLLKB when a port-B read is selected and MBB is high. $\overline{\text { MBF1 }}$ is set high when FIFO1 is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\text { MBF2 }}$ is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is also set high when FIFO2 is reset. |
| ORA | $\underset{(\text { port A) }}{\mathrm{O}}$ | Output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. |

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| ORB | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| $\overline{\text { RST1 }}$ | 1 | FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}} 1$ is low. The low-to-high transition of $\overline{\mathrm{RST} 1}$ latches the status of FS0 and FS1 for $\overline{\mathrm{AFA}}$ and $\overline{\mathrm{AEB}}$ offset selection. FIFO1 must be reset upon power up before data is written to its RAM. |
| $\overline{\mathrm{RST}}$ 2 | 1 | FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is low. The low-to-high transition of $\overline{\mathrm{RST}}$ latches the status of FS0 and FS1 for $\overline{\mathrm{AFB}}$ and $\overline{\mathrm{AEA}}$ offset selection. FIFO2 must be reset upon power up before data is written to its RAM. |
| W/ $/ \overline{\mathrm{R}} \mathrm{A}$ | 1 | Port-A write/read select. A high on W/有A selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ $\bar{R} A$ is high. |
| $\bar{W} / R B$ | 1 | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when $\overline{\mathrm{W}} / \mathrm{RB}$ is low. |

## detailed description

reset
The FIFO memories of the SN74ACT3632 are reset separately by taking their reset ( $\overline{\mathrm{RST}}, \overline{\mathrm{RST}}$ ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flag ( $\overline{\mathrm{FFA}}, \overline{\mathrm{AFB}}$ ) high. Resetting a FIFO also forces the mailbox flag ( $\overline{\mathrm{MBF}}, \overline{\mathrm{MBF}}$ ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( $\overline{\text { RST1 }}, \overline{\text { RST2 }}$ ) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method.

## almost-empty flag and almost-full flag offset programming

Four registers in the SN74ACT3632 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( $\overline{\mathrm{AEB}}$ ) offset register is labeled X1 and the port-A almost-empty flag ( $\overline{\mathrm{AEA}}$ ) offset register is labeled X 2 . The port-A almost-full flag ( $\overline{\mathrm{AFA}}$ ) offset register is labeled Y 1 and the port-B almost-full flag ( $\overline{\mathrm{AFB}}$ ) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

Table 1. Flag Programming

| FS1 | FS0 | $\overline{\text { RST1 }}$ | $\overline{\text { RST2 }}$ | X1 AND Y1 REGISTERS $\dagger$ | X2 AND Y2 REGISTERS $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | $\uparrow$ | X | 64 | X |
| H | H | $X$ | $\uparrow$ | $X$ | 64 |
| H | L | $\uparrow$ | $X$ | 16 | $X$ |
| H | L | X | $\uparrow$ | $X$ | 16 |
| L | H | $\uparrow$ | $X$ | 8 | X |
| L | H | X | $\uparrow$ | X | 8 |
| L | L | $\uparrow$ | $\uparrow$ | Programmed from port A | Programmed from port A |

[^18]
## SN74ACT3632 $512 \times 36 \times 2$ CLOCKED FIRST－IN，FIRST－OUT MEMORY

almost－empty flag and almost－full flag offset programming（continued）
To load the almost－empty flag and almost－full flag offset registers of a FIFO with one of the three preset values listed in Table 1，at least one of the flag－select inputs must be high during the low－to－high transition of its reset input．For example，to load the preset value of 64 into X 1 and $\mathrm{Y} 1, \mathrm{FS} 0$ and FS 1 must be high when FIFO1 reset （RST1）returns high．Flag－offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset（ $\overline{\mathrm{RST}})$ ．When using one of the preset values for the flag offsets，the FIFOs can be reset simultaneously or at different times．

To program the $\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1$ ，and Y 2 registers from port A ，both FIFOs should be reset simultaneously with FS0 and FS1 low during the low－to－high transition of the reset inputs．After this reset is complete，the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1，X1，Y2，X2．Each offset register uses port－A（A8－A0）inputs，with A8 as the most significant bit．Each register value can be programmed from 1 to 508．After all the offset registers are programmed from port $A$ ，the port－B input－ready flag（IRB）is set high and both FIFOs begin normal operation．

## FIFO write／read operation

The state of the port－A data（A0－A35）outputs is controlled by the port－A chip select（ $\overline{\mathrm{CSA}})$ and the port－A write／read select（W／伿A）．The A0－A35 outputs are in the high－impedance state when either $\overline{\mathrm{CSA}}$ or $\mathrm{W} / \overline{\mathrm{R}} A$ is high．The A0－A35 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are low．
Data is loaded into FIFO1 from the A0－A35 inputs on a low－to－high transition of CLKA when $\overline{C S A}$ is low，W／ $\bar{R} A$ is high，ENA is high，MBA is low，and IRA is high．Data is read from FIFO2 to the AO－A35 outputs by a low－to－high transition of CLKA when $\overline{C S A}$ is low，W／R̄A is low，ENA is high，MBA is low，and ORA is high（see Table 2）．FIFO reads and writes on port A are independent of any concurrent port－B operation．

Table 2．Port－A Enable Function Table

| $\overline{\text { CSA }}$ | W／苗A | ENA | MBA | CLKA | A0－A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high－impedance state | None |
| L | H | L | X | X | In high－impedance state | None |
| L | H | H | L | $\uparrow$ | In high－impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high－impedance state | Mail1 write |
| L | L | L | L | X | Active，FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active，FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active，mail2 register | None |
| L | L | H | H | $\uparrow$ | Active，mail2 register | Mail2 read（set MBF2 high） |

The port－B control signals are identical to those of port $A$ with the exception that the port－$B$ write／read select （ $\bar{W} / R B$ ）is the inverse of the port－A write／read select（W／RA）．The state of the port－B data（B0－B35）outputs is controlled by the port－B chip select（ $\overline{\mathrm{CSB}}$ ）and the port－B write／read select（ $\overline{\mathrm{W}} / \mathrm{RB}$ ）．The B0－B35 outputs are in the high－impedance state when either $\overline{\mathrm{CSB}}$ is high or $\bar{W} / R B$ is low．The $B 0-B 35$ outputs are active when $\overline{\mathrm{CSB}}$ is low and $\bar{W} / R B$ is high．
Data is loaded into FIFO2 from the B0－B35 inputs on a low－to－high transition of CLKB when $\overline{\mathrm{CSB}}$ is low，$\overline{\mathrm{W}} / \mathrm{RB}$ is low，ENB is high，MBB is low，and IRB is high．Data is read from FIFO1 to the B0－B35 outputs by a low－to－high transition of CLKB when $\overline{\mathrm{CSB}}$ is low， $\bar{W} / R B$ is high，ENB is high，MBB is low，and ORB is high（see Table 3）．FIFO reads and writes on port $B$ are independent of any concurrent port－A operation．

FIFO write/read operation (continued)
Table 3. Port-B Enable Function Table

| CSB | $\overline{\text { W }}$ /RB | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO1 output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set $\overline{\text { MBF1 high) }}$ |

The setup and hold time constraints to the port clocks for the port chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port's chip select and write/read select may change states during the setup and hold time window of the cycle.
When a FIFO output-ready flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the output-ready flag high. When the output-ready flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). ORA, $\overline{A E A}$, IRA, and $\overline{\text { AFA }}$ are synchronized to CLKA. ORB, $\overline{\mathrm{AEB}}$, IRB, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS <br> IN FIFO1t $\ddagger$ | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORB | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | IRA |
| 0 | L | L | H | H |
| 1 to X1 | H | L | H | H |
| $(\mathrm{X} 1+1)$ to $[512-(\mathrm{Y} 1+1)]$ | H | H | H | H |
| $(512-\mathrm{Y} 1)$ to 511 | H | H | L | H |
| 512 | H | H | L | L |

$\dagger \mathrm{X} 1$ is the almost-empty offset for FIFO1 used by $\overline{\text { AEB. }} \mathrm{Y} 1$ is the almost-full offset for FIFO1 used by AFA. Both X1 and Y1 are selected during a reset of FIFO1 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

## synchronized FIFO flags (continued)

Table 5. FIFO2 Flag Operation

| NUMBER OF WORDS <br> IN FIFO2t $\ddagger$ | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | IRB |
| 0 | L | L | H | H |
| 1 to X2 | H | L | H | H |
| $(\mathrm{X} 2+1)$ to $[512-(\mathrm{Y} 2+1)]$ | H | H | H | H |
| $(512-Y 2)$ to 511 | H | H | L | H |
| 512 | $H$ | $H$ | L | L |

$\dagger \mathrm{X} 2$ is the almost-empty offset for FIFO2 used by $\overline{\mathrm{AEA}}$. Y 2 is the almost-full offset for FIFO2 used by $\overline{\mathrm{AFB}}$. Both X 2 and Y 2 are selected during a reset of FIFO2 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

## output-ready flags (ORA, ORB)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\text {sk } 1}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

## input-ready flags (IRA, IRB)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full -1 , or full -2 . From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.
A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\text {sk1 }}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

## $512 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## almost-empty flags ( $\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X 1 for $\overline{\mathrm{AEB}}$ and register X 2 for $\overline{\mathrm{AEA}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-empty flag is low when its FIFO contains X or less words and is high when its FIFO contains $(\mathrm{X}+1)$ or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing ( $X+1$ ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the $(\mathrm{X}+1)$ level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\text {sk2 }}$ or greater after the write that fills the FIFO to ( $\mathrm{X}+1$ ) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

## almost-full flags ( $\overline{A F A}, \overline{A F B}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y 1 for $\overline{\mathrm{AFA}}$ and register Y 2 for $\overline{\mathrm{AFB}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-full flag is low when its FIFO contains ( $512-\mathrm{Y}$ ) or more words and is high when its FIFO contains [512-( $\mathrm{Y}+1)$ ] or less words. A data word is present in the FIFO output register has been read from memory.

Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [512-( $\mathrm{Y}+1$ )] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [512-( $\mathrm{Y}+1)$ ]. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [512-( $Y+1)]$. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the read that reduces the number of words in memory to [512-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## mailbox registers

Each FIFO has a 36 -bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by CSA, W/R $A$, and ENA and with MBA high. A low-to-high transition on CLKB writes $B 0-$ B35 data to the mail2 register when a port-B write is selected by $\overline{C S B}, \bar{W} / R B$, and ENB and with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.

When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is low and from the mail register when the port-mailbox select input is high. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, $\bar{W} /$ RB, and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \vec{R} A$, and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight $\dagger$
$\dagger$ FIFO2 is reset in the same manner to load $X 2$ and $Y 2$ with a preset value.

$t_{t_{\text {sk1 }}}$ is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than $t_{s k 1}$, IRB may transition high one cycle later than shown. NOTE $A: \overline{C S A}=L, W / \bar{R} A=H, M B A=L$. It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset


Figure 3. Port-A Write-Cycle Timing for FIFO1

$\dagger$ Written to FIFO2
Figure 4. Port-B Write-Cycle Timing for FIFO2

$\dagger$ Read from FIFO2
Figure 5. Port-A Read-Cycle Timing for FIFO2

$\dagger$ Read from FIFO1
Figure 6. Port-B Read-Cycle Timing for FIFO1

$\dagger_{\text {sk } 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk } 1}$, the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB-Flag Timing and First-Data-Word Fallthrough When FIFO1 Is Empty

SCAS224B - JUNE 1992-REVISED SEPTEMBER 1994

$\dagger_{\text {sk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk1 }}$, the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First-Data-Word Fallthrough When FIFO2 Is Empty


To FIFO1
$\dagger t_{\text {sk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk } 1}$, IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Available Write When FIFO1 Is Full

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk1 }}$, IRB may transition high one CLKB cycle later than shown.

Figure 10. IRB-Flag Timing and First Available Write When FIFO2 Is Full

## SCAS224B-JUNE 1992-REVISED SEPTEMBER 1994


$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}, \overline{\mathrm{AEB}}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read ( $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ ). Data in the FIFO1 output register has been read from the FIFO.

Figure 11. Timing for $\overline{A E B}$ When FIFO1 Is Almost Empty

$\dagger t_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk2 }}, \overline{A E A}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}$ ), FIFO2 read ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}$ ). Data in the FIFO2 output register has been read from the FIFO.

Figure 12. Timing for $\overline{A E A}$ When FIFO2 Is Almost Empty

$\dagger t_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\text { AFA }}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk2 }}, \overline{\text { AFA }}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L)$, FIFO1 read ( $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ ). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for $\overline{\text { AFA }}$ When FIFO1 Is Almost Full

$\dagger_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\mathrm{AFB}}$ to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk2, $\overline{\text { AFB }}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}$ ), $\mathrm{FIFO2}$ read ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}$ ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for $\overline{\mathrm{AFB}}$ When FIFO2 Is Almost Full


Figure 15. Timing for Mail1 Register and MBF1 Flag


Figure 16. Timing for Mail2 Register and MBF2 Flag

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$







Continuous current through $V_{C C}$ or GND ............................................................ $\pm 400 \mathrm{~mA}$

Storage temperature range .................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Uupply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}_{\mathrm{OL}}$ | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{l} \mathrm{OL}^{2}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioz | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $V_{C C}=5.5 \mathrm{~V}, \quad V_{1}=V_{C C}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta_{C C}{ }^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad$ One input at 3.4 V , Other inputs at $V_{C C}$ or GND | $\overline{\mathrm{CSA}}=\mathrm{V}_{1 \mathrm{H}}$ | A0-A35 |  | 0 |  | mA |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{1 \mathrm{H}}$ | B0-B35 |  | 0 |  |  |
|  |  | $\overline{\mathrm{CSA}}=\mathrm{V}_{\mathrm{IL}}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{\mathrm{IL}}$ | B0-B35 |  |  | 1 |  |
|  |  | All other inputs |  |  |  | 1 |  |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{l}}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 / or $V_{C C}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)

|  |  | 'ACT3632-15 |  | 'ACT3632-20 |  | 'ACT3632-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| ${ }^{\text {w }}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 10 |  | ns |
| ${ }^{\text {w }}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| ${ }^{\text {t }}$ su(EN) | Setup time, $\overline{C S A}, ~ W / \bar{R} A, ~ E N A, ~ a n d ~ M B A ~ b e f o r e ~ C L K A ~ T ~ ; ~ \overline{C S B}$, W/RB, ENB, and MBB before CLKB $\uparrow$ | 4.5 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su(RS }}$ | Setup time, $\overline{\text { RST1 }}$ or $\overline{\mathrm{RST}} 2$ low before CLKA $\uparrow$ or CLKB $\uparrow \S$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{FS}$ ) | Setup time, FS0 and FS1 before $\overline{\mathrm{RST}} 1$ and $\overline{\mathrm{RST}} 2 \mathrm{high}$ | 7.5 |  | 8.5 |  | 9.5 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN) | Hold time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}$, and MBA after CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, ENB, and MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST1 }}$ or $\overline{\text { RST2 }}$ low after CLKA $\uparrow$ or CLKB $\uparrow \S$ | 4 |  | 4 |  | 5 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST1 }}$ and $\overline{\text { RST2 }}$ high | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {sk } 19}{ }^{\text {I }}$ | Skew time between CLKA $\uparrow$ and CLKBT for ORA, ORB, IRA, and IRB | 7.5 |  | 9 |  | 11 |  | ns |
| $t_{\text {sk2 }}{ }^{\text {a }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$, $\overline{\mathrm{AFA}}$, and $\overline{\mathrm{AFB}}$ | 12 |  | 16 |  | 20 |  | ns |

§ Requirement to count the clock edge as one of at least four needed to reset a FIFO
TSkew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## $512 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS224B - JUNE 1992 - REVISED SEPTEMBER 1994
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 16)

| PARAMETER |  | 'ACT3632-15 |  | 'ACT3632-20 |  | 'ACT3632-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ta | Access time, CLKA to A0-A35 and CLKB $\uparrow$ to B0-B35 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{IR})$ | Propagation delay time, CLKA $\uparrow$ to IRA and CLKB $\uparrow$ to IRB | 2 | 8 | 2 | 10 | 2 | 12 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{OR})$ | Propagation delay time, CLKA $\uparrow$ to ORA and CLKB $\uparrow$ to ORB | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{p d}(\mathrm{C}-\mathrm{AE})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{A E A}$ and CLKB $\uparrow$ to $\overline{A E B}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| ${ }^{\text {tpd(C-MF) }}$ | Propagation delay time, CLKAT to $\overline{\mathrm{MBF1} 1}$ low or $\overline{\mathrm{MBF2}}$ high and CLKBT to $\overline{\text { MBF2 }}$ low or MBF1 high | 0 | 8 | 0 | 10 | 0 | 12 | ns |
| ${ }^{\text {tpd(C-MR) }}$ | Propagation delay time, CLKA $\uparrow$ to $\mathrm{B} 0-\mathrm{B} 35 \dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 13.5 | 3 | 15 | 3 | 17 | ns |
| $t_{\text {tpd }}(\mathrm{M}-\mathrm{DV})$ | Propagation delay time, MBA to A0-A35 valid and MBB to B0-B35 valid | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| ${ }^{\text {tpd (R-F) }}$ | Propagation delay time, $\overline{\operatorname{RST} 1}$ low to $\overline{\mathrm{AEB}}$ low, $\overline{\mathrm{AFA}}$ high, and $\overline{\mathrm{MBF} 1}$ high, and $\overline{\mathrm{RST}} 2$ low to $\overline{\mathrm{AEA}}$ low, $\overline{\mathrm{AFB}}$ high, and $\overline{\mathrm{MBF2}}$ high | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ low to A 0 -A35 active and $\overline{\mathrm{CSB}}$ low and $\overline{\mathrm{W}} / \mathrm{RB}$ high to $\mathrm{BO}-\mathrm{B} 35$ active | 2 | 12 | 2 | 13 | 2 | 14 | ns |
| ${ }^{\text {d dis }}$ | Disable time, $\overline{C S A}$ or $W / \bar{R} A$ high to A0-A35 at high impedance and $\overline{\mathrm{CSB}}$ high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to BO -B35 at high impedance | 1 | 8 | 1 | 12 | 1 | 11 | ns |

$\dagger$ Writing data to the mail 1 register when the B0-B35 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the A0-A35 outputs are active and MBA is high.

## TYPICAL CHARACTERISTICS

## SUPPLY CURRENT

vs
CLOCK FREQUENCY


Figure 17

## calculating power dissipation

The ICC(f) Current for the graph in Figure 17 was taken while simultaneously reading and writing a FIFO on the SN74ACT3632 with CLKA and CLKB set to $\mathrm{f}_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3632 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.
With ICC(f) taken from Figure 17, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the SN74ACT3632 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta^{\prime}{ }_{C C}=$ increase in power supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output
When no reads or writes are occurring on the SN74ACT3632, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $\mathrm{f}_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.184 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 18. Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Memory Size: $1024 \times 36$
- Synchronous Read Retransmit Capability
- Mailbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full ( $\overline{\mathrm{AF}}$ ) Flags Synchronized by CLKA
- Output-Ready (OR) and Almost-Empty ( $\overline{\mathrm{AE}}$ ) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3631, and SN74ACT3651
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


NC - No internal connection


NC - No internal connection
† Uses Yamaichi socket IC51-1324-828

# SN74ACT3641 $1024 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## description

The SN74ACT3641 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns . The $1024 \times 36$ dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths. Expansion is also possible in word depth.

The SN74ACT3641 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full ( $\overline{\mathrm{AF}}$ ) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty ( $\overline{\mathrm{AE}}$ ) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A or through a serial input.
functional block diagram


## Terminal Functions

| TERMINAL NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{A E}$ | 0 | Almost-empty flag. Programmable flag synchronized to CLKB. $\overline{A E}$ is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register (X). |
| $\overline{\mathrm{AF}}$ | 0 | Almost-full flag. Programmable flag synchronized to CLKA. $\overline{\mathrm{AF}}$ is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register $(Y)$. |
| B0-B35 | 1/0 | Port-B data. The 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IR and $\overline{\mathrm{AF}}$ are synchronous to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. OR and $\overline{A E}$ are synchronous to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. $\overline{C S A}$ must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when $\overline{C S B}$ is high. |
| ENA | 1 | Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| $\begin{aligned} & \mathrm{FS} 1 / \overline{\mathrm{SEN}}, \\ & \mathrm{FS} 0 / \mathrm{SD} \end{aligned}$ | 1 | Flag offset select $1 /$ serial enable, flag offset select $0 /$ serial data. FS1/SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During a device reset, FS1/ $\overline{\mathrm{SEN}}$ and FS0/SD select the flag offset programming method. Three offset register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. <br> When serial load is selected for flag offset register programming, FS1//XEN is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/SEN is low, a rising edge on CLKA loads the bit present on FSO/SD into the $X$ and $Y$ offset registers. The number of bit writes required to program the offset registers is 20 . The first bit write stores the Y -register MSB and the last bit write stores the X-register LSB. |
| IR | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high by a reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. $\overline{\text { MBF2 }}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high by a reset. |
| OR | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| RFM | 1 | Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data. |
| $\overline{\mathrm{RST}}$ | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is low. The low-to-high transition of $\overline{\mathrm{RST}}$ latches the status of FSO and FS1 for $\overline{\mathrm{AF}}$ and $\overline{\mathrm{AE}}$ offset selection. |
| RTM | 1 | Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode. |

Terminal Functions (Continued)

| TERMINAL <br> NAME | I/O | DESCRIPTION |
| :---: | :---: | :--- |
| W/ $\bar{R} A$ | I | Port-A write/read select. A high on $W / \bar{R} A$ selects a write operation and a low selects a read operation on port $A$ for a <br> low-to-high transition of CLKA. The $A 0-A 35$ outputs are in the high-impedance state when W/ $\bar{R} A$ is high. |
| $\bar{W} / R B$ | I | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port $B$ for a <br> low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when $\bar{W} / R B$ is low. |

## detailed description

reset
The SN74ACT3641 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag low, the output-ready (OR) flag low, the almost-empty ( $\overline{\mathrm{AE}}$ ) flag low, and the almost-full ( $\overline{\mathrm{AF}}$ ) flag high. Resetting the device also forces the mailbox flags ( $\overline{\mathrm{MBF} 1}, \overline{\mathrm{MBF2}}$ ) high. After a FIFO is reset, its input-ready flag is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

## almost-empty flag and almost-full flag offset programming

Two registers in the SN74ACT3641 are used to hold the offset values for the almost-empty and almost-full flags. The almost-empty ( $\overline{\mathrm{AE}}$ ) flag offset register is labeled X , and the almost-full ( $\overline{\mathrm{AF}}$ ) flag offset register is labeled Y . The offset registers can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select (FS1, FSO) inputs during a low-to-high transition on the RST input (see Table 1).

Table 1. Flag Programming

| FS1 | FS0 | RST | X AND Y REGISTERS $\boldsymbol{T}$ |
| :---: | :---: | :---: | :---: |
| H | $H$ | $\uparrow$ | Serial load |
| H | L | $\uparrow$ | 64 |
| L | $H$ | $\uparrow$ | 8 |
| L | L | $\uparrow$ | Parallel load from port A |

$\dagger X$ register holds the offset for $\overline{A E} ; Y$ register holds the offset for $\overline{\mathrm{AF}}$.

## preset values

If a preset value of 8 or 64 is chosen by the FS1 and FSO inputs at the time of a $\overline{\text { RST }}$ low-to-high transition according to Table 1, the preset value is automatically loaded into the $X$ and $Y$ registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

## parallel load from port A

To program the X and Y registers from port A , the device is reset with FSO and FS1 low during the low-to-high transition of $\overline{\operatorname{RST}}$. After this reset is complete, the IR flag is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order $\mathrm{Y}, \mathrm{X}$. Each offset register of the SN74ACT3641 uses port-A inputs (A9-A0). Data input A9 is used as the most significant bit of the binary number. Each register value can be programmed from 1 to 1020. After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

## serial load

To program the $X$ and $Y$ registers serially, the device is reset with FSO/SD and FS1/SEN high during the low-to-high transition of $\overline{\operatorname{RST}}$. After this reset is complete, the X and Y register values are loaded bitwise through the FSO/SD input on each low-to-high transition of CLKA that the FS1/SEN input is low. 20-bit writes are needed to complete the programming for the SN74ACT3641. The first-bit write stores the most significant bit of the $Y$ register, and the last-bit write stores the least significant bit of the the $X$ register. Each register value can be programmed from 1 to 1020.
When the option to program the offset registers serially is chosen, the input-ready (IR) flag remains low until all 20 bits are written. The IR flag is set high by the low-to-high transition of CLKA after the last bit is loaded to allow normal FIFO operation.

## FIFO write/read operation

The state of the port-A data (A0-A35) outputs is controlled by the port-A chip select ( $\overline{C S A}$ ) and the port-A write/read select ( $\mathrm{W} / \overline{\mathrm{R}} A$ ). The A0-A35 outputs are in the high-impedance state when either CSA or W/RA $A$ high. The A0-A35 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are low.
Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when $\overline{\text { CSA }}$ and the port-A mailbox select (MBA) are low, W/RA, the port-A enable (ENA), and the input-ready (IR) flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/湢A | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, mail2 register | None |
| L | L | H | L | $\uparrow$ | Active, mail2 register | None |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set $\overline{\text { MBF2 }}$ high) |

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select ( $W / \bar{R} A$ ). The state of the port-B data ( $B 0-B 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ is high or $\bar{W} / \mathrm{RB}$ is low. The $\mathrm{BO}-\mathrm{B} 35$ outputs are active when $\overline{\mathrm{CSB}}$ is low and $\overline{\mathrm{W}} / \mathrm{RB}$ is high.

Data is read from the FIFO to its output register on a low-to-high transition of CLKB when CSB and the port-B mailbox select (MBB) are low, $\overline{\text { W }} /$ RB, the port-B enable (ENB), and the output-ready (OR) flag are high (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

FIFO write/read operation (continued)
Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W }} /$ RB | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | None |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO output register | FIFO read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 high) |

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select can change states during the setup- and hold-time window of the cycle.
When the output-ready (OR) flag is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets the output-ready flag high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select ( $\overline{\mathrm{CSB}}$ ), write/read select ( $\bar{W} / R B$ ), enable (ENB), and mailbox select (MBB).

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCADOO3B). OR and $\overline{\text { AE }}$ are synchronized to CLKB. IR and $\overline{\mathrm{AF}}$ are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

Table 4. FIFO Flag Operation

| NUMBER OF WORDS IN <br> FIFOt $\ddagger$ | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | OR | $\overline{\text { AE }}$ | $\overline{\text { AF }}$ | IR |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(X+1)$ to $[1024-(Y+1)]$ | H | $H$ | $H$ | $H$ |
| $(1024-Y)$ to 1023 | $H$ | $H$ | L | H |
| 1024 | H | H | L | L |

$\dagger X$ is the almost-empty offset for $\overline{A E}$. $Y$ is the almost-full offset for $\overline{\mathrm{AF}}$.
$\ddagger$ When a word is present in the FIFO output register, its previous memory location is free.

## output-ready flag (OR)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.

A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk}(1)}$ or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

## input-ready flag (IR)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-ready flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full -1 , or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA; therefore, an input-ready flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the input-ready flag high, and data can be written in the following cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $t_{\mathrm{sk}(1)}$ or greater after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

## almost-empty flag ( $\overline{(\overline{A E})}$

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-empty flag is low when the FIFO contains X or less words and is high when the FIFO contains $(X+1)$ or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing $(X+1)$ or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the ( $X+1$ ) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\mathrm{sk}(2)}$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

## almost-full flag ( $\overline{\mathbf{A F})}$

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-full flag is low when the number of words in the FIFO is greater than or equal to $(1024-\mathrm{Y})$. The almost-full flag is high when the number of words in the FIFO is less than or equal to $[1024-(Y+1)]$. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [1024-(Y+1)] or less words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [1024-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to [1024-(Y+1)]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time $t_{s k(2)}$ or greater after the read that reduces the number of words in memory to [1024-(Y+1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

## synchronous retransmit

The synchronous retransmit feature of the SN74ACT3641 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.

The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the retransmit mode (RTM) input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a low-to-high transition occurs while RTM is low.
When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.

When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and $\overline{\mathrm{AE}}$ flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and $\overline{\mathrm{AF}}$ flags. Data writes can proceed while the FIFO is in retransmit mode, but $\overline{\mathrm{AF}}$ is set low by the write that stores (1024 - Y) words after the first retransmit word. The IR flag is set low by the 1024th write after the first retransmit word.
When the FIFO is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch $\overline{\mathrm{AE}}$ high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and $\overline{\mathrm{AF}}$ flags from the shadow to the current read pointer. If the change of read pointer used by IR and $\overline{\mathrm{AF}}$ should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time $t_{\text {sk }}(1)$ or greater after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of $\overline{\mathrm{AF}}$ if it occurs at time $\mathrm{t}_{\mathrm{sk}(2)}$ or greater after the rising CLKB edge (see Figure 14).

## $1024 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338A - JANUARY 1994 - REVISED JUNE 1994

## mailbox registers

Two 36-bit bypass registers are on the SN74ACT3641 to pass command and control information between portA and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA with MBA high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by $\overline{C S B}, \bar{W} / R B$, and ENB with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.

When the port-B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (AO-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{C S B}, \bar{W} / R B$, and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading $X$ and $Y$ With a Preset Value of Eight


NOTE $A: \overline{C S A}=L, W / \bar{R} A=H, M B A=L$. It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values From Port A


NOTE A: It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.
Figure 3. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values Serially


Figure 4. FIFO Write-Cycle Timing


Figure 5. FIFO Read-Cycle Timing

$\dagger_{\text {sk (1) }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk }}(1)$, the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown.

Figure 6. OR-Flag Timing and First-Data-Word Fallthrough When the FIFO Is Empty

$\dagger_{\mathrm{tsk}}(1)$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{s k(1)}$, IR can transition high one CLKA cycle later than shown.

Figure 7. IR-Flag Timing and First Available Write When the FIFO Is Full

$\dagger_{\text {sk (2) }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{S k(2)}, \overline{A E}$ can transition high one CLKB cycle later than shown. NOTE A: FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO read ( $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ )

Figure 8. Timing for $\overline{A E}$ When FIFO Is Almost Empty

$\dagger_{\text {sk(2) }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk(2) }}, \overline{A F}$ can transition high one CLKA cycle later than shown. NOTE A: FIFO write ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L}$ ), FIFO read ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}$ )

Figure 9. Timing for $\overline{\mathrm{AF}}$ When FIFO Is Almost Full


NOTE A: $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$. No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.

Figure 10. Retransmit Timing Showing Minimum Retransmit Length


NOTE A: X is the value loaded in the almost-empty flag offset register.
Figure 11. $\overline{A E}$ Maximum Latency When Retransmit Increases the Number of Stored Words Above $X$

$\dagger_{\mathrm{tk}}(1)$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{tsk}_{\mathrm{sk}}(1)$, IR can transition high one CLKA cycle later than shown.

Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Available

$\dagger_{\mathrm{sk}}(2)$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\mathrm{AF}}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}(2)}, \overline{\mathrm{AF}}$ can transition high one CLKA cycle later than shown.
NOTE A: $Y$ is the value loaded in the almost-full flag offset register.
Figure 13. $\overline{\mathrm{AF}}$ Timing From the End of Retransmit Mode When $(Y+1)$ or More Write Locations Are Available

## SN74ACT3641

$1024 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCAS338A - JANUARY 1994-REVISED JUNE 1994


Figure 14. Timing for Mail1 Register and $\overline{\text { MBF1 }}$ Flag


Figure 15. Timing for Mail2 Register and MBF2 Flag

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Storage temperature range ................................................................... }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| V CC | UnIT |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Higply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage input voltage | 2 | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | V |  |
| IOL | Low-level output current | 0.8 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | -4 | mA |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $V_{C C}=5.5 \mathrm{~V}, \quad V_{1}=V_{C C}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta C_{C C}{ }^{\text {§ }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad$ One input at 3.4 V , Other inputs at $V_{C C}$ or GND | $\overline{\mathrm{CSA}}=\mathrm{V}_{1} \mathrm{H}$ | A0-A35 |  | 0 |  | mA |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{\mathrm{IH}}$ | B0-B35 |  | 0 |  |  |
|  |  | $\overline{\mathrm{CSA}}=\mathrm{V}_{\mathrm{IL}}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{\text {IL }}$ | B0-B35 |  |  | 1 |  |
|  |  | All other inputs |  |  |  | 1 |  |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 15)

|  |  | 'ACT3641-15 |  | 'ACT3641-20 |  | 'ACT3641-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {c }}$ lock | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| ${ }^{\text {w }}$ (CH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| ${ }^{\text {t }}$ (CL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su( }}$ (EN1) | Setup time, ENA to CLKA $\uparrow$; ENB to CLKB $\uparrow$ | 5 |  | 6 |  | 7 |  | ns |
| ${ }^{\text {tsu(EN2) }}$ | Setup time, $\overline{C S A}, W / \bar{R} A$, and MBA to CLKAT; $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, and MBB to CLKB $\uparrow$ | 7 |  | 7.5 |  | 8 |  | ns |
| $t_{\text {su }}$ (RM) | Setup time, RTM and RFM to CLKB $\uparrow$ | 6 |  | 6.5 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su( }} \mathrm{RS}$ ) | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\uparrow \dagger$ | 5 |  | 6 |  | 7 |  | ns |
| $t_{\text {su }}$ (FS) | Setup time, FS0 and FS1 before RST high | 9 |  | 10 |  | 11 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{SD})^{\ddagger}$ | Setup time, FS0/SD before CLKA $\uparrow$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (SEN) ${ }^{\ddagger}$ | Setup time, FS1/SEN before CLKA $\uparrow$ | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\operatorname{tn}$ (EN1) | Hold time, ENA after CLKA $\uparrow$; ENB after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{n}}$ (EN2) | Hold time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, and MBA after CLKAT; $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, and MBB after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\operatorname{tn}$ (RM) | Hold time, RTM and RFM after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\uparrow$ or CLKB $\uparrow \dagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST }}$ high | 0 |  | 0 |  | 0 |  | ns |
| $\left.\mathrm{th}^{\text {( }} \mathrm{SP}\right)^{\ddagger}$ | Hold time, FS1/SEN high after $\overline{\text { RST }}$ high | 0 |  | 0 |  | 0 |  | ns |
| $\left.\mathrm{th}^{\text {(SD }}\right)^{\ddagger}$ | Hold time, FSO/SD after CLKA $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{th}^{\text {(SEN }}{ }^{\ddagger}$ | Hold time, FS $1 / \overline{\text { SEN }}$ after CLKA $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {sk(1) }}{ }^{\text {§ }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for OR and IR | 9 |  | 11 |  | 13 |  | ns |
| $\mathrm{t}_{\text {sk(2) }}{ }^{\text {¢ }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ | 12 |  | 16 |  | 20 |  | ns |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
$\ddagger$ Only applies when serial load method is used to program flag offset registers
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 15)

| PARAMETER |  | 'ACT3641-15 |  | 'ACT3641-20 |  | 'ACT3641-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{ta}_{\mathbf{a}}$ | Access time, CLKB $\uparrow$ to B0-B35 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{IR})$ | Propagation delay time, CLKA $\uparrow$ to IR | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{OR})$ | Propagation delay time, CLKB $\uparrow$ to OR | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AE})$ | Propagation delay time, CLKB $\uparrow$ to $\overline{A E}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd}}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AF}}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| ${ }^{\text {tpd }}$ (C-MF) | Propagation delay time, CLKA to $\overline{\mathrm{MBF1}}$ low or $\overline{\mathrm{MBF}}$ high and CLKBT to $\overline{M B F 2}$ low or MBF1 high | 0 | 8 | 0 | 10 | 0 | 12 | ns |
| ${ }^{\text {tpd(C-MR) }}$ | Propagation delay time, CLKA $\uparrow$ to $\mathrm{BO}-\mathrm{B} 35 \dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 13.5 | 3 | 15 | 3 | 17 | ns |
| $t_{\text {pd }}(M-D V)$ | Propagation delay time, MBB to $\mathrm{BO} 0-\mathrm{B} 35$ valid | 3 | 13 | 3 | 15 | 3 | 17 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\mathrm{RST}}$ low to $\overline{\mathrm{AE}}$ low and $\overline{\mathrm{AF}}$ high | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R}} A$ low to $A 0-A 35$ active and $\overline{\mathrm{CSB}}$ low and $\overline{\mathrm{W}} / \mathrm{RB}$ high to $\mathrm{BO}-\mathrm{B} 35$ active | 2 | 12 | 2 | 13 | 2 | 14 | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, $\overline{\mathrm{CSA}}$ or W/原A high to A0-A35 at high impedance and CSB high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to $\mathrm{BO}-\mathrm{B} 35$ at high impedance | 1 | 8 | 1 | 10 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 16

## calculating power dissipation

The $\mathrm{I}_{\mathrm{CC}(f)}$ current in Figure 16 was taken while simultaneously reading and writing the FIFO on the SN74ACT3641 with CLKA and CLKB set to $f_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs are disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3641 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.
With $\mathrm{ICC}_{\mathrm{f}}$ ) taken from Figure 16, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the SN74ACT3641 can be calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{l}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\sum\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{\mathrm{O}}\right)
$$

where:

$$
\begin{array}{ll}
\mathrm{N} & =\text { number of inputs driven by TTL levels } \\
\Delta \mathrm{l} \mathrm{CC} & =\text { increase in power supply current for each input at a TTL high level } \\
\mathrm{dc} & =\text { duty cycle of inputs at a TTL high level of } 3.4 \mathrm{~V} \\
\mathrm{C}_{\mathrm{L}} & =\text { output capacitive load } \\
\mathrm{f}_{\mathrm{O}} & =\text { switching frequency of an output }
\end{array}
$$

When no reads or writes are occurring on the SN74ACT3632, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $\mathrm{f}_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 17. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 512 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 67 MHz
- Pin Compatible With SN74ACT7805 and SN74ACT7813
- Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing


## description

The SN74ACT7803 is a 512 -word $\times 18$-bit FIFO suited for buffering asynchronous data paths at $67-\mathrm{MHz}$ clock rates and 12-ns access times. Its 56-pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed $\mathrm{V}_{\mathrm{CC}}$ and GND pins along with Tl's patented output edge control ( $\mathrm{OEC}^{\top M}$ ) circuit dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when $\overline{\mathrm{RDEN}}, \overline{\mathrm{OE}} 1$, and $\overline{\mathrm{OE} 2}$ are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, $\overline{\mathrm{OE}}$, and $\overline{\mathrm{OE} 2}$ levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.
The SN74ACT7803 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbolt


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 64 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y)$. AF/AE is high when memory contains X or less words or ( 512 - Y ) or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} 21-14,12-11, \\ 9-2 \end{gathered}$ | 1 | The 18-bit data input port |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. |
| IR | 28 | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| $\overline{\mathrm{OE}}, \mathrm{OE} 2$ | 56,30 | 1 | Output enables. When $\overline{\mathrm{EE}}, \overline{\mathrm{OE} 2}$, and $\overline{\text { RDEN }}$ are low and OR ís high, data is read from the FIFO on a low-to-high transition of RDCLK. When either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{OE} 2}$ is high, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 29 | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D7 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \end{gathered}$ | 0 | The 18 -bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. |
| RDCLK | 32 | 1 | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition of RDCLK. |
| $\overline{\mathrm{RDEN}}$ | 31 | 1 | Read enable. When $\overline{\text { RDEN }}, \overline{\mathrm{OE} 1}$, and $\overline{\mathrm{OE} 2}$ are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. |
| WRTCLK | 25 | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. |
| $\begin{aligned} & \hline \text { WRTEN1, } \\ & \text { WRTEN2 } \end{aligned}$ | 27, 26 | 1 | Write enables. When WRTEN1 is high, $\overline{\text { WRTEN2 }}$ is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. Reset Cycle

## SN74ACT7803

## $512 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS191 - MARCH 1991 - REVISED MARCH 1992


Figure 2. Write Cycle


Figure 3. Read Cycle

## SN74ACT7803 <br> $512 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCAS191 - MARCH 1991 - REVISED MARCH 1992

## offset values for AFIAE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=64$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or $(512-Y)$ or more words.

Program enable ( $\overline{\mathrm{PEN}}$ ) should be held high throughout the reset cycle. $\overline{\mathrm{PEN}}$ can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0-D7 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding PEN low for another low-to-high transition of WRTCLK reprograms $Y$ to the binary value on DO-D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 255 can be programmed for either $X$ or $Y$ (see Figure 4). To use the default values of $X=Y=64, \overline{P E N}$ must be held high.


Figure 4. Programming $X$ and $Y$ Separately

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$\qquad$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
Input voltage, $\mathrm{V}_{\mathrm{I}}$7 V
Voltage applied to a disabled 3-state output ..... 5.5 V
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

| . |  |  | 'ACT7803-15 |  | 'ACT7803-20 |  | 'ACT7803-25 |  | 'ACT7803-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $V_{C C}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  | 2 |  | 2 |  | 2 |  | V |
| VIL | Low-level input voltage |  |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current | Q outputs, Flags |  | -8 |  | -8 |  | -8 |  | -8 | mA |
| ${ }^{\text {IOL }}$ | Low-level output current | Q outputs |  | 16 |  | 16 |  | 16 |  | 16 | mA |
|  |  | Flags |  | 8 |  | 8 |  | 8 |  | 8 |  |
| ${ }^{\text {f }}$ lock | Clock frequency |  |  | 67 |  | 50 |  | 40 |  | 25 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | WRTCLK high or low | 6 |  | 7 |  | 8 |  | 12 |  | ns |
|  |  | RDCLK high or low | 6 |  | 7 |  | 8 |  | 12 |  |  |
|  |  | PEN low | 8 |  | 9 |  | 9 |  | 12 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | D0-D17 before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  | ns |
|  |  | WRTEN1, $\overline{\text { WRTEN2 }}$ before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | OE1, OE2 before RDCLK $\uparrow$ | 5 |  | 5 |  | 6 |  | 6 |  |  |
|  |  | $\overline{\text { RDEN }}$ before RDCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | Reset: $\overline{\text { RESET }}$ low before first WRTCLK $\uparrow$ and RDCLK $\dagger \dagger$ | 5 |  | 6 |  | 6 |  | 6 |  |  |
|  |  | $\overline{\text { PEN }}$ before WRTCLK $\uparrow$ | 5 |  | 6 |  | 6 |  | 6 |  |  |
| th | Hold time | D0-D17 after WRTCLK $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  |  | WRTEN1, $\overline{\text { WRTEN2 }}$ after WRTCLK $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | $\overline{\mathrm{OE1}}, \overline{\mathrm{OE}}, \overline{\mathrm{RDEN}}$ after RDCLK $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | Reset: $\overline{\text { RESET }}$ low after fourth WRTCLK $\uparrow$ and RDCLK个 $\dagger$ | 2 |  | 2 |  | 2 |  | 2 |  |  |
|  |  | $\overline{\text { PEN }}$ high after WRTCLK $\downarrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | $\overline{\text { PEN }}$ low after WRTCLK $\uparrow$ | 2 |  | 2 |  | 2 |  | 2 |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 | 70 | 0 | 70 | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

$\dagger$ To permit the clock pulse to be utilized for reset purposes
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}^{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }} \mathrm{CC}^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7803-15 |  |  | 'ACT7803-20 |  | 'ACT7803-25 |  | 'ACT7803-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  |  | 50 |  | 40 |  | 25 |  | MHz |
| tpd | RDCLK $\uparrow$ | Any Q | 4 | 9.5 | 12 | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| $t_{\text {pd }}{ }^{\text {§ }}$ |  |  |  | 8.5 |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | WRTCLK $\uparrow$ | IR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | RDCLK $\uparrow$ | OR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tpd | WRTCLK $\uparrow$ | AF/AE | 7 |  | 16.5 | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | AF/AE | 7 |  | 17 | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| tpLH | WRTCLK $\uparrow$ | HF | 7 |  | 15 | 7 | 17 | 7 | 19 | 7 | 21 | ns |
| tPHL | RDCLK $\uparrow$ |  | 7 |  | 15.5 | 7 | 18 | 7 | 20 | 7 | 22 |  |
| tpLH | RESET low | AF/AE | 2 |  | 9 | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| tPHL |  | HF | 2 |  | 10 | 2 | 12 | 2 | 14 | 2 | 16 |  |
| ten | $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$ | Any Q | 2 |  | 8.5 | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 |  | 9.5 | 2 | 11 | 2 | 14 | 2 | 14 |  |

§ This parameter is measured with a $30-\mathrm{pF}$ load (see Figure 5).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 53 |

## TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
vS
LOAD CAPACITANCE


Figure 5


Figure 6

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $I_{C C(f)}$ taken from Figure 6, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all data outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times\left[I_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[I_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
$$

where:

| $I_{C C}$ | $=$ power-down ICc maximum |
| :--- | :--- |
| N | $=$ number of inputs driven by a TTL device |
| $\Delta I_{C C}$ | $=$ increase in supply current |
| $d \mathrm{C}$ | $=$ duty cycle of inputs at a TTL high level of 3.4 V |
| $\mathrm{C}_{\mathrm{Pd}}$ | $=$ power dissipation capacitance |
| $\mathrm{C}_{\mathrm{L}}$ | $=$ output capacitive load |
| $\mathrm{f}_{\mathrm{i}}$ | $=$ data input frequency |
| $\mathrm{f}_{\mathrm{O}}$ | $=$ data output frequency |



Figure 7. Bidirectional Configuration


Figure 8. Word-Width Expansion: $512 \times 36$ Bits

## PARAMETER MEASUREMENT INFORMATION



Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)


LOAD CIRCUIT


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

| PARAMETER |  | R1, R2 | $C_{L} \dagger$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {dids }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplZ |  |  | Closed |
| $\mathrm{t}_{\mathrm{pd}}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 10. 3-State Outputs (Any Q)

- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Programmable Almost-Full/Almost-Empty Flag


## description

- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 12 ns With a 50-pF Load
- Data Rates From 0 to 67 MHz
- 3-State Outputs
- Available in 44-Pin PLCC (FN), Space-Saving 64-Pin Thin Quad Flat Packages (PM), or Reduced-Height 64-Pin Thin Quad Flat Package (PAG)

The SN74ACT7807 is a 2048-word by 9-bit FIFO with high speed and fast access times. It processes data at rates up to 67 MHz and access times of 12 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The write clock (WRTCLK) and read clock (RDCLK) inputs should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when the write-enable (WRTEN1/DP9, WRTEN2) inputs are high and the input-ready (IR) flag output is high. Data is read from memory on the rising edge of RDCLK when the read-enable (RDEN1, RDEN2) and output-enable (OE) inputs are high and the output-ready (OR) flag output is high. The first word written to memory is clocked through to the output buffer regardless of the levels on RDEN1, RDEN2, and OE. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronous to WRTCLK and RDCLK. $\overline{\text { RESET must be asserted while at least four }}$ WRTCLK and four RDCLK cycles occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.
The SN74ACT7807 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


NC - No internal connection
logic symbol $\dagger$

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.

## functional block diagram



## SN74ACT7807 <br> $2048 \times 9$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS200A - JANUARY 1991 - REVISED AUGUST 1994

## Terminal Functions

| TERMINAL <br> NAME | I/O | DESCRIPTION |
| :---: | :---: | :--- |
| AF/AE | O | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE or the default value of 256 can be <br> used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or less <br> words or (2048 - Y) or more words. AF/AE is high after reset. |
| D0-D8 | I | Nine-bit data input port |
| HF | O | Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset. |
| IR | O | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes <br> are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| OE | I | Output enable. When OE, RDEN1, RDEN2 and OR are high, data is read from the FIFO on a low-to-high transition <br> of RDCLK. When OE is low, reads are disabled and the data outputs are in the high-impedance state. |
| OR | O | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and <br> reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the <br> third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | I | Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D8 and DP9 is <br> latched as an AF/AE offset value when PEN is low and WRTCLK is high. |
| R0-Q8 | O | Nine-bit data outputport. After the first valid write to empty memory, the first word is output on Q0-Q8 onthe third rising <br> edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from <br> the FIFO is present on Q0-Q8. |
| RDCLK | I | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition <br> of RDCLK reads data from memory when RDEN1, RDEN2, OE, and OR are high. OR is synchronous to the low-to-high <br> transition or RDCLK. |
| RDEN1, | I | Read enables. When RDEN1, RDEN2, OE, and OR are high, data is read from the FIFO on the low-to-high transition <br> of RDCLK. |
| RDEN2 |  |  |

## offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $\mathrm{X}=\mathrm{Y}=256$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or ( $2048-\mathrm{Y}$ ) or more words.

Program enable ( $\overline{\text { PEN }}$ ) should be held high throughout the reset cycle. $\overline{\text { PEN }}$ can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0-D8 and WRTEN1/DP9 is stored as the almost-empty offset value ( X ) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK reprograms $Y$ to the binary value on D0-D8 and WRTEN1/DP9 at the time of the second WRTCLK low-to-high transition. While the offsets are programmed, data is not written to the FIFO memory regardless of the state of the write enables (WRTEN1/DP9, WRTEN2). A maximum value of 1023 can be programmed for either $X$ or $Y$ (see Figure 1). To use the default values of $X=Y=256, \overline{P E N}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately


Figure 2. Reset Cycle


Figure 3. Write Cycle


Figure 4. Read Cycle
absolute maximum ratings over operating free－air temperature range（unless otherwise noted）$\dagger$


```
Input voltage, VI7 V
```

Voltage applied to a disabled 3 －state output ..... 5.5 V
Operating free－air temperature range， $\mathrm{T}_{\mathrm{A}}$ ..... $70^{\circ} \mathrm{C}$
Storage temperature range ．．．．．．$T_{A}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under＂absolute maximum ratings＂may cause permanent damage to the device．These are stress ratings only，and functional operation of the device at these or any other conditions beyond those indicated under＂recommended operating conditions＂is not implied．Exposure to absolute－maximum－rated conditions for extended periods may affect device reliability．

## recommended operating conditions

|  |  |  | ＇ACT78 | 07－15 | ＇ACT78 | 07－20 | ＇ACT78 | 07－25 | ＇ACT78 | 07－40 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $V_{\text {CC }}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High－level input voltage |  | 2 |  | 2 |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low－level input voltage |  |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | V |
| ${ }^{\mathrm{OH}}$ | High－level output current | Q outputs，Flags |  | －8 |  | －8 |  | －8 |  | －8 | mA |
|  |  | Q outputs |  | 16 |  | 16 |  | 16 |  | 16 |  |
|  |  | Flags |  | 8 |  | 8 |  | 8 |  | 8 |  |
| ${ }^{\text {clock }}$ | Clock frequency |  |  | 67 |  | 50 |  | 40 |  | 25 | MHz |
|  |  | WRTCLK high or low | 6 |  | 8 |  | 9 |  | 13 |  |  |
| ${ }^{\text {w }}$ w | Pulse duration | RDCLK high or low | 6 |  | 8 |  | 9 |  | 13 |  | ns |
|  |  | PEN low | 6 |  | 9 |  | 9 |  | 13 |  |  |
|  |  | D0－D8 before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | WRTEN1，WRTEN2 before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | OE，RDEN1，RDEN2 before RDCLK $\uparrow$ | 5 |  | 6 |  | 6 |  | 6.5 |  | ns |
|  |  | Reset：$\overline{\text { RESET }}$ Iow before first WRTCLK $\uparrow$ and RDCLK $\uparrow \ddagger$ | 7 |  | 8 |  | 8 |  | 8 |  |  |
|  |  | $\overline{\text { PEN }}$ before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | D0－D8 after WRTCLK $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | WRTEN1，WRTEN2 after WRTCLK $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | $\begin{aligned} & \text { OE, RDEN1, RDEN2 } \\ & \text { after RDCLK } \uparrow \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
| $t^{\text {h }}$ | Hold time | Reset：$\overline{R E S E T}$ low after fourth WRTCLK $\uparrow$ and RDCLK个キ | 5 |  | 5 |  | 5 |  | 5 |  | ns |
|  |  | $\overline{\text { PEN }}$ high after WRTCLK $\downarrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | $\overline{\text { PEN }}$ low after WRTCLK $\uparrow$ | 3 |  | 3 |  | 3 |  | 3 |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free－air temper | ture | 0 | 70 | 0 | 70 | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

[^19]electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{l} \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{OL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $V_{1}=V_{C C}-0.2 \mathrm{~V}$ or 0 |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }} \mathrm{CC}^{\ddagger}$ | WRTEN1/DP9 | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{C C}$ or GND |  |  | 2 | mA |
|  | Other inputs |  |  |  |  |  | 1 |  |
| $\mathrm{C}_{\mathrm{i}}$ |  | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7807-15 |  |  | 'ACT7807-20 |  | 'ACT7807-25 |  | 'ACT7807-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  |  | 50 |  | 40 |  | 25 |  | MHz |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | Any Q | 3 | 9 | 12 | 3 | 13 | 3 | 18 | 3 | 25 | ns |
| $t_{\text {pd }}{ }^{\text {§ }}$ |  |  |  | 8 |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{pd}}$ | WRTCLK $\uparrow$ | IR | 1 |  | 9 | 1 | 12 | 1 | 14 | 1 | 16 | ns |
| tpd | RDCLK $\uparrow$ | OR | 1 |  | 9 | 2 | 12 | 2 | 14 | 2 | 16 | ns |
|  | WRTCLK $\uparrow$ | AF/AE | 2 |  | 16 | 2 | 20 | 2 | 25 | 2 | 30 | ns |
| pd | RDCLK $\uparrow$ |  | 2 |  | 17 | 2 | 20 | 2 | 25 | 2 | 30 |  |
| tPLH | WRTCLK $\uparrow$ | HF | 2 |  | 19 | 2 | 21 | 2 | 23 | 2 | 25 | ns |
| tPHL | RDCLK $\uparrow$ |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| tPLH | RESET Iow | AF/AE | 1 |  | 12 | 1 | 18 | 1 | 22 | 1 | 24 | ns |
| tpHL |  | HF | 2 |  | 12 | 2 | 18 | 2 | 22 | 2 | 24 |  |
| ten | OE | Any Q | 2 |  | 10 | 2 | 13 | 2 | 15 | 2 | 18 | ns |
| $t_{\text {dis }}$ |  |  | 1 |  | 11 | 1 | 13 | 1 | 15 | 1 | 18 |  |

[^20]operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | TYP |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 91 |

## TYPICAL CHARACTERISTICS



Figure 5


Figure 6

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 6, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7807 can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta I_{C C} \times d C\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
$$

where:

```
ICC = power-down ICC maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta I_{C C}=\) increase in supply current
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{pd}}=\) power dissipation capacitance
\(\mathrm{C}_{\mathrm{L}}=\) output capacitive load
\(f_{i}=\) data input frequency
\(\mathrm{f}_{\mathrm{o}}=\) data output frequency
```


## APPLICATION INFORMATION



Figure 7. Word-Depth Expansion: 4096 Words by 9 Bits


Figure 8. Word-Width Expansion: 2048 Words by 18 Bits

## PARAMETER MEASUREMENT INFORMATION



Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)


Figure 10. 3-State Outputs (Any Q)

- Load Clocks and Unload Clocks Can Be Asynchronous or Coincident
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Fast Access Times of 15 ns With a 50-pF Load
- Programmable Almost-Full/AImost-Empty Flag
- Expansion Logic for Depth Cascading
- Empty, Full, and Half-Full Flags
- Fall-Through Time of 20 ns Typ
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Available in 44-Pin PLCC (FN), Space-Saving 64-Pin Thin Quad Flat Packages (PM), or Reduced-Height 64-Pin Quad Flat Package (PAG)


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7808 is a 2048-word by 9-bit FIFO designed for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.
Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 2048. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full ( $\overline{\mathrm{FULL}}$ ), empty ( $\overline{\mathrm{EMPTY}}$ ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high whenever the FIFO contains 1024 or more words and is low when it contains 1023 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset can be used to program the almost-empty offset value $(X)$ and the almost-full offset value $(Y)$ if program enable $(\overline{\mathrm{PEN}})$ is low. The AF/AE flag is high when the FIFO contains $X$ or less words or $(2048-Y)$ or more words. The AF/AE flag is low when the FIFO contains between $(X+1)$ and $(2047-Y)$ words.
A low level on the reset ( $\overline{\mathrm{RESET}}$ ) input resets the internal stack pointers and sets $\overline{\text { FULL }}$ high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.
The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is low. OE does not affect the output flags.
Cascading is easily accomplished in the word-width and word-depth directions. When not using the FIFO in depth expansion, cascade enable ( $\overline{\mathrm{CASEN}}$ ) must be tied high.

The SN74ACT7808 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


NC - No internal connection

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.

## SN74ACT7808

$2048 \times 9$ FIRST-IN, FIRST-OUT MEMORY
SCAS205A-FEBRUARY 1991 - REVISED AUGUST 1994
functional block diagram


## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| AF/AE | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for this AF/AE or the default value of 256 can be used for both the almost-empty offset $(\mathrm{X})$ and the almost-full offset $(\mathrm{Y})$. AF/AE is high when mernory contains X or less words or ( 2048 - Y) or more words. AF/AE is high after reset. |
| CASEN ${ }^{\dagger}$ | 1 | Cascade enable. When multiple SN74ACT7808 devices are depth cascaded, every device must have $\overline{\text { CASEN }}$ tied low. CASEN must be tied high when a device is not used in depth expansion. |
| D0-D8 | 1 | Nine-bit data input port |
| DP9 | 1 | DP9 is used as the most significant bit when programming the AF/AE offset values. |
| EMPTY | 0 | Empty flag. EMPTY is low when the FIFO memory is empty. A FIFO reset also causes EMPTY to go low. |
| FL $\dagger$ | 1 | When multiple SN74ACT7808 devices are depth cascaded, the first device in the chain must have its $\overline{\mathrm{FL}}$ input tied low and all other devices must have their FL inputs tied high. |
| FULL | 0 | Full flag. $\overline{\text { PULL }}$ is low when the FIFO is full. A FIFO reset causes FULL to go high. |
| HF | 0 | Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset. |
| LDCK | 1 | Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. |
| OE | 1 | Output enable. When OE is low, D0-D8 are in the high-impedance state. |
| PEN | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D8 and DP9 is latched as an AF/AE offset value when $\overline{P E N}$ is low and LDCK is high. |
| Q0-Q8 | 0 | Nine-bit data output port |
| $\overline{\text { RESET }}$ | 1 | Reset. A low level on $\overline{\text { RESET }}$ resets the FIFO and drives FULL and AF/AE high and HF and EMPTY low. |
| UNCK | 1 | Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. |
| XIt | 1 | Expansion input ( XI ) and expansion output ( XO ). When multiple SN74ACT7808 devices are depth cascaded, the XO |
| xOt | 0 | connected to the XI of the first device in the chain. |

$\dagger$ See Figures 4 and 5 for application information on FIFO word-width and word-depth expansions, respectively.

## SCAS205A - FEBRUARY 1991 - REVISED AUGUST 1994

## offset values for AFIAE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value $(\mathrm{Y})$. They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=256$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or ( $2048-Y$ ) or more words.
To program the offset values, $\overline{\text { PEN }}$ can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0-D8 and DP9 is stored as the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of LDCK reprograms $Y$ to the binary value on D0-D8 and DP9 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 1023 can be programmed for either $X$ or $Y$ (see Figure 1). To use the default values of $X=Y=256, \overline{\text { PEN }}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately

Figure 2. Read

SCAS205A - FEBRUARY 1991 - REVISED AUGUST 1994
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Voltage applied to a disabled 3 -state output ............................................................. 5.5 V

Storage temperature range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  |  | TEST CONDIT |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ or |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}{ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 7 and 8)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7808-20 |  |  | 'ACT7808-25 |  | 'ACT7808-30 |  | 'ACT7808-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ | LDCK or UNCK |  | 50 |  |  | 40 |  | 33.3 |  | 25 |  | MHz |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | Any Q | 5 |  | 20 | 5 | 22 | 5 | 25 | 5 | 28 | ns |
|  | UNCK $\uparrow$ |  | 4.5 | 11 | 15 | 4.5 | 18 | 4.5 | 20 | 4.5 | 22 |  |
| $\mathrm{t}_{\mathrm{pd}}{ }^{\text {§ }}$ |  |  |  | 10 |  |  |  |  |  |  |  |  |
| tpLH | LDCK $\uparrow$ | EMPTY | 4 |  | 15 | 4 | 17 | 4 | 19 | 4 | 21 | ns |
| tPHL | UNCK $\uparrow$ |  | 2 |  | 15 | 2 | 17 | 2 | 19 | 2 | 21 |  |
|  | RESET low |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| tPHL | LDCK $\uparrow$ | FULL | 4 |  | 15 | 4 | 17 | 4 | 19 | 4 | 21 | ns |
| tplH | UNCK $\uparrow$ |  | 4 |  | 14 | 4 | 16 | 4 | 18 | 4 | 20 |  |
|  | RESET low |  | 2 |  | 18 | 2 | 20 | 2 | 22 | 2 | 24 |  |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | AF/AE | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 | ns |
|  | UNCK $\uparrow$ |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| tpLH | RESET Iow |  | 0 |  | 10 | 0 | 12 | 0 | 14 | 0 | 16 |  |
| tPLH | LDCK $\uparrow$ | HF | 2 |  | 19 | 2 | 21 | 2 | 23 | 2 | 25 | ns |
| tPHL | UNCK $\uparrow$ |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
|  | RESET low |  | 2 |  | 12 | 2 | 14 | 2 | 16 | 2 | 18 |  |
| tpLH | UNCK $\uparrow$ | XO | 2 |  | 11 | 2 | 13 | 2 | 15 | 2 | 17 | ns |
| tPHL | LDCK $\uparrow$ |  | 2 |  | 11 | 2 | 13 | 2 | 15 | 2 | 17 |  |
| $\mathrm{t}_{\text {en }}$ | OE | Any Q | 1 |  | 10 | 1 | 12 | 1 | 14 | 1 | 16 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 1 |  | 9 | 1 | 11 | 1 | 13 | 1 | 15 |  |
| $\mathrm{t}_{\text {en }}$ | XI high | Any Q | 3 |  | 13 | 3 | 15 | 3 | 17 | 3 | 19 | ns |
| $\mathrm{t}_{\text {dis }}$ | XO high |  |  |  | 4 |  | 4 |  | 4 |  | 4 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input, excluding XI , that is at one of the specified TTL voltage levels rather 0 V or $\mathrm{V}_{\mathrm{CC}}$.
§ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 3 ).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | TYP | UNIT |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 91 | pF |

## TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME

LOAD CAPACITANCE


Figure 3


Figure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 4, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7808 can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
$$

where:
ICC = power-down ICC maximum
$\mathrm{N}=$ number of inputs driven by a TTL device
$\Delta I_{C C}=$ increase in supply current
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$\mathrm{C}_{\mathrm{pd}}=$ power dissipation capacitance
$\mathrm{C}_{\mathrm{L}}=$ output capacitive load
$\mathrm{f}_{\mathrm{i}}=$ data input frequency
$\mathrm{f}_{\mathrm{o}}=$ data output frequency

## APPLICATION INFORMATION



Figure 5. Word-Width Expansion: 2048 Words by 18 Bits

## depth cascading (see Figure 6)

The SN74ACT7808 provides expansion logic necessary for cascading an unlimited number of the FIFOs in depth. $\overline{\text { CASEN }}$ must be low on all FIFOs used in depth expansion. $\overline{F L}$ must be tied low on the first FIFO in the chain; all others must have $\overline{F L}$ tied high. The expansion-out (XO) output of a FIFO must be tied to the expansion-in (XI) input of the next FIFO in the chain. The XO output of the last FIFO is tied to the XI input of the first FIFO to complete the loop. Data buses are common to each FIFO in the chain. A composite EMPTY and $\overline{F U L L}$ signal must be generated to indicate boundary conditions.


Figure 6. Depth Cascading to Form a $6 \mathrm{~K} \times 9$ FIFO

## PARAMETER MEASUREMENT INFORMATION



Figure 7. Standard CMOS Outputs (XO, EMPTY, FULL, AF/AE, HF)

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {en }}$ | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {d }}$ dis | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplZ |  |  | Closed |
| $t_{\text {pd }}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test fixture capacitance

Figure 8. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 64 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 67 MHz
- Pin Compatible With SN74ACT7803 and SN74ACT7805
- Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing


## description

The SN74ACT7813 is a 64 -word $\times 18$-bit FIFO suited for buffering asynchronous data paths at $67-\mathrm{MHz}$ clock rates and $12-\mathrm{ns}$ access times. Its 56 -pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed $\mathrm{V}_{\mathrm{CC}}$ and GND pins along with Tl's patented output edge control ( $\mathrm{OEC}^{\top M}$ ) circuit dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and $I R$ is high. Data is read from memory on the rising edge of RDCLK when $\overline{R D E N}, \overline{O E 1}$, and $\overline{O E 2}$ are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, $\overline{\mathrm{OE}}$, and $\overline{\mathrm{OE} 2}$ levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.
The SN74ACT7813 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

[^21]
## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



Terminal Functions

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 8 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y)$. AF/AE is high when memory contains X or less words or $(64-\mathrm{Y})$ or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} 21-14,12-11, \\ 9-2 \end{gathered}$ | 1 | The 18-bit data input port |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low after reset. |
| IR | 28 | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$ | 56,30 | 1 | Output enables. When $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$, and $\overline{\mathrm{RDEN}}$ are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either $\overline{\mathrm{OE1}}$ or $\overline{\mathrm{OE2}}$ is high, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 29 | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D4 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \\ \hline \end{gathered}$ | 0 | The 18-bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. |
| RDCLK | 32 | 1 | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLLK. A low-to-high transition of RDCLK reads data from memory when $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$, and $\overline{\mathrm{RDEN}}$ are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK. |
| $\overline{\text { RDEN }}$ | 31 | 1 | Read enable. When $\overline{\mathrm{RDEN}}, \overline{\mathrm{OE}}$, and $\overline{\mathrm{OE} 2}$ are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. |
| WRTCLK | 25 | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. |
| $\begin{aligned} & \text { WRTEN1, } \\ & \hline \text { WRTEN2 } \end{aligned}$ | 27, 26 | 1 | Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. Reset Cycle


Figure 2. Write Cycle


Figure 3. Read Cycle

## SN74ACT7813 <br> $64 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCAS199 - JANUARY 1991 - REVISED APRIL 1992

## offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value $(Y)$. They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=8$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or $(64-Y)$ or more words.

Program enable ( $\overline{\mathrm{PEN}}$ ) should be held high throughout the reset cycle. $\overline{\text { PEN }}$ can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0-D4 is stored as the almost-empty offset value ( X ) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK reprograms $Y$ to the binary value on D0-D4 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 31 can be programmed for either $X$ or $Y$ (see Figure 4). To use the default values of $X=Y=8, \overline{P E N}$ must be held high.


Figure 4. Programming $X$ and $Y$ Separately

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$\qquad$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 7 V
Input voltage, $\mathrm{V}_{\text {I }}$7 V
Voltage applied to a disabled 3 -state output ..... 5.5 V
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions


$\dagger$ To permit the clock pulse to be utilized for reset purposes

## SN74ACT7813

$64 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS199 - JANUARY 1991 - REVISED APRIL 1992
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH |  | $\mathrm{V}_{\mathrm{C}}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{OL}=16 \mathrm{~mA}$ | * |  |  | 0.5 |  |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $V_{1}=V_{C C}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{SICC}^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $V_{0}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |


$\ddagger$ This is the supply current for each input that is at one of the specified $T T L$ voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7813-15 |  |  | 'ACT7813-20 |  | 'ACT7813-25 |  | 'ACT7813-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  |  | 50 |  | 40 |  | 25 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}}$ | RDCLK $\uparrow$ | Any Q | 4 | 9.5 | 12 | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| $t_{\text {pd }}{ }^{\text {§ }}$ |  |  |  | 8.5 |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | WRTCLK $\uparrow$ | IR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | RDCLK $\uparrow$ | OR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
|  | WRTCLK $\uparrow$ | AF/AE | 7 |  | 16.5 | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ |  | 7 |  | 17 | 7 | 19 | 7 | 21 | 7 | 23 |  |
| tpl ${ }^{\text {ch }}$ | WRTCLK $\uparrow$ | HF | 7 |  | 15 | 7 | 17 | 7 | 19 | 7 | 21 | ns |
| tPHL | RDCLK $\uparrow$ |  | 7 |  | 15.5 | 7 | 18 | 7 | 20 | 7 | 22 |  |
| tPLH | RESET low | AF/AE | 2 |  | 9 | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| tPHL |  | HF | 2 |  | 10 | 2 | 12 | 2 | 14 | 2 | 16 |  |
| ten | $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$ | Any Q | 2 |  | 8.5 | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 |  | 9.5 | 2 | 11 | 2 | 14 | 2 | 14 |  |

§ This parameter is measured with a 30-pF load (see Figure 5).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | TYP | UNIT |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 53 | pF |

## TYPICAL CHARACTERISTICS



Figure 5


Figure 6

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{CC}(\mathrm{f})}$ taken from Figure 6, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) based on all data outputs changing states on each read can be calculated using:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{Cc}} \times\left[\mathrm{l}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}^{2} \times \mathrm{f}_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C c} \times\left[I_{c c}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}}^{2} \times f_{0}\right)
$$

where:

$$
\begin{aligned}
& \text { ICC = power-down ICC maximum } \\
& \mathrm{N}=\text { number of inputs driven by a TTL device } \\
& \Delta I_{C C}=\text { increase in supply current } \\
& \text { dc }=\text { duty cycle of inputs at a TTL high level of } 3.4 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{pd}}=\text { power dissipation capacitance } \\
& C_{L}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{i}}=\text { data input frequency } \\
& f_{0}=\text { data output frequency }
\end{aligned}
$$

## APPLICATION INFORMATION



Figure 7. Bidirectional Configuration


Figure 8. Word-Width Expansion: $64 \times 36$ Bits

## PARAMETER MEASUREMENT INFORMATION



Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {ten }}$ | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tpLZ |  |  | Closed |
| $t_{\text {pd }}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 10. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincident
- 64 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 15 ns With a $50-\mathrm{pF}$ Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7804 and SN74ACT7806
- Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7814 is a 64 -word by 18 -bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 64 . When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 32 or more words and is low when it contains 31 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value ( Y ) if program enable ( $\overline{\mathrm{PEN}}$ ) is low. The AF/AE flag is high when the FIFO contains $X$ or less words or $(64-Y)$ or more words. The AF/AE flag is low when the FIFO contains between $(X+1)$ and $(63-Y)$ words.
A low level on the reset ( $\overline{\text { RESET }}$ ) input resets the internal stack pointers and sets $\overline{\text { FULL }}$ high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unioaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable $(\overline{\mathrm{OE}})$ input is high.
The SN74ACT7814 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

[^22]
## logic symbolt


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



Terminal Functions

| TERMINAL <br> NAME |  | I/O |  |
| :---: | :---: | :---: | :--- |
| NF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value <br> of 8 can be used for both the almost-empty offset ( X ) and the almost-full offset (Y). AF/AE is high when <br> memory contains X or less words or ( $64-\mathrm{Y}$ ) or more words. AF/AE is high after reset. |
| D0-D17$21-14,12-11$, <br> $9-2$ | 1 | The 18-bit data input port |  |

## SN74ACT7814

## offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag will be high when the. FIFO contains X or less words or $(64-\mathrm{Y})$ or more words.

To program the offset values, $\overline{\text { PEN }}$ can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0-D4 is stored as the almost-empty offset value $(X)$ and the almost-full offset value ( Y ). Holding PEN low for another low-to-high transition of LDCK reprograms Y to the binary value on DO-D4 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 31 can be programmed for either $X$ or $Y$ (see Figure 1). To use the default values of $X=Y=8, \overline{P E N}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately


Define the AF/AE Flag Using the Default Value of $X$ and $Y$

Figure 2. Write, Read, and Flag Timing Reference


## SN74ACT7814

## $64 \times 18$ FIRST-IN, FIRST-OUT MEMORY

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$\qquad$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V
Input voltage, $\mathrm{V}_{1}$ 7 V

Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

|  |  |  | 'ACT78 | 14-20 | 'ACT78 | 4-25 | 'ACT7 | 14-40 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| ${ }^{\mathrm{O}} \mathrm{H}$ | High-level output current | Q outputs, Flags |  | -8 |  | -8 |  | -8 | mA |
|  | Low-level output current | Q outputs |  | 16 |  | 16 |  | 16 |  |
|  | Low-level output current | Flags |  | 8 |  | 8 |  | 8 |  |
| $f_{\text {clock }}$ | Clock frequency |  |  | 50 |  | 40 |  | 25 | MHz |
|  |  | LDCK high or low | 7 |  | 8 |  | 12 |  |  |
|  | Pulse duration | UNCK high or low | 7 |  | 8 |  | 12 |  |  |
| tw | 崖e duration | $\overline{\text { PEN }}$ low | 7 |  | 8 |  | 12 |  | ns |
|  |  | RESET low | 10 |  | 10 |  | 12 |  |  |
|  |  | D0-D17 before LDCK $\uparrow$ | 5 |  | 5 |  | 5 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | $\overline{\text { PEN }}$ before LDCK $\uparrow$ | 5 |  | 5 |  | 5 |  | ns |
|  |  | LDCK inactive before $\overline{\text { RESET }}$ high | 5 |  | 6 |  | 6 |  |  |
|  |  | D0-D17 after LDCK $\uparrow$ | 0 |  | 0 |  | 0 |  |  |
|  | Hold time | LDCK inactive after $\overline{\mathrm{RESET}}$ high | 5 |  | 6 |  | 6 |  | ns |
| th |  | $\overline{\text { PEN }}$ low after LDCK $\uparrow$ | 3 |  | 3 |  | 3 |  | ns |
|  |  | $\overline{\text { PEN }}$ high after LDCK $\downarrow$ | 0 |  | 0 |  | 0 |  |  |
| TA | Operating free-air temper |  | 0 | 70 | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  |  | TEST CONDIT |  | MIN | TYP\# | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 11 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{1}=V_{C C}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta^{\mathrm{l}} \mathrm{CC}^{\text {§ }}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $f=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

[^23]switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 5 and 6)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7814-20 |  |  | 'ACT7814-25 |  | 'ACT7814-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK or UNCK |  | 50 |  |  | 40 |  | 25 |  | MHz |
| $t_{\text {pd }}$ | LDCK $\uparrow$ | Any Q | 9 |  | 20 | 9 | 22 | 9 | 24 | ns |
|  | UNCK $\uparrow$ |  | 6 | 11.5 | 15 | 6 | 18 | 6 | 20 |  |
| $\mathrm{tpd}^{\ddagger}$ | UNCK $\uparrow$ |  |  | 10.5 |  |  |  |  |  |  |
| tplH | LDCK $\uparrow$ | EMPTY | 6 |  | 15 | 6 | 17 | 6 | 19 | ns |
| tPHL | UNCK $\uparrow$ |  | 6 |  | 15 | 6 | 17 | 6 | 19 |  |
|  | RESET low |  | 4 |  | 16 | 4 | 18 | 4 | 20 |  |
| tpHL | LDCK $\uparrow$ | FULL | 6 |  | 15 | 6 | 17 | 6 | 19 | ns |
| tPLH | UNCK $\uparrow$ |  | 6 |  | 15 | 6 | 17 | 6 | 19 |  |
|  | RESET Iow |  | 4 |  | 18 | 4 | 20 | 4 | 22 |  |
| ${ }^{t} \mathrm{pd}$ | LDCK $\uparrow$ | AF/AE | 7 |  | 18 | 7 | 20 | 7 | 22 | ns |
|  | UNCK $\uparrow$ |  | 7 |  | 18 | 7 | 20 | 7 | 22 |  |
| tpLH | RESET low |  | 2 |  | 10 | 2 | 12 | 2 | 14 |  |
| tPLH | LDCK个 | HF | 5 |  | 18 | 5 | 20 | 5 | 22 | ns |
| tPHL | UNCK $\uparrow$ |  | 7 |  | 18 | 7 | 20 | 7 | 22 |  |
|  | RESET Iow |  | 3 |  | 12 | 3 | 14 | 3 | 16 |  |
| $t_{\text {en }}$ | $\overline{O E}$ | Any Q | 2 |  | 9 | 2 | 10 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 |  | 10 | 2 | 11 | 2 | 12 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is measured at $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 3).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | TYP | UNIT |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 53 | pF |

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE


Figure 3


Figure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 4, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all data outputs changing states on each read can be calculated using:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{I}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{I}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{\mathrm{o}}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[I_{C C}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
$$

where:

$$
\begin{array}{ll}
\mathrm{I}_{\mathrm{CC}} & =\text { power-down ICC maximum } \\
\mathrm{N} & =\text { number of inputs driven by a TTL device } \\
\Delta \mathrm{I}_{\mathrm{CC}} & =\text { increase in supply current } \\
\mathrm{dc} & =\text { duty cycle of inputs at a TTL high level of } 3.4 \mathrm{~V} \\
\mathrm{C}_{\mathrm{Pd}} & =\text { power dissipation capacitance } \\
\mathrm{C}_{\mathrm{L}} & =\text { output capacitive load } \\
\mathrm{f}_{\mathrm{i}} & =\text { data input frequency } \\
\mathrm{f}_{\mathrm{O}} & =\text { data output frequency }
\end{array}
$$



Figure 5. Word-Width Expansion: 64 Words by 36 Bits

## PARAMETER MEASUREMENT INFORMATION



Figure 6. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)


| PARAMETER |  | R1, R2 | $C_{L}{ }^{+}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {dis }}$ | tphz | $500 \Omega$ | 50 pF | Open |
|  | tplZ |  |  | Closed |
| $\mathrm{t}_{\mathrm{pd}}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 7. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7882, SN74ACT7884, and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full Flags
- Expandable in Word Width and/or Word Depth
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Available in 68-Pin PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat (PN) Packages



NC - No internal connection

## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7881 is organized as $1024 \times 18$ bits. The SN74ACT7881 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The SN74ACT7881 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN74ACT7881 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.

SCAS227B - FEBRUARY 1993 - REVISED OCTOBER 1994
functional block diagram


# SN74ACT7881 $1024 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | 33 | 0 | Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-fullalmost-empty offset value $(X)$. This value can be programmed during reset, or the default value of 256 can be used. AF/AE is high when the FIFO contains $(X+1)$ or less words or $(1025-X)$ or more words. AF/AE is low when the FIFO contains between ( $\mathrm{X}+2$ ) and ( $1024-\mathrm{X}$ ) words. <br> Programming procedure for AF/AE - The almost-full/almost-empty flag is programmed during each reset cycle. The almost-full/almost-empty offset value $(\mathrm{X})$ is either a user-defined value or the default of $X=256$. Instructions to program AF/AE using both methods are as follows: <br> User-defined $X$ <br> Step 1: Take $\overline{D A F}$ from high to low. <br> Step 2: If $\overline{R E S E T}$ is not already low, take $\overline{\mathrm{RESET}}$ low. <br> Step 3: With $\overline{\mathrm{DAF}}$ held low, take $\overline{\mathrm{RESET}}$ high. This defines the AF/AE using $X$. <br> Step 4: To retain the current offset for the next reset, keep $\overline{\mathrm{DAF}}$ low. <br> Default X <br> To redefine AF/AE using the default value of $X=256$, hold $\overline{\mathrm{DAF}}$ high during the reset cycle. |
| $\overline{\text { DAF }}$ | 27 | 1 | Define-almost-full. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value of data inputs as the almost-full/almost-empty offset value (X). With $\overline{\mathrm{DAF}}$ held low, a low pulse on $\overline{\text { RESET }}$ defines the almost-full/almost-empty (AF/AE) flag using $X$. |
| D0-D17 | 26-19, 17, 15-7 | 1 | Data inputs for 18 -bit-wide data to be stored in the memory. A high-to-low transition of $\overline{\mathrm{DAF}}$ captures data for the almost-empty/almost-full offset (X) from D8-D0. |
| HF | 36 | 0 | Half-full flag. HF is high when the FIFO contains 512 or more words and is low when the number of words in memory is less than half the depth of the FIFO. |
| IR | 35 | 0 | Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. |
| OE | 2 | 1 | Output enable. The Q0-Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. |
| OR | 66 | 0 | Output-ready flag. OR is high when the FIFO is not empty and low when the FIFO is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. |
| Q0-Q17 | $\begin{gathered} 38-39,41-42,44 \\ 46-47,49-50 \\ 52-53,55-56 \\ 58-59,61,63-64 \end{gathered}$ | 0 | Data outputs. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. |
| RDCLK | 5 | 1 | Read clock. Data is read out of memory on the low-to-high transition of RDCLK if OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to the RDCLK signal. |
| RDEN1, RDEN2 | $\begin{aligned} & 4 \\ & 3 \end{aligned}$ | 1 | Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. |
| RESET | 1 | 1 | Reset. A reset is accomplished by taking $\overline{\text { RESET }}$ low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With $\overline{D A F}$ at a low level, a low pulse on RESET defines AF/AE using the almost-full/almost-empty offset value ( X ), where $X$ is the value previously stored. With $\overline{\text { DAF }}$ at a high level, a low-level pulse on $\overline{R E S E T}$ defines the AF/AE flag using the default value of $X=256$. |

## $1024 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS227B - FEBRUARY 1993-REVISED OCTOBER 1994
Terminal Functions (Continued)

| TERMINAL |  | I/O |  |
| :---: | :---: | :---: | :--- |
| NAME | NO. | DESCRIPTION |  |
| WRTCLK | 29 | I | Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and <br> WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all <br> data transfers into the FIFO. IR is also driven synchronously with respect to WRTCLK. |
| WRTEN1, <br> WRTEN2 | 30 | I | Write enable. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to <br> be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the almost-full/almost- <br> empty offset value ( X$).$ |



Figure 1. Reset Cycle: Define AF/AE Flag Using a Programmed Value of $X$


Figure 2. Reset Cycle: Define AF/AE Flag Using the Default Value fo $X=\mathbf{2 5 6}$


Figure 3. Write Cycle


Figure 4. Read Cycle

## SCAS227B - FEBRUARY 1993 - REVISED OCTOBER 1994

## absolute maximum ratings over operating free-air temperature range $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage, $\mathrm{V}_{1}$ | 7 V |
| Voltage applied to a disabled 3-state output | 5.5 V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Uupply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}_{\mathrm{OL}}$ | Low-level output current | -8 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 16 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioz | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 1 CC § | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ or 0 |  |  |  | 400 | $\mu \mathrm{A}$ |
|  | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1.2 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ ICC tested with outputs open.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)

$\dagger$ To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 7 and 8)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7881-15 |  | 'ACT7881-20 |  | 'ACT7881-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  | 50 |  | 33.4 |  | MHz |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | Any Q | 3 | 12 | 3 | 13 | 3 | 18 | ns |
| $\mathrm{tpd}^{\ddagger}$ |  |  |  |  |  |  |  |  |  |
| ${ }_{\text {tpd }}$ | WRTCLK $\uparrow$ | IR | 2 | 8 | 2 | 9.5 | 2 | 12 | ns |
| tpd | RDCLK $\uparrow$ | OR | 2 | 8 | 2 | 9.5 | 2 | 12 |  |
|  | WRTCLK $\uparrow$ | AF/AE | 6 | 17 | 6 | 19 | 6 | 22 | ns |
| tpd | RDCLK $\uparrow$ |  | 6 | 17 | 6 | 19 | 6 | 22 |  |
| tPLH | WRTCLK $\uparrow$ | HF | 6 | 14 | 6 | 17 | 6 | 21 | ns |
| tpHL | RDCLK $\uparrow$ |  | 6 | 14 | 6 | 17 | 6 | 21 |  |
| tPLH | RESET $\downarrow$ | AF/AE | 3 | 12 | 3 | 17 | 3 | 21 | ns |
| tphL |  | HF | 3 | 14 | 3 | 19 | 3 | 23 |  |
| ten | OE | Any Q | 2 | 9 | 2 | 11 | 2 | 11 | ns |
| ${ }_{\text {dis }}$ |  |  | 2 | 10 | 2 | 14 | 2 | 14 |  |

$\ddagger$ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 5).

## SN74ACT7881

$1024 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCAS227B - FEBRUARY 1993 - REVISED OCTOBER 1994

operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}} \quad$ Power dissipation capacitance per 1 K bits | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 65 | pF |

TYPICAL CHARACTERISTICS
PROPAGATION DELAY TIME
LOAD CAPACITANCE


Figure 5

## TYPICAL CHARACTERISTICS

POWER DISSIPATION CAPACITANCE
vs
SUPPLY VOLTAGE


Figure 6

## calculating power dissipation

The maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7881 can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$\mathrm{I}_{\mathrm{CC}}=$ power-down Icc maximum
$\mathrm{N}=$ number of inputs driven by a TTL device
$\Delta \mathrm{I}_{\mathrm{CC}}=$ increase in supply current
$\mathrm{dc}=$ duty cycle of inputs at a TTL high level of 3.4 V
$\mathrm{C}_{\text {pd }}=$ power dissipation capacitance
$\mathrm{C}_{\mathrm{L}}=$ output capacitive load
$\mathrm{f}_{\mathrm{i}}=$ data input frequency
$\mathrm{f}_{\mathrm{O}}=$ data output frequency

## PARAMETER MEASUREMENT INFORMATION



Figure 7. Standard CMOS Outputs


LOAD CIRCUIT


VOLTAGE WAVEFORMS

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {t dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test fixture capacitance
Figure 8. 3-State Outputs (Any Q)

## APPLICATION INFORMATION

## expanding the SN74ACT7881

The SN74ACT7881 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN74ACT7881 devices configured for word-depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.
Figure 10 shows two SN74ACT7881 devices in word-width expansion. Word-width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-full flag (HF) can be sampled from any one device. Word-Depth expansion and word-width expansion can be used together.


Figure 9. Word-Depth Expansion: 2048/4096/8192 Words $\times 18$ Bits, $\mathrm{N}=2$


Figure 10. Word-Width Expansion: 1024 Words $\times 36$ Bits

## General Information

## ATMISONETISDH

Ethernet ${ }^{\text {TM }}$
Token Ring
FIFOs ..... 5
Bus Interface6
Application Report ..... 7
Mechanical Data ..... 8

## Contents

Page
'ABTE16245 16-Bit Incident-Wave Switching Bus Tranceivers ..... 6-3
'ABTE16246 11-Bit Incident-Wave Switching Bus Tranceivers ..... 6-11
'FB1650 18-Bit TTL/BTL Universal Storage Transceivers ..... 6-19
'FB1651 17-Bit TTL/BTL Universal Storage Transceivers ..... 6-27
'FB2031 9-Bit TTL/BTL Address/Data Transceivers ..... 6-35
'FB2032 9-Bit TTL/BTL Competition Transceivers ..... 6-43
'FB2033/A 8-Bit TTL/BTL Competition Transceivers ..... 6-51
'FB2040 8-Bit TTL/BTL Transceivers ..... 6-63
'FB2041 7-Bit TTL/BTL Transceivers ..... 6-69
'GTL16612 18-Bit GTL/LVT Universal Bus Transceivers ..... 6-77
'GTL16616 17-Bit GTL/LVT Universal Bus Transceivers ..... 6-83

- Supports the VME64 ETL Specification
- Reduced, TTL-Compatible, Input Threshold Range
- High-Drive Outputs ( $1 \mathrm{OH}=\mathbf{- 6 0 m A}$, $\mathrm{l}_{\mathrm{OL}}=90 \mathrm{~mA}$ ) Support 25- $\Omega$ Incident-Wave Switching
- $\mathbf{V}_{C C}$ BIAS Pin Minimizes Signal Distortion During Live Insertion
- Internal Pullup Resistor on $\overline{O E}$ Keeps Outputs in High-Impedance State During Power Up or Power Down
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- State-of-the-Art EPIC-IIB ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
- Distributed VCc and GND Pin Configuration Minimizes High-Speed Switching Noise
- 25- $\Omega$ Series Dampening Resistor on B Port
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-Mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings


## description

The 'ABTE16245 are 16-bit (dual-octal) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements. These devices can be used as two 8-bit transceivers or one 16 -bit transceiver. They allow data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so that the buses are effectively isolated.

The B port has a $25-\Omega$ series output resistor to reduce ringing. Active bus-hold inputs are also found on the B port to hold unused or floating inputs at a valid logic level.
The A port provides for the precharging of the outputs via $\mathrm{V}_{\mathrm{CC}} \mathrm{BIAS}$, which establishes a voltage between 1.3 V and 1.7 V when $\mathrm{V}_{\mathrm{CC}}$ is not connected.
The SN74ABTE16245 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.
The SN54ABTE16245 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABTE16245 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

[^24]FUNCTION TABLE
(each 8-bit section)

| INPUTS |  | OPERATION |
| :---: | :---: | :---: |
| $\overline{\text { OE }}$ | DIR |  |
| L | L | A data to B bus |
| L | $H$ | B data to A bus |
| $H$ | $X$ | Isolation |

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage range, $\mathrm{V}_{1}$ (except I/O ports) (see Note 1) ........................................ -0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}} \ldots \ldots . . .$.



Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2): DGG package $\ldots \ldots \ldots \ldots \ldots \ldots .0 .85 \mathrm{~W}$
DL package ......................... 1.2 W
Storage temperature range ..................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT AdvancedBiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 3)


NOTE 3: Unused or floating pins (input or A-bus I/O) must be held high or low.

## 16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The parameters $\mathrm{I}_{\mathrm{OZH}}$ and lozL include the input leakage current.
live-insertion specifications over recommended operating free-air temperature range

$\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger \mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}} \mathrm{BIAS}$
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54ABTE16245 |  | SN74ABTE16245 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | A | B | 1.5 | 3.3 | 4.2 | 1.5 | 5.4 | 1.5 | 5.2 | ns |
| ${ }_{\text {tPHL }}$ |  |  | 1.5 | 3.8 | 4.6 | 1.5 | 5.4 | 1.5 | 5.2 |  |
| tPLH | B | A | 1.5 | 3 | 3.8 | 1.5 | 4.7 | 1.5 | 4.5 | ns |
| tPHL |  |  | 1.5 | 3.1 | 4 | 1.5 | 4.7 | 1.5 | 4.5 |  |
| tpZH | $\overline{\mathrm{OE}}$ | A | 2 | 3.9 | 5.3 | 2 | 6.4 | 2 | 6.2 | ns |
| tPZL |  |  | 2 | 4.4 | 5.9 | 2 | 7 | 2 | 6.8 |  |
| tpZH | $\overline{\mathrm{OE}}$ | B | 2 | 4.5 | 6 | 2 | 7.3 | 2 | 7.1 | ns |
| tPZL |  |  | 2 | 5 | 6.4 | 2 | 7.5 | 2 | 7.3 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | A | 2 | 4.9 | 5.9 | 2 | 7 | 2 | 6.7 | ns |
| tPLZ |  |  | 2 | 3.7 | 4.6 | 2 | 5.4 | 2 | 5.1 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | B | 2 | 5.2 | 6.2 | 2 | 7.2 | 2 | 7 | ns |
| tPLZ |  |  | 2 | 4 | 5 | 2 | 5.8 | 2 | 5.5 |  |

extended switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Note 4 and Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54ABTE16245 |  | SN74ABTE16245 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tplH | B | A | $\mathrm{RXX}_{\mathrm{X}}=13 \Omega$ | 1.5 | 3.2 | 4 | 1.5 | - 5 | 1.5 | 4.8 | ns |
| tpHL |  |  |  | 1.5 | 3.8 | 4.7 | 1.5 | 5.8 | 1.5 | 5.6 |  |
| tPLH | B | A | $\mathrm{R}_{\mathrm{X}}=26 \Omega$ | 1.5 | 3.1 | 4 | 1.5 | 4.8 | 1.5 | 4.6 | ns |
| tPHL |  |  |  | 1.5 | 3.5 | 4.4 | 1.5 | 5.2 | 1.5 | 4.9 |  |
| tPLH | B | A | $\mathrm{RX}=56 \Omega$ | 1.5 | 3 | 3.8 | 1.5 | 4.7 | 1.5 | 4.5 | ns |
| tPHL |  |  |  | 1.5 | 3.3 | 4.2 | 1.5 | 5.1 | 1.5 | 4.7 |  |
| ${ }^{\text {tsk(p) }}$ | B | A | $\mathrm{RX}=$ Open |  | 0.1 | 0.6 |  | 2 |  | 2 | ns |
|  | A | B |  |  | 0.4 | 0.8 |  | 2 |  | 2 |  |
|  | B | A | $\mathrm{R}_{\mathrm{X}}=26 \Omega$ |  | 0.3 | 0.8 |  | 2 |  | 2 |  |
| $\mathrm{t}_{\text {sk }}(0)$ | B | A | RX $=$ Open |  | 0.3 | 0.7 |  | 1.3 |  | 1.3 | ns |
|  | A | B |  |  | 0.7 | 1.1 |  | 1.3 |  | 1.3 |  |
|  | B | A | $\mathrm{RX}=26 \Omega$ |  | 0.5 | 1 |  | 1.3 |  | 1.3 |  |
| $t_{t}{ }^{\dagger}$ | B | A | $\mathrm{RX}=26 \Omega$ | 0.5 | 0.8 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | ns |
| $t_{t} \ddagger$ | A | B | $\begin{gathered} \hline \text { Rise or fall } \\ \text { time } \\ 10 \%-90 \% \end{gathered}$ | 3.5 | 5.5 | 7.3 | 3.5 | 8.1 | 3.5 | 7.9 | ns |

$t_{t_{r}} / t_{f}$ between $\mathrm{V}_{\mathrm{O}}=1 \mathrm{~V} / 2 \mathrm{~V}$
$\ddagger_{\mathrm{t}_{\mathrm{r}}} / \mathrm{t}_{\mathrm{f}}$ between $10 \%$ and $90 \%$ of output waveform
NOTE 4: Limits are specified but not tested.
extended output characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (see Note 4 and Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | LOAD | SN54ABTE16245 | SN74ABTE16245 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN MAX | MIN MAX |  |
| ${ }^{\text {tsk }}$ (temp) | A | B | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =\text { Constant }, \\ \Delta \mathrm{T}_{\mathrm{A}} & =20^{\circ} \mathrm{C} \end{aligned}$ |  | 3 | 2.5 | ns |
|  | B | A |  | $\mathrm{RX}=56 \Omega$ | 4.5 | 4 |  |
| $\mathrm{t}_{\text {sk(load) }}$ | B | B | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\text { Constant }, \\ \text { Temperature }=\text { Constant } \end{gathered}$ | $\begin{gathered} \mathrm{RX}=13,26, \\ \text { or } 56 \Omega \end{gathered}$ | 4.5 | 4 | ns |

NOTE 4: Limits are specified but not tested.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. Pulse skew, $\mathrm{t}_{\mathrm{sk}(\mathrm{p})}$, is defined as the difference in propagation delay times $\mathrm{tpLH}_{1}$ and $\mathrm{tpHL}_{1}$ on the same terminal at identical operating conditions.
B. Output skew, $\mathrm{t}_{\mathrm{sk}(0)}$, is defined as the difference in propagation delay of the fastest and slowest paths on a single device that originate at either a single input or multiple simultaneously switched inputs, (e.g., |tpLH1 - tpLH2 ${ }^{1}$ ).
C. Temperature skew, $\mathrm{t}_{\text {sk(temp) }}$, is the output skew of two devices, both having the same value of $\mathrm{V}_{\mathrm{CC}} \pm 1 \%$ and with package temperature differences of $20^{\circ} \mathrm{C}$ from each other.
D. Load skew, $\mathrm{t}_{\mathrm{sk}}$ (load), is measured with RX in Figure 2 at $13 \Omega$ for one unit and $56 \Omega$ for the other unit.

Figure 1. Voltage Waveforms for Extended Characteristics

## PARAMETER MEASUREMENT INFORMATION



| SWITCHING TABLE <br> LOADS | $\mathbf{S 1}$ | S2 |
| :---: | :---: | :---: |
| tPLH/tPHL (A and B port) | Up | Open |
| tPLZ/tPZL | Up | 7 V |
| tPHZ/tPZH | Up | Open |


| EXTENDED <br> SWITCHING TABLE <br> LOADS | S1 | S2 |
| :---: | :---: | :---: |
| $\mathbf{t}_{\text {PLH }} / \mathrm{t}_{\mathrm{PHL}} / \mathrm{t}_{\text {sk }}$ (A port) | Down | X |
| $\mathrm{t}_{\mathrm{PLH}} / \mathrm{t}_{\mathrm{PHL}} / \mathrm{t}_{\text {Sk }}$ (B port) | Up | Open |
| $\mathrm{t}_{\mathrm{t}}$ (A port) (see Note E) | Down | X |
| $\mathrm{t}_{\mathrm{t}}$ (B port) (see Note F) | Up | Open |

$\dagger R_{X}=13,26,56 \Omega$
LOAD CIRCUIT FOR OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{t}$ is measured at 1 V to 2 V .
F. $t_{t}$ is measured at $10 \%$ to $90 \%$.

Figure 2. Load Circuit and Voltage Waveforms

- Supports the VME64 ETL. Specification
- Reduced, TTL-Compatible, Input Threshold Range
- High-Drive Outputs ( $\mathrm{I}_{\mathrm{OH}}=-60 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{OL}}=90 \mathrm{~mA}$ ) Support 25- $\Omega$ Incident-Wave Switching
- VCCBIAS Pin Minimizes Signal Distortion During Live Insertion
- Internal Pullup Resistor on DE Keeps Outputs in High-Impedance State During Power Up or Power Down
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- State-of-the-Art EPIC-IIB ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
- Distributed VCc and GND Pin Configuration Minimizes High-Speed Switching Noise
- 25- $\Omega$ Series Dampening Resistor on B Port
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-Mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

```
    SN54ABTE16246 . . . WD PACKAGE
SN74ABTE16246 . . . DGG OR DL PACKAGE
            (TOP VIEW)
```



## description

The 'ABTE16246 are 11-bit noninverting transceivers designed for synchronous two-way communication between buses. These devices consist of open-collector and 3-state outputs. They allow data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus depending upon the logic level at the direction-control (DIR) input. The output-enable $(\overline{\mathrm{OE}})$ input can be used to disable the device so that the buses are effectively isolated. When $\overline{\mathrm{OE}}$ is low, the device is active.

The B port has a $25-\Omega$ series output resistor to reduce ringing. Active bus-hold inputs are also found on the B port to hold unused or floating inputs at a valid logic level.
The A port provides for the precharging of the outputs via $\mathrm{V}_{\mathrm{CC}} \mathrm{BIAS}$, which establishes a voltage between 1.3 V and 1.7 V when $V_{C C}$ is not connected.

The SN74ABTE16246 is available in Tl's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABTE16246 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABTE16246 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE |  |  |
| :---: | :---: | :---: |
| INPUTS |  | OPERATION |
| $\overline{O E}$ | DIR |  |
| $L$ | $L$ | $A$ data to $B$ bus |
| $L$ | $H$ | B data to $A$ bus |
| $H$ | $X$ | Isolation |

## logic diagram (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

|  |  |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (except I/O ports) (see Note 1) | -0.5 V to 7 V |
| Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}} \ldots \ldots . . . . . . . . . .0 .0 .5 \mathrm{~V}$ to 5.5 V |  |
| Current into any output in the low state, $\mathrm{l}_{0}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA |  |
| Input clamp current, $\mathrm{l}_{\mathbb{K}}\left(\mathrm{V}_{1}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -18 mA |  |
|  |  |
| Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2): DGG package $\ldots \ldots \ldots \ldots \ldots .$. DL package .......................... . . 1.2 W |  |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 3)


NOTE 3: Unused or floating pins (input or A-bus I/O) must be held high or low.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The parameters $\mathrm{I}_{\mathrm{OZH}}$ and IOZL include the input leakage current.
live-insertion specifications over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS |  |  | SN54ABTE16246 |  |  | SN74ABTE16246 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| ICC (VCCBIAS) |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=0 \\ & \mathrm{l}(\mathrm{DC})= \end{aligned}$ | $5 \mathrm{~V},$ | $\mathrm{V}_{\text {CC }} \mathrm{BIAS}=4.5 \mathrm{~V}$ to 5.5 V , |  | 250 | 700 |  | 250 | 700 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 . \\ & \mathrm{l}(\mathrm{DC})= \end{aligned}$ | $0.5 \mathrm{~V} \ddagger \text {, }$ | $\mathrm{V}_{\mathrm{CC}} \mathrm{BIAS}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V},$ |  |  | 20 |  |  | 20 |  |  |
| Vo | A port | $\mathrm{V}_{\mathrm{CC}}=0$, |  | $\mathrm{V}_{\text {CC }} \mathrm{BIAS}=4.5 \mathrm{~V}$ to 5.5 V | 1.1 | 1.5 | 1.9 | 1.1 | 1.5 | 1.9 | V |  |
|  |  | $V_{C C}=0$, |  | $\mathrm{V}_{\text {CC }} \mathrm{BIAS}=4.75 \mathrm{~V}$ to 5.25 V | 1.3 | 1.5 | 1.7 | 1.3 | 1.5 | 1.7 |  |  |
| Io | A port | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{V}_{\text {CC }} \mathrm{BIAS}=4.5 \mathrm{~V}$ | -20 |  | -100 | -20 |  | -100 | $\mu \mathrm{A}$ |  |
|  |  | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$, | $\mathrm{V}_{\text {CC }} \mathrm{BIAS}=4.5 \mathrm{~V}$ | 20 |  | 100 | 20 |  | 100 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger \mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}} \mathrm{BIAS}$
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54ABTE16246 |  | SN74ABTE16246 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tpli | A | B | 1.5 | 3.1 | 4.2 | 1.5 | 5.4 | 1.5 | 5.2 | ns |
| tPHL |  |  | 1.5 | 3.5 | 4.6 | 1.5 | 5.4 | 1.5 | 5.2 |  |
| tpLH | 9B-11B | 9A-11A | 1.5 | 3 | 3.8 | 1.5 | 4.7 | 1.5 | 4.5 | ns |
| tpHL |  |  | 1.5 | 3.2 | 4 | 1.5 | 4.7 | 1.5 | 4.5 |  |
| tPLH ${ }^{\text {§ }}$ | 1B-8B | 1A-8A | 1.5 | 3.2 | 4 | 1.5 | 4.7 | 1.5 | 4.5 | ns |
| ${ }^{\text {tPLH }}{ }^{\text {d }}$ |  |  | 7.5 | 8.9 | 9.7 | 7.5 | 10.6 | 7.5 | 10.3 | ns |
| tPHL |  |  | 1.5 | 3.2 | 4 | 1.5 | 4.7 | 1.5 | 4.5 | ns |
| tPZH | $\overline{\mathrm{OE}}$ | $9 \mathrm{~A}-11 \mathrm{~A}$ | 2 | 4.3 | 5.3 | 2 | 6.4 | 2 | 6.2 | ns |
| tpZL |  | $1 \mathrm{~A}-11 \mathrm{~A}$ | 2 | 4.4 | 5.4 | 2 | 7 | 2 | 6.8 |  |
| tPZH | $\overline{O E}$ | B | 2 | 4.3 | 6 | 2 | 7.3 | 2 | 7.1 | ns |
| tpZL |  |  | 2 | 4.5 | 6.4 | 2 | 7.5 | 2 | 7.3 |  |
| tpHz | $\overline{O E}$ | $9 \mathrm{~A}-11 \mathrm{~A}$ | 2 | 4.2 | 5.9 | 2 | 7 | 2 | 6.7 | ns |
| tplz |  | $1 \mathrm{~A}-11 \mathrm{~A}$ | 2 | 3.5 | 4.6 | 2 | 5.4 | 2 | 5.1 |  |
| tphz | $\overline{O E}$ | B | 2.5 | 4.3 | 6.2 | 2.5 | 7.2 | 2.5 | 7 | ns |
| tplZ |  |  | 2 | 3.6 | 5 | 2 | 5.8 | 2 | 5.5 |  |

§ Measurement point is $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$.
TMeasurement point is $\mathrm{V}_{\mathrm{OL}}+1.5 \mathrm{~V}$.

SN54ABTE16246, SN74ABTE16246 11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227B - JULY 1993 - REVISED AUGUST 1994
extended switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Note 4 and Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  | SN54ABTE16246 |  | SN74ABTE16246 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | 9B-11B | 9A-11A | $\mathrm{RX}=13 \Omega$ | 1.5 | 3.2 | 4 | 1.5 | 5 | 1.5 | 4.8 | ns |
| tPHL |  |  |  | 1.5 | 3.8 | 4.7 | 1.5 | 5.8 | 1.5 | 5.6 |  |
| tPHL | 1B-8B | $1 \mathrm{~A}-8 \mathrm{~A}$ | $\mathrm{RX}=13 \Omega$ | 1.5 | 3.3 | 4.2 | 1.5 | 5 | 1.5 | 4.8 | ns |
| tplH | $9 \mathrm{~B}-11 \mathrm{~B}$ | 9A-11A | $\mathrm{R}_{\mathrm{X}}=26 \Omega$ | 1.5 | 3.1 | 4 | 1.5 | 4.8 | 1.5 | 4.6 | ns |
| tPHL |  |  |  | 1.5 | 3.5 | 4.4 | 1.5 | 5.2 | 1.5 | 4.9 |  |
| tPHL | 1B-8B | $1 \mathrm{~A}-8 \mathrm{~A}$ | $\mathrm{RX}=26 \Omega$ | 1.5 | 3.1 | 4 | 1.5 | 4.6 | 1.5 | 4.4 | ns |
| tPLH | 9B-11B | 1A-8A | $R \mathrm{X}=56 \Omega$ | 1.5 | 3 | 3.8 | 1.5 | 4.7 | 1.5 | 4.5 | ns |
| tpHL |  |  |  | 1.5 | 3.3 | 4.2 | 1.5 | 5.1 | 1.5 | 4.7 |  |
| tpHL | 1B-8B | $1 \mathrm{~A}-8 \mathrm{~A}$ | $\mathrm{RX}=56 \Omega$ | 1.5 | 3 | 4 | 1.5 | 4.6 | 1.5 | 4.4 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{p})$ | B | A | RX $=$ Open |  | 0.1 | 0.6 |  | 2 |  | 2 | ns |
|  | A | B |  |  | 0.4 | 0.8 |  | 2 |  | 2 |  |
|  | B | A | $\mathrm{RX}=26 \Omega$ |  | 0.3 | 0.8 |  | 2 |  | 2 |  |
| $t_{\text {sk }}(0)$ | B | A | RX $=$ Open |  | 0.3 | 0.7 |  | 1.3 |  | 1.3 | ns |
|  | A | B |  |  | 0.7 | 1.1 |  | 1.3 |  | 1.3 |  |
|  | B | A | $\mathrm{R}_{\mathrm{X}}=26 \Omega$ |  | 0.5 | 1 |  | 1.3 |  | 1.3 |  |
| $t_{t}{ }^{\dagger}$ | B | A | $\mathrm{RX}=26 \Omega$ | 0.5 | 0.8 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | ns |
| $t_{t}{ }^{\ddagger}$ | A | B | $\begin{gathered} \text { Rise or fall } \\ \text { time } \\ 10 \%-90 \% \end{gathered}$ | 3.5 | 5.5 | 7.3 | 3.5 | 8.1 | 3.5 | 7.9 | ns |

$\dagger_{t_{r}} / t_{f}$ between $V_{O}=1 \mathrm{~V} / 2 \mathrm{~V}$.
$\ddagger t_{r} / t_{f}$ between $10 \%$ and $90 \%$ of output waveform
NOTE 4: Limits are specified but not tested.
extended output characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (see Note 4 and Figures 1 and 2)


NOTE 4: Limits are specified but not tested.

PARAMETER MEASUREMENT INFORMATION


NOTES: A. Pulse skew, $\mathrm{t}_{\mathrm{sk}}(\mathrm{p})$, is defined as the difference in propagation delay timestpLH1 and $\mathrm{tPHL}_{1}$ on the sameterminal at identical operating conditions.
B. Output skew, $\mathrm{t}_{\mathrm{sk}(0)}$, is defined as the difference in propagation delay of the fastest and slowest paths on a single device that originate at either a single input or multiple simultaneously switched inputs, (e.g., $|t \mathrm{tpLH} 1-\mathrm{tpLH} 2|)$.
C. Temperature skew, $\mathrm{t}_{\mathrm{sk}}$ (temp), is the output skew of two devices, both having the same value of $\mathrm{V}_{\mathrm{CC}} \pm 1 \%$ and with package temperature differences of $20^{\circ} \mathrm{C}$ from each other.
D. Load skew, $\mathrm{t}_{\mathrm{Sk}}(\mathrm{load})$, is measured with $\mathrm{RX}_{\mathrm{X}}$ in Figure 2 at $13 \Omega$ for one unit and $56 \Omega$ for the other unit.

Figure 1. Voltage Waveforms for Extended Characteristics

## PARAMETER MEASUREMENT INFORMATION



| SWITCHING TABLE LOADS | S1 | S2 |
| :---: | :---: | :---: |
| tpLH/tpHL (9A - 11A and B port) | Up | Open |
| $\mathrm{tpLH}^{\prime \prime}$ tphL ( $1 \mathrm{~A}-8 \mathrm{~A}$ ) | Up | 7 V |
| tPLz/tpZL | Up | 7 V |
| tPHZ/tPZH (except 1A-8A) | Up | Open |


| EXTENDED <br> SWITCHING TABLE LOADS | S1 | S2 |
| :---: | :---: | :---: |
| $\mathrm{tPLH}^{\prime} \mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {sk }}$ (A port) | Down | X |
| $\mathrm{tpLH}^{\prime} / \mathrm{tPHL}^{\prime} \mathrm{t}_{\text {sk }}(\mathrm{B} \mathrm{port})$ | Up | Open |
| $t_{t}$ (A port) (see Note E) | Down | X |
| $t_{t}$ (B port) (see Note F) | Up | Open |

$\dagger R X=13,26,56 \Omega$
LOAD CIRCUIT FOR OUTPUTS


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{t}$ is measured at 1 V to 2 V .
F. $t_{t}$ is measured at $10 \%$ to $90 \%$.

Figure 2. Load Circuit and Voltage Waveforms

- Compatible With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic $\bar{B}$ Port
- Open-Collector $\bar{B}$-Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- $\overline{\mathrm{B}}$-Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL Input Structures Incorporate Active Clamping and Bus-Hold Networks
- Package Options Include High-Power Shrink Quad Flat (PCA) Package With $0.5-\mathrm{mm}$ Pin Pitch and Ceramic Quad Flat (HQA) Package

SN54FB1650... HQA PACKAGE SN74FB1650 ... PCA PACKAGE (TOP VIEW)

NC - No internal connection

## description

The 'FB1650 contains two 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE 1194.1-1 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.
The $\bar{B}$ port operates at $B T L$-signal levels. The open-collector $\bar{B}$ ports are specified to sink 100 mA . Two output enables, OEB and $\overline{O E B}$, are provided for the $\bar{B}$ outputs. When OEB is low, $\overline{O E B}$ is high, or $V_{C C}$ is typically less than 2.5 V , the $\overline{\mathrm{B}}$ port is turned off.

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the $\bar{B}$ port when the A-port output enable, OEA, is high. When OEA is low or when $\mathrm{V}_{\mathrm{CC}}$ is typically less than 2.5 V , the A outputs are in the high-impedance state.
Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.
BIAS $V_{C C}$ establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{C C}$ is not connected.
$B G V_{C C}$ and $B G$ GND are the supply inputs for the bias generator.
The SN54FB1650 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74FB1650 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| Function Tables TRANSCEIVER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  | FUNCTION |
| $\overline{\text { OEA }}$ | OEA | OEB | OEB |  |
| X | X | H | L | $\bar{A}$ data to $B$ bus |
| L | H | X | X | $\bar{B}$ data to $A$ bus |
| L | H | H | L | $\bar{A}$ data to $B$ bus, $\bar{B}$ data to $A$ bus |
| X | X | $\begin{aligned} & \mathrm{L} \\ & \mathrm{X} \end{aligned}$ | X | B-bus isolation |
| $\begin{aligned} & H \\ & X \end{aligned}$ | $x$ | $\begin{aligned} & x \\ & x \end{aligned}$ | X | A-bus isolation |

STORAGE MODE

| INPUTS |  | FUNCTION |
| :---: | :---: | :---: |
| LE | CLK |  |
| H | X | Transparent |
| L | $\uparrow$ | Store data |
| L | L | Storage |


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$




Voltage range applied to any $\overline{\mathrm{B}}$ output in the disabled or power-off state $\ldots \ldots . . . . . . . .$.

Current applied to any single output in the low state: $A$ port ......................................... 48 mA
$\bar{B}$ port $\ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .$.
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 1): PCA package $\ldots \ldots \ldots \ldots \ldots$. . 1.8 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

SCBS178C - AUGUST 1992 - REVISED JULY 1994
recommended operating conditions (see Note 2)

|  |  |  |  | 54FB16 |  |  | 4FB16 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX | UNT |
| $\mathrm{V}_{\mathrm{CC}}, \mathrm{BG} \mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| BIAS VCC | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
|  | ge | $\bar{B}$ port | 1.62 |  | 2.3 | 1.62 |  | 2.3 |  |
| VH | age | Except $\bar{B}$ port | 2 |  |  | 2 |  |  |  |
|  | Low-tevel input voltage | $\bar{B}$ port | 0.75 |  | 1.47 | 0.75 |  | 1.47 | V |
| VIL | Low-level input volage | Except $\bar{B}$ port |  |  | 0.8 |  |  | 0.8 |  |
| IIK | Input clamp current |  |  |  | -18 |  |  | -18 | mA |
| IOH | High-level output current | A port |  |  | -3 |  |  | -3 | mA |
|  | W-level output current | A port |  |  | 24 |  |  | 24 | mA |
| 10 L | W-level output current | $\overline{\text { B port }}$ |  |  | 100 |  |  | 100 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temper |  | -55 |  | 125 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.
electrical characteristics over recommended operating free-air temperature range

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For $I / O$ ports, the parameters $I_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
live-insertion specifications over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS |  | SN54FB1650 |  | SN74FB1650 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| ICC (BIAS VCC) |  |  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 4.5 V | $\mathrm{V}_{\mathrm{B}}=0$ to $2 \mathrm{~V}, \quad \mathrm{~V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{C C}\right)=4.5 \mathrm{~V}$ to 5.5 V |  | 450 |  | 450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 10 |  |  | 10 |  |  |
| $\mathrm{V}_{\mathrm{O}}$ | $\bar{B}$ port | $V_{C C}=0$, | $\mathrm{V}_{1}\left(\right.$ BIAS $\left.\mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | 1.62 | 2.1 | 1.62 | 2.1 | V |  |
| 10 | $\bar{B}$ port | $\mathrm{V}_{C C}=0, \quad V_{B}=1 \mathrm{~V}$, | $\mathrm{V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | -1 |  | -1 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{OEB}=0$ to 0.8 V |  | 100 |  | 100 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 2.2 V , | $\mathrm{OEB}=0$ to 5 V |  | 100 |  | 100 |  |  |

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

switching characteristics over recommended ranges of supply voltage and operating free－air temperature（unless otherwise noted）（see Figure 1）

$\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．
$\ddagger$ Skew values are applicable for through mode only．

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| tPLH $^{\prime}$ tPHL | Open |
| tPLZ/tPZL | 7 V |
| tPHZ/tPZH | GND |

LOAD CIRCUIT FOR B OUTPUTS

LOAD CIRCUIT FOR A OUTPUTS


NOTES: A. C C includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: TTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$. BTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

- Compatible With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic $\bar{B}$ Port
- Open-Collector $\bar{B}$-Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- $\bar{B}$-Port Blasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping and Bus-Hold Networks
- Package Options Include High-Power Shrink Quad Flat (PCA) Package With $0.5-\mathrm{mm}$ Pin Pitch and Ceramic Quad Flat (HQA) Package

SN54FB1651 . . HQA PACKAGE
SN74FB1651 . . . PCA PACKAGE
(TOP VIEW)


## description

The 'FB1651 contains an 8-bit and a 9-bit transceiver with a buffered clock. The clock and the transceivers are designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE 1194.1-1 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.
The $\bar{B}$ port operates at BTL-signal levels. The open-collector $\overline{\mathrm{B}}$ ports are specified to sink 100 mA . Two output enables, OEB and $\overline{O E B}$, are provided for the $\bar{B}$ outputs. When OEB is low, $\overline{O E B}$ is high, or $V_{C C}$ is typically less than 2.5 V , the $\overline{\mathrm{B}}$ port is turned off.
The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the $\bar{B}$ port when the A-port output enable, OEA, is high. When OEA is low or when $\mathrm{V}_{\mathrm{CC}}$ is typically less than 2.5 V , the A outputs are in the high-impedance state.
Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.
BIAS $V_{C C}$ establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{\mathrm{CC}}$ is not connected.
$B G V_{C C}$ and $B G$ GND are the supply inputs for the bias generator.
The SN54FB1651 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74FB1651 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

Function Tables
TRANSCEIVER

| INPUTS |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { OEA }}$ | OEA | OEB | $\overline{\text { OEB }}$ |  |
| X | X | H | L | $\bar{A}$ data to $B$ bus |
| L | H | X | X | $\bar{B}$ data to $A$ bus |
| L | H | H | L | $\bar{A}$ data to $B$ bus, $\bar{B}$ data to $A$ bus |
| X | X | L | X | B-bus isolation |
| X | X | X | H |  |
| H X | X | $\begin{aligned} & x \\ & X \end{aligned}$ | $\begin{aligned} & x \\ & X \end{aligned}$ | A-bus isolation |

STORAGE MODE

| INPUTS |  | FUNCTION |
| :---: | :---: | :---: |
| LE | CLK |  |
| H | X | Transparent |
| L | $\uparrow$ | Store data |
| L | L | Storage |

## functional block diagram


functional block diagram (continued)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \bar{B} \text { port } \\
& -1.2 \mathrm{~V} \text { to } 3.5 \mathrm{~V}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Voltage range applied to any } \overline{\mathrm{B}} \text { output in the disabled or power-off state } \ldots \ldots \ldots \ldots . . . \\
& \text { Voltage range applied to any output in the high state } \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . .0 .5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \\
& \text { Current applied to any single output in the low state: A port .......................................... } 48 \mathrm{~mA} \\
& \bar{B} \text { port ........................................ } 200 \mathrm{~mA} \\
& \text { Maximum power dissipation at } \mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \text { (in still air) (see Note 1): PCA package } \ldots \ldots \ldots \ldots \ldots . .1 .8 \mathrm{~W} \\
& \text { Storage temperature range ..................................................................... }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 2)


NOTE 2: Unused or floating pins (input or $/ / O$ ) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range


$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For $I / O$ ports, the parameters $I_{I H}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
live-insertion specifications over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS |  | SN54FB1651 |  | SN74FB1651 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\prime} \mathrm{CC}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)$ |  |  |  | $\mathrm{V}_{C C}=0$ to 4.5 V , | $\mathrm{V}_{\mathrm{B}}=0$ to $2 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V |  | 450 |  | 450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 10 |  |  | 10 |  |  |
| $\mathrm{V}_{\mathrm{O}}$ | $\bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{1}\left(\right.$ BIAS $\left.\mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | 1.62 | 2.1 | 1.62 | 2.1 | V |  |
| 'o | $\bar{B}$ port | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{B}}=1 \mathrm{~V}, \quad \mathrm{~V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | -1 |  | -1 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | OEB $=0$ to 0.8 V |  | 100 |  | 100 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 2.2 V , | OEB $=0$ to 5 V |  | 100 |  | 100 |  |  |

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{gathered} \text { FROM } \\ \text { (INPUT) } \end{gathered}$ | TO (OUTPUT) | SN54FB1651 |  |  | SN74FB1651 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| tPLH | AI | $\bar{B}$ |  |  | 5 |  |  | 5 | ns |
| tphL |  |  |  |  | 5 |  |  | 5 |  |
| tpLH | LEAB | $\bar{B}$ |  |  | 6 |  |  | 6 | ns |
| tPHL |  |  |  |  | 6 |  |  | 6 |  |
| tPLH | CLKAB | $\bar{B}$ | 2.4 |  | 6.5 | 2.4 |  | 6.5 | ns |
| tPHL |  |  | 2.2 |  | 6.5 | 2.2 |  | 6.5 |  |
| tPLH | 2CLKAB | $2 \overline{C L K A B}$ | 3.9 |  | 10.2 | 3.9 |  | 10.2 | ns |
| tPHL |  |  | 3.8 |  | 10.1 | 3.8 |  | 10.1 |  |
| tPLH | LEBA | AO |  |  | 6 |  |  | 6 | ns |
| tPHL |  |  |  |  | 6 |  |  | 6 |  |
| tPLH | CLKBA | AO |  |  | 6 |  |  | 6 | ns |
| tpHL |  |  |  |  | 6 |  |  | 6 |  |
| tPLH | $\bar{B}$ | AO |  |  | 5 |  |  | 5 | ns |
| tPHL |  |  |  |  | 5 |  |  | 5 |  |
| tPLH | 2CLKAB | 2CLK' | 4.3 |  | 12.7 | 4.3 |  | 12.7 | ns |
| tpHL |  |  | 4.5 |  | 12.4 | 4.5 |  | 12.4 |  |
| tPLH | OEB or $\overline{\mathrm{OEB}}$ | $\bar{B}$ |  |  | 5 |  |  | 5 | ns |
| tPHL |  |  |  |  | 5 |  |  | 5 |  |
| tPZH | OEA or $\overline{O E A}$ | AO |  |  | 5 |  |  | 5 | ns |
| tPZL |  |  |  |  | 5 |  |  | 5 |  |
| tpHz | OEA or $\overline{O E A}$ | AO |  |  | 5 |  |  | 5 | ns |
| tplZ |  |  |  |  | 5 |  |  | 5 |  |
| $\mathrm{t}_{\text {sk }}(\mathrm{p})^{\ddagger}$ | Skew for any single channel $\mid t_{\text {PHL }}-$ tpLH \| | Al to $\overline{\mathrm{B}}$ or $\overline{\mathrm{B}}$ to AO |  | 0.5 |  |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ | Skew between drivers in the same package | Al to $\bar{B}$ or $\bar{B}$ to $A O$ |  | 1 |  |  | 1 |  | ns |
| $t_{t}$ | Transition time, $\overline{\bar{B}}$ outputs ( 1.3 V to 1.8 V ) |  | 1 | 2 | 3 | 1 | 2 | 3 | ns |
|  | Transition time, AO outputs ( $10 \%$ to $90 \%$ ) |  |  |  |  |  |  |  |  |
| tPR | $\overline{\mathrm{B}}$-port input pulse rejection |  |  | 1 |  |  | 1 |  | ns |

[^25]PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: TTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$. BTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

- Compatlble With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic $\bar{B}$ Port
- Open-Collector $\bar{B}$-Port Outputs Sink 100 mA
- Minimum $\bar{B}$-Port Edge Rate $=2 \mathbf{n s}$
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise

SN54FB2031 . . . WD PACKAGE
(TOP VIEW)


- BIAS VCC Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\bar{B}$-Port Blasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Ald in Line Termination
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package



## description

The 'FB2031 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.
The $\bar{B}$ port operates at BTL-signal levels. The open-collector $\bar{B}$ ports are specified to sink 100 mA and have minimum output edge rates of 2 ns . Two output enables, OEB and $\overline{\mathrm{OEB}}$, are provided for the $\overline{\mathrm{B}}$ outputs. When OEB is low, $\overline{O E B}$ is high, or $V_{C C}$ is typically less than 2.5 V , the $\overline{\mathrm{B}}$ port is turned off.

## description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the $\bar{B}$ port when the A-port output enable, OEA, is high. When OEA is low or $\mathrm{V}_{\mathrm{CC}}$ is typically less than 2.5 V , the A outputs are in the high-impedance state.
Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus, which will be implemented in a future version of the 'FB2031. Currently, TMS and TCK are not connected and TDI is shorted to TDO.
BIAS $\mathrm{V}_{C C}$ establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{C C}$ is not connected.
$B G V_{C C}$ and $B G$ GND are the supply inputs for the bias generator.
The SN54FB2031 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74FB2031 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## Function Tables

TRANSCEIVER

| INPUTS |  |  | FUNCTION |
| :---: | :---: | :---: | :---: |
| OEA | OEB | $\overline{\text { OEB }}$ |  |
| L | H | L | $\bar{A}$ data to $B$ bus |
| $H$ | L | X | $\bar{*}$ data to $A$ bus |
| H | X | H |  |
| $H$ | H | L | $\bar{A}$ data to $B$ bus, $\bar{B}$ data to $A$ bus |
| L | L | X | Isolation |
| L | X | H |  |

STORAGE MODE

| LCA, LCB |  |
| :---: | :---: |
| 0 | RESULT |
| 1 | Transparent |
| $\uparrow$ | Latches latched |
| Flip-flops triggered |  |

SELECT

| SEL1 | SELO | MUX <br> $\mathbf{A} \rightarrow \mathbf{B}$ | MUX <br> $\mathbf{B} \rightarrow \mathbf{A}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Latch | Latch |
| 0 | 1 | Thru | Thru |
| 1 | 0 | Flip-flop | Flip-flop |
| 1 | 1 | Flip-flop | Latch |

## functional block diagram



Pin numbers shown are for the RC package.

## SCBS176C - NOVEMBER 1991 - REVISED APRIL 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$





Voltage range applied to any $\overline{\mathrm{B}}$ output in the disabled or power-off state $\ldots \ldots . . . . . . . .$.

Current applied to any single output in the low state: A port ......................................... 48 mA

Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 1): RC package .................... 1.4 W
Storage temperature range .......................................................................... $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 2)

|  |  |  | SN54FB2031 |  |  | SN74FB2031 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}, \text { BIAS } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{BG} \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\overline{\text { B port }}$ | 1.62* |  | 2.3 | 1.62 |  | \$2.3 | V |
|  |  | Except $\overline{\text { B port }}$ | 2 |  |  | 2 |  |  |  |
| $V_{\text {IL }}$ | Low-level input voltage | $\overline{\text { B port }}$ | 0.75 |  | 1.47* | 0.75 |  | 1.47 | V |
|  |  | Except $\overline{\text { B port }}$ |  |  | 0.8 |  |  | 0.8 |  |
| IIK | Input clamp current |  |  |  | -18 |  |  | -18 | mA |
| ${ }^{1} \mathrm{OH}$ | High-level output current | A port |  |  | -3 |  |  | -3 | mA |
| IOL | Low-level output current | A port |  |  | 24 | Q |  | 24 | mA |
|  |  | $\overline{\bar{B}}$ port |  |  | 100 |  |  | 100 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

## SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{H}}$ and $\mathrm{I}_{\mathrm{L}}$ include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
I Parameter is based on characterization but is not tested.
live-insertion specifications over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS |  |  | SN54FB2031 |  | SN74FB2031 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| ICC (BIAS V ${ }_{\text {CC }}$ ) |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 4.5 V | $\mathrm{V}_{\mathrm{B}}=0$ to $2 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V |  |  | \% 30 |  | 450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 10 |  |  |  | 10 |  |  |
| $\mathrm{V}_{\mathrm{O}}$ | B port | $V_{C C}=0$, | $\mathrm{V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{C C}\right)=5 \mathrm{~V}$ |  | 1.62 . |  | 1.62 | 2.1 | V |  |
| 10 | $\bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{\mathrm{B}}=1 \mathrm{~V}$, | $\mathrm{V}_{1}\left(\right.$ BIAS $\left.\mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | -30 |  | - |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | OEB $=0$ to |  | ¢ | 100 |  | 100 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 2.2 V , | OEB $=0$ t |  |  | 100 |  | 100 |  |  |

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

|  |  | SN54FB2031 |  | SN74FB2031 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f clock }}$ | Clock frequency | 0 |  | 0 | 150 | MHz |
| $t_{\text {w }}$ | Pulse duration, LCA or LCB | 3.3 | \$ | 3.3 |  | ns |
|  | Setup time, data before LCA $\uparrow$ (clock mode) | 1.5 |  | 1.4 |  |  |
|  | Setup time , data before LCB $\uparrow$ (clock mode) |  |  | 2.8 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time , data before LCA $\uparrow$ (latch mode) | 1.1 |  | 1.1 |  | ns |
|  | Setup time , data before LCB $\uparrow$ (latch mode) | $2{ }^{4}$ |  | 2.4 |  |  |
|  | Hold time, data before LCA (clock mode) | 0.6 |  | 0.6 |  |  |
|  | Hold time, data before LCB $\uparrow$ (clock mode) | Q 0 |  | 0 |  | ns |
| th | Hold time, data before LCAT (latch mode) | 0.9 |  | 0.9 |  | ns |
|  | Hold time, data before LCB $\uparrow$ (latch mode) | 0 |  | 0 |  |  |

## SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  | SN54FB2031 |  | SN74FB2031 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {f max }}$ |  |  |  |  | 150 |  | 150 |  | 150 | MHz |
| tpl ${ }^{\text {ch }}$ | A (thru mode) | $\bar{B}$ | 3.7 | 4.5 | 5.9 | 3.2 | 8 | 3.2 | 6.6 | ns |
| tpHL |  |  | 2.9 | 4 | 5.7 | 2.6 | 7.8 | 2.6 | 5.9 |  |
| tpLH | A (transparent) | $\bar{B}$ | 4.1 | 5 | 6.5 | 3.6 | 8.6 | 3.6 | 7.3 | ns |
| tPHL |  |  | 3.3 | 4.5 | 6.1 | 3 | 8.3 | 3 | 6.5 |  |
| tPLH | LCA | $\bar{B}$ | 4.5 | 5.4 | 7 | 3.9 | 9.1 | 3.9 | 7.8 | ns |
| tpHL |  |  | 4 | 5.1 | 6.7 | 3.4 | 9 | 3.4 | 7.4 |  |
| tPLH | LCB | A | 2.8 | 3.7 | 4.7 | 1.9 | 7.9 | 1.9 | 6 | ns |
| tPHL |  |  | 2.5 | 3.4 | 4.9 | 1.8 | 7.4 | 1.8 | 5.5 |  |
| tPLH | SEL1 or SELO | A | 2.5 | 3.8 | 5.3 | 1.9 | 7.9 | 1.9 | 6.3 | ns |
| tPHL |  |  | 2.2 | 3.5 | 5.1 | 1.6 | 7.1 | 1.6 | 5.6 |  |
| tPLH | SEL1 or SELO | $\bar{B}$ | 4.1 | 5.3 | 6.9 | 3.7 | 9.3 | 3.7 | 7.8 | ns |
| tphL |  |  | 3.7 | 5.2 | 6.9 | 3.3 | 9.2 | 3.3 | 7.7 |  |
| tple | $\overline{\mathrm{B}}$ (thru mode) | A | 3.1 | 4 | 5.6 | 2.2 | 8.6 | 2.2 | 7.1 | ns |
| tPHL |  |  | 2.6 | 3.4 | 4.9 | 1.4 | 7.6 | 1.4 | 5.7 |  |
| tpLH | $\overline{\mathrm{B}}$ (transparent) | A | 3.3 | 4.2 | 5.9 | 2.4 | 9 | 2.4 | 7.6 | ns |
| - tPHL |  |  | 2.8 | 3.9 | 5.5 | 1.8 | 8.2 | 1.8 | 6.3 |  |
| tPLH | OEB or $\overline{\text { OEB }}$ | $\bar{B}$ | 3.7 | 4.6 | 6.1 | 32 | 8.4 | 3.2 | 6.7 | ns |
| tpHL |  |  | 2.9 | 4.3 | 5.8 | 2.5 | 8.2 | 2.5 | 6.4 |  |
| tPZH | OEA | A | 2.3 | 3.1 | 4.5 | \& 0.3 | 7.3 | 1.6 | 5 | ns |
| tPZL |  |  | 1.9 | 2.7 | 4.1 | 0.3 | 7 | 1.6 | 4.4 |  |
| tphz | OEA | A | 2.2 | 3.1 | 4.5 | 1.5 | 7.1 | 1.5 | 5.2 | ns |
| tpLZ |  |  | 2.5 | 3.3 | 4.9 | 2 | 7.2 | 2 | 5.2 |  |
| $t_{\text {sk }}(\mathrm{p})$ | Skew for any single channel $\mid$ tpHL - tpLH | $A$ to $\bar{B}$ |  | 0.5 |  |  |  |  |  | ns |
|  |  | $\overline{\mathrm{B}}$ to A |  | 0.3 |  |  |  |  |  |  |
| $\mathrm{t}_{\text {sk }}(0)$ | Skew between drivers in the same package | $A$ to $\bar{B}$ |  | 0.2 |  |  |  |  |  | ns |
|  |  | $\overline{\mathrm{B}}$ to A |  | 0.3 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{t}}$ | Transition time, $\overline{\mathrm{B}}$ outputs ( 1.3 V to 1.8 V ) |  | 0.6 | 2 | 2.8 | 0.3 | 3.3 | 0.4 | 2.9 | ns |
|  | Transition time, $\overline{\mathrm{A}}$ outputs (10\% to $90 \%$ ) |  | 0.5 | 3.5 | 4.7 | 0 | 6.4 | 0 | 5.4 |  |
| tpR | $\overline{\mathrm{B}}$-port input pulse rejection |  | 1 |  |  | 1 |  | 1 |  | ns |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: TTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$. BTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load CIrcults and Voltage Waveforms

- Compatible With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic $\bar{B}$ Port
- Open-Collector $\bar{B}$-Port Outputs Sink 100 mA
- Minimum $\bar{B}$-Port Edge Rate $=2 \mathrm{~ns}$
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
SN54FB2032... WD PACKAGE
(TOP VIEW)

| OEB | $1 \square_{48}$ | $\overline{\text { OEB }}$ |
| :---: | :---: | :---: |
| OEA[ | 247 | TCK |
| BIAS $\mathrm{V}_{\mathrm{CC}}$ [ | $3 \quad 46$ | $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{CC}}[$ | 45 | TMS |
| A1 | 544 | GND |
| GND[ | $6 \quad 43$ | B1 |
| A2 | 742 | GND |
| A3 | 841 | $\overline{B 2}$ |
| GND | 940 | GND |
| A4[ | 1039 | $\overline{\text { B3 }}$ |
| A5 | $11 \quad 38$ | GND |
| GND[ | $12 \quad 37$ | $\overline{B 4}$ |
| A6 | $13 \quad 36$ | GND |
| A7 | $14 \quad 35$ | $\overline{B 5}$ |
| GND[ | $15 \quad 34$ | GND |
| A8 | 1633 | $\overline{\text { B6 }}$ |
| AP | $17 \quad 32$ | GND |
| GND[ | $18 \quad 31$ | $\overline{B 7}$ |
| WIN[ | 1930 | GND |
| $\mathrm{V}_{\mathrm{CC}}$ | $20 \quad 29$ | $\overline{B 8}$ |
| LE | $21 \quad 28$ | GND |
| GND | $22 \quad 27$ | $\overline{\mathrm{BP}}$ |
| COMPETE | $23 \quad 26$ | $V_{C C}$ |
| TDO4 | $24 \quad 25$ | TDI |

- BIAS VCC Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\bar{B}$-Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN74FB2032 . . RC PACKAGE
(TOP VIEW)


## description

The 'FB2032 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments and to perform bus arbitration. They are specifically designed to be compatible with IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.

The $\bar{B}$ port operates at BTL-signal levels. The open-collector $\bar{B}$ ports are specified to sink 100 mA and have minimum output edge rates of 2 ns . Two output enables, OEB and $\overline{\mathrm{OEB}}$, are provided for the $\bar{B}$ outputs. When OEB is low, $\overline{O E B}$ is high, or $V_{C C}$ is typically less than 2.5 V , the $\overline{\mathrm{B}}$ port is turned off.

## description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the $\bar{B}$ port when the A-port output enable, OEA, is high. When OEA is low or when $\mathrm{V}_{\mathrm{CC}}$ is typically less than 2.5 V , the A outputs are in the high-impedance state.

The A-port data can be latched by taking the latch enable (LE) high. When LE is low, the latches are transparent.
The Futurebus+ protocol logic can be activated by taking COMPETE low. The module (device) then compares its A data (arbitration number) against the A data of another identical module also connected to the $\overline{\mathrm{B}}$ arbitration bus, and sets WIN high if the A data is greater than the A data of the other module (i.e., has higher priority). A8 and $\overline{\mathrm{B} 8}$ are the most significant bits, and A 1 and $\overline{\mathrm{B} 1}$ are the least significant bits. If OEB is high and $\overline{\mathrm{OEB}}$ is low during this operation and the A bus of the first module wins priority, the A bus asserts its arbitration number on the $\overline{\mathrm{B}}$-arbitration bus.

AP and $\overline{\mathrm{BP}}$ are the bus-parity bits. The winning module may assert $\overline{\mathrm{BP}}$ low if its parity bit (AP) is high.
In a typical operating sequence, a Futurebus+ arbitration controller latches its arbitration number into the A port and waits for the results of a competition. When the competition is complete, and if the controller's arbitration number did not win, the controller reads back the current value of the $\bar{B}$ bus (by taking OEA high) and determines the winning arbitration number. This allows the module to change its arbitration number for the next competition cycle, if desired.
Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus, which will be implemented in a future version of the 'FB2032. Currently, TMS and TCK are not connected and TDI is shorted to TDO.
BIAS $\mathrm{V}_{\mathrm{CC}}$ establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{\mathrm{CC}}$ is not connected.
$B G V_{C C}$ and $B G$ GND are the supply inputs for the bias generator.
The SN54FB2032 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74FB2032 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

Function Tables
TRANSCEIVER

| TRANSCEIVER |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS | FUNCTION |  |  |
| OEA |  | $\overline{\text { OEB }}$ |  |
| L | $H$ | L | $\bar{A}$ data to $B$ bus |
| $H$ | L | X | $\bar{B}$ data to $A$ bus |
| $H$ | $X$ | $H$ | A data to B bus, $\bar{B}$ data to A bus |
| H | $H$ | L | Isolation |
| L | L | X |  |
| L | X | $H$ |  |


| WIN |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |
| OEB | OEB | COMPETE | DATA <br> A1, A2 $\dagger$ |  |
| $H$ | $H$ | X | X | L |
| $H$ | L | $H$ | X | L |
| $H$ | L | L | A1 <A2 | L |
| $H$ | L | L | A2 $\leq A 1$ | $H$ |

$\dagger$ A1 refers to the $A$ data of Module 1 and $A 2$ refers to the A data of Module 2. If $L E=L, A=$ current $A$ data. If $L E=H, A=$ the value of A8-A1 prior to the most recent low-to-high transition of LE.

| $\overline{B P}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  | BP |
| OEB | $\overline{\text { OEB }}$ | WIN | AP $\ddagger$ |  |
| L | X | X | X | H |
| X | H | X | X | H |
| H | L | L | X | H |
| H | L | H | L | H |
| H | L | H | H | L |

$\ddagger$ If $L E=L, A P=$ current $A P$ data, if $L E=H$, $A P=$ the level of AP prior to the most recent low-to-high transition of LE.

## 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

## SCBS175B - NOVEMBER 1991 - REVISED APRIL 1994

## functional block diagram



Pin numbers shown are for the RC package.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$



$\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.2 V to 3.5 V
Input current range (except $\bar{B}$ port) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 mA to 5 mA
Voltage range applied to any $\overline{\mathrm{B}}$ output in the disabled or power-off state $\ldots \ldots . \ldots . .$.

Current applied to any single output in the low state: A port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 mA
B port ................................................ . . . 200 mA
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 1): RC package . .................... 1.4 W
Storage temperature range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 2)


NOTE 2: Unused or floating pins (input or $1 / O$ ) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless

 otherwise noted)| PARAMETER |  | TEST CONDITIONS |  | SN54FB2032 |  |  | SN74FB2032 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP† | MAX | MIN | TYPt | MAX |  |
| VIK | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port |  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $!=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
|  | Except $\overline{B P}, \bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{l}=-40 \mathrm{~mA}$ |  |  | -0.5 |  |  | -0.5 |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | AP, WIN, A port | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-3 \mathrm{~mA}$ | 2.5 | 3.3 |  | 2.5 | 3.3 |  | V |  |
| VOL | AP, WIN, A port | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |  |
|  | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=80 \mathrm{~mA}$ | 0.75 |  | 1.1 | 0.75 |  | 1.1 |  |  |
| 11 | Except $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |  |
| ${ }^{11 H^{\ddagger}}$ | Except $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |  |
| IIL ${ }^{\ddagger}$ | Except $\overline{B P}, \bar{B}$ port | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.75 \mathrm{~V}$ |  |  | -100 |  |  | -100 |  |  |
| IOH | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{V}_{\mathrm{O}}=2.1 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |  |
| los§ | AP, WIN, A port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ | -30 |  | -150 | -30 |  | -150 | mA |  |
| ICC | A port to $\bar{B}$ port | $V_{C C}=5.5 \mathrm{~V}$, | $10=0$ | 25 |  |  | 25 |  |  | mA |  |
|  | $\bar{B}$ port to A port |  |  |  | 60 |  |  | 60 |  |  |  |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | 5 |  |  | 5 | pF |  |
| $\mathrm{C}_{0}$ | A port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  |  |  |  |  | pF |  |
| $\mathrm{Cio}_{10}$ | $\overline{\mathrm{B}}$ port per P1194.0 | $\mathrm{V}_{\mathrm{CC}}=0$ to 4.5 V |  |  |  | 6 |  |  | 6 | pF |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  |  |  | 5 |  |  | 5 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For $\mathrm{I} / \mathrm{O}$ ports, the parameters $\mathrm{I}_{\mathrm{I}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
live-insertion specifications over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS |  | SN54FB | 2032 | SN74FB | 2032 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| ICC (BIAS VCC) |  |  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 4.5 V | $\mathrm{V}_{\mathrm{B}}=0$ to $2 \mathrm{~V}, \quad \mathrm{~V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{C C}\right)=4.5 \mathrm{~V}$ to 5.5 V |  | 450 |  | 450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ to 5.5 V |  | 10 |  |  | 10 |  |  |
| $\mathrm{V}_{0}$ | $\bar{B}$ port | $V_{C C}=0$, | $\mathrm{V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | 1.62 | 2.1 | 1.62 | 2.1 | V |  |
| 10 | $\bar{B}$ port | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{B}}=1 \mathrm{~V}, \quad \mathrm{~V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{C}}\right)=4.5 \mathrm{~V}$ to 5.5 V | -1 |  | -100 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{OEB}=0$ to 0.8 V |  | 100 |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 2.2 V , | $\mathrm{OEB}=0$ to 5 V |  | 100 |  | 100 |  |  |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{C C}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | SN54FB2032 |  | SN74FB2032 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN MAX |  |
| tPLH | A or AP | $\overline{\mathrm{B}}$ or $\overline{\mathrm{BP}}$ |  |  |  | 8 | 8 | ns |
| tpHL |  |  |  |  |  | 8 | 8 |  |
| tPLH | A | $\bar{B}_{n-1}$ |  |  |  | 9 | 9 | ns |
| tPHL |  |  |  |  |  | 9 | 9 |  |
| tPLH | A | $\overline{B P}$ |  |  |  | 10 | 10 | ns |
| tPHL |  |  |  |  |  | 10 | 10 |  |
| tPLH | $\bar{B}$ | $\bar{B}_{n-1}$ |  |  |  | 9 | 9 | ns |
| tPHL |  |  |  |  |  | 9 | 9 |  |
| tplh | LE | $\bar{B}$ |  |  |  | 7.5 | 7.5 | ns |
| tPHL |  |  |  |  |  | 7.5 | 7.5 |  |
| tPLH | LE | $\overline{B P}$ |  |  |  | 7.5 | 7.5 | ns |
| tPHL |  |  |  |  |  | 7.5 | 7.5 |  |
| tPLH | $\overline{\mathrm{B}}$ or $\overline{\mathrm{BP}}$ | A or AP |  |  |  | 7.5 | 7.5 | ns |
| tpHL |  |  |  |  |  | 7.5 | 7.5 |  |
| tPLH | $\bar{B}$ | WIN |  |  |  | 8.5 | 8.5 | ns |
| tPHL |  |  |  |  |  | 8.5 | 8.5 |  |
| tplH | A | WIN |  |  |  | 7.6 | 7.6 | ns |
| tPHL |  |  |  |  |  | 7.6 | 7.6 |  |
| tPLH | LE | WIN |  |  |  | 7 | 7 | ns |
| tPHL |  |  |  |  |  | 7 | 7 |  |
| tPLH | COMPETE | WIN |  |  |  | 5.5 | 5.5 | ns |
| tPHL |  |  |  |  |  | 5.5 | 5.5 |  |
| tplH | $\overline{\mathrm{OEB}}$ | WIN |  |  |  | 6 | 6 | ns |
| tpHL |  |  |  |  |  | 6 | 6 |  |
| tpLH | COMPETE | $\bar{B}$ |  |  |  | 7.5 | 7.5 | ns |
| tpHL |  |  |  |  |  | 7.5 | 7.5 |  |
| tpLH | COMPETE | $\overline{B P}$ |  |  |  | 6.5 | 6.5 | ns |
| tPHL |  |  |  |  |  | 6.5 | 6.5 |  |
| tPLH | OEB | $\bar{B}$ |  |  |  | 6.5 | 6.5 | ns |
| tphL |  |  |  |  |  | 6.5 | 6.5 |  |
| tpLH | $\overline{\mathrm{OEB}}$ | $\bar{B}$ |  |  |  | 6.5 | 6.5 | ns |
| tPHL |  |  |  |  |  | 6.5 | 6.5 |  |
| tPZH | OEA | A |  |  |  | 5.5 | 5.5 | ns |
| tpZL |  |  |  |  |  | 5.5 | 5.5 |  |
| tPHZ | OEA | A |  |  |  | 7 | 7 | ns |
| tplZ |  |  |  |  |  | 7 | 7 |  |
| $t_{t}$ | Transition time, $\overline{\mathrm{B}}$ outputs ( 1.3 V to 1.8 V ) |  | 2 |  | 1 | 3 | 13 | ns |
| tpR | $\overline{\mathrm{B}}$-port input pulse rejection |  |  |  |  | 1 | 1 | ns |

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT FOR A OUTPUTS


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: TTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$. BTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## SN54FB2033, SN74FB2033A <br> 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

- TTL A Port, Backplane Transceiver Logic (BTL) $\bar{B}$ Port
- Open-Collector $\overline{\mathrm{B}}$-Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS VCC Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\overline{\mathrm{B}}$-Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN74FB2033A... RC PACKAGE
(TOP VIEW)


| NC $\square_{1}$ | $56] \mathrm{NC}$ |
| :---: | :---: |
| IMODE1 2 | $55]$ IMODEO |
| CLKAB/LEAB 3 | 54 BG V ${ }_{\text {CC }}$ |
| $\mathrm{V}_{\mathrm{CC}} \mathrm{H}_{4}$ | 53 OEA |
| GND 5 | 52] BG GND |
| Al1 6 | 51.$]$ BIAS $V_{\text {CC }}$ |
| AO1 7 | $50 \overline{\text { B1 }}$ |
| Al2 8 | 49] GND |
| GND 9 | 48] $\overline{\mathrm{B} 2}$ |
| AO2 10 | 47 GND |
| AI3 11 | $46 \overline{\text { B3 }}$ |
| AO3 12 | 45 GND |
| AI4 13 | $44 \overline{\mathrm{B4}}$ |
| AO4 14 | 43 GND |
| LOOPBACK 15 | $42 \overline{\text { B5 }}$ |
| AI5 16 | $41]$ GND |
| AO5 17 | $40 \overline{\mathrm{B6}}$ |
| AI6 18 | 39 GND |
| AO6 19 | $38 \overline{\text { B7 }}$ |
| AI7 20 | $37]$ GND |
| GND 21 | $36 \overline{\overline{B 8}}$ |
| AO7 [22 | 35 GND |
| A18 23 | 34 OEB |
| AO8 24 | 33 OEB |
| GND 25 | $\left.{ }^{32}\right] V_{C C}$ |
| $\mathrm{V}_{\text {CC }} 26$ | 31 OMODE1 |
| CLKBA/LEBA 27 | $30]$ OMODEO |
| NC [28 | $29] \mathrm{NC}$ |

NC - No internal connection

## description

The SN54FB2033 and SN74FB2033A are 8-bit transceivers feattring a split input ( Al ) and output (AO) bus on the TTL-level A port. The common-l/O, open-collector $\bar{B}$ port operates at backplane transceiver logic (BTL) signal levels.
The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock pins serve as active-high transparent latch enables.
Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, $\bar{B}-$ port data is the B-to-A input. When LOOPBACK is high, the output of the selected $A$-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/-disable control is provided by OEA. When OEA is low or when $\mathrm{V}_{\mathrm{Cc}}$ is less than 2.5 V , the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).
The $\bar{B}$ port is controlled by OEB and $\overline{O E B}$. If OEB is low, $\overline{O E B}$ is high, or $V_{C C}$ is less than 2.5 V , the $\bar{B}$ port is inactive. If $O E B$ is high and $\overline{O E B}$ is low, the $B$ port is active.
$B G V_{C C}$ and $B G$ GND are the bias-generator reference inputs.
The A-to-B and B-to-A logic elements are active regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive ( $\bar{B}$ port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on $\mathrm{V}_{\mathrm{OH}}$ during a low-to-high transition. The other clamps out ringing below the $\mathrm{BTL} \mathrm{V}_{\mathrm{OL}}$ voltage of 0.75 V . Both these clamps are active only during AC switching and do not affect the BTL outputs during steady-state conditions.

BIAS $V_{C C}$ establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{\mathrm{CC}}$ is not connected.
The SN54FB2033 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74FB2033A is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## Function Tables

FUNCTION/MODE TABLE

| INPUTS |  |  |  |  |  |  |  | FUNCTION/MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEA | OEB | $\overline{\text { OEB }}$ | OMODE1 | OMODEO | IMODE1 | IMODEO | LOOPBACK |  |
| L | L | X | X | X | X | X | X | Isolation |
| L | X | H | X | X | X | X | X |  |
| X | H | L | L | L | X | X | X | Al to $\bar{B}$, buffer mode |
| X | H | L | L | H | X | X | X | Al to $\overline{\text { B }}$, flip-flop mode |
| X | H | L | H | X | X | X | X | Al to $\overline{\mathrm{B}}$, latch mode |
| H | L | X | X | X | L | L | L | $\bar{B}$ to AO, buffer mode |
| H | X | H | X | X | L | L | L |  |
| H | L | X | X | X | L | H | L | $\bar{B}$ to $A O$, flip-flop mode |
| H | X | H | X | X | L | H | L |  |
| H | L | X | X | X | H | X | L | $\bar{B}$ to $A O$, latch mode |
| H | X | H | X | X | H | X | L |  |
| H | L | X | X | X | L | L | H | Al to AO, buffer mode |
| H | X | H | X | X | L | L | H |  |
| H | L | X | X | X | L | H | H | Al to AO, flip-flop mode |
| H | X | H | X | X | L | H | H |  |
| H | L | X | X | X | H | X | H | Al to AO, latch mode |
| H | X | H | X | X | H | X | H |  |
| H | H | L | X | X | X | X | L | Al to $\bar{B}, \bar{B}$ to $A O$ |

Function Tables (Continued)
ENABLE/DISABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| OEA | OEB | $\overline{\text { OEB }}$ | AO | $\bar{B}$ |
| L | X | X | HiZ |  |
| $H$ | $X$ | X | Active |  |
| X | L | L |  | Inactive (H) |
| X | L | H |  | Inactive (H) |
| X | H | L |  | Active |
| X | H | H |  | Inactive (H) |


| BUFFER |  |
| :---: | :---: |
| INPUT OUTPUT <br> L H <br> H L |  |


| LATCH |  |
| :---: | :---: | :---: |
| INPUUTS  OUTPUT <br> CLK/LE DATA  <br> $H$ L $H$ <br> $H$ $H$ L <br> L X $Q_{0}$ |  |


| LOOPBACK |  |
| :---: | :---: |
| LOOPBACK | Q $\dagger$ |
| L | $\overline{\text { B port }}$ |
| H | Point $\mathrm{P} \ddagger$ |

$\dagger Q$ is the input to the $B-t o-A$ logic element.
$\ddagger P$ is the output of the A-to-B logic element (see functional block diagram).

| SELECT |  |  |
| :---: | :---: | :---: |
| MNPUTS | SELECTED LOGIC |  |
| MODE1 | MODE0 | ELEMENT |
| L | L | Buffer |
| L | $H$ | Flip-flop |
| $H$ | $X$ | Latch |


| FLIP-FLOP |  |
| :---: | :---: |
| INPUTS  OUTPUT <br> CLK/LE DATA  <br> L X $\mathrm{Q}_{0}$ <br> $\uparrow$ L H <br> $\uparrow$ $H$ L |  |

functional block diagram


Pin numbers shown are for the RC package.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 





Voltage range applied to any B output in the disabled or power-off state $\ldots . . . . . . . . . .$.

Current applied to any single output in the low state: A port ......................................... 48 mA
$\bar{B}$ port....................................
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 1): RC package $\ldots \ldots \ldots \ldots \ldots . .1 .4 \mathrm{~W}$
Storage temperature range ................................................................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 2)


[^26]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54FB2033 |  | SN74FB2033A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  | -1.2 |  |  | -1.2 | V |
| V OH | AO port | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \quad \mathrm{OH}=-10 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.1}$ |  |  | V |
|  |  | $V_{C C}=4.75 \mathrm{~V}$ | $\mathrm{OH}=-3 \mathrm{~mA}$ | 2.5 | $2.85 \quad 3.4$ | 2.5 | 2.85 | 3.4 |  |
|  |  |  | $1 \mathrm{OH}=-32 \mathrm{~mA}$ | 2 |  | 2 |  |  |  |
| VOL | AO port | $\mathrm{V}_{C C}=4.75 \mathrm{~V}$ | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 0.33 0.5 |  | 0.33 | 0.5 | V |
|  |  |  | $\mathrm{l} \mathrm{OL}=55 \mathrm{~mA}$ |  | 0.8 |  |  | 0.8 |  |
|  | $\overline{\text { B port }}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | $\mathrm{IOL}=100 \mathrm{~mA}$ | 0.75 1.1 |  | 0.75 |  | 1.1 |  |
|  |  |  | $\mathrm{l} \mathrm{OL}=4 \mathrm{~mA}$ | 0.5 * |  | 0.5 |  |  |  |
| 4 | Except $\bar{B}$ port | $V_{C C}=0$, | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ |  | * 100 |  |  | 100 | $\mu \mathrm{A}$ |
| ${ }_{\text {IIH }}$ | Except $\bar{B}$ port | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  | \% 50 |  |  | 50 | $\mu \mathrm{A}$ |
|  | $\overline{\text { B por }} \ddagger$ | $\mathrm{V}_{\text {CC }}=0$ to 5.25 V , | $\mathrm{V}_{1}=2.1 \mathrm{~V}$ |  | 100 |  |  | 100 |  |
| ILL | Except $\overline{\mathrm{B}}$ port | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
|  | $\overline{\text { B port } \ddagger}$ | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=0.75 \mathrm{~V}$ |  | -100 |  |  | -100 |  |
| IOH | $\bar{B}$ port | $\mathrm{V}_{\text {CC }}=0$ to 5.25 V , | $\mathrm{V}_{\mathrm{O}}=2.1 \mathrm{~V}$ | $\stackrel{ }{*}$ | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| IOZH | AO port | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |
| lozl | AO port | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |
| los§ | AO port | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ | -40 | -80 -150 | -40 | -80 | -150 | mA |
| ICC | All outputs on | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{O}=0$ |  | 4590 |  | 45 | 70 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Al port and control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 5 |  | 5 |  |  | pF |
| $\mathrm{C}_{0}$ | AO port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 5 |  | 5 |  | pF |
| $\mathrm{CiO}_{0}$ " | $\overline{\mathrm{B}}$ port per P1194.0 | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V |  |  | 8 |  |  | 6 | pF |
|  |  |  |  |  | 8 |  |  | 6 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
$\ddagger$ For I/O ports, the parameters $l_{I H}$ and $I_{I L}$ include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
P Parameter is based on characterization data but is not tested.
live-insertion characteristics over recommended operating free-air temperature range (see Note 3)

| PARAMETER |  | TEST CONDITIONS |  |  | SN54FB2033 |  | SN74FB2033A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| ICC (BIAS V $\mathrm{CCC}^{\text {) }}$ |  |  |  |  | $\mathrm{V}_{C C}=0$ to 4.5 V | $\mathrm{V}_{\mathrm{B}}=0$ to $2 \mathrm{~V}, \mathrm{~V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V |  |  | 400 |  | 400 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  | 10 |  |  |  | 10 |  |  |
| $\mathrm{V}_{\mathrm{O}}$ | $\bar{B}$ port | $V_{C C}=0$, | $V_{1}$ (BIAS | $=4.5 \mathrm{~V}$ to 5.5 V | 1.62 . | 2.1 | 1.62 | 2.1 | V |  |
| 10 | $\bar{B}$ port | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{B}}=1 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V |  | -60\% |  | -1 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{OEB}=0$ to |  | \% | 170 |  | 100 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 2.2 V , | OEB $=0$ to |  |  | 100 |  | 100 |  |  |

NOTE 3: Power-up sequence is as follows: GND, BIASV ${ }_{C C}, V_{C C}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

|  |  | SN54FB2033 |  |  |  | SN74FB2033A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | MIN | MAX | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | MIN | MAX |  |
|  |  | MIN | MAX |  |  | MIN | MAX |  |  |  |
| ${ }_{\text {f }}$ clock | Clock frequency | 0 | 150 | 0 | 150 | 0 | 150 | 0 | 150 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLKAB/LEAB or CLKBA/LEBA | 3.9 |  | 4.3 |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLKAB/LEAB or CLKBA/LEBA $\uparrow$ | 2.9 |  | $3.3$ |  | 2.7 |  | 2.7 |  | ns |
| th | Hold time, data after CLKAB/LEAB or CLKBA/LEBAT | 1 |  | 1.3 |  | 0.7 |  | 0.7 |  | ns |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54FB2033 |  |  |  |  | SN74FB2033A |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | MIN | MAX | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | MIN | MAX |  |
|  |  |  | MIN | TYP | MAX |  |  | MIN | TYP | MAX |  |  |  |
| $f_{\text {max }}$ |  |  | 150 |  |  | 150 |  | 150 |  |  | 150 |  | MHz |
| tplH | AI (thru mode) | $\bar{B}$ | 1.7 | 3.8 | 4.6 | 1.2 | 7.5 | 2.3 | 3.6 | 4.6 | 2.3 | 5.6 | ns |
| tPHL |  |  | 1.3 | 2.6 | 4.3 | 1 | 5.5 | 1.9 | 3 | 4.2 | 1.9 | 4.5 |  |
| tPLH | B (thru mode) | AO | 2.5 | 3.9 | 5.9 | 1.4 | 7.6 | 2.5 | 4.2 | 5.5 | 2.5 | 6.1 | ns |
| tPHL |  |  | 2.7 | 5.2 | 5.7 | 1.6 | 7.8 | 3 | 4.2 | 5.6 | 3 | 5.7 |  |
| tPLH | AI (transparent) | $\bar{B}$ | 1.7 | 5 | 4.6 | 1.2 | 8.7 | 2.3 | 3.6 | 4.6 | 2.3 | 5.6 | ns |
| tpHL |  |  | 1.3 | 3.6 | 4.3 | 1 | 5.9 | 1.9 | 3 | 4.1 | 1.9 | 4.5 |  |
| tpLH | $\bar{B}$ (transparent) | AO | 2.5 | 4.3 | 5.8 | 1.5 | 7.8 | 2.5 | 4.2 | 5.5 | 2.5 | 6.1 | ns |
| tPHL |  |  | 2.7 | 5.6 | 5.7 | 1.6 | 8 | 3 | 4.2 | 5.6 | 3 | 5.7 |  |
| tpLH | OEB | $\bar{B}$ | 1.6 | 3.7 | 4.7 | 1.1 | 6.6 | 2.4 | 3.7 | 4.7 | 2.4 | 5.8 | ns |
| tpHL |  |  | 1.2 | 2.6 | 4.1 | 0.4 | 5.4 | 1.8 | 3 | 4.1 | 1.8 | 4.4 |  |
| tple | $\overline{O E B}$ | $\bar{B}$ | 1.3 | 3.8 | 4.3 | 1.2 | 6.6 | 2 | 3.4 | 4.3 | 2 | 5.2 | ns |
| tPHL |  |  | 1.2 | 2.9 | 4.4 | 0.8 | 5.5 | 2 | 3.3 | 4.4 | 2 | 4.8 |  |
| tpZH | OEA | AO | 2 | 3.5 | 5.1 | 1.2 | 6.6 | 2 | 3.5 | 4.6 | 2 | 5.1 | ns |
| tpZL |  |  | 2.7 | 4.3 | 6.1 | , 1.3 | 7.7 | 2.7 | 4.2 | 5.1 | 2.7 | 5.4 |  |
| tphz | OEA | AO | 2.1 | 3.5 | 5.8 | + 1.1 | 6.9 | 2.1 | 4 | 5 | 2.1 | 5.5 | ns |
| tPLZ |  |  | 1.6 | 2.7 | 43 | 1 | 6 | 1.6 | 2.8 | 3.9 | 1.6 | 4.3 |  |
| tPLH | CLKAB/LEAB | $\overline{\text { B }}$ | 2.1 | 5 | \%8 | 1.6 | 8.7 | 3 | 4.7 | 5.8 | 3 | 6.9 | ns |
| tPHL |  |  | 2 | 3.6 | \% 5.6 | 1.1 | 6.6 | 2.8 | 4.3 | 5.6 | 2.8 | 6.1 |  |
| tPLH | CLKBA/LEBA | AO | 2 | 3.8 \% | 5.4 | 1.4 | 6.7 | 2 | 3.6 | 4.9 | 2 | 5.4 | ns |
| tPHL |  |  | 2.2 | $4.1{ }^{\text {\% }}$ | 5.6 | 1.5 | 6.5 | 2.2 | 3.5 | 4.7 | 2.2 | 5.1 |  |
| tPLH | OMODE | $\bar{B}$ | 2.3 | 4.8 | 6.1 | 1.6 | 8.1 | 2.4 | 5 | 6.1 | 2.4 | 7.2 | ns |
| tPHL |  |  | 1.4 | 3.5 | 6 | 1 | 6.5 | 2.4 | 4.5 | 6 | 2.4 | 6.7 |  |
| tPLH | IMODE | AO | 1.8 | 3.6 | 5.9 | 1.3 | 7.3 | 1.8 | 4 | 5.3 | 1.8 | 5.9 | ns |
| tPHL |  |  | 2.3 | 4.1 | 5.4 | 1.4 | 6.4 | 2.3 | 4.1 | 5.2 | 2.3 | 5.4 |  |
| tPLH | LOOPBACK | AO | 2.4 | 4.6 | 7.1 | 1.6 | 8.3 | 2.4 | 5 | 7 | 2.4 | 8 | ns |
| tpHL |  |  | 3.1 | 4.8 | 6.9 | 1.8 | 7.5 | 3.1 | 4.6 | 5.7 | 3.1 | 5.9 |  |
| tPLH | AI | AO | 1.9 | 3.7 | 5.7 | 1.4 | 7.1 | 1.9 | 3.7 | 5.5 | 1.9 | 6.1 | ns |
| tphL |  |  | 2.6 | 4.3 | 5.8 | 1.6 | 7.3 | 2.6 | 4.2 | 5.6 | 2.6 | 5.8 |  |
| $t_{t}$ | Rise time, 1.3 V to 1.8 V | $\bar{B}$ | 0.5 | 1.5 | 2.1 | 0.4 | 3.2 | 0.5 | 1.2 | 2.1 | 0.5 | 3 | ns |
|  | Fall time, 1.8 V to 1.3 V |  | 0.4 | 1.5 | 2.3 | 0.4 | 3.4 | 0.5 | 1.4 | 2.3 | 0.5 | 3 |  |
|  | Rise time, 10\% to 90\% | AO | 2 | 3.5 | 4.2 | 1.8 | 5.4 | 2 | 3.3 | 4.2 | 2 | 5 |  |
|  | Fall time, $90 \%$ to $10 \%$ |  | 1 | 2.5 | 3.4 | 0.8 | 5.1 | 1 | 2.5 | 3.4 | 1 | 5 |  |
| tPR | $\overline{\mathrm{B}}$-port input pulse rejection |  |  |  |  | $1^{*}$ |  |  |  |  | 1 |  | ns |

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

SCBS 174 D - NOVEMBER 1991 - REVISED JULY 1994

## output-voltage characteristics

| PARAMETER |  |  | TEST CONDITIONS | SN54FB2033 | SN74FB2033A |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN | MAX |  |
| $\mathrm{VOHP}^{\dagger}$ | Peak output voltage during turnoff of 100 mA into 40 nH | $\left\lvert\, \begin{aligned} & \bar{B} \\ & \text { port } \end{aligned}\right.$ |  | See Figure 1 | $)_{3} 4$ |  | 4.5 | V |
| $\mathrm{VOHV}^{\dagger}$ | Minimum output voltage during turnoff of 100 mA into 40 nH |  | $1.68$ |  | 1.62 |  | V |
| VoLV | Minimum output voltage during high-to-low switch |  | $\mathrm{IOL}=-50 \mathrm{~mA}$ | 0.3 | 0.3 |  | V |

$\dagger$ Parameter is based on characterization data but not tested.

PARAMETER MEASUREMENT INFORMATION


Figure 1. Load Circuit for $\mathrm{V}_{\mathrm{OHP}}, \mathrm{V}_{\mathrm{OHV}}$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS
LOAD CIRCUIT FOR B OUTPUTS


NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: TTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{BTL}$ inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms

- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic $\bar{B}$ Port
- Open-Collector $\overline{\mathrm{B}}$-Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Reduces Noise


NC - No internal connection

- BIAS V ${ }_{\text {cc }}$ Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\overline{\mathrm{B}}$-Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package



## description

The 'FB2040 are 8-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments.
The $\bar{B}$ port operates at BTL-signal levels. The open-collector $\bar{B}$ ports are specified to sink 100 mA . Two output enables, OEB and $\overline{O E B}$, are provided for the $\bar{B}$ outputs. When OEB is high and $\overline{O E B}$ is low, the $\bar{B}$ port is active and reflects the inverse of the data present at the A-input pins. When OEB is low, $\overline{O E B}$ is high, or $V_{C C}$ is typically less than 2.5 V , the $\overline{\mathrm{B}}$ port is turned off.

## description (continued)

The A port operates at TTL-signal levels and has split input and output pins. The A outputs reflect the inverse of the data at the $\bar{B}$ port when the A-port output enable, OEA, is high. When OEA is low or when $V_{C C}$ is typically less than 2.5 V , the A outputs are in the high-impedance state.
Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus. Currently, TMS and TCK are not connected and TDI is shorted to TDO.

BIAS $\mathrm{V}_{\mathrm{CC}}$ establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{\mathrm{C}}$ is not connected.
The SN54FB2040 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74FB2040 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

| FUNCTION TABLE |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  | FUNCTION |
| OEB | $\overline{\text { OEB }}$ | OEA |  |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\bar{L}$ | Isolation |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\bar{B}$ data to $A O$ bus |
| H | L | L | $\overline{A l}$ data to $B$ bus |
| H | L | H | $\overline{\mathrm{Al}}$ data to $B$ bus, $\bar{B}$ data to $A O$ bus |

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the RC package.

## functional block diagram



Pin numbers shown are for the RC package.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$




Input current range (except $\bar{B}$ port) ..................................................... -40 mA to 5 mA
Voltage range applied to any $\overline{\mathrm{B}}$ output in the disabled or power-off state $\ldots \ldots . . . . . . .$.

Current applied to any single output in the low state: A port ....................................... 48 mA
$\bar{B}$ port $. \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . .$.

SN74FB2040 ..................................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 1): RC package $\ldots \ldots . \ldots \ldots \ldots . .1 .4 \mathrm{~W}$
Storage temperature range .................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

SCBS173B - NOVEMBER 1991 - REVISED SEPTEMBER 1994
recommended operating conditions (see Note 2)


* On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not tested.

NOTE 2: Unused or floating pins (input or $\mathrm{I} / \mathrm{O}$ ) must be held high or low.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54FB2040 |  |  | SN74FB2040 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\overline{\text { B port }}$ |  |  | $V_{C C}=4.5 \mathrm{~V}$ | $I_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
|  | Except $\overline{\text { B port }}$ | $\boldsymbol{I}=-40 \mathrm{~mA}$ |  |  |  | -1.2 | -0.5 |  |  |  |  |
| VOH | AO port | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{I} \mathrm{OH}=-1 \mathrm{~mA}$ | 3.2 |  |  |  | 3.3 |  | V |  |
|  |  |  | $\mathrm{I} \mathrm{OH}=-3 \mathrm{~mA}$ | 2.5 | 3.3 |  | 2.5 |  |  |  |  |
| VOL | AO port | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=20 \mathrm{~mA}$ | 0.09 |  |  |  |  |  | V |  |
|  |  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 |  |  |
|  | $\overline{\text { B port }}$ | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=80 \mathrm{~mA}$ | 0.75 |  | 1.1 | 0.75 |  | 1.1 |  |  |
|  |  |  | $\mathrm{IOL}=100 \mathrm{~mA}$ | 1.2 |  |  | 1.15 |  |  |  |  |
| 4 | Except $\bar{B}$ port | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |  |
| ${ }_{11} H^{\ddagger}$ | Except $\bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |  |
| $1 / 1{ }^{\ddagger}$ | Except $\bar{B}$ port | $V_{C C}=5.5 \mathrm{~V}$ | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |  |
|  | $\overline{\text { B port }}$ |  | $\mathrm{V}_{1}=0.75 \mathrm{~V}$ |  |  | -100 |  |  | -100 |  |  |
| IOH | $\bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{V}_{\mathrm{O}}=2.1 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |  |
| lozh | AO port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |  |
| lozl | AO port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |  |
| $\mathrm{l}^{\text {OS }}$ | AO port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ | -30 |  | -170 | $-30$ |  | -180 | mA |  |
| ICC | Al port to B port | $V_{C C}=5.5 \mathrm{~V}$, | $t 0=0$ | $25 \quad 40$ |  |  | 40 |  |  | mA |  |
|  | $\overline{\mathrm{B}}$ port to AO port |  |  | $60 \quad 70$ |  |  | 70 |  |  |  |  |
| $\mathrm{C}_{i}$ | Al port* | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | $25 \quad 70$ |  |  | 3.5 |  |  | pF |  |
|  | Control inputs* |  |  |  |  | 9.9 | 3 |  |  |  |  |
| $\mathrm{C}_{0}$ | AO port* | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  |  |  | 14.7 |  | 6 |  | pF |  |
| $\mathrm{Cio}_{0}$ | B port per P1194.0* | $\mathrm{V}_{\mathrm{CC}}=0$ to 4.5 V |  |  |  | 8 | 5 |  |  | pF |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  |  |  | 9 |  |  | 5 |  |  |

* On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not tested.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $\mathrm{I}_{\mathrm{IH}}$ and $\mathrm{I}_{\mathrm{IL}}$ include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


## SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173B - NOVEMBER 1991 - REVISED SEPTEMBER 1994
live-insertion specifications over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS |  |  | SN54FB2040 |  | SN74FB2040 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| ${ }^{\prime} \mathrm{CC}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)$ |  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 4.5 V | $\mathrm{V}_{\mathrm{B}}=0$ to $2 \mathrm{~V}, \quad \mathrm{~V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{C C}\right)=4.5 \mathrm{~V}$ to 5.5 V |  |  | 450 |  | 450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V |  | 10 |  |  |  | 10 |  |  |
| $\mathrm{V}_{0}$ | $\overline{\text { B port }}$ | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{C C}\right)=4.5 \mathrm{~V}$ to 5.5 V |  | 1.62 | 2.1 | 1.62 | 2.1 | V |  |
| Io | $\overline{\text { B }}$ port | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{B}}=1 \mathrm{~V}$, | $\mathrm{V}_{1}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | -30 |  | -1 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{OEB}=0$ to 0.8 V |  |  | 100 |  | 100 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 2.2 V , | $\mathrm{OEB}=0$ to 5 V |  |  | 100 |  | 100 |  |  |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54FB2040 |  | SN74FB2040 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | AI | $\bar{B}$ | 3.2 | 4.5 | 6 | 0.5 | 8.5 | 2.4 | 6.5 | ns |
| tPHL |  |  | 2.8 | 4.2 | 5.6 | 0.4 | 8.5 | 2.7 | 5.8 |  |
| tplH | $\bar{B}$ | AO | 2.3 | 3.8 | 5.7 | 0.4 | 8 | 1.9 | 6.2 | ns |
| tPHL |  |  | 2.3 | 4.2 | 5.9 | 0.8 | 14.9 | 2 | 8.2 |  |
| tPLH | OEB | $\bar{B}$ | 3.7 | 5.1 | 6.7 | 0.5 | 9.9 | 3 | 7 | ns |
| tpHL |  |  | 3.1 | 4.6 | 5.9 | 0.4 | 9.5 | 3 | 6.1 |  |
| tpLH | $\overline{\mathrm{OEB}}$ | $\bar{B}$ | 3.6 | 5.2 | 6.8 | 1.3 | 9.5 | 3.3 | 7 | ns |
| tphL |  |  | 2.9 | 4.4 | 5.9 | 0.2 | 9.8 | 2.6 | 6.1 |  |
| tPZH | OEA | AO | 2.5 | 4 | 5.5 | 1.2 | 8 | 2.1 | 5.8 | ns |
| tpZL |  |  | 2.1 | 3.6 | 4.8 | 0.8 | 7.5 | 2 | 5 |  |
| tPHZ | OEA | AO | 2.3 | 4.1 | 5.9 | 1 | 8.2 | 1.9 | 6.5 | ns |
| tpLZ |  |  | 1.6 | 3.1 | 4.5 | 0.4 | 7.2 | 1.4 | 4.7 |  |
| $\mathrm{t}_{\text {sk(p) }}{ }^{*}$ | Skew for any single channel $\left\|t_{\text {PHL }}-t_{\text {PLH }}\right\|$ | Al to $\bar{B}$ or $\bar{B}$ to $A O$ |  | 0.5 |  |  |  |  |  | ns |
| $t_{\text {sk(0) }}{ }^{*}$ | Skew between drivers in the same package | Al to $\bar{B}$ or $\bar{B}$ to $A O$ |  | 0.4 |  |  | 2 |  |  | ns |
| $t_{t}$ | Rise time, 1.3 V to 1.8 V | $\bar{B}$ | 2 | 2.8 | 3.8 | 0.2 | 4.5 | 1.7 |  |  |
|  | Fall time, 1.8 V to 1.3 V |  | 1 | 1.9 | 3 | 0.9 | 4.0 | 1 | 4.2 |  |
| tPR* | $\overline{\mathrm{B}}$-port input pulse rejection |  |  |  |  |  |  | 1 | 3.4 | ns |

* On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not tested.


# PARAMETER MEASUREMENT INFORMATION 



LOAD CIRCUIT FOR A OUTPUTS


LOAD CIRCUIT FOR B OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES (B to A)

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: TTL inputs - PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$. BTL inputs - PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic B Port
- Open-Collector $\bar{B}$-Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Reduces Noise

SN54FB2041 . . . WD PACKAGE
(TOP VIEW)
$\mathrm{NC}\left[\mathrm{U}_{56}\right] \mathrm{NC}$
OEB[2 55 1 $\overline{\text { OEB }}$
OEA [3 54 TCK
BIAS $V_{C C}{ }^{5} \quad{ }^{53} \mathrm{~V}_{C C}$
$\mathrm{V}_{\mathrm{CC}} \mathrm{C}_{5}{ }_{52} \mathrm{TMS}$
AO1 6 61 GND

GND 9 48] $2 \overline{\mathrm{~B} 1}$
AI2 $10 \quad 47$ GND
AO3 12 45] GND
GND $13 \quad 44$ 2 $2 \overline{B 3}$
AO4[14 43] GND
GND[15 $\left.\begin{array}{rl}42 \\ \text { AI4 }[16 & 41\end{array}\right]$ GND

GND 19 38] 3"
AO6-20 37 GND
GND $21 \quad 36$ 3

| AI6 |  |
| ---: | :--- |
| GND | 32 |
| 23 | 35 |
| 23 | 30 OEB |

AO7 ${ }^{24}{ }^{33} \mathrm{~V}_{\mathrm{CC}}$
$V_{C C}$ 25 32 TDI
AI7 [26 31] TDO
GND $27 \quad 30$ 20EA
$N C[28 \quad 29] N C$
NC - No internal connection

- BIAS V $\mathbf{c c}$ Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\bar{B}$-Port Blasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

| SN74FB2041 ... RC PACKAGE (TOP VIEW) |  |  |
| :---: | :---: | :---: |
|  |  |  |
| 52515049484746454443424140 |  |  |
| [] 1 | 39 | GND |
| $1]^{1}$ | 38 | $2 \overline{B 1}$ |
| $2{ }^{1}$ | 37 | GND |
| $2{ }^{1} 4$ | 36 | $2 \overline{B 2}$ |
| -5 | 35 | GND |
| 36 | 34 | $2 \overline{B 3}$ |
| 17 | 33 | GND |
| 38 | 32 | 3互1 |
| 19 | 31 | GND |
| $1] 10$ | 30 | 3 $\overline{\mathrm{B} 2}$ |
| D] 11 | 29 | GND |
| 2] 12 | 28 | 3 $\overline{\mathrm{B}} 3$ |
| 13 | 1510171810202122232425 | GND |
| 14151617181920212223242526 |  |  |
|  |  |  |



## description

The 'FB2041 are 7-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments.
The $\bar{B}$ port operates at $B T L$-signal levels. The open-collector $\bar{B}$ ports are specified to sink 100 mA . Two output enables, OEB and $\overline{O E B}$, are provided for the $\bar{B}$ outputs. When OEB is high and $\overline{O E B}$ is low, the $\bar{B}$ port is active and reflects the inverse of the data present at the A-input pins. When OEB is low, $\overline{O E B}$ is high, or $V_{C C}$ is typically less than 2.5 V , the $\overline{\mathrm{B}}$ port is turned off. The enable/disable logic partitions the device as two 3-bit sections and one 1-bit section.

## SCBS172B - NOVEMBER 1991 - REVISED SEPTEMBER 1994

## description (continued)

The A port operates at TTL-signal levels and has split input and output pins. The A outputs reflect the inverse of the data at the $\bar{B}$ port when the $A$-port output enable, OEA, is high. When OEA is low or when $V_{C C}$ is typically less than 2.5 V , the A outputs are in the high-impedance state.
Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus. Currently, TMS and TCK are not connected and TDI is shorted to TDO.

BIAS $\mathrm{V}_{\mathrm{CC}}$ establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{\mathrm{CC}}$ is not connected.
The SN54FB2041 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74FB2041 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

| FUNCTION TABLE |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  | FUNCTION |
| OEB | OEB | OEA |  |
| $\begin{aligned} & L \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & L \\ & L \end{aligned}$ | Isolation |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\overline{\mathrm{B}}$ data to AO bus |
| H | L | L | $\overline{A l}$ data to $B$ bus |
| H | L | H | $\overline{A l}$ data to $B$ bus, $\bar{B}$ data to $A O$ bus |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the RC package.

## SN54FB2041, SN74FB2041

## 7-BIT TTL/BTL TRANSCEIVERS

## functional block diagram



Pin numbers shown are for the RC package.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | 0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\mathrm{I}}$ : except $\overline{\mathrm{B}}$ port B port ...... | $\begin{aligned} & -1.2 \mathrm{~V} \text { to } 7 \mathrm{~V} \\ & -1.2 \mathrm{~V} \text { to } 3.5 \mathrm{~V} \end{aligned}$ |
| Input current range (except $\overline{\mathrm{B}}$ port) | -40 mA to 5 mA |
| Voltage range applied to any $\bar{B}$ output in the disabled or pow | -0.5 V to 5.5 V |
| Voltage range applied to any output in the high state | -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Current applied to any single output in the low state: A port <br> $\bar{B}$ port | $\begin{array}{r} 48 \mathrm{~mA} \\ 200 \mathrm{~mA} \end{array}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}:$ SN54FB2041 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74FB2041 | .. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see No | $\ldots 5^{\circ} \mathrm{C} .4 .4 \mathrm{~W}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 2)


NOTE 2: Unused or floating pins (input or $1 / O$ ) must be held high or low.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54FB2041 |  |  | SN74FB2041 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\overline{\text { B port }}$ |  |  | $V_{C C}=4.5 \mathrm{~V}$ | 咗 $=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
|  | Except $\bar{B}$ port | $\mathrm{I}_{\mathrm{I}}=-40 \mathrm{~mA}$ |  |  |  | -0.5 |  |  | -0.5 |  |  |
| VOH | AO port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{I} \mathrm{OH}=-1 \mathrm{~mA}$ | $2.5 \quad 3.3$ |  |  | 2.53 .3 |  |  | V |  |
|  |  |  | $\mathrm{OH}=-3 \mathrm{~mA}$ |  |  |  |  |  |  |  |  |
| VOL | AO port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  |  |  |  |  |  | V |  |
|  |  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 |  |  |
|  | $\bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=80 \mathrm{~mA}$ | 0.75 |  | 1.1 | 0.75 |  | 1.1 |  |  |
|  |  |  | $\mathrm{IOL}=100 \mathrm{~mA}$ |  |  | 1.15 |  |  | 1.15 |  |  |
| 11 | Except $\bar{B}$ port | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |  |
| $11 H^{\ddagger}$ | Except $\bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |  |
| $1 / L^{\ddagger}$ | Except $\bar{B}$ port | $V_{C C}=5.5 \mathrm{~V}$ | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  | \% | -50 |  |  | -50 | $\mu \mathrm{A}$ |  |
|  | $\overline{\mathrm{B}}$ port |  | $\mathrm{V}_{1}=0.75 \mathrm{~V}$ |  | * | -100 |  |  | -100 |  |  |
| 1 OH | $\overline{\text { B port }}$ | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{V}_{\mathrm{O}}=2.1 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |  |
| IOZH | AO port | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ | $\stackrel{8}{8}$ |  | 50 |  |  | 50 | $\mu \mathrm{A}$ |  |
| IOZL | AO port | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 |  |  | -50 | $\mu \mathrm{A}$ |  |
| los§ | AO port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ | -30 |  | -150 | -30 |  | -180 | mA |  |
| ICC | Al port to $\bar{B}$ port | $V_{C C}=5.5 \mathrm{~V}$, | $10=0$ | 25 |  |  |  | 40 |  | mA |  |
|  | $\bar{B}$ port to AO port |  |  |  | 65 |  |  | 65 |  |  |  |
| $\mathrm{C}_{i}$ | Al port | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  |  |  |  |  | 3.5 |  | pF |  |
|  | Control inputs |  |  |  |  |  |  | 3 |  |  |  |
| $\mathrm{C}_{0}$ | AO port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  |  |  | 6 |  | pF |  |
| $\mathrm{Cio}_{0}$ | $\overline{\text { B port per P1194.0 }}$ | $\mathrm{V}_{\mathrm{CC}}=0$ to 4.5 V |  |  |  | 6 |  |  | 5 | pF |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  |  |  | 5 |  |  | 5 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters IIH and IIL include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
live-insertion specifications over recommended operating free-air temperature range

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54FB2041 | SN74FB2041 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN MAX | MIN | MAX |  |
| tplH | AI | $\bar{B}$ | 3 | 4.6 | 6 |  | 2.7 | 6.5 | ns |
| tPHL |  |  | 2.7 | 4.2 | 5.6 |  | 2.5 | 5.8 |  |
| tpli | $\bar{B}$ | AO | 2.2 | 3.7 | 5.5 |  | 1.8 | 6 | ns |
| tpHL |  |  | 2.6 | 4.1 | 5.9 |  | 2.2 | 7.9 |  |
| tpLH | OEB | $\bar{B}$ | 3.8 | 5.3 | 7.1 |  | 3.3 | 7.4 | ns |
| tphL |  |  | 3.4 | 4.9 | 6.5 | $\stackrel{3}{*}$ | 3.2 | 6.7 |  |
| tpLH | OEB | $\bar{B}$ | 3.7 | 5.1 | 6.8 |  | 3.4 | 7 | ns |
| tPHL |  |  | 2.9 | 4.4 | 6.2 | \$ | 2.4 | 6.4 |  |
| tPZH | OEA | AO | 1.8 | 3.3 | 5.1 | \% | 1.5 | 5.6 | ns |
| tpZL |  |  | 1.7 | 3.1 | 4.7 |  | 1.6 | 5 |  |
| tPHZ | OEA | AO | 1.9 | 3.3 | 5 | * | 1.3 | 5.3 | ns |
| tpLZ |  |  | 1.1 | 2.6 | 4.3 |  | 0.9 | 4.7 |  |
| $\mathrm{t}_{\text {sk( }}$ (p) | Skew for any single channel $\mid$ tpHL - tpLH $\mid$ | Al to $\bar{B}$ or $\bar{B}$ to $A O$ |  | 0.5 |  |  |  |  | ns |
| $\mathrm{t}_{\text {sk }}(0)$ | Skew between drivers in the same package | Al to $\bar{B}$ or $\overline{\bar{B}}$ to AO |  | 0.4 |  |  |  |  | ns |
| $t_{t}$ | Rise time, 1.3 V to 1.8 V | $\bar{B}$ | 2.4 | 3.5 | 4.6 |  | 2.2 | 5.2 |  |
|  | Fall time, 1.8 V to 1.3 V |  | 1 | 2 | 3 |  | 1 | 3.4 |  |
| tPR | $\overline{\mathrm{B}}$-port input pulse rejection |  |  |  |  | 1 | 1 |  | ns |

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT FOR A OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES (A to B)


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES (B to A)


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES (A port)

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: TTL inputs $-\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$. BTL inputs - PRR $\leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

- Translates Between GTL Logic Levels and LVTTL or 5-V TTL Logic Levels
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Support Mixed-Mode Signal Operation on A Port
- Universal Bus Transceiver (UBT ${ }^{T M}$ ) Combines D-Type Latches and D-Type Flip-Flops With Qualifled Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Optimizes Printed-Circuit-Board Layout
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Ceramic Flat (WD) Packages


## description

These 18 -bit bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

The B port operates at GTL levels while the A port and control pins are compatible with LVTTL or $5-V$ TTL logic levels.

Data flow in each direction is controlled by output-enable ( $\overline{O E A B}$ and $\overline{O E B A}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the clock-enable ( $\overline{\mathrm{EEAB}}$ and $\overline{\mathrm{CEBA}}$ ) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the $A$ data is latched if $\overline{C E A B}$ is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if $\overline{C E A B}$ is also low. $\overline{O E A B}$ is active low. When $\overline{O E A B}$ is low, the outputs are active. When $\overline{O E A B}$ is high, the outputs are in the high-impedance state. Data flow for $B$ to $A$ is similar to that for $A$ to $B$ but uses OEBA, LEBA, CLKBA, and CEBA.

To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54GTL16612 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74GTL16612 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| INPUTS |  |  |  |  | $\begin{gathered} \text { OUTPUT } \\ \text { B } \end{gathered}$ | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CEAB | $\overline{\text { OEAB }}$ | LEAB | CLKAB | A |  |  |
| X | H | X | X | X | Z |  |
| L | L | L | H | X | $\mathrm{B}_{0} \ddagger$ | Latched storage of A data |
| L | L | L | L | X | $\mathrm{B}_{0}$ § |  |
| X | L | H | X | L | L | Transparent |
| X | L | H | X | H | H | Transparent |
| L | L | L | $\uparrow$ | L | L | a |
| L | L | L | $\uparrow$ | H | H | Clocked storage of A data |
| H | L | L | X | X | $\mathrm{B}_{0}$ § | Clock inhibit |

$\dagger$ A-to-B data flow is shown: B-to-A data flow is similar but uses $\overline{\text { OEBA }}, ~ L E B A, ~ C L K B A, ~ a n d ~$ $\overline{\text { CEBA. }}$
$\ddagger$ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.
§ Output level before the indicated steady-state input conditions were established.
logic diagram (positive logic)


## SN54GTL16612, SN74GTL16612 18-BIT GTLILVT UNIVERSAL BUS TRANSCEIVERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ : 3.3 V ..... -0.5 V to 4.6 V
5 V ..... -0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1): A port ..... -0.5 V to 7 V
B port ..... -0.5 V to 4.6 VVoltage range applied to any output in the high or
B port -0.5 V to 4.6 V
Current into any A-port output in the low state, Io ..... 128 mA
Current into any B-port output in the low state, $I_{0}$ ..... 80 mA
Current into any A-port output in the high state, IO (see Note 2) ..... 64 mA
Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 1 W
DL package ..... 1.4 W
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ : SN54GTL16612 ..... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
SN74GTL16612 ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $V_{O}>V_{C C}$.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT AdvancedBiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 4)

|  |  |  | SN54GTL16612 |  |  | SN74GTL16612 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $V_{\text {CC }}$ | Supply voltage, 3.3 V |  | 3.15 | 3.3 | 3.45 | 3.15 | 3.3 | 3.45 | V |
|  | Supply voltage, 5 V |  | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 |  |
| VREF | Supply voltage |  | 0.8 |  |  | 0.8 |  |  | V |
| $V_{1}$ | Input voltage | B port | $\forall \mathrm{Vcc}(3.3 \mathrm{~V})$ |  |  |  |  | C (3.3 V) | V |
|  |  | Except B port |  |  | 5.5 |  |  | 5.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | B port | $\mathrm{V}_{\text {REF }}+50 \mathrm{mV}$ |  |  | $\mathrm{V}_{\text {REF }}+50 \mathrm{mV}$ |  |  | V |
|  |  | Except B port | 2 |  |  | 2 |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | B port |  |  | $-50 \mathrm{mV}$ |  |  | F-50 mV | V |
|  |  | Except B port |  |  | 0.8 |  |  | 0.8 |  |
| IIK | Input clamp current |  |  |  | -18 |  |  | -18 | mA |
| IOH | High-level output current | A port |  |  | -32 |  |  | -32 | mA |
| ${ }^{\text {IOL}}$ | Low-level output current | A port |  |  | 64 |  |  | 64 | mA |
|  |  | B port |  |  | 40 |  |  | 40 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused or floating control inputs must be held high or low.
electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{REF}}=0.8 \mathrm{~V}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54GTL16612 |  | SN74GTL16612 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{I}=-18 \mathrm{~mA}$ |  | -1.2 |  |  | -1.2 | V |
| VOH | A port | $\mathrm{V}_{C C}=$ MIN to MAX $\ddagger$, | $\mathrm{I}^{\mathrm{O}} \mathrm{OH}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  |  | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.4 |  | 2.4 |  |  |  |
|  |  |  | $1 \mathrm{OH}=-32 \mathrm{~mA}$ | 2 |  | 2 |  |  |  |
| VOL | A port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & V_{C C}(5 \mathrm{~V})=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 0.2 |  |  | 0.2 | V |
|  |  |  | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  | 0.4 |  |  | 0.4 |  |
|  |  |  | $1 \mathrm{OL}=32 \mathrm{~mA}$ |  | 0.5 |  |  | 0.5 |  |
|  |  |  | $1 \mathrm{OL}=64 \mathrm{~mA}$ |  | 0.55 |  |  | 0.55 |  |
|  | B port | $\begin{aligned} & \mathrm{V}_{C C}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{lOL}=40 \mathrm{~mA}$ |  | 0.4 |  |  | 0.4 |  |
| 11 | Control inputs | $V_{C C}=0$ or MAX $\ddagger$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
|  | A port | $\begin{aligned} & \mathrm{V} C \mathrm{C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 20 |  |  | 20 |  |
|  |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ |  | 1 |  |  | 1 |  |
|  |  |  | $V_{1}=0$ |  | \$-30 |  |  | -30 |  |
|  | B port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}(3.3 \mathrm{~V})$ |  | * 5 |  |  | 5 |  |
|  |  |  | $\mathrm{V}_{1}=0$ |  | * |  |  | -5 |  |
| loff | A port | $V_{C C}=0$, | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V |  | \% 100 |  |  | 100 | $\mu \mathrm{A}$ |
| $1 /$ (hold) | A port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \\ & \hline \end{aligned}$ | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  |  | 75 |  |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ | -75\% |  | -75 |  |  |  |
| ${ }^{\text {l }}$ OZH | A port | $\left\{\begin{array}{l} V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V} \end{array}\right.$ | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
|  | B port |  | $\mathrm{V}_{\mathrm{O}}=1.2 \mathrm{~V}$ |  | 10 |  |  | 10 |  |
| lozl | A port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  | -1 |  |  | -1 | $\mu \mathrm{A}$ |
|  | B port |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | -10 |  |  | -10 |  |
| ICC (3.3 V) | A or B port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{O}}=0, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V}) \text { or GND } \end{aligned}$ | Outputs high |  | 1 |  |  | 1 | mA |
|  |  |  | Outputs low |  | 5 |  |  | 5 |  |
|  |  |  | Outputs disabled |  | 1 |  |  | 1 |  |
| ICC (5 V) | A or B port | $\begin{aligned} & \mathrm{V} C C(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V}, \\ & \mathrm{lO}=0, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}(5 \mathrm{~V}) \text { or } \mathrm{GND} \end{aligned}$ | Outputs high |  | 120 |  |  | 120 | mA |
|  |  |  | Outputs low |  | 120 |  |  | 120 |  |
|  |  |  | Outputs disabled |  | 120 |  |  | 120 |  |
| $\Delta^{\prime} \mathrm{CC} \mathrm{C}^{\text {§ }}$ |  | $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V}$, A or control inputs at $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})$ or GND, One input at 2.7 V |  | 1 |  | 1 |  |  | mA |
| $C_{i}$ | Control inputs | $\mathrm{V}_{1}=3.15 \mathrm{~V}$ or 0 |  | 3.5 |  | 3.5 |  |  | pF |
| $\mathrm{Cio}_{0}$ | A port | $\mathrm{V}_{\mathrm{O}}=3.15 \mathrm{~V}$ or 0 |  |  | 12 |  | 12 |  | pF |
|  | B port | Per IEEE Standard 1149.0-1991 |  |  | 5 |  |  | 5 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V$V_{C C}$ or GND.
timing requirements over recommended ranges of supply voltage and operating free-air temperature, $\mathbf{V}_{\text {REF }}=0.8 \mathrm{~V}$ (unless otherwise noted)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{V}_{\text {REF }}=0.8 \mathrm{~V}$ (see Figure 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | SN54GTL16612 |  |  | SN74GTL16612 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | MIN | TYP ${ }^{\text {¢ }}$ | MAX |  |
| $f_{\text {max }}$ |  |  | 95 |  |  | 95 |  |  | MHz |
| tPLH | A | B | 1 | 2.6 | 3.8 | 1 | 2.6 | 3.8 | ns |
| tPHL |  |  | 1 | 2.2 | 4 | 1 | 2.2 | 4 |  |
| tPLH | LEAB | B | 1.8 | 3.6 | 5.4 | 1.8 | 3.6 | 5.4 | ns |
| tPHL |  |  | 1.5 | 3.3 | 5.5 | 1.5 | 3.3 | 5.5 |  |
| tPLH | CLKAB | B | 1.8 | 3.7 | 5.3 | 1.8 | 3.7 | 5.3 | ns |
| tPHL |  |  | 1.5 | 3.3 | + 5.5 | 1.5 | 3.3 | 5.5 |  |
| tPLH | $\overline{\text { OEAB }}$ | B | 1.6 | 3.3 \% | 4.7 | 1.6 | 3.3 | 4.7 | ns |
| tPHL |  |  | 1.3 | 3.2 | 5.5 | 1.3 | 3.2 | 5.5 |  |
| $\mathrm{t}_{\mathrm{r}}$ | Transition time, B outputs ( 0.5 V to 1 V ) |  |  | $43^{\prime}$ |  |  | 1.3 |  | ns |
| $t_{f}$ | Transition time, B outputs ( 1 V to 0.5 V ) |  | \% 0.5 |  |  | 0.5 |  |  | ns |
| tPLH | B | A | 2, | 4.8 | 6.9 | 2 | 4.8 | 6.9 | ns |
| tphL |  |  | 1.4 | 3.6 | 5.1 | 1.4 | 3.6 | 5.1 |  |
| tpLH | LEBA | A | 2.1 | 4.3 | 6.1 | 2.1 | 4.3 | 6.1 | ns |
| tPHL |  |  | 1.9 | 3.6 | 5.1 | 1.9 | 3.6 | 5.1 |  |
| tPLH | CLKBA | A | 2.3 | 4.5 | 6.4 | 2.3 | 4.5 | 6.4 | ns |
| tpHL |  |  | 2.2 | 4 | 5.6 | 2.2 | 4 | 5.6 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\text { OEBA }}$ | A | 1.9 | 4.7 | 7.2 | 1.9 | 4.7 | 7.2 | ns |
| $t_{\text {dis }}$ |  |  | 2.5 | 4.6 | 6.9 | 2.5 | 4.6 | 6.9 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})=3.3 \mathrm{~V}, \mathrm{~V} C \mathrm{C}(5 \mathrm{~V})=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## PARAMETER MEASUREMENT INFORMATION


( $\mathrm{Vm}=1.5 \mathrm{~V}$ for A port and 0.8 V for B port)


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES
(A port to B port)


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES
(B port to A port)


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
( $\mathrm{Vm}=1.5 \mathrm{~V}$ for A port and 0.8 V for B port)


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

- Translates Between GTL Signal Levels and LVTTL or 5-V TTL Signal Levels
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Supports Mixed-Mode Signal Operation on A Port
- Universal Bus Transceiver (UBT ${ }^{\text {TM }}$ ) Combines D-Type Latches and D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Ceramic Flat (WD) Packages


## description

These 17-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. The 'GTL16616 provides for a copy of CLKAB at GTL logic levels (CLKOUT) and also provides a conversion of the GTL clock to a TTL environment (CLKIN).

The B port operates at GTL levels while the A port and control pins are compatible with LVCMOS, LVTTL, or 5-V TTL logic levels.
Data flow in each direction is controlled by output-enable ( $\overline{O E A B}$ and $\overline{O E B A}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the clock-enable ( $\overline{\mathrm{CEAB}}$ and $\overline{\mathrm{CEBA}}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if $\overline{C E A B}$ is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if $\overline{C E A B}$ is also low. $\overline{O E A B}$ is active low. When $\overline{O E A B}$ is low, the outputs are active. When $\overline{O E A B}$ is high, the outputs are in the high-impedance state. Data flow for $B$ to $A$ is similar to that of $A$ to $B$ but uses $\overline{O E B A}, ~ L E B A, ~ C L K B A, ~ a n d ~ C E B A . ~$.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74GTL16616 is available in Tl's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.
The SN54GTL16616 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74GTL16616 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE $\dagger$

| INPUTS |  |  |  |  | OUTPUT B | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEAB }}$ | $\overline{\text { OEAB }}$ | LEAB | CLKAB | A |  |  |
| X | H | X | X | X | Z |  |
| L | L | L | Hor L | X | $\mathrm{B}_{0}{ }^{\ddagger}$ | Latched storage of A data |
| L | L | L | Hor L | X | $\mathrm{B}_{0}$ § |  |
| X | L | H | X | L | L |  |
| X | L | H | X | H | H | Transparent |
| L | L | L | $\uparrow$ | L | L | Clocked storage of A data |
| L | L | L | $\uparrow$ | H | H | Clocked storage of A data |
| H | L | L | X | X | $\mathrm{B}_{0}{ }^{\text {§ }}$ | Clock inhibit |

$\dagger$ A-to-B data flow is shown: B-to-A data flow is similar but uses $\overline{\text { OEBA }}$, LEBA, $\overline{\text { CLKBA }}$, and CEBA.
$\ddagger$ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.
§ Output level before the indicated steady-state input conditions were established.
logic diagram (positive logic)


# SN54GTL16616, SN74GTL16616 17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current will flow only when the output is in the high state and $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{C}}$.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.
recommended operating conditions (see Note 4)


NOTE 4: Unused or floating control inputs must be held high or low.

## SN54GTL16616, SN74GTL16616 17-BIT GTLILVT UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS

electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{REF}}=\mathbf{0 . 8} \mathrm{V}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54GTL16616 |  | SN74GTL16616 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt MAX | MIN | TYPt | MAX |  |
| $V_{\text {IK }}$ |  |  |  | $\begin{aligned} & \mathrm{V} C \mathrm{C}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \\ & \hline \end{aligned}$ | $\mathrm{I}=-18 \mathrm{~mA}$ |  | -1.2 |  |  | -1.2 | V |
| V OH | A port | $\mathrm{V}_{\mathrm{CC}}=$ MIN to MAX $\ddagger$, | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0$ |  | $V_{C C}-$ |  |  | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{OH}=-8 \mathrm{~mA}$ | 2.4 |  | 2.4 |  |  |  |
|  |  |  | $\mathrm{OH}=-32 \mathrm{~mA}$ | 2 |  | 2 |  |  |  |
| VOL | A port | $\begin{aligned} & \mathrm{VCC}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 0.2 |  |  | 0.2 | V |
|  |  |  | $\mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.4 |  |  | 0.4 |  |
|  |  |  | $\mathrm{IOL}=32 \mathrm{~mA}$ |  | 0.5 |  |  | 0.5 |  |
|  |  |  | $\mathrm{OL}=64 \mathrm{~mA}$ |  | 0.55 |  |  | 0.55 |  |
|  | B port | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})=3.15 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{IOL}=40 \mathrm{~mA}$ |  | 0.4 |  |  | 0.4 |  |
| 1 | Control inputs | $V_{\text {CC }}=0$ or MAX $\ddagger$, | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
|  | A port | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 20 |  |  | 20 |  |
|  |  |  | $V_{1}=V_{C C}$ |  | 1 |  |  | 1 |  |
|  |  |  | $V_{1}=0$ |  | -30 |  |  | -30 |  |
|  | B port | $\begin{aligned} & \mathrm{VCC}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})$ |  | \$ 5 |  |  | 5 |  |
|  |  |  | $V_{1}=0$ |  | \% $\quad-5$ |  |  | -5 |  |
| loff | A port | $V_{C C}=0$, | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V |  | * 100 |  |  | 100 | $\mu \mathrm{A}$ |
| 1 (hold) | A port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=4.75 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ | 75 |  | 75 |  |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ | -75 |  | -75 |  |  |  |
| ${ }^{\text {I OZH }}$ | A port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
|  | B port |  | $\mathrm{V}_{\mathrm{O}}=1.2 \mathrm{~V}$ |  | 10 |  |  | 10 |  |
| 'OZL | A port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  | -1 |  |  | -1 | $\mu \mathrm{A}$ |
|  | B port |  | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | -10 |  |  | -10 |  |
| ICC (3.3 V) | A or B port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V}, \\ & \mathrm{l}=0, \\ & V_{I}=V_{C C}(3.3 \mathrm{~V}) \text { or GND } \end{aligned}$ | Outputs high |  | 1 |  |  | 1 | mA |
|  |  |  | Outputs low |  | 5 |  |  | 5 |  |
|  |  |  | Outputs disabled |  | 1 |  |  | 1 |  |
| $\operatorname{ICC}(5 \mathrm{~V})$ | A or B port | $\begin{aligned} & V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5.25 \mathrm{~V}, \\ & \mathrm{I}_{0}=0, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}(5 \mathrm{~V}) \text { or } \mathrm{GND} \end{aligned}$ | Outputs high |  | 120 |  |  | 120 | mA |
|  |  |  | Outputs low |  | 120 |  |  | 120 |  |
|  |  |  | Outputs disabled |  | 120 |  |  | 120 |  |
| $\Delta_{0} \mathrm{Cc}$ § |  | $V_{C C}(3.3 \mathrm{~V})=3.45 \mathrm{~V}, \quad V_{C C}(5 \mathrm{~V})=5.25 \mathrm{~V},$ <br> A or control inputs at $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})$ or GND , One input at 2.7 V |  |  | 1 | 1 |  |  | mA |
| $\mathrm{C}_{i}$ | Control inputs | $V_{1}=3.15 \mathrm{~V}$ or 0 |  |  | 3.5 |  | 3.5 |  | pF |
| $\mathrm{Cio}_{1}$ | A port | $\mathrm{V}_{\mathrm{O}}=3.15 \mathrm{~V}$ or 0 |  |  | 12 |  | 12 |  | pF |
|  | B port | Per IEEE 1194.0-1991 |  |  | 5 |  |  | 5 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
timing requirements over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{V}_{\text {REF }}=0.8 \mathrm{~V}$ (unless otherwise noted)

|  |  |  | SN54GT | L16616 | SN74 | L16616 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | UNT |
| $f_{\text {clock }}$ | Clock frequency |  | 0 | 95 | 0 | 95 | MHz |
|  | Pulse duration | LEAB or LEBA high | 3.3 |  | 3.3 |  |  |
| tw | Pulse duration | CLKAB or CLKBA high or low | 5.5 |  | 5.5 |  | ns |
|  |  | A before CLKAB $\uparrow$ | 1.1 |  | 1.1 |  |  |
|  |  | $B$ before CLKBAT | 2.6 | \$ | 2.6 |  |  |
|  | Setup | A before LEAB $\downarrow$ | 0 | * | 0 |  | ns |
| tsu | Setup time | $B$ before LEBA $\downarrow$ | 1 |  | 1 |  | ns |
|  |  | $\overline{\text { CEAB }}$ before CLKAB $\uparrow$ | 1.8 |  | 1.8 |  |  |
|  |  | $\overline{\text { CEBA }}$ before CLKBA $\uparrow$ | 2.15 |  | 2.1 |  |  |
|  |  | A after CLKAB $\uparrow$ | 15 |  | 1.6 |  |  |
|  |  | B after CLKBA $\uparrow$ | \$0.2 |  | 0.2 |  |  |
|  | Hold time | A after LEAB $\downarrow$ | 4.3 |  | 4.3 |  |  |
| th | Hold time | B after LEBA $\downarrow$ | 2.8 |  | 2.8 |  | ns |
|  |  | $\overline{\mathrm{CEAB}}$ after CLKAB $\uparrow$ | 0.8 |  | 0.8 |  |  |
|  |  | $\overline{\mathrm{CEBA}}$ after CLKBA$\uparrow$ | 0.7 |  | 0.7 |  |  |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{V}_{\text {REF }}=0.8 \mathrm{~V}$ (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54GTL16616 |  |  | SN74GTL16616 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $f_{\text {max }}$ |  |  | 95 |  |  | 95 |  |  | MHz |
| tpli | A | B | 1 | 2.5 | 3.8 | 1 | 2.5 | 3.8 | ns |
| tPHL |  |  | 1 | 2 | 3.8 | 1 | 2 | 3.8 |  |
| tPLH | LEAB | B | 1.5 | 3.4 | 5.1 | 1.5 | 3.4 | 5.1 | ns |
| tPHL |  |  | 1.4 | 3.2 | 5.1 | 1.4 | 3.2 | 5.1 |  |
| tPLH | CLKAB | B | 1.5 | 3.6 | 5 | 1.5 | 3.6 | 5 | ns |
| tpHL |  |  | 1.4 | 4.1 | 5 | 1.4 | 4.1 | 5 |  |
| tPLH | CLKAB | CLKOUT | 3.4 | 6 |  | 3.4 | 6 | 7.7 | ns |
| tPHL |  |  | 4.3 | 7.4 |  | 4.3 | 7.4 | 10.4 |  |
| tPLH | $\overline{\text { OEAB }}$ | B | 1.3 | 3.2 | 5 | 1.3 | 3.2 | 5 | ns |
| tPHL |  |  | 1.1 | 31 | 5 | 1.1 | 3.1 | 5 |  |
| $\mathrm{tr}_{r}$ | Transition time, B outputs ( 0.5 V to 1 V ) |  | * 1.2 |  |  |  | 1.2 |  | ns |
| $t_{f}$ | Transition time, B outputs ( 1 V to 0.5 V ) |  | \& 0.7 |  |  | 0.7 |  |  | ns |
| tPLH | B | A | 2.1 | 4.4 | 6.5 | 2.1 | 4.4 | 6.5 | ns |
| tPHL |  |  | 1.3 | 3.3 | 4.8 | 1.3 | 3.3 | 4.8 |  |
| tPLH | LEBA | A | 1.7 | 3.9 | 6 | 1.7 | 3.9 | 6 | ns |
| tpHL |  |  | 1.3 | 3.3 | 4.6 | 1.3 | 3.3 | 4.6 |  |
| tpLH | CLKBA | A | 1.7 | 4.1 | 6.3 | 1.7 | 4.1 | 6.3 | ns |
| tPHL |  |  | 1.4 | 3.6 | 5.3 | 1.4 | 3.6 | 5.3 |  |
| tpLH | CLKOUT | CLKIN | 6.5 | 10.5 | 14.3 | 6.5 | 10.5 | 14.3 | ns |
| tPHL |  |  | 5.1 | 8.8 | 11.8 | -5.1 | 8.8 | 11.8 |  |
| ten | $\overline{\text { OEBA }}$ | A | 1.8 | 4.7 | 6.9 | 1.8 | 4.7 | 6.9 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 | 4.7 | 6.7 | 2 | 4.7 | 6.7 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}(3.3 \mathrm{~V})=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}(5 \mathrm{~V})=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A ÓUTPUTS
LOAD CIRCUIT FOR B OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES
(A port to B port)


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
( $\mathrm{Vm}=1.5 \mathrm{~V}$ for A port and 0.8 V for B port)


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## General Information

## ATMISONETISDH

2

## Ethernet ${ }^{\text {TM }}$

3
Token Ring

## FIFOs

## Bus Interface

6
Application Report
7
Mechanical Data
uodəy uo!

## TNETS2020A/TNETS2021A Advanced STS-1/DS-3 Receiver/Transmitter

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

Tl assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## Contents

Title Page
Introduction ..... 7-7
Application Information ..... 7-9
Power Connections ..... 7-9
Data-Line External Components ..... 7-11
Receive-Data Line ..... 7-11
Transmit-Data Line ..... 7-12
Phase-Locked Loop Capacitors ..... 7-12
Eye-Pattern Monitor Resistors ..... 7-12
Data-Type Selection and Processing ..... 7-13
Receive Path ..... 7-14
Transmit Path ..... 7-15
Testability ..... 7-16
Summary of Experimental Data ..... 7-17
Jitter Performance ..... 7-17
Receiver-Jitter Tolerance ..... 7-17
Jitter Transfer ..... 7-18
Jitter Generation ..... 7-19
References ..... 7-19
Data Sheets ..... 7-19
Standards ..... 7-19
Contacts ..... 7-20
List of Illustrations
Figure Title Page
1 TNETS2020A/TNETS2021A Terminal Layouts ..... 7-8
2 TNETS2020A/TNETS2021A Recommended Power Connections ..... 7-10
3 TNETS2020A/TNETS2021A Differential-Input Line Components ..... 7-11
4 TNETS2020A/TNETS2021A Single-Ended-Input Line Components ..... 7-11
5 TNETS2020A/TNETS2021A Output Line Components ..... 7-12
6 TNETS2020A Functional Block Diagram ..... 7-13
7 TNETS2021A Functional Block Diagram ..... 7-14
8 DS-3 Receive-Jitter Tolerance Measurement ..... 7-17
9 STS-1 Receive-Jitter Tolerance Measurement ..... 7-18
10 Jitter-Transfer Measurement ..... 7-18

## Introduction

This application report provides information on the operation and use of the Texas Instruments TNETS2020A and TNETS2021A advanced STS-1/DS-3 receiver/transmitter devices. These devices provide a single-chip solution for interfacing DS-3 or STS-1 signals to DSX or STX cross-connect frames. This report is intended to supplement existing information and serve as a reference in the design and integration of systems utilizing these products. Additional assistance is available through sources listed under references at the end of this report.

The TNETS2020A and TNETS2021A are members of a line of products that provide broadband solutions for both localand wide-area networks. Each device can be operated from a single 5-V power supply to provide the functions necessary to interface DS-3 ( $44.736 \mathrm{Mbit} / \mathrm{s}$ ) or STS-1 ( $51.840 \mathrm{Mbit} / \mathrm{s}$ ) signals to DSX or STX cross-connect frames. Each device can receive and transmit data simultaneously.

During receive operations (receiving DS-3/STS-1 data), each device provides automatic-gain control (AGC) and adaptive equalization to recover a pulse transmitted over coaxial cable up to 450 feet in length. Depending on the setup, the DS-3/STS-1 input signal is decoded (from B3ZS ) and converted to a CMOS signal of nonreturn-to-zero (NRZ) or P -data and N -data formats (a high in the P data represents a bipolar +1 , and a high in the N data represents a bipolar -1). An on-chip phase-locked loop (PLL) is utilized in the clock-recovery circuit to obtain a CMOS-level clock from the incoming data stream.

For transmit operations (transmitting DS-3/STS-1 data), each device can accept CMOS-level inputs in NRZ data or P - and N-data formats. Prior to input into the TNETS2020A or TNETS2021A, P and N data are encoded to meet B3ZS line-code requirements for DS-3 or STS-1 signals. B3ZS encoding can be performed in the TNETS2020A and TNETS2021A if NRZ data is used as the input. Before transmission, signals are processed to meet pulse-mask requirements for DS-3 or STS-1 communications. On-chip line drivers allow direct interface with a $75-\Omega$ coaxial output cable (AT\&T 728A/734A or equivalent).
The TNETS2020A and TNETS2021A provide all functions required to interface to DS-3 or STS-1 communication channels. The TNETS2021A has all the terminals and features of the TNETS2020A, as well as additional capabilities for monitoring, testing, and configuring the device. Details on the additional features of the TNETS2021A are provided in this report.

Both devices are available in cost-effective plastic packages. Due to its increased capabilities, the TNETS2021A comes in a 68 -terminal plastic leaded chip carrier; the TNETS2020A is available in a 44-terminal plastic leaded chip carrier (see Figure 1).


Figure 1. TNETS2020A/TNETS2021A Terminal Layouts

## Application Information

The TNETS2020A and TNETS2021A devices can be used in a variety of applications. The following paragraphs provide insight into the operation and application of the devices with answers to commonly asked questions.

## Power Connections

Terminal layouts of the TNETS2020A and TNETS2021A identify separate analog and digital power connections. To provide common references, the analog and digital power connections are tied together on the chip with a single, thin, metal via. This via connects the analog and digital power signals. The nature of the thin connection provides some degree of noise immunity between the power signals. For example, eddy currents are reduced with this layout technique and on-chip noise is reduced due to lower chip inductance.
The TNETS2020A and TNETS2021A function properly with a single power supply. In this case, it is recommended that nodes for analog and digital power be split as far from the TNETS2020A/TNETS2021A as possible to provide independent traces to the chip. This ensures optimal noise immunity for the device. To reduce high-frequency noise, decoupling measures should be taken. It is also recommended that each node be decoupled through a series ferrite-bead inductor (e.g., FairRite part no. 2743002111) and a single $10-\mu \mathrm{F}(6.3-\mathrm{V})$ capacitor connected to that node's ground (GND or AGND). The ferrite bead serves as a series inductance to attenuate high-frequency noise induced on the power terminals and to prevent noise from passing to other nodes and devices. In addition to the $10-\mu \mathrm{F}$ capacitor, it is recommended that each $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{AV}_{\mathrm{CC}}$ terminal be decoupled through a $0.01-\mu \mathrm{F}$ capacitor placed as close to the power terminal as reasonably possible. Figure 2 shows the recommended power connections for the TNETS2020A and TNETS2021A devices.

To allow for reduced power requirements in receive-only or transmit-only applications, analog power connections for each mode of operation are provided through separate terminals. Figure 2 shows the separate power connections for each device. To reduce power consumption in receive-only applications, terminals 5, 6, and 37 (TNETS2020A) or terminals $4,5,54$, and 55 (TNETS2021A) should be connected to analog ground (AGND). Tests performed on initial versions of the devices indicate that this action results in a power-supply current reduction of approximately 15 mA . Similarly, in transmit-only applications, terminals 25,28 , and 30 (TNETS2020A) or terminals 37, 43, and 47 (TNETS2021A) should be connected to AGND for a power-supply current reduction of approximately 70 mA . Initial tests, in both the transmit-only and receive-only modes, resulted in only a slight reduction (less than 0.01-UI peak-to-peak) in jitter in the enabled data path.


NOTE A: The transmit-PLL ferrite bead and 10- $\mu$ F capacitor (enclosed by dotted line) can be eliminated by connecting the transmit-PLL $0.01-\mu \mathrm{F}$ capacitor node to the transmitter-section node (if in a transmit-only mode), as shown by the dotted line, or by connecting the $0.01-\mu \mathrm{F}$ capacitor to the receiver-section node (if in a receive-only or transmit and receive mode).

Figure 2. TNETS2020A/TNETS2021A Recommended Power Connections

## Data-Line External Components

Due to the high frequencies involved, care should be taken when terminating data lines. The following paragraphs provide recommendations for these and other external (passive) components.

## Receive-Data Line

During receive operations, DS-3 or STS-1 signals are provided across TNETS2020A/TNETS2021A terminals DI1 and DI2. The recommended procedure is to direct the signal through an external transformer (e.g., Micro-Circuits Laboratory MCL part T1-1). This transformer is not required if the input signal is ac coupled through a capacitor. With differential operation, a step-down transformer can be used to ensure that the maximum ac voltage level (1-V differential) is not exceeded.

Whether or not a transformer is used, the transmission line carrying the DS-3 or STS-1 data must be properly terminated. The recommended method is to connect two equal-value resistors in series between DI1 and DI2 on the device side of the transformer or the ac-coupling capacitor. The resistance of each component should be one-half of the transmission line's characteristic impedance (real part only). A $0.01-\mu \mathrm{F}$ capacitor should be connected from analog ground (AGND) to the node between the two equal-value resistors. Figure 3 shows the recommended component values and connections for a $75-\Omega$ coaxial transmission-line input. If single-ended operation is desired, the input is connected to DI1 or DI2. In this case, the unused input is connected to analog ground through a capacitor. Figure 4 shows typical components used for signal-ended inputs with and without a transformer.

The TNETS2020A/TNETS2021A outputs for the receive-data channel (RP/RD, RN, CLKO, $\overline{\mathrm{CLKO}}$ ) are CMOS-level signals and are handled accordingly.


Figure 3. TNETS2020A/TNETS2021A Differential-Input Line Components


Figure 4. TNETS2020A/TNETS2021A Single-Ended-Input Line Components

## Transmit-Data Line

During transmit operations using the TNETS2020A or TNETS2021A, digital inputs are converted to DS-3 or STS-1 formats for transmission on coaxial cable. The digital inputs are either NRZ or P and $N$ data. The data (TP/TD, TN) and the associated clock (CLKI) are provided at CMOS levels.
The DSX line-side output (DOUT) carries signals of DS-3 or STS-1 format and is designed to drive a line transformer directly. DOUT is single ended and is connected to the line transformer. The other side of the transformer is connected to the analog ground (AGND) through a $0.1-\mu \mathrm{F}$ capacitor. A capacitor for ac coupling can be used in place of the line transformer when the signal satisfies the DS-3 or STS-1 requirements [see Figure 5 (a)].

The TNETS2021A device can provide rectangular pulses that represent level-translated versions of the P -/ N -data digital signals. These pulses are output across DO1 and DO2. It is recommended thatDO1 be connected through a $36-\Omega$ resistor to one side of a line transformer and DO2 be connected through a separate $36-\Omega$ resistor to the other side of the line transformer [see Figure 5(b)].


Figure 5. TNETS2020A/TNETS2021A Output Line Components

## Phase-Locked Loop Capacitors

External connections for additional control of the transmit and receive PLLs are provided in both the TNETS2020A and TNETS2021A. No external connections are required for the receive PLL control terminals (RPLLC1 and RPLLC2). A $0.01-\mu \mathrm{F}$ calibration capacitor is required for the transmit PLL. This capacitor should be connected between TPLLC and AGND.

## Eye-Pattern Monitor Resistors

The TNETS2021A provides terminals for monitoring the DS-3/STS-1 signals in the receive chain after they are equalized and gain controlled but before clock recovery and decoding. These eye-pattern monitor terminals (EYEP and EYEN ) should be connected to AGND through a $1-\mathrm{k} \Omega$ resistor. This resistor is necessary for monitoring purposes only, but not for device operation. If monitoring is not required, the EYEP and EYEN terminals are left open (no connection).

## Data-Type Selection and Processing

The TNETS2020A/TNETS2021A devices convert DS-3 or STS-1 data to/from NRZ or P and N data. A CMOS-level clock must be provided to the device at the REFCK terminal for the device to operate. Generally, REFCK should be supplied by the local oscillator on the board where the TNETS2020A/TNETS2021A is installed. The frequency of REFCK is 51.840 MHz for STS-1 applications and 44.736 MHz for DS-3 applications. The tolerance is $\pm 200 \mathrm{ppm}$ ( $\pm 20 \mathrm{ppm}$ if a valid DS-3 AIS pattern is required). Figure 6 and Figure 7 are functional block diagrams of the devices.


Figure 6. TNETS2020A Functional Block Diagram


Figure 7. TNETS2021A Functional Block Diagram

## Receive Path

The data-reception operations of the TNETS2020A/TNETS2021A involve the conversion of DS-3 or STS-1 data to NRZ or P and N data. The following paragraphs describe the associated control and monitoring of these operations.

## Data Input

For receive operations, the TNETS2020A and TNETS2021A accept either DS-3 or STS-1 signals across DI1 and DI2. No external control is required to select between the two signal formats (DS-3/STS-1). For optimum performance, a differential input across DI1 and DI2 should be used. A single-ended input can be used if noise immunity is less critical or if use of a line transformer is not feasible. In any case, the input must be ac coupled to the device and a stepdown transformer or resistive-attenuation circuit should be used to maintain a maximum differential input voltage below 1-V peak.

## Equalization/AGC

The devices include automatic gain control (AGC) and adaptive equalization to recover DS-3 or STS-1 signals transmitted on coaxial cable up to 450 feet long. AT\&T 728A / 734A (or equivalent) is the preferred coaxial cable for the DS-3/STS-1 interface. To use the device in applications where signals are attenuated beyond the standard pulse mask, the AGC circuit has a 29-dB dynamic range, which makes it capable of recovering signals from 35 mV to 1 V . The TNETS2021A provides eye-pattern monitoring terminals (EYEP and EYEN) to examine the respective noninverted and inverted equalized and gain-controlled signals.

## Clock Recovery/LOS

The TNETS2020A and TNETS2021A provide clock recovery and loss-of-signal (LOS) detection. The clock recovery utilizes a PLL to obtain a CMOS-level clock signal from the equalized and gain-controlled data stream. Each device also monitors the data stream and provides an output terminal to indicate when the data stream has a string of $175 \pm 75$ consecutive zeroes. When this condition occurs, DLOS transitions to a low state. $\overline{\text { DLOS }}$ remains low until the pulse density (the number of logical ones in the data stream) exceeds $33 \%$ (nominal) for $175 \pm 75$ pulses.
The TNETS2021A also provides an analog loss-of-signal terminal ( $\overline{\text { ALOS }}$ ). $\overline{\text { ALOS }}$ is specified low when the pulse density is below $28 \%$ for $175 \pm 75$ pulses and is cleared when the pulse density exceeds $33 \%$ for $175 \pm 75$ pulses. ALOS can toggle between active and inactive when the pulse density is between $28 \%$ and $33 \%$ for $175 \pm 75$ pulses.

## B3ZS Decoding

The B3ZS decoding function is enabled when $\overline{\text { B3ZSDIS }}$ is high. When enabled, the incoming B3ZS data is decoded and B3ZS coding errors (TNETS2020A and TNETS2021A) and excessive zeroes (TNETS2021A only) are monitored. The coding-violation output (CV) goes high when incoming data violates B3ZS encoding requirements for excess zeroes or bipolar transitions. CV goes low when a valid data sequence is detected. The TNETS2021A also has an excessive-zeroes output ( $\overline{\mathrm{EXZ}}$ ), which goes low when a string of at least three zeroes is encountered. This signal remains low until a one is detected. B3ZS decoder functions are disabled when B3ZSDIS is low.

## Receiver Output

During normal TNETS2020A/TNETS2021A receive operations, two types of data can be output at CMOS levels on RP/RD and RN. If B3ZSDIS is high, decoded NRZ data is available on the RP/RD output and RN is held low. If $\overline{B 3 Z S D I S}$ is low, encoded $P$ (positive pulse) and $N$ (negative pulse) data are available on the RP/RD and RN outputs, respectively. The RP/RD terminal contains positive-rail data and the $R N$ terminal contains negative-rail data. This latter condition is desirable when an external device (e.g., a framer) is used to perform the B3ZS decoding functions. In either mode, the recovered clock (CLKO) and its complement (CLKO) are available at the receiver output. The TNETS2021A has a receiver-output disable function. If $\overline{\text { RXDIS }}$ is low, RP/RD and RN are forced and held low. If

- $\overline{\text { RXDIS }}$ is high, receiver outputs are enabled and take on values as previously described.

The TNETS2020A and TNETS2021A have receiver output controls for generating DS-3 alarm-indication signals (AIS) on the receiver output. If $\overline{\text { RAIS }}$ is low, the generation of DS-3 AIS (compliant with TR191) on the receiver output lines is enabled. If RAIS is high, normal receiver outputs are enabled. The AIS generation is valid only for DS-3 operations; therefore, input data must include the correct overhead for path sectionalizing if STS-1 operation is implemented.

The TNETS2020A and TNETS2021A can operate in a terminal-side loopback mode where transmit-side inputs (TP/TD, TN, and CLKI) are directly routed to the receiver outputs (RP/RD, RN, and CLKO). This loopback path is activated when TRLBK is low and is deactivated when TRLBK is high. The terminal-side loopback function can be operated independently of the line-side loopback function. Terminal-side loopback is not available when in a receive-AIS mode (the $\overline{\text { TRLBK }}$ terminal is disabled when $\overline{\text { RAIS }}$ is low).

## Transmit Path

Data-transmission operations of the TNETS2020A and TNETS2021A involve the conversion of NRZ or P and N data to DS-3 or STS-1 data. The following paragraphs describe the associated control and monitoring of these operations.

## Data Input

For transmit operations, the TNETS2020A and TNETS2021A can accept data in any of the following formats on the TP/ TD and TN terminals:

- Unencoded NRZ data
- B3ZS-encoded NRZ data
- B3ZS-encoded P and N data

To accept unencoded NRZ data at the transmit input, $\overline{\text { B3ZSDIS }}$ and $\overline{\text { RZTXIN }}$ are both connected high. A high $\overline{\text { B3ZSDIS }}$ enables the B3ZS encoder and decoder and a high RZTXIN indicates that the input data is NRZ. Valid NRZ data is input into TP/TD. TN must be low. The data input clock is provided on CLKI. The receive-side B3ZS decoder and the transmit-side B3ZS encoder are enabled and disabled by the same terminal ( $\overline{\text { B3ZSDIS }}$ ). Consequently, the device cannot simultaneously encode transmit data without decoding receive data and vice versa.
'To input B3ZS-encoded NRZ data, $\overline{\text { B3ZSDIS }}$ is low ( to disable the encoder) and $\overline{\text { RZTXIN }}$ is high ( to indicate that NRZ data is being used). In this mode, positive data is processed on the TP/TD input and negative data is processed on the TN input. CLKI is the input clock signal.

To input B3ZS-encoded P and N data (RZ data), $\overline{\text { RZTXIN }}$ is low. This indicates that RZ data is present at the transmit-side input. TP/TD contains positive data and TN contains negative data. Because B3ZS encoding is not performed on RZ data ( P and N data), B3ZSDIS must always be low when RZTXIN is low. CLKI is ignored in this mode and is held low. Controls for the various transmit data formats are summarized as follows:

| INPUT FORMAT | $\overline{\text { B3ZSDIS }}$ | $\overline{\text { RZTXIN }}$ |
| :--- | :---: | :---: |
| Unencoded NRZ data | H | H |
| B3ZS-encoded NRZ data | L | H |
| B3ZS-encoded P- and N-data | L | L |

## B3ZS Encoding

When unencoded NRZ data is input into the transmit-side input, B3ZS encoding (compliant with ANSI TI.102A) can be performed on the device. This mode is enabled when B3ZSDIS and $\overline{\text { RZTXIN }}$ are high.

## Transmitter Output

During normal TNETS2020A and TNETS2021A transmit operations, data is provided (single ended) on DOUT. The output-control circuitry transforms the B3ZS-encoded signal into pulses that meet the templates required for DS-3 and STS-1 lines. An internal line driver allows the devices to directly drive a coaxial-output cable or line transformer. DOUT is disabled (low) when DSXDIS is low.

The TNETS2021A has additional outputs, DO 1 and DO 2, that are rectangular pulses representing B3ZS encoded P - and N -data without the effects of DS-3/STS-1 pulse shaping. These outputs are enabled when $\overline{\mathrm{DSXDIS}}$ is low. DO1 is a positive-pulse output and DO2 is a negative-pulse output.

If DOUT is to be transmitted on a short cable (less than 50 feet), the DOUT pulse shape is improved by asserting $\overline{\mathrm{ZERO}}$ (connect the $\overline{\text { ZERO }}$ terminal low). This effectively negates some of the pulse shaping performed for transmission on long (up to 450 feet) coaxial cables.

As mentioned previously, TPLLC is provided for tuning the internal transmit PLL filter. It is recommended that a $0.01-\mu \mathrm{F}$ capacitor be connected between this terminal and AGND.
The TNETS2020A and TNETS2021A provide an input ( $\overline{\text { TAIS }}$ ) to enable the generation of a DS-3 AIS. When TAIS is low, AIS format signals are generated and available on the transmitter output (when TAIS is low, the AIS signal is transmitted on DOUT if DSXDIS is high). As only DS-3 format AIS is generated, inputs must include the correct overhead for path sectionalization when utilizing STS-1 operation.

The TNETS2020A and TNETS2021A can be operated in a line-side loopback mode. In this mode, receive-side DS-3/STS-1 inputs (DI1 and DI2) are routed through the receive channel and fed back (on the device) to the transmit-channel input function (where normal transmit-channel processing begins). In this mode, the data is ultimately made available at the transmit output (DOUT), if enabled, or DO1 and DO2 (TNETS2021A only). This loopback mode is enabled when $\overline{\mathrm{LNLBK}}$ is low and can be operated independently of the terminal-side loopback function (controlled by TRLBK $)$.

## Testability

The TNETS2020A and TNETS2021A have a 15-bit pseudorandom bit-sequence (PRBS) generator and analyzer and a built-in self-test (BIST) output that is high if a proper $2^{15}$-bit pattern is detected near the receive-channel output. Only the TNETS2021A provides external control of the PRBS generator. The built-in self-test function of the TNETS2020A can only be used if a valid PRBS is externally input into the device and routed by the normal receive-channel controls to the receive output. In general, the TNETS2020A self-test function is used only as a manufacturing test (e.g., to screen the die).

In the TNETS2021A, a PRBS is driven into the transmitter input path when TEST0 is low. This PRBS proceeds through the normal transmit path, including the B3ZS encoding function, to DOUT (if DSXDIS is high). From DOUT, the signal
can be looped back to the receiver (DI1 or DI2) via an external capacitor, where it can be passed through normal receiver functions to the output (RP/RD and RN). BIST goes low if an invalid bit pattern is detected near the receive-channel output.

The TNETS2021A also provides an alternative terminal-side loopback mode that tests many device functions without the need for the external capacitor. When TEST1 is low, transmitter-input signals (TP/TD and TN) are routed to receive outputs RP/RD and RN by the way of the transmit input, transmit B3ZS encoding, receive-clock recovery, receive B3ZS decoding, and receive-output functions. This loopback mode provides increased testability over the normal terminal-side loopback. Because this loopback mode can be exercised with or without the PRBS self test, it is not independent of the normal line-side and terminal-side loopback methods. When TEST1 is low (enabling this loopback path), it is recommended that both TRLBK and $\overline{\text { LNLBK }}$ be held high.

## Summary of Experimental Data

## Jitter Performance

Preliminary tests on the TNETS2021A have allowed jitter performance to be qualitatively characterized. Typical data from such tests follows. This information is for reference only and is not intended to be used as precise performance parameters for these devices. Although the data was taken on the TNETS2021A, results are also applicable to the TNETS2020A.

## Receiver-Jitter Tolerance

Receiver-jitter tolerance data is shown in Figures 8 and 9. The device meets DS-3 jitter-tolerance requirements (as specified in Bellcore TR-TSY-000499) for both Category I and Category II equipment (see Figure 8). The flat tolerance from 10 Hz to 40 kHz results from an overrange condition in the test equipment. Actual jitter tolerance in this range exceeded 20-UI peak-to-peak. For STS-1, jitter-tolerance requirements (as specified in Bellcore TR-NWT-000253) are exceeded (see Figure 9).


| Test setup: |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Instrument: | HP3784A | Transmit interface: | XCON 75 B3ZS | Receive interface: | Binary TTL |
| Temperature: | Room | Transmit clock: | Standard rate DS-3 + 0 ppm | Receive clock: | DS-3 |
| Supply: | 5 V | Transmit pattern: | PRBS 15 zero substitution 000 | Receive pattern: | As per transmit |
| Filtering: | None |  |  | Receive hit threshold: | 0.500 UIP |

Figure 8. DS-3 Receive-Jitter Tolerance Measurement


Figure 9. STS-1 Receive-Jitter Tolerance Measurement

## Jitter Transfer

DS-3 jitter-transfer data for the receiver and transmitter sections of the TNETS2021A is shown in Figure 10. The device did not (and was not designed to) meet the TR-TSY-000499 jitter-transfer requirements ( $<0.1 \mathrm{~dB}$ ) for Category II equipment (regenerators). TR-TSY-000499 does not impose requirements for Category I equipment of this type. Such requirements are application dependent.


| Test setup (receive-jitter testing; transmit-jitter testing is similar): |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Instrument: | HP3784A | Jitter input: | $0.75-$ Ul peak to peak | Receive interface: | Binary TTL |
| Temperature: | Room | Transmit interface: | XCON 75 B3ZS | Receive clock: | DS-3 |
| Supply: | 5 V | Transmit clock: | Standard rate DS- +0 ppm | Receive pattern: | As per transmit |
| Filtering: | $10-\mathrm{Hz} \mathrm{HP}$ | Transmit pattern: | PRBS 15 zero substitution 000 | Receive hit threshold: | O.500 UIP |

Figure 10. Jitter-Transfer Measurement

## Jitter Generation

No plots of jitter generation are currently available. Initial DS-3 tests have found receiver-jitter generation to be approximately 0.1-UI peak to peak. This value was measured in tests that exercised the normal receive-data path as well as tests that looped data from receiver inputs to transmitter outputs. These tests were performed under the following conditions:

- Room temperature
- 5-V power supply
- $\quad 2{ }^{15}$ PRBS
- HP3784A analyzer (with a $10-\mathrm{Hz}$ high-pass filter)

Similar testing found transmitter jitter to be approximately 0.05 -UI peak to peak. This value was measured in tests that exercised the normal transmit-data path as well as tests that looped data from transmitter inputs to receiver outputs.

## References

The following sources provide additional information regarding the operation of the TNETS2020A and TNETS2021A.

## Data Sheets

The following data sheets provide detailed information on the TNETS2020A and TNETS2021A and are available through Texas Instruments contacts listed below. In the event of a conflict between the information in the following data sheets and the information presented in this application report, the data sheets take precedence.
$\left.\begin{array}{ll}\text { TNETS2020A } & \begin{array}{l}\text { Advanced STS-1/DS-3 Receiver/Transmitter } \\ \text { Product Preview }\end{array} \\ \text { SDNS006C - Revised December 1994 }\end{array}\right\}$

## Standards

The following standards are pertinent to the operation of these devices.

| ANSI T1.102-1989 | Digital Hierarchy - Electrical Interfaces <br> 1989 |
| :--- | :--- |
| TR-TSY-000191 | Alarm Indication Signal Requirements and Objectives, <br> Issue 1, May 1986 |
| TR-TSY-000499 | Transport Systems Generic Requirements, <br> Issue 3, December 1989 |
| TR-NWT-000253 | SONET Transport Systems: Common Generic Criteria, <br> Issue 6, September 1990 |
| CCITT Rec G.703 | Physical/Electrical Characteristics of Hierarchical Digital Interfaces, 1985 |

## Contacts

ASL hotline ..... (214) 997-5202
SONET / ATM marketing:
David Copeland (214) 997-5260
Steve Plote ..... (214) 997-5214
Chris Reed ..... (214) 997-6070
Jackie Wetzel ${ }^{\dagger}$ (214) 997-5897
SONET / ATM data sheets:
Chris Taylor ..... (214) 997-5211
SONET / ATM technical:
Rick Curtis ..... (903) 868-5628
Kurt Himmelreich ${ }^{\dagger}$ (903) 868-5665
Anders Oldeback ..... (903) 868-7971
Carlos Valdivia ..... (903) 868-5716
$\dagger$ Primary TNETS2020A/TNETS2021A contacts
General Information1
ATMISONETISDH
Token Ring
FIFOs ..... 5
Bus Interface6
Application Report7
Mechanical Data

## Contents

Page
Ordering Instructions ..... 8-3
Mechanical Data ..... 8-8
DGG (R-PDSO-G**) ..... 8-8
DL (R-PDSO-G**) ..... 8-8
DW (R-PDSO-G**) ..... 8-9
FN (S-PQCC-J**) ..... 8-10
HQA (S-GQFP-F100) ..... 8-11
PAG (S-PQFP-G64) ..... 8-12
PAH (S-PQFP-G52) ..... 8-13
PCA (S-PQFP-G100) ..... 8-14
PCB (S-PQFP-G120) ..... 8-15
PCE (S-PQFP-G***) ..... 8-16
PCM (S-PQFP-G***) ..... 8-17
PGC (S-PQFP-G240) ..... 8-18
PGE (S-PQFP-G144) ..... 8-19
PGF (S-PQFP-G176) ..... 8-20
PH (R-PQFP-G80) ..... 8-21
PM (S-PQFP-G64) ..... 8-22
PN (S-PQFP-G80) ..... 8-23
PQ (S-PQFP-G***) ..... 8-24
RC (S-PQFP-G52) ..... 8-25
WD (R-GDFP-F**) ..... 8-26

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

## TNET Ordering Instructions

The networking capability of Texas Instruments ATM, SONET/SDH, and Ethernet ${ }^{\text {TM }}$ devices has made it necessary to change the device prefix from TDC to TNET in the standard four-part type number used for factory orders. The following examples illustrate the use of the new prefix used in this data book. Factory orders for the devices should include a four-part type number.
The historical TMS380 and T1380 products are not affected including the C16/C24/C26/C27/C30/C60/SRA/FPA and TMS38054 products. All other products adhere to the following four-part type number.
Examples are:
TNETA1500PCM replaces TDC1500PCM TNETA1555DW replaces TDC1555DW TNETS2302CFN replaces TDC2302CFN

TNETE100 replaces TI380C100


## TNET Wafer-Lot Trace Code

The standard-lot trace-code formats are shown below for different wafer packages.

## 20/24/28 DW AND DL PACKAGES

Symbolization


All QFP/PLCC/MQUAD/BGA PACKAGES
Symbolization

where:
ymillils = standard-lot trace-code format. Use yymm format if lot trace code is not available (INDY, ASIC assembly, etc.)
fffffff $=7$ - digit wafer fabrication lot number
$r$ = alphabetic die revision
ww = 2-digit wafer number (implies that each wafer is built on a separate SWR) or use XX when the wafer number does not apply
$\mathrm{t}=$ material type:
N - nominal material
L - Low material
H - high material
X - don't care
$-\mathrm{x}=$ prototype designation (only for prototype)

## Some examples:

TNETA1630: TNETA1630DW
ymillis
4294883X21H (lot \#4294883, no-revision die, wafer 21, high material)

## SABRE: TNETA1500PCM

ymillis
4342996H03L (lot \#4342996, H-revision die, wafer 03, low material)

Factory orders for circuits other than TNET described in this data book should include a four-part type number as explained in the following example.

EXAMPLES: SN 74ACT7808 FN SN 74ABT7819 PH R

## Prefix

MUST CONTAIN TWO TO THREE LETTERS
SN = Standard prefix
SNJ =
MIL-STD-883 processed and
screened per JEDEC Standard 101

## Unique Circuit Description

## MUST CONTAIN EIGHT TO ELEVEN CHARACTERS

Examples: 74GTL16612
74FB1650
74ABT7819
74ABTE16245

## Package

MUST CONTAIN ONE TO THREE LETTERS
DW $\quad=\quad$ plastic small-outline package
DL = plastic shrink small-outline package
DGG $\quad=\quad$ plastic thin shrink small-outline package
FN $\quad=\quad$ plastic J-leaded chip carrier
HQA $=$ ceramic quad flat package
PH $=$ JEDEC metric plastic quad flat package
$\mathrm{PQ} \quad=\quad$ JEDEC plastic quad flat package
PM, PN, PAG
PAH, PCA, PCB,
PGE, PGF = plastic thin quad flat package
PCM, PGC, RC = plastic quad flat package
WD $=$ ceramic flat package
(from pin-connection diagram on individual data sheet)

## Tape and Reel Packaging

Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.
MUST CONTAIN ONE OR TWO LETTERS
$L E=$ Left embossed tape and reel (required for DB and PW packages)
$R=$ Standard tape and reel (optional for DW package)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

DL (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
48 PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013

## 20 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-018


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. The 0.05 -inch lead spacing configured with straight leads for surface-mounting capability.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Thermally enhanced molded plastic package with a heat slug (HSL)
D. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136
D. Thermally enhanced molded plastic package with a heat slug (HSL)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Thermally enhanced molded plastic package with a heat spreader (HSP)
D. Falls within JEDEC MS-022
E. The 144 PCE is identical to the 160 PCE except that four leads per corner are removed.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-022
D. The 144 PCM is identical to the 160 PCM except that four leads per corner are removed.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136

## PGF (S-PQFP-G176)

PLASTIC QUAD FLATPACK


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136
C. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-069


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-022

## MECHANICAL DATA

OCTOBER 1994
WD (R-GDFP-F**)
CERAMIC DUAL FLATPACK
48 PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for pin identification only.
E. Falls within MIL-STD-1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB

## TI Worldwide Sales and Representative Offices

AUSTRALIA / NEW ZEALAND: Texas Instruments Australia Lid.: Sydney [61] 2-910-3100, Fax 2-805-1186; Melboume 3-696-1211, Fax 3-696-4446. BELGIUM: Texas Instruments Belgium S.A.N.V.: Brussels [32] (02) 726-7580, Fax (02) 7267276.
BRAZIL: Texas Instrumentos Electronicos do Brasil Lida.: Sao Paulo [55] 11-535-5133.
CANADA: Texas Instruments Canada Ltd.: Montreal (514) 335-8392 Ottawa (613) 726-3201; Toronto (416) 884-9181.
DENMARK: Texas Instruments AS: Ballerup [45] (44) 687400.
FINLAND: Texas Instruments/OY: Espoo [358] (0) 435420 33, Fax (0) 467323.
FRANCE: Texas Instruments France: Velizy-Villacoublay Cedex
[33] (1) 3070 1001, Fax (1) 30701054
GERMANY: Texas Instruments Deutschland GmbH.: Freising
[49] (08161) 80-0, Fax (08161) 8045 16; Hannover (0511) 9049 60, Fax (0511) 6490 331; Ostfildern (0711) 34030 , Fax (0711) 3403257.
HONG KONG: Texas Instruments Hong Kong Lid.: Kowloon [852] 29567288, Fax 2965-2200.
HUNGARY: Texas Instruments Representation: Budapest [36] (1) 2698310 , Fax (1) 2671357.
IRELAND: Texas Instruments Ireland Ltd.: Dublin [353] (01) 47552 3३, Fax (01) 4781463.
ITALY; Texas Instruments Italia S.p.A.: Agrate Brianza [39] (039) 68 42.1, Fax (039) 68 42.912; Rome (06) 6572651.
JAPAN: Texas Instruments Japan Ltd.: Tokyo [81] 03-769-8700, Fax 03-3457-6777; Osaka 06-204-1881, Fax 06-204-1895; Nagoya 052-5838691, Fax 052-583-8696; Ishikawa 0762-23-5471, Fax 0762-23-1583; Nagano 0263-33-1060, Fax 0263-35-1025; Kanagawa 045-338-1220, Fax 045-338-1255; Kyoto 075-341-7713, Fax 075-341-7724; Saitama 0485-222440,
Fax 0425-23-5787; Oita 0977-73-1557, Fax 0977-73-1583.
KOREA: Texas Instruments Korea Lid.: Seoul [82] 2-551-2800, Fax 2-551-2828.
MALAYSIA: Texas Instruments Malaysia Sdn Bhd: Kuala Lumpur [60] 3-208-6001, Fax 3-230-6605.
MEXICO: Texas Instruments de Mexico S.A. de C.V.: Colonia del Valle [52] 5-639-9740.
NORWAY: Texas Instruments Norge A/S: Oslo [47] (02) 2647570. MAINLAND CHINA: Texas Instruments China Inc.: Beijing [86] 1-5002255, Ext. 3750, Fax 1-500-2705.
PHILIPPINES: Texas Instruments Asia Ltd.: Metro Manila [63] 2-817-6031, Fax 2-817-6096.
PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA.:
Maia [351] (2) 9481003 , Fax (2) 9481929.
SINGAPORE (\& INDIA, INDONESIA, THAILAND): Texas Instruments
Singapore (PTE) Ltd.: Singapore [65] 390-7100, Fax 390-7062.
SPAIN: Texas Instruments España S.A.: Madrid [34] (1) 37280 51, Fax (1) 37282 66; Barcelona (3) 3179180.
SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): Kista [46] (08) 75258 00, Fax (08) 7519715. SWITZERLAND: Texas Instruments Switzerland AG: Dietikon [41] 886-2-3771450.
TAWAN: Texas Instruments Taiwan Limited: Taipei [886] (2) 378-6800, Fax 2-377-2718.
UNTTED KINGDOM: Texas Instruments Lid.: Northampton [44] (0234) 270 111, Fax (0234) 223459.

UNITED STATES: Texas Instruments incorporated: ALABAMA: Huntsville (205) 430-0114; ARIZONA: Phoenix (602) 224-7800; CALIFORNIA: Irvine (714) 660-1200; San Diego (619) 278-9600; San Jose (408) 894-9000; Woodland Hills (818) 704-8100; COLORADO: Denver (303) 488-9300; CONNECTICUT: Wallingford (203) 265-3807; FLORIDA: Orlando (407) 667-5300; Fort Lauderdale (305) 425-7820; Tampa (813) 882-0017; GEORGIA: Atlanta (404) 662-7967; ILLINOIS: Arlington Heights
(708) 640-2925; INDIANA: Indianapolis (317) 573-6400; KANSAS: Kansas City (913) 451-4511; MARYLAND: Columbia (410) 312-7900;
MASSACHUSETTS: Boston (617) 895-9100; MICHIGAN: Detroit (313) 553-
1500; MINNESOTA: Minneapolis (612) 828-9300; NEW JERSEY: Edison (908) 906-0033; NEW MEXICO: Albuquerque (505) 345-2555; NEW YORK: Poughkeepsie
(914) 897-2900; Long Island (516) 454-6601; Rochester (716) 385-6770;

NORTH CAROLINA: Charlotte (704) 522-5487; Raleigh (919) 876-2725;
OHIO: Cleveland (216) 765-7258; Dayton (513) 427-6200; OREGON:
Portland (503) 643-6758; PENNSYLVANIA: Philadelphia (215) 825-9500;
PUERTO RICO: Hato Rey (809) 753-8700; TEXAS: Austin (512) 250-6769;
Dallas (214) 917-1264; Houston (713) 778-6592; WISCONSIN: Milwaukee (414) 798-1001.

North American Authorized Distributors

COMMERCIAL
Almac / Arrow
Anthem Electronics
Arrow / Schweber
Future Electronics (Canada)
Hamilton Hallmark
Marshall Industries
Wyle
OBSOLETE PRODUCTS
Rochester Electronics 508/462-9332
For Distributors outside North America, contact your local Sales Office.
A032295

Important Notice: Texas instuments (T) reserves the right to make changes to or to discontinue any product or sevices identified in this publication without notice. Tl advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current Please be advised that TI warrants its semiconductor products and related software to the specifications applicable at the time of sale in accoordance with TI's standard warranty. Tlassumes no liability for applications assistance, software performance, or third-party product information, of for infringement of patents or services described in this publication. Tl assumes no responsibility for customers' applications of product designs.

C 1995 Texas Instruments Incorporated
Printed in the USA


[^0]:    $\dagger$ The PCI Local-Bus Specification, Revision 2.0 should be used as a reference with this document.
    $\ddagger$ IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture
    ThunderLAN and Adaptive Performance Optimization are trademarks of Texas Instruments Incorporated.
    Ethernet is a trademark of Xerox Corporation.
    Microsoft is a trademark of Microsoft Corporation.

[^1]:    $\dagger$ The PCI Local-Bus Specification, Revision 2.0 should be used as a reference with this document.
    $\ddagger$ IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture
    ThunderLAN and Adaptive Performance Optimization are trademarks of Texas Instruments Incorporated.
    Ethernet is a trademark of Xerox Corporation.
    Microsoft is a trademark of Microsoft Corporation.

[^2]:    NOTES: 3. PCI interface pins include VDDI, $\overline{\text { PCLKRUN }}, \overline{\text { PFRAME }}, \overline{\text { PTRDY, }} \overline{\text { PIRDY }}, \overline{\mathrm{PSTOP}}, \overline{\mathrm{PDEVSEL}}, ~ P I D S E L, ~ \overline{P P E R R}, \overline{\mathrm{PSERR}}, \overline{\mathrm{PREQ}}$,
    
    4. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
    5. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).

[^3]:    $\dagger I=$ input, $O=$ output

[^4]:    $\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output
    NOTE 1: Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

[^5]:    $\ddagger 68 x x x$ mode is always 16 bit.

[^6]:    $P A L{ }^{\circledR}$ is a registered trademark of Advanced Micro Devices Inc. Other companies also manufacture programmable array logic devices.

[^7]:    $\dagger \mathrm{I}=$ input, $\mathrm{O}=$ output, $\mathrm{E}=$ provides external-component connection to the internal circuitry for tuning
    NOTES: 1. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
    7. Pin should be tied to $V_{D D}$ with a $4.7-\mathrm{k} \Omega$ pullup resistor.

[^8]:    $\dagger I=$ input, $O=$ output

[^9]:    $\dagger$ This table describes the pointers for release 1.00 and 2.x of the TMS380C26 software.
    $\ddagger$ This address valid only for microcode release 2.x.

[^10]:    $\dagger$ This table describes the pointers for release 1.00 and 2.x of the TMS380C26 software.
    $\ddagger$ This address valid only for microcode release 2.x.

[^11]:    $\ddagger$ Denotes input/output/high-impedance state

[^12]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

[^13]:    $\dagger$ Read from FIFO2

[^14]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    §The parameters $\mathrm{IOZH}^{2}$ and IOZL include the input leakage current.
    I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[^15]:    $\dagger$ To permit the clock pulse to be utilized for reset purposes

[^16]:    § Requirement to count the clock edge as one of at least four needed to reset a FIFO

[^17]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    § This is the supply current when each input is at one of the specified TTL. voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.

[^18]:    $\dagger \mathrm{X} 1$ register holds the offset for $\overline{\mathrm{AEB}} ; \mathrm{Y} 1$ register holds the offset for $\overline{\mathrm{AFA}}$.
    $\ddagger \mathrm{X} 2$ register holds the offset for $\overline{\mathrm{AEA}} ; \mathrm{Y} 2$ register holds the offset for $\overline{\mathrm{AFB}}$.

[^19]:    $\ddagger$ To permit the clock pulse to be utilized for reset purposes

[^20]:    $\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
    $\ddagger$ This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or $\mathrm{V}_{\mathrm{CC}}$.
    $\S$ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 5).

[^21]:    Widebus and OEC are trademarks of Texas Instruments Incorporated.

[^22]:    Widebus is a trademark of Texas Instruments Incorporated.

[^23]:    $\ddagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
    §This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or $\mathrm{V}_{\mathrm{CC}}$.

[^24]:    Widebus and EPIC-IIB are trademarks of Texas Instruments incorporated.

[^25]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ Skew values are applicable for through mode only.

[^26]:    * On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

    NOTE 2: Unused or floating pins (input or $/ / O$ ) must be held high or low.

