

# HardWire Data Book



Xilinx, XACT, XC2064, XC3090, XC4005, and XC-DS501 are registered trademarks of Xilinx. All XC-prefix product designations, XACT-Performance, XAPP, X-BLOX, XChecker, XDM, XDS, XEPLD, XFT, XPP, XSI, BITA, CLC, Configurable Logic Cell, Dual Block, FastCLK, HardWire, LogicProfessor, LCA, Logic Cell, MicroVia, PLUSASM, UIM, VectorMaze, and ZERO+ are trademarks of Xilinx. The Programmable Logic Company and The Programmable Gate Array Company are service marks of Xilinx.

IBM is a registered trademark and PC/AT, PC/XT, PS/2 and Micro Channel are trademarks of International Business Machines Corporation. DASH, Data I/O and FutureNet are registered trademarks and ABEL, ABEL-HDL and ABEL-PLA are trademarks of Data I/O Corporation. SimuCad and Silos are registered trademarks and P-Silos and P/ C-Silos are trademarks of SimuCad Corporation. Microsoft is a registered trademark and MS-DOS is a trademark of Microsoft Corporation. Centronics is a registered trademark of Centronics Data Computer Corporation. PAL and PALASM are registered trademarks of Advanced Micro Devices, Inc. UNIX is a trademark of AT&T Technologies, Inc. CUPL is a trademark of Logical Devices, Inc. Apollo and AEGIS are registered trademarks of Hewlett-Packard Corporation. Mentor and IDEA are registered trademarks and NETED, Design Architect, QuickSim, QuickSim II, and EXPAND are trademarks of Mentor Graphics, Inc. Sun is a registered trademark of Sun Microsystems, Inc.

SCHEMA II+ and SCHEMA III are trademarks of Omation Corporation. OrCAD is a registered trademark of OrCAD Systems Corporation. Viewlogic, Viewsim, and Viewdraw are registered trademarks of Viewlogic Systems, Inc. CASE Technology is a trademark of CASE Technology, a division of the Teradyne Electronic Design Automation Group. DECstation is a trademark of Digital Equipment Corporation. Synopsys is a registered trademark of Synopsys, Inc. Verilog is a registered trademark of Cadence Design Systems, Inc. Xilinx does not assume any liability arising out of the application or use of any product described herein; nor does it convey any license under its patents, copyrights, or maskwork rights or any rights of others.

Xilinx reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply the best product possible. Xilinx will not assume responsibility for the use of any circuitry described herein other than circuitry entirely embodied in its products. Xilinx devices and products are protected under one or more of the following U.S. Patents: 4,642,487; 4,695,740; 4,706,216; 4,713,557; 4,746,822; 4,750,155; 4,758,985; 4,783,607; 4,820,937; 4,821,233; 4,835,418; 4,853,626; 4,855,619; 4,855,669; 4,902,910; 4,940,909; 4,967,107; 5,012,135; 5,023,606; 5,028,821; 5,047,710; 5,068,603; 5,140,193; 5,148,390; 5,155,432; 5,166,858; 5,224,056; 5,243,238; 5,267,187; 5,224,056; 5,245,277; RE 34,363 and RE 34,444. Xilinx, Inc. does not represent that devices shown or products described herein are free from patent infringement or from any other third-party right. Xilinx assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such applications without the written consent of the appropriate Xilinx officer is prohibited.



## **SECTION TITLES**

1 Xilinx HardWire Overview

2 HardWire Product Descriptions and Specifications

3 Packages

4 Mask Options

5 Forms

6 Index, Sales Offices

## 

## **TABLE OF CONTENTS**

1	Xilinx HardWire Overview	
	Overview	1-1
2	HardWire Product Descriptions and Specifications	
	XC4400 HardWire LCA Family	2-1
	XC4300 HardWire LCA Family	2-13
	XC3300A, XC3300L, XC3400A HardWire LCA Families	2-29
	XC3300 HardWire LCA Family	2-57
	XC2318 HardWire LCA Family	2-85
3	Packages	
	Physical Dimensions	3-1
4	Mask Options	
	XC4300 Mask Options	4-1
	XC3300A/L, XC3400A Mask Options	4-2
	XC3300 Mask Options	4-3
	XC2318 Mask Options	4-4
5	Forms	
	Initial Design Submittal	5-1
	XC4400 Design Verification	5-2
	XC4300 Design Verification	5-3
	XC3400/XC3300A Design Verification	5-4
	XC3300L Design Verification	5-5
	XC3300 Design Verification	5-6
	XC2318 Design Verification	5-7
	Custom Mark Request	5-8
	Pre-production Release	5-9
	Prototype Approval	5-10
6	Index, Sales Offices	
	Index	6-1
	Sales Offices	6-3

## 

## **SECTION 1**

## **1** Xilinx HardWire Overview

- 2 HardWire Product Descriptions and Specifications
- 3 Packages
- 4 Mask Options
- 5 Forms
- 6 Index, Sales Offices



## Xilinx HardWire Overview

### Table of Contents

Advantages of Using Xilinx HardWire ..... 1-1



#### Advantages of Using Xilinx HardWire

Xilinx programmable solutions offer customers a unique time-to-market and ease-of-development advantage for today's complex system design. Combining the proven benefits of Xilinx Programmable technology with Xilinx' HardWire mask programmed technology provides customers with a no-risk, 100% pin-for-pin compatible path to dramatic cost reductions. Other conversion methodologies require customer engineering resources and are inherently risky.

#### **Choosing the HardWire Option**

Whenever a system incorporating Xilinx FPGA's ramps to high production volumes, the HardWire mask programmable solution should be the first consideration for cost reduction. Because the HardWire implementation dramatically reduces the die size by removing programmable elements, the resulting device is much smaller. Often, it is more than 50% less than the equivalent FPGA. Xilinx converts the FPGA design database (.LCA file), which contains all the elements of the verified FPGA design to a HardWire implementation that preserves functionality and all of the nets, pinouts and relative timing of the FPGA. Xilinx conversion requires very little customer involvement, no additional tools, simulations, vectors or test development. Usually, the design can be reviewed within days, and conversion takes 4 weeks to production ready prototypes.

No simulation files or test vectors are required to complete the HardWire device. The customer receives production ready 100% tested devices in the same package as the equivalent Xilinx FPGA. The HardWire design is "selfverifying". Because Xilinx uses the actual .LCA file for conversion, the verified physical database of the design is preserved. 100% fault coverage is guaranteed with Xilinx proprietary ATG.

#### The HardWire Product Family

For every Xilinx FPGA family, there is a corresponding HardWire Device. HardWire device and packaging specifications match the FPGA specifications.

As listed in table 1-1, the HardWire product chart, there are a range of products available. For an FPGA developed using Xilinx XC4000 family, there are two HardWire options. The XC4400 family is based on Xilinx advanced technology. It is most beneficial for higher volume applications. For applications where low volumes (as low as 1500 pieces per year) are indicated, and where a low NRE is required, the XC4300 family will provide the best fit. Xilinx also supports the low-power 3.3 V XC3000L families, the enhanced features of the "A" families as well as the low cost XC4010D device.

For all products, industrial temperature grades are available.

#### HardWire versus Full ASIC Gate Array Implementation

Converting a device from FPGA to HardWire has many advantages over gate array redesign. The most important is that Xilinx HardWire methodology requires NO ADDI-TIONAL CUSTOMER ENGINEERING to convert the FPGA design into a fully tested, completely verified device.

This is because the .LCA file is the actual physical data base that has been previously created and verified in the process of developing the customer FPGA design. Xilinx has the only methodology that preserves all attributes of the original physical data base file. If the design is mapped to a third party library for conversion at the schematic level to another technology, the design must be reverified and a new database must be verified and prototyped. Third party implementation will change the placement, routing and can change the performance of the original device. When this happens, the device needs to be reverified to be certain that the functionality and performance are still intact.

#### **Reverifying the Design**

In conventional gate array conversion (redesign), after the schematic is translated or recaptured, the design must be reverified. The process of reverifying a design is rigorous and time consuming. Functional simulation vectors need to be created, and the device must be exhaustively simulated before and after place and route. In addition, testability must be considered and a suitable test methodology must be developed.

#### Fault Coverage and Test Vectors

All designs need to be testable. In a traditional gate array or conversion the designer is required to build in testability and generate test vectors that verify chip performance by excercising as much of the chip's circuitry as possible. Most designers strive for >95% fault coverage but may settle for less, because the iterative process is extremely time consuming and increases exponentially as fault coverage increased. Any third party conversion from an FPGA to gate array or other similar technology will require test vector generation. Most customers want the designers to create the vectors. because they are the individuals most familiar with the design implementation. This method ties up valuable design resources and reverses the value of the original decision to use FPGAs for their ease of design and timeto-market advantages. The other method is to contract the conversion or gate array vendor to create the test vectors. This method can be a time consuming and expensive process, since vendors usually charge by the vector. In some cases, conversion or gate array vendors will accept a design without test vectors, but the customer accepts all the liability of determining whether the resulting device is production worthy. In today's competitive market, not many customers can afford the risk of possible respins if the design doesn't work.

Converting from a Xilinx programmable to a HardWire device requires NO TEST VECTOR GENERATION. In the XC3400, XC4300 and XC4400 families, full JTAG implementation is available. Xilinx guarantees 100% fault cov-

erage through a proprietary ATG methodology. All HardWire devices are 100% fully guaranteed to work in the customer's system.

#### Packaging and Silicon Considerations

Another unique feature of Xilinx ability to convert volume FPGA devices to HardWire LCAs is that all of the physical attributes of the HardWire device are virtually identical to the FPGA. Xilinx uses the same qualified fabrication facilities for both the FPGA and HardWire devices. The same IC process and even the same package and assembly facilities are used. This allows customers to circumvent costly and time consuming requalification efforts. When the product containing the HardWire device nears end-oflife, customers can switch back to the FPGA to avoid endof-life excess inventory of custom product.

Converting from a Xilinx FPGA to anything but a Xilinx HardWire device means a change to silicon, packaging, assembly and test. Each of these changes add an element of risk into the qualification process.

PLD Family	H/W Equivalent	Minimum Order Quantity (Ku)	Minimum Shipment (Ku)
	XC4403	10	2
	XC4403H	10	2
	XC4405	10	2
	XC4405H	5	1
	XC4406	5	1
XC4000	XC4408	5	1
	XC4410	5	1
	XC4410D	5	1
	XC4413	3.5	1
	XC4425	2.5	0.5
	XC4495	10	2
	XC4303	6	2
	XC4305	4	1
	XC4310	1.5	0.4
	XC3330	10	2
XC3000	XC3342	6	1
	XC3390	4	0.5
	XC3330L	10	2
XC3000L	XC3342L	6	1
	XC3390L	4	0.5
	XC3330A	10	2
XC3000A	XC3342A	6	1
	XC3390A	4	0.5
	XC3430A	10	2
XC3100A	XC3442A	6	1
	XC3490A	4	0.5
XC2000	XC2318	7	2

Table 1-1. HardWire Product Chart



**SECTION 2** 

1 Xilinx HardWire Overview

## **2 HardWire Product Descriptions and Specifications**

- 3 Packages
- 4 Mask Options
- 5 Forms
- 6 Index, Sales Offices



### Table of Contents

XC4400 HardWire LCA Family	2-1
XC4300 HardWire LCA Family	2-13
XC3300A, XC3300L, XC3400A HardWire LCA Families	.2-29
XC3300 HardWire LCA Family	2-57
XC2318 HardWire LCA Family	2-85

## XILINX<sup>®</sup>

### XC4400 HardWire<sup>™</sup> LCA Family

#### Preliminary

#### Features

- Mask-programmed versions of Programmable Logic Cell Arrays (LCA) FPGA
  - Specifically designed for easy XC4000H and XC4000 series FPGA conversions
  - Significant cost reduction for high volume applications
  - Transparent conversion from FPGA device
  - On-chip scan-path test registers
  - High performance CMOS process
  - Meets XC4000 series -4 speeds (system clock rates of 60-70 MHz)
  - On-chip RAM
- Easy conversion with guaranteed results
  - No customer engineering resource required
  - Fully pin-for-pin compatible
  - Supports most popular package types
  - Same specifications and architecture as programmable FPGA devices
  - Up to 25,000 gate complexity
  - All nets and CLBs preserved
  - FPGA .LCA file used to generate production ready prototypes
  - Prototypes built on production fab line, fully tested to production specification in four weeks

#### **Product Specification**

#### Description

The XC4000 FPGA family provides a group of highperformance, high-density digital integrated circuits. The result of experience gained with two successful FPGA families (XC2000 and XC3000), the XC4000 family provides a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile and abundant routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). The general structure of an LCA device is shown in Figure 1.

The XC4400 HardWire LCA are advanced mask-programmed versions of the XC4000 programmable devices. In high-volume applications where the design is stable, the programmable FPGA devices used for prototyping and initial production can be replaced by their HardWire LCA equivalents. This offers a significant cost reduction with virtually no risk or engineering resources required.

In a programmable FPGA device, the logic functions and interconnections are determined by the configuration program data, loaded and stored in internal static-memory cells. The HardWire device has the identical functional architecture as the programmed FPGA device it replaces. In the HardWire device, the logic is optimized for area but maintains the relative CLB placement and logic as the programmed LCA.

Xilinx manufactures the HardWire device using the information from the programmed FPGA design file. Since the

HardWire	Replacement for	Speed Grade	File						Pac	kages					
Device	Pin-Compatible Programmable	of HardWire	Submitted to Xilinx		PLCC			TQFP/VQFP				PQFP			
	Device	Conversion*		Number of Pins	44	68	84	64	100	144	176	100	160	208	240
XC4402	XC4002	-4	XC4002.LCA		-	-	-	-	64	-	-	64	-	-	-
XC4403	XC4003	-4	XC4003.LCA		-	-	80	-	96	-	-	96	-	-	-
XC4403H	XC4003H	-4	XC4003H.LCA		-	-	-	-	-	-	-	-	156	-	-
XC4405	XC4005	-4	XC4005.LCA	Number	-	-	80	-	-	-	-	96	112	-	-
XC4405H	XC4005H	-4	XC4005H.LCA	of I/Os	-	-	-	-	-	-	-	-	156	172	-
XC4406	XC4006	-4	XC4006.LCA	011/00	-	-	80	-	-	-	-	96	128	-	-
XC4408	XC4008	-4	XC4008.LCA		-	-	-	-	-	140	-	96	144	144	-
XC4410	XC4010/D	-4	XC4010.LCA		-	-	-	-	-	-	-	96	156	160	-
XC4413	XC4013	-4	XC4013.LCA		-	-	-	-	-	-	-	-	156	192	192
XC4425	XC4025	-4	XC4025.LCA			-	-	-	-	-	-	-	-	-	232
* Consult fa	AU4U25	-4	XU4025.LUA			-	-	-	-	-	-	-	-	-	23

Consult factory for information if faster speed grades are required.

HardWire device is both pinout and architecturally identical to the programmable FPGA device, it is easily created without all the costly and time-consuming customer engineering activity that other semicustom solutions would require – no redesign time, no expensive and time-consuming simulation runs, no place and route, no test-vector generation. Xilinx proprietary software checks the design and maintains timing relationships as well as automatically generating test vectors. The combination of the programmable FPGA device and the HardWire LCA offers the fastest and easiest way to get a new product to market, while ensuring low cost, low risk, and high-volume cost reduction.

#### XC4400 Compared to XC3300

For those readers already familiar with the XC3300 family of Xilinx HardWire LCAs, here is a concise list of the major new features in the XC4400 family.

- CLB has two **independent** 4-input function generators. A **third** function generator combines the outputs of the two other function generators with a ninth input. All function inputs are swappable, all have full access; none are mutually exclusive.
- CLB has very fast arithmetic carry capability.
- CLB function generator look-up table can also be used as high-speed **RAM.**
- CLB flip-flops have asynchronous set or reset.
- CLB has four outputs, two flip-flops, two combinatorial.
- CLB connections symmetrically located on all four edges.

- IOB has more versatile clocking polarity options.
- IOB has programmable input set-up time: long to avoid potential hold time problems, short to improve performance.
- IOB has Long Line access through its own TBUF.
- XC4400 can sink up to 24 mA and source up to 12 mA per output.

IEEE 1149.1- type boundary scan is supported in the I/O.

Wide decoders on all four edges of the LCA.

#### Increased number of interconnect resources.

- All CLB inputs and outputs have access to most interconnect lines.
- Switch Matrices are simplified to increase speed.
- Eight global nets can be used for clocking or distributing logic signals.
- **TBUF** output configuration is more versatile and 3-state control less confined.

**Program** is single-function input pin, overrides everything. **INIT pin** also acts as Configuration Error output.

- Start-up can be synchronized to any user clock (this is a configuration option).
- No Powerdown, but instead a **Global 3-state input** that does not reset any flip-flops.

No on-chip crystal oscillator amplifier.

Configuration Clock can be increased to 8 MHz.

Parameter	XC4400	XC3300	XC2300
Max number of flip-flops	2560	928	174
Max number of user I/O	256	144	74
Max number of RAM bits	32,768	0	0
Function generators per CLB	3	2	2
Number of logic inputs per CLB	9	5	4
Number of logic outputs per CLB	4	2	2
Number of low-skew global nets	8	2	2
Dedicated decoders	yes	no	no
Fast carry logic	yes	no	no
Internal 3-state drivers	yes	yes	no
Output slew-rate control	yes	yes	no
Power-down option	no	yes	yes
Crystal oscillator circuit	no	yes	yes

Comparison of Xilinx HardWire LCA Families



Figure 1. Logic Cell Array Structure

#### Architectural Overview

The XC4400 family achieves high speed through advanced semiconductor technology and through improved architecture, and supports system clock rates of 60 to 70 MHz. Compared to older Xilinx FPGA families, the new family is more powerful, offering on-chip RAM and wide-input decoders. It is more versatile in its applications, and design cycles are faster due to a combination of increased routing resources and more sophisticated software. And last, but not least, it more than doubles the available complexity, up to the 25,000-gate level.

As shown in Figure 1, the HardWire LCA has the same architecture as the programmable FPGA device it replaces. The perimeter of I/O Blocks (IOBs) provides an interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The interconnect resources are programmed to form networks carrying logic signals among blocks, analogous to printedcircuit-board traces connecting SSI/MSI packages.

#### I/O Block

Each user-defined IOB, shown in Figure 3, provides an interface between the external package pin and the internal user logic. It can be defined for input, output or bidirectional signals. The IOB is identical to that used in the programmable LCA device. There are a wide variety of I/O options available to the user.

#### Summary of I/O Options

Inputs

- Direct
- Latched/registered
- Programmable pull-up/pull-down resistor

Outputs

- Direct/registered
- Inverted/not inverted
- 3-state/on/off
- · Full speed/slew limited
- 3-state/output enable (active Hi or Lo)
- Programmable pull-up/pull-down resister

See *The XC4000 Data Book* for more details on IOB operation.

#### **Configurable Logic Block**

The array of Configurable Logic Blocks (CLBs) provides the functional elements from which the user's logic is constructed. The powerful and flexible XC4000/4400 CLB provides more capability than previous generations of LCA devices, resulting in more "effective gates per CLB." See Figure 4.







Figure 3. I/O Block



Figure 4. Simplified Block Diagram of XC4000 Configurable Logic Block

The XC4400 family is similar to the XC4300 with further silicon area optimization. It maintains the same fundamental HardWire philosophy of guaranteed compatibility so that no re-engineering of the design in the conversion process is necessary. The customer engineers the FPGA design once, and Xilinx provides a low-cost, high-volume production solution with no extra work from the customer. In contrast, most gate array conversion path requires significant re-engineering.

The XC4400 HardWire technology further optimizes silicon area by removing all unused logic in a CLB, and removing any unused CLBs. In fact, all unused FPGA features are eliminated in the XC4400. However, using our DesignLock<sup>™</sup> technology, the implementation of the CLB (including placement and routing) are maintained. This unique conversion process also eliminates the need for timing simulation. Timing is guaranteed through our Design Review process with the aid of our proprietary software. The versatility of the CLB function generators improves system speed significantly. In addition, the CLB can pass the combinatorial outputs to the interconnect network, and can also store the combinatorial results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well. The flip-flops can be used as registers or shift registers without blocking the function generators from performing a different, perhaps unrelated, task. This increases the functional density of the device.

See The *XC4000 Data Book* for more information on Configurable Logic Blocks.

#### Interconnect

User-defined interconnect resources in the LCA provide routing paths to connect inputs and outputs of the I/O and logic blocks into logic networks.

The speed of the interconnect paths of the HardWire LCA is significantly faster, since all interconnections are fixed metal connections.

#### **Architectural Enhancements**

Compared to older LCA families, XC4400 HardWire LCAs provide significant enhancements. Powerful system features, as listed below, are incorporated to improve system speed, device flexibility, and ease of use.

On-Chip Memory

The XC4000/XC4400 family provides very fast on-chip RAM/ROM capability. Each CLB can be configured as a small memory block that can be combined with as many other CLBs as desired. This reduces the cost of distributed memory dramatically.

Wide Decoding

The XC4400 family has up to 16 very fast decoders located at the chip periphery, four on each chip edge. They accept I/O signals and internal signals as input and generate a very fast decoded output. This fast-decoding feature makes designing with FPGAs easier in many applications.

Fast Carry Logic

Each CLB includes high-speed carry logic. The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods, like carry generate/propagate, are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level.

The fast-carry logic opens the door to many new applications involving arithmetic operation where the previous generations of FPGAs were not fast or efficient enough. High-speed address offset calculations in microprocessors or graphics systems, and high-speed addition in digital-signal processing are two typical applications.

JTAG Boundary Scan

The XC4000/XC4400 family implements IEEE 1149.1 Boundary-scan methodology. This technique permits systems manufacturers to test their PC boards more safely, thoroughly, and efficiently, at significantly lower cost than using the traditional bed-of-nails test.

#### **Configuration Sequence**

The XC4400 has two general modes of powering-up: "Instant-On", and "Configuration Emulation." Both of these modes will be discussed in detail in the "Configuration Modes for HardWire LCAs" section.

If the customer chooses the "Instant-On" option, the XC4400 becomes operational after Power-On-Reset (POR). If the

customer chooses the "Configuration Emulation" option, the sequence of events at Power-On is as follows:

- 1. Power-On Reset (POR)
- 2. Initialization
- 3. Configuration
- 4. Startup
- 5. Operation

The first step, Power-On Reset (POR), begins as power is being applied to the device. When  $V_{CC}$  reaches approximately 3 V, and after a delay of approximately 16 ms, the HardWire LCA releases a special Power-On Reset to guarantee each flip-flop comes to a known state. During the time POR is held and up until the end point specified by the start-up sequence, the I/O buffers are 3- stated. As soon as the POR is released, an internal counter waits for a specific amount of time to guarantee power up. If the device is a master device, then the delay will be four times the delay for any slaves. This ensures that all daisy-chained slave devices will have sufficient time to power-up. The HardWire LCA then begins the Initialization stage.

The second step. Initialization, behaves differently than the programmable LCA. A XC4000 programmable FPGA will drive the INIT pin in slave mode while it is clearing its internal configuration RAM. This step is superfluous in a HardWire LCA since there is no RAM to configure. The XC4400 HardWire LCA in slave mode generates a LOW on the INIT pin for the duration of its POR, but releases it as soon as POR is complete. The XC4000 programmable LCA in master mode will wait until it has complete clearing its own memory, and then sample the INIT pin to ensure that all slaves, if any have been initialized. The master mode HardWire LCA samples the INIT pin for a High and waits in the initalization step until after its INIT pin is High. This time is normally around 250 us if an XC4000 device is present in the chain. If the customer's board has all XC4400 HardWire LCAs on the board, this time will be almost instantaneous. Following the end of the Initialization stage, the HardWire LCA proceeds to the Configuration stage.

This next step, Configuration, is detailed under the "Configuration Modes for HardWire LCAs" section.

The XC4400 HardWire LCA can be a standalone replacement of the corresponding XC4400 FPGA, as shown in the example in Figure 4a. In a daisy chain, the XC4400 is fully interchangeable with any programmable device in the chain as shown in example 2, 3, and 4 in Figure 4a. For more information on the specifics of the startup mechanism, please see the XC4000 Data Sheet.

The final stage is normal operation for the device. This is exactly as it was for the programmable LCA that the HardWire LCA is replacing.

Mode 1. As a stand alone HardWire LCA Device.

Mode 2. As a daisy chain of all HardWire LCA Devices.

Mode 3. As a HardWire LCA or programmable slave in a daisy chain with a Programmable device as a master.

Mode 4. As a HardWire LCA device acting as a Serial Master with any combination of Programmable and HardWire LCA devices as slaves.

#### Figure 4a.

The fourth step, Startup, is the normal startup sequence that programmable LCAs go through at the end of the configuration process. The Startup step is a means for the customer to control the way that the HardWire LCA transists between the configuration stage and the operational stage. The customer sets the order in which three major events take place:

- · When the DONE pin goes High
- When the Outputs are no longer 3-stated
- When the internal Global Reset is Released

The default sequence of events is: I/Os active, release of internal global reset, and Done pin High. At the end of the Startup stages, the HardWire LCA with the "Configuration Emulation" option will behave like a programmed LCA.

#### **Configuration Modes for HardWire LCAs**

#### Instant-On

The HardWire LCA provides greater flexibility than the XC4000 programmable FPGA equivalent because it supports an "Instant-On" feature. This feature permits the HardWire LCA to "Power-On" as if it were already programmed.

The "Instant-On" option may also be used in a daisy chain of LCAs. In this mode, the HardWire LCA simply passes the DIN to the DOUT pin via an internal buffer. The HardWire LCA that uses "Instant-On" may not be a master LCA device, because it does not emulate any configuration mode. The customer would have to remove the configuration bitstream for the HardWire device using this option from the storage element used for programming the LCA chain.

#### **Configuration Emulation**

The HardWire LCA is capable of emulating all of the XC4000 programmable FPGA configuration modes. The M2, M1, and M0 bit definitions are the same as the XC4000 LCA, and are listed in Table 2-1. The HardWire Mastermode LCA differs slightly from the programmable equiva-

lent in that it is not capable of changing the startup sequence. This information is fixed at the time of the Design Review with Xilinx, and can not be altered once masks have been generated. In master mode, the XC4400 HardWire LCA is capable of switching to fast 8 MHz CCLK generation, if the configuration bitstream indicates this mode. All slave-mode HardWire LCAs support the slow or fast configuration.

When the HardWire LCA is in configuration mode, it simply swallows (or ignores) the configuration data until it is 'configured'. This means that the HardWire LCA is capable of mixing with programmable LCAs in a daisy chain as shown in figure 4a. At the Design Submittal, the customer will document to Xilinx the setting of the M2, M1, and M0 bits, along with the size of the programmable LCA (e.g. XC4005A). This information will be used to determine how many bits of the bit-stream to swallow. When the XC4400 HardWire LCA begins to receive its configuration data stream, it simply counts the correct number of bits. The HardWire LCA ignores the incoming data until it has reached the end of its configuration data stream. If there is another LCA downstream, the HardWire will then begin passing data down stream until all LCAs in the chain are configured. When the last FPGA/HardWire is programmed, all the FPGA/HardWire LCAs will go into the Startup mode.

#### Table 2-1. Configuration Modes

Mode	M2	M1	MO	CCLK	Data					
Master Serial	0	0	0	output	Bi-Serial					
Slave serial	1	1	1	input	Bi-Serial					
Master Parallel up	1	0	0	output	Bvte-Wide, 00000 ↑					
Master parallel down	1	1	0	output	Byte-Wide, 3FFFF↓					
Peripheral Synchr.	0	1	1	input	Byte-Wide					
Peripheral Asynchr.	1	0	1	output	Byte-Wide					
Reserved	0	1	0		_					
Reserved	0	0	1	-	-					
Peripheral Synchronous can be considered Slave Parallel										

#### **Power Distribution**

Power for the HardWire LCA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the device, dedicated V<sub>CC</sub> and ground rings surround the logic array and provide power to the I/O drivers. An independent matrix of V<sub>CC</sub> and ground lines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1- $\mu$ F capacitor connected near the V<sub>CC</sub> and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 12-mA/ 24-mA loads under worst-case conditions may be capable of driving many times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads. The I/O Block output buffers have a slew-limited mode which should be used where output rise and fall times are not speed critical. Slew-limited outputs maintain their dc drive capability, but generate less external reflections and internal noise. A maximum total external capacitive load for simultaneous fast-mode switching in the same direction is 200 pF per power/ground pin pair. For slewrate limited outputs this total is four times larger.

#### HardWire LCA Design Considerations

It is important to observe good design practices while using HardWire LCAs. It is possible for a programmable device to "hide" some less obvious design shortcomings. However, these can manifest themselves when the design is converted to a HardWire LCA.

For example, a small glitch generated from unstable inputs to a CLB function block can be easily "swallowed" if the output is driving a long net. This is because the "pass transistors" act as a Low pass filter and this net's loads may never see the glitch. However, in a HardWire LCA, this glitch may propagate to the loads since there are only metal lines and vias in the routing path.

#### **Gated Clocks and Reset Directs**

Glitching function generators driving CLOCK and RESET DIRECT pins can inadvertently trigger flip-flops to an undesirable state. Avoid these so-called "gated" clock and reset direct nets; if unavoidable, design the logic so that the inputs are always stable and the signal changes are at least a CLB delay ( $T_{ILO}$ ) apart.

#### **Multiplexers Implemented in Function Generators**

Two input multiplexers can be easily implemented in a single F or G function generator. However, there is a possibility of a glitch if the selected signal and the selected input changes within a CLB's Tilo delay. This is generally not a problem with data and address multiplexers as long as the output is given enough time to settle; but if the multiplexer output is feeding a CLOCK and/or a RESET DIRECT pin, it is possible to toggle the register at undesired times.

The edge(s) of select signals for a CLOCK and/or RESET DIRECT multiplexers should be stable before and after the edges of the inputs. The edges should be at least a CLB ( $T_{ILO}$ ) delay apart.

#### **Race Conditions**

All race conditions in the circuit need to go through a careful analysis. Depending on the routing resources responsible for the net delays, the correct signal may always "win the race" in a programmable FPGA; however, once converted to HardWire LCA, this may not be the case. (See Figure 5.)

#### **Delay Generators**

Using the routing resources as delay lines in programmable FPGAs is undesirable. In HardWire LCAs, it is an invitation for timing problems. All submitting delay generators should be removed and the circuit redesigned before submitting it for HardWire LCA conversion.

#### **Combinational Loops**

Combinational feedback loops may cause incorrect circuit operation due to differences in routing delays. These should be avoided when ever possibe. If they must be used, the customer should report such information, including correct functional timing relationships to Xilinx.

#### **One-Shots**

One-shots, implemented by feeding Q back to the RD pin where the pulse width is determined by the RD to Q delay, will have a different pulse width in the XC4400 HardWire. Care should be taken in the use of such circuits. These circuits should be identified to Xilinx.



**One Shot Circuit** 

#### **Choppers or Differential Circuits**

Choppers or differential circuits where the pulse width is determined by the difference in delays between two reconvergent paths should not be used.



**Differential Circuits** 

#### **Ring Oscillators**

Ring Oscillators where the oscillation frequency is determined by the propagation delay time through all the inverters in the ring should not be used.

#### "Tweaked" FPGA Design

Any design technique or structure that is normally unpredictable, but is "tweaked" to work in the FPGA may not work in the XC4400 HardWire device. "Tweaking" includes deliberate lengthening of routing to meet hold time, addition of extra delay gates to lengthen a path, etc.

#### Interfacing with External Devices

Almost all LCAs interface with external devices–FIFOs, memories, processors and peripherals, etc. Handshaking with devices requires specific setup/hold times. Ample hold



time on a data bus from a programmable FPGA may no longer meet spec in HardWire LCA. An external data bus clocked by a HardWire LCA generated signal may no longer meet the system hold time requirements. This can happen because interconnects are much faster than in a programmable device. This requires you to also review the system timing specs when converting to a HardWire LCA.

In reality, all designers using LCAs (programmable or HardWire) face the same issues. Due to improvements in process and circuit design, a part specified at -6 today may actually be running as fast as -5 or even close to -4 in the future. Xilinx does NOT guarantee a part against minimum timing specs. A "glitch" that was swallowed in a device today may crop up in a future device due to faster pass transistors in the routing paths. When using any Xilinx LCAs, the above issues should be addressed in the design phase.

#### Other HardWire Design Considerations

#### **Simultaneous Switching Outputs**

If the time difference between two outputs switching is less than 8 ns, those outputs are considered to be simultaneous. When several output signals are switched on at the same time, the current surge combined with wire inductance generates noise on the supply lines. The high output buffer current ( $I_{OL} = 24$  mA maximum) increases noise problems further. To minimize this noise, spare pads should be allocated to V<sub>SS</sub>.

The maximum number of simultaneous outputs is 32, provided the following three conditions are met.

- 1. The input pins are separated from the output pins.
- 2.  $V_{SS}$  pads are allocated to the pads on either side of a simultaneous output buffer.
- 3. Extra  $V_{\text{SS}}$  pads are allocated in accordance with the information below.

For example, in the case of 16 simultaneous outputs, if the external load is 50 pF and  $\rm I_{OL}$  is 12 mA, the table indicates that two  $\rm V_{SS}$  pads will be required. These should be added as shown in figure 6.

Each  $V_{DD}$  pad provide about 100 mA of simultaneous switching capability. Additional  $V_{DD}$  pads should be added accordingly.

The simultaneous switching output design rules should be observed during the FPGA design process in order for the XC4400 HardWire conversion process to go more smoothly.

#### **Pad Allocations**

#### Input Pads

Input pads, particularly clock input pads, are easily affected by noise and should be positioned away from output pads.

#### 24 mA Output Drive

There is a restriction as to which pad can be used to drive 24 mA. These pads are located in the top and bottom of the XC4400 die where special power rails are reserved. Table 2 shows which pin can be used for each device/package combination:



Figure 6. Simultaneous Switching Outputs

Number of simultaneous	Drive	Additional V <sub>ss</sub> pads							
outputs	I <sub>oL</sub> (mA)	Ext load = 50 pF	Ext load = 100 pF	Ext load = 200 pF					
	4	0	1	2					
8	12	1	2	3					
	24	1	2	4					
	4	1	2	4					
16	12	2	3	5					
	24	2	4	6					
	4	1	3	6					
24	12	2	5	7					
	24	3	6	8					
	4	2	4	8					
32	12	3	6	12					
	24	4	8	16					

Table 1. Simultaneous Switching Outputs

#### Table 2. 24 mA Output Pin Allocation

Device	Package	Pins Ca	pable of 24 mA l	Total Pins Available	
XC4002A	PC84	P1 to P11,	P33 to P53,	P75 to P84	42
	PQ100	P1 to P2,	P29 to P52,	P79 to P100	48
	VQ100	P1 to P25,	P51 to P75		50
XC4003A	PC84	P1 to P11,	P33 to P53,	P75 to P84	42
	PQ100	P1 to P2,	P29 to P52,	P79 to P100	48
	VQ100	P1 to P25,	P51 to P75		50
XC4004A	PC84	P12 to P32,	P54 to P74		42
	TQ144	P1 to P36,	P73 to P108		72
	PQ160	P4 to P37,	P81 to P120		67*
XC4005A	PC84	P12 to P32,	P54 to P74		42
	TQ144	P1 to P36,	P73 to P108		72
	PQ160	P4 to P37,	P81 to P120		67*
	PQ208	P4 to P49,	P108 to P153		80*

\* Actual number of pins available is less than the total number specified in the ranges. For example, one cannot use all 46 pins of the XC4005A PQ208 specified in the range "P108 to P153". Only 40 of them can be used.

#### XC4000/XC4400-Family Pin Assignments

Xilinx offers members of the XC4400 family in a variety of surface-mount package types, with pin counts from 84 to 240.

Each chip is offered in several package types to accommodate the available PC-board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without requiring PC-board changes.

#### **Pin Descriptions**

#### Permanently Dedicated Pins.

#### V<sub>cc</sub>

Eight or more (depending on package type) connections to the nominal +5 V supply voltage. All must be connected.

#### GND

Eight or more (depending on package type) connections to ground. All must be connected.

#### TDO

If boundary scan is used, this is the Test Data output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed.

This pin can be a user output only when called out by special schematic definitions.

#### Dedicated or Special Pins on XC4400 HardWire LCA

#### TDI, TCK, TMS

If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively, coming directly from the pads and bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed.

If the boundary-scan option is not selected, all boundary-scan functions are inhibited once configuration is completed; these pins then become user-programmable !/O.

#### PGCK1 - PGCK4

Each of four Primary Global inputs drives a dedicated internal global net with short delay and minimal skew. If not used for this purpose, any of these pins can be used as a user-programmable I/O.

#### SGCK1 - SGCK4

Each of four Secondary Global inputs can drive a dedicated internal global net that alternatively can also be driven from internal logic.

#### Unrestricted User-Programmable I/O Pins.

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. Before configuration is completed, these pins have an internal high-value pull-up resistor that defines the logic level as High.

	Pin Function									
Configuration Emulation Mode										
Pin Name	Instant-On	During Configuration	During Operation							
MO	M0/User Input <sup>(1,2)</sup>	МО	User Input <sup>(1,2)</sup>							
M1	M1/User Output <sup>(1,2)</sup>	M1	User Output <sup>(1,2)</sup>							
M2	M2/User Input <sup>(1,2)</sup>	M2	User Input <sup>(1,2)</sup>							
CCLK	HIGH - Internal Pull-up	Master: Output, Slave; Input	HIGH - Internal Pull-up							
PROGRAM	Global Reset Device	PROGRAM Input	Global Reset Device - "Reconfigure"							
DONE	User I/O	DONE Output	HIGH - Internal Pull-up							
HDC	User I/O	HDC Output	User I/O							
LDC	User I/O	LDC Output	User I/O							
INIT	User I/O	Master: INIT Input, Slave POR Output	Open Drain							
DIN	User I/O	DIN Pin	User I/O							
DOUT	User I/O	DOUT Pin	User I/O							

Notes:

1. User Pin is only accessible through special schematic I/O Macros

2. Pin does not have an associated IOB register(s)

X5477

## 

## XC4300 HardWire<sup>™</sup> LCA Family

#### **Product Specification**

#### Features

- Mask-programmed versions of Programmable Logic Cell Arrays (LCA) FPGA
  - Specifically designed for easy XC4000 series FPGA conversions
  - Significant cost reduction for high volume applications
  - Transparent conversion from FPGA device
  - On-chip scan-path test latches
  - High performance submicron (0.8  $\mu$ ) CMOS process
  - Meets XC4000 series -4 speeds (system clock rates of 60-70 MHz)
  - On-chip ultra-fast RAM
- Easy conversion with guaranteed results
  - No customer engineering resource required
  - Fully pin-for-pin compatible
  - Supports most popular package types
  - Same specifications and architecture as program mable FPGA devices
  - Up to 10,000 gate complexity
  - All nets and CLBs preserved
  - FPGA .LCA file used to generate production ready prototypes
  - Prototypes built on production FAB line, fully tested to production specification in four weeks

#### Description

The XC4000 LCA family provides a group of high-performance, high-density digital integrated circuits. The result of experience gained with two successful LCA families (XC2000 and XC3000), the XC4000 family provides a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile and abundant routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). The general structure of an LCA device is shown in Figure 1.

The XC4300 HardWire LCA are mask-programmed versions of the XC4000 programmable devices. In volume applications where the design is stable, the programmable FPGA devices used for prototyping and initial production can be replaced by their HardWire LCA equivalents. This offers a significant cost reduction with virtually no risk or engineering resources required.

In a programmable LCA device, the logic functions and interconnections are determined by the configuration program data, loaded and stored in internal static-memory cells. The HardWire LCA has the identical architecture as the programmable FPGA device it replaces. All CLBs, IOBs, interconnect topology, power distribution and so on are the same. In the HardWire LCA, the memory cells and the logic they control are replaced by metal connections. Thus the HardWire LCA is a semicustom device manufactured to provide a customer specific function, yet is completely compatible with the programmable FPGA device it replaces.

Xilinx manufactures the HardWire LCA using the information from the programmable LCA design file. Since the HardWire device is both pinout and architecturally identical to the programmable LCA device, it is easily created without all the costly and time-consuming engineering activity that other semicustom solutions would require – no redesign time, no expensive and time-consuming simulation runs, no place and route, no test-vector generation. The combination of the programmable FPGA device and the HardWire LCA offers the fastest and easiest way to get a new product to market, while ensuring low cost, low risk, and high-volume cost reduction.

	Replacement for	Approximate	File				per Pacl	kage					
HardWire Device	Pin-Compatible Programmable Device	Pin-Compatible Usable Gate Submit Programmable Device Count to Xili	Submitted	mitted PLCC		PLCC VQFP		TQFP PQFP			PGA	BGA	
Device			to Xilinx	Pins	84	100	100	144	100	160	208	191	225
XC4303	XC4002A, XC4003/A	3,000	4003.LCA		61	-	77	-	77	-	-	-	-
XC4305	XC4004A, XC4005/A	5,000	4005.LCA	<b>V</b> Os	61	-	-	112	-	112	112	-	-
XC4310	XC4006, XC4008, XC4010/D	10,000	4010.LCA		-	-	-	-	-	160	160	160	-

#### **Electrical Characteristics**

The XC4300 HardWire LCA family is form, fit and function compatible with the XC4000 FPGA family. Accordingly, all XC4300 HardWire devices meet the electrical specifications of the respective XC4000 FPGA device for the -4 Speed Grade. For specific data, please see the XC4000 section of the Xilinx Programmable Logic Data Book. Absolute Maximum Ratings, Operating Conditions, DC Characteristics, Input to Output Parameters (Pin-to-Pin) and Switching Characteristics of the -4 Speed Grade of the appropriate device type apply.

#### XC4300 Compared to XC3300

For those readers already familiar with the XC3300 family of Xilinx HardWire LCA's, here is a concise list of the major new features in the XC4300 family.

- CLB has two **independent** 4-input function generators. A **third** function generator combines the outputs of the two other function generators with a ninth input. All function inputs are swappable, all have full access; none are mutually exclusive.
- CLB has very fast arithmetic carry capability.
- CLB function generator look-up table can also be used as high-speed **RAM**.
- CLB flip-flops have asynchronous set or reset.
- CLB has four outputs, two flip-flops, two combinatorial.
- CLB connections symmetrically located on all four edges.

IOB has more versatile clocking polarity options.

IOB has programmable input set-up time: Iong to avoid potential hold time problems, short to improve performance. IOB has Long Line access through its own TBUF.

- Outputs are **n-channel only**, lower VOH increases speed, outputs do not clamp to  $V_{cc}$ .
- XC4303 and XC4305 can sink 24 mA per output; XC4310 12 mA per output

IEEE 1149.1- type boundary scan is supported in the I/O.

Wide decoders on all four edges of the LCA.

#### Increased number of interconnect resources.

All CLB inputs and outputs have access to most interconnect lines.

- Switch Matrices are simplified to increase speed.
- Eight global nets can be used for clocking or distributing logic signals.
- **TBUF** output configuration is more versatile and 3-state control less confined.

**Program** is single-function input pin, overrides everything. **INIT pin** also acts as Configuration Error output.

- Start-up can be synchronized to any user clock (this is a configuration option).
- No Powerdown, but instead a **Global 3-state input** that does not reset any flip-flops.
- No on-chip crystal oscillator amplifier.

#### Configuration Bit Stream includes CRC error checking. Configuration Clock can be increased to >8 MHz.

Configuration Clock is **fully static**, no constraint on the maximum Low time.

Parameter	XC4300	XC3300	XC2300
Max number of flip-flops	2280	928	174
Max number of user I/O	240	144	74
Max number of RAM bits	28,800	0	0
Function generators per CLB	3	2	2
Number of logic inputs per CLB	9	5	4
Number of logic outputs per CLB	4	2	2
Number of low-skew global nets	8	2	2
Dedicated decoders	yes	no	no
Fast carry logic	yes	no	no
Internal 3-state drivers	yes	yes	no
Output slew-rate control	yes	yes	no
Power-down option	no	yes	yes
Crystal oscillator circuit	no	yes	yes

Three Generations of Xilinx HardWire LCA Families



Figure 1. Logic Cell Array Structure

#### HardWire LCA Application

HardWire LCAs are designed to provide a simple, low-risk method for achieving significant cost-reductions on a highvolume design that initially used a programmable FPGA device. In the prototype and early production stages, and for low-to-moderate volume applications, the programmable FPGA device is the best choice. Later in the life cycle – when the design is stable and in high-volume production – the HardWire LCA can be used in place of the original programmable device.

Figure 2 shows the typical life cycle of a high-volume product, and illustrates the optimal way for using the programmable and HardWire devices. During the development and prototype stages, the programmable FPGA device is used.

Production is started using a programmable device and the design includes a method for storing the configuration bitstream. Using a programmable device at this stage reduces risk, assures a faster time to market, and permits design modifications to be made without obsoleting any LCA devices. After production has begun with the programmable device, the HardWire LCA can be substituted in the circuit. This may also permit removal of an EPROM used for bitstream storage.

Since the circuit board was designed initially for a programmable device, production can be switched back if the situation warrants. For example, if demand for the product increases dramatically, production can be increased in days or weeks by using programmable devices. A change can be quickly made to the product with a programmable device. There is no manufacturing lead time with off-theshelf, standard programmable devices. As another example, production can be switched to programmable devices as the product nears the end of the life cycle. This avoids end-of-life buys and the risk of obsolescence.



Figure 2. Typical High-Volume Product Life Cycle

#### HardWire Design/Production Interface

Figure 3 shows how the design, development and production activities are sequenced for both the programmable and HardWire products. Notice that no additional activity is needed for the HardWire LCA until the design is in volume production. If simulation of the FPGA design is done during development, special HardWire speed files may also be used for design verification. At that time, Xilinx makes a simple design check prior to generating the custom mask: then the HardWire prototypes are manufactured. An in-system verification is performed by the customer and the HardWire LCA is released to full production. As the architectures of the programmable FPGA device and the HardWire LCA are identical, virtually no engineering resources are needed to move from one to the other. By comparison, using a traditional masked gate array to attempt assembly of these logic functions from NAND gates to emulate the LCA device would require extensive design simulation and test development activity. A comparison of the activities required to convert to a HardWire LCA versus a standard gate array is shown in Figure 4.

#### Architectural Overview

The XC4300 family achieves high speed through advanced semiconductor technology and through improved architecture, and supports system clock rates of 60 to 70 MHz. Compared to older Xilinx FPGA families, the new family is more powerful, offering on-chip RAM and wide-input decoders. It is more versatile in its applications, and design cycles are faster due to a combination of increased routing resources and more sophisticated software. And last, but not least, it more than doubles the available complexity, up to the 10,000-gate level.

As shown in Figure 1, the HardWire LCA has the same architecture as the programmable FPGA device it replaces. The perimeter of I/O Blocks (IOBs) provides an interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The inter-

connect resources are programmed to form networks carrying logic signals among blocks, analogous to printedcircuit-board traces connecting SSI/MSI packages.

The logic functions of the blocks are implemented by lookup tables. Functional options are implemented by userdefined multiplexers. Interconnecting networks between blocks are implemented with user-defined fixed metal connections.

#### I/O Block

Each user-defined IOB, shown in Figure 5, provides an interface between the external package pin and the internal user logic. It can be defined for input, output or bidirectional signals. The IOB is identical to that used in the programmable LCA device. There are a wide variety of I/O options available to the user.

#### Summary of I/O Options

Inputs

- Direct
- Latched/Registered
- Programmable pull-up/pull-down resistor

Outputs

- Direct/registered
- Inverted/not inverted
- 3-state/on/off
- Full speed/slew limited
- 3-state/output enable (inverse)

See *The XC4000 Data Book* for more details on IOB operation.

#### Configurable Logic Block

The array of Configurable Logic Blocks (CLBs) provides the functional elements from which the user's logic is constructed. The powerful and flexible XC4000/4300 CLB provides more capability than previous generations of LCA devices, resulting in more "effective gates per CLB." See Figure 6.

### **XILINX**



Figure 3. Programmable/HardWire Design/Production Interface.



Figure 4. Design Conversion: HardWire LCA vs. Generic Gate Array.



Figure 5. I/O Block



Figure 6. Simplified Block Diagram of XC4000 Configurable Logic Block

The XC4300 CLB is identical to that used in the XC4000 family of FPGA devices. Each CLB has two flip-flops and two independent 4-input function generators. A total of thirteen CLB inputs and four CLB outputs provide access to the function generators and flip-flops. These inputs and outputs connect to the user-defined fixed metal interconnects.

The versatility of the CLB function generators improves system speed significantly. In addition, the CLB can pass the combinatorial outputs to the interconnect network, and can also store the combinatorial results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well. The flip-flops can be used as registers or shift registers without blocking the function generators from performing a different, perhaps unrelated, task. This increases the functional density of the device.

See The *XC4000 Data Book* for more information on Configurable Logic Blocks.

#### Interconnect

User-defined interconnect resources in the LCA provide routing paths to connect inputs and outputs of the I/O and

logic blocks into logic networks. Three types of metal interconnects are provided to accommodate various network-interconnect requirements:

- General purpose
- Direct connect
- · LongLines.

The topology of all these interconnect resources is identical with that of the FPGA, but the speed of the interconnect paths is significantly faster, since all interconnections are fixed metal connections.

#### Architectural Enhancements

Compared to older LCA families, XC4300 HardWire LCAs provide significant enhancements. Powerful system features, as listed below, are incorporated to improve system speed, device flexibility, and ease of use.

On-Chip Memory

The XC4000/XC4300 family provides very fast on-chip RAM/ROM capability. Each CLB can be configured as

a small memory block that can be combined with as many other CLBs as desired. This reduces the cost of distributed memory dramatically.

Wide Decoding

The XC4300 family has 16 very fast programmable decoders located at the chip periphery, four on each chip edge. They accept I/O signals and internal signals as input and generate a very fast decoded output. This fast-decoding feature makes designing with FPGAs easier in many applications.

• Fast Carry Logic

Each CLB includes high-speed carry logic. The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods, like carry generate/propagate, are meaningless even at the 16-bit level, and are of marginal benefit at the 32-bit level.

The fast-carry logic opens the door to many new applications involving arithmetic operation where the previous generations of FPGAs were not fast or efficient enough. High-speed address offset calculations in microprocessors or graphics systems, and high-speed addition in digital-signal processing are two typical applications.

• JTAG Boundary Scan

The XC4000/XC4300 family implements IEEE 1149.1 Boundary-scan methodology. This technique permits systems manufacturers to test their PC boards more safely, thoroughly, and efficiently, at significantly lower cost than using the traditional bed-of-nails test.

#### **Configuration and Start-up**

The XC4300 family of HardWire LCAs are designed to be fully compatible with their XC4000 programmable LCAdevice equivalents. While the HardWire LCAs do not require the loading of configuration data, they support a wide variety of configuration modes.

#### Configuration

The XC4300 HardWire LCA can be used as a stand-alone device or in a daisy chain with other LCA or HardWire-LCA devices. It is designed to emulate the configuration sequence of the XC4000 LCA device for most configuration modes. The HardWire LCA cannot act as the first device in a daisy-chain in Master Parallel or Peripheral Mode; however it can operate downstream from an LCA device operating in these modes. Stand-alone LCA designs using these modes are also acceptable, since the HardWire LCA provides an "instant-on" option. The "instant-on" option bypasses the normal configuration emulation sequence. This mode can also be used for systems where the normal configuration delay is not acceptable.

If "instant-on" is not selected, the user can select either the "bit-swallowing" or "no-data" option. With the bit-swallowing option, the device fully supports Serial Configuration Modes, and may be used anywhere in a daisy chain of LCA devices with no change to the configuration bitstream required. With the no-data option, the HardWire LCA does not "swallow" its own configuration data. Whatever bits are fed into the DIN pin will appear at the DOUT pin after a delay "TDIO". This mode is useful for a stand-alone HardWire LCA, or in a daisy chain where the designer wants to reduce the total number of required configuration bits.

#### Start-Up Sequence

The XC4300 HardWire LCAs are designed to emulate the start-up sequence of the FPGA devices as closely as possible, however, multiple options are available. The start-up sequence may be thought of as three stages: power-on-reset; internal clear; and configuration. There are three basic sequence options:

- Standard configuration
- Rapid reset
- Instant-on

#### Standard Configuration Sequence

An internal power-on reset circuit is triggered when power is applied. When V<sub>CC</sub> reaches approximately 3 V, the device generates a POR (power-on reset ) pulse. During the reset, the I/O output buffers are disabled and all inputs are pulled High. The POR pulse has a nominal delay of 22 ms. If the M0 pin is held Low during the POR cycle, (see chart) the POR pulse is extended to four times its nominal delay. This ensures that all daisy-chained slave devices will have sufficient time to power up.

Following the POR cycle, the HardWire LCA enters a "clearing" state. This state emulates the memory clear performed by a FPGA upon power-up. The length of the clear cycle is nominally 250 µs.

At the completion of the clear cycle the INIT pin is sampled. If the INIT pin is held Low, the "configuration" is delayed until INIT is driven High and the value of the Mode pins is latched. If the device is in Master Mode (see chart) it begins to produce CCLKs. If the device is in Slave Mode it requires CCLKs to be supplied from another device.

If "no-data" is chosen after four CCLK cycles the part is "configured" and the Done pin is released. (If the device is in a daisy chain with the DONE pins tied together the DONE pin will remain Low until all devices have completed configuration.)
MO	M1	POR	CCLK
0	Х	4X	Mstr
1	0	1X	Mstr
1	1	1X	Slv

Mode 1. As a stand alone HardWire LCA Device.



Mode 2. As a daisy chain of all HardWire LCA Devices.



Mode 3. As a HardWire LCA or programmable slave in a daisy chain with a Programmable device as a master.



Mode 4. As a HardWire LCA device acting as a Serial Master with any combination of Programmable and HardWire LCA devices as slaves.



One CCLK after the DONE pin goes High the I/Os will become active. The internal global reset is user-defined to release either one CCLK cycle before or after the I/O pins become active. A HardWire LCA operating in Master Mode will stop producing CCLKs one cycle after the I/Os become active.

If "bit-swallowing" is chosen, the device will behave exactly like a serial mode XC4000. A complete bit stream is required to configure the LCA. The full range of start-up options offered by the XC4000 are available.

#### **Rapid Reset**

The rapid-reset cycle follows the same three stages as the standard configuration sequence, however the time delays are significantly reduced. The POR pulse is shortened and is nominally 1  $\mu$ s. The clearing-state delay is also reduced to approximately 1  $\mu$ s. Following the clearing state, the configuration stage is the same as for the standard configuration sequence.

#### Instant-On

When the Instant-On option is selected, the HardWire LCA has a short POR delay of nominally 1  $\mu$ s. If the INIT pin is not held Low, the LCA goes active within an additional 1  $\mu$ s. The DONE pin goes High, the I/Os become active, and the internal global set/reset signal goes inactive. Holding the INIT pin Low delays start-up until the INIT pin is released, at which time the device goes active within 1  $\mu$ s. The CCLK pin is disabled during the entire power-up and start-up sequence.

#### Performance

The XC4300 family of HardWire LCAs are manufactured using the same high-performance  $0.8 \,\mu$  CMOS technology as the programmable-LCA device equivalents. Compared to the previous-generation 1.2- $\mu$ -process technology, this technology provides approximately a 25% improvement in performance, even before any architectural improvements are taken into account.

Actual LCA performance is determined by the timing of critical paths, including the timing for the logic and storage elements in that path and the timing of the associated interconnect. HardWire LCA logic-block performance is equal to or slightly faster than the equivalent FPGA performance, while the interconnect performance is significantly faster.

All HardWire LCAs are specified and tested for operation at the fastest equivalent FPGA speed available at the time the HardWire device is introduced. For the XC4300 family, this means all parts are guaranteed to the -4 speed grade. Since the finished HardWire product is customized for a specific customer and application, speed grading is not available.

#### Power

Power for the HardWire LCA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the device, dedicated  $V_{CC}$  and ground rings surround the logic array and provide power to the I/O drivers. An independent matrix of  $V_{CC}$  and ground lines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1- $\mu$ F capacitor connected near the V<sub>CC</sub> and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 12-mA/ 24-mA loads under worst-case conditions may be capable of driving many times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads. The I/O Block output buffers have a slew-limited mode which should be used where output rise and fall times are not speed critical. Slew-limited outputs maintain their dc drive capability, but generate less external reflections and internal noise. A maximum total external capacitive load for simultaneous fast-mode switching in the same direction is 200 pF per power/ground pin pair. For slew-rate limited outputs this total is four times larger.

# HardWire LCA Design Considerations

It is important to observe good design practices while using HardWire LCAs. It is possible for a programmable device to "hide" some less obvious design shortcomings. However, these can manifest themselves when the design is converted to a HardWire LCA.

For example, a small glitch generated from unstable inputs to a CLB function block can be easily "swallowed" if the output is driving a long net. This is because the "pass transistors" act as a Low pass filter and this net's loads may never see the glitch. However, in a HardWire LCA, the glitch may propagate to the loads since there are only metal lines and vias in the routing path.

### **Gated Clocks and Reset Directs**

Glitching function generators driving CLOCK and RESET DIRECT pins can inadvertently trigger flip-flops to an undesirable state. Avoid these so-called "gated" clock and reset direct nets; if unavoidable, design the logic so that the inputs are always stable and the signal changes are at least a CLB delay  $(T_{ILO})$  apart.

### **Multiplexers Implemented in Function Generators**

Two input multiplexers can be easily implemented in a single F or G function generator. However, there is a possibility of a glitch if the selected signal and the selected input changes within a CLB's Tilo delay. This is generally not a problem with data and address multiplexers as long as the output is given enough time to settle; but if the multiplexer output is feeding a CLOCK and/or a RESET DIRECT pin, it is possible to toggle the register at undesired times.

The edge(s) of select signals for a CLOCK and/or RESET DIRECT multiplexers should be stable before and after the edges of the inputs. The edges should be at least a CLB  $(T_{ILO})$  delay apart.

#### **Race Conditions**

All race conditions in the circuit need to go through a careful analysis. Depending on the routing resources responsible for the net delays, the correct signal may always "win the race" in a programmable FPGA; however, once converted to HardWire LCA, this may not be the case. (See Figure 8.)

#### **Delay Generators**

Using the routing resources as delay lines in programmable FPGAs is undesirable. In HardWire LCAs, it is an invitation for timing problems. All delay generators should be removed and the circuit redesigned before converting it to HardWire.

#### Interfacing with External Devices

Almost all LCAs interface with external devices–FIFOs, memories, processors and peripherals, etc. Handshaking with devices requires specific setup/hold times. Ample hold time on a data bus from a programmable FPGA may no longer meet spec in HardWire LCA. An external data bus clocked by a HardWire LCA generated signal may no longer meet the system set-up time requirements. This can happen because interconnects are much faster than in a programmable device. This requires system timing specs to be reviewed when converting to a HardWire LCA.

In reality, all designers using LCAs (programmable or HardWire) face the same issues. Due to improvements in process and circuit design, a part specified at -6 today may actually be running as fast as -5 or even close to -4 in the future. Xilinx does NOT guarantee a part against minimum timing specs. A "glitch" that was swallowed in a device today may crop up in a future device due to faster pass transistors in the routing paths. When using any Xilinx LCAs, the above issues should be addressed in the design phase.



Figure 8. Race Condition Example

# XC4000/XC4300-Family Pin Assignments

Xilinx offers members of the XC4300 family in a variety of surface-mount and through-hole package types, with pin counts from 84 to 225.

Each chip is offered in several package types to accommodate the available PC-board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without requiring PC-board changes.

# **Pin Descriptions**

#### Permanently Dedicated Pins.

V<sub>cc</sub>

Eight or more (depending on package type) connections to the nominal +5 V supply voltage. All must be connected.

#### GND

Eight or more (depending on package type) connections to ground. All must be connected.

#### CCLK

During configuration, Configuration Clock is an output of a HardWire gate array in Master mode, or an input in Slave mode.

After configuration, an internal pull-up maintains a High when the pin is not being driven.

#### DONE

This is a bidirectional signal with an optional pull-up resistor. As an output, it indicates the completion of the configuration process. The configuration mode determines the exact timing, the clock source for the Low-to High transition, and the enable status of the pull-up resistor.

As an input, DONE can be configured to delay the global initialization, or to enable the outputs.

#### PROGRAM

This is an active-Low input that forces the HardWire LCA to return to the "memory clear" stage of the start-up sequence. When PROGRAM goes High, the device finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases INIT.

# User I/O Pins that can have special functions. M0, M1

As Mode inputs, these pins are sampled before the start of configuration to determine the configuration mode to be used.

After configuration, M0 and M2 can be used as inputs, and M1 can be used as a 3-state output. These three pins have no associated input or output registers.

These pins can be user inputs or outputs only when called out by special schematic definitions.

#### TDO

If boundary scan is used, this is the Test Data output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed.

This pin can be a user output only when called out by special schematic definitions.

#### TDI, TCK, TMS

If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively, coming directly from the pads and bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed.

If the boundary-scan option is not selected, all boundaryscan functions are inhibited once configuration is completed; these pins then become user-programmable I/O.

#### HDC

During configuration, this output is held at a High level to indicate that configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

#### LDC

During configuration, this output is held at a Low level to indicate that the configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

#### INIT

Before and during configuration, this is a bidirectional signal. An external pull-up resistor is recommended.

INIT is an active-Low open-drain output that is held Low during the Power-On Reset cycle and during the clearing state of the start-up sequence. It can be used to hold the device in the internal WAIT state before the start of configuration.

During configuration, a Low on this output indicates that a configuration-data error has occurred. After configuration, this is a user-programmable I/O.

#### PGCK1 - PGCK4

Each of four Primary Global inputs drives a dedicated internal global net with short delay and minimal skew. If not used for this purpose, any of these pins can be used as a user-programmable I/O.

#### SGCK1 - SGCK4

Each of four Secondary Global inputs can drive a dedicated internal global net that alternatively can also be driven from internal logic.

#### DIN

During Slave or Master Serial configuration, this pin is used as a serial-data input. After configuration, DIN is a user-programmable I/O pin.

#### DOUT

During configuration, this pin is used to output serialconfiguration data to the DIN pin of a daisy-chained slave.DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input. After configuration, DOUT is a user-programmable I/O pin.

# Unrestricted User-Programmable I/O Pins. I/O

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. Before configuration is completed, these pins have an internal high-value pull-up resistor that defines the logic level as High.

For a discussion on device testability, see the XC3330A/L and XC3400 Datasheets.

### **Ordering Information**



# XC4303 Pinouts

Pin	DC94	PO100	Bound
VCC	2	02	Juan
	2	92	
	3	93	32
1/O (A9)	4	94	30
1/0	-	95	38
1/0	-	90	41
1/O (A10)	5	97	44
1/0 (ATT)	0	90	4/
1/() (A12)	7	99	50
1/O (A12)	8	100	53
-	-	-	-
_	-	-	-
I/O (A14)	9	1	56
SGCK1 (A15.I/O)	10	2	59
VCC	11	3	-
GND	12	4	-
PGCK1 (A16, I/O)	13	5	62
I/O (A17)	14	6	65
-	~	-	-
	-	_	-
I/O (TDI)	15	7	68
I/O (TCK)	16	8	71
-	-	-	-
I/O (TMS)	17	9	74
1/0	18	10	77
I/O	-	-	80
I/O	-	11	83
I/O	19	12	86
I/O	20	13	89
GND	21	14	-
vcc	22	15	-
I/O	23	16	92
I/O	24	17	95
I/O	-	18	98
1/0	-	-	101
I/O	25	19	104
I/O	26	20	107
I/O	27	21	110
I/O	-	22	113
	-	-	-
I/O	28	23	116
SGCK2 (I/O)	29	24	119
O (M1)	30	25	122
GND	31	26	-
I (M0)	32	27	125†
VCC	33	28	-
I (M2)	34	29	126 <sup>†</sup>
PGCK2 (I/O)	35	30	127
I/O (HDC)	36	31	130
_	-	-	-
-	-	-	-
I/O	-	32	133
I/O (LDC)	37	33	136
1/0	38	34	139
I/O	39	35	142
I/O	-	36	145
I/O	-	37	148
I/O	40	38	151
I/O (ERR, INIT)	41	39	154
VCC	42	40	-

Pin			Bound
Description	PC84	PQ100	Scan
GND	43	41	-
I/O	44	42	157
I/O	45	43	160
I/O	-	44	163
1/0	-	45	166
1/0	46	46	169
1/0	47	40	170
1/0	4/	47	172
1/0	48	48	175
1/0	49	49	178
-	-	-	-
	-		-
I/O	50	50	181
SGCK3 (I/O)	51	51	184
GND	52	52	-
DONE	53	53	-
VCC	54	54	-
PROG	55	55	-
I/O (D7)	56	56	187
	50	57	100
F GUN3 (#U)		- 57	190
	+ -	-	-
-	-	-	-
I/O (D6)	58	58	193
I/O	-	59	196
I/O (D5)	59	60	199
I/O (CS0)	60	61	202
1/0	-	62	205
I/O	-	63	208
I/O (D4)	61	64	211
<u>""" (B ()</u>	62	65	214
<u> </u>	62	66	214
	64	67	-
GND	04	67	-
I/O (D3)	65	68	217
I/O (RS)	66	69	220
1/0		70	223
I/O	-	-	226
I/O (D2)	67	71	229
I/O	68	72	232
I/O (D1)	69	73	235
I/O (RCLK-BUSY/RDY)	70	74	238
-	_	_	_
	71	75	241
	70	70	241
SGUR4 (DUUT, I/U)	12	/6	244
CCLK	73	77	-
VCC	74	78	-
O (TDO)	75	79	-
GND	76	80	-
I/O (A0, WS)	77	81	2
PGCK4 (A1, I/O)	78	82	5
	_	-	-
	-	-	-
1/O (CS1 A2)	79	83	8
1/0 (031, A2)	00	24	11
1/O (A3)	80	04	
I/U (A4)	81	85	14
I/O (A5)	82	86	17
I/O	-	87	20
I/O	-	88	23
I/O (A6)	83	89	26
I/O (A7)	84	90	29
GND	1	91	-

Indicates unconnected package pins.
 † Contributes only one bit (.i) to the boundary scan register.
 Boundary Scan Bit 0 = TDO.T
 Boundary Scan Bit 247 = BSCANT.UPD

Pin				Bound
Description	PC84	PQ160	PQ208	Scan
VCC	2	142	183	-
I/O (A8)	3	143	184	44
I/O (A9)	4	144	185	47
I/O	-	145	186	50
I/O	-	146	187	53
-	-	-	188*	-
-	-	-	189*	-
I/O (A10)	5	147	190	56
I/O (A11)	6	148	191	59
/O	-	149	192	62
1/0		150	102	65
GND	-	150	100	05
GND	-	151	194	-
-	-	-	195	-
-	-	-	196	-
	-	152	197*	-
-	-	153"	198"	-
I/O (A12)	7	154	199	68
I/O (A13)	8	155	200	71
-	-	-	-	-
1/O	-	156	201	74
 //O	-	157	202	77
I/O (A14)	9	158	203	80
SGCK1 (A15 1/0)	10	150	203	82
JOUNT (A15, I/U)	10	159	204	0.3
VCC	11	160	205	-
-	-	-	206*	-
-	-	-	207*	-
	-	-	208*	-
-	-	-	1*	-
GND	12	1	2	
-	-	-	3*	-
PGCK1 (A16 1/0)	13	2	4	86
I GORT (A10, 1/O)	14	2	5	80
10 (A17)	14		5	69
1/0	-	4	6	92
1/0	-	5	7	95
-	-	-	-	-
I/O (TDI)	15	6	8	98
I/O (TCK)	16	7	9	101
-	-	8*	10*	-
_	-	9*	11*	-
			12*	
_			13*	-
	<u> </u>		13	-
GND	-	10	14	-
I/O	-	11	15	104
I/O	-	12	16	107
I/O (TMS)	17	13	17	110
1/0	18	14	18	113
-	-	- 1	19*	-
_	-	-	20*	-
	+ -	15		110
1/O	<u>├</u>	10	21	110
10		10	22	119
VO	19	17	23	122
1/O	20	18	24	125
GND	21	19	25	-
VCC	22	20	26	-
I/O	23	21	27	128
I/O	24	22	28	131
I/O	-	23	29	134
I/O	-	24	30	137
-	-	-	31*	-
-	-	-	32*	-
1/0	25	25	22	140
"U	25	25	33	140
VO	26	26	34	143
VO	-	27	35	146
I/O		28	36	149
GND	-	29	37	-
-	-	-	38*	
-	-	-	39*	-
-	1	30*	40*	-
_	- 1	31*	41*	
	27	22	41	152
<u>"0</u>	- 21	32	42	152
	+ -	33	43	155
L/O	- 1	34	44	158

# XC4305 Pinouts

\_

Pin	<b></b>			Bound
Description	PC84	PQ160	PQ208	Scan
1/0	-	35	45	161
-	-	-	-	-
I/O	28	36	46	164
SGCK2 (I/O)	29	37	47	167
O (M1)	30	38	48	170
GND	31	39	49	-
I (M0)	32	40	50	173†
-	-		51	-
	-	-	52 52*	-
_		_	54*	_
VCC	33	41	55	-
I (M2)	34	42	56	174†
PGCK2 (I/O)	35	43	57	175
I/O (HDC)	36	44	58	178
I/O	-	45	59	181
-	-	-	-	-
I/O	-	46	60	184
I/O	-	47	61	187
I/O (LDC)	37	48	62	190
-	-	49*	63*	-
-	-	50*	64*	
	-	-	65	-
-	-	-	66*	-
GND		51	67	-
I/O	-	52	68	193
1/0	-	53	69	196
1/0	38	54	70	199
10	39	55	/1	202
-		-	72*	
-		-	73	-
1/0		57	74	205
1/0	40	58	75	208
	40	59	77	214
VCC	42	60	78	
GND	43	61	79	_
1/0	40	62	80	217
1/O	45	63	81	220
I/O	-	64	82	223
I/O	-	65	83	226
-	-	-	84*	-
-	-	-	85*	-
1/O	46	66	86	229
I/O	47	67	87	232
I/O	-	68	88	235
I/O	-	69	89	238
GND	-	70	90	-
-	-	-	91*	-
-	-	-	92*	-
-	-	71*	93*	-
-	-	72*	94*	-
I/O	48	73	95	241
1/O	49	74	96	244
I/O	-	75	97	247
1/0		76	98	250
1/0	50	77	99	253
SGUK3 (I/U)	51	78	100	256
GND	52	/9	101	-
	-	-	102	<u> </u>
DONE	53	80	103	-
			104	
VCC	54	81	106	<u> </u>
-	- 54		107*	
PROG	55	82	108	-
I/O (D7)	56	83	109	259
PGCK3 (I/O)	57	84	110	262
VO	- 1	85	111	265
-	-	- 1	-	-
1/0	-	86	112	268
I/O (D6)	58	87	113	271
	• • • • • • • • • • • • • • • • • • • •		•	

Pin				Bound
Description	PC84	PQ160	PQ208	Scan
I/O	-	88	114	274
-	-	89"	115"	-
_	-	89	115	-
	-	901	117*	
-	-	-	118*	-
GND	-	91	119	-
I/O	-	92	120	277
VO	-	93	121	280
I/O (D5)	59	94	122	283
I/O (CS0)	60	95	123	286
	-	-	124*	-
-	-	-	125	-
1/0		90	120	289
I/O (D4)	61	98	128	295
VO	62	99	129	298
VCC	63	100	130	-
GND	64	101	131	-
I/O (D3)	65	102	132	301
1/O (RS)	66	103	133	304
I/O	-	104	134	307
I/O	-	105	135	310
-	-	-	136*	-
_	-	-	137*	-
I/O (D2)	67	106	138	313
1/0	68	107	139	316
1/0	-	108	140	319
CND	-	109	141	322
GND	-	110	142	-
	-	-	143	-
_	-	111*	145*	-
-	-	112*	146*	-
I/O (D1)	69	113	147	325
I/O (RCLK-BUSY/RDY)	70	114	148	328
I/O	-	115	149	331
-	-	-	-	-
I/O	-	116	150	334
I/O (D0, DIN)	71	117	151	337
SGCK4 (DOUT, I/O)	72	118	152	340
CCLK	73	119	153	-
VCC	74	120	154	-
-	-	-	155*	-
-	-	-	156	-
-		-	157	-
-	-	-	158	-
	/5	121	159	-
	76	122	160	-
PGCK4 (A1 I/O)	79	123	162	5
1/O	- 10	125	163	8
-	-	-	-	-
I/O	-	126	164	11
I/O (CS1,A2)	79	127	165	14
I/O (A3)	80	128	166	17
-	-	129*	167*	-
-		130*	168*	-
-		-	169"	
-		-	1/0	
GND		131	170	-
1/0	-	132	172	20
	-	124	174	23
1/O (A4)	10	134	175	20
-			176*	-
-	-	136*	177*	-
VO	- 1	137	178	32
٧O	-	138	179	35
I/O (A6)	83	139	180	38
I/O (A7)	84	140	181	41
GND	1	141	182	-

\* Indicates unconnected package pins.

Boundary Scan Bit 0 = TDO.T

# XC4310 Pinouts

Pin				Boundary
Description	PQ160	PG191	PQ208	Scan Order
VCC	142	J4	183	-
I/O (A8)	143	J3	184	62
I/O (A9)	144	J2	185	65
1/O	145	J1	186	68
I/O	146	H1	187	71
I/O	-	H2	188	74
I/O	-	НЗ	189	77
I/O (A10)	147	G1	190	80
I/O (A11)	148	G2	191	83
I/O	149	F1	192	86
1/O	150	E1	193	89
GND	151	G3	194	-
I/O	-	F2	195	92
I/O	-	D1	196	96
I/O	152	C1	197	98
I/O	153	E2	198	101
I/O (A12)	154	F3	199	104
I/O (A13)	155	D2	200	107
I/O	156	B1	201	110
I/O	157	E3	202	113
I/O (A14)	158	C2	203	116
SGCK1 (A15, I/O)	159	B2	204	119
vcc	160	D3	205	-
-	-	-	206*	-
-	-	-	207*	-
-	-	-	208*	-
-	-	-	1*	-
GND	1	D4	2	-
-	-	-	3*	-
PGCK1 (A16, I/O)	2	C3	4	122
I/O (A17)	3	C4	5	125
1/0	4	B3	6	128
1/0	5	C5	7	131
I/O (TDI)	6	A2	8	134
	7	B4	9	137
	8	60	10	140
1/0	9		11	140
1/0		PE DE	12	145
1/0		D5 D6	12	140
CND	10	07	14	149
	11	07	14	152
1/0	10	A4 AE	10	152
	12	R5 87	17	150
	1.0		10	150
1/0 1/0	14	AD	10	101
	-	47	19	104
1/0	15		20	170
1/0	15	100	21	170
1/0	10	A8 R0	22	173
1/0	1/	89	23	1/6
1/0	18	09	24	1/9
GND	19	D9	25	
VCC	20	D10	26	•
I/O	21	C10	27	182
I/O	22	B10	28	185
1/0	23	A9	29	188

Pin				Boundary
Description	PQ160	PG191	PQ208	Scan Order
1/0	24	A10	30	191
I/O	-	A11	31	194
I/O	-	C11	32	197
I/O	25	B11	33	200
I/O	26	A12	34	203
I/O	27	B12	35	206
I/O	28	A13	36	209
GND	29	C12	37	-
I/O		B13	38	212
I/O	-	A14	39	215
1/0	30	A15	40	218
1/0	31	C13	41	221
1/0	32	B14	42	224
1/0	33	A16	43	227
1/0	34	B15	44	230
1/0	35	014	45	233
	36	A17	46	236
SGCK2 (1/0)	37	B10	47	239
	38	D15	48	242
MO	40	A19	49 50	-
MU	40	ATB	50	2457
-		-	52*	-
			53*	
			54*	
VCC	41	D16	55	
M2	42	C16	56	246†
PGCK2 (1/O)	43	B17	57	247
	44	F16	58	250
1/Q	45	C17	59	253
I/O	46	D17	60	256
I/O	47	B18	61	259
I/O (LDC)	48	E17	62	262
I/O	49	F16	63	265
I/O	50	C18	64	268
I/O	-	D18	65	271
I/O	-	F17	66	274
GND	51	G16	67	-
I/O	52	E18	68	277
I/O	53	F18	69	280
I/O	54	G17	70	283
I/O	55	G18	71	286
I/O	-	H16	72	289
I/O	-	H17	73	291
I/O	56	H18	74	295
I/O	57	J18	75	298
1/0	58	J17	76	301
I/O (ERR, INIT)	59	J16	77	304
VCC	60	J15	78	-
GND	61	K15	79	
I/O	62	K16	80	307
I/O	63	K17	81	310
I/O	64	K18	82	313
I/O	65	L18	83	316
1/0	-	L17	84	319
1/0	-		85	322
1/0	00	1/118	1 00	325

\* Indicates unconnected package pins.

† Contributes only one bit (.i) to the boundary scan register.

Pin	PQ160	PG191	PO208	Boundary Scan Order
1/O	67	M17	87	328
1/0	69	N10	07	220
1/0	60	P19	80	334
GND	70	M16	90	
1/0		N17	01	337
1/0		D19	91	340
1/0	71	T19	92	340
1/0	70	D17	93	343
1/0	72	P17	94	340
1/0	73	N16	95	349
1/0	74	D17	96	352
1/0	75	R17	97	355
1/0	/6	P16	98	358
1/0	77	U18	99	361
SGCK3 (I/O)	78	T16	100	364
GND	79	R16	101	•
•	· .	-	102*	-
DONE	80	U17	103	-
	-	-	104*	-
-	-	•	105*	-
vcc	81	R15	106	-
•	•	-	107*	-
PROG	82	V18	108	-
I/O (D7)	83	T15	109	367
PGCK3 (I/O)	84	U16	110	370
I/O	85	T14	111	373
I/O	86	U15	112	376
I/O (D6)	87	V17	113	379
I/O	88	V16	114	382
I/O	89	T13	115	385
I/O	90	U14	116	388
I/O	-	V15	117	391
I/O	-	V14	118	394
GND	91	T12	119	-
I/O	92	U13	120	397
1/0	93	V13	121	400
I/O (D5)	94	U12	122	403
	95	V12	123	406
1/0		T11	124	409
1/0	· ·	U11	125	412
1/0	96	V11	126	415
1/0	97	V10	127	418
	98	U10	128	421
<u> </u>	99	T10	129	424
	100	B10	130	
GND	101	PO	121	
	102		122	427
1/0 (03)	102	19	102	427
<u> </u>	103	09	133	430
1/O	104	<u>v9</u>	134	433
#/O	105	80	135	436
<u> </u>		08	136	439
1/0	<u> </u>	18	137	442
1/O (D2)	106	V7	138	445
1/0	107	07	139	448
1/0	108	V6	140	451
1/0	109	<u>U6</u>	141	454
	110		142	-
1 1/1.1		· V5	1 14.1	45/

# XC4310 Pinouts

Pin Description	PQ160	PG191	PQ208	Boundary Scan Order
1/0	-	V4	144	460
1/0	111	U5	145	463
1/0	112	T6	146	466
I/O (D1)	113	V3	147	469
I/O (RCLK-BUSY/RDY)	114	V2	148	472
I/O	115	U4	149	475
I/O	116	T5	150	478
I/O (D0, DIN)	117	U3	151	481
SGCK4 (I/O)	118	T4	152	484
CCLK	119	V1	153	-
VCC	120	R4	154	-
-	-	-	155*	-
-	-	-	156*	-
-	-	-	157*	-
-	-	-	158*	-
TD0	121	U2	159	-
GND	122	R3	160	-
I/O (A0, WS)	123	Т3	161	2
PGCK4 (I/O, A1)	124	U1	162	5
I/O	125	P3	163	8
I/O	126	R2	164	11
I/O (CS1, A2)	127	T2	165	14
I/O (A3)	128	N3	166	17
I/O	129	P2	167	20
I/O	130	T1	168	23
I/O	-	R1	169	26
I/O	-	N2	170	29
GND	131	M3	171	-
I/O	132	P1	172	32
I/O	133	N1	173	35
I/O (A4)	134	M2	174	38
I/O (A5)	135	M1	175	41
I/O	-	L3	176	44
I/O	136	L2	177	47
I/O	137	L1	178	50
I/O	138	K1	179	53
I/O (A6)	139	K2	180	56
I/O (A7)	140	КЗ	181	59
GND	141	K4	182	-

Boundary Scan Bit 0 = TDO.T Boundary Scan Bit 1 = TDO.O Boundary Scan Bit 487 = BSCAN.UPD

\* Indicates unconnected package pins.

# 

# XC3300A, XC3300L, XC3400A HardWire<sup>™</sup> LCA Families

# Preliminary

# Features

- Mask-programmed versions of Xilinx Programmable Logic Cell Arrays (LCA) XC3000A, XC3000L, XC3100, XC3100A
  - Cost reduction for high volume applications
  - Transparent conversion from FPGA device
  - IEEE 1149.1-compatible boundry scan logic support
  - On-chip scan path test latches
  - High performance 0.8 
     µ
     CMOS process
- Easy conversion from Programmable FPGA
  - Architecturally identical to Programmable FPGA
  - Fully pin and performance compatible
  - Same specifications as Programmable FPGA
  - Supports daisy-chained configuration modes
  - Test program automatically generated
  - Emulates Programmable Configuration Signals
- Advanced Second Generation Architecture
  - Compatible arrays up to 9000 gate complexity
  - Extensive register, combinational and I/O capabilities
  - High fan-out signal distribution, low-slew clock
  - Internal 3-state bus capabilities
  - On-chip crystal oscillator amplifier

# **Product Specification**

# Description

The Xilinx Logic Cell Array (LCA) family provides a group of high-performance, high-density digital integrated circuits. Their regular, extendable, flexible architecture is composed of three types of configurable elements: a perimeter of IOBs, a core array of CLBs and circuitry for interconnection. The general structure of a LCA device is shown in Figure 1.

The Xilinx XC3300A/L/XC3400A family of HardWire LCAs are mask programmed versions of the Xilinx XC3000A/L/ XC3100A FPGAs. In high-volume applications where the design is stable, the programmable FPGAs used for prototyping and initial production can be replaced by their HardWire LCA equivalents. This offers a significant cost reduction with virtually no risk or engineering resources required.

In a Programmable FPGA the logic functions and interconnections are determined by the configuration program data loaded and stored in internal static memory cells. The HardWire LCA has architecture identical to the Programmable FPGA it replaces. All CLBs, IOBs, interconnect topology, power distribution and other elements are the same. In the HardWire LCA the memory cells and the logic they control are replaced by metal connections. Thus the HardWire LCA is a semicustom device manufactured to provide a customer specific function, yet is completely compatible with the FPGA it replaces.

HardWire	Replacement for	Maximum	File						Pac	kages						
Device	Pin-Compatible Programmable	Speed Grade for	Submitted			PLCC			TQFP,	NQFP			PQFP		PP	GA
	Device	HardWire Conversion*		Number of Pins	44	68	84	64	100	144	176	100	160	208	132	175
XC3330A	XC3020A, XC3030A	-6	XC3030A.LCA		34	58	74	54	80	-	-	80	-	-	-	-
XC3330L	XC3020L, XC3030L	-8	XC3030L.LCA		34	58	74	54	80	-	-	-	-	-	-	- 1
XC3342A	XC3042A	-6	XC3042A.LCA		-	-	74	-	82	120	-	82	-	-	-	-
XC3342L	XC3042L	-8	XC3042L.LCA		-	-	74	-	82	120	-	-	-	-	-	-
XC3390A	XC3064A, XC3090A	-6	XC3090A.LCA	Number	-	-	70	-	-	120	144	-	138	144	110	144
XC3390L	XC3064L, XC3090L	-8	XC3090L.LCA	of 1/Os	-	-	70	-	-	120	144	-	-	-	-	-
XC3430A	XC3120, XC3130	-3	XC3130.LCA	011/03		50	74									
	XC3120A, XC3130A	-3	XC3130A.LCA		34	58	14	54	80	-	-	80	-	-	-	-
XC3442A	XC3142	-3	XC3142.LCA				74			100						
	XC3142A	-3	XC3142A.LCA		-	-	14	-	82	120	-	82	-	-	-	-
XC3490A	XC3164, XC3190	-3	XC3190.LCA	1			70			400			100		110	
	XC3164A, XC3190A	-3	XC3190A.LCA		•	-	/0	-	-	120	144	-	138	144	110	144
- EDCA and I	EDCA and HardWire Device not available in this package X5361															

- FPGA and HardWire Device not available in this package

\* Consult factory for information if faster speed grades are required.

Xilinx manufactures the HardWire LCA using the information from the FPGA design file. Since the HardWire LCA device is both pinout and architecturally identical with the FPGA it is easily created without the need for all the costly and time-consuming engineering activities which other semicustom solutions would require. No redesign time; no expensive and time consuming simulation runs; no place and route; no test vector generation. The combination of the Programmable LCA and HardWire LCA products simply offer the fastest and easiest way to get your product to market, and ensures a subsequent low-cost, low-risk high-volume cost reduction path.

# **Electrical Characteristics**

The XC3300A, XC3300L and XC3400A HardWire LCA families are form, fit and function compatible with the XC3000/XC3100 FPGA families. Accordingly, all XC3300A, XC3300L and XC3400A HardWire devices meet the electrical specifications of the respective XC3000/XC3100 FPGA device for the Speed Grade shown in the selection table on page 2-29. For specific data, please see the XC3000/XC3100 sections of the Xilinx Programmable Logic Data Book. Absolute Maximum Ratings, Operating Conditions, DC Characteristics and Switching Characteristics of the appropriate device type apply.

# Architecture

As shown in Figure 1, the HardWire LCA has the same architecture as the FPGA it replaces. The perimeter of I/O



Figure 1. Logic Cell Array Structure

Blocks (IOBs) provides an interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The interconnect resources are programmed to form networks carrying logic signals among blocks, analogous to printed circuit board traces connecting SSI/MSI packages.

The logic functions of the blocks are implemented by lookup tables. Functional options are implemented by userdefined multiplexers. Interconnecting networks between blocks are implemented with user-defined fixed metal connections.

### I/O Block

Each user-defined IOB (shown in Figure 2) provides an interface between the external package pin of the device and the internal user logic. The IOB is identical with that used in the FPGA. There are a wide variety of I/O options available to the user.

# Summary of I/O Options

- Inputs
- Direct
- Flip-flop/latch
- CMOS/TTL threshold (chip inputs)
- Pull-up resistor/open circuit
- Outputs
  - Direct/registered
- Inverted/not
- 3-state/on/off
- Full speed/slew limited
- 3-state/output enable (inverse)

# Configurable Logic Block

The array of Configurable Logic Blocks (CLBs) provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix within the perimeter of IOBs. For example, the XC3330A/L has 100 such blocks arranged in 10 rows and 10 columns.

The configurable logic block is identical to that used in the XC3000A/L family of FPGAs. Each configurable logic block has a combinatorial logic section, two flip-flops, and an internal control section. (See Figure 3.) There are: five logic inputs [.*a*, .*b*, .*c*, .*d* and .*e*]; a common clock input [.*k*]; an asynchronous direct reset input [.*rd*]; and an enable clock [.*ec*]. All may be driven from the interconnect resources adjacent to the blocks. Each CLB also has two outputs [.*x* and .*y*] which may drive interconnect networks.

X1335



Figure 2. Input/Output Block. Each IOB includes input and output storage elements and I/O options pre-defined by the user. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is selectable. A clock line that triggers the flip-flop on the rising edge is an active Low Latch Enable (Latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are selectable for TTL or CMOS thresholds.

#### Interconnect

User-defined interconnect resources in the Logic Cell Array provide routing paths to connect inputs and outputs of the I/O and logic blocks into logic networks. Interconnections between blocks are composed from a two-layer grid of metal segments. The XACT development system provides automatic routing of these interconnections. The inputs of the IOBs and CLBs are multiplexers that are defined to select an input network from the adjacent interconnect segments. Three types of metal resources are provided to accommodate various network interconnect requirements:

- General Purpose Interconnect
- Direct Connection
- Long Lines

The topology of all these interconnect resources is identical with that of the FPGA, but the speed of the interconnect paths is significantly faster (since all interconnections are fixed metal connections).



Figure 3. Configurable Logic Block. Each CLB includes a combinatorial logic section, two flip-flops and a user-defined multiplexer selection of function.

It has: five logic variable inputs .a, .b, .c, .d and .e. a direct data in .di an enable clock .ec a clock (invertible) .k an asynchronous reset .rd two outputs .x and .y

# **Configuration and Start-Up**

The HardWire LCA devices are designed to be fully compatible with their Programmable LCA equivalents. While the HardWire LCA parts do not require the loading of configuration data, they fully support a wide variety of configuration modes.

#### Configuration

HardWire LCA devices can be used stand-alone or in a daisy chain with other LCAs. A HardWire LCA device cannot act in Master Parallel or Peripheral Mode. However, designs which use these modes can be supported by selection of a mask option which forces the device into Master Mode. This allows the HardWire LCA to be used when the original design used Peripheral Mode, without requiring any changes to the circuit board.

Mode 1. As a stand alone HardWire LCA Device.



Mode 2. As a daisy chain of all HardWire LCA Devices.



Mode 3. As a HardWire LCA or programmable slave in a daisy chain with a Programmable device as a master.



Mode 4. As a HardWire Gate Array device acting as a Serial Master with any combination of Programmable and HardWire LCA devices as slaves.

P or H P or H P or H н (P = Programmable device, H = HardWire Gate Array device)

X5346

An XC3300A/L or XC3400A HardWire LCA device will not "swallow" its own configuration data. Whatever configuration bits are fed into the DIN pin will appear on the DOUT pin after a delay TDIO. In any case where a HardWire LCA device is ahead of a Programmable device in a daisy chain (as in Mode 3 and 4 shown above) the configuration data will need to be modified.

#### Start-up Sequence

The HardWire LCAs are designed to emulate the start-up sequence of the FPGA devices as closely as possible, however, some differences do exist. The start-up sequence may be thought of as three stages: power-on-reset; internal clear; and configuration.

An internal power-on-reset circuit is triggered when power is applied. When VCC reaches the voltage at which portions of the LCA begin to operate, the device generates a POR (power-on reset) pulse. The I/O output buffers are disabled and a high-impedance pull-up resistor is provided for the user I/O pins. The length of the POR pulse is userdefined to be either 64  $\mu$ s or 16 ms. The 64  $\mu$ s pulse is used for a rapid reset cycle; the 16 ms pulse emulates the power-on sequence of a FPGA. If the M0 pin is held Low during the POR cycle (or if the mask option to force the HardWire LCA into Master Mode is selected) the device will operate as a Master Mode device and the POR pulse will be extended to 4 times its nominal delay. This ensures that all daisy-chained slave devices will have sufficient time to power up. Following the POR cycle, the HardWire LCA enters a "clearing" state. This state emulates the configuration memory clear performed by a FPGA upon power-up. The length of the clear cycle is 256 cycles (nominally 256  $\mu$ s) for a standard POR, but is only 2 cycles if the rapid reset cycle was selected.

At the completion of the clear cycle the RESET pin is sampled. If the RESET pin is being held Low, the "configuration" will be delayed (with the INIT pin held Low) until RESET is driven High. If the RESET pin is being driven High (or once it has been driven High following a delayed "configuration") the open drain INIT pin will be released and the value of the M0 pin will be latched. If the device is in Master Mode (M0 = Low) it will begin to produce CCLKs. If the device is in Slave Mode (M0 = High) it will require CCLKs to be supplied from another device. After 4 CCLK cycles the part is "configured" and the Done/Program (D/P) pin will be released. (If the device is in a daisy chain with the D/P pins tied together the D/P pin will remain Low until all devices have completed configuration.) One CCLK after the D/P pin goes High the I/Os will become active. The internal user-logic reset is user-defined to release either one CCLK cycle before or after the I/O pins become active. A HardWire LCA operating in Master Mode will stop producing CCLKs one cycle after the I/Os become active.

# Instant-On

When the Instant-On option is selected, the HardWire LCA has a short POR delay of nominally 4  $\mu$ s. If the RESET pin is not held Low, the LCA goes active within an additional 1  $\mu$ s. The DONE pin goes High, the I/Os become active, and the internal global set/reset signal goes inactive, Holding the RESET pin Low delays start-up until it is released, at which time the device goes active within 8  $\mu$ s. The CCLK pin is disabled during the entire power-up and start-up sequence.







# **XILINX**





# XC3300A/L/XC3400A series Boundary-Scan support:

The family supports IEEE 1149.1 compatible BYPASS, PRE-LOAD/SAMPLE and EXTEST Boundary-Scan instructions. Boundary-Scan is supported by a mask option selectable circuit built into the XC3300A/L/XC3400A family devices.

As more and more sophisticated assembly methods like surface mount technology become common place, Boundary-Scan can be used as a board level testing strategy where the traditional "bed of nails" testing is less appropriate. By using Boundary-Scan, test and design engineers can implement a test structure of a serial and/or parallel connections of a four-pin interface on any Boundary-Scan compatible IC. By scan methodology the user can easily load command and data into these devices to control the output drivers and sample the input signals.

The Boundary-Scan support logic is comprised of a 16state, state machine, an instruction register and a number of data registers. A register operation begins with a "capture" where in a set of data is parallel loaded into the designated register for shifting out. The next state is "shift", where captured data are shifted out while the desired data are shifted in. States are provided for Wait operations. The last state of a register sequence is the update where the shifted content of the register is loaded into the appropriate instruction or data-holding register, either for instruction-register decode or for data-register pin control.

The primary data register is the Boundary-Scan register. Each IOB pin in the HardWire device includes three bits of shift register and three update latches for In, Out and 3-state control. Each Extest Capture captures all available input pins.

The other standard data register is the single flip-flop bypass register. It re-synchronizes data being passed through a device that need not be involved in the current scan operation.

The XC3300A/L/XC3400A family Boundary-Scan circuit is a mask option selected by the user. If Boundary-Scan is selected the user has the option of when it's enabled.

 ALWAYS ENABLED: The Boundary-Scan pins are permanent. Boundary-Scan will be active and functional upon power-up. It will not wait for the DONE/ PROGRAM pin to go high. The user can power up the device while holding the RESET pin low (delaying startup) and still operate Boundary-Scan. However, dual function I/O pins such as: HDC, LDC, INIT and DOUT will stay in their "configuration" state until the device is in user-mode. 2) M1 pin controlled: The device will sample the M1 pin after the initialization state (at the same time it samples M0 pin to determine master/ slave configuration control). If the M1 pin is found to be in the "enable Boundary-Scan" mode (logic level to be determined by user as a mask option), the device will be in Boundary-Scan mode, and the Boundary-Scan pins will be enabled. When the M1 pin is driven to the opposite state, the Boundary-Scan pins will become user I/O. To reenter the Boundary-Scan mode, the user must "re-configure" the part (pull DONE/PROGRAM and RESET low) with the M1 pin driven to the "enable Boundary-Scan" state.

Unlike the XC4000 Boundary Scan pins, the TDI, TCK, TMS and TDO can be assigned to any user I/O by mask options. However, the dual function pins: HDC, LDC, INIT and DOUT cannot be used as Boundary-Scan pins due to circuit limitations.

The following instructions are supported in the XC3300A/L /XC3400A Boundary-Scan:

1) EXTEST	
2) SAMPLE	(only the I/O pad level is sampled)
3) BYPASS	(The data shift register will not clock
	during the BYPASS instruction,
	unlike the XC4000)
4) 3-STATE	(When this instruction is active, all
•	user I/Os are 3-stated)

INTEST is not supported, and SAMPLE does not capture the values of internal nodes --only the I/O pad levels.

Three bits will be used to decode the four instructions, leaving room for extra, user-defined instructions. These extra instructions must be supported by "user-logic" JTAG circuitry that would co-exist with the regular design logic. By keeping the same pins for the JTAG circuit between the programmable design and the converted XC3300/XC3400 design, a seamless transition between the two JTAG circuits can be achieved.

The four supported instructions are decoded as follows: Instruction

12	11	10	Test selected	TDO source	I/O Data
0	0	0	EXTEST	Data Register	Data Register
0	0	1	SAMPLE	Data Register	Pin Logic
1	1	1	BYPASS	Bypass Register	Pin Logic
1	0	0	3-STATE		-

In order to support Boundary-Scan during the design phase in which programmable XC3000A/L/XC3100A part are used, there will be a Boundary-Scan emulation circuit which will be available in an application note along with a sample .LCA file. By using this .LCA design file and reconfigurability, the user can put the design into Boundary-Scan test mode, run the tests then re-configure the device for user mode.

# Performance

The XC3300A/L/XC3100A family of HardWire LCAs are manufactured in the same high-performance sub-micron CMOS technology as their FPGA equivalents. Traditionally the toggle frequency of a flip-flop has been used to describe the overall performance of a semi-custom device. The configuration used for determining this rate is shown in Figure 6.



**Figure 6. Toggle Flip-Flop.** This is used to characterize device performance.

Actual LCA performance is determined by the timing of critical paths, including the timing for the logic and storage elements in that path and the timing of the associated interconnect. HardWire LCA logic block performance is equal to or slightly faster than the equivalent FPGA, while the interconnect performance is significantly faster.

All HardWire LCA devices are specified and tested for operation at the fastest equivalent FPGA speed available at the time the HardWire LCA device is introduced.

# Power

Power for the LCA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the LCA, dedicated  $V_{CC}$  and ground rings surround the logic array and provide power to the I/O drivers. (See Figure 7.) An independent matrix of  $V_{CC}$  and ground lines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1- $\mu$ F capacitor connected near the  $V_{CC}$  and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 4-mA loads under worst-case conditions may be capable of driving 25 to 30 times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads. The I/O Block output buffers have a slew-limited mode which should be used where output rise and fall times are not speed critical. Slew-limited outputs maintain their dc drive capability, but generate less external reflections and internal noise. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 500 pF per power/ground pin pair. For slew-rate limited outputs this total is four times larger.



Figure 7. LCA Power Distribution.

# HardWire LCA Design Considerations

It is important to observe good design practices while using HardWire LCAs. It is possible for a programmable device to "hide" some less obvious design shortcomings. However, these can manifest themselves when the design is converted to a HardWire LCA.

For example, a small glitch generated from unstable inputs to a CLB function block can be easily "swallowed" if the output is driving a long net. This is because the "pass transistors" act as a Low pass filter and that nets loads may never see the glitch. However, in a HardWire LCA, this glitch may propagate to the loads since there are only metal lines and vias in the routing path.

# Gated Clocks and Reset Directs

Glitching function generators driving CLOCK and RESET DIRECT pins can inadvertently trigger flip-flops to an undesirable state. Avoid these so-called "gated" clock and reset direct nets; if unavoidable, design the logic so that the inputs are always stable and the signal changes are at least a CLB delay (Tilo) apart.

#### **Multiplexers Implemented in Function Generators**

Two input multiplexers can be easily implemented in a single F or G function genterator. However, there is a possibility of a glitch if the selected signal and the selected input changes within a CLB's  $T_{ILO}$  delay. This is generally not a problem with data and address multiplexers as long as the output is given enough time to settle; but if the multiplexer output is feeding a CLOCK and/or a RESET DIRECT pin, it is possible to toggle the register at undesired times.

The edge(s) of select signals for a CLOCK and/or RESET DIRECT multiplexers should be stable before and after the edges of the inputs. The edges should be at least a CLB  $(T_{ILO})$  delay apart.

#### **Race Conditions**

All race conditions in the circuit need to go through a careful analysis. Depending on the routing resources responsible for the net delays, the correct signal may always "win the race" in a programmable FPGA; however, once converted to HardWire LCA, this may not be the case. (See Figure 8.)

#### **Delay Generators**

Using the routing resources as delay lines in programmable FPGAs is undesirable. In HardWire LCAs, it is an invitation for timing problems. You should remove all these delay generators and redesign the circuit before converting it to HardWire.

#### Interfacing with External Devices

Almost all LCAs interface with external devices–FIFOs, memories, processors and peripherals, etc. Handshaking with devices requires specific setup/hold times. Ample hold time on a data bus from a programmable FPGA may no longer meet spec in HardWire LCA. An external data bus clocked by a HardWire LCA gererated signal may no longer meet the system set-up time requirements. This can happen because interconnects are much faster than in a programmable device. This requires you to also review the system timing specs when converting to a HardWire LCA.

In reality, all designers using LCAs (programmable or HardWire) face the same issues. Due to improvements in process and circuit design, a part specified at a given speed grade today may actually run faster in the future. Xilinx does not guarantee a part against minimum timing specs. A "glitch" that was swallowed in a device today may crop up in a future device due to faster pass transistors in the routing paths. When using any Xilinx LCAs, the above issues should be addressed in the design phase.



Figure 8. Race Condition Example

# HardWire LCA Testability

The HardWire LCA products contain significant on-chip logic to facilitate manufacturability and testing. This logic, combined with Xilinx's internal Automatic Test Generation (ATG) software, assures 100% functionality. In fact, the HardWire LCA can be 100% functionally tested by Xilinx without the need for customer generated test vectors (as is required with custom gate arrays).

This section examines the two basic block structures and the special test circuitry in the HardWire LCA.

#### **Test Architecture**

The HardWire LCA contains two types of internal blocks: the Input/Output Block (IOB) and the Configurable Logic Block (CLB). To accomplish 100% functional testing special test circuitry is designed into the device. This circuitry allows testing of each block (CLB and IOB) in a synchronized procedure known as "Scan Test". Special dedicated test latches (called TBLKs) are included on all HardWire devices. They are completely transparent to the normal operation of the circuit. Scan testing allows the contents of all internal flip-flops to be serially shifted off-chip, and for Xilinx generated test vectors to be shifted into the device, thus enabling all flip-flops to be initialized to any desired state.

These special dedicated test latches are placed into each CLB and IOB. Each CLB has four internal test latches, (placed at the CLB outputs), while each IOB contains four test latches (placed at the IOB inputs) as shown in Figures 9 and 10. The placement of these test latches is very important, since each CLB output or IOB input can fanout to multiple destinations. All sources and destinations of logic blocks come from other logic blocks, thus this placement of the latches provides complete access to all nets and synchronized control of all CLBs and IOBs.

The test latches are connected into a daisy chain which passes through every flip-flop in the LCA. Figure 11 shows an overview of the scan path. The path begins at the Scan In pin, sequences through each CLB, then through the IOBs, and finally exits at the Scan Out pin. This scan path can be seen in more detail in Figure 12, which shows the precise sequence with which the CLB and IOB internal test latches are loaded or read.



Figure 9. XC3300A, XC3300L, XC3400A HardWire CLB Test Latch Locations



Figure 10. XC3300A, XC3300L, XC3400A HardWire IOB Test Latch Location



Figure 11. Scan Path Overview



Figure 12. Detailed Scan Path

The internal architecture of a TBLK is shown in Figure 13. In the normal operation mode of the HardWire LCA, SW1 is in position A and all the test latches are bypassed completely. The HardWire LCA device is set into Test Mode (SW1 = position B) by Xilinx ATG software. This software inputs unique conditions on several control pins while serially loading a "password" into the device. For this reason, it is not possible for a customer design to inadvertently place the HardWire LCA into Test Mode. When SW1 is in position B (Test Mode) all the latches can receive data from either the CLB output or the previous latch in the daisy chain (SQn). Synchronized together by a special test clock, all the test latches operate in two phases. The first phase serially loads all the latches to place a specific vector at the inputs of the logic block to be tested. The second phase is a parallel load of all latches, storing the expected output data of the logic block being tested (SW2 = A). At this point testing returns to phase one and serially clocks out the results, while simultaneously clocking in a new input vector.



Figure 13. TBLK Block Diagram

XC3300A, XC3300L, XC3400A Family Configuration Pin Assignments

CONFIGURATIO	ON MODE: <m0></m0>	Ι				100						
SLAVE	MASTER	44	68	84	100	TOFP/	132	160	176	208	175	USEB
<1>	<0>	PLCC	PLCC	PLCC	POFP	VOFP	PPGA	POFP	TOFP	POFP	PPGA	OPERATION
PWR DWN	PWR DWN	7	10	12	29	26	A1	159	1	3	B2	PWB DWN (I)
VCC	VCC	12	18	22	41	38	C8	20	23	26	D9	VCC
M1 (I)	M1 (I)	16	25	31	52	49	B13	40	45	48	B14	M1
M0 (HIGH) (I)	M0 (HIGH) (I)	17	26	32	54	51	B14	42	47	50	B15	M0 (I)
X X		18	27	33	56	53	D14	44	51	56	C15	1/0
HDC (HIGH)	HDC (HIGH)	19	28	34	57	54	G14	45	50	57	C15	1/0
LDC (LOW)	LDC (LOW)	20	30	36	59	56	H12	49	54	61	D16	I/O
INIT *	INIT ·	22	34	42	65	62	M13	59	65	77	H15	1/0
GND	GND	23	35	43	66	63	P14	19	67	79	J14	GND
		26	43	53	67	73	N13	76	85	100	P15	XTL2 orl/O
BESET (I)	BESET (I)	27	44	54	78	75	P14	78	87	102	B15	BESET (I)
DONE	DONE	28	45	55	80	77	N13	80	89	107	R14	PROGRAM (I)
	00.12	- 20	46	56	81	78	M12	81	90	109	N13	1/0
	in a construction for the set	30	40	57	82	70	P13	82	91	110	T14	XTI 1 or I/O
			48	58	83	80	N11	86	92	115	P12	1/0
			40	00	87	84	MQ	00	03	122	T11	1/0
			50	61	88	85	Ng	92	94	123	B10	1/0
			51	62	89	86	NB	08	95	128	RQ	1/0
VCC	VCC	34	52	64	01	88	MB	100	110	130	NQ	VCC
	100		53	65	02	80	NI7	100	112	132	DB	1/0
		-	54	66	02	00	D6	102	112	122		1/0
			54	67	04	01	MG	109	114	129	P7	1/0
			56	70	09	91	M5	114	115	145		1/0
		+	50	70	90	95	NI3	114	115	145		1/0
		20	57	70	100	90	N4 N0	110	120	140	P2	1/0
		20	50	72	100	97	112	100	101	151		1/0
		39	59	73		98		120	101	152	D2	
UOLK (I)	UULK	40	60	74	2	99	P1	121	102	103		
		+	61	75	5	2	NIZ NI1	124	135	160	P2 M2	1/0
		ł	62	70	0			125	100	102		1/0
		+	63	70	0	5		128	138	105		1/0
		+	04	/0	9	0		129	1.39	170	111	1/0
			65	81	12	9	10	132	140	172		1/0
			00	02	13	10	J2	100	141	170		1/0
			67	83	14			130	144	170	NZ	1/0
010	01/0		68	84	15	12	HZ	137	145	179		1/0
GND	GND				10	13	H3	139	154	182	J3	GND
		+	2	2	17	14	62	141	156	184	HZ	1/0
		<u> </u>	3	3	18	15	GI	142	157	185	H1	1/0
	-	· <del> </del>	4	4	19	16	F2	14/	158	192	F2	1/0
		+	5	5	20	1/	E1	148	159	193		1/0
		+	6	8	23	20	D1	151	162	199		1/0
			7	9	24	21	D2	152	163	200	C1	1/0
			8	10	25	22	B1	155	164	203	E3	1/0
			9	11	26	26	C2	156	165	204	C2	1/0
		<u> </u>	X	X	×	X						XC3330
		ļ		X	X	X					l	XC3342
				X		1	X	X	X	X	X	XC3390

Represents a 50-kΩ to 100-kΩ Pull-Up
INIT is an Open Drain Output During Co

INIT is an Open Drain Output During Configuration

(I) Represents an Input

X5476

Note: Pin assignments of "PGA Footprint" PLCC sockets and PGA packages are not electically identical. Generic I/O pins are not shown

#### XC3300A, XC3300L, XC3400A Family Pin Assignments

Xilinx offers the three different array size in the XC3300A/ L/3400A series in a variety of surface-mount and throughhole package types, with pin counts from 44 to 208.

Each chip is offered in several package types to accomodate the available PC board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without the need for PC board changes. Note that there may not be a perfect match between the number of I/O pads on the chip and the number of pins on a package. In some cases, the chip has more I/O pads than there are pins on the package, as indicated below on the following table. The IOBs of the unconnected pads can still be used as storage elements if the specified propagation delays and set-up times are acceptable.

#### Number of Available I/O Pins

Max IO         44           XC33300A/L, XC3430A         80         34	<b>64</b>	68	84	100	132	144	160	175	176	191	196	208
XC3330A/L, XC3430A 80 34	54			1								
	J4	58	74	80								
XC3342A/L, XC3442A 96			74	82								
XC3390A/L, XC3490A 144			70		110	120	138	144	144			144

#### **Pin Descriptions**

#### Permanently Dedicated Pins.

#### Vcc

Two to eight (depending on package type) connections to the nominal +5 V supply voltage. All must be connected.

#### GND

Two to eight (depending on package type) connections to ground. All must be connected.

#### PWRDWN

A Low on this CMOS-compatible input stops all internal activity. All flip-flops and latches are reset, all outputs are 3-stated, and all inputs are interpreted as High, independent of their actual level. While PWRDWN is Low,  $V_{CC}$  may be reduced to any value >2.3 V. When PWDWN returns High, the LCA becomes operational with DONE Low for two cycles of the internal 1-MHz clock. During configuration, PWRDWN must be High. If not used, PWRDWN must be tied to  $V_{CC}$ .

#### RESET

This is an active Low input which has three functions.

Prior to the start of configuration, a Low input will delay the start of the configuration process. An internal circuit senses the application of power and begins a minimal

time-out cycle. When the time-out and RESET are complete, the level of the M0 line is sampled and configuration begins.

If RESET is asserted during a configuration, the LCA device is re-initialized and restarts the configuration at the termination of RESET.

If RESET is asserted after configuration is complete, it provides a global asynchronous reset of all IOB and CLB storage elements of the LCA device.

#### CCLK

During configuration, Configuration Clock is an output of an LCA in Master mode or Peripheral mode, but an input in Slave mode.

CCLK drives dynamic circuitry inside the LCA. The Low time may, therefore, not exceed a few microseconds. When used as an input, CCLK must be "parked High". An internal pull-up resistor maintains High when the pin is not being driven.

#### DONE/PROG

DONE is an open-drain output, configurable with or without an internal pull-up resistor. At the completion of configuration, the LCA circuitry becomes active in a synchronous order, and DONE/PROG goes active High one cycle before the outputs go active. Once configuration is done, a High-to-Low transition of this pin will cause an initialization of the device and start a reconfiguration.

### M0

As Mode 0, this input sampled is before the start of configuration to establish the configuration mode to be used.

#### М1

This input is used only for manufacturer test. The user must tie this pin either High or Low in-system.

#### User I/O Pins that can have special functions.

#### HDC

During configuration, this output is held at a High level to indicate that configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

# LDC

During Configuration, this output is held at a Low level to indicate that the configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin. LDC is particularly useful in Master mode as a Low enable for an EPROM, but it must then be programmed as a High after configuration.

### INIT

This is an active Low open-drain output which is held Low during the power stabilization and internal clearing of the configuration memory. It can be used to indicate status to a configuring microprocessor, as a wired AND of several slave mode devices, or as a hold-off signal for a master mode device. After configuration this pin becomes a user programmable I/O pin.

### BCLKIN

This is a direct CMOS level input to the alternate clock buffer (Auxiliary Buffer) in the lower right corner.

# XTL1

This user I/O pin can be used to operate as the output of an amplifier driving an external crystal and bias circuitry.

# XTL2

This user I/O pin can be used as the input of an amplifier connected to an external crystal and bias circuitry. The I/O Block is left unconfigured. The oscillator configuration is activated by routing a net from the oscillator buffer symbol output.

#### DIN

During Slave or Master Serial configuration, this pin is used as a serial-data input.

#### DOUT

During configuration this pin is used to output serialconfiguration data to the DIN pin of a daisy-chained slave.

### TCLKIN

This is a direct CMOS level input to the global clock buffer.

### Unrestricted User I/O Pins.

# I/O

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. All unrestricted I/O pins, plus the special pins mentioned previously, have a weak pull-up resistor of 50 k $\Omega$  to 100 k $\Omega$  that becomes active as soon as the device powers up, and stays active until the end of configuration.

Pin Number	XC3330A/L, XC3430A				
1	GND				
2	I/O				
3	I/O				
4	I/O				
5	I/O				
6	I/O				
7	PWRDWN				
8	TCLKIN-I/O				
9	I/O				
10	I/O				
11	I/O				
12	VCC 1/0				
13					
14	1/0				
15	I/O				
16	M1-RDATA				
17	M0-RTRIG				
18	M2-I/O				
19	HDC-I/O				
20	LDC-I/O				
21	1/0				
22	INIT-I/O				

#### XC3300A, XC3300L, XC3400A Family 44-Pin PLCC Pinouts

٦

Pin Number	XC3330A/L, XC3430A
23	GND
24	I/O
25	I/O
26	XTL2(IN)-I/O
27	RESET
28	DONE-PGM
29	I/O
30	XT1(OUT)-BCLK-I/O
31	I/O
32	I/O
33	I/O
34	VCC
35	I/O
36	I/O
37	I/O
38	DIN-I/O
39	DOUT-I/O
40	CCLK
41	I/O
42	I/O
43	I/O
44	I/O

#### XC3330A, XC3330L, and XC3430A Family 64-Pin Plastic VQFP Pinouts

Pin No.	XC3330A/L, XC3430A
33	M2-I/Q
34	HDC-I/O
35	I/O
36	LDC-I/O
37	I/O
38	I/O
39	I/O
40	INIT-I/O
41	GND
42	I/O
43	I/Q
44	I/O
45	I/O
46	I/O
47	XTAL2(IN)-I/O
48	RESET
49	DONE-PG
50	I/O
51	XTAL1(OUT)-BCLKN-I/O
52	I/O
53	I/O
54	1/0
55	I/O
56	VCC
57	I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	DIN-I/O
63	DOUT-I/O
64	CCLK

Pin No.	XC3330A/L, XC3430A			
1	I/O			
2	1/O			
3	I/O			
4	I/O			
5	I/O			
6	I/O			
7	I/O			
8	GND			
9	I/O			
10	I/O			
11	I/Q			
12	I/O			
13	I/O			
14	I/O			
15	I/O			
16	I/O			
17	PWRDN			
18	I/O			
19	I/O			
20	I/O			
21	I/O			
22	I/O			
23	I/O			
24	VCC			
25	I/O			
26	I/O			
27	I/O			
28	I/O			
29	I/O			
30	I/O			
31	M1-RDATA			
32	M0-RTRIG			

#### XC3330A, XC3330L, XC3430A, XC3342A, XC3342L, XC3442L Family 68-Pin and 84-Pin PLCC Pinouts

XC3330A/L, XC3430A, XC3342A/L,XC3442A	68 PLCC	84 PLCC	XC3330A/L XC3342A/L	XC3430A, ,XC3442A	68 PLCC	84 PLCC
PWRDN	10	12	RES	BET	44	54
TCLKIN-I/O	11	13	DON	E-PG	45	55
I/O		14	1/0	<b>D</b>	46	56
I/O	12	15	XTL1(OUT)-	BCLKIN-I/O	47	57
I/O	13	16	L/I	C	48	58
I/O	_	17	1/	C	-	59
I/O	14	18	I/I	C	49	60
I/O	15	19	1/	C	50	61
I/O	16	20	1/	C	51	62
I/O	17	21	1/0	C	_	63
vcc	18	22	VC	c	52	64
I/O	19	23	1/0	C	53	65
I/O	_	24	1/	C	54	66
I/O	20	25	1/	C	55	67
I/O	21	26	I/	C	-	68
I/O	22	27	1/	C		69
I/O	-	28	1/	C	56	70
I/O	23	29	1/	C	57	71
I/O	24	30	DIN	-I/O	58	72
M1	25	31	DOU	T-I/O	59	73
MO	26	32	CC	LK	60	74
I/O	27	33	I/	C	61	75
HDC-I/O	28	34	1/	C	62	76
I/O	29	35	1/	C	63	77
ĹDC-I/O	30	36	1/	0	64	78
I/O	31	37	U/	0		79
I/O		38	U/	0		80
I/O	32	39	L/	C	65	81
I/O	33	40	U/	0	66	82
I/O		41	L/	0	67	83
INIT-I/O	34	42	L I/	0	68	84
GND	35	43	Gi	1D	1	1
I/O	36	44	I/	0	2	2
I/O	37	45	1/	0	3	3
I/O	38	46	I/	0	4	4
I/O	39	47	I/	0	5	5
I/O	40	48	1/	0		6
I/O	41	49	1/	0		7
I/O		50	1/	0	6	8
I/O		51	1/	0	7	9
I/O	42	52	1/	0	8	10
XTL2(IN)-I/O	43	53	1/	0	9	11
	•				A	

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

This table describes the pinouts of two different chips in two different packages. The first column lists 84 of the 118 pads on the XC3x42x (and 84 of the 98 pads on the XC3x30x) that are connected to the 84 package pins. Six pads, indicated by a dash (–) in the 68 PLCC column, have no connections in the 68 PLCC package, but are connected in the 84-pin package.

#### XC3390A, XC3390L, XC3490A Family 84-Pin PLCC Pinout

PLCC					
Pin Number	XC3390A/L, XC3490A				
12	PWRDN				
13	TCLKIN-I/O				
14	I/O				
15	1/0				
16	1/0				
17	I/O				
18	I/O				
19	I/O				
20	I/O				
21	GND*				
22	VCC				
23	I/O				
24	I/O				
25	I/O				
26	I/O				
27	I/O				
28	1/O				
29	1/O				
30	I/O				
31	M1				
32	MO				
33	I/O				
34	HDC-I/O				
35	I/O				
36	LDC-I/O				
37	I/O				
38	I/O				
39	I/O				
40	I/O				
41	INIT/I/O*				
42	VCC*				
43	GND				
44	I/O				
45	I/O				
46	I/O				
47	I/O				
48	1/0				
49	I/O				
50	I/O				
51	1/0				
52	1/0				
53	XTL2(IN)-I/O				

PLCC Pin Number	XC3390A/L, XC3490A
54	RESET
55	DONE-PG
56	I/O
57	XTL1(OUT)-BCLKIN-I/O
58	I/O
59	I/O
60	I/O
61	I/O
62	I/O
63	I/O
64	vcc
65	GND*
66	I/O*
67	I/O*
68	I/O*
69	I/O
70	I/O
71	I/O
72	DIN-I/O
73	DOUT-I/O
74	CCLK
75	I/O
76	I/O
77	1/0
78	I/O
79	I/O
80	I/O
81	I/O
82	I/O
83	I/O
84	I/O
1	GND
2	VCC*
3	I/O*
4	I/O*
5	I/O*
6	I/O*
7	1/0
8	I/O
9	I/O
10	I/O
11	I/O

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed ouptuts are default slew-rate limited.

\* Different pin definition than XC3x42x PC84 package

XC3330A,	XC3330L,	XC3430A,	XC3342A,	XC3342L,	XC3442A	Family
	100-	Pin PQFP,	TQFP, VC	FP Pinout	s	

				1	r1		1	1
TQFP/ VQFP Pin No.	PQFP Pin No.	XC3330A/L, XC3430A, XC3342A/L, XC3442A	TQFP/ VQFP Pin No.	PQFP Pin No.	XC3330A/L, XC3430A, XC3342A/L, XC3442A	TQFP/ VQFP Pin No.	PQFP Pin No.	XC3330A/L, XC3430A, XC3342A/L, XC3442A
13	16	GND	47	50	I/O	81	84	I/O
14	17	I/O	48	51	I/O	82	85	I/O
15	18	I/O	49	52	M1	83	86	I/O
16	19	I/O	50	53	GND	84	87	I/O
17	20	I/O	51	54	MO	85	88	I/O
18	21	I/O	52	55	VCC	86	89	I/O
19	22	I/O	53	56	I/O	87	90	I/O
20	23	I/O	54	57	HDC-I/O	88	91	vcc
21	24	I/O	55	58	I/O	89	92	I/O
22	25	1/0	56	59	LDC-I/O	90	93	I/O
23	26	I/O	57	60	I/O	91	94	I/O
24	27	vcc	58	61	I/O	92	95	I/O
25	28	GND	59	62	I/O	93	96	I/O
26	29	PWRDN	60	63	I/O	94	97	I/O
27	30	TCLKIN-I/O	61	64	I/O	95	98	I/O
28	31	I/O**	62	65	IÑIT-I/O	96	99	I/O
29	32	I/O	63	66	GND	97	100	DIN-I/O
30	33	I/O	64	67	I/O	98	1	DOUT-I/O
31	34	I/O	65	68	I/O	99	2	CCLK
32	35	I/O	66	69	I/O	100	3	VCC
33	36	I/O	67	70	I/O	1	4	GND
34	37	I/O	68	71	I/O	2	5	I/O
35	38	I/O	69	72	I/O	3	6	I/O
36	39	I/O	70	73	I/O	4	7	I/O**
37	40	I/O	71	74	I/O	5	8	I/O
38	41	vcc	72	75	I/O	6	9	I/O
39	42	I/O	73	76	XTAL2-I/O	7	10	I/O
40	43	I/O	74	77	GND	8	11	I/O
41	44	I/O	75	78	RESET	9	12	I/O
42	45	I/O	76	79	VCC	10	13	I/O
43	46	I/O	77	80	DONE-PG	11	14	I/O
44	47	I/O	78	81	I/O	12	15	I/O
45	48	I/O	79	82	BCLKIN-XTAL1-I/O			
46	49	1/O	80	83	I/O			

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

This table describes the pinouts of two different chips in two different packages. The third column lists 100 of the 118 pads on the XC3x42x that are connected to the 100 package pins. Two pads, indicated by double asterisks, do not exist on the XC3x30x, which has 98 pads; therefore the corresponding pins have no connections.

PGA Pin Number	XC3390A/L, XC3490A						
C4	GND	B13	M1	P14	RESET	M3	DOUT-I/O
A1	PWRDN	C11	GND	M11	VCC	P1	CCLK
C3	I/O-TCLKIN	A14	MO	N13	DONE-PG	M4	vcc
B2	I/O	D12	VCC	M12	I/O	L3	GND
B3	I/O	C13	I/O	P13	XTAL1-I/O-BCLKIN	M2	I/O
A2	I/O	B14	HDC-I/O	N12	I/O	N1	I/O
B4	I/O	C14	I/O	P12	I/O	M1	I/O
C5	I/O	E12	I/O	N11	I/O	КЗ	I/O
A3	I/O	D13	I/O	M10	I/O	L2	1/O
A4	I/O	D14	LDC-I/O	P11	I/O	L1	1/O
B5	I/O	E13	I/O	N10	I/O	K2	I/O
C6	I/O	F12	I/O	P10	I/O	J3	I/O
A5	I/O	E14	1/0	M9	I/O	K1	I/O
B6	I/O	F13	I/O	N9	I/O	J2	I/O
A6	I/O	F14	I/O	P9	I/O	J1	I/O
B7	I/O	G13	1/0	P8	I/O	H1	I/O
C7	GND	G14	INIT-I/O	N8	I/O	H2	I/O
C8	vcc	G12	vcc	P7	I/O	H3	GND
A7	I/O	H12	GND	M8	vcc	G3	vcc
B8	I/O	H14	I/O	M7	GND	G2	I/O
A8	I/O	H13	I/O	N7	I/O	G1	I/O
A9	I/O	J14	I/O	P6	I/O	F1	I/O
B9	I/O	J13	I/O	N6	I/O	F2	I/O
C9	I/O	K14	I/O	P5	I/O	E1	I/O
A10	I/O	J12	I/O	M6	I/O	F3	I/O
B10	1/0	K13	I/O	N5	I/O	E2	I/O
A11	I/O	L14	I/O	P4	I/O	D1	I/O
C10	I/O	L13	I/O	P3	I/O	D2	I/O
B11	I/O	K12	I/O	M5	I/O	E3	I/O
A12	I/O	M14	I/O	N4	I/O	C1	I/O
B12	I/O	N14	I/O	P2	I/O	B1	I/O
A13	1/O	M13	XTAL2(IN)-I/O	N3	I/O	C2	I/O
C12	I/O	L12	GND	N2	DIN-I/O	D3	VCC

#### XC3390A, XC3390L, XC3490A Family 132-Pin Plastic PGA Pinout

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

#### XC3342A, XC3342L, XC3442A Family 144-Pin Plastic TQFP Pinouts

Pin Number	XC3342A/L, XC3442A
1	PWRDN
2	I/O-TCLKIN
3	-
4	I/O
5	1/O
6	-
7	I/O
8	I/O
9	-
10	I/O
11	I/O
12	I/O
13	I/O
14	I/O
15	
16	1/0
17	1/0
18	GND
19	VCC
20	1/0
21	<u> </u>
22	1/0
23	1/0
24	1/0
25	1/0
26	1/0
20	1/0
28	-
29	1/0
30	1/0
31	
22	
32	
34	1/0
25	
	NO
	CND
31	
38	
39	
40	1/0
41	HDC-1/0
42	1/0
43	1/0
44	1/0
45	LDC-I/O
46	-
47	I/O
48	1/0

Pin Number	XC3342A/L, XC3442A
49	I/O
50	-
51	I/O
52	I/O
53	INIT-I/O
54	VCC
55	GND
56	I/O
57	I/O
58	I/O
59	I/O
60	I/O
61	1/0
62	I/O
63	_
64	_
65	I/O
66	I/O
67	I/O
68	I/O
69	XTL2(IN)-I/O
70	GND
71	RESET
72	vcc
73	DONE-PG
74	D7-I/O
75	XTL1(OUT)-BCLKIN-I/O
76	I/O
77	I/O
78	D6-1/O
79	1/0
80	-
81	I/O
82	I/O
83	-
84	I/O
85	I/O
86	-
87	-
88	I/O
89	I/O
90	VCC
91	GND
92	I/O
93	1/0
94	-
95	-
96	1/0
L	

Pin Number	XC3342A/L, XC3442A
97	I/O
98	I/O
99	-
100	I/O
101	-
102	I/O
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	CCLK
109	VCC
110	GND
111	/0
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	-
122	-
123	I/O
124	I/O
125	-
126	GND
127	vcc
128	I/O
129	I/O
130	-
131	-
132	-
133	I/O
134	I/O
135	I/O
136	I/O
137	I/O
138	I/O
139	I/O
140	1/0
141	1/0
142	1/0
143	VCC
144	GND

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

PQFP Pin Number	XC3390A/L, XC3490A						
1	I/O	41	GND	81	I/O	121	CCLK
2	I/O	42	MO	82	XTAL1-I/O-BCLKIN	122	vcc
3	I/O	43	VCC	83	1/0	123	GND
4	I/O	44	1/0	84	1/0	124	I/O
5	I/O	45	HDC-I/O	85	1/0	125	I/O
6	I/O	46	I/O	86	1/0	126	I/O
7	I/O	47	I/O	87	I/O	127	I/O
8	I/O	48	1/0	88	I/O	128	I/O
9	I/O	49	LDC-I/O	89	1/0	129	I/O
10	I/O	50	1/0	90	1/0	130	I/O
11	1/O	51	1/0	91	1/0	131	I/O
12	I/O	52	I/O	92	1/0	132	I/O
13	1/0	53	1/0	93	1/0	133	I/O
14	I/O	54	1/0	94	1/0	134	I/O
15	1/0	55	1/0	95	1/0	135	1/0
16	I/O	56	I/O	96	1/0	136	I/O
17	I/O	57	1/0	97	1/0	137	I/O
18	I/O	58	1/0	98	I/O	138	I/O
19	GND	59	INIT-I/O	99	1/0	139	GND
20	vcc	60	VCC	100	vcc	140	vcc
21	I/O	61	GND	101	GND	141	I/O
22	I/O	62	1/0	102	I/O	142	I/O
23	I/O	63	1/0	103	1/0	143	I/O
24	I/O	64	1/0	104	1/0	144	I/O
25	1/0	65	1/0	105	1/0	145	I/O
26	I/O	66	1/0	106	I/O	146	I/O
27	I/O	67	1/0	107	1/0	147	I/O
28	1/0	68	1/0	108	I/O	148	1/0
29	I/O	69	1/0	109	1/0	149	I/O
30	1/0	70	1/0	110	I/O	150	I/O
31	1/0	71	1/0	111	1/0	151	I/O
32	1/0	72	1/0	112	1/0	152	I/O
33	1/0	73	1/0	113	<u>I/O</u>	153	I/O
34	I/O	74	1/0	114	I/O	154	1/0
35	I/O	75	1/0	115	1/0	155	I/O
36	1/0	76	XTAL2-I/O	116	1/0	156	I/O
37	I/O	77	GND	117	1/0	157	vcc
38	I/O	78	RESET	118	1/0	158	GND
39	I/O	79	VCC	119	DIN-I/O	159	PWRDWN
40	M1	80	DONE/PG	120	DOUT	160	TCLKIN-I/O

#### XC3390A, XC3390L, XC3490A Family 160-Pin PQFP Pinout

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed IOBs are default slew-rate limited.

#### XC3390A, XC3390L, XC3490A Family 175-Pin Plastic PGA Pinout

PGA Pin Number	XC3390A/L, XC3490A	PGA Pin Number	XC3390A/L, XC3490A	PGA Pin Number	XC3390A/L, XC3490A	PGA Pin Number	XC3390A/L, XC3490A
B2	PWRDN	D13	I/O	R14	DONE-PG	R3	DIN-I/O
D4	TCLKIN-I/O	B14	M1	N13	I/O	N4	DOUT-I/O
B3	I/O	C14	GND	T14	XTAL1(OUT)-BCLKIN-I/O	R2	CCLK
C4	I/O	B15	MO	P13	I/O	P3	VCC
B4	I/O	D14	VCC	R13	I/O	N3	GND
A4	I/O	C15	I/O	T13	I/O	P2	I/O
D5	I/O	E14	HDC-I/O	N12	I/O	M3	I/O
C5	I/O	B16	I/O	P12	I/O	R1	I/O
B5	I/O	D15	I/O	R12	1/O	N2	I/O
A5	I/O	C16	I/O	T12	I/O	P1	I/O
C6	I/O	D16	LDC-I/O	P11	I/O	N1	I/O
D6	I/O	F14	I/O	N11	I/O	L3	I/O
B6	I/O	E15	I/O	R11	I/O	M2	I/O
A6	1/0	E16	I/O	T11	I/O	M1	I/O
B7	I/O	F15	I/O	R10	I/O	L2	I/O
C7	I/O	F16	I/O	P10	I/O	L1	I/O
D7	I/O	G14	I/O	N10	I/O	КЗ	1/O
A7	I/O	G15	I/O	T10	I/O	K2	I/O
A8	I/O	G16	I/O	Т9	I/O	K1	I/O
B8	I/O	H16	I/O	R9	I/O	J1	I/O
C8	I/O	H15	INIT-I/O	P9	I/O	J2	I/O
D8	GND	H14	VCC	N9	VCC	J3	GND
D9	vcc	J14	GND	N8	GND	НЗ	VCC
C9	I/O	J15	I/O	P8	I/O	H2	I/O
B9	I/O	J16	I/O	R8	I/O	H1	I/O
A9	I/O	K16	I/O	Т8	I/O	G1	I/O
A10	I/O	K15	I/O	T7	I/O	G2	I/O
D10	I/O	K14	I/O	N7	I/O	G3	I/O
C10	I/O	L16	I/O	P7	I/O	F1	I/O
B10	I/O	L15	I/O	R7	I/O	F2	I/O
A11	I/O	M16	I/O	T6	I/O	E1	I/O
B11	I/O	M15	I/O	R6	I/O	E2	I/O
D11	I/O	L14	I/O	N6	I/O	F3	I/O
C11	I/O	N16	I/O	P6	I/O	D1	I/O
A12	I/O	P16	I/O	T5	I/O	C1	I/O
B12	I/O	N15	i/O	R5	/0	D2	I/O
C12	I/O	R16	I/O	P5	I/O	B1	I/O
D12	I/O	M14	I/O	N5	I/O	E3	I/O
A13	I/O	P15	XTAL2(IN)-I/O	T4	I/O	C2	I/O
B13	I/O	N14	GND	R4	I/O	D3	vcc
C13	I/O	R15	RESET	P4	I/O	C3	GND
A14	I/O	P14	vcc	L	·J		

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

> Pins A2, A3, A15, A16, T1, T2, T3, T15 and T16 are not connected. Pin A1 does not exist.

Pin Number	XC3390A/L, XC3490A		Pin Number	XC3390A/L, XC3490A		Pin Number	XC3390A/L, XC3490A		Pin Number	XC3390A/L, XC3490A
1	PWRDWN		45	M1	1	89	DONE-PG		133	VSS
2	TCLKIN-I/O		46	GND		90	I/O		134	GND
3	I/O		47	MO		91	XTAL1(OUT)-BCLKIN-I/O		135	I/O
4	I/O		48	vcc		92	I/O		136	I/O
5	I/O		49	I/O	1	93	I/O		137	-
6	I/O		50	I/O	]	94	1/O		138	I/O
7	1/O		51	I/O		95	1/O		139	I/O
8	I/O		52	I/O		96	I/O		140	I/O
9	I/O		53	I/O		97	I/O		141	I/O
10	I/O		54	I/O		98	I/O		142	-
11	1/O		55	-	]	99	I/O		143	-
12	I/O		56	I/O	1	100	I/O		144	I/O
13	I/O		57	I/O		101	I/O		145	I/O
14	I/O		58	I/O	1	102	I/O		146	I/O
15	I/O		59	I/O	1	103	I/O		147	I/O
16	I/O		60	I/O		104	I/O		148	I/O
17	I/O		61	I/O	1	105	I/O		149	I/O
18	I/O		62	I/O	1	106	I/O		150	I/O
19	I/O		63	I/O	1	107	I/O		151	1/0
20	I/O		64	1/0	1	108	I/O		152	I/O
21	I/O		65	INIT-I/O	1	109	I/O	i	153	I/O
22	GND		66	vcc	1	110	VCC		154	GND
23	vcc		67	GND	1	111	GND		155	vcc
24	I/O		68	I/O	1	112	I/O		156	1/0
25	I/O		69	I/O	1	113	I/O		157	I/O
26	1/0		70	I/O	1	114	I/O		158	I/O
27	I/O		71	I/O		115	I/O		159	I/O
28	I/O		72	I/O		116	I/O		160	-
29	I/O		73	I/O	]	117	I/O		161	-
30	I/O	1	74	I/O	1	118	I/O		162	I/O
31	I/O	1	75	I/O	1	119	1/0		163	I/O
32	I/O		76	I/O	1	120	I/O		164	I/O
33	1/0	1	77	I/O		121	I/O		165	I/O
34	I/O	1	78	I/O		122	I/O		166	I/O
35	I/O		79	I/O		123	I/O		167	I/O
36	I/O	1	80	I/O	1	124	I/O	ĺ	168	-
37	I/O	1	81	1/0	1	125	I/O		169	I/O
38	1/0		82	-	1	126	I/O		170	I/O
39	I/O	1	83	-	1	127	1/0	1	171	I/O
40	1/0	1	84	1/0	1	128	1/0		172	I/O
41	I/O	1	85	XTAL2(IN)-I/O	1	129	1/0	1	173	1/0
42	I/O	1	86	GND	1	130	1/0		174	I/O
43	I/O	1	87	RESET	1	131	1/0	1	175	VCC
44	-	1	88	vcc	1	132	CCLK	1	176	GND

#### XC3390A, XC3390L, XC3490A Family 176-Pin TQFP Pinouts

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

#### XC3390A, XC3390L, XC3490A Family 208-Pin PQFP Pinouts

Pin Number	XC3390A/L, XC3490A						
1	-	53	-	105	-	157	-
2	GND	54	-	106	vcc	158	
3	PWRDWN	55	VCC	107	D/P	159	-
4	TCLKIN-I/O	56	M2-I/O	108	-	160	GND
5	I/O	57	HDC-I/O	109	D7-I/O	161	WS-A0-I/O
6	I/O	58	I/O	110	XLT1-BCLKIN-I/O	162	CS2-A1-I/O
7	I/O	59	I/O	111	I/O	163	1/O
8	I/O	60	I/O	112	I/O	164	I/O
9	I/O	61	LDC-I/O	113	I/O	165	A2-1/O
10	I/O	62	I/O	114	I/O	166	A3-I/O
11	I/O	63	I/O	115	D6-I/O	167	I/O
12	I/O	64	-	116	I/O	168	I/O
13	I/O	65	-	117	1/0	169	-
14	I/O	66	-	118	I/O	170	
15	-	67		119	-	171	
16	I/O	68	I/O	120	I/O	172	A15-I/O
17	I/O	69	I/O	121	I/O	173	A4-I/O
18	I/O	70	I/O	122	D5-1/O	174	I/O
19	I/O	71	I/O	123	CS0-1/O	175	I/O
20	I/O	72	-	124	I/O	176	-
21	I/O	73	-	125	I/O	177	-
22	I/O	74	I/O	126	I/O	178	A14-I/O
23	I/O	75	I/O	127	I/O	179	A5-I/O
24	I/O	76	I/O	128	D4-I/O	180	I/O
25	GND	77	I/O	129	I/O	181	I/O
26	vcc	78	vcc	130	vcc	182	GND
27	I/O	79	GND	131	GND	183	vcc
28	I/O	80	I/O	132	D3-I/O	184	A13-I/O
29	I/O	81	I/O	133	CS1-I/O	185	A6-I/O
30	I/O	82	I/O	134	I/O	186	I/O
31	I/O	83	-	135	I/O	187	I/O
32	I/O	84	-	136	I/O	188	-
33	I/O	85	I/O	137	I/O	189	-
34	I/O	86	I/O	138	D2-1/O	190	I/O
35	I/O	87	I/O	139	I/O	191	I/O
36	1/O	88	I/O	140	I/O	192	A12-I/O
37	-	89	I/O	141	I/O	193	A7-1/O
38	I/O	90	-	142	-	194	-
39	I/O	91	-	143	I/O	195	
40	I/O	92	-	144	I/O	196	-
41	I/O	93	I/O	145	I/O	197	I/O
42	I/O	94	I/O	146	BUSY-RDY-RCLK-I/O	198	I/O
43	I/O	95	I/O	147	I/O	199	A11-I/O
44	I/O	96	I/O	148	1/O	200	A8-I/O
45	I/O	97	I/O	149	I/O	201	I/O
46	I/O	98	I/O	150	I/O	202	I/O
47	I/O	99	I/O	151	DIN-D0-I/O	203	A10-I/O
48	M1-RDATA	100	XLT2-I/O	152	DOUT-I/O	204	A9-I/O
49	GND	101	GND	153	CCLK	205	VCC
50	M0-RTRIG	102	RESET	154	vcc	206	-
51	-	103	_	155	-	207	-
52	-	104	-	156	-	208	-
# 

# XC3300 HardWire<sup>™</sup> LCA Family

# **Product Specification**

# Features

- Mask-programmed versions of Xilinx Programmable Logic Cell Arrays (LCA)
  - Cost reduction for high volume applications
  - Transparent conversion from FPGA device
  - On-chip scan path test latches
  - High Performance 1.2 μ CMOS process
  - 100 MHz flip-flop toggle rate
- Easy conversion from Programmable FPGA
  - Architecturally identical to Programmable FPGA
  - Fully pin and performance compatible
  - Same specifications as Programmable FPGA
  - Supports daisy-chained configuration modes
  - Test program automatically generated
  - Emulates Programmable Configuration Signals
- Advanced Second Generation Architecture
  - Compatible arrays up to 9000 gate complexity
  - Extensive register and I/O capabilities
  - Two global clocks (less than 1 ns skew)
  - Internal 3-state bus capabilities
  - On-chip oscillator

# Description

The Xilinx Logic Cell Array (LCA) family provides a group of high-performance, high-density digital integrated circuits. Their regular, extendable, flexible architecture is composed of three types of configurable elements: a perimeter of IOBs, a core array of CLBs and circuitry for interconnection. The general structure of a LCA device is shown in Figure 4. The Xilinx XC3300 family of HardWire LCAs are mask programmed versions of the Xilinx XC3000 FPGAs. In high-volume applications where the design is stable, the programmable LCAs used for prototyping and initial production can be replaced by their HardWire LCA equivalents. This offers a significant cost reduction with virtually no risk or engineering resources required.

In a Programmable LCA the logic functions and interconnections are determined by the configuration program data loaded and stored in internal static memory cells. The HardWire LCA has architecture identical to the Programmable LCA it replaces. All CLBs, IOBs, interconnect topology, power distribution and other elements are the same. In the HardWire LCA the memory cells and the logic they control are replaced by metal connections. Thus the HardWire LCA is a semicustom device manufactured to provide a customer specific function, yet is completely compatible with the FPGA it replaces.

Xilinx manufactures the HardWire LCA using the information from the FPGA design file. Since the HardWire LCA device is both pinout and architecturally identical with the FPGA it is easily created without the need for all the costly and time-consuming engineering activities which other semicustom solutions would require. No redesign time; no expensive and time consuming simulation runs; no place and route; no test vector generation. The combination of the Programmable LCA and HardWire LCA products simply offer the fastest and easiest way to get your product to market, and ensures a subsequent low-cost, low-risk highvolume cost reduction path.

# **Electrical Characteristics**

The XC3300 HardWire LCA family is form, fit and function compatible with the XC3000 FPGA family. Accordingly, all XC3300 HardWire devices meet the electrical specifications of the respective XC3000 FPGA device for the -100

HardWire Device	Replacement for			Maximum	aximum					Packages						
	Pin-Compatible Programmable	Total Available	File Submitted	Flip-Flop Toggle			PLCC		TQFP VQFP	PQFP			PPC	3A		
	Device	Gates	to Xilinx	Frequency	Pins	44	68	84	100	100	160	208	132	175		
XC3330	XC3020, XC3030	3000	3030.LCA	100 MHz		34	58	74	80	80	-	-	-	-		
XC3342	XC3042	4200	3042.LCA	100 MHz	VOs	-	58	74	82	82	-	-	-	-		
XC3390	XC3064, XC3090	9000	3090.LCA	100 MHz		-	-	70	-	-	138	144	110	144		

device for the -100 Speed Grade. For specific data, please see the XC3000 section of the Xilinx Programmable Logic Data Book. Absolute Maximum Ratings, Operating Conditions, DC Characteristics and Switching Characteristics of the -100 Speed Grade of the appropriate device type apply.

# HardWire LCA Application

HardWire LCA products are designed to provide a simple, low-risk path for a customer to achieve significant costreductions on a high-volume design which initially used the FPGA. In the prototype and early production stages, and for low to moderate volume applications, the Programmable device is the solution of choice. Later in the life cycle - when the design is stable and goes into high-volume production - the HardWire LCA can be used in place of the original Programmable device.

Figure 1 shows the typical life cycle of a high-volume product, and illustrates the optimal way for using the FPGA and HardWire LCA. During the development and proto-type stages the Programmable device is used.

Production is started using a Programmable device and the design includes a method for storing the configuration bitstream. Using a Programmable device at this stage reduces risk, allows a faster time to market, and permits design modifications to be made without obsoleting any LCA devices. After a few months of production with the Programmable device, the HardWire LCA can be substituted in the circuit. This may also permit removal of an EPROM used for bitstream storage. Since the circuit board was designed initially for a Programmable device, production can be switched back if the situation warrants. For example, if demand for the product increases dramatically, production can be increased in days or weeks by using Programmable devices. A change can be quickly made to the product with a Programmable device. There is no manufacturing leadtime with off-theshelf, standard product Programmable devices. As another example, production can be switched to Programmable devices as the product nears the end of the life cycle. This avoids end-of-life buys and the risk of obsolescence.

#### HardWire LCA Design/Production Interface

Figure 2 shows how the design, development and production activities are sequenced for both the Programmable and HardWire products. Notice that no additional activity is needed for the HardWire LCA until the design is in volume production. At that time there is a simple design analysis (done by Xilinx) prior to generating the custom mask, and then the HardWire prototypes are manufactured. An insystem verification is performed by the customer, and the HardWire LCA is released to full production. As the architectures of the FPGA and HardWire LCAs are identical. virtually no engineering resources are needed to move from one to the other. By comparison, a traditional masked gate array attempting to "assemble" these logic functions from NAND gates to emulate the LCA would require extensive design activity. A comparison of the activities required to convert to a HardWire LCA versus a gate array is shown in Figure 3.



Figure 1. Typical High-Volume Product Life Cycle



Figure 2. Programmable/HardWire Design/Production Interface.



Figure 3. Design Flow Comparison: Gate Array versus Hardwire LCA.

#### Architecture

As shown in Figure 4, the HardWire LCA has the same architecture as the FPGA it replaces. The perimeter of I/O Blocks (IOBs) provides an interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The interconnect resources are programmed to form networks carrying logic signals among blocks, analogous to printed circuit board traces connecting SSI/MSI packages.

The logic functions of the blocks are implemented by lookup tables. Functional options are implemented by userdefined multiplexers. Interconnecting networks between blocks are implemented with user-defined fixed metal connections.



# I/O Block

Each user-defined IOB (shown in Figure 5) provides an interface between the external package pin of the device and the internal user logic. The IOB is identical with that used in the FPGA. There are a wide variety of I/O options available to the user.

#### Summary of I/O Options

- Inputs
  - Direct
  - Flip-flop/latch
  - CMOS/TTL threshold (chip inputs)
  - Pull-up resistor/open circuit
- Outputs
  - Direct/registered
  - Inverted/not
  - 3-state/on/off
  - · Full speed/slew limited
  - 3-state/output enable (inverse)

#### **Configurable Logic Block**

The array of Configurable Logic Blocks (CLBs) provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix within the perimeter of IOBs. For example, the XC3330 has 100 such blocks arranged in 10 rows and 10 columns.

The configurable logic block is identical to that used in the XC3000 family of FPGAs. Each configurable logic block has a combinatorial logic section, two flip-flops, and an internal control section. (See Figure 6.) There are: five logic inputs [.*a*, .*b*, .*c*, .*d* and .*e*]; a common clock input [.*k*]; an asynchronous direct reset input [.*ro*]; and an enable clock [.*ec*]. All may be driven from the interconnect resources adjacent to the blocks. Each CLB also has two outputs [.*x* and .*p*] which may drive interconnect networks.

Figure 4. Logic Cell Array Structure

X1335



Figure 5. Input/Output Block. Each IOB includes input and output storage elements and I/O options pre-defined by the user. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is selectable. A clock line that triggers the flip-flop on the rising edge is an active Low Latch Enable (Latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are selectable for TTL or CMOS thresholds.

#### Interconnect

User-defined interconnect resources in the Logic Cell Array provide routing paths to connect inputs and outputs of the I/O and logic blocks into logic networks. Interconnections between blocks are composed from a two-layer grid of metal segments. The XACT development system provides automatic routing of these interconnections. The inputs of the IOBs and CLBs are multiplexers that are defined to select an input network from the adjacent interconnect segments. Three types of metal resources are provided to accommodate various network interconnect requirements:

- General Purpose Interconnect
- Direct Connection
- Long Lines

The topology of all these interconnect resources is identical with that of the FPGA, but the speed of the interconnect paths is significantly faster (since all interconnections are fixed metal connections).



Figure 6. Configurable Logic Block. Each CLB includes a combinatorial logic section, two flip-flops and a user-defined multiplexer selection of function.

It has: five logic variable inputs .a, .b, .c, .d and .e. a direct data in .di an enable clock .ec a clock (invertible) .k an asynchronous reset .rd two outputs .x and .y

# **Configuration and Start-Up**

The XC3300 family of HardWire LCA devices are designed to be fully compatible with their Programmable LCA equivalents. While the HardWire LCA parts do not require the loading of configuration data, they fully support a wide variety of configuration modes.

#### Configuration

HardWire LCA devices can be used stand-alone or in a daisy chain with other LCAs. A HardWire LCA device cannot act in Master Parallel or Peripheral Mode. However, designs which use these modes can be supported by selection of a mask option which forces the device into Master Mode. (See Mask Option Applications Note page 4-3 for further information). This allows the HardWire LCA to be used when the original design used Peripheral Mode, without requiring any changes to the circuit board.

Mode 1. As a stand alone HardWire LCA Device.



Mode 2. As a daisy chain of all HardWire LCA Devices.



Mode 3. As a HardWire LCA or programmable slave in a daisy chain with a Programmable device as a master.



Mode 4. As a HardWire Gate Array device acting as a Serial Master with any combination of Programmable and HardWire LCA devices as slaves.



(P = Programmable device, H = HardWire Gate Array device)

X5346

An XC3300 HardWire LCA device will not "swallow" its own configuration data. Whatever configuration bits are fed into the DIN pin will appear on the DOUT pin after a delay TDIO. In any case where a HardWire LCA device is ahead of a Programmable device in a daisy chain (as in Mode 3 and 4 shown above) the configuration data will need to be modified.

#### Start-up Sequence

The XC3300 HardWire LCAs are designed to emulate the start-up sequence of the FPGA devices as closely as possible, however, some differences do exist. The start-up sequence may be thought of as three stages: power-on-reset; internal clear; and configuration.

An internal power-on-reset circuit is triggered when power is applied. When VCC reaches the voltage at which portions of the LCA begin to operate, the device generates a POR (power-on reset) pulse. The I/O output buffers are disabled and a high-impedance pull-up resistor is provided for the user I/O pins. The length of the POR pulse is userdefined to be either 64  $\mu$ s or 16 ms. The 64  $\mu$ s pulse is used for a rapid reset cycle; the 16 ms pulse emulates the power-on sequence of a FPGA. If the M0 pin is held Low during the POR cycle (or if the mask option to force the HardWire LCA into Master Mode is selected) the device will operate as a Master Mode device and the POR pulse will be extended to 4 times its nominal delay. This ensures that all daisy-chained slave devices will have sufficient time to power up. Following the POR cycle, the HardWire LCA enters a "clearing" state. This state emulates the configuration memory clear performed by a FPGA upon power-up. The length of the clear cycle is 256 cycles (nominally 256  $\mu$ s) for a standard POR, but is only 2 cycles if the rapid reset cycle was selected.

At the completion of the clear cycle the RESET pin is sampled. If the RESET pin is being held Low, the "configuration" will be delayed (with the INIT pin held Low) until RESET is driven High. If the RESET pin is being driven High (or once it has been driven High following a delayed "configuration") the open drain INIT pin will be released and the value of the M0 pin will be latched. If the device is in Master Mode (M0 = Low) it will begin to produce CCLKs. If the device is in Slave Mode (M0 = High) it will require CCLKs to be supplied from another device. After 4 CCLK cycles the part is "configured" and the Done/Program (D/P) pin will be released. (If the device is in a daisy chain with the D/P pins tied together the D/P pin will remain Low until all devices have completed configuration.) One CCLK after the D/P pin goes High the I/Os will become active. The internal user-logic reset is user-defined to release either one CCLK cycle before or after the I/O pins become active. A HardWire LCA operating in Master Mode will stop producing CCLKs one cycle after the I/Os become active.



Figure 7. Psuedo-Configuration Waveform (Normal Power-Up)





#### Performance

The XC3300 family of HardWire LCAs are manufactured in the same high-performance  $1.2\mu$  CMOS technology as their FPGA equivalents. Traditionally the toggle frequency of a flip-flop has been used to describe the overall performance of a semi-custom device. The configuration used for determining this rate is shown in Figure 9.



Figure 9. Toggle Flip-Flop. This is used to characterize device performance.

Actual LCA performance is determined by the timing of critical paths, including the timing for the logic and storage elements in that path and the timing of the associated interconnect. HardWire LCA logic block performance is equal to or slightly faster than the equivalent FPGA, while the interconnect performance is significantly faster.

All HardWire LCA devices are specified and tested for operation at the fastest equivalent FPGA speed available at the time the HardWire LCA device is introduced. For the XC3300 family, this means all parts are guaranteed to the -100 speed grade.

# Power

Power for the LCA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the LCA, dedicated  $V_{CC}$  and ground rings surround the logic array and provide power to the I/O drivers. (See Figure 10.) An independent matrix of  $V_{CC}$  and ground lines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1- $\mu$ F capacitor connected near the  $V_{CC}$  and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 4-mA loads under worst-case conditions may be capable of driving 25 to 30 times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads. The I/O Block output buffers have a slew-limited mode which should be used where output rise and fall times are not speed critical. Slew-limited outputs maintain their dc drive capability, but generate less external reflections and internal noise. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 500 pF per power/ground pin pair. For slew-rate limited outputs this total is four times larger.



Figure 10. LCA Power Distribution.

# HardWire LCA Design Considerations

It is important to observe good design practices while using HardWire LCAs. It is possible for a programmable device to "hide" some less obvious design shortcomings. However, these can manifest themselves when the design is converted to a HardWire LCA.

For example, a small glitch generated from unstable inputs to a CLB function block can be easily "swallowed" if the output is driving a long net. This is because the "pass transistors" act as a Low pass filter and this net's loads may never see the glitch. However, in a HardWire LCA, this glitch may propagate to the loads since there are only metal lines and vias in the routing path.

#### **Gated Clocks and Reset Directs**

Glitching function generators driving CLOCK and RESET DIRECT pins can inadvertently trigger flip-flops to an undesirable state. Avoid these so-called "gated" clock and reset direct nets; if unavoidable, design the logic so that the inputs are always stable and the signal changes are at least a CLB delay ( $T_{ILO}$ ) apart.

#### **Multiplexers Implemented in Function Generators**

Two input multiplexers can be easily implemented in a single F or G function genterator. However, there is a possibility of a glitch if the selected signal and the selected input changes within a CLB's  $T_{ILO}$  delay. This is generally not a problem with data and address multiplexers as long as the output is given enough time to settle; but if the multiplexer output is feeding a CLOCK and/or a RESET DIRECT pin, it is possible to toggle the register at undesired times.

The edge(s) of select signals for a CLOCK and/or RESET DIRECT multiplexers should be stable before and after the edges of the inputs. The edges should be at least a CLB  $(T_{ILO})$  delay apart.

#### **Race Conditions**

All race conditions in the circuit need to go through a careful analysis. Depending on the routing resources responsible for the net delays, the correct signal may always "win the race" in a programmable FPGA; however, once converted to HardWire LCA, this may not be the case. (See Figure 10a.)

#### **Delay Generators**

Using the routing resources as delay lines in programmable FPGAs is undesirable. In HardWire LCAs, it is an invitation for timing problems. All delay generators should be removed and the circuit redesigned before converting it to HardWire.

#### Interfacing with External Devices

Almost all LCAs interface with external devices–FIFOs, memories, processors and peripherals, etc. Handshaking with devices requires specific setup/hold times. Ample hold time on a data bus from a programmable FPGA may no longer meet spec in HardWire LCA. An external data bus clocked by a HardWire LCA gererated signal may no longer meet the system set-up time requirements. This can happen because interconnects are much faster than in a programmable device. This requires you to also review the system timing specs when converting to a HardWire LCA.

In reality, all designers using LCAs (programmable or HardWire) face the same issues. Due to improvements in process and circuit design, a part specified at -50 today may actually be running as fast as -70 or even close to -100 in the future. Xilinx does NOT guarantee a part against minimum timing specs. A "glitch" that was swallowed in a device today may crop up in a future device due to faster pass resistors in the routing paths. When using any Xilinx LCAs, the above issues should be addressed in the design phase.



Figure 10a. Race Condition Example

# HardWire Testability

The XC3300 HardWire LCA products contain significant on-chip logic to facilitate manufacturability and testing. This logic, combined with Xilinx's internal Automatic Test Generation (ATG) software, assures 100% functionality. In fact, the HardWire LCA can be 100% functionally tested by Xilinx without the need for customer generated test vectors (as is required with custom gate arrays).

This section examines the two basic block structures and the special test circuitry in the HardWire LCA. An example of a small XC3300 LCA design and the vectors generated for test are included.

#### **Test Architecture**

The HardWire LCA contains two types of internal blocks: the Input/Output Block (IOB) and the Configurable Logic Block (CLB). To accomplish 100% functional testing special test circuitry is designed into the device. This circuitry allows testing of each block (CLB and IOB) in a synchronized procedure known as "Scan Test". Special dedicated test latches (called TBLKs) are included on all HardWire devices. They are completely transparent to the normal operation of the circuit. Scan testing allows the contents of all internal flip-flops to be serially shifted off-chip, and for Xilinx generated test vectors to be shifted into the device, thus enabling all flip-flops to be initialized to any desired state.

These special dedicated test latches are placed into each CLB and IOB. Each CLB has four internal test latches, (placed at the CLB outputs), while each IOB contains three test latches (placed at the IOB inputs) as shown in Figures 11 and 12. The placement of these test latches is very important, since each CLB output or IOB input can fanout to multiple destinations. All sources and destinations of logic blocks come from other logic blocks, thus this placement of the latches provides complete access to all nets and synchronized control of all CLBs and IOBs.

The test latches are connected into a daisy chain which passes through every flip-flop in the LCA. Figure 13 shows an overview of the scan path. The path begins at the Scan In pin, sequences through each CLB, then through the IOBs, and finally exits at the Scan Out pin. This scan path can be seen in more detail in Figure 14, which shows the precise sequence with which the CLB and IOB internal test latches are loaded or read.



Figure 11. XC3300 HardWire CLB Test Latch Locations



Figure 12. XC3300 HardWire IOB Test Latch Location



Figure 13. XC3390 Scan Path Overview



Figure 14. Detailed Scan Path

The internal architecture of a TBLK is shown in Figure 15. In the normal operation mode of the HardWire LCA, SW1 is in position A and all the test latches are bypassed completely. The HardWire LCA device is set into Test Mode (SW1 = position B) by Xilinx ATG software. This software inputs unique conditions on several control pins while serially loading a "password" into the device. For this reason, it is not possible for a customer design to inadvertently place the HardWire LCA into Test Mode. When SW1 is in position B (Test Mode) all the latches can receive data from either the CLB output or the previous latch in the daisy chain (SQn).

Synchronized together by a special test clock, all the test latches operate in two phases. The first phase serially loads all the latches to place a specific vector at the inputs of the logic block to be tested. The second phase is a parallel load of all latches, storing the expected output data of the logic block being tested (SW2 = A). At this point testing returns to phase one and serially clocks out the results, while simultaneously clocking in a new input vector.

#### Scan Test

To see how scan testing can be used to provide complete functional test coverage, consider the logic shown in Figure 16. This diagram shows a CLB (CLB2) with three inputs being driven by three different CLBs and the other two inputs being driven by two different IOBs. If we apply every possible combination of inputs to CLB2 and all expected output conditions are met, then CLB2 has been 100% functionally tested. The input conditions applied also include any register control signals (such as Clock, Reset, or Clock Enable). The same procedure is used for testing IOBs.

Looking again at Figure 16, CLB2 is tested by first serially loading the X output latches of CLB1, CLB3, and CLB4 and the input latches of IOB1 and IOB2. Note that the latches on CLB2's outputs are also loaded in this first phase. Not all CLBs and IOBs can be tested at once, due to signal dependencies. To position the correct data into the latches all unused latches still need "don't cares" loaded. Regardless of which CLBs and IOBs are being tested by a particular scan vector, the complete scan path is always shifted in and out for testing and verification. The state of CLB2's output latches will be opposite to their expected results in phase two. This guarantees that CLB2's input data changed the state of its output latches and therefore, is current data.

CLB or IOB data registers using a synchronous or asynchronous clock are not a problem during this special test mode. All customer-used registers are clock inhibited during the phase one load. The inhibit of register clocking is accomplished by logically "ANDing" the register clocks with the global inhibit control line.

The test vectors needed to perform this thorough testing are created by Xilinx. No additional effort or engineering time is required from the user to ensure proper device performance. The customer design file used to create the HardWire LCA is used in conjunction with specially developed Xilinx Automatic Test Generation software, which creates the complete set of test vectors required to perform 100% functional testing. This software creates the data for all possible input conditions and corresponding output data for each CLB and IOB used in the customer design. This data is then compiled into the test vectors used to perform the actual testing.

#### Scan Test Example

Finally, Figure 17 shows an example of a very simple design implemented in an XC3300 HardWire LCA. This example uses only two CLBs and one IOB, and therefore contains only 11 test latches. The sample test vectors in Figure 18 show how scan test would be used to perform functional testing of this design. Note that the set of vectors shown tests only one input condition (input A of the CLB under test). The actual test file would contain all the additional vectors needed to completely test this design.





X1355

Figure 16. 5 Input CLB (CLB2) Driven by 3 Different CLB Outputs and 2 Different IOB Inputs



Figure 17. Test Example

The following vectors and comments show the testing of one input condition (input A of the CLB under test).

SCAN CLOCK	SCAN IN	SCAN OUT	GLOBAL CLOCK	COMMENTS
с	x	x	x	Load a "don't care" (0 or 1) into latch #1, not used.
с	1	x	x	Load a 1 into Scan In pin, knowing it will be positioned in latch #2, input B. The global clock is inhibited and the scan out data are "don't cares".
С	x	x	x	Load a "don't care" into latch #3, not used.
С	x	x	x	Load a "don't care" into latch #4, not used.
С	х	х	x	Load a "don't care" into latch #5, not used.
С	1	х	x	Load a 1 into Scan In pin for input A (latch #6).
С	x	x	x	Load a "don't care" into latch #7, not used.
С	x	x	x	Load a "don't care" into latch #8, not used.
с	0	x	x	Load a 0 into latch #9, expecting the G output to be a 1 after phase two.
с	0	x	x	Load a 0 into $\$ latch #10, expecting the register output to be a 1 after phase two.
С	0	х	x	Load a 0 into latch #11, exepcting the F output to be a 1 after phase two.
At th	is po	int al	l the lat	ches are loaded. Enter phase two by changing the control pin (not shown here).
0	x	×	С	Clock the data register after entering phase two. Now the register data is current but latch #10 still has a 0 inside.
С	х	х	0	Load all the latches with their functional results.
This verif	compl ying	etes pl the sc	hase two. an out pi	Return to phase one and load the next set of input data, while simultaneously n. We expect to see latches 9, 10, and 11 with ones as we scan the data out.
С	х	х	x	Load a "don't care" into latch #1, not used.
С	1	х	x	Load a 1 into Scan In pin, knowing it will be positioned in latch $#2$ , input B.
С	х	х	x	Load a "don't care" into latch #3, not used.
С	x	х	x	Load a "don't care" into latch #4, not used.
С	x	x	x	Load a "don't care" into latch #5, not used.
С	0	х	x	Load a 0 into Scan In pin for input A (latch #6). This is a different from the first load.
С	x	x	×	Load a "don't care" into latch #7, not used.
с	x	x	×	Load a "don't care" into latch #8, not used.
С	1	1	x	Load a 1 into latch #9, expecting the G output to be a 0 after phase two. The Scan out pin will be showing the results of latch #9 from the previous load.
С	0	1	x	Load a 0 into latch #10, expecting the register output to be a 1 after phase two. The Scan out pin shows latch #10 results.
С	0	1	х	Load a 0 into latch #11, expecting the F output to be a 1 after phase two. The Scan out pin shows latch #11 results.

# Figure 18. Sample Test Vectors for Simple Design Example

#### **XC3300 Family Configuration Pin Assignments**

CONFIGURATIO					100						
SLAVE	MASTER	44	68	84	100	TQFP/	132	160	208	175	USER
<1>	<0>	PLCC	PLCC	PLCC	PQFP	VQFP	PPGA	PQFP	PQFP	PPGA	OPERATION
PWR DWN	PWR DWN	7	10	12	29	26	A1	159	3	B2	PWR DWN (I)
VCC	VCC	12	18	22	41	38	C8	20	26	D9	VCC
M1 (ł)	M1 (I)	16	25	31	52	49	B13	40	48	B14	M1
M0 (HIGH) (I)	M0 (HIGH) (I)	17	26	32	54	51	B14	42	50	B15	M0 (I)
		18	27	33	56	53	D14	44	56	C15	I/O
HDC (HIGH)	HDC (HIGH)	19	28	34	57	54	G14	45	57	C15	I/O
LDC (LOW)	LDC (LOW)	20	30	36	59	56	H12	49	61	D16	1/0
INIT *	INIT ·	22	34	42	65	62	M13	59	77	H15	I/O
GND	GND	23	35	43	66	63	P14	19	79	J14	GND
		26	43	53	67	73	N13	76	100	P15	XTL2 orl/O
BESET (I)	BESET (I)	27	44	54	78	75	P14	78	102	B15	BESET (I)
DONE	DONE	28	45	55	80	77	N13	80	102	B14	PBOGBAM (I)
20112	DOIL		46	56	81	78	M12	81	109	N13	1/0
		30	40	57	82	79	P13	82	110	T14	XTL1 or I/O
			48	58	83	80	N11	86	115	P12	1/0
			40	60	87	84	MQ	00	122	T11	1/0
			50	61	88	85	NIG	02	122	P10	1/0
	1977 July 1977		50	62	80	96	NIQ	33	120	PO	1/0
VCC	VCC	24	51	64	03	00	110	100	120	NO	
¥00	VCC	- 34	52	65	91	00	IVIO	100	100	N9 D0	1/0
			55	65	92	00		102	102		1/0
			54	67	93	90	FO	103	133		1/0
			55	70	94	91	ME	114	1.45		1/0
			50	71		95	NIA	114	145		1/0
		20	57	70	100	90	N4 N0	110	140	<b>F</b> 5	1/0
		20	50	72	100	97	112	119	151		1/0
	DOUT	39	59	73		98	M3	120	152	N4	
	UULK	40	00	74	2	99	P1	121	153	HZ DO	
			61	75	5	2	M2	124	161	P2	1/0
			62	76	ь	3	N1	125	162	M3	1/0
		-	63	77	8	5	L2	128	165		1/0
			64	/8	9	6		129	166	N1	1/0
			65	81	12	9	K1	132	1/2	M1	1/0
		<b> </b>	66	82	13	10	J2	133	173	L2	1/0
			67	83	14	11	H1	136	178	K2	1/0
010	0110		68	84	15	12	H2	137	179	K1	1/0
GND	GND	1	1		16	13	H3	139	182	J3	GND
			2	2	17	14	G2	141	184	H2	1/0
			3	3	18	15	G1	142	185	H1	1/0
			4	4	19	16	F2	147	192	F2	I/O
			5	5	20	17	E1	148	193	E1	I/O
		I	6	8	23	20	D1	151	199	D1	I/O
			7	9	24	21	D2	152	200	C1	I/O
		ļ	8	10	25	22	B1	155	203	E3	I/O
		ļ	9	11	26	26	C2	156	204	C2	I/O
		X	X	X	X	X					XC3330
				X	X	Х					XC3342
		I		X			х	х	Х	X	XC3390

Represents a 50-kΩ to 100-kΩ Pull-Up

INIT is an Open Drain Output During Configuration .

(I) Represents an Input

X5475

Note: Pin assignments of "PGA Footprint" PLCC sockets and PGA packages are not electically identical. Generic I/O pins are not shown

#### **XC3000 Family Pin Assignments**

Xilinx offers the three members of the XC3300 family in a variety of surface-mount and through-hole package types, with pin counts from 44 to 208.

Each chip is offered in several package types to accomodate the available pc board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without the need for pc board changes. Note that there may not be a perfect match between the number of bonding pads on the chip and the number of pins on a package. In some cases, the chip has more pads than there are pins on the package, as indicated by the information ("unused" pads) below the line in the following table. The IOBs of the unconnected pads can still be used as storage elements if the specified propagation delays and set-up times are acceptable.

In other cases, the chip has fewer pads than there are pins on the package; therefore, some package pins are not connected (n.c.), as shown above the line in the following table.

Number of Package Pins										
Device	Pads	44	68	84	100	132	160	175	208	
XC3330	98	54 unused	30 unused	14 unused	2 n.c.	—	—	—		
XC3342	118		—	34 unused	18 unused	] —	—	—		
XC3390	166	—		82 unused		32 unused	6 unused	9 n.c.	42 n.c.	

#### Pin Descriptions

#### Permanently Dedicated Pins.

#### Vcc

Two to eight (depending on package type) connections to the nominal +5 V supply voltage. All must be connected.

#### GND

Two to eight (depending on package type) connections to ground. All must be connected.

#### PWRDWN

A Low on this CMOS-compatible input stops all internal activity. All flip-flops and latches are reset, all outputs are 3-stated, and all inputs are interpreted as High, independent of their actual level. While PWRDWN is Low,  $V_{CC}$  may be reduced to any value >2.3 V. When PWDWN returns High, the LCA becomes operational with DONE Low for two cycles of the internal 1-MHz clock. During configuration, PWRDWN must be High. If not used, PWRDWN must be tied to  $V_{CC}$ .

#### RESET

This is an active Low input which has three functions.

Prior to the start of configuration, a Low input will delay the start of the configuration process. An internal circuit senses the application of power and begins a minimal time-out cycle. When the time-out and RESET are complete, the level of the M0 line is sampled and configuration begins.

If RESET is asserted during a configuration, the LCA device is re-initialized and restarts the configuration at the termination of RESET.

If RESET is asserted after configuration is complete, it provides a global asynchronous reset of all IOB and CLB storage elements of the LCA device.

#### CCLK

During configuration, Configuration Clock is an output of an LCA in Master mode or Peripheral mode, but an input in Slave mode.

CCLK drives dynamic circuitry inside the LCA. The Low time may, therefore, not exceed a few microseconds. When used as an input, CCLK must be "parked High". An internal pull-up resistor maintains High when the pin is not being driven.

#### DONE/PROG

DONE is an open-drain output, configurable with or without an internal pull-up resistor. At the completion of configuration, the LCA circuitry becomes active in a synchronous order, and DONE/PROG goes active High one cycle before the outputs go active. Once configuration is done, a High-to-Low transition of this pin will cause an initialization of the device and start a reconfiguration.

#### МО

As Mode 0, this input sampled is before the start of configuration to establish the configuration mode to be used.

#### М1

This input is used only for manufacturer test. The user must tie this pin either High or Low in-system.

#### User I/O Pins that can have special functions.

#### HDC

During configuration, this output is held at a High level to indicate that configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

# LDC

During Configuration, this output is held at a Low level to indicate that the configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin. LDC is particularly useful in Master mode as a Low enable for an EPROM, but it must then be programmed as a High after configuration.

# INIT

This is an active Low open-drain output which is held Low during the power stabilization and internal clearing of the configuration memory. It can be used to indicate status to a configuring microprocessor, as a wired AND of several slave mode devices, or as a hold-off signal for a master mode device. After configuration this pin becomes a user programmable I/O pin.

# BCLKIN

This is a direct CMOS level input to the alternate clock buffer (Auxiliary Buffer) in the lower right corner.

# XTL1

This user I/O pin can be used to operate as the output of an amplifier driving an external crystal and bias circuitry.

# XTL2

This user I/O pin can be used as the input of an amplifier connected to an external crystal and bias circuitry. The I/O Block is left unconfigured. The oscillator configuration is activated by routing a net from the oscillator buffer symbol output.

#### DIN

During Slave or Master Serial configuration, this pin is used as a serial-data input.

# DOUT

During configuration this pin is used to output serialconfiguration data to the DIN pin of a daisy-chained slave.

#### TCLKIN

This is a direct CMOS level input to the global clock buffer.

## Unrestricted User I/O Pins.

#### I/O

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. All unrestricted I/O pins, plus the special pins mentioned previously, have a weak pull-up resistor of 50 k $\Omega$  to 100 k $\Omega$  that becomes active as soon as the device powers up, and stays active until the end of configuration.

Pin Number	XC3300
1	GND
2	I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	PWRDWN
8	I/O
9	I/O
10	I/O
11	I/O
12	VCC
13	I/O
14	I/O
15	I/O
16	M1-RDATA
17	M0-RTRIG
18	M2-I/O
19	HDC-I/O
20	LDC-I/O
21	I/O
22	INIT-I/O

#### XC3300 Family 44-Pin PLCC Pinouts

Pin Number	XC3300
23	GND
24	I/O
25	I/O
26	XTL2(IN)-I/O
27	RESET
28	DONE-PGM
29	I/O
30	XT1(OUT)-BCLK-I/O
31	I/O
32	I/O
33	I/O
34	VCC
35	I/O
36	I/O
37	1/O
38	DIN-I/O
39	DOUT-I/O
40	CCLK
41	I/O
42	I/O
43	I/O
44	I/O

XC3330, XC3342	68 PLCC	84 PLCC	XC3330, XC3342	68 PLCC
PWRDN	10	12	RESET	44
TCLKIN-I/O	11	13	DONE-PG	45
I/O		14	I/O	46
I/O	12	15	XTL1(OUT)-BCLKIN-I/	0 47
I/O	13	16	I/O	48
I/O	_	17	I/O	-
I/O	14	18	I/O	49
I/O	15	19	I/O	50
I/O	16	20	I/O	51
I/O	17	21	I/O	-
VCC	18	22	VCC	52
1/0	19	23	I/O	53
I/O	_	24	I/O	54
I/O	20	25	I/O	55
I/O	21	26	I/O	-
I/O	22	27	I/O	
I/O	—	28	I/O	56
I/O	23	29	I/O	57
I/O	24	30	DIN-I/O	58
M1	25	31	DOUT-I/O	59
MO	26	32	CCLK	60
1/0	27	33	I/O	61
HDC-I/O	28	34	I/O	62
I/O	29	35	I/O	63
LDC-I/O	30	36	1/0	64
I/O	31	37	I/O	
I/O		38	1/0	
1/O	32	39	I/O	65
I/O	33	40	1/0	66
I/O		41	I/O	67
INIT-I/O	34	42	I/O	68
GND	35	43	GND	1
I/O	36	44	I/O	2
I/O	37	45	I/O	3
I/O	38	46	I/O	4
I/O	39	47	I/O	5
I/O	40	48	1/0	
I/O	41	49	I/O	
I/O		50	1/0	6
I/O		51	1/0	7
I/O	42	52	1/0	8
XTL2(IN)-I/O	43	53	1/0	9

#### XC3300 Family 68-Pin and 84-Pin PLCC Pinouts

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

This table describes the pinouts of two different chips in two different packages. The first column lists 84 of the 118 pads on the XC3342 (and 84 of the 98 pads on the XC3330) that are connected to the 84 package pins. Six pads, indicated by a dash (–) in the 68 PLCC column, have no connections in the 68 PLCC package, but are connected in the 84-pin package.

XC3390	84-Pin	PLCC	Pinout
--------	--------	------	--------

PLCC					
Pin Number	XC3390				
12	PWRDN				
13	TCLKIN-I/O				
14	I/O				
15	I/O				
16	I/O				
17	I/O				
18	I/O				
19	I/O				
20	I/O				
21	GND*				
22	VCC				
23	I/O				
24	I/O				
25	I/O				
26	I/O				
27	I/O				
28	I/O				
29	I/O				
30	I/O				
31	M1				
32	MO				
33	I/O				
34	HDC-I/O				
35	I/O				
36	LDC-I/O				
37	I/O				
38	I/O				
39	I/O				
40	I/O				
41	INIT/I/O*				
42	VCC*				
43	GND				
44	I/O				
45	I/O				
46	I/O				
47	I/O				
48	I/O				
49	I/O				
50	I/O				
51	I/O				
52	I/O				
53	XTL2(IN)-I/O				

PLCC	
Pin Number	XC3390
54	BESET
55	DONE-PG
56	1/O
57	
58	1/0
59	VO
60	//Q
61	VO
62	VO
63	1/0
64	VCC
65	GND*
66	I/O*
67	1/O*
68	I/O*
69	1/0
70	I/O
71	I/O
72	DIN-I/O
73	DOUT-I/O
74	CCLK
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	1/0
81	1/0
82	I/O
83	I/O
84	1/0
1	GND
2	VCC*
3	I/O*
4	I/O*
5	I/O*
6	I/O*
7	1/0
8	1/0
9	1/0
11	1/0
11	1 10

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed ouptuts are default slew-rate limited.

\* Different pin definition than XC3342 PC84 package

TQFP/ VQFP Pin No.	PQFP Pin No.	XC3330 XC3342		TQFP/ VQFP Pin No.	PQFP Pin No.	XC3330 XC3342		TQFP/ VQFP Pin No.	PQFP Pin No.	XC3330 XC3342
13	16	GND		47	50	I/O	Į	81	84	1/0
14	17	I/O		48	51	I/O		82	85	I/O
15	18	I/O		49	52	M1		83	86	I/O
16	19	I/O		50	53	GND		84	87	I/O
17	20	I/O		51	54	MO		85	88	I/O
18	21	I/O		52	55	VCC		86	89	I/O
19	22	I/O		53	56	1/0		87	90	I/O
20	23	I/O		54	57	HDC-I/O		88	91	VCC
21	24	I/O		55	58	I/O		89	92	I/O
22	25	I/O		56	59	LDC-I/O		90	93	I/O
23	26	I/O		57	60	I/O		91	94	I/O
24	27	VCC		58	61	I/O	Γ	92	95	I/O
25	28	GND		59	62	I/O		93	96	I/O
26	29	PWRDN		60	63	I/O	[	94	97	I/O
27	30	TCLKIN-I/O		61	64	I/O		95	98	I/O
28	31	I/O**		62	65	INIT-I/O	[	96	99	I/O
29	32	I/O		63	66	GND		97	100	DIN-I/O
30	33	I/O	ł	64	67	I/O	1	98	1	DOUT-I/O
31	34	I/O		65	68	I/O	[	99	2	CCLK
32	35	I/O		66	69	I/O	[	100	3	vcc
33	36	I/O		67	70	I/O	[	1	4	GND
34	37	I/O		68	71	I/O	[	2	5	I/O
35	38	I/O		69	72	I/O	[	3	6	I/O
36	39	I/O		70	73	I/O		4	7	I/O**
37	40	I/O		71	74	I/O	- 1	5	8	I/O
38	41	vcc	]	72	75	I/O	[	6	9	I/O
39	42	I/O	]	73	76	XTAL2-I/O	[	7	10	1/0
40	43	I/O		74	77	GND		8	11	I/O
41	44	I/O		75	78	RESET	[	9	12	I/O
42	45	I/O		76	79	VCC	[	10	13	I/O
43	46	I/O		77	80	DONE-PG		11	14	I/O
44	47	I/O		78	81	I/O	[	12	15	I/O
45	48	I/O		79	82	BCLKIN-XTAL1-I/O				
46	49	I/O		80	83	I/O				

#### XC3300 Family 100-Pin PQFP, TQFP, VQFP Pinouts

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

This table describes the pinouts of two different chips in two different packages. The third column lists 100 of the 118 pads on the XC3342 that are connected to the 100 package pins. Two pads, indicated by double asterisks, do not exist on the XC3330, which has 98 pads; therefore the corresponding pins have no connections.

PGA Pin Number	XC3390	PGA Pin Number	XC3390	PGA Pin Number	XC3390	PGA Pin Number	XC3390
C4	GND	B13	M1	P14	RESET	M3	DOUT-I/O
A1	PWRDN	C11	GND	M11	VCC	P1	CCLK
C3	I/O-TCLKIN	A14	MO	N13	DONE-PG	M4	vcc
B2	I/O	D12	VCC	M12	I/O	L3	GND
B3	I/O	C13	I/O	P13	XTAL1-I/O-BCLKIN	M2	I/O
A2	I/O	B14	HDC-I/O	N12	1/0	N1	I/O
B4	I/O	C14	I/O	P12	I/O	M1	I/O
C5	I/O	E12	I/O	N11	I/O	КЗ	I/O
A3	I/O	D13	I/O	M10	I/O	L2	I/O
A4	1/0	D14	LDC-I/O	P11	I/O	L1	I/O
B5	I/O	E13	I/O	N10	I/O	К2	I/O
C6	I/O	F12	I/O	P10	I/O	J3	I/O
A5	I/O	E14	I/O	M9	I/O	K1	I/O
B6	I/O	F13	I/O	N9	I/O	J2	I/O
A6	I/O	F14	I/O	P9	I/O	J1	I/O
B7	I/O	G13	I/O	P8	I/O	H1	I/O
C7	GND	G14	INIT-I/O	N8	I/O	H2	I/O
C8	VCC	G12	vcc	P7	1/O	H3	GND
A7	I/O	H12	GND	M8	VCC	G3	VCC
B8	I/O	H14	I/O	M7	GND	G2	I/O
A8	I/O	H13	I/O	N7	I/O	G1	I/O
A9	I/O	J14	I/O	P6	I/O	F1	I/O
B9	I/O	J13	I/O	N6	I/O	F2	I/O
C9	I/O	K14	I/O	P5	I/O	E1	I/O
A10	I/O	J12	I/O	M6	I/O	F3	I/O
B10	I/O	K13	I/O	N5	I/O	E2	I/O
A11	I/O	L14	I/O	P4	I/O	D1	I/O
C10	I/O	L13	I/O	P3	I/O	D2	1/0
B11	I/O	K12	I/O	M5	I/O	E3	I/O
A12	1/0	M14	I/O	N4	I/O	C1	I/O
B12	I/O	N14	1/0	P2	I/O	B1	I/O
A13	I/O	M13	XTAL2(IN)-I/O	N3	I/O	C2	I/O
C12	I/O	L12	GND	N2	DIN-I/O	D3	VCC

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

XC3300	Family	160-Pin	PQFP	Pinout
--------	--------	---------	------	--------

PLCC Pin Number	XC3390	PLCC Pin Number	XC3390	PLCC Pin Number	XC3390	PLCC Pin Number	XC3390
1	I/O	41	GND	81	I/O	121	CCLK
2	I/O	42	MO	82	XTAL1-I/O-BCLKIN	122	vcc
3	I/O	43	VCC	83	I/O	123	GND
4	I/O	44	I/O	84	I/O	124	I/O
5	I/O	45	HDC-I/O	85	I/O	125	I/O
6	I/O	46	I/O	86	I/O	126	I/O
7	I/O	47	I/O	87	I/O	127	I/O
8	I/O	48	I/O	88	I/O	128	I/O
9	I/O	49	LDC-I/O	89	I/O	129	I/O
10	I/O	50	I/O	90	I/O	130	I/O
11	I/O	51	I/O	91	I/O	131	I/O
12	I/O	52	I/O	92	I/O	132	I/O
13	I/O	53	I/O	93	I/O	133	I/O
14	1/O	54	I/O	94	I/O	134	I/O
15	I/O	55	I/O	95	I/O	135	I/O
16	I/O	56	I/O	96	I/O	136	I/O
17	I/O	57	I/O	97	I/O	137	I/O
18	I/O	58	I/O	98	I/O	138	I/O
19	GND	59	INIT-I/O	99	I/O	139	GND
20	VCC	60	vcc	100	vcc	140	VCC
21	I/O	61	GND	101	GND	141	I/O
22	1/O	62	I/O	102	I/O	142	I/O
23	I/O	63	I/O	103	I/O	143	I/O
24	I/O	64	I/O	104	I/O	144	I/O
25	I/O	65	I/O	105	I/O	145	I/O
26	I/O	66	I/O	106	I/O	146	I/O
27	I/O	67	I/O	107	I/O	147	I/O
28	I/O	68	I/O	108	I/O	148	I/O
29	1/O	69	1/0	109	I/O	149	1/O
30	1/O	70	I/O	110	I/O	150	I/O
31	I/O	71	I/O	111	I/O	151	1/O
32	I/O	72	I/O	112	i/O	152	I/O
33	<u>I/O</u>	73	I/O	113	I/O	153	I/O
34	I/O	74	I/O	114	I/O	154	I/O
35	I/O	75	I/O	115	I/O	155	I/O
36	I/O	76	XTAL2-I/O	116	I/O	156	I/O
37	I/O	77	GND	117	I/O	157	VCC
38	I/O	78	RESET	118	I/O	158	GND
39	1/0	79	vcc	119	DIN-I/O	159	PWRDWN
40	M1	80	DONE/PG	120	DOUT	160	TCLKIN-I/O

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed IOBs are default slew-rate limited.

PGA Pin Number	XC3390	PGA Pin Number	XC3390	PGA Pin Number	XC3390	PGA Pin Number	XC3390
B2	PWRDN	D13	I/O	R14	DONE-PG	R3	DIN-I/O
D4	TCLKIN-I/O	B14	M1	N13	I/O	N4	DOUT-I/O
B3	I/O	C14	GND	T14	XTAL1(OUT)-BCLKIN-I/O	R2	CCLK
C4	I/O	B15	MO	P13	I/O	P3	VCC
B4	I/O	D14	VCC	R13	I/O	N3	GND
A4	I/O	C15	I/O	T13	I/O	P2	I/O
D5	I/O	E14	HDC-I/O	N12	I/O	M3	I/O
C5	I/O	B16	I/O	P12	I/O	R1	I/O
B5	I/O	D15	I/O	R12	I/O	N2	I/O
A5	I/O	C16	I/O	T12	I/O	P1	I/O
C6	I/O	D16	LDC-I/O	P11	I/O	N1	I/O
D6	I/O	F14	I/O	N11	I/O	L3	I/O
B6	I/O	E15	I/O	R11	I/O	M2	I/O
A6	I/O	E16	I/O	T11	I/O	M1	I/O
B7	I/O	F15	I/O	R10	I/O	L2	I/O
C7	I/O	F16	I/O	P10	I/O	L1	I/O
D7	I/O	G14	I/O	N10	I/O	КЗ	I/O
A7	I/O	G15	I/O	T10	I/O	K2	1/0
A8	I/O	G16	I/O	Т9	I/O	K1	I/O
B8	I/O	H16	I/O	R9	I/O	J1	I/O
C8	I/O	H15	INIT-I/O	P9	I/O	J2	I/O
D8	GND	H14	VCC	N9	VCC	J3	GND
D9	VCC	J14	GND	N8	GND	НЗ	VCC
C9	I/O	J15	I/O	P8	I/O	H2	I/O
B9	I/O	J16	I/O	R8	I/O	H1	I/O
A9	I/O	K16	1/0	T8	I/O	G1	I/O
A10	I/O	K15	I/O	<b>T</b> 7	I/O	G2	I/O
D10	I/O	K14	I/O	N7	I/O	G3	I/O
C10	I/O	L16	I/O	P7	I/O	F1	I/O
B10	I/O	L15	I/O	R7	I/O	F2	I/O
A11	I/O	M16	I/O	T6	I/O	E1	I/O
B11	I/O	M15	I/O	R6	I/O	E2	I/O
D11	I/O	L14	I/O	N6	I/O	F3	I/O
C11	I/O	N16	I/O	P6	I/O	D1	I/O
A12	I/O	P16	I/O	T5	I/O	C1	I/O
B12	I/O	N15	I/O	R5	/0	D2	I/O
C12	I/O	R16	I/O	P5	I/O	B1	I/O
D12	I/O	M14	I/O	N5	I/O	E3	I/O
A13	I/O	P15	XTAL2(IN)-I/O	T4	1/0	C2	I/O
B13	I/O	N14	GND	R4	I/O	D3	VCC
C13	I/O	R15	RESET	P4	I/O	C3	GND
A14	I/O	P14	VCC		·	·	

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

> Pins A2, A3, A15, A16, T1, T2, T3, T15 and T16 are not connected. Pin A1 does not exist.

Pin Number	XC3390	Pin Number	XC3390	Pin Number	XC3390	Pin Number	XC3390
1		53		105	-	157	-
2	GND	54	-	106	VCC	158	-
3	PWRDWN	55	VCC	107	D/P	159	_
4	TCLKIN-I/O	56	M2-I/O	108	_	160	GND
5	I/O	57	HDC-I/O	109	D7-1/O	161	WS-A0-I/O
6	I/O	58	I/O	110	XLT1-BCLKIN-I/O	162	CS2-A1-I/O
7	I/O	59	I/O	111	1/0	163	I/O
8	I/O	60	I/O	112	I/O	164	I/O
9	I/O	61	LDC-I/O	113	I/O	165	A2-1/O
10	I/O	62	I/O	114	I/O	166	A3-I/O
11	I/O	63	I/O	115	D6-I/O	167	I/O
12	1/0	64	-	116	I/O	168	I/O
13	I/O	65	-	117	I/O	169	-
14	I/O	66	-	118	1/0	170	-
15	-	67	-	119	-	171	-
16	I/O	68	I/O	120	1/0	172	A15-I/O
17	I/O	69	1/0	121	I/O	173	A4-I/O
18	I/O	70	1/0	122	D5-I/O	174	1/0
19	I/O	71	1/0	123	CS0-I/O	175	1/0
20	I/O	72		124	I/O	176	-
21	1/0	73	-	125	1/0	177	-
22	1/0	74	1/0	126	1/0	178	A14-I/O
23	1/0	/5	1/0	127	1/U	1/9	A5-1/U
24	1/0	76	1/0	128	04-1/0	180	1/0
25	GND	77	1/0	129	1/0	181	1/0
26	VCC	78	VCC	130		182	GND
2/	1/0	/9	GND	131		183	
28	1/0	80		132		184	A13-1/0
29	1/0	81	1/0	134	U31-1/0	100	A6-1/U
31	1/0	02	WO	134	1/0	197	1/0
32	1/0	84		136	1/0	188	-
33	1/0	95		137	1/0	189	
34	1/0	86		138	D2-1/0	190	1/0
35	1/0	87	1/0	139	1/0	191	1/0
36	1/O	88		140	1/0	192	A12-1/O
37	-	89	I/O	141	I/O	193	A7-1/O
38	I/O	90	-	142	_	194	_
39	I/O	91	_	143	I/O	195	-
40	I/O	92	-	144	1/0	196	-
41	I/O	93	I/O	145	I/O	197	I/O
42	1/0	94	1/0	146	BUSY-RDY-RCLK-I/O	198	I/O
43	1/0	95	I/O	147	I/O	199	A11-I/O
44	I/O	96	I/O	148	I/O	200	A8-I/O
45	I/O	97	I/O	149	I/O	201	I/O
46	I/O	98	I/O	150	I/O	202	I/O
47	I/O	99	I/O	151	DIN-D0-I/O	203	A10-I/O
48	M1-RDATA	100	XLT2-I/O	152	DOUT-I/O	204	A9-1/O
49	GND	101	GND	153	CCLK	205	VCC
50	M0-RTRIG	102	RESET	154	VCC	206	-
51	-	103	_	155	-	207	-
52	-	104	-	156	-	208	

#### XC3390 Family 208-Pin PQFP Pinouts

# 

# XC2318 HardWire<sup>™</sup> LCA Family

# **Product Specification**

# Features

- Mask-programmed version of Xilinx Field Programmable Gate Arrays (FPGA)
  - Cost reduction for high volume applications
  - Transparent conversion from FPGA device
  - On-chip scan path test latches
  - High Performance 1.5 μ CMOS process
  - 70 MHz flip-flop toggle rate
- Easy conversion from Programmable FPGA
  - Architecturally identical to Programmable FPGA
  - Pin and performance compatible
  - Same specifications as Programmable FPGA
  - Supports daisy-chained configuration
  - Test program automatically generated
- Flexible High-Performance Architecture
  - User-definable I/O functions
  - 100% factory tested
  - Low-power CMOS technology
  - Complete development system support

# Description

The Xilinx Logic Cell Array family provides a group of high-performance, high-density digital integrated circuits. Their regular, extendable, flexible architecture is composed of three types of configurable elements: a perimeter of IOBs, a core array of CLBs and circuitry for interconnection. The general structure of a Logic Cell Array device is shown in Figure 4. The Xilinx XC2318 HardWire LCA device is a mask programmed version of the Xilinx XC2018 FPGA. In highvolume applications where the design is stable, the FPGAs used for prototyping and initial production can be replaced by their HardWire LCA equivalents. This offers a significant cost reduction with virtually no risk or engineering resources required.

In an FPGA device the logic functions and interconnections are determined by the configuration program data loaded and stored in internal static memory cells. The HardWire LCA architecture identical to the FPGA it replaces. All CLBs, IOBs, interconnect topology, power distribution and other elements the same. In the HardWire LCA the memory cells and the logic they control are replaced by metal connections. Thus the HardWire LCA is a semicustom device manufactured to provide a customer specific function, yet is completely compatible with the FPGA device it replaces.

Xilinx manufactures the HardWire LCA using information from the FPGA design file. Since the HardWire LCA device is both pinout and architecturally identical with the FPGA, it is easily created without the need for all the costly and time-consuming engineering activities which other semicustom solutions would require. No redesign time; no expensive and time consuming simulation runs; no place and route; no test vector generation. The combination of the Programmable and HardWire LCA products simply offer the fastest and easiest way to get your product to market, and ensures a subsequent low-cost, low-risk highvolume cost reduction path.

# **Electrical Characteristics**

The XC3300 HardWire LCA family is form, fit and function compatible with the XC3000 FPGA family. Accordingly, all

HardWire Device	Replacement for Pin-Compatible Programmable Device	e Total e Available Gates	File Submitted to Xilinx	Maximum Flip-Flop Toggle Frequency	Packages							
						VQFP PLC		CC	PQFP		TQFP VQFP	
					Pins	64	68	84	64	100	100	
XC2318	XC2018, XC2064	1800	2018.LCA	70 MHz	VOs	54	58	74	54	74	74	

Accordingly, all XC3300 HardWire devices meet the electrical specifications of the respective XC3000 FPGA device for the -100 Speed Grade. For specific data, please see the XC3000 section of the Xilinx Programmable Logic Data Book. Absolute Maximum Ratings, Operating Conditions, DC Characteristics and Switching Characteristics of the -100 Speed Grade of the appropriate device type apply.

# HardWire LCA Application

HardWire LCA products are designed to provide a simple, low-risk path for a customer to achieve significant costreductions on a high-volume design which initially used the Programmable FPGA. In the prototype and early production stages, and for low to moderate volume applications, the FPGA is the solution of choice. Later in the life cycle - when the design is stable and reaches highvolume production - the HardWire device can be used in place of the original FPGA device.

Figure 1 shows the typical life cycle of a high-volume product, and illustrates the optimal way for using the Programmable and HardWire LCAs. During the development and prototype stages the FPGA is used.

Production is started using a Programmable device and the design includes a method for storing the configuration bitstream. Using an FPGA at this stage reduces risk, allows a faster time to market, and permits design modifications to be made without obsoleting any LCA devices. After a few months of production with the Programmable device, the HardWire LCA device can be substituted in the circuit. This may also permit removal of an EPROM used for bitstream storage. Since the circuit board was designed initially for a Programmable device, production can be switched back if the situation warrants. For example, if demand for the product increases dramatically, production can be increased in days or weeks by using Programmable devices. A change can be quickly made to the product with a Programmable device. There is no manufacturing leadtime with off-the-shelf, standard product FPGA devices. As another example, production can be switched to Programmable devices as the product nears the end of the life cycle. This avoids end-of-life buys and the risk of obsolescence.

#### HardWire LCA Design/Production Interface

Figure 2 shows how the design, development and production activities are sequenced for both the Programmable and HardWire products. Notice that no additional activity is needed for the HardWire LCA device until the design is in volume production. At that time there is a simple design analysis (done by Xilinx) prior to generating the custom mask, and then the HardWire LCA prototypes are manufactured. An in-system verification is performed by the customer, and the HardWire LCA device is released to full production. As the architectures of the Programmable and HardWire LCA are identical, virtually no engineering resources are needed to move from one to the other. By comparison, a traditional masked gate array attempting to "assemble" these logic functions from NAND gates to emulate the LCA would require extensive design activity. A comparison of the activities required to convert to a HardWire LCA versus a generic gate array is shown in Figure 3.



Figure 1. Typical High-Volume Product Life Cycle



#### Figure 2. Programmable/HardWire Design/Production Interface



Figure 3. Design Flow Comparison: Gate Array versus HardWire.

#### Architecture

As shown in Figure 4, the HardWire LCA has the same architecture as the FPGA it replaces. The perimeter of I/O Blocks (IOBs) provides an interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The interconnect resources are programmed to form networks carrying logic signals among blocks, analogous to printed circuit board traces connecting SSI/MSI packages.

The logic functions of the blocks are implemented by lookup tables. Functional options are implemented by userdefined multiplexers. Interconnecting networks between blocks are implemented with user-defined fixed metal connections.



#### I/O Block

Each user-defined IOB (shown in Figure 5) provides an interface between the external package pin of the device and the internal user logic. The IOB is identical with that used in the FPGA. There are a wide variety of I/O options available to the user.

#### Summary of I/O Options

- Inputs
  - Direct/Flip-flop
  - CMOS/TTL threshold (chip inputs)
  - Pull-up resistor/open circuit
- Outputs
  - · 3-state/on/off
  - 3-state/output enable (inverse)

#### **Configurable Logic Block**

The array of Configurable Logic Blocks (CLBs) provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix within the perimeter of IOBs. The XC2318 has 100 such blocks arranged in 10 rows and 10 columns.

The configurable logic block is identical to that used in the XC2000 family of FPGA devices. Each configurable logic block has a combinatorial logic section, a storage element, and an internal routing and control section. Each CLB has four general-purpose inputs: A, B, C and D; and a special clock input (K), which may be driven from the interconnect adjacent to the block. Each CLB also has two outputs, X and Y, which may drive interconnect networks. Figure 6 shows the resources of a Configurable Logic Block.

Figure 4. Logic Cell Array Structure



**Figure 5. Input/Output Block.** Each IOB includes an input storage element and I/O options pre-defined by the user. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are selectable for TTL or CMOS thresholds.





#### Interconnect

User-defined interconnect resources in the Logic Cell Array provide routing paths to connect inputs and outputs of the I/O and logic blocks into logic networks. Interconnections between blocks are composed from a two-layer grid of metal segments. The XACT development system provides automatic routing of these interconnections. The inputs of the IOBs and CLBs are multiplexers that are defined to select an input network from the adjacent interconnect segments.

X1375

Three types of metal resources are provided to accommodate various network interconnect requirements:

- General Purpose Interconnect
- Direct Connection
- Long Lines

The topology of all these interconnect resources is identical with that of the FPGA, but the speed of the interconnect paths is significantly faster (since all interconnections are fixed metal connections).

# **Configuration and Start-Up**

The start-up sequence of the XC2318 HardWire LCA is generally similar to that of the XC2000 FPGA. However, there are some differences which need to be considered before using the HardWire device in a socket designed for the programmable part. While the XC2318 does not require the loading of configuration data, it does support certain configuration modes.

# Configuration

The XC2318 HardWire device can be used stand-alone or in a daisy chain with other LCAs. It does not produce CCLKs, and therefore cannot operate in Master Mode. Peripheral Mode is also not supported.



A HardWire device will not "swallow" its own configuration data. If the appropriate mask option is selected, whatever configuration bits are fed into the DIN pin will appear on the DOUT pin after a delay. If not, DOUT will be held in a high impedance state. In any case where a HardWire LCA device is ahead of a FPGA in a daisy chain (as in Mode 3 shown above) the configuration data will need to be modified. (See Mask Options Applications Note page 4-4 for further information).

#### Start-up Sequence

The XC2318 HardWire LCA start-up sequence has a number of differences from that of the XC2000 FPGAs. An internal power-on-reset circuit is triggered when power is applied. When  $V_{CC}$  reaches the voltage at which portions of the LCA begin to operate, the device enters a time-out period. During the time-out period the I/O buffers are disabled and a high-impedance pull-up resistor is provided for the user I/O pins. The length of this time-out period is user-defined to be either 64 µs or 16 ms.

The  $64 \,\mu s$  period is used for a rapid reset cycle; the 16 ms period emulates the power-on sequence of an FPGA device.

After the time-out period the D/P pin will be released. When it goes High the I/O pins become active immediately, and the HDC and LDC pins become inactive. The time-out period can be extended by holding the D/P pin Low. If the XC2318 is in a daisy chain with FPGAs all the D/P pins should be tied together. This will ensure a synchronous start-up of all devices in the chain.

# Performance

The single parameter which most accurately describes the overall performance of the Logic Cell Array is the maximum toggle rate for a logic block storage element configured as a toggle flip-flop. The configuration for determining the toggle performance of the Logic Cell Array is shown in Figure 7. The clock for the storage element is provided by the global clock buffer and the flip-flop output Q is fed back through the combinatorial logic to form the data input for the next clock edge.



Figure 7. Logic Block Configuration for Toggle Rate Measurement

Actual LCA performance is determined by the timing of critical paths, including the timing for the logic and storage elements in that path and the timing of the associated interconnect. HardWire logic block performance is equal to or slightly faster than the equivalent FPGA device, while the interconnect performance is significantly faster.

All HardWire devices are specified and tested for operation at the fastest equivalent FPGA speed available at the time the HardWire device is introduced. For the XC2318, this means all parts are guaranteed to the -70 speed grade. Since the finished HardWire LCA product is customized for a specific customer and application, speed grading is not available.

# Power

Power for the HardWire LCA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the LCA, dedicated  $V_{CC}$  and ground rings surround the logic array and provide power to the I/O drivers. (See Figure 8.) An independent matrix of  $V_{CC}$  and ground lines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1  $\mu$ F capacitor connected near the  $V_{CC}$  and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 4 mA loads under worst-case conditions may be capable of driving 25 to 30 times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads.



Figure 8. LCA Power Distribution.

#### HardWire LCA Design Considerations

It is important to observe good design practices while using HardWire LCAs. It is possible for a programmable device to "hide" some less obvious design shortcomings. However, these can manifest themselves when the design is converted to a HardWire LCA.

For example, a small glitch generated from unstable inputs to a CLB function block can be easily "swallowed" if the output is driving a long net. This is because the "pass transistors" act as a Low pass filter and this net's loads may never see the glitch. However, in a HardWire LCA, this glitch may propagate to the loads since there are only metal lines and vias in the routing path.

#### **Gated Clocks and Reset Directs**

Glitching function generators driving CLOCK and RESET DIRECT pins can inadvertently trigger flip-flops to an undesirable state. Avoid these so-called "gated" clock and reset direct nets; if unavoidable, design the logic so that the inputs are always stable and the signal changes are at least a CLB delay ( $T_{ILO}$ ) apart.

#### **Multiplexers Implemented in Function Generators**

Two input multiplexers can be easily implemented in a single F or G function genterator. However, there is a possibility of a glitch if the selected signal and the selected input changes within a CLB's Tilo delay. This is generally not a problem with data and address multiplexers as long as the output is given enough time to settle; but if the multiplexer output is feeding a CLOCK and/or a RESET DIRECT pin, it is possible to toggle the register at undesired times.

The edge(s) of select signals for a CLOCK and/or RESET DIRECT multiplexers should be stable before and after the edges of the inputs. The edges should be at least a CLB  $(T_{ILO})$  delay apart.

#### **Race Conditions**

All race conditions in the circuit need to go through a careful analysis. Depending on the routing resources responsible for the net delays, the correct signal may always "win the race" in a programmable FPGA; however, once converted to HardWire LCA, this may not be the case. (See Figure 8a.)

# **Delay Generators**

Using the routing resources as delay lines in programmable FPGAs is undesirable. In HardWire LCAs, it is an invitation for timing problems. Remove all delay generators and redesign the circuit before converting it to HardWire.

#### Interfacing with External Devices

Almost all LCAs interface with external devices–FIFOs, memories, processors and peripherals, etc. Handshaking with devices requires specific setup/hold times. Ample hold time on a data bus from a programmable FPGA may no longer meet spec in HardWire LCA. An external data bus clocked by a HardWire LCA gererated signal may no longer meet the system set-up time requirements. This can happen because interconnects are much faster than in a programmable device. This requires reviewing the system timing specs when converting to a HardWire LCA.

In reality, all designers using LCAs (programmable or HardWire) face the same issues. Due to improvements in process and circuit design, a part specified at -50 today may actually be running as fast as -70 or even close to -100 in the future.

Xilinx does NOT guarantee a part against minimum timing specs. A "glitch" that was swallowed in a device today may crop up in a future device due to faster pass transistors in the routing paths. When using any Xilinx LCAs, the above issues should be addressed in the design phase.

# HardWire LCA Testability

The XC2318 HardWire LCA contains significant on-chip logic to facilitate manufacturability and testing. This logic, combined with Xilinx's internal Automatic Test Generation (ATG) software, assures 100% functionality. In fact, the HardWire device can be 100% functionally tested by Xilinx without the need for customer generated test vectors (as is required with custom gate arrays).

This section examines the two basic block structures and the special test circuitry in the HardWire LCA. An example of a small XC2318 LCA design and the vectors generated for test are included.

#### **Test Architecture**

The HardWire LCA contains two types of internal blocks: the Input/Output Block (IOB) and the Configurable Logic Block (CLB). To accomplish 100% functional testing special test circuitry is designed into the device. This circuitry allows testing of each block (CLB and IOB) in a synchronized procedure known as "Scan Test". Special dedicated test latches (called TBLKs) are included on all HardWire devices. They are completely transparent to the normal operation of the circuit. Scan testing allows the contents of all internal flip-flops to be serially shifted off-chip, and for Xilinx generated test vectors to be shifted into the device, thus enabling all flip-flops to be initialized to any desired state.

These special dedicated test latches are placed into each CLB and IOB. Each CLB has three internal test latches, (placed at the CLB outputs), while each IOB contains one test latch (placed at the IOB input) as shown in Figures 9 and 10. The placement of these test latches is very important, since each CLB output or IOB input can fanout to multiple destinations. All sources and destinations of logic blocks come from other logic blocks, thus this placement of the latches provides complete access to all nets and synchronized control of all CLBs and IOBs.

The test latches are connected into a daisy chain which passes through every flip-flop in the LCA. Figure 11 shows an overview of the scan path. The path begins at the Scan In pin, sequences through each CLB, then through the IOBs, and finally exits at the Scan Out pin.



Figure 8a. Race Condition Example


Figure 9. XC2318 HardWire LCA CLB Test Latch Locations



Figure 10. XC2318 HardWire LCA IOB Test Latch Location

X1376

X1389



Figure 11. XC2318 HardWire LCA Scan Path Overview



Figure 12. TBLK Block Diagram

The internal architecture of a TBLK is shown in Figure 12. In the normal operation mode of the HardWire LCA, SW1 is in position A and all the test latches are bypassed completely. The HardWire device is set into Test Mode (SW1 = position B) by Xilinx ATG software. This software inputs unique conditions on several control pins while serially loading a "password" into the device. For this reason, it is not possible for a customer design to inadvertently place the device into Test Mode. When SW1 is in position B (Test Mode) all the latches can receive data from either the CLB output or the previous latch in the daisy chain (SQn). Synchronized together by a special test clock, all the test latches operate in two phases. The first phase serially loads all the latches to place a specific vector at the inputs of the logic block to be tested. The second phase is a parallel load of all latches, storing the expected output data of the logic block being tested (SW2 = A). At this point testing returns to phase one and serially clocks out the results, while simultaneously clocking in a new input vector.

X1380

#### Scan Test

To see how scan testing can be used to provide complete functional test coverage, consider the logic shown in Figure 13. This diagram shows a CLB (CLB2) with two inputs being driven by two different CLBs and the other two inputs being driven by two different IOBs. If we apply every possible combination of inputs to CLB2 and all expected output conditions are met, then CLB2 has been 100% functionally tested. The input conditions applied also include any register control signals (such as Clock, Reset, or Clock Enable). The same procedure is used for testing IOBs.

Looking again at Figure 13, CLB2 is tested by first serially loading the X output latches of CLB1 and CLB3 and the input latches of IOB1 and IOB2. Note that the latches on CLB2's outputs are also loaded in this first phase. Not all CLBs and IOBs can be tested at once, due to signal dependencies. To position the correct data into the latches all unused latches still need "don't cares" loaded. Regardless of which CLBs and IOBs are being tested by a particular scan vector, the complete scan path is always shifted in and out for testing and verification. The state of CLB2's output latches will be opposite to their expected results in phase two. This guarantees that CLB2's input data changed the state of its output latches and therefore, is current data.

CLB or IOB data registers using a synchronous or asynchronous clock are not a problem during this special test mode. All customer-used registers are clock inhibited during the phase one load. The inhibit of register clocking is accomplished by logically "ANDing" the register clocks with the global inhibit control line.

The test vectors needed to perform this thorough testing are created by Xilinx. No additional effort or engineering time is required from the user to ensure proper device performance. The customer design file used to create the HardWire LCA is used in conjunction with specially developed Xilinx Automatic Test Generation software. This creates the complete set of test vectors required to perform 100% functional testing. This software creates the data for all possible input conditions and corresponding output data for each CLB and IOB used in the customer design. This data is then compiled into the test vectors used to perform the actual testing.

#### Scan Test Example

Finally, Figure 14 shows an example of a very simple design implemented in an XC2318 HardWire LCA. This example uses only two CLBs and one IOB, and therefore uses only six test latches. The sample test vectors in Figure 15 show how scan test would be used to perform functional testing of this design. Note that the set of vectors shown tests only one input condition (input A of the CLB under test). The actual test file would contain all the additional vectors needed to completely test this design.



Figure 13. Four Input CLB (CLB2) Driven by Two Different CLB Outputs and Two different IOB Outputs



Figure 14. XC2318 Scan Test Example

X1382

The following vectors and comments show the testing of one input condition (input A of the CLB under test).

SCAN CLOCK	SCAN IN	SCAN OUT	GLOBAL CLOCK	COMMENTS
С	1	Х	х	Load a 1 into Scan In pin, knowing it will be positioned in latch #1, input B. The global clock is inhibited and the scan out data are "don't cares".
С	1	х	х	Load a 1 into Scan In pin for input A.
С	х	х	х	Load a "don't care" (0 or 1) into latch #3, not used.
С	0	х	х	Load a $0$ into latch #4, expecting the X output to be a 1 after phase two.
С	0	Х	х	Load a $0$ into latch #5, expecting the Y output to be a 1 after phase two.
С	0	х	х	Load a 0 into Scan #6, expecting the register output to be a 1 after phase two.
At this	point	all the	latches	are loaded. Enter phase two by changing the control pin (not shown here).
0	Х	Х	С	Clock the data register after entering phase two. Now the register data is current but Latch #6 still has a 0 inside.
С	х	х	0	Load all the latches with their functional results.
This co taneous the dat	mpletes ly veri a out.	phase fying th	two. Ret ne scan c	urn to phase one and load the next set of input data, while simul- out pin. We expect to see latches 4, 5, and 6 with ones as we scan
С	1	Х	х	Load a 1 into Scan In pin, knowing it will be positioned in latch #1, input B.
				The global clock is inhibited and the first three Scan Out data are "don't cares".
С	0	Х	х	Load a 0 into Scan In pin for input A. This is the difference from the first load.
С	Х	х	х	Load a "don't care" into latch #3, not used.
С	1	1	х	Load a 1 into latch #4, expecting the X output to be a 0 after phase two (input $A = 0$ ).
				The Scan Out pin will be showing the results of latch 4 from the previous load.
С	0	1	х	Load a 0 into latch $\#5$ , expecting the Y output to be a 1 after phase two.
				The Scan Out pin shows latch 5 results.
С	0	1	х	Load a 0 into latch #6, expecting the register output to be a l after phase two.
				Scan Out pin shows latch 6 results.

Figure 15. Sample Test Vectors for XC2318 Simple Design Example

#### **Pin Descriptions**

#### Permanently Dedicated Pins.

#### V<sub>cc</sub>

 $\widetilde{\text{Two}}$  connections to the nominal +5 V supply voltage. Both must be connected.

#### GND

Two connections to ground. Both must be connected.

#### PWRDWN

A Low on this CMOS-compatible input stops all internal activity. All flip-flops and latches are reset, all outputs are 3-stated, and all inputs are interpreted as High, independent of their actual level. While PWRDWN is Low,  $V_{CC}$  may be reduced to any value >2.3 V. When PWDWN returns High, the LCA becomes operational within 1  $\mu$ s. During configuration, PWRDWN must be High. If not used, PWRDWN must be tied to  $V_{CC}$ .

#### RESET

This is an active Low input. If RESET is asserted after configuration is complete, it provides a global asynchronous reset of all IOB and CLB storage elements of the LCA device.

#### CCLK

This pin is used only for manufacturer test. The user must either select the mask option to tie it High, or must tie it either High or Low in-system.

#### DONE/PROG

DONE/PROG is an open-drain output, configurable with or without an internal pull-up resistor. At the completion of the start-up sequence, DONE/PROG will be released. When it goes High the I/O pins become active immediately.

#### MO

This pin is used only for manufacturer test. The user must either select the mask option to tie it High, or must tie it either High or Low in-system.

#### М1

This pin is used only for manufacturer test. The user must tie this pin either High or Low in-system.

#### User I/O Pins that can have special functions.

#### HDC

During configuration, this output is held at a High level to indicate that configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

#### LDC

During configuration, this output is held at a Low level to indicate that the configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

#### XTL1

This user I/O pin can be used to operate as the output of an amplifier driving an external crystal and bias circuitry.

#### XTL2

This user I/O pin can be used as the input of an amplifier connected to an external crystal and bias circuitry. The I/O Block is left unconfigured. The oscillator configuration is activated by routing a net from the oscillator buffer symbol output.

#### DIN

During Slave configuration, this pin is used as a serial-data input.

#### DOUT

During configuration this pin is used to output serialconfiguration data to the DIN pin of a daisy-chained slave.

#### TCLKIN

This is a direct CMOS level input to the global clock buffer.

#### Unrestricted User I/O Pins.

#### I/O

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. All unrestricted I/O pins, plus the special pins mentioned previously, have a weak pull-up resistor of 20 k $\Omega$  to 50 k $\Omega$  that becomes active as soon as the device powers up, and stays active until the end of configuration.

CONFIGURATION MODE	64 VQFP	68 PLCC	84 PLCC		100 TQFP/ VQFP	USER OPERATION
GND	8	1	1		13	GND
	9	2	2		14	
	Ť	-	3		15	
			4		16	
	10	3	5		17	
	11		6		10	10
< <high>&gt;</high>		4	7	-	10	10
전 문화 관광 가장 ㅡ	12	5	<u> </u>	-	19	{
	13	<u> </u>	8		20	ł
	14	1	9		21	
el a sur sur sur sur le	15	8	10		22	
1. A. A. M. 199 (1993)	16	9	11		23	
PWRDWN (I)	17	10	12		26	PWR DWN
	18	11	13		27	
	19	12	14		29	
n din si se se p	20	13	15		30	
e e e esta se e e e e 🖵		14	16		32	
< <high>&gt;</high>	21	15	17		33	] /0
n in de la surgeo 🗌			18		34	]
이 같아요. 것 말 아이었다.	22	16	19		35	1
e marin de tios			20		36	1
F	23	17	21		37	1
Vcc	24	18	22		38	Vcc
	24	10	22		30	
- 1996 (Selection)	- 25	1.9	23		40	1
	-		24		40	1
L.	26	20	25		41	
< <high>&gt;</high>	-	L	26		42	l vo
요즘 소장 강제품	27	21	27		43	1
dani na mila mila 🗌	28	22	28		45	ł
	29	23	29		47	]
아이는 모님은 옷에 빠	30	24	30		48	1
M1 (LOW or HIGH)	31	25	31	1	49	M1 (LOW or HIGH)
	22	25	22	-	-4J - 51	MO (LOW or HIGH)
	- 32	20	32		51	MU (LOW OF HIGH)
	- 33	27	33		53	-
HDC (HIGH)	34	28	34		54	
< <high>&gt;</high>	35	29	35		55	
LDC (LOW)	36	30	36		56	
	37	31	37		57	vo vo
	38	32	38		58	1
			39		59	1
< <high>&gt;  </high>	30	33	40	-	60	1
	40	24	41		61	1
	- 40	- 34	41		60	
010			42		62	
GND	41	35	43		63	GND
			44		64	
	42	36	45		65	
한 영상 영향 영향 🕒		37	46		66	
	43	38	47		67	}
			48		68	) vo
	44	39	49		69	1
이 같은 것이 같은 것이 들는		40	50		70	1
김 사람이 많이 가지요. 🚽	45	41	51		71	1
n de la certa 🗕	40	40	51	-	70	
	46	42	52	-	12	
- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	4/	43	53		13	AILZ OH VO
	48	44	54		/5	HESE!
DONE (O)	49	45	55		77	PROG (I)
	50	46	56		78	XTL1 OR VO
	51	47	57		79	
	52	48	58		80	ł
< <high>&gt;</high>	T		59	[	82	1
	53	49	60	[	84	l vo
ann Réise 🗖	1	1	61		85	1
+	5.4	50	69		86	1
and the state of the	34	50	62	-	87	1
VCC	55	51	64		0/	Vee
VUL	50	52	04		08	VCC
	5/	53	65		89	
a second s	58	54	66		90	1
L		1	67		91	
E						1
< <high>&gt;</high>	59	55	68	-	92	4
< <high>&gt;</high>	59	55	68 69		92 93	l vo
< <high>&gt;</high>	59 60	55 56	68 69 70		92 93 95	vo
< <high>&gt;</high>	59 60 61	55 56 57	68 69 70 71		92 93 95 96	vo
< <high>&gt;</high>	59 60 61 62	55 56 57 58	68 69 70 71 72		92 93 95 96 97	vo
	59 60 61 62 63	55 56 57 58 59	68 69 70 71 72 73		92 93 95 96 97 98	VO
< <high>&gt;</high>	59 60 61 62 63 64	55 56 57 58 59 60	68 69 70 71 72 73 74		92 93 95 96 97 98 98	
< <hi>&lt;<hi>&lt;<hi></hi>DIN (I)DOUT (O)CCLK (I)</hi></hi>	59 60 61 62 63 64	55 56 57 58 59 60 61	68 69 70 71 72 73 74 74		92 93 95 96 97 98 99 99	VO CCLK (I)
< <high>&gt;</high>	59 60 61 62 63 64 1	55 56 57 58 59 60 61	68 69 70 71 72 73 74 75 75		92 93 95 96 97 98 99 2	VO CCLK (I)
< <high>&gt;</high>	59 60 61 62 63 64 1 2	55 56 57 58 59 60 61 62	68 69 70 71 72 73 74 75 76		92 93 95 96 97 98 99 2 3	VO CCLK (I)
	59 60 61 62 63 64 1 2 3	55 56 57 58 59 60 61 62 63	68 69 70 71 72 73 74 75 76 77		92 93 95 96 97 98 99 2 3 5	VO CCLK (I)
<dhigh>&gt; Din (i) DOUT (O) CCLK (i)</dhigh>	59 60 61 62 63 64 1 2 3 4	55 56 57 58 59 60 61 62 63 64	68 69 70 71 72 73 74 75 76 77 78		92 93 95 96 97 98 99 2 3 5 6	VO CCLK (I)
<dhigh>&gt; DiN (I) DOUT (0) CCLK (I)</dhigh>	59 60 61 62 63 64 1 2 3 4	55 56 57 58 59 60 61 62 63 64 65	68 69 70 71 72 73 74 75 76 77 78 79		92 93 95 96 97 98 99 2 3 5 6 7	ио ССLК (I)
<chigh>&gt; DIN (I) DOUT (O) CCLK (I) <chigh>&gt;</chigh></chigh>	59 60 61 62 63 64 1 2 2 3 4	55 56 57 58 59 60 61 62 63 64 65 66	68 69 70 71 72 73 74 75 76 77 78 79 80		92 93 95 96 97 98 99 2 3 5 6 7 8	VO CCLK (I) VO
< <high>&gt; </high>	59 60 61 62 63 64 1 2 3 4 4 5 5 6	55 56 57 58 59 60 61 62 63 64 65 66 67	68 69 70 71 72 73 74 75 76 77 78 79 80 81		92 93 95 96 97 98 99 2 3 5 6 7 8 9	VO CCLK (I) VO
<chigh>&gt; DIN (I) DOUT (O) CCLK (I) <cchigh>&gt;</cchigh></chigh>	59 60 61 62 63 64 1 2 2 3 4 4 5 6	55 56 57 58 59 60 61 62 63 64 65 66 67	68 69 70 71 72 73 74 75 76 77 78 79 80 81 82		92 93 95 96 97 98 99 2 3 5 6 7 8 9 9 10	VO CCLK (I) VO
< <high>&gt;</high>	59 60 61 62 63 64 1 2 3 3 4 5 6	55 56 57 58 59 60 61 62 63 64 65 66 67	68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83		92 93 95 96 97 98 99 2 3 5 6 7 8 9 9 10 11	VO CCLK (I)

 $<<\!\!\text{High}\!>\!\!>$  IS high impedance with a 20-5 k $\!\Omega$  internal pull-up during configuration

Table 2. XC2318 Pin Assignments

X5344



- 1 Xilinx HardWire Overview
- 2 HardWire Product Descriptions and Specifications

### **3** Packages

- 4 Mask Options
- 5 Forms
- 6 Index, Sales Offices



### Table of Contents

44-Pin Plastic PLCC
64-Pin Plastic VQFP3-1
68-Pin Plastic PLCC
84-Pin Plastic PLCC
100-Pin Plastic PQFP 3-3
100-Pin Plastic TQFP 3-3
100-Pin Plastic VQFP 3-4
132-Pin Plastic PGA 3-4
144-Pin Plastic TQFP 3-5
160-Pin Plastic PQFP 3-5
175-Pin Plastic PGA 3-6
176-Pin Plastic TQFP 3-6
191-Pin Ceramic PGA
208-Pin Plastic PQFP
225-Pin Ceramic BGA 3-8
240-Pin Plastic PQFP 3-8
PG132 Pinout 3-9
PG175 Pinout 3-9





#### 44-Pin Plastic PLCC (PC44)



64-Pin Plastic VQFP (VQ64)



#### 68-Pin Plastic PLCC (PC68)



84-Pin Plastic PLCC (PC84)



#### 100-Pin Plastic PQFP (PQ100)



100-Pin Plastic TQFP (TQ100)





132-Pin Plastic PGA (PP132)



<sup>144-</sup>Pin Plastic TQFP (TQ144)



160-Pin Plastic PQFP (PQ160)



#### 175-Pin Plastic PGA (PP175)



176-Pin Plastic TQFP (TQ176)



#### 191-Pin Ceramic PGA (PG191)



3-7



225-Pin Ceramic (CG225)



240-Pin Plastic PQFP (PQ240)

#### **PGA Pinouts**



PG132 Pinout (XC3390, XC3390A, XC3390L, XC3490A)



PG175 Pinout (XC3390, XC3390A, XC3390L, XC3490A)



**SECTION 4** 

- 1 Xilinx HardWire Overview
- 2 HardWire Product Descriptions and Specifications
- 3 Packages

### 4 Mask Options

- 5 Forms
- 6 Index, Sales Offices



### Table of Contents

XC4300 Mask Options	4-1
XC3300A/L, XC3400A Mask Options	.4-2
XC3300 Mask Options	4-3
XC2318 Mask Options	4-4

## XC4300 Mask Options

Because HardWire LCAs emulate most of the configuration and start-up options in the programmable versions, there are various mask options that need to be specified to best emulate the programmable devices.

The options must be specified in the XC4300 HardWire Design Verification form and verified by Xilinx Applications Engineering before design signoff.

Most of these mask options are MAKEBITS program options that are specified at the time MAKEBITS is run. Use the *design.MBO* file, (the MAKEBITS option output file) as the starting point to pick the proper options.

Here are the list of options that need to be specified:

#### **RESISTOR OPTIONS:**

There are three pins with resistor options;

DONE, M1, and TDO.

The DONE pin has a PULL-UP only, if the circuit board does not have an external pull-up then the pullup option must be ON. The start up circuitry of the HardWire devices relies on the DONE signal going high to get the start up sequence running.

The M1 pin has a PULL-UP or PULL-DOWN or NEITHER option.

The TDO (test DATA OUT) pin is a dedicated pin for Boundary Scan. This pin has a PULL-UP, PULL-DOWN or NEITHER option.

#### CONFIGURATION EMULATIONS OPTIONS:

The user must specify one:

1. Long Power-On-Reset

This option emulates the complete power on reset time of the programmable devices.

2. Short Power-On-Reset

The power on reset time is dramatically reduced to allow for faster start-up. The device will start-up in the order of several  $\mu$ s with this option.

3. "Instant On"

The HardWire device starts up immediately after power up, no configuration emulation is performed. The device goes into the start-up phase immediately.

#### **START-UP OPTIONS:**

There are three separate options to specify:

1. Start-up clock

There is a choice of either using the configuration clock (CCLK) or a user supplied start-up clock (UCLK). The user clock option is for designs that require the start-up sequence to be synchronized with a particular system clock.

2. Sync-to-Done

The start-up sequence can be further controlled by synchronizing it to the release of the Done pin (going high). This option can be used for designs that require synchronization of several devices starting up with one common event.

3. Start-up sequence options

There are three events that happen during the start-up phase, each one of these can be specified to occur at a particular start-up clock cycle:

Done pin goes active I/Os goes active Global Set/Reset gets released

Each of these events can happen at either C1, C2, C3 or C4 if the CCLK is used for start-up. If the UCLK is used for start-up, the cycles are U1, U2, U3 or U4.

### XC3300A/L, XC3400A Mask Options

The XC3300A/L, XC3400A HardWire product has several mask options that need to be specified by the customer. These options are MAKEBITS options in the programmable versions.

The options must be specified in the XC3400A HardWire Design Verification Form and verified by Xilinx Applications before design signoff.

There are a total of eight mask options that must be selected:

#### 1. INPUT VOLTAGE LEVELS

Just like the input buffers in the programmable versions, the input buffers can either be TTL or CMOS. This option is on a GLOBAL basis and NOT per input.

For XC3300L devices this option defaults automatically to CMOS since TTL level is not available for the "L" family.

#### 2. CONFIGURATION TIME INTERVAL

This option sets the time interval between the initial power up condition and when the  $D/\bar{P}$ -pin goes High. The 64  $\mu s$  option is for designs that are not dependent on how fast the HardWire device powers up and goes active. The 16 ms option emulates the initialization delay time of the programmable device. When the device is set as Master Mode, both of these periods are multiplied by 4 (this is to ensure that in designs containing multiple LCAs in a daisy chain, the slave mode devices will be ready before the master device ).

#### 3. INTERNAL RESET RELEASES

There are three events that happen at start-up: I/Os go active, D/P- releases, and the internal reset signal releases. The release of the internal reset signal happens relative to the I/Os going active. This can be set either one CCLK cycle BEFORE the I/Os go active or one CCLK cycle AFTER the I/Os go active. The default condition is AFTER I/Os. Xilinx recommends the default option. In rare instances where the internal FFs need to be written prior to the output drivers going active, then BEFORE I/Os needs to be selected. "BEFORE I/O" cannot be used if the "Instant On" option was selected.

#### 4. D/P-PULL-UP RESISTOR

The  $D/\overline{P}$ -resistor option MUST be selected if there is no external pull-up on this pin. The HardWire device depends on the state of the  $D/\overline{P}$ -feeding back into the device to start up the device. A high signal must be present for the HardWire to recognize the end of the "pseudo configuration" process.

#### 5. OSCILLATOR

If the internal oscillator is used on the programmable design, choose the ACTIVE option. If the divide by 2 option is used, choose the ACTIVE/2 option.

#### 6. MASTER MODE

This option is for programmable designs that use the Peripheral mode to program the LCA. Because the HardWire devices do *not* support Peripheral mode emulation, and the M0 pin in Peripheral mode is either tied High or pulled up, the HardWire device needs to be selected as a Master for it to start up. By turning this option on, the HardWire device ignores the state of the M0 pin and assumes it is a Master mode device and starts up on its own. For designs that use Slave mode or any of the Master mode configuration schemes, this option should be turned off, since the M0 pin will be tied to the proper level.

If the LCA configures in slave mode, the system still needs to provide CCLK to the HardWire device.

#### 7. M1 "NORMAL" MODE POLARITY OPTION

This option works in conjunction with the Boundary Scan enable option. The user selects whether the M1 pin interprets "normal" mode to be a HIGH or LOW signal.

8. IN ADDITION, THE XC3300A/XC3000L/XC3400A DE-VICES SUPPORT IEEE 1149.1 COMPATIBLE BOUND-ARY SCAN INSTRUCTIONS. To access this feature, one of the following options must be selected.

Enable Boundary Scan:	<ol> <li>ALWAYS enable</li> </ol>
	2. Active when M1 is Low
	3. Active when M1 is High
	4. Not Used

If ALWAYS is selected, the BSCAN pins are permanent and can be used for Boundary Scan test purposes.

If Active when M1 is LOW is selected, the device will stay in BSCAN test mode as long as the M1 pin is driven High. If Active when M1 is HIGH is selected, the device will stay in BSCAN test mode as long as the M1 pin is driven Low. i.e. during the start-up phase (after initialization state), the device will enter BSCAN mode when it samples the M1 pin and finds it to be in the BSCAN active state. When M1 is driven back to the opposite state, the BSCAN pins go back to user I/Os.

If the Boundary Scan feature is not used, select the NOT USED option.

The 3300 HardWire LCA product has several mask options that need to be specified by the customer. Usually these are MakeBits options in the programmable FPGA device.

These options must be specified in the XC3300 HardWire Design Verification Form and verified by Xilinx Applications before signing off the design.

There are a total of six mask options that must be selected:

#### **1. INPUT VOLTAGE LEVELS**

Like the input buffers in the FPGA versions, the HardWire LCA input buffers can either be TTL or CMOS. This option is on a *global* basis and *not* per input.

#### 2. CONFIGURATION TIME INTERVAL

This option sets the time interval between the initial power up condition and when the D/P-pin goes High. The 64  $\mu$ s option is for designs that do not care how fast the HardWire LCA device powers up and becomes active. The 16 ms option emulates the initialization delay time of the programmable LCA device. When the device is set as "Master Mode", both of these periods are multiplied by 4 (this is to ensure that in designs containing multiple LCAs in a daisy chain, the slave mode devices will be ready before the master device is ready).

#### 3. INTERNAL RESET RELEASES

Three events occur at start up: I/Os go active, D/Preleases, and the internal reset signal releases. The release of the internal reset signal occurs relative to the I/Os going active. This can be set either one CCLK cycle **before** the I/Os go active or one CCLK cycle **after** the I/Os go active. The default condition is "after I/Os". Xilinx recommends the default option. In rare instances where the internal FFs need to be written prior to the output drivers going active, "before I/Os" needs to be selected.

#### 4. D/P-PULL-UP RESISTOR

The D/P-resistor option *must* be selected if there is no external pull-up on this pin. The HardWire device depends on the state of the D/P-resistor feeding back into the device to start up the device. A high signal must be present for the HardWire to recognize the end of the "pseudo configuration" process.

#### 5. OSCILLATOR

If the internal oscillator is used on the FPGA design, choose the "Active" option. If the divide by 2 option is used, choose the "Active/2" option.

#### 6. MASTER MODE

This option is for FPGA/LCA designs that use the Peripheral mode during programming. Because the HardWire devices do *not* support Peripheral mode emulation, and the M0 pin in Peripheral mode is either tied High or pulled up, the HardWire LCA device needs to be selected as a Master for it to start up. By turning this option on, the HardWire LCA device ignores the state of the M0 pin and assumes it is a Master mode device and starts up on its own. For designs that use Slave or any of the Master mode configuration schemes, this option should be turned off, since the M0 pin will be tied to the proper level.

If the FPGA configures in slave mode, the system still needs to provide CCLK to the HardWire LCA device.

## XC2318 Mask Options

The 2318 HardWire LCA product has several mask options that need to be specified by the customer. Usually these options are MakeBits options in the FPGA versions.

These options must be specified in the XC2318 HardWire Design Verification Form and verified by Xilinx Applications before signing off the design.

There are a total of six mask options

#### **1. INPUT VOLTAGE LEVELS**

Just like the input buffers in the FPGA versions, the input buffers can either be TTL or CMOS. This option is on a *global* basis and *not* per input.

#### 2. CONFIGURATION TIME INTERVAL

This option sets the time interval between initial power up condition and when the D/P-pin goes High. The 64  $\mu$ s option is for designs that do not care how fast the HardWire LCA device powers up and becomes active. The 16 ms option emulates the initialization delay time of the FPGA device. When the device is set as "Master Mode" both of these periods are multiplied by 4 (this is to ensure that in designs containing multiple LCAs in a daisy chain, the slave mode devices will be ready before the master device is ready).

## 3. THERE ARE PULL-UP RESISTOR OPTIONS ON FOUR PINS

This option <i>must</i> be selected if there is <b>no</b> external pull-up on this node.
A pull-up can be added on the CCLK pin.
A pull-up can be added on the M0 pin.
A pull-up can be added on the PWRDWN

#### 4. HDC AND LDC OPERATION

If the FPGA version of the device is using the HDC and/ or LDC signals to disable certain functions in the system, the HDC and LDC option(s) should be turned on. If the state of these pins are "don't care" or are not being used at all, then the option should be turned off.

#### 5. DOUT DURING CONFIGURATION

The HardWire LCA device has the ability to act as a Serial Master device. Although it will not swallow its own bitstream it can drive the CCLK line and pass the serial data to downstream slave devices. If the design needs this capability then pick the "DOUT = DIN" option, otherwise pick the "High Impedance" option.

#### 6. OSCILLATOR

If the design uses the internal oscillator function, then the "Active" option should be selected.

## **SECTION 5**

- 1 Xilinx HardWire Overview
- 2 HardWire Product Descriptions and Specifications
- 3 Packages
- 4 Mask Options

### 5 Forms

6 Index, Sales Offices



### Table of Contents

Initial Design Submittal	5-1
XC4400 Design Verification	5-2
XC4300 Design Verification	5-3
XC3400A/XC3300A Design Verification	5-4
XC3300L Design Verification	5-5
XC3300 Design Verification	5-6
XC2318 Design Verification	5-7
Custom Mark Request	5-8
Pre-production Release	5-9
Prototype Approval	5-10

## HardWire<sup>™</sup> LCA Initial Design Submittal Form

Comp	any Name						C	ustomer Nar	ne				
Address					City			State			Zip		
Telep	hone (	)				FAX	(	)					
Custo	Customer Part Number												
$\overline{\checkmark}$	Device	Option	$\overline{\mathbf{V}}$	Device	$\overline{}$	Device	$\checkmark$	Device	Op	tion	$\overline{\mathbf{v}}$	Device	
	XC2318			XC4303		XC3430A		XC4402A				XC4408	
	XC3330	A L		XC4305		XC3442A		XC4403	Α	н		XC4410	
	XC3342	AL		XC4310	_	XC3490A		XC4405	Α	Н		XC4413	
	XC3390		Ļ		<u> </u>		l	XC4406				XC4425	
	Check appropriate box (circle option if applicable).												
Desi													
.LCA	Design Filei	name (Red	luireo	1) (1									—
.XRP	"DRC Inforr	national" F	ilena	ime (Require	d)								-
.MBO	Filename (	Required)											
.BID F	Filename (R	equired)											
Desig	n Schemati	c (Require	d)										_
Timin	g Diagram o	of System I	/Os (	Optional)		······							_
Desig	n Block Dia	gram (Opt	iona	I)	_							·····	
Deve	elopment	Method	olog	yy Used									
Desig	n entry met	hod used (	Cheo	k all that app	lies):								
I	☐ Schemati	ic type		1	□ x-	BLOX 🗆	XA	BEL 🗆	Synth	esis tyr	be		
Simul	ation: 🗆 N	lot done		Done with									
Prog	ırammabl	e FPGA	Des	ign Inform	natic	n							
FPGA	Device			Speed G	irade			Temper	rature	Grade			
Config	guration Mo	de used in	Prog	grammable Fl	PGA:								
	Peripheral Synchronous (XC4400)     Master Serial     Slave Serial     Slave Serial     Master Parallel Up     Master Parallel Down     Peripheral Parallel												
ls Coi JTAG	Is Configuration Emulation Needed?  Yes No Yes No												
RAM	RAM Description (Name, Size, Cycle, Time, etc.)												
First	First Year Projected Volume for HardWire LCA Device (Required)												
For 3	(ilinx Use	Only											
* Marke						rketing							
				Applicati	on Er	ngineer							
	HardWire LCA Design Number (HD Code)												

# **XILINX**<sup>®</sup>

## XC4400 HardWire<sup>™</sup> LCA Design Verification Form

Company Name	Custome	er Name	
Address	City	State	Zip
Telephone ( ) C	ustomer Part Number	( )	
HardWire LCA 🛛 XC4402 🖓 XC4403 🕞 XC4403	(C4403H 🗌 XC4405	□ XC4405H [	XC4406
□ XC4408 □ XC4410 □ >	(C4410D 🗌 XC4413	□ XC4425 [	□ XC4495
Package	Temperature Gra	ade	
XC4400 HardWire Options:			
Configuration Mode:	ial	🗆 Slave	Serial
🗆 Master Par	allel Up	🗌 Maste	er Parallel Down
🗌 Peripheral	Synchro (XC4000)	🗌 Peript	neral Asynchro (XC4000)
🗌 Peripheral	(XC3000)		
Configuration Mode Emulation needed?	🗌 Yes		
Boundary Scan Emulation needed?	🗆 Yes		
XC4400 Design To Be Used for Mask Ger	neration		
.LCA Filename and Time stamp from line 1			
.MBO Filename and Time stamp			
Customer Part Marking for Device Package (11Char	acters max.) 🔔 🔤 🔤		
HardWire Terms and Conditions:			
Please put a check mark against the following items	as applicable. All item	is need to be ch	ecked for a signoff.
☐ The application circuit board must have a provision for or be left unpopulated when conversion to the HardWire or path for existing fully debugged programmable design ☐ Lectify that the above listed LCA file is the correct de	configuration program sto device is made. The Hard s. esion	rage (i.e., XC1712 Wire device is des	28, EPROM, etc.). The socket car signed to provide a cost reductior
☐ I have reviewed the attached Xilinx HardWire Review F that none of the issues raised will be a problem in the	Report (including the list c system.	of potentially haza	rdous nets) and have determined
I authorize Xilinx to start the HardWire mask making a	and fabrication process.		
Customer Name	Signat	ure	Date:
For Xilinx Use Only			
Xilinx Design Applications Manager:	Signature		Date
Xilinx Design Number (HD Code):			
Xilinx Part Number (HPC Code):			
Xilinx Customer Service:	Signature		Date
NRE PO Number:			
### XC4300 HardWire<sup>™</sup> LCA Design Verification Form

Company Name	Customer N	lame	
Address	City	State	Zip
Fax Number ( ) Telephor	ie()		
Customer Part Number	Package Type	and Temp Grade	e
LCA File Name (to be used for mask generation)			
MBO Filename	_ (required)		
Device Checklist XC4303 XC4305	XC431	0	
HardWire Mask Options (see XC4300 Mask Options in	the HardWire Da	ata Book for more	e information)
Configuration Emulation: Instant ON Short Power on RESET	Long Powe Data Sw Data Swa	r on RESET	] ]
Done Pull Up M1 Pull Up	] .	TDO Pull Up	
M1 Pull Down	] TD	O Pull Down	
None		None	
Boundary Scan Enabled ? Yes No			
Customer Part Marking for Device Package (Optional - 11 Ch	aracters max.)		
Customer Text on Silicon: No customer text (This is default) 3 lines of 9 large (20 $\mu$ x 30 $\mu$ ) characters each 4 lines of 13 small (12 $\mu$ x 18 $\mu$ ) characters (optional-valid characters: "0-9", "A-Z", "! @\$%() [] {} .,/+-			
HardWire Terms and Conditions:			
Please put a check mark against the following items as applied	able. All items n	eed to be check	ed for a signoff.
<ul> <li>The application circuit board must have a provision for configurative be left unpopulated when conversion to the HardWire device is no path for existing fully debugged programmable designs.</li> <li>I certify that the above listed .LCA file is the correct design.</li> <li>I have reviewed the attached Xilinx HardWire Review Report (inclustration of the issues raised will be a problem in the system.</li> <li>I authorize Xilinx to start the HardWire mask making and fabrication.</li> </ul>	on program storag hade. The HardWir cluding the list of po ation process.	e (i.e., XC17128, E e device is designe otentially hazardou	PROM, etc.). The socket can ad to provide a cost reduction is nets) and have determined
Customer Name	Signature		_ Date:
Xilinx Design Applications Manager: Xilinx Design Number (HD Code):	Signature		_ Date:
Xilinx Customer Service: NRE PO Number:	Signature		_ Date:
Xilinx Product Engineering Manager: Xilinx Part Number (HPC Code):	Signature		_ Date:

### XC3400/XC3300A HardWire™ LCA Design Verification Form

Company Name			Custon	ner Name	
Address			_ City	State _	Zip
Telephone (	)	F	AX ()		
Customer Part Num	ber	F	Package Type	and Temp Grad	le
Device Checklis	st				
□xc	3300A 🗆 XC	3342A 🗆 XC3390A	□XC3430		2A 🗆 XC3490A
HardWire LCA	Options	_		_	
Master Mode	Selectable (0	Controlled by M0)		Unselectable (F	Forced On)
Boundary Scan:	□ Not Used	☐ Alwavs Active	Active Whe	en M1 is High	Active When M1 is Low
If Boundary Scan e	nabled:	Pin assignment for	TCK:	Pin assigr	ment for TDO:
2		Pin assignment fo	or TDI:	Pin assigr	ment for TMS:
Input Voltage Level	s	TTL	CI	MOS	
Configuration Time	Interval	64 μs	10	6 ms	"Instant On"
Internal Reset Rele	ase	Before I/O's	After	I/O's	(forced to "After I/Os with
D/P Pull-up Resiste	or	Yes		No	"Instant On")
Oscillator		Inactive	A	ctive	Active/2
XC3300A/XC34	00A LCA Des	sign To Be Used fo	r Mask Ge	neration	
Filename and	Revision Date	(.LCA file)			
Customer Part Marl	king for Device F	Package (Optional - 11 (	Characters ma	ax.)	
<b>Customer Text</b>	on Silicon:				
No customer te	xt (This is defau	lt)			
3 lines of 9 larg	е (20 µ x 30 µ) с	haracters each			
4 lines of 13 sm	nall (12 μ x 18 μ)	characters			
(optional-valid o	characters: "0-9"	, "A-Z", "! @\$%() [] {} .,/-	+")		
HardWire Term	s and Condi	tions:			
Please put a check	mark against th	e following items as app	blicable. All ite	ems need to be o	checked for a signoff.
The application c be left unpopulat	ircuit board must h ed when conversio	have a provision for configure on to the HardWire device i	ration program s s made. The Ha	storage (i.e., XC17 ardWire device is d	128, EPROM, etc.). The socket c esigned to provide a cost reducti
I certify that the a	above listed .LCA	file is the correct design.			
I have reviewed t	he attached Xilinx	HardWire Review Report	including the lis	st of potentially ha	zardous nets) and have determin
that none of the i	issues raised will I	be a problem in the system	1. rightian product		
	to start the hardy	wire mask making and lab	ication process	5.	
Customer Name			Signature	e	Date:
Xilinx Design Applic	cations Manager	·	Signatur	e	Date:
	er (HD Code):		_		
Xilinx Design Numb					
Xilinx Design Numb Xilinx Customer Se NRE PO Nur	rvice:		_ Signatur	e	Date:
Xilinx Design Numb Xilinx Customer Se NRE PO Nur Xilinx Product Engi	rvice: nber: neering Manage	er:	Signatur  Signatur	e	Date: Date:

### XC3300L HardWire<sup>™</sup> LCA Design Verification Form

Company Name		Customer N	ame	
Address		City	State	Zip
Telephone ( )	FA	X()		
Customer Part Number	Pa	ckage Type		
XC33XX HardWire LCA Options	;			
Device	XC3330L	_ XC3342L		XC3390L
Configuration Time Interval	64 μs	_ 16 ms		"Instant On"
Internal Reset Release	Before I/O's	After I/O's		(forced to "After I/Os with
D/P Pull-up Resistor	Yes	_ No		"Instant On")
Oscillator	Inactive	_ Active		Active/2
Master Mode Selectable (Contr	olled by M0)	Unse	electable (I	Forced On)
Boundary Scan: 🗌 Not Used 🗌 A	Iways Active 🛛 🛛 A	ctive When M1	is High	Active When M1 is Low
Customer Part Marking for Device Packa	age (Optional - 11 Ch	aracters max.) _		
Customer Text on Silicon:				
No customer text (This is default)				
$\square$ 3 lines of 9 large (20 $\mu$ x 30 $\mu$ ) chara	cters each			
4 lines of 13 small (12 $\mu$ x 18 $\mu$ ) chai	racters			
(optional-valid characters: "0-9", "A-2	Z", "! @ <mark>\$%() [] {} .,/+-</mark> _	_")		
XC3300L LCA Design To Be Us Filename and Revision Date (.LC/	ed for Mask Gen A file)	eration		
HardWire Terms and Condition	s:			
Please put a check mark against the follo	owing items as applic	able. All items n	eed to be o	checked for a signoff.
The application circuit board must have a be left unpopulated when conversion to t path for existing fully debugged program	provision for configurati he HardWire device is m mable designs.	on program storage ade. The HardWire	e (i.e., XC17 e device is d	128, EPROM, etc.). The socket car lesigned to provide a cost reduction
I certify that the above listed .LCA file is	the correct design.			
I have reviewed the attached Xilinx Hard' that none of the issues raised will be a p	Wire Review Report (inc roblem in the system	luding the list of po	tentially ha	zardous nets) and have determined
☐ I authorize Xilinx to start the HardWire m	ask making and fabrica	tion process.		
Customer Name		_ Signature		Date:
Xilinx Design Applications Manager:		Signature		Date:
Xilinx Design Number (HD Code):				
Xilinx Customer Service:		_ Signature		Date:
Xilinx Product Engineering Manager:		Signature		Date:
Xilinx Part Number (HPC Code):				

### XC3300 HardWire<sup>™</sup> LCA Design Verification Form

Company Name			Customer Na	me	
Address		City		_ State	Zip
Telephone ( )		FAX (	)		· · · · · · · · · · · · · · · · · · ·
Customer Part Number		Packag	e Type and T	emp Grade	
XC33XX HardWire LO	CA Options				
Device	XC3330		XC3342	<b>8</b>	XC3390
Input Voltage Levels	TTL		CMOS		
Configuration Time Interva	ll 64 μs		16 ms		
Internal Reset Release	Before I/O's		After I/O's		
D/P Pull-up Resistor	Yes		No		
Oscillator	Inactive		Active		Active/2
Master Mode Selectable (Controlled by M0)			Unsel	ectable (Fo	rced On)
Customer Part Marking for	Device Package (Optional	- 11 Charact	ters max.)		
<b>Customer Text on Si</b>	licon:				
No customer text (This	s is default)				
2 lines of 10 large (20	μ x 30 μ) characters				······································
3 lines of 17 small (12	μ x 18 μ) characters				······
(optional-valid charact	ers: "0-9", "A-Z", "! @\$%() [	] {} .,/+")			
XC33XX LCA Design Filename and Revisi	To Be Used for Mask on Date (.LCA file)	c Generati	on		
HardWire Terms and	Conditions:				
Disease and a sharely of	and the state of the state of the		A 11 14		

Please put a check mark against the following items as applicable. All items need to be checked for a signoff.

- □ The application circuit board must have a provision for configuration program storage (i.e., XC17128, EPROM, etc.). The socket can be left unpopulated when conversion to the HardWire device is made. The HardWire device is designed to provide a cost reduction path for existing fully debugged programmable designs.
- I certify that the above listed .LCA file is the correct design.
- □ I have reviewed the attached Xilinx HardWire Review Report (including the list of potentially hazardous nets) and have determined that none of the issues raised will be a problem in the system.
- I authorize Xilinx to start the HardWire mask making and fabrication process.

Customer Name	_ Signature	Date:
Xilinx Design Applications Manager: Xilinx Design Number (HD Code):	Signature	_ Date:
Xilinx Customer Service:	Signature	_ Date:
Xilinx Product Engineering Manager: Xilinx Part Number (HPC Code):	Signature	Date:

### XC2318 HardWire<sup>™</sup> LCA Design Verification Form

Company Name		Ci	ustomer Name	
Address		City	State	Zip
Telephone ( )		_FAX (	)	
Customer Part Number		Packa	ge Type and Temp	Grade
XC2318 HardWire LCA Options				
Device	XC2064 _		XC2018	
Input Voltage Levels	TTL _		CMOS	
Configuration Time Interval (D/P High)	64 μs _		16 ms	
Internal Pull-up Resistors:				
D/P	Yes _		No	
CCLK	Yes _		No	
MO	Yes _		No	
PWRDWN	Yes _		No	
HDC Operation	Yes		No (I/O Only)	
LDC Operation	Yes		No (I/O Only)	
DOUT During Configuration D	OUT = DIN		High Impedance	
Oscillator	- Inactive		Active	
Customer Part Marking for Device Pack	- age (Optional - 1	1 Characte	rs max.)	
			,	
XC2318 LCA Design for Mask G	eneration			
Filename and Revision Date (.L	CA file)			
HardWire Terms and Condition	s:			
Please put a check mark against the foll	owing items as a	applicable. A	All items need to be	checked for a signoff.
The application circuit board must have a be left unpopulated when conversion to t	provision for confi he HardWire devic	guration prog e is made. Th	ram storage (i.e., XC1) ne HardWire device is c	7128, EPROM, etc.). The socket can designed to provide a cost reduction
path for existing fully debugged program	mable designs.			
L have reviewed the attached Xilinx Hard	Wire Beview Ben	). vrt (including t	the list of notentially ha	zardous nets) and have determined
that none of the issues raised will be a p	roblem in the syst	em.	ine list of potentially ha	
I authorize Xilinx to start the HardWire n	hask making and f	abrication pro	ocess.	
Customer Name		Sigi	nature	Date:
Xilinx Design Applications Manager:		Sigr	nature	Date:
Xilinx Design Number (HD Code):				

Xilinx Customer Service:	_ Signature	_ Date:
NRE PO Number:		
Xilinx Product Engineering Manager:	_ Signature	_ Date:
Xilinx Part Number (HPC Code):		

### HardWire<sup>™</sup> LCA Custom Mark Request

Customer		
Address		
City	State	Zip
Customer Part Number		
Customer Part Description		
Xilinx Part Number Number		

Customer requests that their HardWire devices of the referenced Xilinx part number be custom marked as shown below. Customer acknowledges that if they subsequently desire to change the custom marking, they are responsible for existing inventory at the standard purchase price.

	TOP VIEW	Notes:
Location of Pin 1 Identifier for PC	$\longrightarrow$ 0	1. A maximun 3 lines (including any desired logo or graphics)
Packages		2. Max 11 characters per line
		3. Mark is center justified
		4. Camera-ready artwork must be provided for all desired graphics or
		5. \$500 setup fee for custom marking
	H H H H - x x x x x	Legend:
		xxxxx = reserved
Location of Pin 1	y   y   y   y	yyyyy = Date Code ID
Identifier for PQ/TQ/VQ Packages	• •	
Customer Ac	cceptance:	
Signature	Date	
Title		FOMER ARTWORK ATTACHED



## HardWire<sup>™</sup> LCA Pre-production Release Authorization

Customer		
Address		
City	State	_ Zip
Customer Part Number		
Customer Part Description		
Customer P.O. Number		
Quantity Ordered		
Device Price		
Xilinx Part Number		
Xilinx H.D. Number		

Customer acknowledges that he is requesting Xilinx to manufacture additional quantities of custom HardWire product prior to customer approval of HardWire prototypes. By so doing, Customer accepts liability for the requested quantity of devices at the mutually agreed upon price. The acceptance criteria for these pre-production units are that the product must pass the Xilinx test program based upon the approved Customer design (.LCA) file.

The Customer also acknowledges that the purchase order for this product is non-cancellable, and that the preproduction devices are nonrefundable.

#### **Customer Acceptance:**

Signature \_\_\_\_\_

Title \_\_\_\_\_

Date		



### HardWire<sup>™</sup> LCA Prototype Approval Form

This form certifies that the HardWire prototypes have been fully evaluated and function correctly in the intended application. Xilinx is authorized to commit this design to production upon receipt of customer Purchase Order. A change in the design will result in customer liability for any work in process.

HardWire LCA Device		
Customer Part Number		
HardWire LCA Device Number		
Name		
Signature		Date
Title		
Company		
Address		
City	State	Zip
Phone ( )		

### For Xilinx Internal Use Only

•	Customer Part Number
•	Xilinx Part Number (HPC Code)
•	Xilinx HardWire Design Number (HD Code)

Xilinx Inc. 2100 Logic Drive San Jose, California 95124-3400 (408) 559-7778 FAX: (408) 559-7114



### **SECTION 6**

- 1 Xilinx HardWire Overview
- 2 HardWire Product Descriptions and Specifications
- 3 Packages
- 4 Mask Options
- 5 Forms

### 6 Index, Sales Offices



### Index, Sales Offices

### Table of Contents

Index		6-1
Sales C	Office List	6-3

## Index

XC2300 Configuration and Start Up 2	-90
XC2300 Performance 2	-90
XC2300 Pin Description 2	-98
XC2300 Pinouts 2-99, 2-	100
XC2300 Power 2	-91
XC2300 Summary Chart 2	-85
XC3300 Architecture 2	-60
XC3300 Configuration and Start Up 2	-62
XC3300 Performance 2	-66
XC3300 Pin Assignments 2-75, 2	-76
XC3300 Pinouts 2-77 through 2	-84
XC3300 Power 2	-66
XC3300 Summary Table 2	-57
XC3300A/L, XC3400 Configuration 2	-32
XC3300A/L, XC3400 Electrical Characteristics 2	-30
XC3300A/L, XC3400 JTAG Boundary Scan 2	-36
XC3300A/L, XC3400 Pin Assignments 2	-43
XC3300A/L, XC3400 Pinouts 2-46 through 2	-55
XC3300A/L, XC3400 Power 2	-37
XC3300A/L, XC3400 Start Up Sequence 2	-33
XC3300A/L, XC3400 Summary Table 2	-29
XC4300 Architecture 2	-16
XC4300 Configuration 2	-20
XC4300 Electrical Characteristics 2	-14
XC4300 Pin Assignments 2	23
XC4300 Pinout Tables 2-25 through 2	-28
XC4300 Power 2	-21
XC4300 Performance 2	-21
XC4300 Summary Table 2	-13

XC4400 I/O Options	2-3
XC4400 Summary Table	2-1
XC4400 Architecture Enhancements .	
XC4400 Configuration Emulation	
XC4400 Configuration Sequence	
XC4400 Features	2-2
XC4400 Initialization	
XC4400 Instant On Mode	
XC4400 Pad Allocations	
XC4400 Pin Assignments	2-11
XC4400 Power Distribution	2-7
Combinational Loops	2-8
Delay Generators2-8	, 2-22, 2-67, 2-91
Differential Circuits	2-8
Gated Clocks	, 2-37, 2-66, 2-91
Interconnect	2-61, 2-89
Interfacing with External Designs . 2-8	, 2-22, 2-67, 2-91
JTAG Boundary Scan	2-20
Manufacturing Flow	2-17, 2-59, 2-87
Memory	2-19
Muxes in Function Generators	
	2-37, 2-67, 2-91
One-Shots	2-8
Package Drawings	3-1 through 3-9
Product Chart	1-2
Product Life Cycles	2-15, 2-58, 2-86
Race Conditions2-8	, 2-22, 2-38, 2-67
Ring Oscillators	
Simultaneous Switching Outputs	
Test Vector Generation	1-2
Testability2	-39 through 2-42,
2-68 through 2-74, 2	2-92 through 2-97

#### **HEADQUARTERS**

XILINX, Inc. 2100 Logic Drive San Jose, CA 95124 U.S.A. 1 (408) 559-7778 TWX: 510-600-8750 FAX: 408-559-7114

#### XILINX SALES OFFICES

#### NORTH AMERICA

XILINX, Inc. 3235 Kifer Road Suite 320 Santa Clara, CA 95051 (408) 245-1361 FAX: 408-245-0517

XILINX, Inc. 15615 Alton Parkway Suite 280 Irvine, CA 92718 (714) 727-0780 FAX: 714-727-3128

XILINX, Inc. 61 Spit Brook Rd. Suite 403 Nashua, NH 03060 (603) 891-1096 FAX: 603-891-0890

XILINX, Inc. 65 Valley Stream Parkway Suite 140 Malvern, PA 19355 (610) 296-8302 FAX: 610-296-8378

XILINX, Inc. 939 North Plum Grove Road Suite H Schaumburg, IL 60173 (708) 605-1972 FAX: 708-605-1976

XILINX, Inc. 5952 Six Forks Road Raleigh, NC 27609 (919) 846-3922 FAX: 919-846-8316

XILINX, Inc. 4141 Blue Lake Circle Suite 217 Dallas, TX 75244 (214) 960-1043 FAX: 214-960-0927

#### EUROPE

XILINX, Ltd. Suite 1B, Cobb House Oyster Lane Byfleet Surrey KT14 7DU United Kingdom Tel: (44) 932-349401 FAX: (44) 932-349499 XILINX Sarl Z.I. de la Bonde-Båt.B 1 bis, rue Marcel Paul 91742 Massy Cedex France Tel: (33)1-60-13-34-34 FAX: (33)1-60-13-04-17

XILINX GmbH Dorfstr. 1 85609 Aschheim Germany Tel: (49) 89-904-5024 FAX: (49) 89-904-4748

#### JAPAN

XILINX K. K. Daini-Nagaoka Bldg. 2F 2-8-5, Hatchobori, Chuo-ku Tokyo 104 Japan Tel: (81) 3-3297-9191 FAX: (81)3- 3297-9189

#### ASIA PACIFIC

XILINX Asia Pacific Unit 2308-2319, Tower 1 Metroplaza Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852-410-2740 FAX: 852-418-1600

### Sales Offices

#### U.S. SALES REPRESENTATIVES

#### ALABAMA

Novus Group, Inc. (Corporate) 2905 Westcorp Blvd.Suite 120 Huntsville, AL 35805 (205) 534-0044 FAX: 205-534-0186

#### ARIZONA

Quatra Associates 4645 S. Lakeshore Dr. Suite 1 Tempe, AZ 85282 (602) 820-7050 FAX: 602-820-7054

#### ARKANSAS

Bonser-Philhower Sales 689 W. Renner Road Suite 101 Richardson, TX 75080 (214) 234-8438 FAX: 214-437-0897

#### CALIFORNIA

SC Cubed 31225 La Baya Dr. #111 Westlake Village, CA 91362 (818) 865-6222 FAX: 818-865-6223

SC Cubed 17862 17th St. Suite 207 Tustin, CA 92680 (714) 731-9206 FAX: 714-731-7801

Quest-Rep Inc. 6494 Weathers PI, Suite 200 San Diego, CA 92121 (619) 622-5040 FAX: 619-622-5047

Norcomp 1267 Oakmead Pkwy Sunnyvale, CA 94086 (408) 733-7707 FAX: 408-774-1947

Norcomp 8880 Wagon Way Granite Bay, CA 95746 (916) 791-7776 FAX: 916-791-2223

#### COLORADO

Luscombe Engineering, Inc. 1500 Kansas Ave. Suite 1B Longmont, CO 80501 (303) 772-3342 FAX: 303-772-8783

#### CONNECTICUT

John E. Boeing, Co., Inc. 101 Harvest Park, Bldg. 1A No. Plains Industrial Road Wallingford, CT, 06492 (203) 265-1318 FAX: 203-265-0235

#### DELAWARE

Delta Technical Sales, Inc. 122 N. York Rd., Suite 9 Hatboro, PA 19040 (215) 957-0600 FAX: 215-957-0920

#### FLORIDA

Semtronic Assoc., Inc. 657 Maitland Avenue Altamonte Springs, FL 32701 (407) 831-8233 FAX: 407-831-2844

Semtronic Assoc., Inc. 3471 N. W. 55th Street Ft. Lauderdale, FL 33309 (305) 731-2484 FAX: 305-731-1019

Semtronic Assoc., Inc. 1467 South Missouri Avenue Clearwater, FL 34616 (813) 461-4675 FAX: 813-442-2234

#### GEORGIA

Novus Group, Inc. 6115-A Oakbrook Pkwy Norcross, GA 30093 (404) 263-0320 FAX: 404-263-8946

#### DAHO (Southwest)

Thorson Company Northwest 12340 NE 8th St., Suite 201 Bellevue, WA 98005 (206) 455-9180 FAX: 206-455-9185

Luscombe Engineering, Inc. 670 East 3900 South #103 Salt Lake City, UT 84107 (801) 268-3434 FAX: 801-266-9021

#### ILLINOIS

Beta Technology Sales, Inc. 1009 Hawthorne Drive Itasca, IL 60143 (708) 250-9586 FAX: 708-250-9592

Advanced Technical Sales 13755 St. Charles Rock Rd. Bridgeton, MO 63044 (314) 291-5003 FAX: 314-291-7958

#### INDIANA

Gen II Marketing,Inc. 31 E. Main St. Carmel, IN 46032 (317) 848-3083 FAX: 317-848-1264

Gen II Marketing, Inc. 1415 Magnavox Way Sutie 130 Ft. Wayne, IN 46804 (219) 436-4485 FAX: 219-436-1977

#### IOWA

Advanced Technical Sales 375 Collins Road N.E. Cedar Rapids, IA 52402 (319) 393-8280 FAX: 319-393-7258

#### KANSAS

Advanced Technical Sales 610 N. Mur-Len, Suite B Olathe, KS 66062 (913) 782-8702 FAX: 913-782-8641

#### KENTUCKY

Gen II Marketing, Inc. 2108 Woodbourne Ave. Louisville, KY 40205 (502) 456-5155 FAX: 502-456-5184

#### LOUISIANA (Northern)

Bonser-Philhower Sales 689 W. Renner Rd., Suite 101 Richardson, TX 75080 (214) 234-8438 FAX: 214-437-0897

#### LOUISIANA (Southern)

Bonser-Philhower Sales 10700 Richmond, Suite 150 Houston, TX 77042 (713) 782-4144 FAX: 713-789-3072

#### MAINE

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

#### MARYLAND

Micro Comp, Inc. 1421 S. Caton Avenue Baltimore, MD 21227-1082 (410) 644-5700 FAX: 410-644-5707

#### MASSACHUSETTS

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

#### MICHIGAN

Miltimore Sales Inc. 22765 Heslip Drive Novi, MI 48375 (810) 349-0260 FAX: 810-349-0756

Miltimore Sales Inc. 3680 44th St., Suite 100-J Kentwood, MI 49512 (616)-554-9292 FAX: 616-554-9210

6-3

#### MINNESOTA

Com-Tek 6513 City West Parkway Eden Prairie, MN 55344 (612) 941-7181 FAX: 612-941-4322

#### MISSISSIPPI

Novus Group, Inc.(Corporate) 2905 Westcorp Blvd. Suite 120 Huntsville, AL 35805 (205) 534-0044 FAX: 205-534-0186

#### MISSOURI

Advanced Technical Sales 601 N. Mur-Len, Suite 8 Olathe, KS 66062 (913) 782-8702 FAX: 913-782-8641

Advanced Technical Sales 13755 St. Charles Rock Rd. Bridgeton, MO 63044 (314) 291-5003 FAX: 314-291-7958

#### MONTANA

Luscombe Engineering, Inc. 670 East 3900 South #103 Salt Lake City, UT 84107 (801) 268-3434 FAX: 801-266-9021

#### NEBRASKA

Advanced Technical Sales 375 Collins Road N.E. Cedar Rapids, IA 52402 (319) 393-8280 FAX: 319-393-7258

#### NEVADA

Norcomp (Excluding Las Vegas) 3350 Scott Blvd., Suite 24 Santa Clara, CA 95054 (408) 727-7707 FAX: 408-986-1947 Quatra Associates (Las Vegas) 4645 S. Lakeshore Dr., Suite 1 Tempe, AZ 85282 (602) 820-7050 FAX: 602-820-7054

#### NEW HAMPSHIRE

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

#### **NEW JERSEY (Northern)**

Parallax 734 Walt Whitman Road Melville, NY 11747 (516) 351-1000 FAX: 516-351-1606

#### OKLAHOMA

NEW JERSEY (Southern)

Delta Technical Sales, Inc.

122 N. York Road, Suite 9

600 Autumwood Place, S. E.

Albuquerque, NM 87123

Hatboro, PA 19040

FAX: 215-957-0920

Quatra Associates

(215) 957-0600

NEW MEXICO

(505) 296-6781

Parallax

FAX: 505-292-2092

NEW YORK (Metro)

Melville, NY 11747

FAX: 516-351-1606

Electra Sales Corp.

Rochester, NY 14623

FAX: 716-427-0614

Electra Sales Corp.

FAX: 315-463-1717

NORTH CAROLINA

The Novus Group, Inc.

102L Commonwealth Court

6700 Old Collamer Rd.

E. Syracuse, NY 13057

333 Metro Park

(716) 427-7860

(315) 463-1248

Cary, NC 27511

FAX: 919-460-5703

The Novus Group, Inc.

Weddington, NC 28105

(919) 460-7771

1775 Cox Rd.

(516) 351-1000

NEW YORK

Suite M103

734 Walt Whitman Road

Bonser-Philhower Sales 689 W. Renner Rd., Suite 101 Richardson, TX 75080 (214) 234-8438 FAX: 214-437-0897

#### OREGON

Thorson Company Northwest 9600 S.W. Oak Street, Suite 320 Portland, OR 97223 (503) 293-9001 FAX: 503-293-9007

#### PENNSYLVANIA

Delta Technical Sales, Inc. 122 N. York Rd., Suite 9 Hatboro, PA 19040 (215) 957-0600 FAX: 215-957-0920

Bear Marketing, Inc. 4284 Rt. 8, Suite 211 Allison Park, PA 15101 (412) 492-1150 FAX: 412-492-1155

#### PUERTO RICO

Semtronic Assoc., Inc. Mercantile Plaza Building Suite 816 Hato Rey, PR 00918 (809) 766-0700/0701 FAX: 809-763-8071

#### RHODE ISLAND

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617 229-8913 SOUTH CAROLINA

The Novus Group, Inc. 102L Commonwealth Court Cary, NC 27511 (919) 460-7771 FAX: 919-460-5703

#### SOUTH DAKOTA

Com-Tek 6525 City West Parkway Eden Prairie, MN 55344 (612) 941-7181 FAX: 612-941-4322

#### TENNESSEE

The Novus Group, Inc. 366 S. Union Grove Rd. Friendsville, TN 37737 (615) 995-2365 FAX: 615-995-2215

#### TEXAS

Bonser-Philhower Sales 8240 MoPac Expwy., Suite 135 Austin, TX 78759 (512) 346-9186 FAX: 512-346-2393 Bonser-Philhower Sales 10700 Richmond, Suite 150 Houston, TX 77042 (713) 782-4144 FAX: 713-789-3072

Bonser-Philhower Sales 689 W. Renner Rd., Suite 101 Richardson, TX 75080 (214) 234-8438 FAX: 214-437-0897

#### TEXAS (EI Paso County)

Quatra Associates 600 Autumwood Place SE Albuquerque, NM 87123 (505) 296-6781 FAX: 505-292-2092

#### UTAH

Luscombe Engineering Co. 670 East 3900 South #103 Salt Lake City, UT 84107 (801) 268-3434 FAX: 801-266-9021

#### VERMONT

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

#### VIRGINIA

Micro Comp, Inc. 8811Timberlake Rd. Suite 107 Lynchburg, VA 24502 (804) 239-2626 FAX: 804-239-1333 Bear Marketing, Inc. 4284 RI. 8 Suite 211 Allison Park, PA 15101 (412) 492-1150 FAX:412-492-1155

#### WASHINGTON

Thorson Company Northwest 12340 NE 8th Street, Suite 201 Bellevue, WA 98005 (206) 455-9180 FAX: 206-455-9185

#### WASHINGTON (Vancouver, WA only)

Thorson Company Northwest 9600 S.W. Oak Street Suite 320 Portland, OR 97223 (503) 293-9001 FAX: 503-993-9007

#### WASHINGTON D.C.

Micro Comp, Inc. 1421 S. Caton Avenue Baltimore, MD 21227-1082 (410) 644-5700 FAX: 410-644-5707

#### WISCONSIN (Western)

Com-Tek 6525 City West Parkway Eden Prairie, MN 55344 (612) 941-7181 FAX: 612-941-4322

#### WISCONSIN (Eastern)

Beta Technology Sales, Inc. 9401 N. Beloit, Suite 409 MIlwaukee, WI 53227 (414) 543-6609 FAX: 414-543-9288

#### WYOMING

Luscombe Engineering, Inc. 670 East 3900 South #103 Salt Lake City, UT 84107 (801) 268-3434 FAX: 801-266-9021

#### INTERNATIONAL SALES REPRESENTATIVES

#### ASEAN

(Singapore, Malaysia, Indonesia, Thailand, Phillippines, Brunei) MEMEC Asia Pacific Ltd. 10 Anson Rd. #14-02 International Plaza Singapore 0207 Tel: (65) 222-49962 FAX: (65) 222-4939

#### AUSTRALIA

Advanced Component Dist. 106 Belmore Rd. North Riverwood, N.S.W. 2210 Sydney, Australia Tel: (61) 2-534-6200 FAX: (61) 2-534-4910

Advanced Component Dist. Unit 2, 17-19 Melrich Road Bayswater VIC 3153 Melbourne, Australia Tel: (61) 3-762-7644 FAX: (61) 3-762-5446

Advanced Component Dist. Enterprise Unit 1, Suite 1 Technology Park Bentley WA 6102 Australia Tel: (61) 9-472-3232 FAX: (61) 9-470-2303

Advanced Component Dist. 20D William Street Norwood SA 5067 Australia Tel: (61) 8-364-2844 FAX: (61) 8-264-2811

Advanced Component Dist. Suite 1, 10-48 Beaudesert Rd. Cooper Plains QLD 4108 Queensland, Australia Tel: (61) 7-875-1113 FAX: (61) 7-275-3662

#### **Distributed in North America By**

Hamilton/Avnet Locations throughout the U.S. and Canada. 1-800-888-9236 FAX: 408-743-3003 Marshall Industries Locations throughout the U.S. and Canada. 1-800-522-0084 FAX: 818-307-6297 Insight Electronics Locations throughout the Western & South Central U.S. 1-800-677-7716 FAX: 619-587-1380 Phase 1 Technology Corp. 46 Jefryn Blvd. Deer Park, NY 11729 (516) 254-2600 FAX: 516-254-2693 FAX: 516-254-2695 (NY sales) Nu Horizons Electronics Corp. Locations throughout the U.S. (516) 226-6000 FAX: 516-226-6262

(704) 846-4044 FAX: 704-846-4055 NORTH DAKOTA Com-Tek 6525 City West Parkway Eden Prairie, MN 55344 (612) 941-7181

FAX: 612-941-4322

Bear Marketing, Inc.

PO Box 427

Suite 2010

(513) 436-2061

FAX: 513-436-9137

(216) 659-3131

FAX: 216-659-4823

Bear Marketing, Inc.

240 W. Elmwood Drive

Centerville, OH 45459-4248

3554 Brecksville Road

Richfield, OH 44286-0427

#### оню

### XII INX

#### HUNGARY

Dataware KFT/Elbatex GmbH Angol Utca 22 H-1149 Budapest Hungary Tel: (36) 1163 5081 FAX: (36) 1251-5517

Eljapex/Elbatex GmbH Vaci u 202 H-1138 Budapest Hungary Tel: (36) 1-140-9194 FAX: (36) 1-220-9478

#### INDIA

Core El Micro Systems 45131 Manzanita Court Fremont, California 94539 LISA Tel:(510) 770-1066 FAX: 510-657-1525

Core El Logic System 1181 Fergussion Collage Rd. Shivaji Nagar Pune 411005 India Tel: (91) 212-323982 FAX: (91) 212-323985

CG-CoreEl LogicSystems Support Centre EDT Crompton Greaves Ltd. 218/30 39th "A" Cross 9th Main, V Block, Jayanager, Bangalore 560041 India Tel: (91) 80-648055 FAX: (91) 1-80-633801

CG-CoreEL LogicSystems Support Centre EDT Crompon Greaves Ltd. Kanjur, Bhandup, Bombay 400078 India Tel: (91) 22-5785491 FAX: (91) 22-5782224

#### IRELAND

Memec Ireland Ltd. Block H Lock Quay Clare Street Limerick Ireland Tel: (353) 61-411842 FAX: (353) 61-411888

#### ISRAEL

E.I.M International Ltd. 9 Hashiloach Street P.O. Box 4000 Petach Tikva 49130 Israel Tel: (972) 3-92 33257 FAX: (972) 3-924 4857

#### ITAL Y

ACSIS S.R.L. Via Alberto Mario. 26 20149 Milano, Italy Tel: (39) 2-48022522 FAX: (39) 2-48012289

Silverstar-Celdis Viale Fulvio Testi N.280 20126 Milano, Italy Tel: (39) 2-66125 1 FAX: (39) 2-661014275

Elbatex GmbH Eitnergasse 6 A-1231 Wien Austria Tel: (43) 22281602-FAX: (43) 22281602-400

#### **BELGIUM & LUXEMBURG**

Rodelco NV Limburg Stirum 243 1780 Wemmel Belgium Tel: (32) 2-460-0560 FAX: (32) 2-460-0271

#### CANADA

AUSTRIA

(BRITISH COLUMBIA)

Thorson Company Northwest 4170 Still Creek Dr. #200 Burnaby BC V6C 6C6 Canada Tel: (604) 294-3999 FAX: (604) 299-4511

#### CANADA (ALBERTA)

Electro Source 6875 Royal Oak Ave. Burnaby BC V5J 4J3 Canada Tel: (604) 435-2533 FAX: (604)-435-2538

#### CANADA (OTTAWA)

Electro Source, Inc. 300 March Road, Suite 203 Kanata, Ontario K2K 2E4 Canada Tel: (613) 592-3214 FAX: (613)-592-4256

#### CANADA (TORONTO)

Electro Source, Inc. 230 Galaxy Blvd. Rexdale Ontario M9W 5R8 Canada Tel: (416) 675-4490 FAX: (416)-675-6871

#### CANADA (QUEBEC)

Electro Source 6600 TransCanada Hwy Suite 420 Point Claire Quebec H9R 452 Canada Tel: (514) 630-7486 FAX: 514-630-7421

#### CHINA PEOPLE'S REPUBLIC

MEMEC Asia Pacific Ltd. Unit No.2308-2319, Tower 1 Metroplaza, Hing Fong Rd. Kwai Fong, N.T. Hong Kong Tel: (852) 410-2780 FAX: (852) 401-2518

#### CZECH REPUBLIC

Eljapex/Elbatex GmbH Prechodni 11 CZ-140 00 Praha 4 Czech Republic Tel: (02)-692-8087 FAX: (02)-471-82-03

#### DENMARK

Dana Tech A/S Krogshoejvej 51 DK-2880 Bagsvaerd Denmark Tel: (45) 44-37 71 10 FAX: (45) 44-37 71 12

Dana Tech AS Elkaervej30 DK-8230 Rabyhoei Denmark Tel: (45) 86-253100 FAX: (45) 86-253102

#### FINI AND

Field OY Instrumentarium Niittyläntie 5 SF-00620 Helsinki Finland Tel: (358) 0-777571 FAX: (358) 0-798853

#### FRANCE

Rep'tronic 1 Bis, rue Marcel Paul Bât A Z.I. La Bonde F-01742 Massy France Tel: (33) 1-60139300 FAX: (33) 1-60139198

AVNET/EMG. 79 Rue Pierre Sémard 92320 Chatillon France Tel: (33) 1 49 65 25 00 FAX : (33) 1 49 65 27 38

AVNET Composant Sud-Ouest Innopolis Hall A Voie No. 1-BP 404 31314 Labège Cédex France Tel: (33) 61 39 21 12 FAX: (33) 61 39 21 40

AVNET Composant Aquitaine 16 Rue François Arago Zi du Phare 33700 Mérignac France Tel: (33) 56 55 92 92 FAX: (33) 56 34 39 99

AVNET Composant Rhône-Auvergne Parc Cluc du Moulin à Vent Bât 26 33 Av. du docteur G. Levy 69200 Vénissieux France Tel: (33) 78 00 07 26 FAX: (33) 78 01 20 57

AVNET Composant Provence Côte D'Azur 8300 Toulon France Tel: (33) 94 03 32 56 FAX: (33) 94 36 02 15

AVNET Composant Ouest Technoparc-Bât.E 4 Av. des Peupliers 35510 Césson Sévigné France Tel: (33) 99 83 84 85 FAX: (33) 99 83 80 83

AVNET Composant Rhône-Alpes Miniparc - Zac des Béalières 23 Av. de Granier 38240 Mevlan France Tel: (33) 76 90 11 88 FAX: (33) 76 41 04 09

AVNET Composant Nantes Le Sillon de Bretagne 23e étage-Aile C 8 Av.des Thébaudières 44802 Saint Herblain France Tel: (33) 40 63 23 00 FAX: (33) 40 63 22 88

AVNET Composant Est 19 Rue de Rennes, BP 163 54186 Heillecourt Cédex France Tel: (33) 83 53 12 34 FAX: (33) 83 56 70 03

#### GERMANY

Avnet E2000 Stahlgruberring 12 81829 München Germany Tel: (49) 89-45110-01 FAX: (49) 89-45110-209

Avnet E2000 Kurfürstenstr. 126 10785 Berlin Germany Tel: (49) 30-2110761 FAX: (49) 30-2141728

Avnet E2000 Ivo-Hauptmann-Bing 21 22159 Hamburg Germany Tel: (49) 40-645570-0 FAX: (49) 40-6434073

Avnet E2000 Benzstr. 1 70826 Gerlingen Stuttgart Germany Tel: (49) 7156-356-0 FAX: (49) 7156-28084

Avnet E2000 Heinrich-Hertz-Str. 52 40699 Erkrath Düsseldorf Germany Tel: (49) 211-92003-0 FAX: (49) 211-92003-99

Avnet E2000 Schmidtstr, 49 60326 Frankfurt/M. Germany Tel: (49) 69-973804-0 FAX: (49) 211-7380712

Avnet E2000 Kilianstr. 251 90411 Nürnberg Germany Tel: (49) 911-995161-0 FAX: (49) 911-515762

Metronik GmbH Leonhardsweg 2 82008 Unterhaching München Germany Tel: (49) 89-611080 FAX: (49) 89-6116468

6-5

Metronik GmbH Zum Lonnenhohl 38 44319 Dortmund Germany Tel: (49) 231-217041-43 FAX: (49) 231-210799

Metronik GmbH Gottlieb-Daimler-Str.7 24568 Kaltenkirchen Hamburg Germany Tel: (49) 41-91-4206 FAX: (49) 41-91-4428

Metronik GmbH Siemenstr. 4-6 68542 Heddesheim Mannheim Germany Tel: (49) 6203-4701/03 FAX: (49) 620345543

Metronik GmbH Pilotystr. 27/29 90408 Nürnberg Germany Tel: (49) 363536 FAX: (49) 353986

Löwenstr. 37 70597 Stuttgart Germany Tel: (49) 711-764033/35 FAX: (49) 711-7655181

Metronik GmbH Liessauer Pfad 17 13503 Berlin Germany Tel: (49) 304361219 FAX: (49) 30-431-5956

FAX: (49) 345-823-346

Bahnstrasse 9 65205 Wiesbaden Germany Tel: (49) 611702083 FAX: (49) 611702886

FAX: (49) 8151-79270

#### GREECE

Peter Caritato & Assoc. S. A. Llia Iliot. 31 Athens 11743 Greece Tel: (30) 1-9020115 FAX: (30) 1-9017024

#### HONG KONG

MEMEC Asia Pacific Ltd. Unit No. 2308-2319, Tower I Metroplaza, Hing Fong Road, Kwai Fong, N.T. Hong Kong Tel: (852) 410 2780 FAX: (852) 401 2518

Metronik GmbH

Metronik Systeme Grenzstr. 26 06112 Halle Germany Tel: (49) 345-823-352

Metronik GmbH

Intercomp Am Hochwald 42 82319 Starnberg München Germany Tel: (49) 8151-16044

Intercomp Meisenweg 19 65527 Niedernhausen Frankfurt Germany Tel: (49) 6128-71140 FAX: (49) 6128-72228

Silverstar-Celdis Via Collamarini, 22 40139 Bologna, Italy Tel: (39) 51-538500 FAX: (39) 538831

Silverstar-Celdis Via Paisiello,30 00162 Roma, Italy Tel: (39) 6-8848841 FAX: (39) 6-8553228 Silverstar-Celdis Piazza Adriano 9 10139 Torino, Italy Tel: (39) 11-43-457000 FAX: (39) 114473306

Silverstar-Celdis Centro Direzionale Benelli Via M. Del Monaco, 16 6100 Pesaro, Italy Tel: (39) 721-26560 FAX: (39) 721-400896

Silverstar-Celdis Via Masaccio, 175 50019 Firenze, Italy Tel: (39) 55-572418 FAX: (39) 55-579575

Silverstar-Celdis Piazza Marini 20/10 Lavagna-Genova Italy Tel: (39) 185-325325 FAX: (39) 185-303100

#### JAPAN

Okura & Co., Ltd. 6-12, Ginza Nichome Chuo-Ku Tokyo, 104 Japan Tel: (81) 3-3566-6364 FAX: (81) 3-3566-2887

Fuji Electronics Co., Ltd. Ochanomizu Center Bldg. 3-2-12 Hongo. Bunkyo-ku Tokyo, 113 Japan Tel: (81) 3-3814-1411 FAX: (81) 3-3814-1414

Okura Electronics Co., Ltd. 3-6, Ginza 2-chome, Chuo-ku, Tokyo, 104 Japan Tel: (81) 3-3564-6871 FAX: (81) 3-3564-6870

Okura Electronics Service Co., Ltd. Kyoei Bldg. 5-3, Kyobashi 3-chome, Chuo-ku, Tokyo, 104 Japan Tel: (81) 3-3567-6501 FAX: (81) 3-3567-7800

Tokyo Electron Ltd. P. O. Box 7006 Shinjuku Monolith 3-1 Nishi-Shinjuku 2-chome, Shinjuku-ku, Tokyo, 163 Japan Tel: (81) 3-3340-8193 FAX: (81) 3-3340-8408

#### Towa Elex Co., Ltd. Unity Bldg. 5F 6-5 Nihonbashi Tomisawa-cho Chuo-Ku, Tokyo 103 Japan Tel: (81) 3-5640-1241 FAX: (81) 3-5640-1240

Varex Co., Ltd. Nippo Shin-Osaka No. 2 Bldg. 1-8-33, Nishimiyahara, Yodogawa-ku, Osaka, 532 Japan Tel: (81) 6-394-5201 FAX: (81) 6-394-5449

Inoware 21, Inc. TSI Nihonbashi Hamacho Daini Bldg. 3-36-5, Nihonbashi Hamacho Chuo-ku, Tokyo, 103 Japan Tel: (81) 3-5695-1521 FAX: (81) 3-5695-1524

Marubun Corporation Marubun Daiya Bldg. 801, Nihonbashi Odenmacho, Chuo-ku Tokyo, 103 Japan Tel: (81) 3-3639-5210 FAX: (81) 3-3639-3727

Kaga Electronics Co., Ltd. 1-26-1 Otowa Bunkyo-ky Tokay 112, Japan Tel: (81) 3-3942-6224 FAX: (81) 3-3942-6215

#### KOREA

MEMEC Asia Pacific Ltd. 4FL, Je Woong Bldg.,176-11 Nonhyun-dong Kangnam-ku Seoul,135-010, South Korea Tel: (82) 2-518-98181 FAX: (82) 2-518-9419

#### THE NETHERLANDS

Rodelco BV P.O.Box 6824 Takkebijsters 2 4802 HV Breda The Netherlands Tel: (31) 76-784911 FAX: (31) 76-710029

#### NEW ZEALAND

ACD (NZ) Limited %Walnui Business Centre P.O.Box 43-412 Wellington, New Zeland Tel: (64) 4-564-4902 FAX: (64) 4-564-4998

#### NORWAY

BIT Elektronikk AS Smedsvingen 4 P.O. Box 194 1364 Hvalstad Norway Tel: (47) 2-98 13 70 FAX: (47)2-98 13 71

#### POLAND

Eljapex/Elbatex GmbH Ul. Hoza 29/31-6 PL-00-521 Warszawa Poland Tel: (48) 2625-4877 FAX: (48) 2221-6331

#### PORTUGAL

TECMIC Av. Duque d'Avila 23-1 1000 Lisboa Portugal Tel: (351) 1-31001-65 FAX: (351) 1-352-63-14

#### RUSSIA

Scan 10/32 "B" Druzhby St. 117330 Moskva, Russia Tel: (7) 95-1436641 FAX: (7) 95-9382247

Vostorg 3 Rue des Acacias 91370 Verrieres le Buisson France Tel: (33) 1-6920-4613 FAX: (33) 1-6011-5543

#### SINGAPORE

MEMEC Asia Pacific Ltd. Singapore Representative Office 10 Anson Road #14-02 International Plaza Singapore 0207 Tel: (65)-222-4992 FAX: (65)-222-4939

#### SLOVAK REPUBLIC

Topoicianska 23 SQ-851 05 Bratislava Tel: (42) 7831-320 FAX: (42) 7831-320

#### SLOVENIA/CROATIA

Eljapex/Elbatex GmbH Stegne 19, PO Box 19 SLO-61-117 Ljubljana Tel: (061) 191-126-507 FAX: (061) 192-398-507

#### SOUTH AFRICA

South African Micro-Electronic Systems (PTV) Ltd. 2 Rooibok Avenue Koedoespoort, Pretoria Republic of South Africa Tel: (27) 12-736021 FAX: (27) 12-737084

Interface International Corp. 15466 Los Gatos Blvd., Suite 211 Los Gatos, CA 95032 USA Tel: (408) 356-0216 FAX: (408) 356-0207

#### SOUTH AMERICA

DTS Ltda. Rosas 1444 Santiago, Chile Tel: (56) 2-699-3316 FAX: (56) 2-697-0991 Reycom Electronica SRL Uruguay 362 Peso 8 - Depto. F 1015 Buenos Aires Argentina Tel: (54) 1-304-201-8/9 FAX: (54) 1-304-2010

Hitech Divisao de Hicad Sistemas Ltda. Av. Eng. Louiz Carlos Berrini 801 04571-Brooklin São Paulo, Brazil Tel: (55) 11-531-9355 FAX: (55) 11-240-2650

#### SOUTH KOREA

(See Korea)

#### SOUTHEAST ASIA

MEMEC Asia Pacific Ltd. Unit No.2308-2319, Tower I Metroplaza, Hing Fong Road, Kwai Fong, N.T. Hong Kong Tel: (852) 410-2780 FAX: (852) 401-2518

#### SPAIN

ADM Electronics SA Calle Tomas Breton, no 50, 3-2 Planta 28045 Madrid Spain Tel: (34) 1-5300164 FAX: (34) 1-5300164

ADM Electronics SA Mallorca 1 08014 Barcelona Spain Tel: (34) 3-4266892 FAX: (34) 3-4250544

ADM Electronica, SA Herriro Gudarien, 8-10 48200 Durango (Vizcaya) Spain Tel: (34)-4-6201572 FAX: (34)-4- 6202331

#### SWEDEN

DipCom Electronics AB P.O. Box 1230 S-164 28 Kista Sweden Tel: (46) 8 752 24 80 FAX: (46) 8 751 7420

#### SWITZERLAND

Fenner Elektronik AG Abteilung Bauteile Gewerbestrasse 10 CH-4450 Sissach Switzerland Tel: (41) 61 975 00 00 FAX: (41) 61 971 56 08

#### TAIWAN

MEMEC Asia Pacific Ltd. 9F-2, No. 225 Nanking E. Rd, Sec. 5 Taipei Taiwan R.O.C. Tel: (886) 2-760-2028 FAX: (886) 2-765-1488 Solomon Technology Corp. 5th Floor, No. 293, Sec. 5 Chung Hsiao E. Rd. Taipei Taiwan, R.O.C. Tel: (866) 2-760-5858 FAX: (866) 2-764-7500

#### TURKEY

Aztech Electronics Corp 524 42nd St. #200 Union City, New Jersey 07087 Tel: (201) 867-2271 FAX: (201) 867-2162

#### UK

Microcall Ltd. 17 Thame Park Road Thame Oxon OX9 3XD England Tel: (44) 844-261939 FAX: (44) 844-261678

Cedar Technologies The Old Water Works Howse Lane Bicester Oxfordshire OX6 8XF England Tel: (44) 844-278278 FAX: (44) 844-278378

Avnet EMG Ltd. Jubilee House Jubilee Road Letchworth Hertfordshire SG6 1QH England Tel: (44) 462-488550 FAX: (44) 462-488555



The Programmable Logic Company<sup>sm</sup>

2100 Logic Drive, San Jose, CA 95124-3400 Tel: (408) 559-7778 Fax: (408) 559-7114