

Switched-capacitor ICs offer more than filtering Graphics boards benefit from TMS34010 and 82786 chips Tools for ASIC testing Hands-on SMT project Gate-array directory

ELECTRONIC TECHNOLOGY FOR ENGINEERS AND ENGINEERING MANAGERS

## Semicustom-IC vendors help speed your designs to market



In all candor, there is nothing else.
Introducing the Logic Cell ${ }^{m \times 1}$ Array (LCA). A new, field-programmable CMOS gate array that has a flexible, wide-open architecture. Along with true VLSI-level density.

LCAs are built around logic and I/O blocks which you define and interconnect to build largerscale, multi-level logic functions. Since you never alter their structure, you can reprogram them as often as you like. And avoid any NRE.

With LCAs, you get an honest-to-goodness 1800 usable gates (and as many as 8000 gates

in the near future). So just one part can replace up to $50 \mathrm{SSI} / \mathrm{MSI}$ devices. Or up to 10 PLDs.

You also get a choice of surface mount, pin-grid or DIP packages. In speeds up to 70 MHz .

## New developments weekly.

With our easy-to-use XACT ${ }^{\text {m }}$ software, you simply draw the design and let your $\mathrm{IBM}^{*} \mathrm{PC}$ XT/AT computer convert it to code. You can use our library of over a hundred macros or define your own. Let the software perform the interconnections automatically (unless you specify something unique). And generate documentation at the touch of a button.

The whole process is so fast, you'll be testing prototypes in a matter of days. And shipping finished products while your competitors wait for their prototype chips to come in.

## Look who's behind you.

When it comes to field programmable logic, there's no substitute for experience. Which is what you get plenty of when you deal with the company that invented the PAL ${ }^{\text {s }}$ device and made it the industry standard.

Because
we've got a com-


MMI's XACT software allows for simple LCA design. plete staff of systems-experienced FAEs, there's no waiting to talk to an expert who knows how Logic Cell Arrays can work for you. And, you can get comprehensive assistance at MMI distributors worldwide.

If you'd like to talk to one of those experts about your application, or for a free LCA Demo Disk, call our Applications Hotline at (800) 222-9323.

Or write to Monolithic Memories, 2175 Mission College Blvd., Santa Clara, CA 95054.

Because there's nothing else like having the right part from the right company.

[^0]
## Momonotific [ifil

# Programmable gate arrays, what else? 





## Dale Surface Mounted Components-for more choice in less space.

Pick Dale and place your surface mounted requirements in the hands of an industry leader. Dale's experience with surface mount technology began in 1970, when we introduced our first chip resistors. Today, Dale has a wide selection of basic surface mounted components to choose from. This choice offers you maximum flexibility in coordinating packaging and performance requirements.

You'll find the components at right already in use by major companies nationwide. These components are designed for automatic placement...compatible with standard soldering methods...and will help you shrink cost and board space.

Dale's unique blend of experience, selection and excellent service provides you with what you need to accelerate your surface mount progress. The numbers to call are: Thick Film Resistor Networks, Thermistors: El Paso, TX: 915-592-3253; Thin Film Networks, Thick and Thin Film Chips: Norfolk, NE: 402-371-0080; Wirewound Resistors: Columbus, NE: 402-564-3131; Trimmer Potentiometers, Oscillators: Tempe, AZ: 602-967-7874; Inductors, Transformers: Yankton, SD: 605-665-9301.

## Thick Film Networks

SOMC DFM DFP LCCC


Small outline molded dip package, ceramic chip carrier styles and flat pack (MIL-R-83401). All standard schematics. R/C styles available.
Thin Film Networks


Chip carrier styles and small outline molded dip package. All standard schematics.

## Thick Film Chips

CRCW RCWP RCWPM


Commercial and MIL-R-55342 styles. $1 \%, 2 \%$ \& $5 \%$ tolerance. Standard sizes available from stock.

Thin Film Chips TNP


Commercial styles. Flow solderable. Single element and tapped, wire bondable.

Transformers

Custom designs available.

Chip Potentiometers ST


Standard, automatic or reverse adjustment. 100 ohms to 1 Meg .

## Thermistors

W H


NTC style. $5 \%$ \& $10 \%, \mathrm{R}_{25}$ tolerance.

## Chip Inductors

*IMC


Molded style, $1 \mu \mathrm{H}$ to $1000 \mu \mathrm{H}$ $10 \%$ \& $20 \%$ tolerance.


Metal packages in two styles (XOSM-43, XOSM-51*). Compatible with most logics. 240 Hz to 60 MHz .

## Wirewound Resistors

LVSR
*WSM


1,2,3, 5 watts including low value current sensing styles. S" and Gull Wing leads.

## Standards Update

## THE FEDS CRACK DOWN ON COMPUTERS THAT INTERFERE

ast Fall's COMDEX show in Las Vegas had a new kind of visitor: A squad of Federal marshals was there to seize equipment the FCC had tagged as non-compliant and to serve notice that arrests may follow. The computers were found to be in violation of Part 15 of the FCC rules, which bans sales of most electronic hardware unless tested for compliance.
The event did not surprise most computer executives, some of whom paid their share of


PART 15 INTERFERENCE COMPLAINTS


NOTICE OF APPARENT LIABILITY FINES

\# OF REFERRALS
TO JUSTICE DEPT FCC last year. Said one disgruntled manager, "These guys walk around here like Matt Dillon."

The need to comply has spawned a whole new kind of test business, companies specially skilled in designing and testing for compliance. One of these, the Boxborough, MA-based laboratory of Dash, Straus \& Goodhue, combines testing, design and even legal services under one roof, permitting manufacturers to go to COMDEX with their
minds on sales, not sanctions. The company even offers a "Guaranteed Rate/Guaranteed Date" plan under which equipment is tested, modified for compliance, and retested per FCC standards for a fixed price guaranteed in advance. The laboratory has been accredited by the National Bureau of Standards for telecommunications and emissions testing, and can be reached at 617-263-2662.
Call Dash, Straus \& Goodhue, Inc. at 617-263-2662.

## CANADA LAYS OUT THE WEICOME MAT FOR TELECOM FIRMS


he Canadian government has swung its doors wide open for US telecom manufacturers. The open door policy is a welcome change for US manufacturers who have found most foreign markets closed to their goods. Canada's free trade telecom policy has allowed savvy manufacturers to increase their sales by up to $20 \%$. But to sell north of the border, firms still need to follow a few simple steps. Most importantly, the equipment has to be registered under Canadian Standard CS-03, roughly equivalent to the FCC's interconnect regulations in Part 68. The government of Canada has already approved a number of firms in the United States to do the required telecom testing and submissions. One such firm, Dash, Straus \& Goodhue of Boxborough, MA (617-263-2662), has seen a sharp rise in requests for Canadian approvals, especially among the industry's most successful firms. "There seems to be a correlation between economic success and willingness to enter foreign markets," says firm founder Glen Dash.

Elsewhere in the world, telecom markets are opening. Dash, Straus \& Goodhue is currently performing submissions for telecom equipment in both the United Kingdom and Japan. Other countries such as West Germany have shown reluctance to open their markets to US firms, though new efforts within the Common Market (EC Directive $86 / 361 /$ EEC ) may make one unified approval scheme throughout Western Europe a reality within two to three years. Call Dash, Straus \& Goodhue, Inc. at 617-263-2662.

## FED'S OWN INSTRUMENTS HELP MANUFACTURERS COMPLY

What kind of tools can best convince an agency that equipment complies? Why, their own, of course. Now the FCC's own designs are available through a company called Compliance Design. Key to emissions compliance is the use of the Roberts Antenna, ${ }^{\text {® }}$ developed for the

FCC in the 1950 's. Willmar Roberts, its inventor, is a former Assistant Chief Engineer of the FCC Laboratory in Laurel, MD.
The antennas are renowned for their near-lossless characteristics. Compliance Design, the exclusive vendor of the Roberts brand, also offers a complete laboratory assem-
 bly package. The firm will supply antennas, masts, turntables, site design; and will even perform the crucial "site attenuation" tests the FCC requires. The Boxborough, MA-firm can be reached at 617-264-4668.
For telecom manufacturers, Compliance Design also supplies a Part 68 Workstation ${ }^{\text {rus }}$ containing everything that's needed to comply with FCC, CS-03 (Canada) and EIA standards. The Workstation makes setting up Part 68 laboratories practical for just about everyone.
Call Compliance Design Inc. at 617-264-4668.

## A DEATH PUTS THE BOSS IN JAIL

0n February 13, Kenneth Oden, prosecutor for Travis County, TX, won a landmark case that sent shivers down corporate backbones nationwide. For the first time, company executives were sentenced to jail terms for negligence that cost a worker his life. The case highlighted a nationwide trend in which prosecutors are holding executives criminally li-
 able for the death of a customer or employee.
For makers of EDP, medical and telecom equipment, safety on the job generally means getting their products UL® listed. Listing is a recognition that the product meets UL's standards for fire, shock, energy and mechanical hazards; listing is a legal requirement of certain municipalities. In those places, a death caused by a non-compliant product could give rise to the same charge of gross negligence which caused Travis County executives to be sentenced to jail.
Overseas, marks such as Canada's CSA and West Germany's GS are required, and foreign courts have been even less tolerant of corporate negligence than have our own. With the profusion of worldwide standards, obtaining those marks has proven to be quite a chore. Fortunately, certain key test labs have set up liaison services which permit worldwide product approvals at one location. Dash, Straus \& Goodhue is one such lab and is regularly visited by agents of UL, CSA and West German TuV. Required marks for fourteen countries can be initiated from DS\&G's location. Since the Travis County case, according to execs, its business has been brisk.
Call Dash, Straus \& Goodhue, Inc. at 617-263-2662.


Tight packing density, lowered assembly costs, and improved reliability make surface-mount technology (SMT) highly attractive to systems and product manufacturers. If your design is ready for SMT, specify Mini Circuits' new RMS series, the world's smallest ( 0.25 by
0.30 by 0.2 in.) double-balanced SMT mixers, spanning 0.5 to 1000 MHz , from only $\$ 6.95$ ( $10-49$ qty).
The tiny, non-hermetic package houses RF transformers, a ceramicalumina substrate, and a four-diode assembly. A unique edge-plated
design eases the job of making reliable solder connections to a printed-circuit board. A protective-barrier layer on top of the package's conductive layer retards the harmful effect of electromigration which may occur during soldering. The RMS can be attached to a pc-board by conventional manual soldering or with automatic equipment; mixers can be supplied in a tape-and-reel format for automated pick-and-place machines.
When you think SMT, think small, low-cost ... think Mini-Circuits RMS series.

## SPECIFICATIONS

FREQUENCY RANGE, MHz
LO, RF
IF
$\begin{array}{cc}\text { CONVERSION LOSS, } \mathrm{dB}, \text { Typ. } \\ \text { Mid-band } & \left(10 \mathrm{f}_{\mathrm{i}}-\mathrm{f}_{\mathrm{u} / 2}\right) \\ \text { Total range } & \left(\mathrm{f}_{\mathrm{t}}-\mathrm{f}_{\mathrm{u}}\right)\end{array}$
ISOLATION, dB, Typ.
Low-band $\quad\left(f_{1}-10 f_{1}\right)$
Mid-band $\quad\left(10 f_{1}-f_{\mathrm{U} / 2}\right)$
Upper-band $\left(f_{u / 2}-f_{u}\right)$
PRICE (10-49)

RMS-1

| $0.5-500$ | $5-1000$ |  |  |
| :--- | :--- | :--- | :--- |
| DC-500 | DC- 500 |  |  |
|  |  |  |  |
| 5.5 |  | 6.5 |  |
| 6.2 |  | 7.0 |  |
| L-R | L-1 | L-R | L-1 |
| 55 | 50 | 55 | 50 |
| 33 | 30 | 35 | 30 |
| 27 | 24 | 25 | 20 |
| $\$ 6.95$ | $\$ 7.95$ |  |  |

$f_{1}=$ lowest frequency in range
$f_{u}=$ highest frequency in range
finding new ways. .
setting higher standards


SPECIFICATIONS

| Model | Frequency <br> MHz | Gain, dB <br> (min.) | Max. Power <br> dBm (typ) | NF <br> dB (typ) | Price \$ <br> Ea. | Qty. |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| MAR-1 | DC-1000 | 13 | 0 | 5.0 | 0.99 | $(100)$ |
| MAR-2 | DC-2000 | 8.5 | +3 | 6.5 | 1.50 | $(25)$ |
| MAR-3 | DC-2000 | 8 | +8 | 6.0 | 1.70 | $(25)$ |
| MAR-4 | DC-1000 | 7 | +11 | 7.0 | 1.90 | $(25)$ |
| MAR-7 | DC-2000 | 8.5 | +4 | 5.0 | 1.90 | $(25)$ |
| MAR-8 | DC-1000 | 21 | +10 | 3.5 | 2.20 | $(25)$ |

## dc to 2000 MHz amplifier series

designers amplifier kit, DAK-1 5 of each model, total 30 amplifiers only $\$ 49.99$

Unbelievable, until now....tiny monolithic wideband amplifiers for as low as 99 cents. These rugged 0.085 in.diam.plastic-packaged units are 50ohm input/output impedance, unconditionally stable regardless of load*, and easily cascadable. Models in the MAR-series offer from 7 to 21 dB gain,
0 to +11 dBm output, noise figure as low as 3.5 dB ( 5.5 dB typical), and up to $\mathrm{DC}-2000 \mathrm{MHz}$ bandwidth.
*3:1 load VSWR for the MAR-8
Also, for your design convenience, Mini-Circuits offers chip coupling capacitors at 12 cents each*

| Size <br> $($ mils $)$ | Tolerance | Temperature <br> Characteristic | Value |
| :--- | :---: | :---: | :--- |
| $80 \times 50$ | $5 \%$ | NPO | $10,22,47,68,100,470,680,1000 \mathrm{pf}$ |
| $80 \times 50$ | $10 \%$ | X7R | $2200,4700,6800,10,000 \mathrm{pf}$ |
| $120 \times 60$ | $10 \%$ | X7R | $.022, .047, .068,1 \mu \mathrm{f}$ |
| * MINIMUM ORDER 50 PER VALUE |  |  |  |

Typical Biasing Configuration


Domestic and International Telexes: 6852844 or 620156


On the cover: Product success is becoming increasingly dependent on short design cycles. To belp your products reach market during a window that ensures profitability, gate-array vendors are offering fast turnaround from design verification to prototype devices. See pg 134. (Photo courtesy LSI Logic; concept and photography by Imagination)


## DESIGN FEATURES

Special Report: Gate-Array Directory 134
Fast turnaround techniques are making it possible to get your gatearray design to market faster. Furthermore, improvements in device technologies, as well as the relentless march toward increasing gate density, are resulting in faster operating circuitry.-Jim Wiegand, Associate Editor
Gate-array tables 144
Gate-array vendors and services

## EDN's Hands-On SMT Project-Part 3 209

With the parts list completely converted to SMT components, we were ready to tackle the design of our SMT project board using a high-end, pc-board CAD system. What we learned about the features required to perform CAD-based SMT design applies to all CAD systems from low-end, PC-based tools to the most expensive workstations.-Steven H Leibson, Regional Editor

## ASIC testing mandates

new role for circuit designers
No longer will you be able to check out new devices with standard benchtop tools-scopes, logic analyzers, and pulse generators. Today's ASIC devices are simply too complex to let you attack the test problem with rack-and-stack test instruments patched together from traditional GPIB lab instruments.-Alan Whiteside and Clayton Mohr, Tektronix Inc

## Application dictates your choice of a multiprocessor model

The three major hardware models for modular multiprocessing systems provide different levels of both hardware and software complexity. Your choice of a hardware architecture for such a system will depend largely on the amount of effort you're willing to expend on modifying the operating system.-J Kent Peacock, Counterpoint Computers

## Variable-pulse modulator improves power-supply regulation

A pulse regulator combines aspects of both pulse-interval modulation and pulse-width modulation to improve the regulation and the efficiency for switch-mode power supplies. The circuit is particularly useful in applications requiring line isolation.-Wayne $M$ Austin, GE/RCA Solid State

Continued on page 7

[^1]

Toggle $\cdot$ Pushbutton • Slide • DIP
C\&K is the industry leader in the manufacture of miniature and subminiature instrument grade switches, and is now leading the way in surface mounting technology. These C\&K switches require no special steps for installation. Just solder and clean with other components. UL/CSA listing is available on most models.
Consult factory with your specific surface mounting application needs. C\&K's sales and engineering staff is ready to assist with your design requirements.

Send for complete information, sample and literature. (617) 964-6400



Intelligent graphics ICs are enhancing PC add-in boards' capabilities (pg 67).

## TECHNOLOGY UPDATE

PC add-in boards rev up graphics engines with hardware and software enhancements

The latest add-in graphics boards for the IBM PC and PC/AT bus incorporate graphics engines, which give them faster response time and greater color and pixel resolution than the IBM Enhanced Graphics Adapter, often at a surprisingly low price.-Margery S Conner, Regional Editor

## Comparisons reveal the pros and cons of 83 designing with switched-capacitor ICs

Now that the telecommunications industry is no longer dictating the performance levels of switched-capacitor components, many more flexible models of these ICs are rapidly becoming available. -David Shear, Regional Editor

## Beware of subtle electrical, thermal differences 97 between through-hole components and SMDs

As SMT reaches the R\&D lab, design engineers will have to pay attention to some subtle, yet important, electrical and thermal differences between equivalent SMT and through-hole components or risk unforeseen problems with their designs.-Charles H Small, Associate Editor

## PRODUCT UPDATE

Semicustom linear arrays ..... 111
Switching-regulator IC ..... 114
Workstations and autorouter ..... 118
DESIGN IDEAS
Electrostatic voltmeter uses BiMOS op amp ..... 271
Complex-multiply code saves clock cycles ..... 273
Circuit ensures proper RS-232C mating ..... 274
Simpson's rule solves double integrals ..... 276
Regulator has low drop-out voltage ..... 280

[^2]
## Looking for a faster amplifier?

 Don't settle for more when the BL2020 offers so much less. Less settling time, less power consumption and less cost. at high frequency, low settling time, high slew rate and less power consumption.

- $\mathrm{AV}=2$ at 65 MHz
- 90 ns settling time to $0.1 \%$
- $500 \mathrm{~V} / \mu \mathrm{s}$ slew rate
- 10 ma supply current

The EL2020's unique circuit topology allows it to be used at closed loop gains from 1 to 10 with minimal sacrifice of bandwidth or slew rate, as is common with current generation op amps.

This low cost amplifier, fabricated via the Elantec monolithic Dielectric Isolation (DI) process, can drive coax directly-up to $50 \Omega$. Output Disable allows busing of multiple circuits. And short circuit protection prevents damage if the output is shorted.

The EL2020 is available in both military and commercial versions. Hybrid performance in a monolithic design. Gain with more accuracy at speed. And lower cost (\$4.95@100-

EL2020CN) in a smaller package (plastic or ceramic 8 -pin mini-dips).

Elantec-where élan is more than just a name-and service is more than just a word. We've got what you're looking for. And to prove it we offer the industry's only two-forone guarantee on all our devices.

Set your sights on our high performance EL2020 amplifier. Write us on your company letterhead about your EL2020 application. We'll send you a free sample. Contact Elantec at 1996 Tarob Court, Milpitas, CA 95035. (800) 821-7429. In California, (408) 945-1323. Be sure to ask for our free 1987 Data Book.

Distributed by Future Electronics- GBL Goold Electronics-Gerber Electronics- Hammond Electronics-Intercept Electronics- Nu Horizons Electronics-Schuster Electronics-U.S. Hybrid Supply- Wyle Laboratories-Zeus ComponentsInsight Electronics Elantec European Office: 87 Jermyn Street London SWIY6JD England Telephone: 44-1-839-3841 Telex: 917835 Fax: 44-1-930-0751


```
    VP/Publisher
    F Warren Dickson
VP/Associate Publisher/Editorial Director
                Roy Forsberg
            Editor
            Jonathan Titus
            Managing Editor
                Rick Nelson
        Assistant Managing Editor
            Joan Morrow
            Special Projects
                Gary Legg
            Home Office Editorial Staff
275 Washington St, Newton, MA 02158
                    (617) 964-3030
            Tom Ormond, Senior Editor
        Deborah Asbrand, Associate Editor
            Joanne Clay, Associate Editor
            Tarlton Fleming, Associate Editor
            John A Gallant, Associate Editor
            Clare Mansfield, Associate Editor
            Dave Pryce, Associate Editor
    Cynthia B Rettig, Associate Editor
        Charles Small, Associate Editor
            Chris Terry,Associate Editor
            Jim Wiegand, Associate Editor
                    Ron Gilbert, Staft Editor
            Valerie Lauzon, Staff Editor
            Helen McElwee, Statf Editor
            Steven Paul, Production Editor
            Editorial Field Offices
    Margery S Conner, Regional Editor
    Newbury Park, CA: (805) 499-7901
    Bob Cushman, Special Features Editor
    Port Washington, NY: (516) 944-6524
        Chris Everett, Regional Editor
        San Jose, CA: (408) 296-0868
    Steven H Leibson, Regional Editor
        Boulder, CO: (303) 494-2233
            J D Mosley, Regional Editor
            Arlington, TX: (817) 465-4961
            David Shear, Regional Editor
            San Jose, CA: (408) 296-0868
            Maury Wright, Regional Editor
            San Diego, CA: (619) 748-6785
            Peter Harold, European Editor
                0603-630782
            (St Francis House, Queens Rd,
            Norwich, Norfolk NR1 3PN, UK)
            Contributing Editors
```

Eva Freeman, Robert Pease, Bob Peterson,
Don Powers, Bill Travis
Editorial Services
Kathy Leonard, Office Manager
Loretta Curcio, Nancy Weiland,
Sharon Gildea
Art Staff
Kathleen Ruhl, Art Director
Ken Racicot, Assistant Art Director
Chin-Soo Chung, Graphic Designer
Deborah Queally, Graphic Designer
Production/Manufacturing Staff
William Tomaselli, Production Supervisor
Donna Pono, Production Manager
Beth Ann Cooper, Production Assistant
Andrew A Jantz, Production Assistant
Diane Malone, Composition
Graphics Director
Norman Graf
VP/Production/Manufacturing
Wayne Hulitzky
Director of Production/Manufacturing
John R Sanders
Director of Research
Deborah Virtue
Marketing Communications
Janice Molinari, Manager
Jennifer Ware, Communications Manager
Corie Rand, Promotion Coordinator
Anne Foley, Promotion Assistant

## EDITORIAL

US trade would benefit from a re-evaluation of our export policies. Today's trade restrictions are inconsistent, costly, and out of date.

## NEW PRODUCTS

Computers \& Peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 282
Integrated Circuits294
Components \& Power Supplies ..... 306
CAE \& Software Development Tools ..... 318
Test \& Measurement Instruments ..... 324
PROFESSIONAL ISSUES ..... 335

Programmers gain control of their designs through changes in copyright law.-Joseph Iandiorio, Waltham, MA

## LOOKING AHEAD

350Military-ASIC market grows at 18\% rate through 1991. . Opticalstorage market ready to burgeon.

## DEPARTMENTS

News Breaks ..... 21
News Breaks International ..... 24
Signals \& Noise ..... 34
Calendar ..... 46
Readers' Choice ..... 122
Leadtime Index ..... 124
Literature ..... 328
Career Opportunities ..... 338
Advertisers Index ..... 348
Business/Corporate Staff ..... 349



It's no secret-there's a lot of uncertainty in the marketplace. You never know if the company you're dealing with today will still be around to service you tomorrow. And that's a chance you can't take-especially in the military market.

With INMOS, you're not taking any chances. We have a seven-year history of supporting all major military defense programs with static and dynamic RAMs. Our fabrication facilities are fully compliant with MIL-STD-883C; with military burn-in, performance testing and quality assurance conducted in Colorado Springs.

We have your future in mind with our new CMOS military SRAMs (with performance to 35 ns over the full military temperature range) and military low power battery backup CMOS SRAM products. We're the only company in the world to produce 64 K and 256 K DRAMs with RAS access times down to 80 ns , and we're going to keep on producing and servicing innovative military products year after year.

For military products you can depend on, count on INMOS-the beginning of a very good memory.

| 16K SRAMs |  |  |
| :--- | :--- | :--- |
| Device | Process | Access Times |
| IMST400M $(x 1)$ | NMOS | $45,55,70 \mathrm{~ns}$ |
| IMS1420M $(x 4)$ | NMOS | $45,55,70 \mathrm{~ns}$ |
| IMS1403M $(x))^{*}$ | CMOS | $35,45,55 \mathrm{~ns}$ |
| IMS1423M $(x 4)$ | CMOS | $35,45,55 \mathrm{~ns}$ |


| 64K CMOS SRAMs |  |
| :--- | :--- |
| Device | Access Times |
| IMS1600M $(x 1)^{*}$ | $45,55,70 \mathrm{~ns}$ |
| IMS1620M $(x 4)^{*}$ | $45,55,70 \mathrm{~ns}$ |
| IMS1624M $(O E, x 4)^{*}$ | $45,55,70 \mathrm{~ns}$ |
| IMSI630M $(x 8)^{*}$ | $45,55,70 \mathrm{~ns}$ |


| MILITARY DRAMs |  |  |
| :--- | :--- | :--- |
| Device | Process | RAS Access Times |
| IMS2600M (64Kx]) | NMOS | $100,120,150 \mathrm{~ns}$ |
| IMS2800M $(256 \mathrm{Kx})$ | CMOS | $80,100,120,150 \mathrm{~ns}$ |
| IMS2801M (256Kx]) | CMOS | $80,100,120,150 \mathrm{~ns}$ |

*Also available as Low Power Battery Backup CMOS SRAMs with Idr of $10 \mu \mathrm{~A}$ (typical Icc at 2 V at $25^{\circ}$ centigrade).
inmos. and IMS are trademarks of the INMOS Group of Companies.

## MIL-STD-883C RAMs

INMOS, Colorado Springs, Colorado, Tel. (303) 630-4000;
Bristol, England, Tel. (0454) 616616 ;
Bristol, England,
Paris, France, Tel. (1) 46.87 .22 .01 ;
Munich, Germany, Tel. (089) 3191028 ;
Tokyo, Japan, Tel. 03-505-2840

## SUN WORSHI GOLDENOP



# PPERSGETA PORTUNITY. 

Like a beach in summer, Valid is drawing crowds of loyal Sun followers. And for good reason.

Valid is now the only electronic design automation vendor to offer systems designers the full spectrum of CAE, IC CAD, and PCB CAD tools on Sun workstations.

What's more, our CAE/CAD solutions work on everything under the Sun, from their low-cost Sun- $3 / 50$ to the
 powerful, high-speed Sun-3/260. There are even brighter days ahead, because Valid will support future Sun products.

Now Sun users can automate the entire engineering design process, from custom ICs and ASICs, to multi-layer PC boards, all from a single source. Valid's broad range of integrated applications tools allow you to expand your capabilities as the design tasks dictate.

Valid on Sun. What could be more natural? After all, Sun is selling more UNIX workstations than any other vendor. Their NFS software allows any UNIX workstation onto the network transparently. And no other EDA vendor offers better CAE, IC CAD and PCB CAD tools on UNIX than Valid.

Together, we give Sun worshippers a golden opportunity for electronic design automation. The same opportunity Digital users enjoy.

Our free brochure will give you the complete story for Valid on Sun Microsystems. Call 1-800-821-9441. In California, call 408-432-9400, Ext. 2311.

$$
\sqrt{ } \sqrt{ }
$$

For once you can believe what

## GETA QUOTE FROM A RELIABLE SOURCE.

 you hear. Because when you call Fujitsu, you'll get a competitive quote along with a very real delivery date.Plus, you can get just about everything you need with that one phone call.

Memories in every important technology. With sizes and speeds




unmatched in the industry. Microprocessors that talk 4-bit, 8 -bit or 16-bit code. ASIC products that include standard cells and gate arrays. Even peripheral chips (like the async/sync SCSI we've been shipping for over a year and the world's fastest CMOS DSP).

You can also choose from the industry's widest variety of pack-
aging options. And count on the kind of quality and reliability that have set Fujitsu products apart from the crowd for so many years. So talk to us about products, prices, delivery or technology. Just call your local sales office. Because after a few moments, you'll know you've heard a quote from a reliable source.

Northern California: (408) 866-5600
Southern California: (714) 720-9688
Atlanta: (404) 449-8539
Chicago: (312) 250-8580
Boston: (617) $964-7080$
Minneapolis: (612) 454-0323
New York: (516) 361-6565
Portland:(503) 684-4545
Dallas: (214) 669-1616

## FUJITSU

FUJITSU
MICROELECTRONICS. INC.

TechnologyThatWorks.


## TIME TO KISS YOUR

> GOOD-BYE.

## OLD PALS

## Introducing ERASIC" ${ }^{\text {E }}$ 2 PLDs. A Logic Designer's Best Friend. . .



Let's face it, when you tackle those really tough digital design jobs, you often need more help than your old pals can give.
That's why we've invented the ERASIC (Electrically Reprogrammable ASIC)-to make those jobs a lot easier. It's the next generation PLD that programs like a traditional PLD, but performs like a Gate Array.

Like a conventional PLD, the ERASIC E ${ }^{2}$ PLD is field programmable. But like a Gate Array, its logic structures are very flexible. And because it is based on $\mathrm{E}^{2} \mathrm{CMOS}$ technology, it's reprogrammable up to 10,000 times and consumes very little power.

So, if you've outgrown your old pals and are ready to move on, take a good look at the ERASIC, the next generation $\mathrm{E}^{2}$ PLD.

## IT'S FLEXIBLE

While it's pin-compatible with the best known 24-pin PLDs, the ERASIC E ${ }^{2}$ PLD gives you a lot more, like multi-level logic and reprogrammability. Multi-level logic lets you cascade your logic up to 42 -levels deep, giving you the ability to create complex internal logic circuits (even with buried Flip-flops) without using valuable I/O pins. Flexibility like this can make life a lot easier for the logic designer who's struggling with the limitations of old-fashioned AND-OR logic planes.

With ERASIC E ${ }^{2}$ PLDs, you avoid restrictive architectures, wasteful power consumption and the problems of custom silicon. Simply put, it's a lot more fun at a lot less cost.

IT'S ABEL ${ }^{\text {TM }}$ COMPATIBLE
The ERASIC is a snap to program, too. Using


INTEGRATION DATA I/O's popular ABEL ${ }^{\text {M }}$ and EXEL's MultiMap ${ }^{\text {™ }}$ and MultiSim ${ }^{\text {TM }}$ enhancement programs, you can implement true gate arraytype logic, fast.

Plus, conversion of your existing PAL®-based designs can be as easy as changing the part number in your ABEL design file.

## GET STARTED FAST

We've got all the tools you need to get your design going with the $\mathrm{E}^{2}$ PLD that performs like a Gate Array.

Call today for the ERASIC brochure and data sheet and find out what a friend the ERASIC E ${ }^{2}$ PLD can be.

Our location is 2150 Commerce Drive, San Jose, CA 95131. Telephone (408) 4320500, TWX 910-338-2116, TELEX 171339.


Introducing the MK41H80 TAGRAM ${ }^{\text {Tw }}$ from Thomson-Mostek. The industry's first and fastest integrated 16 K CMOS cache tag SRAM dedicated for use in all high-speed processor environments.

TAGRAM gives you a $4 \mathrm{~K} \times 4$ CMOS SRAM and a 4-bit comparator integrated on a single chip. It's optimum for interface with 16-25 MHz processors, and is backed by $1.2 \mu$ double level metal full CMOS process technology-the same proven process used in all ThomsonMostek 16K VF SRAMs.

TAGRAM comes in three speed grades: 20,25 and 35 ns . And every MK41H80 cache TAGRAM is available in 300 mil, 22-pin plastic and ceramic DIPs. What's more, TAGRAM's full-


Actual MK41H80 TAGRAM Scope Trace Photograph
speed read access ensures that even copyback designs can be implemented without ever having to wait. And it features Flash Clear - the function requested most often by cache system designers. So your cache can be wiped clean to all zeros in 40ns. Max.

High-performance cache applications demand high-speed solutions. If you'd like to realize a 30\% reduction in access time compared to discrete solutions - plus a substantial reduction in the cost of component real estate-start increasing your cache flow with the newest member of our family. The MK41H80 TAGRAM.

We're Thomson-Mostek. And we perform.

$12 \mathrm{~ns}=\tau_{\mathrm{DCA}}=$ DATA COMPARE ACCESS TIME $20 \mathrm{~ns}=\tau_{\text {ACA }}=$ ADDRESS COMPARE ACCESS TIME

Match Access Timing


Direct Mapped Cache System Block Diagram

| DEVICE | CONFIG | PINS | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { CLR }}$ | MATCH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 41H68 | $4 \mathrm{~K} \times 4$ | 20 | X |  |  |  |  |
| 41H69 | $4 \mathrm{~K} \times 4$ | 20 |  | X |  |  |  |
| 41 H 78 | $4 \mathrm{~K} \times 4$ | 22 | X |  | X |  |  |
| 41 H 67 | 16Kx1 | 20 | x |  |  |  |  |
| 41 H 66 | 16Kx1 | 20 |  | x |  |  |  |
| 41H79* | $4 \mathrm{~K} \times 4$ | 22 | X |  | $x$ | X |  |
| 41H80 | $4 \mathrm{~K} \times 4$ | 22 |  |  | X | X | X |

Other available Fast Static RAMs from Thomson-Mostek
U.S. and Canadian Sales Offices

## Western Area:

Santa Clara, CA 408/970-8585
Invine, CA
714/250-0455
Woodland Hills, CA
818/887-1010
Seattle, WA
206/632-0245
Longmont, CO 303/449-9000
Scottsdale, AZ 602/998-1580
Tigard, OR
503/620-5517
Eastern Area:
Burlington, MA 617/273-3310
Mariton, NJ 609/596-9200 Huntsville, AL 205/830-9036
Liverpool, NY
315/457-2160
Poughkeepsie, NY 914/454-8813
Dublin, OH 614/761-0676

Greensboro, NC 919/292-8396
Norcross, GA 404/447-8386
Central Area:
Carrollton, TX 214/466-8844
Bloomington, MN 612/831-2322
Schaumburg. IL 312/397-6550
Austin. TX 512/451-4061

## Canada:

Montreal, Quebec 514/288-4148 Brampton, Ontario 416/454-5252

## Semiconductor

Distributors
Add Electronics
Advent Electronics
All American Semiconductor Almac Electronics Corp. Almo Electronics, Inc
Dixie Electronics
Future Electronics
Greene-Shaw
Greene-Shaw
Hammond Electronic
Hammond Electronics
Integrated Electronics
Corp.
TAL Sales
Kierulff Electronics
Lionex Corp.
Marshall Industries
Nu-Horizons Electronics
Pioneer Technologies Group
Pioneer-Standard
Quality Components (Q.C.-SW)

Quality Components (Q.C.-SE)
R.A.E. Industrial

Schweber Electronics
Solid State, Inc.
Zentronics
Zeus Components, Inc.



Stag's ZL30A offers total PLD programming support
Stag Microsystem's model ZL30A is the first dedicated Logic Programmer of its kind that not only supports programming of PLDS, EPLDs, and GALs*, in a variety of $20,24,28$ and 40 pin DIP, but also supports programming of the latest surface mounted PLCC/LCC devices.

Stag's ZL30A contains features that have made it the industry standard in both engineering and production environments. Salient among these are - Powerful easy-to-use editing capability - Super fast programming speed - Stand alone or remote control operation - Comprehensive device library - Handler interface capability to support DIP or PLCC/LCC devices I/O formats include JEDEC, Signetics and X-Plot © Compatible with CUPL* software compiler RS232C, IEEE-488 and handler control interface ports standard Expansion modules accommodate 40 pin DIP and a range of surface mounted devices - Stringent in-program checks including continuity and connect tests are automatically performed to guarantee error free stand alone or handler operation Supports Test Vectors

- Turn-Key handler interface kits Worldwide sales and service support


## Headquarters/

Western Regional Office
Stag Microsystems, Inc.
1600 Wyatt Drive
Santa Clara, CA 95054
Tel: (800) 227-8836
Tel: (408) 988-1118
Eastern Regional Office 3 Northern Blyd Ste B1 Amherst, NH 03031
Tel: (800) 222-STAG Tel: (603) 673-4380.

# NEWS BREAKS 

## DATA-SEPARATOR IC OPERATES AT 33M-BPS TRANSFER RATE

Adaptec Inc (Milpitas, CA, (408) 432-8600) now offers a data-separator chip that operates at data rates as fast as 33 M bps. The AIC-6225 will be sold into controller applications for data-storage products. Controllers that use the chip will provide compatibility with all popular data-encoding schemes, such as MFM, 2,7 RLL, and 1,7 RLL. The chip can also be used in certain instrumentation applications. It ranges in price from $\$ 11(1000)$ for a 10 M -bps version to $\$ 28$ (1000) for the 33 M -bps part. The company plans to begin volume shipments in the 3rd qtr.-Maury Wright

## HIGH-RESOLUTION GRAPHICS SYSTEM SUPPORTS 3Z BITS /PIXEL

The Pixel Machine, a graphics accelerator add-on box for high-end graphics workstations, will be shown by AT\&T (Holmdel, NJ) at Siggraph '87 (Anaheim, CA, July 27 to 31). It can operate at 820 M flops and transform 200,000 vectors $/ \mathrm{sec}$. Capable of $1024 \times 1024$-bit resolution with 32 -bit-deep pixels, the accelerator, when teamed with a Sun workstation, can support mechanical CAD/CAM, medical imaging, and animation, all in 3-D. The accelerator is based on AT\&eT's 32-bit floating-point DSP $\mu \mathrm{P}$, the DSP32. Its modular parallel design allows as many as $82 \mu$ Ps in a system. The cost will vary from $\$ 50,000$ to $\$ 100,000$, depending on the number of DSP $\mu$ Ps.-Margery S Conner

## SCSI PROTOCOL CHIP FEATURES ASYNCHRONOUS, SYNCHRONOUS MODES

Emulex Corp (Costa Mesa, CA, (714) 662-5600) and NCR Corp (Colorado Springs, CO, (800) 334-5454) have jointly announced availability of a SCSI protocol IC. The chip, the NCR 53C90 Enhanced SCSI Processor (ESP) and Emulex SCSI Processor (ESP), was developed by Emulex, will be manufactured by NCR, and will be sold by both companies. The IC operates in synchronous ( 4.8 M -byte/sec) and asynchronous ( 4 M byte $/ \mathrm{sec}$ ) modes. The ESP includes a pipelined command queue and processes combinations of SCSI bus phases under state machine control. The chip costs approximately $\$ 25$ (1000) from either company; you can buy samples now.-Maury Wright

## INEXPENSIVE TOUCH SCREEN FURNISHES TWO ACTIVE COMPONENTS

Shunning the typical LED-array approach to building optical touch screens, the engineers at Wells-Gardner Electronics (Chicago, IL, (312) 252-8220) built the Cyclops ES Series touch screen with one LED and one charge-coupled device (CCD) consisting of a linear array of photodiodes. The screen uses retroreflective material on two sides of the frame assembly to reflect light from the LED to the CCD element. The CCD measures the angle of reflected light, compares the angle to an average value, and generates an optical pattern in the unit's $\mu$ P. The unit determines X-Y positions via triangulation. A $4 \times 9$-in. flat-panel sceen costs $\$ 115(10,000)$.-J D Mosley

## X WINDOWS PORTED TO UNIX FOR 80386-BASED SYSTEMS

GSS*X/386 is a windowing, multitasking, and networking environment for 80386-based systems running Unix. GSS*X/386 is based on X Windows, a publicdomain windowing standard for Unix systems developed by MIT and supported by companies such as IBM, Hewlett-Packard, and Sun. The environment allows you to run software (including another operating system, such as MS-DOS) as a task under Unix. This capability lets your 80386-based system run Unix, a true 32-bit operating system, and still retain access to the huge existing base of MS-DOS software. A \$595 developer's kit will be available from the manufacturer, Graphic Software Systems (Beaverton, OR, (503) 641-2ん00), in the 4th qtr of 1987.-Margery S Conner

## LOW-COST MICROCODE DEVELOPMENT TOOL RUNS ON PCS

Coupled with the company's MetaStep microcode assembler, the MicroStep interface card from Step Engineering (Sunnyvale, CA, (408) 733-7837) transforms an IBM PC, PC/AT, or compatible computer into a microcode development system. Cables from the card plug into RAM, ROM, or PROM sockets in the target system, emulating the target's writable control store (WCS) memory. The product accommodates WCS memories to 4000 words of 128 bits and uses $25-\mathrm{nsec}$ RAMs for emulation memory. Step sells the MicroStep interface card and control software for $\$ 3695$ and the MetaStep assembler for $\$ 3000$. Currently, the company offers a package including the interface card and assembler for $\$ 6195$.-Steven $H$ Leibson

## PC-BOARD DESIGN SYSTEM SUPPORTS SMT AND HSPICE SIMULATION

By using the latest release of PCB WorkSystem from Tektronix (Santa Clara, CA, (408) $727-1234$ ), you can now design pe boards with SMDs on the top and bottom surfaces, and interstitial (blind and buried) vias for high component density. Color-coding and offset component alignment let you differentiate between the two surface layouts. The WorkSystem automatically routes as many as three traces per pad and provides userselectable routing strategies. You can also define router passes, mix SMDs with through-hole devices on the board, and specify separate clearances between vias, traces, and pins. The PCB WorkSystem includes an Apollo Domain DN3000 workstation, Tektronix's Designer's Database Schematic Capture, Merlyn-P PCB physical-layout software, and a TTL library for $\$ 49,900$. Or you can order the PCB WorkSystem software with a VAXstation II/GPX workstation for $\$ 100,000$. An optional HSPICE Simulation System for analog-design verification costs $\$ 18,000$.-J D Mosley

## THREE FAST, 16k-BIT STATIC RAMS DRAW LITTLE CURRENT

Featuring maximum standby currents of a measly $2 \mu \mathrm{~A}$, the three members of Vitelic's (San Jose, CA, (408) 433-6000) 16k-bit static-RAM family achieve access times as fast as 35 nsec . The V61Cl6, V61C67, and V61C68 have $16 \mathrm{k} \times 1$-, $4 \mathrm{k} \times 4$-, and $2 \mathrm{k} \times 8$-bit architectures and cost $\$ 3.71, \$ 3.24$, and $\$ 3.38$, respectively. (Prices are for $55-\mathrm{nsec}$ parts in plastic DIPs.) The company offers the RAMs in commercial ( 0 to $70^{\circ} \mathrm{C}$ ), industrial ( -40 to $+85^{\circ} \mathrm{C}$ ), and extended $\left(-55\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ grades. - Steven H Leibson

## CACHING CONTROLLERS IMPROVE IBM PC/AT DISK PERFORMANCE

The PM301l/50 and PM3011/70 IBM PC/AT-compatible caching disk controllers handle ST-506/412 and ESDI (Enhanced Small Device Interface) Winchesters, respectively. Distributed Processing Technology (Maitland, FL, (305) 830-5522) offers the boards with 512 k bytes of onboard RAM; you can expand the cache in 3 M - or 6 M -byte increments to 16 M bytes. On cache hits, the controllers feature access times of 0.5 msec with no rotational latency. The basic boards cost $\$ 600$ (1000).-Maury Wright

## LOW-COST STD BUS $\mu$ P BOARD RETAINS PC-DOS COMPATIBILITY

If you can fit your STD Bus MS-DOS application programs into 62k bytes of user memory, you may be able to save on the price of a $\mu \mathrm{P}$ board. The STD Mini-DOS $\mu \mathrm{P}$ board from Ziatech (San Luis Obispo, CA, (805) 541-0488) trades this reduced memory for a lower price (well under $\$ 500$ in OEM quantities). In addition to Ziatech's STD DOS and BIOS, the board contains a 5 - or $8-\mathrm{MHz} 8088$, a 128 k -byte PROM disk, two 8 -bit parallel I/O ports, a serial port, a battery-backed configuration file and real-time clock, an 8256 MUART, and provision for an 8087 math coprocessor.-Margery S Conner

## Faster! <br> CMOS at speed.

## A few more fast, fast reasons to call for our new databook:

₹ 1. New 64K SRAM. 25 ns . Seven configura- tions-including bit-wide, nibble-wide, bytewide, separate I/O, and all with low, low, power. As low as 50 mA active at 45 ns .

2. New 128K Reprogrammable PROM. 45 ns 100 mA active, 30 mA standby.
3. New $64 \times 9$ and $64 \times 8$ FIFOs. 35 MHz . Virtually no bubble through. Cascadeable.
4. Fastest 22 V10 Reprogrammable PLD. 25 ns . 55 mA . And we have the board to turn your PC into a PLD/PROM programmer, too!
5. High speed CMOS SRAM.
6. High speed CMOS PROM.
7. High speed CMOS PLD.
8. High speed CMOS LOGIC.
9. Fabricated and assembled in our DESC-certified U.S.A. facilities.

This databook, packed with high speed, low power parts, is yours for a phone call.
DATABOOK HOTLINE:
1-800-952-6300, Ask for Dept. CD2
1-800-423-4440 (In CA), Ask for Dept. CD2
(32) 2-672-2220 (In Europe)
(416) 475-3922 (In Canada)

## NEWS BREAKS: international

## OPTICAL-FIBER GATEWAY LINKS ISOLATED FTHERNET LANS

The Intracomm-7 communications gateway links geographically isolated Ethernet LANs together, via an optical-fiber wide-area network, so that the Ethernet LANs appear to operate as a single unified network. Manufactured by Logic Replacement Technology Ltd (Reading, UK, TLX 847395), the gateway is protocol independent, requiring only that the connected LANs conform to IEEE-802.3 specifications.

The bidirectional link operates at speeds as high as 2 M bps, and the gateway can buffer as many as 128 Ethernet packets. Access security facilities are provided, and at one end of the link, you can connect a terminal to analyze network performance or to perform network management tasks. Priced at approximately £9000, the gateway includes Ethernet interfaces for both ends of the link and the optical-fiber modems.

- Peter Harold


## ADD-IN FOR IBM PC/XT AND PC/AT ASSISTS DSP DEVELOPMENT

Equipped with four A100 DSP chips and a T212 16-bit Transputer, the B009 DSP evaluation board from Inmos Ltd (Bristol, UK, TLX 444723; in the US, (303) 630-4000) can perform 128-tap FIR (finite impulse response) filtering, using 16-bit data and coefficients, at a throughput rate of 2.5 M samples $/ \mathrm{sec}$ ( 10 M samples $/ \mathrm{sec}$ with 4 -bit coefficients). You can cascade the boards to create more complex DSP systems. The D703 software package provides a library of common DSP algorithms and allows you to model your DSP system before committing it to hardware. An optional piggyback module for the evaluation board, with a T414 32-bit transputer and 1 M byte of RAM, provides a host processor capable of supporting the company's Occam transputer development environment. A complete system supplied with both transputers and DSP and transputer development software sells for $\$ 7500$.-Peter Harold

## SINGLE IC PROVIDES CLOSED-LOOP MOTOR SPEED CONTROL

The ZN410 universal motor speed controller IC from Ferranti Electronics Ltd (Oldham, UK, TLX 668038; in the US, (516) 543-0200) provides all the functions required for closed-loop phase control of ac motors. The IC has a tachometer input suitable for the direct connection of a magnetic coil speed sensor, and the chip produces negative firing pulses for a triac. Features include optional current limit or current trip, soft-start circuitry, and an on-chip shunt regulator, which allows you to power the IC from the line supply. The chip costs $£ 0.81$ (1000).-Peter Harold

## CHARACTER RECOGNITION SOFTWARE DESIGNED FOR PCS

Ricoh Co has developed a character recognition program that allows a pesonal comptuer to function as an optical character reader with an accuracy of $99 \%$ for both handwritten and printed letters. The program, which was developed for Nippon Electric's PC-9801 and IBM's PC/AT, is designed to be used with an image scanner. The software sells for $¥ 200,000$ ( $\$ 1429$ ), and the scanner costs $\$ 2129$. The system lets personal computers read alphanumeric characters and codes at 20 characters/sec for printed letters and 7 characters/sec for handwritten letters.-Joan Morrow


## Cherry VoiceScribe"-1000 Speech Recognition System

Input data, control machines, enter orders, record quality data, monitor production line flows, take inventory and enter commands......hands free! 1000 word vocabulary with $99.3 \%$ accuracy. List price only $\$ 1195^{*}$.
Speak up: Send for complete information.
*Price includes complete manual of operating instructions, tutorials, application tools, floppy disk package, microphone/ headset, software overlays for most popular programs, circuit card fits PC adapter.
TM Registered trademark of Dragon Systems, Inc


CHERRY ELECTRICAL PRODUCTS 3600 Sunset Avenue, Waukegan, IL 60087 •(312) 360-3500
Switches • Automotive Devices • Electronic Components • Displays • Printed Circuit Boards • ICs • Keyboards


## one-piece design defies rough handling

## Check these features:

$\checkmark$ Each unit undergoes high-impact shock test
$\checkmark$ Available from 1 to 40 dB
$\checkmark$ DC to 1500 MHz
$\checkmark$ Unexcelled temperature stability, $.002 \mathrm{~dB} /{ }^{\circ} \mathrm{C}$
$\checkmark 2 \mathrm{~W}$ max. input power (SMA is 0.5 W )
$\checkmark$ BNC, SMA, N and TNC models
$\checkmark$ Immediate delivery, 1-yr. guarantee
NEW!
Precision 50-ohm terminations ... only $\$ 6.95$ (1-24)
DC to $2 \mathrm{GHz}, 0.25 \mathrm{~W}$ power rating, VSWR less than 1.1
BNC (model BTRM-50), TNC (model TTRM-50)
SMA (model STRM-50), N (model NTRM-50)

| Freq. <br> (MHz) | Atten. Tol. <br> (Typ.) | Atten. Change, (Typ.) <br> over Freq. Range | VSWR (Max.) |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | DC-1000 | $1000-1500$ | DC-1000 MHz | $1000-1500 \mathrm{MHz}$ |
| DC-1500 MHz | $\pm 0.3$ | 0.6 | 0.8 | 1.3 | 1.5 |

*DC -1000 MHz (all 75 ohm or 30 dB models) $\quad \mathrm{DC}-500 \mathrm{MHz}$ (all 40 dB models)

## MODEL AVAILABILITY

Model no. $=$ a series suffix and dash number of attenuation.
Example: CAT- 3 is CAT series, 3 dB attenuation.
denotes 75 ohms; add -75 to model no.

- denotes 50 ohms

| ATTEN | SAT (SMA) | CAT (BNC) | NAT (N) | TAT (TNC) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | - | - | - | - |
| 2 | - | - | - | - |
| 3 | - | - | - | - |
| 4 | - | - | - | - |
| 5 | - | - | - | - |
| 6 | - | - | - | - |
| 7 | - | - | - | - |
| 8 | - | - | - | - |
| 9 | - | - | - | - |
| 10 | - | - | - | - |
| 12 | - | - | - | - |
| 15 | - | - - | - | - |
| 20 | - | - $\square^{-1}$ | - | - |
| 30 | - | - | - | - |
| 40 | - | - | - | - |

PRICING (1-49 qty.): CAT (BNC). $\$ 11.95$, SAT (SMA). $\$ 14.95$ TAT (TNC). . $\$ 12.95$, NAT (N). $\$ 15.95$

## RFswitches

## 10 to 2500 MHz from $\$ 19^{95}$ PSW 1211 ( 500 qty.)

Now, for your wideband systems design, under -\$20.00 SPST and SPDT pin diode switches that operate over the 10 to 2500 MHz range with less than 1 dB (typ.) insertion loss at $1000 \mathrm{MHz}, 1.5 \mathrm{~dB}$ at 2500 MHz .
No waiting, immediate delivery . . . with one year guarantee
Call or write for our catalog or see our catalog in the
Gold Book, EBG, EEM or Microwaves Product Data Directory.

## SPECIFICATIONS for

## PSW 1111 (SPST) and PSW 1211 (SPDT)

ZMSW 1111 and ZMSW 1211
FREQUENCY RANGE
$10-2500 \mathrm{MHz}$
INSERTION LOSS
$10-2000 \mathrm{MHz}$
$2000-2500 \mathrm{MHz}$
ISOLATION

$$
10-500 \mathrm{MHz}
$$

$500-1000 \mathrm{MHz}$
$1000-2000 \mathrm{MHz}$ $2000-2500 \mathrm{MHz}$
SWR
SWITCHING SPEED
MAXIMUM RF INPUT
CONTROL
OPERATING TEMPERATURE
STORAGE TEMPERATURE

## 1.7 dB max.

2.7 dB max.

40 dB min.
30 dB min .
25 dB min.
20 dB min.
1.5 max. ("on" state)
$1 \mu \mathrm{sec}$. (max.)
$+20 \mathrm{dBm}$
+5 V ( 5 mA max. )
$-54^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
$-54^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$

PRICE (6-24)
PSW 1111 \$29.95
PSW 1211 \$29.95
(1-4)
ZMSW 1111 \$59.95
ZMSW $1211 \quad \$ 59.95$

finding new ways
setting higher standards

# ONE PROTOTYPE THREE PROI FIVE PROTOTYPI SEVEN PROT 



## Teradyne's new CAE tools help you get to market faster by

Designing VLSI circuit boards that work the first time isn't child's play. You can't do it without fast, accurate feedback on design and test quality.

Now count on Teradyne to help. With our new family of CAE products, you'll uncover flaws before they're cast in hardware. So you'll be able to jump from initial design directly to final prototype. And from design to manufacturing test.
Start with a firm design foundation.
The process starts with DATAView our new design entry system. Running it on a standard AT-class PC, you can control the whole design process right at your desk. From schematic entry and waveform analysis on the PC to simulation and fault simulation on more powerful networked computers. All with the same mouse-and-menus, multiple-window interface.

You move from schematic capture to simulation effortlessly. DATAView's links with our LASAR Version 6 simulation system save hours of model compilation time.

Incremental compiling lets you revise a design and resimulate in minutes.
Make your design work together before it comes together.

LASAR Version 6 is the only sure way to avoid multiple trips to artwork as well as costly rework steps in manu-


Teradyne networks advanced CAE tools for convenience and performance.

## IXOPROOTOTYPE, <br> JITPE FOUR <br> SIXPROIOITPE, TYPE,MORE.



## giving you a working prototype the first time.

for analyzing PC board designs prior to prototyping. For instance, LASAR takes full device timing specifications into account for true worst-case timing analysis. And it eliminates shared timing ambiguity in reconverging signals. Both of which mean LASAR finds real design errors reliably.

Finally, you can use LASAR fault simulation. It will uncover testability problems and untested circuit functions before it's too late.
Simulation without trial and tribulation.
LASAR also takes care of the board modeling problem. It includes models of over 4000 devices. And the most popular gate array libraries.

For new VLSI parts, our DATASource hardware modeling system uses actual devices instead of software models. A single system supports multiple users and concurrent fault simulation. With extraordinarily fast response.

LASAR and DATASource work with any VAX. For
simulations up to 25 times faster, you can use our new parallel/multiprocessing host, DATAServer. It will give you quick results, with full LASAR precision.
Teradyne makes it easy.
If you want to avoid multiple prototypes and get to market faster with better products, Teradyne's new CAE system is the way. Why not call Daryl Layzer at (617) 482-2700, ext. 2808 for more information. Or write Teradyne, 321 Harrison Avenue, Boston, MA 02118.
VAX is a trademark of Digital Equipment Corp.
AT is a trademark of International Business Machines Corp.

We measure quality.

For OEMs who know that time is critical.


As technology and our expectations of it evolve,
the notion of time has changed. During the
industrial revolution, time was measured in days
or weeks. As a result of today's information revo-
lution, time-critical applications are those that
require response time in milliseconds or
microseconds.


## Time.

For the reseller, performance is a matter of time. Time to market. Response time.
Uptime.
MASSCOMP's OEM, VAR, and systems integrator customers have made us the choice for time-critical applications worldwide. They've put our computers at the heart of some of the most advanced systems for design automation, simulation, imaging, CIM, C3I, and real-time AI.

From board sets to complete multiprocessorbased systems, from 2 to 15 MIPS, our family of compatible computers share an open architecture and the first real-time implementation of the UNIX ${ }^{\circledR}$ operating system.

A wide range of graphics options and hardware accelerators allow our resellers to configure systems for a variety of applications.

Call the MASSCOMP OEM Products Group and ask about our Growth Partnership Program - products and services designed for the reseller.

## 1-800-451-1824

MASSCOMP is a trademark of Massachusetts Computer Company. UNIX is a registered trademark of AT\&T Bell Laboratories
$[I I]_{\text {masscomp }}$
One Technology Park. Westford, Massachusetts 01886

## Control by



Bring intelligence to your VMEbus system with FORCE's new dual ported controllers.

| Specification |  | serial | disk | graphics |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ISIO-1/2 | ISCSI-1 | AG |
|  | Processor | 68010/10 MHz | $68010 / 10 \mathrm{MHz}$ | $63484 / 8 \mathrm{MHz}$ |
|  | Dual ported memory | $128 / 512 \mathrm{~K}$ <br> no wait state | $128 / 512 \mathrm{~K}$ <br> no wait state | 2 MB <br> no wait state |
|  | Interface | 8xRS232/RS422 | SCSI/SA 460 | RS434 (RGB) |
|  | Speed | RS232 : 38400 baud RS422 : 2 M baud | 1.5 Mbit/sec | 64 MHz pixel frequency $1600 \times 1280$ pixels |
|  | Driversupport | PDOS*, UNIX*V | PDOS*, UNIX*V | PDOS*, UNIX*V |
|  | Unique SW packages | firmware based on real time kernel | hashing and caching firmware | GKS 2.0b |
|  | Availability | now | now | now |

Whatever your VME need - CPUs, memories, controllers, software - FORCE has it. Each product comes with a 500 + page user's manual and with FORCE's proven quality and reliability.

## intelligence



Take full advantage of these controllers with the use of one FORCE's 16 bit (up to 16 MHz ) or 32 bit (up to 25 MHz ) no wait state CPU boards.
FORCE's intelligent controllers provide higher system performance via off loading the main CPU from I/O housekeeping, lower bus traffic by only passing macro commands and simplifying software interface with standard drivers.
As the largest independent VMEbus supplier in the world FORCE gives you choices and tools including development systems, comprehensive design literature, 50 hardware products, 20 software products, in-plant seminars and prompt support. Industry leading quality levels are assured through functional and incircuit testing and a 48 hour operating burn-in on all products.

## Free! Call 1-800-BEST VME


(or 1-800 237-8862 in California) for our new 380 page VME data book and for rapid applications support.
*PDOS is a trademark of Eyring Research Institute, Inc UNIX is a trademark of AT\&T Bell Laboratories

Processor Boards

Controller Boards

Memory Boards

I/O Boards

## SIGNALS \& NOISE

## Learning Japanese promotes understanding

In the Professional Issues column in EDN's March 4 issue (pg 227), Pat Hill Hubbard brings out an important point regarding communication in a native language. Although it may be said that engineering is based on a "universal" mathematical language, the interaction and development of those who actually do the engineering is influenced by their environment. The flow of information about that environment is a function of communicative impedance, if you will. In other words, you can't assimilate what you don't understand.
The Japanese, through their study of English, are better able to understand American concepts, which are communicated within the context of our culture. The effort the Japanese are making has provided a smoother flow in their


## direction.

For us, comprehension of Japanese designs and systems is a good start, but it may be even more important to appreciate the engineer-
ing/business approaches and philosophies that have yielded the successes of the Japanese. I feel that truly learning the Japanese language, which of necessity means learning the culture as well, would greatly facilitate that appreciation.
As both a working engineer and a graduate student, I find that free time is often at a premium. However, the sacrifice I (and hopefully other Americans) now make in taking a Japanese class will prevent that premium from increasing in the future.
Douglas J Hillman
Moog Inc
East Aurora, NY

## A different opinion on switching losses

Charles H Small's article "Magnetic materials provide the final piece to the high-frequency switching-sup-

Text continued on pg 38

# Where to find almost any test environmentonEarth. Plus a few that aren't. 

Lockheed's Environmental Test Laboratory provides complete environmental, electromagnetic interference/compatibility and stress screening services on a 24 -hour-per-day basis. All at one location.

We have 26 years' experience testing all types of equipment under carefully controlled laboratory conditions. Whether your specifica-
tions are military or commercial, we're fully equipped to handle your climatic/atmospheric simulation, structural, enclosure or noise testing, and much more.

Call Jack Glavine at (201) 757-1600 Extension 2267 or 2227 with your equipment test specifications. However impossible they may seem.

## FORCEFUL.



## NDPA Sprague has led the way in power interface since 1970. After originating its line of Power ICs, Sprague has increased emphasis on circuits for stepper, servo, and brushless d-c motors. Output drive capabilities have been extended to $\pm 4 \mathrm{~A}$ per channel and to sustaining voltages exceeding 60 V . Motor driver types B $\begin{aligned} & \text { include half-bridge, full-bridge, dual full-bridge, three- } \\ & \text { phase, translator/driver, and power driver sink or source } \\ & \text { arrays. All devices include diode transient protection }\end{aligned}$ Many feature current limiting (PWM), thermal shutdown, over-voltage and/or short-circuit protection. Sprague Electric Company, a Penn Central unit, World Hdqtrs., Lexington, MA. For Brochure WR-202, write to Technical Literature Service, Sprague Electric Company, P.O. Box 9102, Mansfield, MA 02048-9102. For applications assistance, call 800/247-2077 (in Mass., 800/247-2076). <br> SPRRGUE

# TEKS NEW EASY-TO-EXPERT LOGIC ANAIYZER \$3995. 

Introducing the Tek 1220 and 1225: the two newest members of the Tek 1200 Series of logic analyzers. Nothing else in their price range delivers so much and makes it all so easy to use. Consider

## 1 Powerful state, timing and disassembly analysis.

 The 1220 and 1225 provide 32 or 48 data channels, respectively, in groups of 16-channels, with channel groups clocked independently or linked together so you cansample
data from as many as three circuit sections at once.

Tek currently provides support for the most popular microprocessors, with additional 8- and 16-bit personality modules to be
introduced continually.
A total of four 2K L nonvolatile memories support each channel.
Acquire data in one memory and compare it to data in any of the three other memories.

Clock/calendar plus storage for up to eight test setups are also in battery-backed memory. Date and time of storage are included with each data memory, so it's easy to find and interpret results.



Left Set reference cursors on the timing diagram to measure pulse width or the time between pulse edges. Above State tables are displayable in binary or hex formats.

## 3

Triggering can be as simple or sophisticated as you choose. Specify up to 24 trigger conditions. Conditionally branch with up to 12 levels of IF... THEN ...ELSE statements. Crosstrigger between channel groups. Do state and timing analysis simultaneously.

Capabilities like these make the 1220/1225 more than hardware analyzers. They are capable tools for both software debugging and system integration.
4 Pop-up easy to use. Logically arranged. And respond instantly on command.
Push one button for onscreen notes appropriate to the current display.

Use the optional interfaces to control the instruments via computer and attach inexpensive dot matrix printers for immediate documentation.


Above Pop-up menus, such as this main menu, are easy to understand and logically arranged

## 5 This is affordable logic analysis in a

 league by itself. Users can evolve from one unit to another, through the entire 1200 Series, with a minimum of readjustment. You can be confident that Tek quality is built in, and that documentation and service will be there when required.Call 1-800-245-2036 (in Oregon, 231-1220) for more information or for the name of your nearest Tek sales engineer. Learn why these are the first lowcost logic analyzers that don't act like it.

## SIGNALS \& NOISE

ply puzzle" (EDN, March 4, pg 79) was informative, but I'd like to point out that the limiting factor in highfrequency power-supply designs is the losses generated in the semiconductor switches-transistors and di-odes-and not necessarily in the magnetic components. By "high-frequency designs," I mean designs in which the converters operate at 500
kHz and above. The high-speed transistors, control chips, and nonmagnetic passive components can't easily handle these high frequencies.

Resonant-converter topologies employing zero-voltage or currentswitching techniques are being used that do reduce switching losses in the semiconductors. These tech-
niques are enabling power converters to operate at higher switching frequencies. The question of whether it's the semiconductor or the magnetic losses that are predominant in a particular power-supply design is really a matter of that design's topology.
Donelson C Lawry
Alexandria, VA

## Degussa

## Higher Reliability-Denser Circuits-Reduced Size \& Weight

- Advanced Thick Film Technology
- Surface Mount Technology
- Automated Hybrid Assembly
- CAD Hybrid Design
- Electrical Test Design
- Environmental Testing
- Military/Hi-Rel Screening
$\star$ Top Quality
$\star$ Fast Turnaround
$\star$ Competitive Pricing


## Degussa

Degussa Electronics, Inc. Hybrid Division 2155 N. Forbes Blvd. Tucson, AZ 85745 (602) 629-0005

## Macros improve PLD design

I'd like to comment on Charles H Small's observations in his Special Report on programmable-logic devices (EDN, February 5, pg 112) about the use of Altera's macros for improved PLD design productivity. I am concerned that the tone of his statements (on pgs 120 and 122) will raise concerns in potential customers regarding the integrity of the product.
I agree that when an engineer is designing at the basic program-ming-element, or fuse-map, level, extracting the maximum performance from a PLD does require intimate knowledge of the device itself. That is exactly why we offer the tools Mr Small described. We do that part of the work now. By using these predesigned, high-level functions, the engineer does not have to involve himself at the detailed device level. His efforts can be focused, more usefully, on solving his unique system-design problems.
David A Laws
Altera Corp
Santa Clara, CA
(Ed Note: It was not the purpose of the article to impugn the integrity of Altera's tools; instead, we think that TTL-to-PLD compilers are interim tools that engineers will use until they become more familiar with PLD design. The history of technology shows many instances in which older design techniques are temporarily adapted to a new technology. For example, when transistors first appeared, many technical articles

## The day Motorolalowers its VME Board prices, pigs will fly.



## Oink.

How our boards earned their wings.
Motorola VME board quality has always come at a price. And quite frankly, we never thought we'd see the day when that would change.

But change it has. Market forces have driven down the price we once had to pay for components, while increased demand has led us to invest in more efficient, high-volume manufacturing lines and other process improvements.

## Up to 67\% savings-no hogwash.

Were now able to offer a general price reduction on many of our existing VME board products-and lower prices on new offerings.

Currently, we're passing along savings that are averaging $\$ 700.00$-or up to $67 \%$-per board.

## To market, to market.

Our MVME105 family offers four versions of single-board computers starting at under $\$ 1,000$. With their unique I/O interface options, each version can be readily tailored for a particular market. They're ideal for applications such as embedded controllers and small real-time systems. Through their common architecture, the 105 family members let you easily port application software from one board to another, as your needs change. And you can quickly swap boards on site for convenient servicing.

## Now you can afford to go the whole hog with 32-bit power:

Our new MVME133A and MVME134 microcomputers offer 32 -bit power at unbeatable prices. These highly integrated boards feature the MC68020 -running at either 16 or 20 MHz . The 133A includes a $20-\mathrm{MHz}$ floating point math coprocessor. The 134 includes a paged memory management unit and 4 megabytes of dynamic RAM, making it a suitable

engine to drive SYSTEM V/68 ${ }^{\text {"' }}$ - our AT\&T validated version of UNIX ${ }^{\text {'" }}$ System V Release 3.

## With Motorola support, you're not buying a pig in a poke.

At these prices, you might expect to give up some vendor support. Not with Motorola. You still have access to all the software and support tools you need for fast application development. That includes operating systems such as SYSTEM V/68 and our VERSAdos ${ }^{\text {m }}$ real-time executive as well as de-bugging firmware with on-board diagnostics and other utility routines. Or, you can use third-party software such as MTOS, ${ }^{\text {™ }}$ OS-9, ${ }^{\text {m'm }}$ pSOS, ${ }^{\text {TM }}$ RTUX ${ }^{\text {™ }}$ and VRTX.

## We want to help you get off to a flying start.

You can count on Motorola for in-depth technical support. We have more experience in building reliable, high-performance VME system components than any other vendor. Plus a specialized systems and support staff available to you at over 100 field office locations world-wide.

To get your next project off the ground at an affordable price, call us today-toll free:

## 1-800-556-1234, Ext. 230

In California, 1-800-441-2345, Ext. 230
Motorola Microcomputer Division, 2900 South Diablo Way, Tempe, AZ 85282.

Compare these VME board values:

| Model | Description | Price* |
| :---: | :---: | :---: |
| MVME105 | VMEbus SBC; $10-\mathrm{MHz}$ MC 68010 CPU ; 512 Kb shared DRAM; up to 256 Kb EPROM; RS-232-C and RS-485 serial ports; 8 -bit parallel port; four 24 -bit timers; system controller | \$995 |
| MVME104 | Same as MVME105, but with I/O channel interface | \$1,295 |
| MVME106 | Same as MVME105, but with $51 / 4$-in. floppy interface | \$1,295 |
| MVME107 | Same as MVME105, but with SCSI bus interface | \$1,295 |
| MVME133A | VMEbus SBC; $20-\mathrm{MHz}$ MC68020 CPU; 20-MHz MC68881 FPU; 1 Mb shared DRAM; up to 512 Kb EPROM; RS-232-C serial port; RS-485/RS-422 serial port; three 8 -bit timers; real-time clock; system controller | \$3,585 |
| MVME134 | Same as MVME133A, but with 16-MHz MC68020 CPU and MC68851 PMMU (instead of MC68881 FPU), plus 4 Mb of shared DRAM | \$2,995 |
|  | *Call for OEM discount schedule on volume orders. |  |
| SYSTEM V/68 and VERSAdos are trademarks of Motorola, Inc. UNIX is a registered trademark of AT\&T. MTOS is a trademark of Industrial Programming, Inc. OS-9 is a trademark of Microwave Systems Corporation. PDOS is a trademark of Eyring Research Institute, Inc. pSOS is a trademark of Sottware Components Group. RTUX is a trademark of Emerge Systems. VRTX is a registered trademark of Hunter \& Ready, Inc. |  |  |



Our rugged terminations also resist leaching in wave reflow and vapor phase soldering systems. So solderability beats mil specs, even after 16 hours of steam aging.

And, because the electrode is a non-noble lead alloy, we eliminate silver migration and resist lowvoltage failure.

## Chip resistors, too

Come to Corning for reliable resistor chips, too. Our thick-film chip resistors are glass-passivated for electrical stability.

Don't let surface-mount headaches add stress to your life. For full information, circle the reader service number. Or take two aspirin and call us in the morning.

## ACE process reduces internal stress

Our ceramic chips are made by the Advanced Corning Electrode (ACE) process. We inject a lead-alloy electrode into a strong ceramic body. Result: far less internal stress and virtually no delamination or cracking.
Corning's patented double barrier-layer terminations also prevent cracking. A compliant leadalloy layer in the termination helps relieve stresses created by thermal expansion mismatch. And that means no cracking.

For capacitor chips, call: (919) 878-6234. For resistor chips, call: (814) 362-5700.
were printed that described how to design with transistors as if they were triode vacuum tubes having peculiar biasing requirements. Although we at EDN can't predict exactly what the future will look like, we're fairly sure it won't look exactly like the past.-Charles H Small)

## Credit where <br> credit is due

The article "Hardware methods improve 1-chip A/D converters" (EDN, February 5, pg 139) refers frequently to the Gatti sliding-scale technique. This technique was presented by C Cottini, E Gatti, and V Svelto in Nuclear Instruments and Methods, Volume 24 (1963), pg 241.

## Misnomer

Please note that the correct name of the GaAs logic IC family discussed in the New Products section of EDN's March 4 issue ( pg 197) is NEC UPG700. The products are manufactured by NEC and sold in the US by California Eastern Laboratories (Santa Clara, CA).

## YOUR TURN

EDN's Signals and Noise column provides a forum for readers to express their opinions on issues raised in the magazine's articles or on any topic that affects the engineering industry. Send your letters to the Signals and Noise Editor, 275 Washington St, Newton, MA 02158. We welcome all comments, pro or con. All letters must be signed, but we will withhold your name upon request. We reserve the right to edit letters for space and clarity.


When you need controlled output soldering for sensitive components, you don't need uncontrolled temperature fluctuations at the work station. In the Weller EC Series, the tip temperature is maintained throughout the range of $350^{\circ} \mathrm{F}-850^{\circ} \mathrm{F}$ to within $10^{\circ} \mathrm{F}$. In addition, an electronic system utilizes thyristor power control with zero voltage thyristor drive. This ensures that no high voltage spikes or magnetic fields will be present on the soldering tip.

These technologically advanced stations are capable of handling all the delicate soldering operations necessary, in even the most sophisticated applications. They offer the ultimate in soldering flexibility with a choice of controls and readouts to suit your needs precisely.

Check with your Electronics Distributor.

## Weller EC series

## oopertoos

# WEPUT AGREAT INTERFACE 



As an intelligent interface for small computers, SCSI has become a great standard, supporting multiple peripherals on a single cable.

Seagate supports that standard with the widest variety of SCSI hard disc drives available: $31 / 2^{\prime \prime}$ and 51/4". Half-heights and full-heights. With capacities from 20 to 160 MB .

Seagate's SCSI drives have built-in features that give your products these advantages:

- Superior performance through higher transfer rates.
- Greater system throughput with overlapped operations, low command overhead and defect management that is automatic and transparent.
- Improved data integrity with enhanced recovery techniques.



## WHERE IT DOES THE MOST GOOD.

- Superior reliability due to fewer cables, connectors and components.
- Increased flexibility with a choice of command sets: common (CCS) or customer-defined.
- Direct hardware connections to computers with built-in SCSI ports.
- Simple PC installation with our ST01 host adaptor.

Customers have come to expect this attention to performance, quality and reliability from Seagate. That's why they've bought more than 6 million of our hard disc drives.

If you want to put great drives with a great interface in your system, call us. 800-468-DISC. In California, 800-468-DISK. Or write: Seagate Technology, 920 Disc Drive, Scotts Valley, CA 95066.


## Find the small change:

| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| :--- | :--- | :--- | :--- | :--- |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19639 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |

The 197 Microvolt DMM detects the small change-one part in 220,000-for small change: $\$ 595$. And you can automate with its IEEE-488 option. Find out how to get a big change in your measurement capabilities. Call (216) 248-0400. Or write:

Product Information Center: Keithley Instruments, Inc. 28775 Aurora Road Cleveland, Ohio 44139


CIRCLE NO 23

## The Friendly E/EPROM PROGRAMMER

Two premium quality E/EPROM programmers designed to be equally productive in the development lab, during equipment start-up, and in field service


TELEPram is known throughout the field service industry for its convenient built-in modem and battery power in a rugged textbook size package.
$\$ 1195.00$ (includes modem)


- Stand-alone or RS232 Remote Control
- Stand-alone Editing
- Put/Fetch Address Offsets
- User Selective Data Block Size $\qquad$
-- User Friendly, Menu Driven 6 Popular Data Formats
global technology international, inc.
917-134th Street S.W. Everett, Washington 98204
(206) 742-9111

Dealer Inquily Invited

## CALENDAR

Design to Test (short course), Milwaukee, WI. Center for Continuing Engineering Education, University of Wisconsin-Milwaukee, 929 N Sixth St, Milwaukee, WI 53203. (414) 227-3125. July 7 to 9 .

Directions and Implications of Advanced Computing, Seattle, WA. Computer Professionals for Social Responsibility, Box 85481, Seattle, WA 98105. Jonathan Jacky (206) 548-4117, or Doug Schuler (206) 7830145. July 12.

PC-Based Tools for Software Analysis and Design, Boston, MA. Integrated Computer Systems, Box 3614, Culver City, CA 90231. (800) 421-8166; in CA, (213) 417-8888. July 14 to 17.

PC-Based Tools for Software Analysis and Design, Washington, DC. Integrated Computer Systems, Box 3614, Culver City, CA 90231. (800) 421-8166; in CA, (213) 4178888. July 21 to 24.

Siggraph (Conference on Computer Graphics and Interactive Techniques), Anaheim, CA. Smith Bucklin and Associates, 111 E Wacker Dr, Suite 600, Chicago, IL 60601. (312) 644-6610. July 27 to 31 .

SIMS '87 (Symposium for Innovation in Measurement Science), Geneva, NY. Instrument Society of America, 67 Alexander Dr, Research Triangle Park, NC 27709. (919) 549-8411. August 2 to 7.

Effective Skills for Technical Managers (short course), San Francisco, CA. Integrated Computer Systems, Box 3614, Culver City, CA 90231. (800) 421-8166; in CA, (213) 417-8888. August 4 to 7.

PC-Based Tools for Software Analysis and Design, San Diego, CA. Integrated Computer Systems, Box 3614, Culver City, CA 90231. (800) 421-8166; in CA, (213) 4178888. August 4 to 7.

Spectrum Software's MICRO-CAP II ${ }^{\circledR}$ is fast, powerful, and feature rich. This fully interactive, advanced electronic circuit analysis program helps engineers speed through analog problems right at their own PCs.
MICRO-CAP II, which is based on our original MICRO-CAP software, is a field-proven, second-generation program. But it's dramatically improved.


Schematic Editor
MICRO-CAP II has faster analysis routines. Better resolution and color. Larger libraries. All add up to a powerful, cost-effective CAE tool for your PC.
The program has a sophisticated integrated schematic editor with a pan capability. Just sketch and analyze. You can step


Transient Analysis
component values, and run worst-case scenarios-all interactively. And a 500 -type* library of standard parts is at your fingertips for added flexiblity.
MICRO-CAP II is available for IBM ${ }^{\circledR}$ PCs and Macintosh."' The IBM version is CGA, EGA, and Hercules ${ }^{\circledR}$ compatible and costs only $\$ 895$ complete. An evaluation version is available for $\$ 100$. Call or write today for our free brochure and demo disk. We'd like to tell you more about analog solutions in the fast lane.

[^3]- Transient, AC, DC, and FFT routines - Op-amp and switch models
- Spec-sheet-to model converter*
- Printer and plotter* hard copy


AC Analysis

1021 S. Wolfe Road, Dept. E Sunnyvale, CA 94087
(408) 738-4387

[^4]

## CIRCLE NO 25

# MEETHE <br> NEWEST MEMBER OF THE BOARD 

[^5]

CONNOR WINFIELD CORPORATION
West Chicago, IL 60185 USA
Phone: 1-312-231-5270 TLX 270224
Cable: CONWINWCGO

## CALENDAR

International Computers in Engineering Conference and Exhibition, New York, NY. American Society of Mechanical Engineers, 345 E 47th St, New York, NY 10017. (212) 705-7795. August 9 to 13.

Engineering and Manufacturing '87, Boston, MA. National Computer Graphics Association, 2722 Merrilee Dr, Suite 200, Fairfax, VA 22031. (703) 698-9600. August 17 to 20 .

Effective Skills for Technical Managers (short course), Washington, DC. Integrated Computer Systems, Box 3614, Culver City, CA 90231. (800) 421-8166; in CA, (213) 417-8888. September 1 to 4.

Modern Electronic Packaging, Seattle, WA. Technology Seminars, Box 487, Lutherville, MD 21093. (301) 269-4102. September 9 to 11.

PC Fab Expo, Minneapolis, MN. PMS Industries, 1790 Hembree Rd, Alpharetta, GA 30201. (404) 4751818. September 15 to 17.

Effective Skills for Technical Managers (short course), Los Angeles, CA. Integrated Computer Systems, Box 3614, Culver City, CA 90231. (800) 421-8166; in CA, (213) 417-8888. September 15 to 18.

Invitational Computer Conference Computer Graphics Series, Fort Lauderdale, FL. BJ Johnson and Associates, 3151 Airway Ave, \#C-2, Costa Mesa, CA 92626. (714) 9570171. September 17.

Effective Skills for Technical Managers (short course), Boston, MA. Integrated Computer Systems, Box 3614, Culver City, CA 90231. (800) 421-8166; in CA, (213) 417-8888. September 22 to 25 .

# Smart telecom designers. Want to get a little smarter? 

## The Si9100. A switchmode power IC that delivers 1 watt at $>80 \%$ efficiency.



The D/CMOS Si9100 switchmode regulator provides all the functions of a one watt power supply, on a single chip. It's a unique combination of high-voltage start-up circuitry, a power MOSFET output switch and current-mode PWM control circuitry. Now you can convert high-voltage, unregulated DC (up to 70 V ) to low-voltage output with $>80 \%$ efficiency. The result: better circuit performance, on less board space, with improved system reliability and reduced cost.

It's smart to think Si9100 when designing smartphones, PABXs, ISDN terminals, modems and distributed power telecommunication systems.


## MS DOTOTHE COMPEITIION.

boost performance in your existing designs because each and every one is pin-compatible with industrystandard chips.

And we're developing tools to make them available for ASICdesigns.

So phone VLSI Technology at 800-8-SAMPLE for more information and samples. Or write to us at 1109 McKay Dr., San Jose, CA 95131.

And see how you can blow the doors off your competition.

## 〔 want a

## $.156^{\prime \prime}$ connector

## supplier to

## give me more

## choices and

## no meltdowns!"

## Tough customers team with 3M.

Making 3M your partner solves two pressing problems-limited selections and unreliable products. 3M's newly expanded line of $.156^{\prime \prime}$ connectors and cables makes us the supplier with a line broad enough and reliable enough to meet your spec. Moreover, our growing service commitment increases your design and manufacturing efficiency.

## New, broader product line.

 Tough, demanding customers like you need more choices for $.156^{\prime \prime}$ power applications. With 3M as your partner, you get them.Recent growth has made 3M's. $156^{\prime \prime}$ connector line broader-with everything from socket connectors and headers to card-edge connectors and PCB style transition connectors, none of which require pre-notched cable. Plus, 3M offers flat cable in a variety of gauges ...completing the system.
To prevent meltdowns from damaging your product, 3M offers high-grade polyester $.156^{\prime \prime}$ connectors, with our exclusive L/H contact, that reliably
handle 7 amps.
To maximize board real estate, we made 3M boardmount sockets and headers end-toend stackable, and available in a variety of plating options.

New, broader service commitment.
Tough customers demand services that increase design and manufacturing efficiency. With 3M as your partner, you get more service than ever.

Want 156 " connections quickly? They're on distributors' shelves right now.

Have detailed questions?

Our tech service hotline has the answers and the spec data you want. Just dial 1-800-328-7732.

More $.156^{\prime \prime}$ connector options and better performance put 3 M at the top of the list.

Dial 1-800-CALL EPD for the name of your nearest distributor, or write 3M Electronic Products Division, Department F, P.0. Box 2963, Austin, TX 78769-2963.

## A 1.5A/48V BRIDGE DRIVER THAT NEEDS NO HEATSINK. WHO CAN DELIVER?

Other manufacturers may have it on paper, but only SGS has it in stock, and at less than $\$ 3.00$ in quantities of 10 K or more.

This unique Bipolar/ CMOS/DMOS, smart power integrated circuit lets you put a full 70 watts into your stepper or DC motor and control it directly from TTL, CMOS or even a micro.

The high efficiency of the DMOS output stage reduces on-chip dissipation to an extremely low level, so you can do away with heatsinks or costly forced air cooling systems. Think of the reduced assembly costs and increased reliability.

Then think about cutting assembly costs even further.

The L6202 comes in a standard outline DIP so you can use your regu2) $\begin{gathered}\text { use your regu- } \\ \text { larautomatic } \\ \text { insertion }\end{gathered}$ insertion using 6 of the by
package pins as a
chines.
And
bedicated heat
path, a small area using 6 of the by
package pins as a
chines.
And
bedicated heat
path, a small area using 6 of the by
package pins as a
chines.
And
bedicated heat
path, a small area using 6 of the by
package pins as a
chines.
And
bedicated heat
path, a small area

## L6202 BRIDGE DRIVER

 package pins as adedicated heat path, a small area of the PCB copper dissipates the heat. But that's not all. The L6202 Bridge Driver is just one of many ICs based on SGS Multipower-BCD technology. This unique smart power capability is bringing you a whole new generation of devices with improved performance levels and application potential.

| Absolute <br> Ratings <br> Raximum |  |
| :--- | :---: |
| Imax | 5 A |
| Ron | 0.3 ohm |
| Irms | 1.5 A |
| Vs max | 48 V |
| Fswitch | 200 kHz |

## THE BRIGHTER POWER

SGS' unique Multipower-BCD technology-that's integrated Bipolar CMOS, DMOS-has a lot more to offer. What other smart power IC technology lets you connect as many DMOS output
power transistors as you need on a chip, in any way you like? None.

That's just one example of how smart SGS power really is. And the L6202 is just one of many SGS smart power products.

To get the full story
on SGS Multipower-
BCD technology plus
full data on the
L6202, call
602/867-6259
now or write
SGS Semi-
conductor
Corporation,
1000 East
Bell Road,
Phoenix,
Arizona 85022.

After all, the brighter your semiconductor source, the
 brighter your design's future.


You do.
We do.
On one hand, there's your drive to find new applications and new markets. On the other, there's our drive to meet your needs.

And as partners, we both end up in the lead.

You give us the impetus to stay a generation or more ahead of the competition. And we give you the products to do the same.

Like our high-performance, high-capacity Winchester drive families, from 85 MB to 760 MB . And our first high-capacity optical product, a $51 / 4$-inch, 800 MB WORM drive.

So keep pushing us.
Because the further you drive Maxtor, the further we'll drive you.

Maxtor Corporation, 211 River Oaks Parkway, San Jose, CA 95134, (408) 432-1700, TELEX 171074.

Sales offices: Austin (512) 345-2742, Boston (617) 872-8556, Orange County (714) 472-2344, New Jersey (201) 747-7337, San Jose (408) 435-7884, Woking, England (44)/4862-29814.

## Maytor

## Loosen export restrictions



Although many people clamor for increases in competition and export sales, the US government continues to burden us with unreasonable export restrictions. Such restrictions are aimed at depriving the Soviet Union of the Western world's high technology. However, today's restrictions appear inconsistent and capriciously applied. They gain us little added national security, and they choke exports. For example, you need an export license to ship US-made 16k-bit dynamic RAMs to Japan. As long as we apply such thoughtless restrictions, buyers won't shop in the US. Perhaps that's the result we should expect for an export program that's jointly administered by the Department of Defense and the Department of Commerce, whose goals are often at odds.

Export regulations can also be inconsistent. A small company I worked for sold an inexpensive $\mu \mathrm{P}$ editor-assembler program and a debugger. The Commerce Department told us we'd need a license to send the software-paper tape and PROMs-to Eastern Europe. For inexpensive software it wasn't worth the effort. However, there were no restrictions on selling technical books overseas. Two such books contain complete listings for the programs. Anyone patient enough to type in 5 k bytes of hexadecimal code could have the software almost for free.

Trade restrictions affect more than just a few high-tech products. The National Academy of Sciences estimates that export restrictions cost the US almost $\$ 9$ billion in trade and as many as 200,000 jobs each year. However, despite the lost jobs and trade, the policy has yielded few national-security gains.

High-tech items that embody sensitive technology will continue to require special regulations. But we can increase exports immediately by dropping export restrictions on formerly high-tech products that are now commodities-those that sell on price rather than on technology. If overseas buyers want our PC clones, dynamic RAMs, and disk drives, let's do business - cash on delivery.


## Followthe

0follow the also-rans. The choice is simple.
Because onlyAltera has a proven track record in the technology that gets your product to market fast. In less space. For less money.

When you call us, you'll get instant access to the latest innovations in the fast-moving world of EPLDs. Solutions that can put you weeks - even months - ahead of your competitors.

Consider the foundation of our leadership. The Erasable Programmable Logic Device (EPLD). Based on the most advanced CMOS processes and familiar high density EPROM cells, it gives you more architectural flexibility, higher density and greater functionality than older bipolar PLDs orTTL MSI/SSI. Without the NRE, lead time and custom inventory burden of ASICs.

You also get CAE development tools that shorten your design cycle. Flexible A+PLUS software that lets you design it your way. TTL macros, state machines, Boolean. You choose. It even fits your design into the appropriate EPLD automatically. You'll also get programming hardware that lets you implement your design in silicon. In minutes.

Of course, staying on top is different from getting there. So we're about to deliver new function-specific device families. User-Configurable Stand-Alone Microsequencers that let you build state machines that have hundreds of states rather than dozens, with speeds you'll find hard to match.

And user-configurable microprocessor peripherals that enhance system performance. We're even developing a new general purpose EPLD architecture that will yield up to 10,000 gates.

For us, it means clear leadership in terms of technology and market share. For you, it means confidence. The certainty that your system will get to market in less time. For less money. So your competitors can end up following you.

Call (408) 984-2800


3525 Monroe Street Santa Clara, CA 95051


## Leader.




## How to improve your memory.

Get 1 Mbit of RAM in a credit-card size cassette. The DuPont Memory Cassette System is the first system of its size to deliver up to 1 Mbit of memory. It gives you everything you can ask for-size, speed, and security.

While other types of data storage media may have slightly more memory, you can fit multiple DuPont Memory Cassettes in the space of conventional drive systems. These cassettes can provide greater memory and direct access to your data. And they're faster too-about $10^{7}$ times faster, in fact.

Unlike floppy disks, the cassette protects closed architectures and virtually eliminates copying.
 comes in 3 compact styles, in RAM or ROM configurations.

With a long-life replaceable lithium battery, to avoid erasure during power failures. And the cassette is designed to offer protection from electromagnetic interference and electrostatic discharge.

We've put all those features in a really tough package-the connector is rated for 10,000 mating cycles minimum; tested up to 50,000 cycles-to create a truly unforgettable system. Perfect for your every application, RAM or ROM. The Memory Cassette System will allow you to save on components, save on space, and still design a more versatile product.

Well be glad to tell you more. Just call 1-800-527-2601, for our free brochure. But call now, while it's fresh in your memory.

## DuPont Electronics

Share the power of our resources.

## Get to the test mode

## OOIIOIO

1100

## IIIIOOIII

## IOOIIOIIOOOIIII

## In fact, twice as fast.

If you're developing automated test routines for microprocessor-based digital circuit boards, we'd like to introduce you to the concept of speed. A concept that has been difficult and expensive to attain in emulative testers-until now.

Introducing the 9100A Digital Test System. It's a high-performance, totally integrated solution that accelerates software development, then boosts test and troubleshooting productivity far beyond anything else in its class.

And it's from Fluke, maker of the 9000 Series, the world's best selling digital troubleshooter. Of course.

## Fast Programming

With the 9100A Test Programmer's Station, you can create powerful and detailed test software in half the time it takes with other emulative-type systems. Weeks instead of months. And, still accommodate changes and enhancements without missing a beat.
Easy-to-use software: The 9100A features a high-level programming language, syntax-checking editor and source-language debugger all designed specifically for writing digital test and diagnosticroutines. And advanced Fluke hardware connections let you work interactively with your unit-under-test (UUT), speeding program verification.

Built-in decision tree: Enter the board information in straightforward database format. Add stimulus routines. The 9100A then produces comprehensive test programs for Guided Fault Isolation (GFI) almost automatically. A special fault-tracing algorithm makes all the choices about the troubleshooting sequence.

## Fast Troubleshooting

Here's where Fluke's new system really takes off!

Because the programs you develop on the 9100 A can be executed by any number of low-cost 9105A Digital Test Stations distributed wherever you need them-on the production line serving as functional testers, off the line troubleshooting fallout from your ATE, or in service.

## ... fast!



Full board coverage: This system isolates digital hardware faults down to the node level on all digital circuitry, SSI to ASIC, at rates up to 40 MHz . For virtually all boards (Fluke interface pods support real-time emulation of over 50 different microprocessors).

Automated Fault Isolation: Lightning-fast functional tests for elusive $\mu \mathrm{P}$ kernel faults are pre-programmed, and activated by simple keystrokes. Beyond the kernel, your GFI programs guide an operator right to the faulty node quickly, with diagnostics in plain English. Which means higher throughput with operators of all skill levels.
Advanced circuitry interface: New Parallel I/O Modules-a Fluke innovation-let you test as many as 160 pins simultaneously at up to 10 MHz . Helping to isolate faults faster than you ever thought possible. And fixturing is amazingly flexible, allowing clips, bed-of-nails, and boardedge connections.

For higher-frequency signals and those hard to reach nodes, the system also comes with a single-point probe.
High Performance Support
The 9100A Digital Test System is the latest in a long line of Fluke Board Test Equipment which includes the 3200B Manufacturing Defects Analyzer, 3050B Functional Test System and 9000A Micro-System Troubleshooter. And it comes with all the service, training and applications support Fluke is famous for the world over.

## Fast answers

Call Fluke at 1-800-426-0361 to get up to speed fast!

From the world leader in emulative board testing.

## The most compatible surface-mount power devices ever made



[^6]
# PC add-in boards rev up graphics engines with hardware and software enhancements 

Margery S Conner, Regional Editor

The latest add-in graphics boards for the IBM PC and PC/AT bus incorporate graphics engines, which give them faster response time and greater color and pixel resolution than the IBM Enhanced Graphics Adapter (EGA), often at a surprisingly low price. The EGA, which is currently the standard graphics add-in board for the IBM PC family, is nonintelligent; it provides $640 \times 350$-pixel resolution and 16 colors. Boards with graphics engines, however, can provide resolutions of as many as $2048 \times 1536$ pixels and 256 colors. All of the recently released boards incorporate either the Intel 82786 or the Texas Instruments TMS34010. However, you'll find that several manufacturers have added software and hardware enhancements that further increase their boards' capabilities.

The two chips each have their own strengths (see the Special Report on graphics engines, EDN, March 4, pg 112). In general, boards based on the 34010 are aimed at general-purpose applications, because the chip's programmability and resulting flexibility make it suitable for a wide variety of uses. On the other hand, boards based on the 82786 tend to target specialized applications that take advantage of the chip's fast hardware-windowing or dynamic-RAM-control capabilities.

## Best of both worlds

In its Pepper SGT graphics board, Number Nine Computers took a novel approach to balancing the tradeoffs between software flexibility and hardware windowing speed: The board has both a 34010, which serves as the general-purpose


In its PG-1281 intelligent graphics add-in board, Matrox accelerated some of the $34010 \mu P$ 's commonly used graphics software routines by implementing them in ASICs. The company then took advantage of this proprietary hardware by developing its own software library.
graphics processor, and an 82786, which handles the windowing functions and dynamic-RAM control. At $\$ 995$, the board is competitive with models that have only one graphics processor.
"We felt that the two chips were so complementary in functionality that they were ideal in a singleboard package," says William Frentz, vice president of marketing for Number Nine. "Because the Intel chip is an advanced display controller and the TI chip is a 32 -bit $\mu \mathrm{P}$ that's tailored for graphics, they're not really doing the same things-there's a slight overlap, but you get a different set of utilities out of each chip."

The board's multiport display memory permits asynchronous accesses by the 34010 , the 82786 , and the host $\mu \mathrm{P}$ (Fig 1). The board can also map display memory to any part of the host $\mu$ P's memory: As much as 16 k bytes at a time can be switched into a 64 k -byte bounded area in host memory. This method
allows a system operating under MS-DOS, which has a 640 k -byte memory limit, to access a display memory in excess of that limit. NNIOS, the company's proprietary, EPROM-resident software interface, controls the three processors' access to the memory. NNIOS also boosts the board's efficiency by selecting from the three processors the one best suited for a particular task.
The 82786 serves as the displaymemory controller for the board, as well as controlling hardware windowing.
You can access the 32 -bit 34010 processor through NNIOS, or you can program it directly. NNIOS contains the manufacturer's version of graphics routines for the chip; you can also write your own routines.

## Optimized for MS Windows

Like Number Nine, Renaissance GRX has developed extensive proprietary software for its board. The


# PHILIPS SMD DISCREEE SEMCOONOUCTORS <br> What do you want in surface-mounted discrete semi- 

conductors? The most advanced technology. Field-proven reliability. And a broad range that meets all your needs.

That's Philips. A world leader in SMD technology. Inventor of the SOT-23. And the most experienced user of SMDs in Europe.

Amperex offers you Philips surface-mounted discrete semiconductors that are the industry standard. And it's the widest range of surface-mounted discrete semiconductors you'll find anywhere. Including vertically diffused MOSFETs and high-frequency transistors, up to 7.5 GHz . In the SOT-23, SOT-143, SOT-89, and SOD-80 packages.

But that's not all. Amperex, a North American Philips Company, understands the industry-and understands
your applications. You can count on prompt delivery of reliable components. And you can call on the Amperex Technical Sales Specialists for advice or assistance.

Surface-mounted discrete semiconductors. Developed by Philips...supported by Amperex. For know-how, selection, and support, we've got you covered.

To get all the facts, write or call Amperex Electronic Corporation, A North American Philips Company, George Washington Highway, Smithfield, RI 02917. Telephone: (401) 232-0500. TWX: 710-381-8808.

In Canada: Philips Electronics Ltd., 601 Milner Avenue, Scarborough, Ontario M1B 1M8, (416) 292-5161. In surface-mounted discrete semiconductors, we've got you covered.

## TECHNOLOGY UPDATE

software optimizes the company's Rendition board for Microsoft's MS Windows operating environment. Despite its wide acceptance by ap-plication-software writers, who eagerly await the emergence of a standard window environment, MS Windows has yet to gain wide acceptance by users, because without intelligent graphics hardware, the environment's response time is sluggish and its windowing capabilities are limited. (For more information on proposed graphics interface standards, see EDN's July 9 issue.)

Because intelligent graphics boards like Rendition can speed the response of software windowing environments, MS Windows' time may finally have come. Further, it will be easy to upgrade software applications written for the Windows environment to IBM's new operating system, OS/2. This fact may serve to increase its attraction for applica-tion-software writers. (For information on how IBM's new PS/2 may affect add-in graphics boards, see box, "Add-in graphics cards for the IBM PS/2".)

In a system with a nonintelligent graphics board, such as IBM's enhanced graphics adapter (EGA), the host $\mu \mathrm{P}$ communicates through Windows by firing a string of
graphics commands (also called a display list) to the graphics adapter. The host $\mu \mathrm{P}$ then waits for the adapter to acknowledge that the entire list has been accepted. The 34010-based Rendition board uses a dual-ported RAM buffer to hold the display list. At the same time that the host $\mu \mathrm{P}$ fills the RAM from one end, the Rendition removes the commands from the buffer's other end. Renaissance has also written its own MS Windows driver for the board.

According to Renaissance, MS Windows runs 20 times faster on the Rendition board than on the IBM EGA. Applications can run 100 times faster by writing directly to RGDI, the board's software interface. RGDI contains entry points for TI's graphics-software library routines. (An example of a graphics subroutine is a software program that draws a graphics primitive, such as a line.) Renaissance has also written its own graphics routines, which it claims are faster than TI's. Most of TI's graphics routines are in C; Renaissance's routines are in assembly language. The company suggests a retail price of $\$ 1195$ for the board, but anticipates selling it for $\$ 535$ in OEM quantities.
The major reason that these man-
ufacturers are taking pains to add enhancements to their boards is that they're wary of getting involved with another commodity product like the EGA board: Because all the EGA clones are based on the same chip sets, they're differentiable only by price. By adding value in hardware or software or both, manufacturers can avoid making the same mistake with their intelligent graphics add-ins. Matrox, for instance, realized that merely placing a graphics processor on the bus and reselling TI's software would not differentiate its board from other basic intelligent-graphics-card models. In its PG1281 graphics board, Matrox saw an opportunity to accelerate some of the 34010 's commonly used graphics software routines by implementing them in application-specific ICs (ASICs). Then, to take advantage of this proprietary hardware, the company developed its own software library.

The PG-1281 includes an ASIC that accelerates raster operations; the chip also supervises host-to-graphics-processor communications; hard-wired vector generation; and hard-wired pan, scroll, and zoom capabilities. The implementation of the vector generation alone makes


Fig 1-Combining the TI TMS34010 and the Intel 82786, the $\$ 995$ Pepper SGT board from Number Nine Computers uses the firm's proprietary software interface, NNIOS, to control communications among the two graphics engines, the host $\mu P$, and memory.
for a fourfold increase in speed over a standard 34010 implementation, according to the company.

## An onion-like software shell

To support the custom hardware surrounding the 34010, Matrox surrounds the 34010 and its ASICs with a library of onion-like layers of Ccallable routines. The library comprises more than 300 graphics routines and consists of four layers. The outermost and most abstract is the 3 -D layer, which contains modeling transformations for 3-dimensional space. Below this layer is the 2-D
layer, followed by the screen layer, which generates all screen shapes. The screen layer transfers the shape parameters to the kernel layer, which is a direct interface to the display hardware.

If you call library routines from the 3-D layer, which is the most abstract and hardware-independent layer, the 3-D layer uses routines from the 2-D, screen, and kernel layers. If, however, you choose to write directly to the hardware, you call routines from the kernel layer.

The layers' routines operate under one of three command shells.

The PGM shell supports IBM's Professional Graphics Adapter (PGA) commands as well as Matrox commands used by other boards. The library shell provides a command interpreter that permits access to library routines. The custom shell gives you the option of writing a custom command interpreter that calls the graphics subroutines, so you can develop your own algorithms for the 34010 .

Graphics add-in boards that use the Intel 82786 offer a different set of capabilities than those of the 34010 -based boards. The 82786 's

## Add-in graphics cards for the IBM PS/2

For its Personal System/2, IBM has introduced two graphics-enhancement boards, one standard and one optional. If the PS/2 catches on, the boards will certainly become standard. The basic graphicsenhancement board for the PS/2 is the video graphics array (VGA), which, like the EGA, is nonintelligent. The high-performance board is the 8514/A display adapter, an intelligent add-in. Both boards use custom components.
The VGA, which will be the PS/2's standard graphics hardware, is essentially an EGA with either higher resolution $(640 \times 480$ pixels and 4 bits/ pixel) or more colors ( $320 \times 200$ pixels and 8 bits/ pixel). Like the EGA, the VGA has no processing capability but relies on the host processor for dis-play-memory manipulation. Its relatively simple circuitry will fit into a gate array.
For EGA chip-set manufacturers like Paradise Systems (South San Francisco, CA), cloning the IBM EGA board and its software was relatively easy-all of its components were discrete parts, and IBM made the adapter's BIOS extensions public. To make its VGA and 8514/A boards more difficult to clone, IBM is apparently not going to release the graphics hardware's BIOS.

Despite that fact, Paradise announced that it will have samples of a VGA-compatible chip set by this summer. The company admits that the software development won't be as easy as with the EGA BIOS, when a group of software engineers could go through the actual code and develop a specification for all possible responses of the code. Working only from the spec, programmers who had never seen the original code could develop a BIOS that per-
formed exactly as IBM's did, but had different coding. Developing the new BIOS without the original code will take a major effort in reverse engineering.
Paradise didn't wait for the announcement of the PS/2 to start developing its ASIC design. Six months before the announcement, the company's design engineers speculated about how IBM would implement its new graphics board. The engineers decided on the characteristics they thought were a given and left open the hazier sections until after IBM's announcement. They claim that this head start will allow them to have samples in 90 days instead of a year.

Emulating the IBM's 8514/A, the graphics-display option that takes advantage of the $\mathrm{PS} / 2$ 's microchannel, will require different technology. The $8514 /$ A is capable of $1024 \times 768$ pixels and 4 bits/pixel (or $1024 \times 768$ pixels and 8 bits/pixel) of resolution and has some processing capabilities, such as line drawing and BitBlts, so it will probably be too complex to implement in a gate array.
Further, emulating the 8514/A will require a clone-maker either to invest in its own hardware version of the graphics processor or to mimic the processor's functions with a graphics engine. This development has Texas Instruments licking its chops over the prospect that companies that attempt to clone the IBM 8514/A will use the 34010, which is a prime candidate because it's programmable. It's reasonable to speculate that a board combining both the 34010 graphics processor and a VGA-compatible chip would far exceed the capabilities of IBM's own board.

## So, Is There a Real ASIC Second Source Setup in the Picture?



## (Hint: Raytheon's RL7000 and LSI Logic's LL7000 are like . . .)

There's been a lot of wishful thinking about an active, genuine, semi-custom logic array second source. For very good reasons, but without a very good solution. Now, the right people, technology, and systems have been brought together. Raytheon and LSI Logic. It's happening.Complete and identical: Long term maintenance and bilateral updates of well-known LDS $^{\text {TM }}$ front and back end software. The same methodology. The same libraries, logic design, physical design, testing. Identical.
$\square$ The Right Product: According to the marketplace, 7000 Series is the leading choice in 2-micron HCMOS logic. Now, with a full-on second source, 7000 Series is the ASIC standard.It's Happening: Raytheon has over ten years of logic array experience. LSI Logic has over five. Real time, in the market, with real products.Now: You ought to can the apples and oranges routine. Call Raytheon for a real ASIC matchup.

Raytheon Company
Semiconductor Division
350 Ellis Street
Mountain View, CA 94039-7016
(415) 966-7716

Access to the right technology
resolution is normally limited to $640 \times 480$ pixels and 8 bits/pixel for a noninterlaced color (or shades-ofgray) display. The UDC-800 board from Univision overcomes this limitation by using proprietary glue logic around the graphics processor to enhance the chip's addressing capability and increase the resolution to $2048 \times 1536$ pixels and 8 bits/pixel.

The board has a video-RAMbased, 3M-byte frame buffer, and it uses dynamic RAMs for the 500 k byte display-list memory, which is expandable to 1 M byte. (The frame buffer is the memory that stores the screen's pixel information; the dis-play-list memory contains the commands that drive the graphics engine.) Note, however, that the 82786 can perform hardware windowing only on 1-bit-deep pixels, and the UDC-800 makes use of 8 -bit-deep pixels, so the board can't perform hardware windowing. To support its windowing functions, the board uses BitBlts, which are software bit-block transfers from off-screen memory to display memory.

Because of its high resolution, the UDC-800 must support video-display rates of 200 MHz . The videodisplay section, including the color look-up table, is implemented in discrete ECL. Although its resolution is sufficient to support 256 different

## Expect longevity for PC add-in cards

> You may wonder what effect IBM's announcement of the Personal System/2 will have on the market for add-in boards for the PC and PC/AT bus. Tom Van Overbeek, who was vice president of marketing at Morrow Computers (he now holds that position at Paradise Systems), thinks a parallel may exist between IBM PC/XTs and PC/ATs and the path of the machine they eventually replaced, CP/M-based S-100 systems.
> Morrow Computers, now defunct, was at one time the largest shipper of desktop CP/M systems. When IBM announced the PC in 1981, the public perceived that the PC was clearly superior to the CP/M-based systems in many ways. The PC immediately became popular; even so, the fourth quarter of 1983 was the biggest sales period in Morrow's history. The CP/M machines continued to flourish for several years after the announcement of the IBM PC.
> Just as it took a while for the PC to catch on, Van Overbeek suspects, it will take a while for $\mathrm{PS} / 2$ hardware and software to become dominant. He cites three reasons for his projection. First, it will be some time before adequate interface support for $\mathrm{PS} / 2$ hardware peripherals is available. Further, the established base of IBM $\mathrm{PCs}, \mathrm{PC} / \mathrm{XTs}$, PC/ATs, and compatibles is 15 to 20 million. And finally, before they'll buy the PS/2, people will have to see a fairly extensive base of software support for the $\mathrm{OS} / 2$. This last reason may be the strongest of all: After all, you buy a record player to listen to records, not just to look at a slick new machine.
colors, the UDC-800 is currently configured only for shades of gray, because monitors that support this display and color resolution are at present prohibitively expensive.

The Vista VCS-2000 3-board set exploits the dynamic-RAM-control
capabilities of the 82786 . The set comprises a graphics board with $1728 \times 2200$-pixel monochrome resolution and two data-compression/decompression boards that speed the image processing of digitized documents or drawings. One application

## For more information

For more information on the graphics boards discussed in this article or listed in the accompanying table, contact the following manufacturers directly or circle the appropriate numbers on the Information Retrieval Service card.

Emulex Corp
Box 6725
Costa Mesa, CA 92626
(714) 662-5600

TWX 910-595-2521
Circle No 734
International Software Corp
528 Commons Dr
Golden, CO 80401
(303) 526-0388

Circle No 735
Matrox Electronic Systems Ltd 1055 St Regis Blvd
Dorval, Quebec H9P 2T4, Canada TLX 05822798
Circle No 736

National Design Inc
12885 Research Blvd Suite 105
Austin, TX 78750
(512) 335-1550

Circle No 737
Number Nine Computer Corp
725 Concord Ave
Cambridge, MA 02138
(617) 492-0999

TLX 3717799
Circle No 738
Renaissance GRX Inc
2265 116th Ave NE
Bellevue, WA 98004
(206) 454-8086

Circle No 739

Tektronix Inc
Information Display Group Box 1000
Wilsonville, OR 97070
(503) 235-7202

Circle No 740
Univision Technologies Inc 12 Cambridge St
Burlington, MA 01803
(617) 273-5388

TLX 988755
Circle No 741
Vectrix Corp
2606 Branchwood Dr
Greensboro, NC 27408
(919) 288-0520

TLX 574417
Circle No 742

Vermont Microsystems Inc
11 Tigan St
Winooski, VT 05404
(802) 655-2860

TWX 510-600-1184
Circle No 743
Verticom Inc
545 Weddell Dr
Sunnyvale, CA 94089
(408) 747-1222

TLX 754044
Circle No 744
Vista Computer Systems Inc 860 Crusoe Circle
Thousand Oaks, CA 91362
(805) 495-7611

Circle No 745


With a Planar light-emitting electroluminescent flat panel display, you could use the rest of this space for anything you like. Call either $503-690-1100$ or 503-690-1102, or write for a brochure: PLANAR SYSTEMS, INC. 1400 N.W. Compton Drive Beaverton, Oregon 97006.


## TECHNOLOGY UPDATE

for the system is in document imaging systems. The display memory can hold the equivalent of as many as eight $81 / 2 \times 11-\mathrm{in}$. digitized draw-
ings or documents. The standard board has 2 M bytes of display memory; you can expand the memory to a maximum of 8 M bytes.

The 82786's dynamic-RAM-control capabilities were the deciding factor in Vista's choice of a graphics engine because the company wanted

REPRESENTATIVE PC ADD-IN, GRAPHICS-ENGINE-BASED BOARDS

| MANUFACTURER | MODEL | GRAPHICS ENGINE | ONBOARD MEMORY (BYTES) | $\begin{aligned} & \text { RESOLUTION } \\ & \text { (BITS) } \end{aligned}$ | BUS | INTERFACE SUPPORT | PRICE AND COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EMULEX | INTELLIGENT GRAPHICS CONTROLLER | 34010 | 512k TO 4M | $\begin{gathered} 640 \times 480 \times 4, \\ 960 \times 720 \times 4, \\ 1024 \times 768 \times 4, \\ 1024 \times 1024 \times 8, \\ 1280 \times 1024 \times 8 \end{gathered}$ | PC/XT OR PCIAT | C, D, W | \$1499 TO \$2499; PRICE DEPENDS ON RESOLUTION |
| INTERNATIONAL SOFTWARE | VIEWMATE | 82786 | 2M TO 5M | $1240 \times 950 \times 1$ | PCIXT OR PC/AT | W | \$5400 |
| MATROX | PG-1281 | 34010 | 512k TO 1.5M | $\begin{aligned} & 1280 \times 1024 \times 4, \\ & 1280 \times 1024 \times 8 \end{aligned}$ | PC/XT OR PC/AT | $\begin{gathered} \text { C, CGI, E, } \\ \text { G, M, P } \end{gathered}$ | \$3495; EGA IS OPTIONAL |
| NATIONAL DESIGN | GENESIS 1024 | 34010 | 512k TO 1.5M | $1024 \times 800 \times 4$ | PC/XT OR PCIAT | CGI, D, W | \$1700; FOR 1.5 M BYTE MEMORY, ADD $\$ 600$ |
| NUMBER NINE | PEPPER SGT | $\begin{aligned} & 34010 \text { AND } \\ & 82786 \end{aligned}$ | 1M TO 4M | $\begin{aligned} & 1280 \times 480 \times 4, \\ & 640 \times 480 \times 8, \\ & 800 \times 600 \times 4, \\ & 1280 \times 350 \times 1 \end{aligned}$ | PC/XT OR PC/AT | $\begin{gathered} \text { C, CGI, E, } \\ \text { G, H,N } \end{gathered}$ | \$995; EGA IS OPTIONAL |
|  | PEPPER PRO 1280 | 34010 | 1M TO 8M | $1280 \times 1024 \times 8$ | PCIAT OR RT PC | $\begin{aligned} & \text { C, CGI, E, } \\ & \text { G, H, N, P } \end{aligned}$ | \$2995 |
| RENAISSANCE GRX | RENDITION I | 34010 | 512k | $\begin{aligned} & 640 \times 480 \times 4, \\ & 1024 \times 768 \times 1 \end{aligned}$ | PCIXT OR PCIAT | C, CGI, E | \$1195 |
| TEKTRONIX | PLOT 10 PC4100 | 34010 | 1M | $640 \times 480 \times 8$ | PC/XT OR PC/AT | C, E, T | \$1800; FOR TERMINAL EMULATION, ADD $\$ 995$ |
| UNIVISION | UDC-800 | 82786 | 3M | $\begin{aligned} & 1024 \times 1024 \times 8, \\ & 1280 \times 1024 \times 8, \\ & 1024 \times 1280 \times 8, \\ & 1536 \times 1280 \times 8, \\ & 2048 \times 1536 \times 8 \end{aligned}$ | PCIAT | W | \$3495 TO \$6995; PRICE DEPENDS ON RESOLUTION |
| VECTRIX | PRESTO | 34010 | 512k | $\begin{aligned} & 1280 \times 1024 \times 4, \\ & 1280 \times 1024 \times 8, \\ & 1024 \times 1024 \times 4, \\ & 1024 \times 1024 \times 8, \\ & 1024 \times 768 \times 4, \\ & 1024 \times 768 \times 8 \end{aligned}$ | PCIXT OR PC/AT | C, D | \$1950 TO \$2650; PRICE DEPENDS ON RESOLUTION |
| VERMONT MICRO SYSTEMS | PAGEMANAGER 100 | 82786 | 512k | $1024 \times 1024 \times 1$ | PC/XT, PC/AT, OR RT PC | C, G, W | \$2495 |
|  | IMAGE MANAGER 640 | 34010 | 512k | $640 \times 480 \times 8$ | PC/XT, PC/AT, OR RT PC | C, W | \$1695 |
| VERTICOM | DESKTOP 1280 | 82786 | 512k | $1280 \times 960 \times 1$ | PCIXT OR PC/AT | $\begin{aligned} & \text { C, E, G, } \\ & \text { P, W } \end{aligned}$ | \$1295 |
| VISTA | VCS-2000 | 82786 | 1M TO 8M | $1728 \times 2200 \times 1$ | PC/AT | W | $\$ 3400$ TO \$5000; PRICE DEPENDS ON MEMORY SIZE AND INCLUDES DATA COMPRES-SION/DECOMPRESSION CAPABILITY |

KEY:
$\mathrm{C}=\mathrm{COMPUTER} \mathrm{GRAPHICS} \mathrm{ADAPTER}$
CGI=COMPUTER GRAPHICS INTERFACE
D=DIRECT GRAPHICS INTERFACE SPECIFICATION
$E=E N H A N C E D$ GRAPHICS ADAPTER
G=GEM
H=HALO

## M = MATROX ENHANCED

## $\mathrm{N}=\mathrm{NNIOS}$

P=PROFESSIONAL GRAPHICS ADAPTER
T=TEKTRONIX
W = MS WINDOWS

# Flex OS ${ }^{\text {" }}$ Bringing Design Flexibility To Your Real-time Needs 



Introducing the FlexOS Family of real-time, multitasking, multiuser operating systems from Digital Research.

Real integration requires real performance and capability. While microprocessor technology has advanced to the point of competitiveness with mainframes and minis, operating system technology has left system developers frustrated-looking for the flexibility, reliability, and portability you need in an operating system.

The FlexOS family of operating systems brings you minicomputer capabilities on micros. Standard FlexOS features including real-time kernel, event-driven dispatcher, multiuser file system, and asynchronous functions, plus optional DOS compatibility, graphics, and networking provide the resources you need to do the job right. Developers will recognize functional similarities between FlexOS and the popular features of UNIX ${ }^{\oplus}$, DOS, Concurrent ${ }^{\text {m }}$ DOS, and RSX- $11^{\text {TM }}$.

Flexibility: FlexOS has a modular architecture that lets you implement the services you need today and with full application compatibility, integrate the expanded capabilities your system requires in the future.

Reliability: FlexOS has undergone IBM's rigorous testing as the operating system of choice for the 4680 POS cash register system. FlexOS has also been designed into and approved for products from major OEM's including American Manufacturing Systems Inc., Toshiba ${ }^{\circledR}$ and IBM ${ }^{\circledR}$ Plant Systems.

Portability: FlexOS versions are available for the $80186^{\text {TM }}, 80286^{\text {TM }}, 80386^{\text {TM }}, 68000^{\text {TM }}$ family and soon for the NEC ${ }^{\circledR}$ V60. This gives you the same program interface from the factory floor to the executive suite.

FlexOS derives from Digital Research's decade of experience developing multitasking, multiuser operating systems for microprocessor-based designs.

For more information on FlexOS or to order a FlexOS Developer Kit, call 408-649-3896. Or write to:

FlexOS Customer Service<br>Digital Research, Inc.<br>Box DRI<br>Monterey, CA 93942

## We Pioneered Modular Semicustom To Keep Your Products Competitive

FIRST IN MODULAR: LTI developed the first ever modular semicustom linear IC - MODULA™. The MODULA semicustom series gives you superior design flexibility, helping you meet project cost targets through PCB size reduction.
DESIGN CENTRES - FIRST WITH OUR CUSTOMERS: Customers have always come first with LTI. Our design centres serving the Eastern U.S.A., Canada, Europe and Japan are utilized to reduce prototype turnaround time. Future centres are planned for the south and the west.

4Linear Technology inc.
P.O. Box 489, Station A

Burlington, Ontario, Canada L7R 3Y3 (416) 632-2996 Telex: 061-8525

Call us or contact one of our representatives.


CIRCLE NO 27

## DID YOU KNOW?

## EDN serves

 electronic engineers and engineering managers in more than 100 countries worldwide.圆DN


## YOUR PICTURES ARE READY.



Until now, there was only one way to make a desktop system produce a decent image. You had to tie up your development team for at least 9 months writing software.

But now, with our new 82786 graphics coprocessor,

you can get a high-performance graphics system to market in weeks.

Because we've already written the key software drivers into the chip. In fact, all the speed-critical functions of CGI, DGIS, GDI and VDI are built in. So you can
draw lines, characters, polygons, circles, arcs and fill primitives at blazing speed. And Bit BLTs are almost instantaneous.

Better yet, since the Intel 82786 has these functions built in, you won't have to go back to school to learn how to program an additional microprocessor. And with AutoCAD," DGIS, Gem and Windows, you get all this without writing one line of code.

Of course, you'll save more than time. Since you don't have to buy expensive emulators, compilers, and debuggers, you'll also save the cost and aggravation of developing a system with multiple processor architectures.

At the same time, the 82786 delivers speed and performance gains on the order of 10x to 100x. Even with standard, low-cost

DRAMs. And by using 786 windows, you can boost the performance of your windowed systems to 100x

| Key Specifications |  |
| :--- | :--- |
| Supported output devices: | CRT, LCD, Laser Printer |
| Maximum resolution: | 33.5 Megabits (1-8 bits/ <br> pixel, |
| Many anpect tratio) |  |$|$

a typical software approach.
Or increase standard systems resolution up to 2 K by 2K using standard video RAMs.

So if you'd rather make great-looking pictures than write endless lines of code, we're ready to help.

Just call Intel at (800) 548-4725, toll-free, and ask for Literature Department W352.

And see what develops.

## The fine art of



## CMOS packaging.

## Get GE, RCA and Intersil world-class CMOS chips in your choice of surface mounted packages.

For increased board density, lower lead inductances (for increased speed) or lower manufacturing costs, consider surface mounting. GE/RCA offers a broad range of CMOS ASICs and standard ICs in three different families of surface-mount packages.

Small-outline (SO) packages.
Except for the "gull-wings" that make it surface-mountable, the SO package is like a miniature DIP. A major advantage of the SO package is its small footprint ( 50 -mil lead centers vs. the 100-mil lead centers of a DIP.)


GE/RCA offers two SO body widths: 150 -mil for 8,14 or 16 leads; and 300 -mil for 16,20,24 or 28 leads. Both meet JEDEC standards.

Plastic chip-carriers (PCC).
For well-protected leads and a minimumsized package, GE/RCA offers the square PCC with " $J$-bend" leads on all four sides. Initial PCC's offer lead counts of 28,44,68 and 84 . Our PCC package dimensions conform to JEDEC standards.

## Ceramic leadless-chip-carriers.

For applications requiring the highest reliability, these packages are screened to MIL-STD-883, Method 5004 Classes S and B format.

GE/RCA leadless-chip carriers are hermetically sealed, square, three-layer ceramic. They're available with terminals spaced on 40 -mil centers ( 24,32 or 64 terminals) or 50 -mil centers (20, 28 or 44 terminals).

Start saving with surface mount.
For more information, call toll-free 800-443-7364, ext. 13. Or contact your local GE/RCA sales office or distributor.


Call: Brussels, (02) 246-21-11; Paris, (1) 39-46-57-99; London, 0276-685911; Milano, (02) 826-6747.

## SUB-MICROSECOND AD CONVERIERS

## Break through to new performance levels

DATEL's broad range of High Speed A/D converters give you the greatest choice available today from a single source. This combination of products coupled with DATEL's commitment to bringing you the fastest most precise and reliable A/D converters, will expand your design capability and enhance your system performance levels.

Speed up your designs with DATEL converters today.

Call or write for information on all DATEL data conversion products including complementary Track and Holds.

| MODEL NUMBER | BITS OF <br> RESOLUTION | THROUGHPUT <br> CONVERSION <br> TIME | THNCLUDING TRACK <br> \& HOLD AMPLIFIER) <br>  |
| :--- | :---: | :---: | :---: |
| ADC-500/-505/-508 <br> ADC-B500/-B505 <br> ADS-105/-106 | 12 | $500-800 \mathrm{nSec}$ |  |
| ADS-21/-22 |  |  | $1.25-1.1 \mathrm{MHz}$ |
| ADC-510/-515 | 10 | 450 KHz |  |
| ADS-115/-116 |  | 50 nSec | $1.3 / 1.0 \mathrm{MHz}$ |
| ADC-310 |  | 900 nSec |  |
| ADC-5101 | 8 | 700 nSec |  |
| ADC-815 |  | 10 nSec |  |
| ADC-303 |  | 50 nSec |  |
| ADC-304 |  | 30 nSec |  |
| ADC-207 |  |  |  |

# Comparisons reveal the pros and cons of designing with switched-capacitor ICs 

David Shear, Regional Editor

Now that the telecommunications industry is no longer dictating the performance levels of switched-capacitor components, many more flexible models of these ICs are rapidly becoming available. But although the options abound for different applications, you should consider some of the drawbacks involved in designing with switched capacitors. Disadvantages in performance may outweigh such advantages as the low cost and ease of design that switched-capacitor components can often claim. Your specific application will of course figure largely in your final choice; nevertheless, some general rules are relevant, and some pitfalls may send you running back to the corresponding conventional linear devices.

The most popular application of combining switches and capacitors is switched-capacitor-filter implementation. Some common characteristics of these devices are lowpass, highpass, Bessel, and Butterworth. Sometimes the manufacturer defines all the parameters, but in some cases, the user can specify some parameters according to his application. A filter's corner frequency is determined by a clock supplied to the filter. A corner frequency is the clock frequency divided by some number, usually 50 or 100. (For more detailed information on switched-capacitor filters, see Ref 1 and Ref 2.)
The accuracy of the corner frequency is a major advantage of switched capacitor filters (see box, "Switched-capacitor filters"). The clock- to center-frequency ratio of Linear Technology's \$8.25 (100)


Combining in-circuit emulation with menu-driven software, the Filter Development System from Crystal Semiconductor allows anyone who can describe the parameters of a filter to test the design. It's used in conjunction with the CS7008 universal active filter.

LTC1061 Triple Universal Filter Building Block is $50: 1$ or $100: 1$ with an accuracy of $\pm 1.2 \%$. As long as the clock you use is also very stable, the $\pm 1.2 \%$ accuracy is very stable over time and the full temperature range (better than $\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ). The monolithic construction and use of capacitor ratios creates this outstanding stability. By varying the clock frequency, you can tune the corner frequency from less than 1 Hz to 40 kHz . For applications requiring frequencies of less than 1 Hz , these filters save you much both in cost and in pc-board real estate because they don't require the large
capacitors that a conventional filter needs for low-frequency applications.
Switched-capacitor filters are intrinsically easy to use in a design. Crystal Semiconductor's \$30 (100) CS7008 Universal Filter and the CDS7000 Filter Development System (\$3599) make designing a switched capacitor filter even easier. The CS7008 is a digitally configurable filter that you can use in the audio band for even-order filters up to the eighth order. To configure an actual filter, you can load the parameters from a PROM, from which the filter can self-load, or you can

# WITHOUT COMPROMISE 

PMI's newest high speed op amp guarantees slew rate of $50 \mathrm{~V} / \mu \mathrm{s}$ and settling time of $1 \mu \mathrm{~s}$ to $0.01 \%$. With its 10 MHz gain bandwidth and 850 kHz full power BW, the OP-42 combines high speed with accurate DC performance.

|  | $\mathrm{OP}-42$ |  |
| :--- | :---: | :--- |
| $\mathrm{~V}_{\text {OS }}$ | $750 \mu \mathrm{~V}$ | Max |
| $\mathrm{A}_{\text {VOL }}$ | 500,000 | Min |
| CMR | 88 dB | Min |
| TCV $_{\text {OS }}$ | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | Max |

Guaranteed unity gain stability, capacitive load tolerance, and clean transient response make the OP-42 easy to use. ... with only 6 mA of supply current max.

## PMI's OP-42

## Guarantees

Fast Settling Plus DC Precision
load the parameters via the universal filter's $\mu \mathrm{P}$ interface from a host microprocessor.
The Filter Development System is an IBM PC-based system that includes an in-circuit emulator. Anyone who can define, via menus, the parameters of a filter can quickly test the filter in the target system.

## Noise remains a concern

Noise has always been a concern when evaluating switched-capacitor filters. As the noise goes up, the signal-to-noise ( $\mathrm{S} / \mathrm{N}$ ) ratio de-
creases. The output noise of EG\&G Reticon's $\$ 6.50$ (50) RF5609A sev-enth-order elliptic lowpass filter is 2.5 mV rms whereas the company's $\$ 5.25$ (50) RU5622A 8-pole universal active filter specs $240 \mu \mathrm{~V}$ rms. Linear Technology claims that the LTC1061 has a wideband rms noise level of less than $100 \mu \mathrm{~V}$ rms. With a maximum input voltage of 3 V rms and a wideband rms noise of $55 \mu \mathrm{~V}$ rms, the resulting $\mathrm{S} / \mathrm{N}$ ratio for the LTC1061 is 95 dB .

The total harmonic distortion (THD) provides a good indication of a device's linearity. The THD of


Fig 1-The noise of a chopper-stabilized op amp (a) is $10 \mu V$ p-p with $16 \mu V$ p-p switching spikes. The noise of a conventional OP-77 op amp (b) is on the order of $2 \mu V p-p$. For both cases, gain equals 1000.

## Switched-capacitor filters

Switched-capacitor filters exhibit the following advantages and disadvantages in comparison to conventional filters.
Advantages:

- Good corner frequency accuracy $(0.6 \%)$
- Good corner frequency stability $\left(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$
- Ease of design
- Small pc-board area
- Very low frequency $(<1 \mathrm{~Hz})$
- Low cost
- Monolithic implementation.

Disadvantages:

- High noise $(>10 \mu \mathrm{~V})$
- Large $\mathrm{V}_{\text {os }}(>100 \mathrm{mV})$
- Aliasing problems
- High THD
- Low corner frequency ( $<40 \mathrm{kHz}$ )
- Low voltage swing ( $<10 \mathrm{~V}$ p-p)
- Requirement for system-generated clock frequency
- Clock required for analog function
- Limited dynamic range ( $<95 \mathrm{~dB}$ )
- May need post-filtering.
switched-capacitor filters will increase with increasing input-voltage swing. As a result, increasing the maximum signal (and the $\mathrm{S} / \mathrm{N}$ ratio) also increases the THD. If your application requires that the THD be kept to a minimum, you must decrease the maximum input signal, which in turn decreases the $\mathrm{S} / \mathrm{N}$ ratio. The current consensus is that a $\mathrm{S} / \mathrm{N}$ ratio of about 80 dB results in a THD that's below the noise floor.

Unfortunately, the typical switched-capacitor filter also has an input offset voltage ( $\mathrm{V}_{\mathrm{OS}}$ ) of a few hundred millivolts. Linear Technology's $\$ 3.55$ (100) LTC1062 fifth-order lowpass filter does not have the offset problem because that filter actually operates outside the dc path.

## Chopper-stabilized op amps

Another application of switches and capacitors is the chopper-stabilized op amp (see box, "Chopperstabilized op amps"). Using switched-capacitor techniques, this amplifier continuously recalibrates the input in order to subtract the input offset voltage. This technique results in an initial offset voltage of $5 \mu \mathrm{~V}$ and a drift of $0.05 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. And you don't even have to trim to obtain these impressive offset specifications.

Of course noise plagues this application just as it does all the others, and it limits the dynamic range. Fig


Fig 2—The 1/f noise of a chopper-stabilized op amp actually decreases at low frequencies, where a conventional op amp's noise increases at a 3-dB/octave rate.

1 shows the noise from a precision monolithic op amp and the noise from a chopper-stabilized op amp. However, the chopping process actually reduces noise for the very low-frequency ranges. Fig 2 shows that the $1 / \mathrm{f}$ noise of a chopper stabilized op amp at very low frequencies does not follow the standard $3-\mathrm{dB}$ / octave increase.

Chopper-stabilized op amps do not have very fast settling times or overload recovery time because they sample the signal at a rather low rate (around 400 Hz ). The output
will approach the final value rather quickly and then step to the final value at the sample rate.

The chopper-stabilized op amp has a very long overload recovery time. If a chopper stabilized op amp reaches saturation, the external capacitors are driven to a supply rail, and the time it takes the capacitors to recover is usually in the hundreds of milliseconds. The overload recovery of a conventional op amp will be less than $10 \mu \mathrm{sec}$.

Chopper-stabilized op amps have generally required external capaci-

## Chopper-stabilized op amps

When compared to monolithic op amps, chopper-stabilized op amps stack up like this:

## Advantages:

- Low Vos drift $\left(0.05 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$
- Low initial $\mathrm{V}_{\text {OS }}(5 \mu \mathrm{~V})$
- No testing needed
- No trimming required
- Low noise at low frequency.

Disadvantages:

- Higher noise
- Limited dynamic range
- External capacitors required
- Slow settling times
- Poor overload recovery ( $>100 \mathrm{msec}$ ).


## Switched-capacitor voltage converters

Switched-capacitor voltage converters have the following advantages and disadvantages in comparison with switching regulators.
Advantages:

- Ease of design
- Low cost
- Small size
- No inductive spikes.

Disadvantages:

- Low output current
- Unregulated output.


## Switched-capacitor instrumentation amplifiers

In comparison with conventional instrumentation amplifiers, switched-capacitor instrumentation amplifiers reveal the following characteristics: Advantages:

- 120-dB CMRR to 20 kHz
- Stable over time, temperature range
- No adjustment for high CMRR
- Low cost, no precision components.

Disadvantage:

- Low frequency ( $<15 \mathrm{~Hz}$ ).
tors on the pe board. However, some devices, like Maxim's $\$ 5.65$ (100) MAX 430/432, now have the capacitors within the package. The MAX 430/432 has the added advantage of working on $\pm 15 \mathrm{~V}$ instead of the more standard $\pm 5 \mathrm{~V}$. Also, it uses the standard 8-pin op-amp configuration, so you can replace an existing amplifier with a chopper-stabilized version without modifying your pe board.


## Making a negative supply

Ease of design is a major advantage when you compare a switchedcapacitor voltage converter to a switching-regulator design (see box, "Switched-capacitor voltage converter") because the latter requires the use of inductors or some form of magnetics. No inductors means less noise. The inductors create spikes when switched, and these spikes are typically noisier than those created by switching capacitors. Low cost and small pc-board real estate are also big pluses.

The main problem with switchedcapacitor design is the low amount of output current it produces. You can use Intersil's $\$ 1.40$ (100) ICL7660 to supply 20 mA , for example, but the output will only be -4 V -instead of -5 V -because the output won't be regulated. The Maxim MAX $680+5 \mathrm{~V}$ to $\pm 10 \mathrm{~V}$ Voltage Converter ( $\$ 2.16$ in 100 s) creates a dual supply from a single 5 V source, but it too is unregulated.

Linear Technology's $\$ 2.95$ (100) LTC1054 switched-capacitor voltage converter is a monolithic bipolar converter with a regulator. It's pin compatible with the ICL7660 and can supply 100 mA on the negative rail. The LTC1054 also includes a 2.5 V bandgap reference and an error amplifier. If you want a regulated negative output, you can provide two external resistors for feedback from the output to the error amplifier.

Among the many other applications of switched capacitors, Linear Technology's \$2.95 (100) LTC1043

## RAPID SYSTEMS ANNOUNCES PC-BASED, REAL-TIME SPECTRUM ANALYSIS!



Finally, a complete line of PCbased, real-time spectrum FFT Spectrum Analyzers for all your digital signal processing requirements. No programming required!

Our new Spectrum Analyzers utilize a $20 \mathrm{MHz} \mathrm{TI} / \mathrm{TMS} 32010$ digital signal processing chip with unique hardware address generation for fast spectrum computation. Simply plug one of our new Spectrum Analyzer Peripherals into your PC, connect your signal source, slip in the software disk, and you're ready to run real 1024-point FFT spectrums at 5 to 12 times a second, depending on your PC configuration.
Our R360 Spectrum Analyzer
Samples 4 Channels Simultaneously - Only \$2995.

The R360 front end has 4500 KHz analog-to-digital converters, allowing 4 separate and individual channels to be captured or sampled at the same time.

Large Buffers And A Programmable Gain Amplifier For Each Channel.

The R360 offers the benefit of extremely large buffer size ( 32,760 eight bit words) for 4 -channels. The total data buffer size is 128 K . The user can view 4 channels simultaneously.

In addition, programmable gain offers 100db of input signal resolution from 1 mv to $512 \mathrm{v} \mathrm{p}-\mathrm{p}$.

## Unique Software Features.

The R360 provides completely turnkey spectrum analyzer software:
$\square$ Spectrum averaging
$\square$ Print spectrums
$\square$ Self calibration by channel
$\square$ Triggering: Digital/Analog
$\square$ Linear or log amplitude and frequency scale (auto-ranging in linear scale)
$\square$ Digital scope data display
$\square$ Sample rates from . 1 Hz to 500 KHz
$\square$ Amplitude and frequency cursor
$\square$ Switch between time and frequency displays using one function key
$\square$ Label spectrums
$\square$ Save/retrieve spectrums

## Plus, The Spectrum Analyzer

 Features You Expect.$\square$ FFT window types: Hanning and rectangular
1 Meg ohm 30pf input impedence
BNC input connectors
AC or DC coupling of the inputs
Diode protected inputs
250 KHz bandwidth in all gain ranges
Input protection to $+/-250$ volts Software selectable gain ranges from $10 \mathrm{mv} /$ div to $20 \mathrm{v} /$ div
$\square$ Full analog triggering with analog trigger input BNC
$\square$ Trigger adjust potentiometer

## High Performance Test and Measurement Instruments Controlled By PCs.

Rapid Systems Test and Measurement PC Products are designed, manufactured and tested to be ready to go, the minute you receive them.
Plug a Rapid Systems Peripheral into your personal computer, slip in the disk, touch one button and you're ready to work. It's that simple and easy to use.


For your free copy of the new Rapid Systems catalog, to order, or for further information, call or write Rapid Systems, 433 N. 34th St., Seattle, WA 98103. (206) 547-8311. Telex: 265017UR.

## RAPID SYSTEMS


N A SERIES


FEATURES:

## SSI 567 SERVO DEMODULATOR

- Servo demodulation for dedicated surface servo systems
- Di-bit quadrature servo pattern
- PLL synchronization


## SSI 568 SERVO CONTROLLER

- Servo control for dedicated surface servo systems
- Quadrature servo pattern
- Linear velocity control loop
- Programmable oftset and gain control
- Microprocessor bus compatible interface

SSI 569 SERVO MOTOR DRIVER

- Voice coil servo motor predriver
- Compatible with complementary power FETS
- Bridge output driver configuration
- Automatic head retract and spindle motor brake command in the event of power supply failure

Now, with Silicon Systems new Servo Chip Set, HDD designers have the means to provide fast, precise, head positioning in their high performance hard disk drives.
The new chip set provides superior performance and features lower power dissipation, reduced board space, and lower cost than alternative design approaches. With its high level of integration, the set includes all the functional building blocks needed in the servo channel, and it is easily controlled via the microprocessor interface.
For more information, contact:
Silicon Systems, 14351 Myford Road,
Tustin, CA 92680
Phone: (714) 731-7110, Ext. 575.
switched-capacitor building block provides you with an instrumentation input that realizes a $120-\mathrm{dB}$ CMRR to 20 kHz (see box, "Switched-capacitor instrumentation amplifiers"). This ratio is stable over time and the full temperature range and requires no adjusting to achieve the high CMRR. Compared to the standard multiple-resistor in-strumentation-amplifier design,
this approach is less expensive because no precision components are needed and no trimming is required. Yet the signal bandwidth of this device is only 10 or 15 Hz , so it's best used for dc measurements.

National Semiconductor's $\$ 4.20$ (100) LMC669 auto-zero circuit allows you to reduce the $\mathrm{V}_{\text {os }}$ on any other device. This feature lets you take advantage of the characteris-


Fig 3—The LMC669 auto-zero circuit from National Semiconductor corrects the $250-\mathrm{mV}$ offset of an MF-6 switched capacitor filter. The $V_{\text {os }}$ of most inverting systems can be corrected in this manner.

## For more information . . .

For more information on the switched-capacitor ICs described in this article, contact the following manufacturers directly or circle the appropriate numbers on the Information Retrieval Service card.

| Crystal Semiconductor Corp | Intersil Inc | Maxim Integrated Products |
| :--- | :--- | :--- |
| 2028 East Saint Elmo Road | 10600 Ridgeview Ct | 510 N Pastoria Ave |
| Austin, TX 78760 | Cupertino, CA 95014 | Sunnyvale, CA 94086 |
| (512) 445-7222 | (408) 996-5000 | (408) 737-7600 |
| TWX 910-874-1352 | TWX 910-338-0171 | Circle No 732 |
| Circle No 728 | Circle No 730 |  |
| EG\&G Reticon |  |  |
| 345 Potrero Ave | Linear Technology Corp | National Semiconductor |
| Sunnyvale, CA 94086 | 1630 McCarthy Blvd | 2900 Semiconductor Dr |
| (408) 738-4266 | Milpitas, CA 95035 | Santa Clara, CA 95052 |
| TWX 910-339-9343 | (408) 432-1900 | (408) 721-5000 |
| Circle No 729 | TLX 4993977 | TLX 172139 |
|  | Circle No 731 | Circle No 733 |

## MEW FROM SIICON SYSTEMSA SERVO CIIP SF FOR HIGH PFRFORMANCF IDD's!




Silicon Systems now introduces the SSI Servo Chip Set. It is a 3-chip servo set for precise head positioning in the new high-performance hard disk drives. This is just the latest development in the company's program for the full integration of disk drive electronics.

The new set consists of the SSI 567 Servo Demodulator, which provides servo demodulation for dedicatedsurface servo systems; the SSI 568 Servo Controller, which provides servo control; and the SSI 569 Servo Motor

Driver, which is a voice coil servo motor predriver that is compatible with complementary power FETS. The chip set includes all the functional building blocks required in the servo channel, and is easily controlled via the microprocessor interface.

This chip set will break down major barriers to entry into the development of high performance hard disk drives. With its high level of integration, it provides superior performance and features for lower power, reduced board
space, and lower cost.
For more information on the new SSI Servo Chip Set and the other exciting product families in the complete ESDI and SCSI Chip Sets for HDD and FDD disk drive electronics, contact Silicon Systems today.

Silicon Systems, 14351 Myford Road, Tustin, CA 92680. Phone: (714) 7317110, Ext. 575.


CIRCLE NO 29

## UPDATE

tics of any device with substantial reduction of its $\mathrm{V}_{\mathrm{OS}}$. For example, Fig 3 shows a method of reducing the $\mathrm{V}_{\text {os }}$ of a switched-capacitor filter. You can only use the LMC669 in an inverting configuration.

One inherent limitation of most switched-capacitor ICs lies in the CMOS technology with which they're built. Bipolar is much more rugged than CMOS, in terms of resistance to electrostatic discharge as well as resistance to the effects of radiation.

Although you will always find a place for the conventional bipolar linear devices, manufacturers are using switched-capacitor technologies to create other options. They are beginning to make new components available that are stable and reproduceable, require no trimming, cost less, and could prove easy to include in your next design.

EDN

## References

1. Cormier, Denny, "Programmable switched-capacitor filter ICs cut component count in many filter types," EDN, June 26, 1986, pg 71.
2. Lacanette, Kerry, "Universal switched-capacitor filter lowers part count," EDN, April 3, 1986, pg 139 .

Article Interest Quotient
(Circle One)
High 509 Medium 510 Low 511

# GE/RCA Silicon-on-Sapphire BORN TOSURVIVE 

## Why CMOS/SOS is the ideal rad-hard technology.

If you're designing aerospace or strategic military systems, CMOS/SOS should be your choice. That's because the sapphire substrate gives you totally isolated $n$ and $p$ devices, for outstanding radiation-hardness.

CMOS/SOS is virtually latchup free under transient radiation.

It has extremely high tolerance to single event upset (SEU) caused by radiation-for
example, SRAMs typically have SEU of $2 \times 10^{-9}$ errors/bit/day. SOS offers a very high total dose tolerance: all the way from 100 K Rads to "MEGARAD" dosage.

When you want SOS performance, there's simply no substitute for GE/RCA. We invented both CMOS and SOS technology. And we have extensive experience in both radhard ICs and Class S screening.

## No one offers you a CMOS



## ASICs

Our CMOS/SOS standard cell family withstands total dose radiation of 100 K Rads (Si). It can be screened to Class S specifications.

You can choose from dozens of fully-characterized cells, to design ASICs to over 3,000 gates with die sizes up to 100,000 mils. ${ }^{2}$ And use proven, user-friendly design and testing software (our first-time success rate is over 90\%).

We offer a variety of packages, including dual in-line, flat packs, leadless chip carriers and pingrid arrays.

Your CMOS/SOS ASICs will be latch-up free, SEU tolerant, transient upset $>10^{10}$ Rads/second, and give you all the CMOS advantages, including low-power requirements, high noise immunity and wide operating temperature range.


## Logic

GE/RCA has long been the leader in High-Rel rad-hard logic, with the time-tested CD4000 series, with more than 100 functions, and total dose tolerance of $10^{6}$ Rads ( Si ).

Now we've got a new high-speed rad-hard logic series that's an outstanding drop-in, lowpower replacement for bipolar LS and ALS circuits. These circuits are as fast as ALS with only a fraction of the quiescent current.

For example, our new HCTS240 octal buffer has a quiescent current of only $5 \mu \mathrm{~A}$, SEU immunity, latch-up immunity, insensitivity to neutron irradiation, and a transient-upset rate $>10^{10}$ Rads/ second. It's available now in volume.

And we'll be introducing many new devices this year, including a 4 -bit counter, an octal buffer/line driver, a dual JK flip-flop and a hex inverter.

## broader line of rad-hard products.



## 1750A Processor

When Rockwell needed super-reliable components for their 1750A processor (used in the new small ICBMs), they turned to us.

We responded with ASICs that did the job: the MIL-STD-1750A embedded processor.

The processor has speed $>700$ KOPS (dias mix). CPU uses six LSI logic chips implemented with our standard cells. And it's in 132-terminal flat packs.

Most important, it meets the critical requirement of rad-hard survivability for strategic weapon systems, the most stringent application that exists. And this processor is available for your programs as well.

## EPIC chip set

This CMOS/SOS Emulating and Programmable IC set can be used to implement new architectures or emulate existing ones, like a 1750A processor.

It consists of an 8-bit-slice processor, controllers, I/O devices and ROMs, giving you complete design versatility.


## 16 K RAMs

We're delivering rad-hard 16 K static RAMs, screened to Class S, in high volume.

These $16,384 \times 1$ RAMs are latch-up free; have SEU of $2 \times 10^{-9}$ errors/bit/day; a transient upset rate $>10^{10}$ Rads/second; and total dose tolerance $>100 \mathrm{~K}$ Rads (Si).

Add to this access time of $125 \mathrm{~ns}(80 \mathrm{~ns}$ typical) at $25^{\circ} \mathrm{C}$ (post-RAD access of 150 ns ), and the wide CMOS operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and you can see why we're producing these RAMs as fast as we can.

We also offer $4096 \times 1$ and $1024 \times 4$ rad-hard SOS CMOS static RAMs, which are being qualified to M38510 Class S.

So if you need rad-hard memories, or any other rad-hard devices, there are only three things you need to remember: CMOS/SOS; GE/RCA - the technological leader; and our toll-free number 800-443-7364, extension 18.

# 50,000 Gates <br> At0.7 Nanoseconds. 

Toshiba's process technology has made us the world's leading supplier of CMOS devices. From this experience comes the capability to build a 50,000 gate ASIC. And from Toshiba's manufacturing capabilities comes the volume production to meet your smallest or greatest needs.

These new Toshiba "Sea of Gates" Compacted Arrays'" provide high packing density for more effective silicon utilization and ultra-high speed. And they are

| TOSHIBA. THE POWER IN GATE ARRAYS. |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | 3 MICRON <br> CHANNELLED <br> ARRAY | 2 MICRON <br> CHANNELLED <br> ARRAY | 1.5 MICRON <br> CHANNELLED <br> ARRAY | SEA OF <br> GATES <br> COMPACTED <br> ARRAY |  |
| SERIES | TC15G | TC17G | TC19G | TC110G |  |


available in 5 base arrays with usable gates from 15,000 to 50,000 .

This new family is compatible with Toshiba's existing channelled array families, using compatible macrocell libraries and CAD software. If you are working on advanced products - or working to advance existing products, talk to Toshiba at one of our conveniently located Design Centers. We're leading the way. Toshiba. The power in gate arrays.

[^7]
# RAM\&ROMMemory InCMOSASICs. 

Now add custom-built memory to your standard cell designs. Add ROM in various word and bit combinations up to 16 kbits. Add RAM in word and bit configurations up to 4 kbits.

Based on Toshiba's proprietary 2 -micron, doublemetal CMOS process, this new series of devices is compatible with existing and future Toshiba standard cell and gate array families.

These advanced devices integrate up to 10,000 gate equivalents with typical speeds of 1.5 nanoseconds for a loaded 2 -input/2-output NAND gate.

Look to Toshiba for

| TOSHIBA. |  |  |
| :--- | :--- | :--- |
| THE POWER IN STANDARD CELLS. |  |  |
| SERIES | TC2ISC | TC22SC |
| GATES | MAX. 10K | MAX. 10K |
| CAD | VLSI <br> CAD-I | VLSI <br> CAD-IA |
| DESIGN <br> RULE | $2.0 \mu \mathrm{~m}$ | $2.0 \mu \mathrm{~m}$ |
| SPEED | 1.5 ns | 1.5 ns |
| MACRO <br> FUNCTIONS | TC17G <br> Gate Array <br> MACRO <br> Cell | TC21SC <br> MACROs, <br> plus: <br> RAM 4K <br> ROM 16K <br> Functional <br> MACROs <br> 74 Series |
| AVAILABILITY | NOW | NOW |

All Si-Gate CMOS double layer metal.
for the manufacturing strength that means unmatched production capability. For complete details, call your Regional Sales Manager at one of Toshiba's Regional Sales Offices:
NORTHWESTERN: San Jose, CA (408) 244-4070.
SOUTHWESTERN: Newport Beach, CA (714) 752-0373. NORTH CENTRAL: Chicago, IL (312) 945-1500.
SOUTH CENTRAL: Dallas, TX (214) 480-0470.

NORTHEASTERN:
Burlington,
MA (617) 272-4352. SOUTHEASTERN: Atlanta, GA (404) 493-4401. the newest advances in custom LSIs and


# Beware of subtle electrical, thermal differences between through-hole components and SMDs 

Charles H Small, Associate Editor

Component manufacturers are shipping new surface-mount-technology (SMT) versions of old, existing through-hole components under the older parts' spec sheets, reflecting the needs of component and manufacturing engineers, not design engineers. As SMT reaches the R\&D lab, design engineers will have to pay attention to some subtle, yet important, electrical and thermal differences between equivalent SMT and through-hole components or risk unforeseen problems with their designs. Design engineers can't afford to ignore SMT forever because many new, high-performance components are available only as surface-mount designs.

Although the engineering community has heard much about SMT and the difficulties the technology presents to pc-board designers and manufacturing and test engineers, little education has been directed toward design engineers. Tables 1 and 2 list the measured parameters of equivalent through-hole and SMT packages.

Component makers aren't certifying the newly repackaged SMT components to existing specs in order to deceive anyone. Component and manufacturing engineers need parts that conform to in-house qualityassurance standards as closely as possible. Also, SMT components aren't easy to characterize because their small physical geometries and thermal mass tax existing measurement techniques.

The good news is that because of their smaller size, SMT components have less lead inductance and lead-to-lead capacitance than equivalent through-hole parts. Consequently,


Not all components change when designed into SMT packages. These relays, for example, have identical mechanical and electrical specs to their through-hole counterparts. (Photo courtesy Omron)

SMT components have faster rise times and exhibit less ringing than do their through-hole counterparts.

The bad news is that because of their smaller size, SMT components have poorer thermal performance than through-hole parts. Active SMT devices, for example, use smaller lead frames and less-massive pins. Consequently, an active SMT device cannot conduct heat out as well as a DIP can.

## Designers ignored

Presently, most of the action in SMT revolves around pc-board layout and manufacturing because

SMT means new production machinery, layout standards, and test procedures. SMT soldering methods subject components to a higher degree of thermal stress than throughhole components. Most component engineers are intent on certifying packaging that suits automated assembly and that will withstand soldering and cleaning. There are three factors, however, that are propelling the electronics industry toward SMT-smaller products, faster circuits, and automated assembly-and these first two factors also affect design engineers.

Until component engineers com-

# Surface mounted components do a lot more than merely reduce size 

Today's demand for smaller and smaller electronic systems has fostered the creation of a large number of surface mounted chip components. This has resulted in the more efficient utilization of available PCB space with the net result of vastly reduced product size. That's the obvious advantage of surface mount. But there's more than just the obvious.

## Improved electrical performance:

 Smaller, leadless components with shorter interconnections result in reduced stray capacitance and lower inductance allowing much faster operating speeds, faster rise times and higher frequency response.Lowered manufacturing costs: Significant savings are achieved through elimination of the necessity for drilling
and plating thru holes in PCB's and by reduction in the overall PCB size and number of layers required.
Automated assembly: Surface mounted components permit the use of the latest automated assembly techniques leading to greater product consistency, higher reliability, better yields and a faster production capability.
Standardized designs: Component and packaging standards reduce product design efforts.
Shock and vibration resistance:
Due to their low mass, small size, and strong solder interconnects, surface mounted components have exceptional resistance to shock and vibration.

Product synergism: With a wide range of surface mounted configurations now available-ceramic capacitors, ceramic trimmer capacitors, fixed resistors, trimming potentiometers, inductors, ceramic resonators and ceramic filters-problems resulting from the integration of leaded and surface mounted devices have been significantly reduced.
To find out more about surface mounted components, write to Murata Erie North America, Inc., 2200 Lake Park Drive, Smyrna, GA 30080 or call 404-433-7878.


MURATA ERIE NORTH AMERICA, INC.

## TECHNOLOGY UPDATE

plete the monumental job of thoroughly recharacterizing SMT versions of through-hole components, design engineers will have to investigate the performance of SMT components themselves before attempting an SMT-based design. For instance, component engineers recommend that design engineers request reliability data derived from MIL-spec testing, even if a design isn't destined for installation in a military system. The MIL-spec humidity tests are particularly enlightening. Because of the thermal stress that SMT devices encounter during soldering, the packages are subject to cracking. Devices lacking in hermeticity, when tested under high-humidity ( $85 \%$ ) conditions, will quickly fail.

## Thermal skills are lacking

Design engineers have never been as good at thermal analysis as they have been at electrical analysis. SMT will only make this situation worse. Computers will not be of much help at first because existing thermal-analysis software isn't set up for SMT components.

SMT designs will perforce pack more components into a given volume. Industry experts estimate that even the least-dense SMT design will be twice as dense as the same design executed with through-


SMT components promise smaller, faster circuits, but a host of subtle spec differences may trip up the unwary design engineer faced with converting through-hole designs to SMT. (Photo courtesy Silicon General)
hole components. Further, SMT components will probably run at higher speeds than ever before.

The greater density and higher speeds of an SMT design, coupled with the relatively poorer thermal performance of SMT packages vs through-hole designs, means that design engineers will have to do more thorough thermal testing of their SMT designs at the prototype stage than they have in the past. Even when recasting an existing through-hole design for SMT, designers may opt to substitute lowpower CMOS parts for bipolar.

| TABLE 1-14-LEAD PACKAGE CHARACTERISTICS <br> (14-LEAD DIP VS 14-LEAD SO*) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R (m) |  | L ( nH ) |  | C (pF) |  |
|  | SO | DIP | So | DIP | So | DIP |
|  | 1.46 | 25 | 1.69 | 10.72 | 0.203 | 0.574 |
|  | 0.83 | 17 | 1.23 | 7.87 | 0.089 | 0.381 |
|  | 0.22 | 12 | 0.56 | 5.54 | 0.081 | 0.224 |
|  | 0.22 | 6 | 0.42 | 3.59 | 0.079 | 0.229 |
|  | 0.21 | 13 | 0.48 | 5.5 | 0.088 | 0.381 |
|  | 0.72 | 18 | 0.88 | 6.8 | 0.224 | 0.585 |
|  | 1.46 | 23 | 1.81 | 10.62 | 0.141 | 0.417 |
|  | 1.46 | 24 |  |  | 0.222 | 0.588 |
|  | 0.83 | 16 |  |  | 0.103 | 0.391 |
|  | 0.35 | 14 |  |  | 0.074 | 0.228 |
|  | 0.23 | 6 |  |  | 0.079 | 0.226 |
|  | 0.22 | 13 |  |  | 0.079 | 0.382 |
|  | 0.74 | 18 |  |  | 0.209 | 0.582 |
|  | 1.45 | 24 |  |  | 0.143 | 0.385 |
| TOTAL $=$ |  | 229 | 7.07 | 50.64 | 1.814 | 5.573 |
| PER PIN AVG $=$ | 0.74 | 16.36 | 1.01 | 7.23 | 0.13 | 0.4 |
| *SO = SMALL-OUTLINE PACKAGE |  |  |  |  | RTESY: | ROLA |

Power-supply designers report, for example, that power-handling components having a built-in ther-mal-shutdown feature may cycle on and off much faster than expected. The culprit here is the SMT powerhandling device's lower thermal mass. A short-circuited regulator in a TO-3 package might take a second or more to cycle on and off. The SMT version of the same regulator might cycle on and off quickly enough to generate an audible tone when overloaded.

Beyond the obvious problems of dissipating the heat associated with the power-handling components, power-supply designers may find unwanted spurious oscillations because the parasitic capacitance and inductance associated with throughhole parts and through-hole pc boards no longer exists. Such designers will have to be especially careful as they switch from throughhole to SMT designs.

Fortunately, not all specs necessarily have to change when a part goes from a through-hole design to an SMT package. Equivalent through-hole and SMT digital devices have the same specifications for setup and hold times and fanout, for example.

On the other hand, access times

## UPDATE

for digital SMT parts are shorter than for their through-hole counterparts, and bandwidths for SMT analog devices are higher. Surfacemount versions of existing parts tend to run at their spec sheets' maximum speeds rather than at typical speeds. This greater performance can be a mixed blessing, particularly when adapting an existing design to SMT. In such a case, a designer might find his circuit responding to glitches or race conditions that previously didn't cause trouble.

Passive components lend themselves to SMT design. Designers working with hybrid circuits have long enjoyed the superior performance of chip capacitors and resistors, and now these components suit pc-board applications. SMT capacitors and resistors depart less from their ideal models than do throughhole components. For example, SMT capacitors exhibit less equiva-lent-series inductance and equiva-lent-series resistance (ESL and ESR) compared with through-hole components. SMT resistors have lower inductance as well and come in handier, multiple-device packages.

Among passive components, only connectors present a problem to designers. Design engineers are just becoming aware of the deleterious ground-shift effect that a connector's inductance can have on the integrity of high-speed bus communications (see "Simple solution cures glitches on high-speed buses," EDN, April 30, 1987, pg 173).

Surface-mount designs threaten to increase both the number of I/O lines on a given board and the speed of the board's signals. The increased


When recasting an existing through-hole design to an equivalent surface-mount design, designers shouldn't assume that the new version of their design will work just like the old one. (Photo courtesy Vitelic Corp)
speed and density of surface-mount interconnections poses a challenge that SMT-connector designers must meet if their connectors are to maintain the controlled impedance necessary for high-speed buses.

## Switches survive

Electromechanical components have made the switch to surfacemount technology virtually unchanged electrically and mechanically. SMT DIP switches, for example, are still on 100 -mil centers. SMT relays have exactly the same design as through-hole versions. Toggle switches, too, remain unchanged.
The electromechanical industry has been in the process of reducing the size of electromechanical components for some time, but the transition to SMT is unlikely to initiate any further accelerated shrinkage for a couple of reasons.

TABLE 2-40/44-LEAD PACKAGE CHARACTERISTICS (40-LEAD DIP VS 40-LEAD PLCC*)

| R $(\mathrm{m} \Omega)$ |  |  |  | L(nH) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PLCC | DIP | PLCC | DIP | PLCC | DIP |
| MIN | 3 | 4 | 3.2 | 1.4 | 0.1 | 0.1 |
| MAX | 6 | 7 | 3.5 | 19.1 | 0.3 | 3.0 |

*PLCC = PLASTIC LEADED CHIP CARRIER
(COURTESY: NATIONAL SEMICONDUCTOR)

First, the reliability of a mechanical component decreases as it gets smaller. Also, a switch that's designed for the human hand to operate can't shrink beyond a certain point or its design will be ergonomically unsound. Although electronics parts are shrinking, the human hand is not.

Further, switches, like relays, must often meet isolation and volt-age-withstand specs. The dielectric constant of air and the switches' and relays' insulating materials determine the physical spacing of the devices' contacts. Switch makers are developing SMT switches with contacts on SMT spacings rather than the old through-hole spacings, but these switches aren't available yet.

Inductors in SMT packages are becoming available. Like electromechanical components, inductors have made the transition to SMT virtually unchanged in electrical performance. The only trouble SMT inductors present is possible unwanted cross-coupling from closely spaced components.

## Article Interest Quotient (Circle One)

High 515 Medium 516 Low 517

## IS SCOPP SETUP A SOURCE OF DELAY?

The Tek 2465A with AUTO SETUP is the time-saving solution. See up to four waveforms on-screen at the touch of a button. Your display is triggered and scaled automatically, without having to adjust a single knob. Add other standard features such as 350 MHz probe-tip bandwidth, $2 \mathrm{mV} /$ div sensitivity and auto trigger level-all in a scope made for solving tough problems in analog design. It makes troubleshooting trou-ble-free!

## CUT IT OUT!

$\square$ Please send me your free videotape introduction, "The 2445A/2465A Family: From Performance to Productivity."
$\square$ Please send me your free 22-page brochure.
$\square$ Please have a Tek representative get in touch with me as soon as possible to arrange a demonstration.

Yes! I want a closer look at the Tek 2445A/2465A Family.

## Name

$\qquad$

Company

## Address

| City | State | Zip |
| :--- | :--- | :--- |
| $\left(\begin{array}{ll}\text { Phone } & \\ \hline\end{array}\right.$ |  |  |

## SCOPES CUT OUT FOR YOUR KIND OF WORK.

## Accurate measurements, accu-

 rately interpreted. The 350 MHz 2465A builds on proven, industrystandard high performance. You can easily measure pulse parameters and frequency with on-screen cursors. Full bandwidth is maintained at $2 \mathrm{mV} /$ div sensitivity to monitor lowamplitude signals such as noise and ripple with full fidelity.You can make timing measurements with 20-ps resolution at sweep speeds to $500 \mathrm{ps} /$ div. And trigger on 500 MHz signals from any one of four channels or on four asynchronous channels. Dual, delaying time bases mean precise measurements on complex waveform details.

Measurement options, extended capabilities. For specialized performance requirements, five combinable enhancements are available - a GPIB interface, digital multimeter, counter/timer functions with enhanced triggering, 17-bit word recognition and video measurement capabilities.
Three multiple-option packages, the 2465A Special Editions, are con-

| Key Features | 2465A DV | 2465A DM | 2465A CT | 2465A | 2445A |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Probe Tip <br> Bandwidth | 350 MHz | 350 MHz | 350 MHz | 350 MHz | 150 MHz |
| No. of Channels | 4 | 4 | 4 | 4 | 4 |
| Horizontal <br> Accuracy | $2 \%$ <br> $\left(.001 \%^{*}\right)$ | $2 \%$ <br> $\left(.001 \%^{*}\right)$ | $2 \%$ <br> $\left(.001 \%^{*}\right)$ | $2 \%$ <br> $\left(.001 \%^{*}\right)$ | $2 \%$ <br> $\left(.001 \%^{*}\right)$ |
| Max. Sweep <br> Speed | 500 psec | 500 psec | 500 psec | 500 psec | 1 nsec |
| Vertical Sensitivity | $2 \mathrm{mV} /$ div | $2 \mathrm{mV} /$ div | $2 \mathrm{mV} /$ div | $2 \mathrm{mV} /$ div | $2 \mathrm{mV} / \mathrm{div}$ |
| Trigger Frequency | 500 MHz | 500 MHz | 500 MHz | 500 MHz | 250 MHz |
| GPIB | Standard | Standard | Standard | Optional | Optional |
| Counter/Timer/ <br> Trigger/Word <br> Recognizer | Standard | Standard | Standard | Optional | Optional |
| Digital Multimeter | Standard | Standard | Not <br> Available | Optional | Optional |
| Video Trigger | Standard | Not <br> Available | Not <br> Available | Optional | Optional |
| Probes | 4 | 4 | 2 | 2 |  |
| Warranty | 3 years on parts and labor, including CRT |  |  |  |  |

*with Counter/Timer/Trigger
figured for specific application areas at a significant savings over the separately ordered options.
All models come with Tek's comprehensive three-year warranty on labor and parts, including the CRT.

Get the full story! Return the reply card to Tek today. For a handson demonstration, call your Tek Sales Engineer.

# "I Can desicn it. BUT CAN THEY BULLD IT?" 



# Additive Surface Mount Circuits: we've bridged the gap between design and production. 

With Additive SMC's, you not only get the greatest design flexibility you've ever had, but your production department gets ease of assembly, cost-effectiveness and the highest first-pass yield of any circuit board in use today! The reasons are found in Additive SMC's basic construction, with these exclusive features:

1. Near-flush surface provides trouble-
free glueing, placement and soldering of all surface mount devices.
2. Hi-rel micro-vias ( $0.010^{\prime \prime}$ diameter min .) permit routing density well beyond conventional capabilities.
3. Uniform, permanent Solder Mask Over Bare Copper assures complete encapsulation and easy cleaning.
4. Permanent dielectric used to define lines/spaces allows the highest density circuitry available (down to $0.003^{\prime \prime}$ )
5. Accurately registered one-between ( 7 mil lines) or two-between (4 mil lines)

PLCC pad centers give the highest circuit routing available while avoiding assembly problems.
6. Micro-socket ${ }^{\text {TII }}$ soldermask eliminates pad to pad solder bridging during solder paste reflow.
These features assure the ability to assemble the highest pin count plastic


ADDIIVE PRODUCTS DMISION KOLLMORGEN CORPORATION
P.O. Box 700 Aquebogue, NY 11931

516-722-4100 Fax: 516-722-4154
CIRCLE NO 19
EVERY ADDITIVE PRODUCT
IS A PLUS FOR YOU
leaded chip carriers used today, making Additive SMC's the first choice of design engineers and their production departments for every application.
Send for complete information on Surface Mount Circuits or other Additive Products.


## Thnee months



## Compiled Cell Custom from S-MOS saves you valuable ASIC design time.

With S-MOS' new Compiled Cell Custom program, you can cut up to three months from your custom IC design cycle.

Simply by pressing three buttons. C.C. Custom automates the design process by combining S-MOS advanced LADS software with Tangent's Tancell." The program allows you to create new designs based on standard
cells, our megacells, your megacells or any combination.

You can mix and match more than 300 standard macrocells simply by doing the schematic capture and simulation steps that you would do for a gate array.

The circuit is then laid out and routed automatically at our design center. The system is timing driven, so
new user-defined macrocells will match their simulations. The first time and every time.

With a full custom design, you typically have to wait half a year for the first chip samples. C.C. Custom can do it in 12-14 weeks with NRE charges normally associated with standard cells. Or about half what a full custom would cost.

So you get your products to market faster and more economically.

Since we produce our chips on the 1.5 micron line of our affiliate,

## or three buttons.



DF4
Seiko Epson, you will also benefit from higher-speed operation and virtually nonexistent failure rates. Seiko Epson is one of the world's most automated and reliable CMOS manufacturers.

If you'd rather press three buttons than spend three additional months designing circuits, call us. (408) 922-0200.

S-MOS Systems 2460 North First Street San Jose, CA 95131-1002


CIRCLE NO 7

## DID YOU KNOW?

## EDN serves

 electronic engineers and engineering managers in more than 100 countries worldwide.

Mistronsom by

newsbrifys
DSP Board Fits IBM PC
nomen

```
Nit somanome
```



Bingex comier
moncon


HOT NEWS OF PRODUCTS, TECHNOLOGY, AND CAREERS

For $\$ 4,395$ you get flat RF power over $10 \mathrm{kHz}-$ 1000 MHz frequency coverage, comprehensive, low distortion modulation (AM, FM, and phase), and true non-volatile memory for 100 settings.
With a panel width of only $81 / 2^{\prime \prime}$ and weight, just $161 / 2$ lbs., it's ideal for bench or field use.
10 Hz resolution and 0.1 dB accurate level setting permits precise SSB measurements.
Easy to use controls provide fast data entry, and combined with memory sequencing, significantly reduce test times. Incrementing functions speed and simplify bandwidth and other receiver checks.
Costly attenuator repairs are avoided with built-in reverse power protection which is fail safe, even with supply off.
A talkerllistener GPIB option allows full programmable control of all functions in low cost ATE applications.
Call us to put a giant on your bench now.

## Marconi

 Instruments
## MARCONI INSTRUMENTS

 3 Pearl CourtAllendale, New Jersey 07401 Telephone: (201) 934.9050 West Coast: (714) 895-7182

# stinc In A Bndyc 

## Thomson-Mostek introduces the world's fastest FIFO.

From the company that set the standard for single-chip FIFOs, now comes yet another milestone in technology. Introducing the ThomsonMostek MK4505 BiPORT ${ }^{\text {TM }}$ FIFO-the first 15 ns FIFO in the world.

## Sync fast.

The MK4505 was designed specifically for high-performance applications. So you don't get stuck having to add extra registers and buffers, just to get it up to speed.

What you do get is $1.2 \mu$ full CMOS, singlepoly, double-level-metal process technology. A memory array constructed using our eighttransistor BiPORT memory cell. And a unique $1 \mathrm{~K} \times 5$ pipelined architecture that gives the MK4505 its incredible 15ns Access Time (Cycle Time 25ns).

For high performance like this, timing is everything. With its separate rising edgetriggered read and write clocks, the MK4505 assures that you can transfer data between two totally asynchronous systems with ease: Designed for use in applications where data is moving through the system on the leading edge of a clock, the MK4505 is dedicated to applications like digitized video and audio, image processing, A-to-D and D-to-A conversions, high speed data links, RADAR return sampling and fast bus watching.

The MK4505 is available in two versions: a Master (MK4505M) and a Slave (MK4505S). With the MK4505M, you get all the control signals necessary for reliable full speed, fully asynchronous width and/or depth expansion. Making the MK4505 cascadable to any depth, without a hodgepodge of extra logic taking up valuable space.

The MK4505M also gives you a very special feature not available in any other FIFO -a full complement of status flags, including Output Valid, Empty, Almost Empty, Half Full,

Actual MK4505 BiPORT FIFO Scope Trace Photograph


Almost Full, Full and Input Ready. So you know how much is-or isn't-available, before it's too late.

The Slave, MK4505S with dual write enable and dual read enable inputs, allows width expansion in an instant.

Finally - and even more incredible - is that, for all its high-performance capabilities, the MK4505 fits into one board-saving ultrathin 300 mil DIP. Proof that big things really do come in very small packages.
Sync again, IDT.
Of course, we don't claim to be the only FIFO manufacturer around. Just the best. And we've got the black-and-white facts to prove it.

|  | MK4505-25 | IDT 7202-35 |
| :--- | :---: | :---: |
| Cycle time | 40 MHz | 22 MHz |
| Access time | 15 ns | 35 ns |
| Almost full \& Almost empty <br> status flags <br> Free-running clock inputs <br> Separate read \& write <br> enable inputs | Yes | No |
| Package | Yes | No |
| Depth <br> Width <br> Width \& depth expandable <br> with no support logic | 300 Mil DIP | N00 Mil DIP |
| Fully authorized second <br> sourcing | 1024 | 1024 |

So if you're looking for a superfast, supersmart FIFO solution, get it in sync. With the MK4505 BiPORT FIFO from Thomson-Mostek. The people who also bring you the world's densest FIFO - the MK4503.

For more information on the MK4505, call or write Thomson Components-Mostek Corporation, 1310 Electronics Drive, Carrollton, Texas 75006, MS2205, 214/466-6836.


MK4505M Logic Symbol Diagram

## U.S. and Canadian

 Sales Offices
## Western Area

Santa Clara, CA 408/970-8585
Irvine, CA 714/250-0455 Woodland Hills, CA 818/887-1010
Seattle, WA 206/632-0245

Longmont, CO 303/449-9000
Scottsdale, AZ 602/998-1580
Tigard, OR 503/620-5517

Eastern Area:
Burlington, MA 617/273-3310
Mariton, NJ 609/596-9200

Huntsville, AL 205/830-9036
Liverpool, NY 315/457-2160
Poughkeepsie, NY 914/454-8813
Dublin, OH
614/761-0676
Greensboro, NC 919/292-8396
Norcross, GA 404/447-8386
Central Area:
Carrollton, TX
214/466-8844
Bloomington, MN 612/831-2322
Schaumburg, IL 312/397-6550
Austin, TX 512/451-4061

Canada:
Montreal, Quebec 514/288-4148
Brampton, Ontario 416/454-5252

## Semiconductor

Distributors
Add Electronics Advent Electronics All American Semiconductor Almac Electronics Corp. Almo Electronics, Inc. Dixie Electronics Future Electronics Greene-Shaw Hammond Electronics Integrated Electronics Corp.
ITAL Sales
Kierulff Electronics
Lionex Corp.
Marshall Industries
Nu-Horizons Electronics
Pioneer Technologies
Group
Pioneer-Standard
Quality Components
(Q.C.-SW)

Quality Components (Q.C.-SE)

ITT Multicomponents Schweber Electronics Schweber Electron
Solid State, Inc. Solid State, I
Zentronics
Zeus Components, Inc.


## OUR HYBRID ICs WORK THROUGH THCK AND THIN.

Count on our thin film/thick film hybrid ICs to work their best under some pretty tough conditions.
Like meager budgets.Tight tolerances. And insufficient board space.

The secret is our $T^{2}$ technology. A unique fabrication process that allows you to place critical components on thin film, active components on thick film, resulting in a single, space-saving package.

A technology that can easily handle capacitance ranges of 50 to $10,000 \mathrm{pF}$, at $600 \mathrm{pF} / \mathrm{mm}^{2}$ with positive temperature coefficients. Resistance ranges from 5 to $1,000,000 \Omega$, at $250 \Omega / \mathrm{sq}$. with negative temperature coefficients.CR products accurate to $\pm .1 \%$, stable to $0.01 / 10$ years. And all for less than the cost of thin film alone.
But along with saving you from a design crunch, our durable thin film/thick film hybrids save you from headaches.

Every one is built with our uncompromisingly reliable, face-to-face solder bump mounting technique, to minimize connection paths and hot spots.

Accelerated aging, with $100 \%$ testing, is standard procedure.

And fully operational samples, ready for prototyping, are yours in a brisk eight weeks.

If you'd like to put our 20 years of hybrid IC experience to work for you, write Fujitsu Components of America, Inc., 3320 Scott Boulevard, Santa Clara, California 95054-3197. Or call (408) 562-1000, for a complete list of local distributors and representatives.

Ask us to help you mix the best of thin film and thick film technologies.

Together we'll make an unbeatable combination.

## FUJITSU

COMPONENT OF AMERICA INC

# Semicustom linear arrays feature high-frequency vertical pnp transistors 

Because they incorporate vertical pnp transistors, the ALA semicustom linear arrays offer better high-frequency performance and faster speeds than similar arrays that have lateral pnp transistors. All semicustom linear chips use vertical npn transistors, but most chips also use lateral pnp transistors, which have far poorer high-frequency performance than do their vertical npn counterparts. Typically, the gain-bandwidth product ( $f_{T}$ ) of lateral pnp transistors is lower than that of vertical npn transistors by as much as two orders of magnitude4 MHz and 400 MHz are common values for lateral pnp and vertical npn transistors, respectively.

The ALA arrays, however, are fabricated in what the vendor calls a "complementary bipolar integrated circuit" (CBIC) process, which gives the npn and pnp transistors similar characteristics. These arrays are also designed on a grid system, which provides easier interconnections for the IC designer.

At present, this semicustom-array family has three members: the ALA200 UHF (12V) array, the ALA300/301 HV (90V) array, and the ALA400 general-purpose (30V) array. All three consist of uncommitted vertical npn and pnp transistors, MOS capacitors, and diffused and/or ion-implanted resistors. All the inputs and outputs have ESD protection. The company plans to introduce a fourth array, which will combine analog and digital functions, later this year.

The ALA200 UHF array is the family's highest performance member; it provides an $\mathrm{f}_{\mathrm{T}}$ of 4 GHz for the npn transistors and 2.5 GHz for the pnp transistors. The vendor typically fabricates the array with


The ALA200 UHF linear array is divided into 12 modules: eight standard, two power, one input, and one trim. Each standard module contains 12 npm and seven pnp transistors, as well as 84 implanted resistors. The other modules contain similar quantities of components, which vary slightly for each module. The array is laid out on a grid system, which facilitates the interconnection of components.
dual-layer or thick metal, but singlelayer metal is available by special request. The top and bottom metal layers have a sheet resistance of $<0.03 \Omega /$ square and a current-carrying capacity of 2 mA per micron of metal width. The standard $10-\mu \mathrm{m}$ top and $6-\mu \mathrm{m}$ bottom metal lines are capable of carrying a maximum of 20 mA and 12 mA dc , respectively. For applications in which higher dc currents must be carried, a thick gold layer is available with a sheet resistance of less than $0.01 \Omega$ /square and a current-carrying capacity of 14 mA per micron of metal width.
The chip is divided into 12 modules: eight standard, two power, one input, and one trim. All 12 modules are symmetrically located within the array, so you can lay them out easily. Because the modules are on a regular grid system, you interconnect components by drawing lines on a clearly defined grid marked on a layout sheet.
The ALA200 contains a total of 133 npn transistors, 85 pnp transistors, 982 boron-implanted resistors, and 22 capacitors. The individual
resistor values vary from $50 \Omega$ to as much as $6 \mathrm{k} \Omega$. The values of all the capacitors but two are programmable from 1 to 5 pF ; the two exceptions, which are located on the perimeter of the chip, are fixed at 150 pF .

The ALA300/301 are higher-voltage chips with a 90 V breakdown capability. The single-module version (ALA300) consists of 13 vertical npn and 15 vertical pnp transistors, three $6-\mathrm{pF}$ capacitors, and 108 resistors located in 1 k diffused and 10 k ion-implanted resistor banks. The quad version (ALA301) has four times the number of components as the ALA300, but is otherwise identical. The typical $\mathbf{f}_{T}$ is 350 MHz for the npn transistors and 300 MHz for the pnp transistors.

The interconnections are duallayer metal. The top and bottom metal layers have sheet resistances of $0.03 \Omega$ /square and $1.0 \Omega /$ square, and current-carrying capacities of 2 mA and $60 \mu \mathrm{~A}$ per micron of metal width, respectively. For higher cur-rent-carrying capacity, you can obtain thick metal interconnections that have a sheet resistance of less than $0.003 \Omega$ /square and a currentcarrying capacity of 20 mA per micron of metal width.

The third member of the family, the ALA400, is a general-purpose array with a 30 V breakdown voltage. Its typical $\mathrm{f}_{\mathrm{T}}$ is 350 MHz for the npn transistors and 300 MHz for the pnp transistors. The ALA400 is divided into 16 modules- 12 standard, two power, and two JFET modules. Its npn transistors total 100 , including four power types capable of handling $>70 \mathrm{~mA}$. The array also has a total of 100 pnp transistors, including four power types, four JFETs, and 14 capacitors. The resistor com-


# DID YOU KNOW? 

Half of all EDN's articles are staff-written.

## SCNHBES MAZCDASSIS: I'S A WRAP FOR YOUR VME PROUES.



Let Scanbe package your new VMEbus system in a neat, attractive enclosure complete with high-performance backplane, UL/CSA/VDE power supply with power fail circuit, and the same tough card cages that we make for OEMs.

The MaxChassis comes in a huge variety of sizes and configurations to meet any conceivable VME system design. Tabletop or rack mounting. Front or rear card loading, or both front and back for large systems with up to 40 cards! Card depths from 100 mm to 400 mm - $3 \mathrm{U}, 6 \mathrm{U}$ and 9 U heights-or even mixed depths and heights!

For disk drives and other peripherals there's a choice of internal mounting brackets or Scanbe's slide-in disk drive modules.

And nothing beats the MaxChassis for adaptability. You can remove the card cage and replace it with another if your requirements change, or for testing or service.

Wrap up your VMEbus system with Scanbe's unbeatable MaxChassis. Call us today for a closer look.
800-227-0557 ( $\left.\begin{array}{c}\text { in Colifonio } \\ 818-579-2300\end{array}\right)$

## LEADERS IN PACKAGING TECHNOLOGY

3445 Fletcher Ave., El Monte, CA 91731-3001 TWX 9105873437

## Switching-regulator IC offers three methods of current-mode control

You can connect the CS-320/321 cur-rent-mode control ICs in any of three configurations that sense peak inductor current. The CS-320 has an output stage that is active high, and the CS-321 has an output stage that is active low. At present, they are the only current-mode control ICs that provide hysteretic and constant-off time control, as well as the less-precise constant-frequency type of control. (It's likely, however, that at least one other manufacturer is developing new current-mode ICs, which may by announced by
press time.)
Current-mode control provides inherent pulse-by-pulse current limiting, which effectively eliminates the $90^{\circ}$ phase lag associated with the filter inductor or energy-storage inductor, and which makes it easy to apply output-current feed-forward information to quickly correct load transients.

ICs dedicated to current-mode control of switching power supplies have been available for the past two or three years in the form of fixedfrequency types, such as Unitrode's

1842 Series. These current-mode control circuits offer significant advantages over voltage-mode control circuits, but your application may determine which method you choose. There are actually five different methods of current-mode control: hysteresis, constant-off time, constant frequency (with turn-on at clock time), constant-on time, and constant frequency (with turn-off at clock time).

Each of these methods involves the sensing of the inductor current. The first method senses both the


This power-supply-control IC provides three current-mode options:hysteretic, constant-off-time, and constant-frequency control. The IC's high-current totem-pole output is suitable for driving power MOSFETs.


## For the best GąAs performance, test drive a Ford.

At Ford, we know the true test of a product -performance and availability. Test us. Test drive our E/D Foundry.

Our E/D self-aligned gate process will put you on the fast track with the highest performance in the industry. And it's run in one of the largest production GaAs fabs in the world today.

Our E/D Foundry Service Center provides full support - from concept to finished product. Test our design consultation services. Use our complete foundry design tool kit, featuring GASSIM ${ }^{\text {™ }}$, our proprietary circuit simulator. Finish your product with our packaging and test. We'll meet all your special requirements.

If you need a test vehicle for your GaAs designs, try our E/D gate array. It's over 1100 gates of fast track performance.

Test our custom and semi-custom foundry services. Test our gate array.

Test Ford just once. Call 1-800-824-0812, and we'll show you how driving new technology will put you in the winner's circle with your next product.

Ford Microelectronics, Inc.

## ALUMINUM...

 HEAVY DUTY STRUCTURAL SYSTEMSMore and more equipment manufacturers, government and industrial project leaders are finding solutions to their unique structural needs at Amco..
.military and industrial enclosures of complex structural design and strength are often readily resolved with the Amco Aluminum Structural System. Here's why:
You can eliminate expensive welding and inherent stress relieving because Amco bolted assembly techniques exceed welded strength.
Application testimonials include Sentinel Program enclosures, Army mobile communications vehicles, military ground support and shipboard, Airforce and NASA airborne applications.


The Simple Solution For Complex Shock, Vibration And Environmental Requirements

- Simple assembly without special tools
- Greater structural stability and strength without welding
- Saves labor, time and materials cost
- Maintains tight tolerances - no distortion in the finished structure
- Eliminates magnetic properties
- Design and build even the most intricate structures
- Ideal for electronics, computer, communications, scientific instrumentation and experimentation, military and industrial equipment
- 11 different extrusions with or without integral flanges for assembly; flush or recessed panel mounting; $11 / 2$ inch OD
- 8 versatile corner castings includes 0 to 120 degree hinged corner
- All extrusions (6061-T6) and corner castings (356-T6) provide high-strength structural integrity
- Assembled with locking or non-locking clips, as needed
- Standard gusseting for heavy duty applications adds extra strength where needed

Call for Amco's FREE Aluminum Catalog \#203

## CALL TOLL FREE 1-800-833-3156 in Illinois Call (312) 671-6670

## See us at the NCC show

3801 North Rose St. $\quad$ AMCO Engineering Co.


# DID YOU KNOW? 

 EDN is distributed electronics at every major U.S. F / computer show in the U.S., France, and Germany. EDN
## UPDATE

peak and the valley currents. The second and third methods sense only the peak inductor current, and the fourth and fifth methods sense only the valley current.
You can operate the CS-320/321 ICs at frequencies as high as 1 MHz . They provide a selectable UVLO (undervoltage-lockout) function that is optimized for either off-line bootstrap operation or low-voltage (eg, battery) de inputs; the selectable start/stop thresholds are $14.5 \mathrm{~V} /$ 10.5 V and $9.0 \mathrm{~V} / 7.8 \mathrm{~V}$, respectively. The ICs prevent runaway current conditions during overload by continually extending the off time. Their high-current totem-pole output stages allow them to drive power MOSFETs, and you can use their high-gain current-sense amplifiers to interface with current-sensing MOSFETs in with current-sensinternal cells are which a few of the pin.

The ICs also feature a 5 V bandgap reference that's trimmed to either $1 \%$ (industrial grades) or $2 \%$ (commercial grades); a precision timer circuit that lets you select maximum on/off times for any of the three modes of operation; and a synchronization capability, which lets you connect two or more controllers in parallel.

In 16-pin plastic DIPs, the CS$320 / 321$ ICs cost $\$ 3.47$ (100) and $\$ 2.87$ (1000). Samples and small quantities are available from stock to 30 days. Production quantities will be available in September or October.-Dave Pryce
Cherry Semiconductor Corp, 2000 S County Trail, East Greenwich, RI 02818. Phone (401) 8853600. TLX 6817157.

Circle No 736



Acceleration Switches: Cantilever beams of silicon dioxide overhang shallow wells in silicon. Beams flex under acceleration, making electromechanical contact.

122x Scanning Electron Microscope

Micro beams, channels, nozzles, flow restrictors, and valves-all sculpted from silicon and glass. These leading-edge silicon chip techniques have created accelerometers, sensors, actuators, and microflow controllers for automotive, biomedical, aerospace, and industrial process control applications.

## MICROSTRUCTURES

Silicon-based micromechanical structures are smaller, more reliable, and often less expensive than traditional electromechanical sensors and actuators. And since these silicon devices are semiconductors, they interface easily with complex electronic systems.

## DESIGN AND MASS PRODUCTION

Here's something new that you should know about IC Sensors: Transensory Devices, the company that pioneered advanced micromachined silicon structures, is now part of IC Sensors.

Through this new partnership, we have successfully combined microstructure design automation and mass production techniques. We are equipped to take an application-specific approach to your design problem, come up with the right microstructure for your appication, and produce it in large—or small—quantities.

Propel your product into the future-with a silicon microstructure. All it takes is a phone call to IC Sensors.


1701 McCarthy BIvd., Milpitas, CA 95035 FAX: (408) 434-6687 Telex: 350066 Phone: (408) 432-1800


Mass Flow Sensor Element: All-silicon structure with micromachined bridge and channel. Multiple-element structure measures mass flow rate in a commercial gas control system.

73x Scanning Electron Microscope


## PRODUCT UPDATE

## Autorouter eliminates restrictions on grid size



To lay out very dense pc boards, as well as those that include SMDs or other new-technology devices having nonstandard lead spacing, you can use the variable-grid router available for Calay's Design Automation workstations. This hardware router eliminates restrictions on grid size, letting you select grids of any resolution.

When you use the Design Automation family of pe-board-layout workstations in conjunction with the vendor's board-layout software packages and variable-grid autorouter, you can achieve $100 \%$ hardware autorouting of your pe boards. The variable-grid router eliminates restrictions on grid size, letting you select grids of any resolution. This feature is an important one for the layout of pc-board designs that include SMDs or other new-technology components having nonstandard lead spacing. In addition, because the router allows you to define extremely fine grid resolutions, you can use it to lay out very dense pc boards.

The Design Automation Series comprises the DA1000 basic workstation, the DA3000 intermediaterange workstation, and the DA5000 high-end workstation. The DA1000 is a complete design station that comes with interactive graphics; component-placement tools; a hardware, $100 \%$ autorouting package for multilayer boards; and postprocessing software.
The DA3000 has the same capabilities, but adds increased graphics performance, more autorouting options, and a twofold overall improvement in performance over that of the DA1000. The top-of-the-line DA5000 offers all the features of the DA3000 and also comes with the variable-grid autorouter and a RISC-based hardware autorouting accelerator.
The DA1000 costs $\$ 65,000$; the DA3000, $\$ 90,000$; and the DA5000, $\$ 120,000$. The variable-grid routing package is a $\$ 5000$ option for the DA1000 and DA3000 workstations.
-Jim Wiegand
Calay Systems Inc, 2698 White $R d$, Irvine, CA 92714. Phone (714) 863-1700. TLX 6711321.

Circle No 737


Contact your OrCAD Representative

## For Further Information

1. WA, OR, MT, ID, AK Seltech, Inc. 503-627-0716
2. N. CA, Reno NV Elcor Associates, Inc 408-980-8868
3. So. CA Advanced Digital Group 714-897-0319
4. Las Vegas, $N V, U T, A Z, N M$ Tusar Corporation 602-998-3688
5. ND, SD, MN, W. WI Comstrand, Inc. 612-788-9234
6. NE, KS, IA, MO Walker Engineering, Inc. 913-888-0089
7. $T X, O K, A R, L A$ Abcor, Inc. 713-486-9251
8. MI, E. WI, IL Cad Design Systems, Inc 312-882-0114
9. $\mathrm{IN}, \mathrm{OH}, \mathrm{KY}, \mathrm{WV}, \mathrm{W} . \mathrm{PA}$ Frank J. Campisano, Inc. 513-574-7111
10. TN, NC, SC Tingen Technical Sales 919-878-4440
11. FL

High Tech Support 813-920-7564
12. $D E, V A, M D, D C$ MGM Visuals 703-352-3919
13. $\mathrm{MS}, \mathrm{AL}, \mathrm{GA}$

Electro-Cadd 404-446-7523
14. E. PA, NJ, NY Beta Lambda, Inc 201-446-1100
15. CT, RI, MA, VT, NH, ME DGA Associates, Inc. 617-935-3001


## TEST YOUR LIMITS.



Solving complex test problems is always the name of the game at LTX.

The solutiontothe semiconductorindustry's sneed for an even faster linear tester is the Hi.T: combining the world's highest throughput in programming and production.

The solution to the digital market's need for a high speed, highly accurate VLSI tester is LTX's Trillium.

And now that the industry has moved to more complex mixed-signal devices, we've answered with the LTX Ninety: an even more sophisticated version of the LTX77the industry standard.



Michael A. Steuben (c) Discover Magazine 1/87, Time Inc.

The LTX Ninety offers the best price performance available today, and is compatible with the LTX77. Like every LTX system, the Ninety is ultra fast, accurate and efficient-from program preparation to final test. Expanded memory means long test programs are no problem. And the list of add-ons goes on and on, including ISDN capability.

The LTX Ninety. One more powerful reason why we'll continue to be the world's leading supplier of mixed-signal test equipment. If you're facing a stubborn test challenge, chances are we have the solution. And if you're also stumped by the test above, call your nearest LTX sales office for the answer to that problem, too. TEST YOUR LIMITS.

## READERS' CHOICE

Of all the new products covered in EDN's April 15, 1987, issue, the ones reprinted here generated the most reader requests for additional information. If you missed them the first time, find out what makes them special: Just circle the appropriate numbers on the Information Retrieval Service card, or refer to the indicated pages in our April 15, 1987, issue.


## A VOICE PROCESSOR

The VP 600 voice processor converts audio input into a digital format for storage on a computer disk ( pg 255).

Antex Electronics Corp.
Circle No 604


## A RMS-TO-DC CONVERTER

The LT1088 is a thermal-type rms-to-dc converter that comes in a 14 -pin, side-brazed DIP, assembled with proprietary techniques to achieve the required thermal characteristics (pg 244).

## Linear Technology Corp.

Circle No 603

## OPTICAL SENSOR

The SFH 910 slotted optical-sensor module has a GaAlAs infrared source and a photodiode detector separated by a $3.2-\mathrm{mm}$ slot. It is suited for use in incremental angular resolvers or linear motion detectors (pg 228).
Siemens AG.
Circle No 601
Siemens Components Inc.
Circle No 602


- EMI PROBES

The 7405 probe set, comprising three loop probes, a ball probe, and a stub probe, detects E and H fields separately (pg 270).
EMCO.
Circle No 605

## FEEDBACK ANALYZER

The Classical Controls Analysis Program (CCAP) is an interactive, menu-driven program that helps you analyze and design feedbackcontrol systems (pg 280).
Lewis Engineering Software.
Circle No 606

# Wère delivering picosecond speeds 

Solutions to high speed design problems can be in your hands tomorrow. Because we have, in stock, a complete line of ultrafast PicoLogic GaAs ICs ready to ship to you in volume today.

By using standard ECL I/0 levels and power supplies, PicoLogic ICs speed up your present ECL designs across the board. And for applications that simply must outrun ECL, you can have a successful Pico-Logic-based design up and running the same day parts arrive using our Prototyping Kit.

Our line continues to expand. PicoLogic now covers all commonly used 100 K ECL catalog functions. And our standard cell library plus design and foundry services help many leading companies create GaAs ASICs, including LSI circuits with over 2,000 gate complexity.

## A 10:1 return on investment.

Our customers tell us that the value added to systems that use PicoLogic produces at least a 10 to 1 return on investment. Why? Because your new higher speed product leapfrogs the competition, provides your marketing staff with products that sell themselves and allows you to sell at a premium price with higher profit margins. Today, PicoLogic ICs are designed into many systems:

1) Our Time Division MUX/DEMUX and clock and Data Recovery Circuit create a 1.5 Gbit/s digital interface in fiber optic communications links.
2) In ATE and lab instruments PicoLogic ICs - produce square signals with 125 ps output transition times;

- decrease the skew in clock distribution by a factor of four (4); and
- generate and deserialize vectors at GHz rates.

3) Synthesizer and PLL control loops operating up to 1 GHz use our new Phase/ Frequency Comparator, Variable Modulus Divider and Synchronous Counter.
4) 2 Kx 2 K display electronics rely on our 1.5 GHz Shitt Register for pixel generation with speed margin to spare.
For Application Notes and a quotation on ICs you can order today and use tomorrow, contact us immediately.
GigaBit Logic, 1908 Oak Terrace Lane, Newbury Park, CA 91320-5524. Telex 6711358. Phone (800) GaAs ICs (422-7427). in CA (805) 499-0610.

## E:B GigaBit Logic

| PicoLogic ${ }^{\text {² }}$ Digital ICs | Part No. | Speed | Availability | PicoLogic ${ }^{\text {m }}$ Digital ICs | Part No | Speed | Availability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gates <br> Quad 3 Input NOR <br> Quad 2 Input NOR <br> Quad Differential XOR/XNOR <br> and Line Receiver <br> 5. 4, 3, 2/3. 2 Input AO/AOI <br> Drivers/Receivers/Comparators <br> Dual Complementary Driver/ Comparator <br> Dual 4:1 Fanout Buffer <br> Dual Differential MUXed Fanout Buffer <br> Flip Flops and Registers <br> Dual Precision D Flip Flop <br> Quad MUXed Input D Flip Flop <br> Quad XOR Input Flip Flop <br> Octal Register/Shift Register and PN Code Generator <br> Register Files <br> $16 \times 4$ 3-Port Register File <br> Multiplexers/Demultiplexers <br> Quad 4:1 or Dual 8:1 MUX <br> Quad 2:1 MUX <br> 3:8 or Dual 2:4 Decoder/DEMUX <br> Counters/Prescalers <br> 2-Stage Divider <br> 4-Bit Synchronous Programmable Counter <br> 7-Stage Counter/Divider <br> Variable Modulus Divider | $\begin{aligned} & \text { 10G000A } \\ & 10 \mathrm{G} 001 \end{aligned}$ | $\begin{aligned} & 290 \mathrm{ps} \\ & 290 \mathrm{ps} \end{aligned}$ | In Stock In Stock | Arithmetic Operators Dual 9-Bit Parity Generator/ Checker and 8-Bit Equivalence |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { 10G002 } \\ & \text { 10G003 } \end{aligned}$ | 1.8 GHz 600 ps | In Stock 4 weeks ARO | Checker | 10G045 | 800 ps | In Stock |
|  |  |  |  | Ultra-High Speed 4-Bit Adder | $10 \mathrm{G100}$ | 800 ps | In Stock |
|  |  |  |  | Ultra-High Speed Carry Lookahead | $10 \mathrm{G101}$ | 500 ps | In Stock |
|  |  |  |  | 4-Bit ALU (10181 ECL equivalent) | $10 \mathrm{G181}$ | 2 ns | 6 weeks ARO |
|  | $\begin{aligned} & \text { 10G012B } \\ & \text { 10G011B } \end{aligned}$ | $\begin{aligned} & 1.8 \mathrm{GHz} \\ & 700 \mathrm{ps} \end{aligned}$ | In Stock In Stock | Monolithic FET and Diode Arrays <br> 15 mA Diode Array <br> 100 mA Diode Array <br> Single Gate FET Array <br> Dual Gate FET Array |  |  |  |
|  |  |  |  |  | $16 \mathrm{GO10}$ 16 G 011 | - | In Stock |
|  |  |  | In Stock |  | $16 \mathrm{G020}$ | 15 GHz | In Stock |
|  | $10 \mathrm{G010}$ | 1.5 GHz |  |  | 16G021 | 15 GHz | In Stock |
|  | $\begin{aligned} & 10 \mathrm{G} 021 \mathrm{~A} \\ & 10 \mathrm{G} 023 \\ & 10 \mathrm{G} 024 \end{aligned}$ | $\begin{aligned} & 2.7 \mathrm{GHz} \\ & 2 \mathrm{GHz} \\ & 2 \mathrm{GHz} \end{aligned}$ | In Stock In Stock In Stock | NanoRam ${ }^{\text {" }}$ Memory <br> $256 \times 4$-Bit Pipelined Static RAM | 12G014 | 3 ns cycle time | Production Sampling |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | 10G022 | 1.5 GHz | In Stock | Communication Products 8.1 Time Division MUX | 10G040 |  |  |
|  | 10G030 | 1 ns | 6 weeks ARO | 1:8 Time Division DEMUX | 10G041 | $1.5 \mathrm{~Gb} / \mathrm{s}$ | In Stock |
|  |  |  |  | Clock and Data Recovery Circuit | 16 G 040 | $2.0 \mathrm{~Gb} / \mathrm{s}$ | In Stock |
|  |  |  |  | 16G040 Demo/OEM Board | 90 GCDR | - | In Stock |
|  | $\begin{aligned} & 10 \mathrm{GO} 046 \\ & 10 \mathrm{G} 004 \\ & 10 \mathrm{G} 044 \end{aligned}$ | 600 ps18 GHz 700 ps | In Stock In Stock In Stock | Phase Frequency Comparator | 16G044 | 1.0 GHz | In Stock |
|  |  |  |  | ASIC Products |  |  |  |
|  |  |  |  | SC-1 Standard Cell Library | $80 \mathrm{GSC1}$ | - | Available |
|  | 10G060 | 2.5 GHz | In Stock | foundy Program |  |  |  |
|  | 10G061 | 1.6 GHz | In Stock | Prototyping \& Support Products Universal Prototype Kit | 90GUPK | - | In Stock |
|  | 10G065 | 3.0 GHz | In Stock | Universal Prototype Board | 90GUPB | - | In Stock |
|  | $10 \mathrm{G070}$ | 2.0 GHz | In Stock | High Speed Socket (40L Package) | 90GSKT-40L | - | In Stock |

Create faster designs right now with in-stock PicoLogic ${ }^{\text {ma }}$ ICs.

## LEADTIME INDEX



## PRINTED CIRCUIT BOARDS

| Single-sided | 0 | 50 | 39 | 11 | 0 | 0 | 6.3 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.9 |  |  |  |  |  |  |  |
| Double-sided | 0 | 38 | 54 | 8 | 0 | 0 | 6.8 |
| Multilayer | 0 | 25 | 50 | 25 | 0 | 0 | 8.6 |
| Prototype | 0 | 82 | 6 | 12 | 0 | 0 | 4.8 |
| RESISTORS |  |  |  |  |  |  |  |
| Carbon film | 57 | 5 | 19 | 19 | 0 | 0 | 4.6 |
| Carbon composition | 41 | 5 | 27 | 27 | 0 | 0 | 6.5 |
| Metal film | 43 | 9 | 29 | 19 | 0 | 0 | 5.5 |
| Metal oxide | 21 | 36 | 21 | 22 | 0 | 0 | 6.1 |
| Wirewound | 22 | 22 | 30 | 26 | 0 | 0 | 7.1 |
| Potentiometers | 25 | 25 | 29 | 13 | 4 | 4 | 7.4 |
| Networks | 18 | 27 | 32 | 18 | 5 | 0 | 7.3 |
| FUSES |  |  |  |  |  |  |  |
| FU.7 | 40 | 32 | 20 | 8 | 0 | 0 | 3.8 |
| SWITCHES |  |  |  |  |  |  |  |
| Pushbutton | 8 | 38 | 29 | 25 | 0 | 0 | 7.3 |
| Rotary | 7 | 31 | 31 | 31 | 0 | 0 | 8.3 |
| Rocker | 11 | 44 | 28 | 17 | 0 | 0 | 6.1 |
| Thumbwheel | 13 | 20 | 33 | 34 | 0 | 0 | 8.4 |
| Snap action | 7 | 57 | 14 | 22 | 0 | 0 | 6.2 |
| Momentary | 12 | 44 | 13 | 31 | 0 | 0 | 7.2 |
| Dual in-line | 17 | 33 | 25 | 25 | 0 | 0 | 6.9 |

WIRE AND CABLE

| Coaxial | 34 | 40 | 13 | 13 | 0 | 0 | 4.3 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| Flat ribbon | 26 | 56 | 11 | 7 | 0 | 0 | 3.7 |
| Multiconductor | 22 | 34 | 22 | 22 | 0 | 0 | 6.2 |
| Hookup | 50 | 30 | 10 | 10 | 0 | 0 | 3.3 |
| Wire wrap | 35 | 35 | 18 | 12 | 0 | 0 | 4.3 |
| Power cords | 33 | 33 | 17 | 17 | 0 | 0 | 4.9 |
| Other | 14 | 14 | 29 | 29 | 14 | 0 | 10.8 |
| POWER SUPPLIES |  | 13 |  |  |  |  | 8.0 |
| Switching | 6 | 13 | 31 | 31 | 19 | 0 | 12.5 |
| Linear | 8 | 23 | 38 | 23 | 8 | 0 | 9.3 |

## CIRCUIT BREAKERS

| 26 | 42 | 16 | 16 | 0 | 0 | 50 | 6.4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

HEAT SINKS

| 21 | 46 | 16 | 17 | 0 | 0 | 5.3 | 2.7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ITEM
RELAYS

| General purpose | 18 | 36 | 32 | 14 | 0 | 0 | 5.8 | 4.6 |
| :--- | ---: | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PC board | 6 | 35 | 35 | 24 | 0 | 0 | 7.5 | 6.2 |
| Dry reed | 10 | 30 | 30 | 30 | 0 | 0 | 8.0 | 6.4 |
| Mercury | 17 | 17 | 33 | 33 | 0 | 0 | 8.3 | 6.3 |
| Solid state | 6 | 27 | 40 | 27 | 0 | 0 | 8.1 | 6.6 |

## DISCRETE SEMICONDUCTORS

| Diode | 22 | 45 | 11 | 22 | 0 | 0 | 5.7 | 3.8 |
| :--- | :---: | ---: | :--- | :--- | :--- | :--- | :--- | :--- |
| Zener | 23 | 41 | 13 | 23 | 0 | 0 | 5.8 | 4.7 |
| Thyristor | 8 | 23 | 38 | 31 | 0 | 0 | 8.5 | 6.1 |
| Small signal transistor | 24 | 33 | 19 | 19 | 5 | 0 | 6.7 | 5.0 |
| FET, MOS | 14 | 36 | 14 | 29 | 7 | 0 | 8.5 | 5.7 |
| Power, bipolar | 12 | 29 | 29 | 30 | 0 | 0 | 7.8 | 4.2 |

INTEGRATED CIRCUITS, DIGITAL

| CMOS | 16 | 24 | 28 | 32 | 0 | 0 | 7.9 | 4.9 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TTL | 23 | 23 | 36 | 18 | 0 | 0 | 6.4 | 4.1 |
| LS | 27 | 23 | 32 | 18 | 0 | 0 | 6.1 | 3.8 |

## INTEGRATED CIRCUITS, LINEAR

| Communication/circuit | 0 | 27 | 46 | 27 | 0 | 0 | 8.7 | 6.9 |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OP amplifier | 18 | 18 | 35 | 29 | 0 | 0 | 7.9 | 6.0 |
| Voltage regulator | 25 | 30 | 25 | 20 | 0 | 0 | 6.0 | 5.3 |

## MEMORY CIRCUITS

| RAM 16K | 20 | 27 | 27 | 26 | 0 | 0 | 7.1 | 3.9 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| RAM 64K | 22 | 22 | 28 | 28 | 0 | 0 | 7.2 | 4.5 |
| RAM 256K | 16 | 31 | 37 | 16 | 0 | 0 | 6.3 | 4.2 |
| ROM/PROM | 11 | 45 | 22 | 22 | 0 | 0 | 6.6 | 3.5 |
| EPROM | 14 | 38 | 14 | 34 | 0 | 0 | 7.5 | 5.2 |
| EEPROM | 14 | 43 | 21 | 22 | 0 | 0 | 6.3 | 4.4 |

## DISPLAYS

| Panel meters | 0 | 31 | 46 | 23 | 0 | 0 |
| :--- | ---: | ---: | :--- | :--- | :--- | :--- |
| 8.2 | 6.5 |  |  |  |  |  |
| Fluorescent | 9 | 18 | 36 | 37 | 0 | 0 |
| 9.1 | 8.4 |  |  |  |  |  |
| Incandescent | 11 | 33 | 22 | 34 | 0 | 0 |
| 7.9 | 6.8 |  |  |  |  |  |
| LED | 13 | 31 | 30 | 26 | 0 | 0 |
| 7.4 | 5.5 |  |  |  |  |  |
| Liquid crystal | 0 | 21 | 50 | 29 | 0 | 0 |
| 9.1 | 6.8 |  |  |  |  |  |

## MICROPROCESSOR ICs

| 8 -bit | 19 | 19 | 25 | 31 | 6 | 0 | 9.0 | 4.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 16 -bit | 14 | 33 | 33 | 20 | 0 | 0 | 6.8 | 3.8 |

## FUNCTION PACKAGES

| Amplifier | 22 | 33 | 11 | 34 | 0 | 0 | 7.1 | 5.8 |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | ---: | :--- |
| Converter, analog to digital | 0 | 27 | 27 | 46 | 0 | 0 | 10.0 | 6.3 |
| Converter, digital to analog | 0 | 20 | 40 | 40 | 0 | 0 | 10.0 | 7.2 |
| LINE FILTERS |  |  |  |  |  |  |  |  |
|  | 0 | 43 | 21 | 36 | 0 | 0 | 8.5 | 5.1 |
| CAPACITORS |  |  |  |  |  |  |  |  |
| Ceramic | 22 | 35 | 26 | 17 | 0 | 0 | 5.8 | 3.7 |
| Ceramic monolithic | 21 | 29 | 21 | 29 | 0 | 0 | 7.0 | 3.7 |
| Ceramic disc | 11 | 55 | 17 | 17 | 0 | 0 | 5.6 | 3.2 |
| Film | 10 | 21 | 27 | 37 | 5 | 0 | 9.8 | 3.9 |
| Electrolytic | 10 | 17 | 50 | 23 | 0 | 0 | 8.1 | 5.4 |
| Tantalum | 9 | 32 | 36 | 23 | 0 | 0 | 7.4 | 4.5 |

## INDUCTORS

[^8]

No matter what your Computer Aided Engineering or Design demands might be, Digital offers a solution that can boost your productivity. Only Digital provides a full range of VAXstation ${ }^{\text {TM }}$ workstations and integrated computing resources to meet even your most compute-intensive applications.

Our integrated approach not only increases product quality, but also lowers product development costs and speeds up time to market. Plus, Digital's integrated circuit and printed circuit board design tools let you address every step of the process from design concept to finished product. To learn more about how you can be more productive and more competitive, write: Digital Equipment Corporation, 200 Baker Avenue, West Concord, Massachusetts 01742 . Or call your local sales office.



## Connect the dots in 4.57 seconds.

You can't do it with a pencil. Or with tape.
But you can with Redcad ${ }^{\text {TM }}$ software and an ordinary IBM PC AT. ${ }^{1}$
Let's say you've rearranged a dozen components on your latest PCB design, redirected a handful of traces and added a few new channels. With a click of your PC's mouse - and faster than you can swallow your coffee - Redcad has automatically rerouted every trace. And quite possibly eliminated an unnecessary via or two.
Auto routing is only one way Redcad puts your PCB projects on the fast track. It also lets you move terminal points without having to
go back and check for electrical connectivity. It can make a first pass at automatically placing your ICs, power and ground routes in a matter of minutes. And it'll show you which connections have yet to be routed and where their destinations are, so you won't

have to constantly refer to your schematic.
The point is, Redcad CAE and CAD software can help you complete three to five times the projects you currently handle in the same amount of time. For about $\$ 15,000$.

So what's the fastest way to put Redcad to work for your group?
Connect with us. Just return the attached card today, or phone us at (714) 859-6336, Irvine, California. We'll put you in touch with your nearest Racal-Redac representative and he'll rush you a complete description of the Redcad software system.
${ }^{1}$ IBM PC AT are trademarks of the Intermational Business Machines Corporation.

## SUPERCHARGE WITH SBE's 32-BIT, 20 MHz MPU-20.

Drop SBE's MPU-20 CPU into your Multibus* I chassis and buckle your shoulder harness. Because you're in for one fast ride.


The MPU-20 is the only no wait state, 68020 -based board running at either 16.7 or 20 MHz . And, it's a field upgrade for the 68000-based CPU you're using now. Which means you can supercharge your existing system. Fast. At a reasonable cost.

We'll even give you a running start with a free 30 day trial. Call us Toll Free. Give us your P.O. number and a credit reference. We'll ship you the MPU-20 Starter Kit:*"The MPU-20 CPU board
with 1 Megabyte of RAM, plus PROBUG ${ }^{*}$ software, cabling and documentation...everything you need to upgrade your 68000based system. At our 100 -piece price of $\$ 1,950$. Complete.
Install the board in your system and let 'er rip. If the MPU-20 doesn't supercharge your system as promised, send it back within 30 days and tear up the bill.

SBE. From CPU's, COM and LAN boards to I/O expansion and systems. We've got what it takes to make Multibus breathe fire: No-compromise boards and systems.
To Order, or for more information: Toll Free: (800) 221-6458
In California: (800) 328-9900
In Canada: (514) 445-0898

## SBEINC.

MCAOCOMPUTER BOAROS ANO SYSIEMS 2400 Bisso Lane, Concord, CA 94520 TWX: 910-366-2116 (SBE CNCD)

[^9]
# Designing ICs is tough enough. Testing them should be simple. 

Now you can eliminate complicated hardwired fixtures from VISI circuit testing, and verify IC
performance without diverting creative energy.

See us at the Design
Automation Conference,
booth 1413.

## Introducing the STM 4100 and STM5100: a simpler way to test VISI.

Now there's a simpler way to put a prototype IC through its paces than spending weeks hardwiring, programming and debugging yerification routines. The STM4100 and STM5100 Digital VLSI Test Systems from Cadic. One's a desktop functional test system, the other a high-performance, high-accuracy test system. Both plug into an IBM-PC and turn VLSI testing into a personal, simple, speedy task.

## No-translation setup.

Setting up the test is easy, too. Cadic test systems accept data directly from your logic simulator. The automatic pattern generation capability of the systems creates test vectors without time-consuming manual entry. Nothing more than a header change is required to download simulator outputs directly to vector file. The STM5 100 also verifies timing characteristics and setup and hold times - all through simple menu-driven commands that take minutes to learn.

## SoftWire ${ }^{\text {TM }}$ fixturing: no more bardwire.

You'll notice Cadic's VLSI test systems don't look like the testers you're used to seeing. They don't bristle with pins and wires.

$\qquad$

## ~

$\qquad$
STM4 100 desktop digital VLSI test system.

For good reason. We've made the DUT-to-test-system connection by mapping the device's pins through software assignment. "SoftWire" is what we call this new approach to VLSI testing, and its advantages are many. First, by eliminating pin-by-pin hardwiring, you sharply reduce setup and programming time: from days to typically less than one hour.

Second, one diskette is all you deal with. Errors are correctable with a simple keystroke instead of a solder gun. There are no delicate hardwired test fixtures to store. Loss or damage ceases to be a worry. And you'll never have to chase after a matching test vector diskette again.

Third, because Cadic's SoftWire takes the place of a test fixture, loading anet signal fidelity problems caused by extensive cabling between test system and DUT are eliminated.

Fourth, Cadic software is endlessly flexible. You can program the Cadic systems to test and verify PALs, PLAs, RAMs, ROMs, UARTs, MICROs, 7400 s

7874 S.W. Nimbus Avenue Beaverton, OR 97005 (503) 626-7902

## National <br> Semiconductor



## WhenGeorgeTobias and his designteam needed every ASIC solution-from PLDs to gate arrays to standard cells-they called every ASICCompany they needed: National.

It's the pressure every design engineer is familiar with. The pressure to squeeze more functionality into a smaller space.

That's why today's designs are requiring more ASIC solutions - and more than one type of ASIC solution in the same system.

And that's why more designers, like George Tobias and his team, are calling the one company that can meet all their needs in every ASIC category and can provide the full range of design tools, technical support, manufacturing capacity, and long-term commitment to ensure that those needs will be met on time, on budget, and in spec.

That one company is National Semiconductor.

## NO ONE OFFERS YOU MORE DESIGN FLEXIBILITY

National is the only company in the industry that can offer you a clear-cut upward-integration path from programmable logic devices to gate arrays to standard cells.

And we're the only company that can offer you a full range of capabilities within each of those categories.

Programmable logic. National has one of the most complete PLLD listings available. We offer a variety of circuit types in a variety of process technologies, including bipolar, CMOS, and ECL.

Gate arrays. National has one of the most complete gate-array listings available. We offer a variety of densities, from 600 to

[^10]

8700 equivalent gates, with higher densities in development, all with sub-nanosecond speeds.

Standard cells. National has one of the most complete standard-cell listings available. We offer a variety of functional blocks in a comprehensive and continually expanding cell library that will include logic, linear, memory, interface, microprocessor, and peripheral elements.

And you're not "stuck" at any level. Once you're comfortable with your program-mable-logic design, for example, you can integrate the PL.Ds and glue logic into a gate array.

Or you can prototype your design as a gate array and then migrate it directly with no re-engineering - to the full integration of a standard cell.

Or you can simply stay with your gatearray solution indefinitely, knowing that you can "tweak" your design relatively easily to maintain your competitive edge.

## NO ONE OFFERS YOU MORE DESIGN SUPPORT

National is the only company in the industry that has committed the full magnitude of its semiconductor technology to the development of a complete cell library.

With a standard-product list that includes over 9,000 proven devices, we not only have more circuit-design experience, but we also have a broader base of circuit-design resourcesto help you implement your specific application.

And you can tap into those resources on all the leading workstations, including Daisy, Mentor, Valid, and Futurenet ( $\mathrm{IBM}^{\star} \mathrm{PC}$ ).

## NO ONE OFFERS YOU MORE MANUFACTURING CAPACITY

National is the only company in the industry that can offer you a complete, comprehensive, dedicated ASIC manufacturing capability.

In Santa Clara, California, we have a dedicated 4 -inch quick-turn line that can give you rapid prototyping and small production runs.

And in Arlington,Texas, we have a world-class, 6 -inch wafer-fab operation that meets Class-10 standards to give you high volume with high reliability.

So whether you're an experienced ASIC designer or you' re just now ready to take that first big step toward higher integration, whether you're working with a single design or dozens, whether you need one device or millions, there's only one company that is as committed to your ASIC needs as you are.

## National.

National Semiconductor
ASIC Solutions
P.O. Box 58090

Santa Clara, CA 95052-8090
National
Semiconductor

## Special Report

## Gate-Array Directory

Gate-array development cycles are speeding up, helping you keep your designs on track and get your products to market first. (Photo courtesy VLSI Technology Inc)

> Fast turnaround techniques are making it possible to get your gate-array design to market faster. Furthermore, improvements in device technologies, as well as the relentless march toward increasing gate density, are resulting in faster operating circuitry.


Jim Wiegand, Associate Editor
The triple muses of electronics-smaller, faster, and cheaper-are impelling IC manufacturers to offer devices of higher integration levels and faster operating speeds. Other vendors are using innovative techniques to reduce the time you have to wait to get the devices into your hot little hands. In some cases, you can receive prototype gate arrays three days from the time of design verification.

Time-to-market is more critical today than ever before. The profits to be made from your design are dependent, in part, upon the timeliness of your product introduction, and the lifetime of a product, especially an electronics product, continues to decrease at an accelerated pace. Although the folks in marketing are keen on getting products out the door sooner, they are no more likely to have a product well-defined at design time than they have been in the past.

The process of design is not one of steady, linear progress. You might take a wrong turn, go down a blind alley, and have to back up and start over again. System requirements are fluid; sometimes designs aren't frozen until after months of production. To accommodate this amorphousness, you need to implement design changes as quickly and inexpensively as possible.

Consider, for example, the lessons of $\mu \mathrm{P}$-system development. The speed and convenience afforded a designer who uses a $\mu \mathrm{P}$ development system stems, in large part, from the fact that he can modify and test code on-the-fly. A development system with an incircuit emulator (ICE) exploits RAM technology to provide the ease of modification and development essential to a timely delivery of operational hardware and software.

In contrast, a poor $\mu \mathrm{P}$-development engineer who is anachronistically tied to a mainframe would find that his assembly file is likely to be bumped to the end of the queue so that some bean counter's payroll program can run endlessly. And he's forced to download his code to an EPROM programmer, which may be in a different corner of the building or, worse, in an entirely different building altogether. In such a case, he has to resort to "sneaker-net" to insert his EPROM into the system for testing.

In the evolution of development methods for $\mu \mathrm{P}$ based design, storage mediums have changed from

One vendor's goal is to provide 1-bour turnaround times within the next three years.

ROM to EPROM to RAM (in the ICE), and flexibility and productivity have increased dramatically. Changes in ASIC technology have paralleled this evolution. Initially, designers used gate arrays to clean up the ubiquitous glue logic of digital designs. As the arrays' capabilities-in terms of speed, equivalent-gate count, and power consumption-improved, alternative means of design consolidation (programmable logic devices) became useful for lower levels of integration.

You can think of gate arrays as ROM-like devices because, to get the circuitry you desire, you must submit a net list to your gate-array vendor. The vendor
then develops the photo masks that customize his parts to your requirements. Traditionally, once your design has been verified and tested, it can take as long as 10 weeks to get your prototype parts for system testing.

## On-the-fly technique aids turnaround

Xilinx Corp, in contrast, blurs the line between PLDs and gate arrays with its family of products. The XC2064 and XC2018 logic-cell arrays offer virtually instantaneous turnaround times. Static-RAM cells accomplish the gate interconnections, allowing you to modify your configuration on-the-fly, much as you

## Compiler makes gate-array design manageable

VLSI Technology has developed a high-level silicon compiler that permits the conversion of existing standard cells to gate-array designs. You still get the benefit of the gate array-fewer mask steps-yet you also get the predefined functions that are the main advantage of standard-cell designs. The silicon efficiency of
standard cells is sacrificed, however.

Most gate arrays are at or below the 4000 -gate level, and because of this relatively low level of complexity, they are designed at the gate level. A designer using a CAE system creates a net list from his gate-level description of the design, and
the net list provides the basis for the gate array.

## Macrocells help

Trying gate-level design with gate arrays of more than 4000gate complexity, however, is unwieldy and much too time-consuming. At this level of integration, macrocells are a necessity. They provide a higher level of functionality, and the


Fig A-All three of these RISC processors are derived from the same user input. They were implemented by VLSI Technology's silicon compiler, which lets you design your ICs in a technology-independent fashion: You can make the choice to use cell-based (a), standard-cell (b), or compacted (c) arrays at the end of the design cycle.
would when using an in-circuit emulator for $\mu \mathrm{P}$ development. If you want the added development capabilities of an actual in-circuit emulator, you can buy one from Xilinx.

A major drawback of the parts, when compared with other gate arrays, is their capacity. The XC2064 and XC2018 have respective capacities of 1200 and 1800 equivalent 2 -input gates. (They specify a flip-flop toggle frequency as high as 70 MHz max.) Other arrays are touting capacities nearly two orders of magnitude greater than these parts. However, if your application doesn't warrant such enormous capacities or need the
faster speed that these other parts can offer, and if you can easily download a program into these volatile storage devices within your system, then the Xilinx parts are certainly a viable option. Moreover, you can expect upcoming devices from Xilinx that will have capacities extended several times over.

## Vaporize those connections

Laserpath uses another innovative approach to lessen the turnaround time for its ASICs. The parts start off as fully interconnected gate arrrays, and the vendor selectively disconnects the gates using lasers to form
gate-level design is already provided for you.

At even higher levels of inte-gration- 10,000 gates and more -manufacturers have different strategies to make the design effort more manageable. VLSI Technology's silicon compiler creates functional blocks, which are equivalent in function but
can vary in form. The compiler takes into account device area, critical-path routing, and required functionality, and it then produces a net list for the gate array.

## Efficient use of silicon

Using this method, a 16 -bit counter that would have a defi-

nite height and width if manufactured as a standard cell can assume a wide variety of dimensions. This versatility allows you to use the available silicon as efficiently as possible within the constraints of the gate-array design methodology.

The photos of Fig A are of three 16 -bit RISC processors generated by VLSI Technology's compiler. Your design interface with the vendor is the same in all three cases; the compiler generates a net list from the schematic that you develop using the vendor's schematic-capture package.

Fig Aa shows a cell-based implementation built around standard cells. Fig Ab depicts a stan-dard-cell implementation: The increased regularity evident in the photo belies the increased difficulty of layout associated with this approach. Fig Ac presents a continuous-gate implementation. The cell-based chip occupies $4 / 10$ as much area as the continuous-gate IC; the stand-ard-cell array occupies $7 / 10$ as much area as the continuousgate implementation.

> System requirements are fluid; sometimes designs aren't frozen until after months of production.
the circuits that you specify. Laserpath calls these parts "1-day gate arrays"; although currently turnaround takes one to five days, the manufacturer intends to have the turnaround time for all parts down to one day by the end of the year. One-day parts do command a premium price, of course. Laserpath's goal is to provide 1-hour turnaround times within the next three years.

The laser-disconnect parts are targeted at prototype applications, but Laserpath provides masked parts that are direct replacements for the laser-disconnect ones. The masked parts are suitable for volume production; they don't require the time-consuming disconnection step. Also, because the laser-disconnect parts are fully interconnected to begin with and are then disconnected at two different levels of metal, they carry an area penalty. First-generation parts typically consumed $80 \%$ more real estate than comparable masked parts. That overhead is now down to approximately $30 \%$, but of course this greater chip area results in a higher price.

The vendor generates the masked parts from the same net list you develop for the laser-disconnect parts, which means you can migrate to masked parts for only the masks' additional NRE costs. Larry Jordan, Laserpath's vice president of marketing and sales, says the break-even point for conversion to masked parts is currently at around the 1000 -piece level.

Laser-prototype and equivalent mask-programmed production devices range in size from 880 to 6000 equivalent 2 -input gates, and the manufacturer lists the parts' internal gate delay as 3.12 nsec max. They are fabricated using 2 - and $3-\mu \mathrm{m}$ silicon-gate CMOS technology and emulate LSI Logic's 7000 Series.

At one time, you could test your designs by building a breadboard and testing the breadboard rather than the gate array that would replace it in your system. The problem with a breadboard of SSI and MSI components is that it's difficult to accurately emulate the critical performance parameters of the gate-array design that you're attempting to test. Using the laser-disconnect approach, you have flexibility. You can test with prototypes that have the same performance as the production parts, if you want to go to production with the laser-disconnect parts, or you can test with prototypes that have virtually the same performance as the production parts, if you decide to change over to the masked parts for larger production runs.

Although getting products to market faster is the goal, countervailing forces are operating that could
extend the time it takes to get your devices into production. You now have to complete UL approval for products prior to production. With the Laserpath parts, you can submit a design to UL and FCC labs that is form, fit, and functionally equivalent to your production boards at a time when breadboard techniques would prohibit such a submission. By making it possible for development and agency approval to take place in parallel, Laserpath improves your product's time-tomarket.
Whereas the device manufacturers discussed to this point are intent on decreasing the time it takes to get a gate array to market, other vendors of gate arrays are concentrating on increases in system operating speed. As you incorporate more circuitry into a single gate array, you encounter fewer of the lengthy delays associated with driving off-chip devices, thus realizing performance gains. (Off-chip delay times are greater than on-chip delays because of the greater capacitance associated with off-chip loads.) Capacities of more than 120,000 equivalent 2 -input gates elevate the complexity of a system you can integrate into a single IC. With this kind of capacity, you can implement an entire RISC processor using one gate array.

## Business doesn't have to be risky

One gate-array vendor, for example, offers a 32 -bit RISC $\mu \mathrm{P}$ and support peripherals as standard products. VLSI Technology Inc's VGT100 family features chips with equivalent-gate capacities ranging from 10,000 to 50,000 usable 2 -input gates, enough to incorporate a $\mu \mathrm{P}$ and peripheral circuitry all on one chip.

VLSI Technology achieves this high level of integration with a chip-layout approach it calls continuous gate technology. Using this approach, the company can attain $75 \%$ chip utilization, or 50,000 usable gates out of 66,550 raw gates. This utilization level is significant because it allows you to implement the same function using a smaller piece of silicon; this reduction should translate into a lower per-piece price for you.
This approach also eases placing and routing tasks. Rather than reserving open areas for routing channels as in the traditional gate-array approach, continuous gate technology provides routing channels over utilized cells. In addition, local routing for macrocells doesn't compete with global routing. VLSI Technology claims that this increased ease will also cut days from your turnaround time, although to date its parts have turnaround times comparable to the rest of the well-established gate-array manufacturers.

Along with high gate count, the VGT100 Series allows you to operate with system clock speeds as high as 70 MHz . The specified internal gate delay for a 2 -input NAND gate driving two loads is 0.8 nsec. Wrought with $1.5-\mu \mathrm{m}$ silicon-gate design rules, the parts operate from 5 V supplies and typically dissipate $20 \mu \mathrm{~W} /$ gate/MHz.

LSI Logic's LCA10000 Series also uses a channelless interconnection scheme to achieve high gate density. This series features raw gate counts of 129,000 gates and estimated usable gates of 50,000 . It's fabricated in $1.5-\mu \mathrm{m}$ 2-layer metal HCMOS technology and provides speeds equivalent to 10 K ECL: a 650 -psec internal delay for a 2 -input NAND gate driving two loads. The line comprises six arrays, ranging in size from 25,740 to 129,042 gates. Although these devices are channelless and feature the high gate counts associated with that architecture, they are cell-based arrays and therefore require more silicon, gate for gate, than do compacted arrays (Fig 1).

In addition, LSI Logic offers the LSC15 Series structured-cell arrays. These devices offer usable gate counts as high as 60,000 and the same 10 K ECL performance that the LCAH10000 Series exhibits. The LSC15 arrays offer high-density static-memory elements of as much as 36 k bits as well as multiport RAMs, ROMs, LIFO memories, and FIFO memories. The series' megafunction list includes 2900 Series' bit-slice building blocks, 8200 Series peripheral devices, a 6845 CRT controller, and generic logic functions. You can design your own master slices, which include a commonly used subset of these functions, surrounded by a LCA 10000 Series gate array; the gate array allows you to tailor your predefined slices to individual applications. With the high density provided by these parts, and the consequent high speed of operation of systems that have all their functionality integrated onto a single chip, you can develop your own 16 -bit controller using one of these gate arrays and operate it in the 30 - to $50-\mathrm{MHz}$ range.

Nonetheless, don't look for quick-turnaround prototype parts such as those discussed earlier. LSI Logic vice president Keith Lobo believes that fast-turnaround prototyping parts are unnecessary for two reasons. First, he believes that with today's typical turnaround time of six to eight weeks, the gate array doesn't create any bottleneck in design testing. In a typical situation, you have to wait a significant amount of time to get your pe boards laid out; then, you have to wait a couple of more weeks for the prototype boards to arrive.

Finally, you'll probably bring the boards up with application software which, very likely, isn't ready either.

Second, Lobo believes that a good deal of prototyping should be done via simulation. If the models are good enough-and he contends that his are - then a designer will get an accurate picture of how a circuit will work. Good simulation allows you to test not only the accuracy


Fig 1-In the traditional architecture of a gate array (a), I/O pads surround columns of logic cells interconnected via the routing channels. Channel-free arrays (b) increase the gate count by filling the entire array with logic cells and by allowing you to use any part of the array for interconnections. The basic building blocks of compacted arrays (c) are $p$ - and $n$-channel transistors, not logic cells.

Static-RAM cells accomplish the gate interconnections, allowing you to modify your configuration on-the-fly.
of your logic design but also the timing associated with that design.

The ultimate goal of those who design simulators is to eliminate the breadboard or prototype stage of the development cycle. Once designers realize this goal, simulators will fulfill the same function as in-circuit emulators do in $\mu \mathrm{P}$-based design. The biggest impediment has been the enormous computational power that simulation programs require, but as workstations inevitably become more powerful and less expensive, that power will become accessible to designers.

Historically, if you wanted to have high levels of integration as well as very high operating speeds-that is, if you wanted to have your cake and fry it too-you were out of luck. Triquint's GaAs Q-chip devices feature a phenomenal flip-flop toggle frequency of 2 GHz but incorporate only 140 gates per chip (Fig 2). Although Fairchild's ECL FGX-Series provides 12,250 gates per chip and operates at greater than 1.5 GHz , its gate count is still an order of magnitude less than the highest gate counts available.

Until advances in superconductivity make it possible to bring high-speed interconnect systems to market (around 1990, some predict), such low-level densities will prevent you from realizing the full speed potential of these devices at the system level. A flip-flop toggle frequency of 500 MHz may seem a bit lethargic when compared with the previous two gate arrays, but with this operating speed and 129,000 gates, the U III Series from Hughes Aircraft holds the speed/density product title for gate arrays.


Fig 2-This gate array, a member of Triquint's Q-chip series, is a GaAs, ECL-compatible chip that blazes along at a 2 -GHz flip-flop toggle frequency.

It should be obvious by now that you have a plethora of products to choose from. To help you choose, we've included the tables on the following pages, but don't expect an exhaustive account of all gate-array manufacturers. As of this writing, there are at least a hundred gate-array vendors.

Moreover, don't take the information in the tables too literally: Equivalent-gate and gate-utilization figures are approximations. If, for example, you multiply the equivalent gate count of some of the higher-performance gate arrays by the power-dissipation/gate figure, you will obtain an egg-frying 40 W dissipation figure for the IC; in reality, the part will dissipate only 15 W . The tabulated figures don't take into account configuration-dependent variations in the listed parameters.

Finally, you should be aware that it's time for a shakeout in this industry. The ASIC pie is only so big and, with more than 100 hungry vendors, some are sure to end up with a hollow feeling in their stomachs. After only six months, Monolithic Memories got out of the gate-array manufacturing business (although it maintains a second-source relationship with Xilinx). Choose a vendor that provides you with production options, and make sure that you can complete your designs and get them into production whether the vendor remains in business or not. If, for technical advantages, you choose an ASIC house without a second source, make sure that it's in the business to stay. Ask yourself certain questions: "How long has the company been in this business?" "Is it making money?" "Is it a division of a well-established company?"

EDN

## References

1. Folberth, Otto G, and Warren D Grobman, VLSI: Technology and Design, IEEE Press, New York, NY, 1984.
2. Hollis, Ernest E, Design of VLSI Gate Array ICs, Prentice-Hall, Englewood Cliffs, NJ, 1987.
3. Mead, Carver, and Lynn Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, MA, 1980.
4. Smith, David, "Semicustom-array directory," EDN, March 6, 1986, pg 96.
5. Semicustom Design Guide, VLSI Systems Design, Summer 1986.
6. Small, Charles H, "Programmable-logic devices," $E D N$, Feb 5, 1987, pg 112.

Article Interest Quotient (Circle One)

## Yesterday, it was just a good idea.

## Today, we offer the ideal Electronics Design Automation solution.

IDEEL

Performance Absolutely optimal on standard platforms

Database Management
Fourth-generation, object-oriented, full hierarchy and connectivity, integrated, application-transparent

Technology Independence IC, hybrid, PCB, EWD - analog, digital, analog/digital
Seamless Integration
One user interface and one DBMS support all CAE, CAD, and CAM processes

Total Flexibility
Create and document your designs the way
you want them, move in and out of the
operating system freely, store data in textual or binary formats
Verifiable Return on Investment Standard hardware, optimal price/performance, open architecture - enhances and protects your investment dollars
Witness the future. Visit us in Miami at the Design Automation Conference, Booth 1719, June 28 - July 1.

# THE PROGRAMMABIE GATE You've AlWars WANTED. 

We don't mean to be wishywashy, it's just that our Programmable Gate Array delivers both more of what you want and less of what you don't.

which is cast in cement at the factory, the Programmable Gate Array is user-programmable. So there's no risk in design or inventory. And that makes it a lot less dicey.

As in, more speed and less money.

More density and less risk.
And moredesign flexibility but less time to market.

How can one part offer so much?

By combining the advantages of VLSI with the advantages of programmability.And.eliminating the disadvantages.

## "OF COURSE.A

PROGRAMMABLE GATE ARRAY."
That's what logic designers said when we asked them if they could describe the ideal logic device.

We couldn't agree more.Just look at the benefits of such a device.

You get the wide open architecture of a gate array, without the penalties.The NRE, the long development time, the inventory risk, the limited testability, and last but certainly not least, the $50-50$ chance that system changes may mean another pass.


[^11] registered trademarks of their respective holders. © 1986 Xilinx, Inc., 2069 Hamilton Ave., San Jose, CA 95125, (408) 559-7778.

# ARRAY.IT'S JUST WHAT MORE OR LESS. 



Does this picture remind you of a gate array? Perhaps if the bills were on fire. By comparison, there is no comparison. The Programmable Gate Array costs far less to develop. And nothing to change.

Let's look at logic designs Big Three: speed, density and price.

Our new Programmable Gate Array, the XC 2018, turns toggle rates of 70 MHz . And weve enhanced our original part, the XC 2064, to run just as fast.

Theres more density, too. As promised, there are 1800 honest gates in the 2018. And thanks to our unique Logic Cell" ${ }^{\text {" }}$ Array architecture, the magic number's going to be 8000 by year-end.

The price, however, is continuing to go down, just like the prices of other standard parts.

## AFULLSET OF POWERTOOLS.

Everybody knows you can't do a good job without the right tools. So we offer everything you need.

Weve connected with Future-

Net"to bring you their schematic capture capabilities, the most powerful and popular in the industry. To which weve added our own auto-place-and-route.

This, in addition to our already extensive integrated XACT"'development system.Complete with an interactive graphics-based, mouse-and-menu driven design editor, a simulator, and the logic industry's only in-circuit emulator. It runs real I/O in real time, so you get real design verification, in the system.

Every bit of the above runs on an $\operatorname{IBM}{ }^{*} \mathrm{PC} / \mathrm{XX}$," ${ }^{\text {² }}$ PC/ATT" or clone. And you can get started for just $\$ 3600$.

## JUSTTELLUS WHAT YOU WANT.

Like to see some more information so you can chew on it in the privacy of your home or office? We have a free design handbook that tells all.

Rather find out first hand what you can do with the Programmable Gate Array? Order our evaluation kit (affectionately known as EK-01).It has the software and documentation youll need to evaluate your application on the Programmable Gate Array and see how it performs.

Better yet, why not get right down to business by talking with one of our field application engineers? They can answer any questions you might have. And you can get our application support right from the beginning.

All you have to do is call us. Toll-free at (800) 255-7778. In California, (408) 559-7778.Or contact your local Xilinx sales representative or Hamilton/Avnet distributor.

How many gates do you really get?


Other PLDs claim lots of gates, but their restrictive architectures only let you use a small fraction of them. Our patented Logic Cell Array architecture is more open. So you can use all the gates we claim. And there are more chipswith more gates-on the way.

After all, why use anything else when the Programmable Gate Array gives you so much more? And, so much less.

The Programmable Gate Array Company ${ }^{\text {s" }}$


| I/O CAPABILITY |  |  |  | GENERAL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | NOTES AND REMARKS |
| 68 TO 146 | 6 TO 8/0 | CTL | 24 | 5 | $-55 \mathrm{TO}+125$ | CLGS | LEADLESS CHIP CARRIERS AVAILABLE. |
| 68 TO 146 | 6 TO 8/0 | CTL | 24 | 5 | $-55 \mathrm{TO}+125$ | CLGS | PLASTIC PACKAGES AVAILABLE FOR PRODUCTION RUNS ONLY. |
| 70 TO 216 | 0/0 | CTL | 12 | 3 TO 6 | -55 TO +125 | PCLGS | LIBRARY HAS 120 MACROCELLS AND 210 MACROFUNCTIONS. ALL CELLS BUILT AND TESTED. |
| 30 TO 86 | 0/0 | CT | $48^{*}$ | 4.5 TO 5.5 | 0 TO 70 | PCS | *HCD ARRAYS $=48 \mathrm{~mA}$, DMS ARRAYS $=4.8 \mathrm{~mA}$. |
| 20 TO 180 | $0 / 0$ | CT | 10 | 1.5 TO 10 | $-55 \mathrm{TO}+125$ | PCLG |  |
| 43 TO 93 | 0/0 | CT | 6 | 1.5 TO 10 | -55 TO +125 | PCLG |  |
| 43 TO 93 | 0/0 | CT | 4 | 1.5 TO 10 | -55 TO +125 | PCLG |  |
| 30 TO 154 | $8 / 0$ | CTL | 8 | 2 TO 6 | $-55 \mathrm{TO}+125$ | PCLGS |  |
| 30 TO 174 | 8/0 | CTL | 16 | 2 TO 6 | -55 TO +125 | PCLGS |  |
| 26 | 0/0 | CT | 10 | 3 TO 7 | -55 TO +125 | PCLS |  |
| 48 TO 128 | ** | CT | 10 | 3 TO 8 | $-55 \mathrm{TO}+125$ | PCLGS | *6864-GATE ARRAY HAS 8 POWER PADS. |
| 48 TO 128 | ** | CT | 10 | 3 TO 7 | -55 TO +125 | PCLGS | **1632 AND 2436-GATE DEVICES HAVE 16 INPUT AND 16 OUTPUT PADS DEDICATED. |
| 48 TO 149 | 0/0 | CT | 12 | 3 TO 6 | -55 TO +125 | PCLGS | *PLCC J-QUAD PACKAGE AVAILABLE. |
| 72 TO 232 | 0/0 | CT | 12 | 3 TO 6 | -55 TO +125 | PCLGS |  |
| 70 TO 280 | 010 | CTE | 40 | 3 TO 6 | $-55 \mathrm{TO}+125$ | PCLGS |  |
| 54 TO 93 | 2 TO 53/0 | CT | 4 | 3 TO 6 | -40 TO +85 | PCLGS | CONNECT OUTPUTS IN PARALLEL FOR MORE DRIVE. |
| 33 TO 56 | 2 TO 55/0 | CT | 4 | 3 TO 6 | $-40 \mathrm{TO}+85$ | PCLGS |  |
| 22 TO 98 | 0/0 | CT | - | 4.5 TO 5.5 | 0 TO 70 | PCLGS |  |
| 40 TO 120 | 0 TO 60/0 | CL | 8 | 3 TO 6 | -55 TO +125 | PCLG |  |
| 18 TO 84 | 0/0 | CTL | 10 | 3 TO 15 | -55 TO +125 | PCLGS |  |
| 32 TO 68 | 0/0 | CTL | 10 | 3 TO 15 | -55 TO +125 | PCLGS | *METAL-GATE TECHNOLOGY. **V ${ }_{\text {SS }}=15 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=5 \mathrm{~V}$. |
| 38 TO 80 | 0/0 | CTL | 10* | 4.75 TO 5.25 | ** | PLGS | ${ }^{*} \mathrm{~V}_{\mathrm{OH}}, \mathrm{I}=-0.4 \mathrm{~mA}$. |
| 110 TO 120 | 0/0 | CTL | 3.2* | 4.75 TO 5.25 | ** | PLGS | RAM, ROM ON-CHIP. |
| 106 TO 160 | 0/0 | CTL | 3.2 | 4.75 TO 5.25 | ** | PLGS | **COMMERCIAL, INDUSTRIAL, AND MILITARY TEMPERATURE RANGES AVAILABLE. |
| 54 TO 80 | 0/0 | CT | 3.2 | 4.75 TO 5.25 | ** | PCLGS | ***PACKAGE DEPENDENT |
| 106 TO 160 | 0/0 | CTL | 3.2 | 4.75 TO 5.25 | ** | PCLGS |  |
| 220 | 0/0 | CT | 6.4 | 4.75 TO 5.25 | ** | PCLGS |  |
| 219 | 0/0 | CT | 6.4 | 4.75 TO 5.25 | ** | PCLGS |  |
| 44 TO 200 | 0/0 | CT | 42 | 2 TO 5.5 | -55 TO +125 | PCLG | TURNKEY TRANSLATION TO STANDARD-CELL IC. |
| 38 TO 62 | 0/0 | CT | 1.6 | 3 TO 6 | -40 TO +125 | PCL |  |
| 38 TO 62 | $0 / 0$ | CT | 1.6 | 3 TO 6 | -40 TO +125 | PCL |  |
| 68 TO 208 | 0/0 | CT | 8 | 2.5 TO 5.5 | -55 TO +125 | PCLGS |  |
| 42 TO 80 | 0/0 | CT | 12 | 3 TO 7 | -55 TO +125 | PCL |  |
| 22 TO 100 | $0 / 0$ | CT | - | 3 TO 7 | -55 TO +125 | PCLS |  |
| 54 TO 100 | 0/0 | C | 3.2 | 1.5 TO 7 | -55 TO +125 | PCLG |  |
| 40 TO 76 | $0 / 0$ | CT | 100 | 1.5 TO 18 | -55 TO +125 | PCLG | *TYPICAL. **METAL-GATE TECHNOLOGY. |
| 28 TO 62 | $0 / 0$ | CT | 100 | 1.5 TO 18 | -55 TO +125 | PCLG | ***AT 10V. |
| 112 | $0 / 0$ | CTL | 8 | 3 TO 7 | $-55 \mathrm{TO}+125$ | CLGS |  |
| 140 | 98/0 | CT | 5.9 | 4.5 TO 5.5 | $-55 \mathrm{TO}+125$ | LG |  |
| 40 TO 248 | 0/0 | CT | 21 | -0.3 TO +6 | $-55 \mathrm{TO}+125$ | PCLGS | *CHANNELLESS ARCHITECTURE, ROUTING CHANNELS ASSIGNED OVER GATES. |
| 68 TO 172 | 0/0 | CT | 16 | -0.3 TO +6 | -55 TO +125 | PCLGS |  |
| 68 TO 172 | 0/0 | CT | 16 | -0.3 TO +6 | $-55 \mathrm{TO}+125$ | PCLGS |  |
| 260 TO 404 | $0 / 0$ | CTL | 21 | -0.3 TO +6 | $-55 \mathrm{TO}+125$ | PCLGS | CHANNELLESS ARCHITECTURE, ROUTING CHANNEL ASSIGNED OVER GATES, DOUBLE LAYER METAL. |



| I/O CAPABILITY |  |  |  | GENERAL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | NOTES AND REMARKS |
| 40 TO 248 | 0/0 | CTL | 21 | $-0.3 \mathrm{TO}+6$ | $-55 \mathrm{TO}+125$ | PCLGS | CHANNELLESS ARCHITECTURE, ROUTING CHANNEL ASSIGNED OVER GATES, DOUBLE LAYER METAL. |
| 40 TO 248 | 0/0 | CTL | 21 | -0.3 TO +6 | $-55 \mathrm{TO}+125$ | PCLGS | CHANNELLESS ARCHITECTURE, ROUTING CHANNEL ASSIGNED OVER GATES, TRIPLE LAYER METAL. |
| 38 TO 136 | 0/0 | CTL | 8 | 4 TO 6 | -40 TO +125 | PCLGS |  |
| 44 TO 174 | 0/0 | CT | 3.2* | 4 TO 6 | 0 TO 70 | PCLGS | RAM, ROM, PLA ON CHIP. |
| 44 TO 208 | $0 / 0$ | CT | 3.2* | 4 TO 6 | 0 TO 70 | PCLGS |  |
| 32 TO 69 | 0/0 | CTL | 8.5 | 3 TO 15** | -55 TO +125 | PCLGS | *METAL-GATE TECHNOLOGY. **1.5V OPTION AVAILABLE. |
| 64 TO 210 | 0/0 | CTL | 12 | 4.5 TO 5.5 | -55 TO +125 | PCLGS | LSSD TESTING \& SOLDER BUMP TECHNOLOGY AVAIL. |
| 103 TO 174 | $0 / 0$ | CTL | 12 | 4.5 TO 5.5 | $-55 \mathrm{TO}+125$ | PCLGS | COMPOSITE ARRAYS WITH 230 4-BIT STATIC RAM. |
| 33 TO 53 | 7 TO 9/0 | CT | 1 | 2 TO 15 | -55 TO +125 | PCLG | *METAL-GATE TECHNOLOGY. |
| 28 TO 88 | $8 / 0$ | CT | 10 | 2 TO 10 | -55 TO +125 | PCLG |  |
| 64 TO 104 | $4 / 0$ | CT | 10 | 2 TO 10 | $-55 \mathrm{TO}+125$ | PCLG |  |
| 60 TO 158 | $6 / 0$ | CT | 8 | 2 TO 7 | -55 TO +125 | PCLG |  |
| 48 TO 106 | 0/0 | CT | 10 | 3 TO 5.5 | -55 TO +125 | PCLGS |  |
| 44 TO 122 | 0/0 | CTL | 12 | 3 TO 6 | -55 TO +125 | PCLG |  |
| 60 TO 170 | *0/0 | CTL | 12 | 3 TO 6 | -55 TO +125 | PCLG |  |
| 66 TO 168 | *0/0 | CTL | 12 | 3 TO 6 | $-55 \mathrm{TO}+125$ | PCLG |  |
| 74 TO 180 | $0 / 0$ | CT | 12 | 3 TO 6 | -55 TO +125 | PCLGS |  |
| 68 TO 232 | 0/0 | CT | 12 | 3 TO 6 | -55 TO +125 | PCLGS |  |
| 72 TO 132 | $0 / 0$ | CT | 20 | 3 TO 6 | $-55 \mathrm{TO}+125$ | PCLGS |  |
| 68 TO 232 | 0/0 | CT | 12 | 3 TO 6 | $-55 \mathrm{TO}+125$ | PCLGS |  |
| 168 TO 368 | $0 / 0$ | CT | 12 | 3 TO 6 | $-55 \mathrm{TO}+125$ | CLGS | CHANNEL-FREE ARCHITECTURE WITH HIERARCHICAL PLACEMENT. PROGRAMMABLE-SLEW-RATE OUTPUT BUFFERS. |
| 162 TO 228 | 0/0 | CT | 12 | 3 TO 6 | -55 TO +125 | CLGS | ARRAYS CONTAIN RAM, ROM, AND MEGACELLS SUCH AS ALUs AND MULTIPLIERS. |
| 28 TO 128 | * | CT | 10 | 3 TO 8 | -55 TO +125 | PCLGS | *1600- AND 2400-GATE ARRAYS HAVE 16 DEDICATEDINPUT AND 16 DEDICATED-OUTPUT I/O CELLS. |
| 26 | 0/0 | CT | 10 | 3 TO 7 | -55 TO +125 | PCLS |  |
| 48 TO 128 | ** | CT | 10 | 3 TO 7 | -55 TO +125 | PCLGS | *6864 GATE ARRAY HAS 8 PWE PADS. **1632 AND 2436 GATE DEVICES HAVE 16 INPUT AND 16 OUTPUT PADS DEDICATED. |
| 96 TO 160 | 0 | CT | 10 | 4 TO 6 | $-55 \mathrm{TO}+125$ | PCLGS |  |
| 84 TO 102 | 0 | CT | 10 | 3 TO 7 | -55 TO +125 | PCLGS | RAD HARD CMOS/SOS |
| 0 | $\begin{aligned} & 6 \text { TO } 241 \\ & 6 \text { TO } 24 \end{aligned}$ | CT | 25 | 3 TO 18 | -55 TO +125 | PCLG | *METAL-GATE TECHNOLOGY. |
| - | ALL/ALL* | CT | 12 | 3 TO 6.5 | -55 TO +125 | PCL | *PADS ARE EITHER INPUT OR OUTPUT. |
| - | ALL/ALL* | CT | 10 | 3 TO 6.5 | -55 TO +125 | PCL |  |
| 14 TO 190 | 0/0 | CT | 7* | 3 TO 6 | -20 TO +75 | PCGS | CONNECT OUTPUT BUFFERS IN PARALLEL FOR MORE DRIVE. |
| 14 TO 190 | $0 / 0$ | CT | 7* | 4.5 TO 5.5 | -20 TO +75 | PCGS |  |
| 33 TO 84 | 0 TO 53/0 | CT | 4 | 3 TO 6 | -40 TO +85 | PCLGS | *"A" VERSIONS OFFER PROGRAMMABLE POWER PADS AND PARALLEL-OUTPUT CAPABILITY. |
| 44 TO 168 | 0 TO 66/0 | CTL | 10 | 3 TO 6 | -40 TO +85 | PCLGS |  |
| 20 TO 220 | 3 TO 12/0 | CT | 24 | 4.5 TO 5.5 | 0 TO 70 | PCLGS |  |
| 37 TO 88 | 12 TO 66/0 | C | 25 | 2 TO 6 | -55 TO +125 | PCLG |  |
| 34 TO 42 | 4/0 | CTL | 1.6 | 5 TO 15 | -55 TO +125 | PCL | *METAL-GATE TECHNOLOGY. |
| 62 | $0 / 0$ | CTL | 1.6 | 3 TO 10 | -55 TO +125 | PCL |  |
| 62 | 0/0 | CTL | 1.6 | 3 TO 10 | -55 TO +125 | PCL |  |
| 44 TO 168 | $0 / 0$ | Сто | 24 | 3 TO 6 | -40 TO +85 | PCLGS | *COMMERCIAL, INDUSTRIAL, AND MILITARY RANGES AVAILABLE. PADS ARE USER-PROGRAMMABLE. |

## MOS DIGITAL ARRAYS (Continued)




| MANUFACTURER | ARRAYS |  | CAPACITY |  |  | PERFORMANCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { 广 } \\ & \text { O} \\ & \text { O} \\ & \text { 2 } \\ & \text { ㅇ } \\ & \stackrel{U}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | TYP | MAX | TYP | MAX |  |  |
| APPLIED MICRO CIRCUITS | Q700 | ECL | 250 TO 1000 | 85 | $\begin{aligned} & 34 \text { TO } 76 \\ & (6 \text { TO } 8) \\ & \hline \end{aligned}$ | 0.5 TO 0.9 | - | 2.95 | - | 125 |  |
|  | Q1500 | ECL | 1500 TO 1700 | 95 | $\begin{aligned} & 84 \text { TO } 120 \\ & \text { (10 TO 28) } \\ & \hline \end{aligned}$ | 0.5 TO 0.9 | - | 2.1 | - | 125 |  |
|  | Q3500*** | ECL | 1300 TO 3500 | 95 | $\begin{aligned} & 76 \text { TO 120 } \\ & \text { (16 TO 28) } \end{aligned}$ | 0.7 TO 2.75 | - | 0.8 | - | 400 |  |
| ADVANCED MICRO DEVICES | Am1850 | ECLTTL | 1800 | 90 | - | 0.8 | 1.2 | 1.3 | 1.9 | 200 |  |
|  | Am3500 | ECLTTL | 3700 TO 5200 | 95 | $\begin{aligned} & 124 \text { TO } 138 \\ & \text { (20 TO 26) } \end{aligned}$ | 0.4 TO 0.6* | 0.95* | 0.7 | 1.1 | 500 |  |
| CHERRY SEMICONDUCTOR | GENESIS | 12 L | 192 TO 288 | 70 TO 80 | 30 TO 34 | $50^{*}$ | 100* | 25 | 50 | 2 |  |
| CUSTOM INTEGRATED CIRCUITS | GAC8000 | 12L | 7600* | - | 64 | 20 | ** | ** | ** | 10 |  |
| CUSTOM SILICON | $\begin{aligned} & \text { MCA600- } \\ & \text { 1200ECL } \\ & \hline \end{aligned}$ | ECL | 652 TO 1192 | 70 TO 85 | 28 TO 72 (12) | 0.7 | 1.2 | 2.0 | 3.8 | 160 |  |
|  | $\begin{gathered} \text { MCA2500 } \\ \text { ECL } \end{gathered}$ | ECL | 2472 | 70 TO 85 | 149 (28) | 0.3 | 0.5 | 0.75 | 0.88 | 700 |  |
|  | $\begin{aligned} & \text { MCA500- } \\ & \text { 1300ALS } \end{aligned}$ | TTL | 533 TO 1280 | 70 TO 85 | 28 TO 84 (4) | 2.3 | 3 | 12 | 14 | 80 |  |
|  | $\begin{gathered} \text { MCA2800 } \\ \text { ALS } \end{gathered}$ | TTL | 2720 | 70 TO 85 | 149 (4) | 0.8 | 1.1 | 6 | 8.2 | 125 |  |
|  | $\begin{gathered} \text { MCA2900 } \\ \text { ETL } \\ \hline \end{gathered}$ | ECL TTL | 2958 | 70 TO 85 | 149 (28) | 0.7 \& 1.1** | 1.2 \& $1.8{ }^{*}$ | 0.8 \& 3.2* | 1.5 \& $5.3^{*}$ | 125 |  |
| FAIRCHILD | FGE | ECL | 100 TO 2840 | 85 | 24 TO 300 | 0.3 | 0.4 | 0.4 | 0.6 | 1000 |  |
|  | FGX | ECL | 12,250 | 85 | 384 (80) | 0.15 | 0.19 | 0.5 | 0.7 | $>1500$ |  |
| FERRANTI/INTERDESIGN | ULA R | CML | 130 TO 2000 | 70 TO 95 | 20 TO 80 | 2.9 | 5.2 | 8 | 14 | $80^{*}$ |  |
|  | ULA DS | CML | 512 TO 10,000 | 95 | 42 TO 190 | 1.4 | 2.5 | 8 | 14 | 130** |  |
| FUJITSU MICROELECTRONICS | H-BIPOLAR | LSTTL | 360 TO 1680 | 90 | $\begin{aligned} & 44 \text { TO } 103 \\ & \text { (4 TO 15) } \end{aligned}$ | 1.25 | - | 4.5 | - | 150 |  |
|  | $\begin{aligned} & \text { B2000- } \\ & \text { BIPOLAR } \end{aligned}$ | LSTTL | 3162 | 90 | 136 (24) | 0.95 | - | 3.5 | - | 200 |  |
|  | ET 3000 | ECL | 4200 | $>90$ | 144 (28) | 0.22 | 0.35 | 3.7 | 5.9 | 1100 |  |
| HONEYWELL | HE2000 | CML | 2000 | 80 TO 95 | 140 (32) | 0.3 | 1 | 1 | 2 | 660 |  |
|  | HT5000 | CML | 5000 | 65 TO 75 | 120 (24) | 0.6 | 0.8 | 6 | 12 | 500 |  |
|  | HM1000R | CML* | 1000 | 65 TO 75 | 60 (16) | 0.7 | 1.5 | 4.4 | 5.7 | 400 |  |
|  | HE8000 | CML | 8000 | 85 TO 90 | 188 (56) | 0.3 | 1 | 0.7 | 1 | 500 |  |
|  | HM3500 | CML* | 3500 | 80 TO 90 | 120 (32) | 0.4 | 0.8 | 1 | 2 | 600 |  |
| MOTOROLA | MCA I-ECL | ECL | 625 TO 1192 | 85 TO 95 | $\begin{aligned} & 46 \text { TO } 60 \\ & \text { (8 TO 12) } \end{aligned}$ | 0.8 | 1.2 | 2.1 | 3.1 | 250 |  |
|  | MCA II-ECL | ECL | 902 TO 2760 | 85 TO 95 | $\begin{aligned} & 54 \text { TO } 120 \\ & (8 \text { TO 28) } \\ & \hline \end{aligned}$ | 0.3 | 0.5 | 0.6 | 0.9 | 770 |  |
|  | MCA I-TTL | ECL** | 533 TO 1280 | 85 TO 95 | $\begin{aligned} & 57 \mathrm{TO} 76 \\ & (7 \mathrm{TO} 8) \\ & \hline \end{aligned}$ | 1.4 | 3 | 9.8 | 14 | 80 |  |
|  | MCA II-TTL*** | ECL** | 1800 TO 2860 | 85 TO 95 | 120 (28) | 0.9 | 1.15 | 5 | 7.5 | 250 |  |
|  | BIMOS**** | $\begin{array}{\|c\|} \hline \text { CMOSI } \\ \text { BIPOLAR } \\ \hline \end{array}$ | 704 TO 6144 | 85 TO 95 | 202 (52) | 0.9 | 1.15 | 1.25 | $3.5 *$ | 150 |  |
|  | MCA III-ECL | ECL***** | 10,332 | 85 TO 95 | 256 (33) | 0.15 | 0.175 | 0.2 | 0.3 | 1200 |  |
| NEC ELECTRONICS | ${ }_{\mu}$ PB63XX | ECL | 600 TO 5000 | 95 | 88 TO 172 (10) | 0.25 | 0.375 | 1 | 1.5 | 500 |  |
| RAYTHEON SEMICONDUCTOR | R-OI/SL | ISL | 3500 TO 5000 | 60 TO 80 | 120 TO 150 | 1.2* | 2 | - | - | 125 |  |
|  | R-JI/ISL | ISL | 800 TO 2400 | 60 TO 80 | 48 TO 96 | 2.3*** | 3 | - | - | 75 |  |
| SIEMENS AG | SH 100C | OXIS II | 400 TO 2500 | 90 | $\begin{aligned} & 40 \text { TO } 144 \\ & (6 \text { TO } 24) \\ & \hline \end{aligned}$ | 0.45 | 0.6 | - | - | 750 |  |
| SIGNETICS | $\begin{aligned} & \text { TURBO } \\ & \text { ACE } \\ & \hline \end{aligned}$ | ECL | 600 TO 2700 | 80 TO 90 | $\begin{aligned} & 64 \text { TO } 144 \\ & (6 \text { TO 16) } \\ & \hline \end{aligned}$ | 0.35 | 0.65 | 0.9 | 1.25 | 600 |  |
|  | LOWPOWER ACE | ECL | 600 TO 2700 | 80 TO 90 | $\begin{aligned} & 64 \text { TO } 144 \\ & (6 \text { TO 16) } \end{aligned}$ | 0.45 | 0.65 | 1.1 | 1.5 | 400 |  |
| TEXAS INSTRUMENTS | TAB | LSTTL | 240 TO 1120* | - | 40 TO 88 (2) | 1.9 | - | 6.5 | - | 150 |  |
|  | TAL | TTL | 320 TO 500 | - | 28 TO 36 (4) | 6 | 6.8 | 9 | 11 | 25 |  |
|  | TAT | STL | 540 TO 1008 | - | 56 TO 100 (8) | 2.8 | 4.3 | 9.5 | 15 | 80 |  |




## WHAT'S NEW?

Two years ago we introduced a NEW, single output family of power supplies-750W, 1000W \& 1500W.

Last year we added a NEW 800W multi.

Now wére introducing a l000W multi

> NEW 1000 WUATT MULTI

This latest NEW addition to our High Power Product Line meets UL. CSA. IEC 380/VDE 0806 Safety Specs, has an on board EMI Filter and is in a standard $5^{\prime \prime} \times 8^{\prime \prime} \times 12^{\prime \prime}$ package.

Any number of options are also available, such as: Current Share, Power Fail, Crowbar Output-out-of- Tolerance

## NEW PRODUCT OFFERING

Now we can satisfy all of your High Power requirements from 500-1500 WATTS. Singles or Multis.

| WATTS | SINGLE | MULTI <br> (UPTO 4 OUTPUTS) |
| :---: | :---: | :---: |
| 1500 |  |  |
| 1000 |  |  |
| 800 |  |  |
| 750 |  |  |
| 500 |  |  |

## A NEW WAY TO SPEC 500-1500 WATTS

We cover the range from 500-1500 WATTS. And with our reputation for quality and reliability you don't have to write a detailed spec. to ensure performance. Our power supplies meet our specs! And yours too.

So, if you need 5001500 WATTS, just find the power supply you need in our catalog"spec" it and forget it. Our units are that good. IOf course, write a detailed spec. if you want. We can work with that too.)

## NEW

## DELIVERY PROGRAM

We've revamped our manufacturing process to ensure that we can deliver. On time. Or Just-In-Time.

Deliver-whatever or whenever your schedule demands.

## NOT NEW

Quality and reliability are NOT NEW at acdc. We've been building power supplies that perform to spec. for over 30 years.

## YOUR

POWER SUPPLIER

## FROM 40-1500 WATTS <br> actic electronics 톡

401 Jones Road, Oceanside. CA 92054 TEL: 619/757-1880. TLX: 350227


## YOUR FIBER, COAXANDTWISTED PAIR NETWORKS ARENT FINSHED UNTLLTHEY'RETIEDTOGETHER.

The days of running from vendor to vendor to configure a cohesive information management network are over. With the formation of the Augat Communications Group, you now have a single source for off-the-shelf twisted pair, fiberoptic and coax network products.

Augat not only makes the products you need, but offers the expertise and knowledge to tie your information management network together. Augat simplifies system design, specification and product acquisition. No one else makes it this easy.

We offer the broadest range of network interconnection products available today. These products include twisted pair connectors, coaxial connectors, fiberoptic connectors, terminal blocks, distribution frames, data links, amplifiers, line extenders, network expanders, taps, splitters, digital cross connect systems and much more.
EDN June 25, 1987

Augat Communications Group meets your fiber, coax and twisted pair network needs by integrating the proven products and expertise of six Augat operations: Broadband, LRC, Melco, Telzon, Fiberoptics and Vitek. Whether your network requirements are for a LAN within a single office or a multi building complex; or a WAN throughout many states; or a connectorization and distribution system within a central office, Augat Communications Group can tie it all together with ease.

For more information on the one company that has the products, the capability and the experience to tie fiber, coax and twisted pair into a common network, contact Augat Communications Group, PO Box 1110, Seattle, WA 98111. Call us at 206-223-1110.

were algat COMMUNCCATONS GPOUP. WE TIE TTAL TOGETHER ....WTH EASE.

| ID（A） | Package ${ }^{\text {VDSs（V）}}$ | 30 | 60 | 100 |
| :---: | :---: | :---: | :---: | :---: |
| 0.5 | TO－92 | 2SK679（0．58） |  |  |
|  | SOT－89 | 2SK680（0．5n） |  |  |
| 1.0 | SP－8 | 2SK681（0．5R） |  |  |
| 1.0 | MP－3 |  |  | $\begin{aligned} & \text { 2SK611 (3.08) } \\ & \text { 2SK654 (1.3贝) } \\ & \hline \end{aligned}$ |
| 2.0 |  | 2SK738（0．11 $)$ 2SK801（0．2n） 2SJ132（0．25 $)$ | $\begin{aligned} & \text { 2SK739 (0.17R) } \\ & \text { 2SJ133 (0.45R) } \end{aligned}$ | $\begin{aligned} & \text { 2SK612 (0.3n) } \\ & \text { 2SJ128 (0.8』) } \end{aligned}$ |
|  | MP－5 | 2SK802（0．2R） | $\begin{aligned} & \text { 2SK700 ( } 0.6 \Omega \text { ) } \\ & \text { 2SK701 ( } 0.4 \Omega \text { ) } \\ & \hline \end{aligned}$ | 2SK699（0．88） |
| 5 | $\begin{aligned} & \text { MP-25 } \\ & \text { MP-45* } \end{aligned}$ |  | $\begin{aligned} & \text { 2SK704 (0.11 }) \\ & \text { 2SK705 (0.11 }) \end{aligned}$ | 2SK702 $(0.2 \Omega)$ 2SK703 $(0.2 \Omega)^{*}$ 2SJ135 $(0.25 \Omega)^{*}$ |
| 6 |  |  |  | 2SJ134（0．25＠） |
| 10 |  |  | $2 \mathrm{SJ137}$（0．25＠）＊ | $2 \mathrm{SJ139}$（0．188）＊ |
| 12 |  |  | $\begin{aligned} & \text { 2SK659 (0.05 })^{*} \\ & \text { 2SJ136 (0.25 }) \end{aligned}$ | $\begin{aligned} & \text { 2SK737 (0.18)* } \\ & \text { 2SK811 (0.1) * } \\ & \text { 2SJ138 (0.18 } \end{aligned}$ |
| 13 |  |  | 2SJ141（0．15R）＊ | 2SJ142（0．15R）＊ |
| 14 |  |  |  | $2 \mathrm{SK810}$（0．18） |
| 15 |  |  | 2SK591（0．035R）＊ | 2SK736（0．08＠）＊ |
| 16 |  |  | 2SJ143（0．11．）＊ |  |
| 19 |  |  | 2SJ140（0．15＠） |  |
| 21 |  |  | 2SK813（0．06న）＊ | 2 SK 815 （0．068）＊ |
| 26 |  |  | 2 SK 817 （0．0368）＊ |  |
| 27 |  |  | 2SK812（0．06R）＊ |  |
| 40 | MP－85 |  | 2SK835（0．014＠） | 2SK836（0．025＠） |
|  | MP－88 |  | 2SK797（0．014＠） | 2SK798（0．025＠） |

## Streamline your driver and switching circuits．

With NEC＇s new power MOS FETs． Featuring 4V gate－source bias， low on－resistance and reduced chip size．


| High－voltage，low on－resistance power MOS FETs． |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ID（A） | $\text { Package }{ }^{\text {VDSS (V) }}$ | 250 | 450 | 500 | 900 |
| 3 | $\begin{aligned} & \text { MP-25 } \\ & \text { MP-45 } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { 2SK786 (6.0』) } \\ & \text { 2SK946 (4.5R) } \end{aligned}$ |
| 4 | $\begin{aligned} & \text { MP-85 } \\ & \text { MP-88 } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { 2SK832 (3.2n) } \\ & \text { 2SK871 (4.5R) } \end{aligned}$ |
| 5 | $\begin{aligned} & \text { MP-25 } \\ & \text { MP-80 } \\ & \text { MP-88 } \\ & \hline \end{aligned}$ |  | 2SK854（1．08） | 2SK855（1．18） | $\begin{aligned} 2 \text { SK719 } \\ \text { 2SK833 } \\ \text { 2S.2R) } \\ \hline \end{aligned}$ |
| 6 | MP－88 |  |  |  | 2SK872（2．08） |
| 8 | $\begin{aligned} & \text { MP-85 } \\ & \text { MP-88 } \end{aligned}$ |  | 2SK873（0．9＠） | 2SK874（1．08） | $\begin{array}{r} \text { 2SK834 (1.2ח) } \\ \text { 2SK787 (1.25 ) } \end{array}$ |
| 10 | MP－88 |  | 2SK735（0．68） | 2SK819（0．65＠） |  |
| 12 | $\begin{aligned} & \text { MP-80 } \\ & \text { MP-85 } \\ & \text { MP-88 } \end{aligned}$ |  | $\begin{aligned} & \text { 2SK799 (0.4R) } \\ & \text { 2SK824 (0.4R) } \\ & \text { 2SK875 }(0.5 \Omega) \\ & \hline \end{aligned}$ | 2SK773 $(0.47 \Omega)$ 2SK828 $(0.47 \Omega)$ 2SK876 $(0.6 \Omega)$ |  |
| 15 | $\begin{aligned} & \text { MP-85 } \\ & \text { MP-88 } \end{aligned}$ |  | $\begin{aligned} & \text { 2SK826 ( } 0.32 \Omega) \\ & \text { 2SK825 (0.4ח) } \end{aligned}$ | $\begin{aligned} & \text { 2SK830 }(0.35 \Omega) \\ & \text { 2SK829 }(0.47 \Omega) \end{aligned}$ |  |
| 18 | $\begin{aligned} & \text { MP-80 } \\ & \text { MP-85 } \\ & \text { MP-88 } \end{aligned}$ | 2SK820（0．188） | 2SK800（ $0.32 \Omega$ ） 2SK837 2SK827 $(0.25 \Omega \Omega)$ | 2SK774（ $0.35 \Omega$ ） 2SK838（ $0.3 \Omega$ ） 2SK831 $(0.35 \Omega)$ |  |
| 20 | $\begin{aligned} & \text { MP-80 } \\ & \text { MP-88 } \end{aligned}$ | $\begin{aligned} & \text { 2SK720A (0.18』) } \\ & \text { 2SK821 (0.18 }) \end{aligned}$ | 2SK784（0．25＠） | 2SK785（0．38） |  |
| 22 | MP－85 | 2SK822（0．12R） |  |  |  |
| 25 | $\begin{aligned} & \text { MP-80 } \\ & \text { MP-88 } \end{aligned}$ | $\begin{aligned} & \text { 2SK707 (0.12 }) \\ & \text { 2SK823 (0.12 }) \end{aligned}$ |  |  |  |



SP－8
10－pin SIP

4V－driven power MOS FET arrays．

| 4V－driven power MOS FET arrays． |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Id（A） | $\text { Package }{ }^{\text {VDSS }(V)}$ | 30 | 60 | 80 | 100 |
| 2 | 10－pin SIP | ${ }_{\mu} \mathrm{PA} 1520 \mathrm{H}(0.11 \Omega)$ | ${ }_{\mu}$ PA1522H（0．17） |  | ${ }_{\mu}$ PA 1526H（0．3n） |
|  |  | ${ }_{\mu} \mathrm{PA} 1570 \mathrm{H}(0.3 \Omega)$ | $\mu$ PA1572H（0．4』） | $\mu \mathrm{PA1524H}(0.6 \Omega)$ | $\mu$ PA1576H（0．88） |
|  |  |  | ${ }_{\mu}$ PA1523H（0．48） |  | ${ }_{\mu}$ PA1527H（0．88） |
| 5 |  |  | ${ }_{\mu} \mathrm{PA} 1552 \mathrm{H}(0.11 \Omega)$ |  | $\mu \mathrm{PA1556H}(0.28)$ |




## Control the whole program. NEC's programmable remote control transmitter ICs give you total control of home entertainment centers.

When king consumer kicks back, he wants total control over all the electronic entertainers in his castle. He wants TV, VCR, video disc, stereo, tape deck and CD all under the power of his magic wand. And means you need NEC's fully programmable ICs inside your infrared remote control transmitter.

Powerful 4-bit applicationspecific microcomputers, the $\mu$ PD6125 and 6126 are optimized for multi-function remote control units. They let you program transmission format freely and choose between 38 kHz or 57 kHz carrier frequency.

They have ample capacity to
handle all components. With 64 key inputs for the 6125. And 96 for the 6126. Both feature $1 \mathrm{~K} \times 10$-bit ROM, $32 \times 4$-bit RAM, space-saving packages and low-power CMOS technology. Supply voltages range from 2 V to 6 V .

## UNIFY YOUR SYSTEM.

A powerful remote control unit not only turns components on. It turns consumers on. It helps unify all the separate parts of your system into an irresistible whole. Find out how easy it is to control a larger share of the home entertainment market. With NEC's fully programmable remote control transmitter ICs.

## Multi-channelphotocouplers feature $A C$-input, high $V_{\text {Et }}$ and high CTR.

When your circuits need ACinput, high $V_{\text {CEO }}$ or high CTR, just call NEC. We have the right multichannel photocoupler design for you. We offer four series, each with 1-, 2-, 3-and 4-channel types. All come in DIPs for high-density
mounting. Lead-forming types are also available for surface mounting. Ensure ample isolation for your densely-populated boards with NEC's family of highperformance, multi-channel photocouplers.


| Multi-channel photocouplers |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | $\mathrm{IF}_{\mathrm{F}}(\mathrm{mA})$ | $\mathrm{V}_{\text {ceo }}$ (V) | $\mathrm{I}_{\mathrm{C}}(\mathrm{mA})$ | BV (kV) | CTR (\%, typ) | Feature | Package |
| PS2501-1, -2, -3, -4 | 80 | 80 | 50 | 5 AC | 300 |  | 4-, 8-, 12-, 16-pin DIP |
| $\begin{aligned} & \text { PS2502-1 } \\ & \text { PS2502-2, -3, -4 } \end{aligned}$ | 80 | 40 | $\begin{gathered} 200 \\ 160 \end{gathered}$ | 5 AC | 2,000 |  | 4-, 8-, 12-, 16-pin DIP |
| PS2505-1, -2, -3, -4 | 80 | 80 | 50 | 5 AC | 300 | AC Input | 4-, 8-, 12-, 16-pin DIP |
| $\begin{aligned} & \text { PS2506-1 } \\ & \text { PS2506-2, -3, -4 } \end{aligned}$ | 80 | 40 | $\begin{array}{r} 200 \\ 160 \end{array}$ | 5 AC | 2,000 | AC Input | 4-, 8-, 12-, 16-pin DIP |

■USA Tel:1-800-632-3531. In California: Tel:1-800-632-3532. TWX: 910-379-6985.

- Europe W. Germany Tel:0211-650302. Telex:8589960 NE D. The Netherlands Tel:040-445-845. Telex:51923 NEC B NL Sweden Tel:08-732-8200. Telex:13839 NECSCAN S. France Tel:1-3946-9617. Telex:699499 NEC EF.
 Hong Kong Tel:3-755-9008. Telex:54561 HKNEC HX Taiwan Tel:02-522-4192. Telex:22372 HKNEC TP. Singapore Tel:4819881. Telex: 39726 NECES RS. - Oceania Australia Tel:03-267-6355. Telex:AA38343 NECBCD.



## 40MB

## HP users, take heart.

Tired of shuffling through a stack of floppies to find your latest computer project?

Great. You've come to the right place.
With just one of our Bering Bernoulli cartridges, you can get a whopping 20MB of removable storage.

That's 25 times the storage you can get from a standard floppy. Or, about the same storage you can expect from one hard disk.

Which means our HP compatible storage systems can do much for those who need high capacity.

But that's just for openers.
Because Bernoulli cartridges are removable, you can take them anywhere. Or leave them right in your office.

You can lock them away in a safe. Or keep them from falling into the wrong hands. Something that's rather difficult to do with a hard disk.

# You dont have to go to great heights to get great volume. 



## 40MB

Since a Bernoulli drive offers unlimited capacity, you won't run out of storage space the way you do with floppies or hard disks.

You won't have to worry about desk clutter, either.

And when it's time to backup your data, you simply slide in another cartridge. It's that simple.

Furthermore, Bernoulli aerodynamics result in less wear and a longer life for both drive and media.

So whether youre an HP9000 (Series 200/300/500), HP1000, HP3000 or Integral PC user, our high performance drives provide a complete solution for primary and backup storage.

For instance, you can get a dual 20MB TwinPac ( $5840-\mathrm{RM}$ ) or a single 20MB UniPac ( $5820-\mathrm{RM}$ ) removable drive.

Both are fast, reliable, versatile and removable.

For higher capacities, our MultiPac drives feature a Bernoulli 20MB drive and a hard disk in one convenient package. Our 5204 model has a 40 MB hard disk for a 60 MB total drive. And our 5205 model includes a 57 MB drive for those requiring a 77MB system.

Naturally, theres a lot more to know about our drives. So if yourre interested, and you'd like more information, call or write today. It's a great way to go.

Bering Industries, Inc., 280 Technology Circle, Scotts Valley, CA 95066. Inside California, call 800 533-DISK. Outside California, call 800 BERING 1.


## EDN GATE-ARRAY DIRECTORY

## Advanced Micro Devices Inc

Bipolar arrays:
901 Thompson PI
Sunnyvale, CA 94088
(408) 732-2400

Circle No 660
CMOS arrays:
5900 E Ben White Blvd
Austin, TX 78741
(512) 462-5815

Circle No 661

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated net list.
ACCEPTABLE: Layout generated by customer's software.
DISCOURAGED: Functional block diagram, unsimulated schematic, layout generated by vendor's software, PG tapes.

## DESIGN TOOLS

Customers use LDS software for schematic capture, simulation, timing analysis, layout, and test-program generation.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, IBM PC.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: (Bipolar arrays) Logic design and simulation, timing analysis, test-pattern generation, and (optionally) placement and routing.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: (CMOS arrays) Logic design, simulation, test-program generation, and checking.
VENDOR PERFORMS: Placement and routing, network-equivalence check, and post-layout simulation.

## TRAINING

COURSE: You can attend a 4-day course in Austin, TX. Other training performed on individual basis.
DOCUMENTATION: Design manuals available; no commitment necessary.

## SUPPORT FACILITIES

Austin, TX, and Sunnyvale, CA.

## CYCLE TIMES

DESIGN: 1 to 3 weeks, CMOS; 4 to 6 weeks, bipolar
PROTOTYPING: 5 to 8 weeks, CMOS; 4 to 6 weeks, bipolar.

## INPUTS FOR COST ESTIMATE

Array and package type, volume, schedule, temperature range, screening requirements.

## ALTERNATE SOURCES <br> CMOS: LSI Logic

## Applied Micro Circuits Corp

5502 Oberlin Dr
San Diego, CA 92121
(619) 450-9333

Circle No 662

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Converted net list with vectors, circuit specification, and logic diagrams.

## DESIGN TOOLS

Macromatrix design kit includes engineering-rules and designrules checking, front annotation, and test-program formatting.

## WORKSTATION SUPPORT

Mentor, Daisy, Valid, Tektronix/CAE, and Tegas 5 simulator.

DESIGN CYCLE
CUSTOMER PERFORMS USING OWN TOOLS: Schematic capture, simulation, and test-vector generation.
CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS: Engineering- and design-rule checks, net-list generation, frontannotation calculation.
VENDOR PERFORMS: Layout, fault grading

## FUNCTION LIBRARIES

Q1500 Series ECL: Library includes 125 functions built from as many as 750 gates; users can define new functions using existing library elements; simulation parameters include ID, SUH, PD, FO.
Q700 Series ECL: Library includes 115 functions built from as many as five 2-input gates; users can define new functions using existing library elements; simulation parameters include ID, SUH, PD, and FO.

## TRAINING

COURSE: A 5 -day session is available in San Diego, CA; no design commitment needed.
DOCUMENTATION: Design manuals and application notes are available before design commitment.

## SUPPORT FACILITIES <br> San Diego, CA.

## CYCLE TIMES

DESIGN: 2 to 5 weeks.
PROTOTYPING: 5 to 8 weeks.

## INPUTS FOR COST ESTIMATION

Logic schematics, product specifications, quantities, and delivery schedules.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

Signetics Corp and Thomson CSF; alternate sourcing effected through PG-tape transfer.

## Array Technology

1297 Parkmoor Ave
San Jose, CA 95126
(408) 297-3333

Circle No 663

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Schematic or logic diagram.
DISCOURAGED: Net list.

## DESIGN TOOLS

CAE software provides schematic-capture, net-list generation, simulation, layout, and Fairchild-Sentry test-program-generation capabilities. CAE access occurs through alphanumeric terminals.

## WORKSTATION SUPPORT

Mentor Graphics.

## DESIGN CYCLE

CUSTOMER PERFORMS USING VENDOR'S TOOLS: All logic design, simulation, test-program generation, and layout tasks.
VENDOR PERFORMS: Logic minimization, custom cell creation; any other steps at customer's option.

FUNCTION LIBRARIES
Library contains 74 functions built from as many as 47 2-input gates; users can define new functions using existing library elements or discrete gates; all elements have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: A 5-day session is included in design fees; course is offered in San Jose, CA.

DOCUMENTATION: Design manuals are available upon design commitment.

## SUPPORT FACILITIES

San Jose, CA.
CYCLE TIMES
DESIGN: 6 to 12 weeks.
PROTOTYPING: 3 weeks.
INPUTS FOR COST ESTIMATION
Gate count and package type.

## PRODUCTION COMMITMENTS

Nonrecurring engineering charge is lower with design commitment.

ALTERNATE SOURCES
NCR Corp; alternate sourcing effected through PG-tape transfer.

## Barvon Research Inc

1992 Tarob Ct
Milpitas, CA 95035
(408) 262-8368

Circle No 664

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Layout data generated by vendor's software.
ACCEPTABLE: Functional block diagram, simulated or unsimulated schematic or net list, layout data generated by customer's tools, PG tapes.

## DESIGN TOOLS

Barvon provides tools accessible through timesharing on Control Data Corp's Cybernet; internal tools support cell compaction for chip-size reductions to $45 \%$.

## WORKSTATION SUPPORT

Apollo, Metheus, Valid, and Mentor workstations; layout data includes cell outlines only; internal cell data available after contract negotiation.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, functional simulation.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Logic design.

VENDOR PERFORMS: All simulation, testability-analysis, testprogram design, and post-layout analysis functions.

## FUNCTION LIBRARIES

Library contains functions built from as many as 180 2-input gates; users can define new functions based on existing library elements; $85 \%$ of library cells have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: A 3-day course is available in San Jose, CA prior to design commitment; $\$ 1000$.

DOCUMENTATION: Manuals available before design commitment; $\$ 500$, updated monthly.

## SUPPORT FACILITIES

Santa Clara, CA.

## CYCLE TIMES

DESIGN: 2 to 3 weeks.
PROTOTYPING: 5 to 6 weeks.

INPUTS FOR COST ESTIMATION
Gate count, memory requirements.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

None.

## California Devices Inc <br> 1051 S Milpitas Blvd <br> Milpitas, CA 95035 <br> (408) 945-5000 <br> Circle No 665

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list using vendor's macrocells.

## DESIGN TOOLS

CDI uses Hilo-3, SC MEDS, and Maskap V for simulation, physical design, and verification; design system runs on DEC VAX minicomputers.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, and Tektronix/CAE.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, logic design and simulation, timing analysis, testability analysis, placement and routing, network-equivalence check, and post-routing simulation.
CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS: Above plus test-pattern generation and custom-cell creation.

VENDOR PERFORMS: Any design step at customer's option.

## FUNCTION LIBRARIES

Library includes 200 functions built from as many as 208 2-input gates; users can define new functions using existing library elements or discrete gates; $100 \%$ of library cells have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, FI, and FO.

## TRAINING

COURSE: Four courses range from 1 to 5 days.
DOCUMENTATION: Design manuals available prior to design commitment.

## SUPPORT FACILITIES

San Jose, CA, and Boston, MA.

## CYCLE TIMES

DESIGN: 1 to 8 weeks.
PROTOTYPING: 3 weeks.

## INPUTS FOR COST ESTIMATION

Gate and pin count, operating temperature and voltage range, I/O specifications, screening requirements.

## PRODUCTION COMMITMENTS

None.

[^12]Our UTB-R radiation-hardened gate array family is born to the highest military standards. It is functional to a total dose of $10^{6}$ rads (Si) and operates to data sheet specifications at $2 \times 10^{5}(\mathrm{Si})$ rads.

Producing gate arrays for military and aerospace customers is nothing new to UTMC. For years we ve been providing high-reliability ICs for divisions of United Technologies Corporation. Screened to selected tests in MIL-STD-883C, the UTB-R family's patentedcontinuous-columnarchitecture
increases density without sacrificing routability. It uses transistors to isolate signals and allows you to get up to $95 \%$ gate utilization.

We combine high speed with low-power consumption of CMOS double-level-metal technology. And, our VAX ${ }^{\circledR}$-based HIGHLAND ${ }^{\text {wi }}$ Design System, which supports front-end design on major workstations, enables maximum design flexibility.

Equivalent 2-input NAND gates range from 1,000 to 7,600, and package options include DIPs, LCCs, PGAs, and Cerquads.

Don't compromise your standards. Choose the rad-hard gate array born to the military-the UTB-R Series.

United Technologies
Microelectronics Center
1575 Garden of the Gods Road
Colorado Springs, C0 80907

## 1-800-MIL-UTMC

##  <br> UNITED <br> TECHNOLOGIES <br> MICROELECTRONICS <br> CENTER

## Reach out for good ideas



## Good ideas come in smaller case sizes from the capacitor choice.

Nothing moves a product to market faster than timely good ideas. That's why some of our biggest good ideas in capacitors now come in smaller packages. Features that can offer you new opportunities for improving designs, controlling costs and automatically inserting more high CV capacitors than ever before.
A perfect example is our VX miniature aluminum electrolytic capacitor series. These compact, general purpose, radial lead capacitors have been designed to be everything you expect a highquality, high-reliability capacitor to be.

They meet JIS C-5141 and 5102 industry standards. 2,000 hour load

life test requirements. And include, both, our Anti-Solvent design feature, which resists harmful cleaning agents, and our unique safety vent design on units with diameters of 6.5 mm and larger.

Or, if you need reliable performance up to $+105^{\circ} \mathrm{C}$, specify our VT Series.

Ask your Nichicon representative or distributor for your free copies of our $V X$ and $V T$ Series data sheets. Or call us at (312) 843-7500.
But we warn you, once you've considered the VX Series' size, performance specifications and price, you may think they sound like an impossibly good deal.

But then, we designed them that way.

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Logic schematic, system definition and block diagram, IC schematic.

DESIGN TOOLS
Applicon AGS, Pspice, IS-Spice.
WORKSTATION SUPPORT
Applicon 860 and 870.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, logic design, simulation, timing analysis, logic minimization, critical-path analysis.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Layout.
VENDOR PERFORMS: Integration and packaging.
TRAINING
COURSE: None offered.
SUPPORT FACILITIES
None.
CYCLE TIMES
DESIGN: 12 to 15 weeks.
PROTOTYPING: 14 weeks.
INPUTS FOR COST ESTIMATION
Estimated gate complexity, packaging, pin count.

## PRODUCTION COMMITMENTS

Depends on vendor's involvement in design process.
ALTERNATE SOURCES
Genesis 1200, 1300, and 1400: Exar
Other arrays: Exar, Ferranti/Interdesign, MCE Semiconductor; alternate sourcing effected through layout-data transfer.

## Circuit Technology Inc

160 Smith St
Farmingdale, NY 11735
(516) 293-8686

Circle No 667

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list.
DISCOURAGED: Black-box specification.
DESIGN TOOLS
CTI's CAE system contains cell libraries, automatic layout, net-work-equivalency checks, and automatic test-program generation. Tools include Hilo-2 and Hilo-3, Cadisys, and Cadigraph in addition to the Applicon AGS860 and NCA software.

## WORKSTATION SUPPORT <br> Mentor, Daisy, Silvar-Lisco.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, functional simulation, logic design, logic simulation.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Above plus testability analysis, timing analysis, fault grading.

VENDOR PERFORMS: Placement and routing, custom-cell creation, network-equivalence check, and post-routing simulation.

## FUNCTION LIBRARIES

Library includes more than 100 functions built from as many as 66 2 -input gates; users can define new functions based on existing library elements or discrete gates; all elements have been built and tested; simulation parameters include ID, LD, SUH, FI, and FO.

TRAINING
COURSE: 12 courses available with documentation.
DOCUMENTATION: Design manuals available without design commitment; \$250.

## SUPPORT FACILITIES

Farmingdale, NY.
CYCLE TIMES
DESIGN: 3 weeks typ.
PROTOTYPING: 10 weeks.

## INPUTS FOR COST ESTIMATION

Schematics, electrical specifications, environmental specifications, packaging, and screening requirements.

## PRODUCTION COMMITMENT

None.

## Custom Integrated Circuits <br> 5343 Wayzata Blvd <br> Minneapolis; MN 55416 <br> (612) 542-1115 <br> Circle No 668

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list.
ACCEPTABLE: Functional block diagram, unsimulated schemat-
ic or net list, layout data, PG tapes.

## WORKSTATION SUPPORT

Layout data available for Calma CAD systems and systems running Logcap or Tegas software.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, block-level functional simulation, logic design and simulation, timing analysis, logic-fault grading, test-program generation, custom cell creation, network-equivalency check, post-routing simulation, and timing routing.
VENDOR PERFORMS: Array routing.

## FUNCTION LIBRARY

$I^{2}$ L: Library includes 35 cells built from as many as 3002 -input gates; users can define new functions using existing library elements or discrete gates; $90 \%$ of library cells have been built and tested; simulation parameters include ID, LD, VS, TS, PD, FI, and FO.
CMOS: Library includes 50 cells built from as many as 400 2-input gates; users can define new functions using existing library elements or discrete gates; $90 \%$ of library cells have been built and tested; simulation parameters include ID, LD, SUH, PD, FI, and FO.

TRAINING
COURSE: None offered.

## SUPPORT FACILITIES

Custom Integrated Circuits maintains a design center in Minneapolis, MN.

## CYCLE TIMES

DESIGN: 4 to 20 weeks.
PROTOTYPING: 4 to 8 weeks.
INPUTS FOR COST ESTIMATION
Specifications.
PRODUCTION COMMITMENTS
None required.

## EDN GATE-ARRAY DIRECTORY

## Custom MOS Arrays Inc

211 Topaz St
Milpitas, CA 95035
(408) 946-9111

Circle No 669

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list with test vectors.

ACCEPTABLE: Unsimulated schematic or net list, layout generated by vendor's software, PG tapes.

## WORKSTATION SUPPORT

Valid, Daisy, Tektronix/CAE.

## DESIGN CYCLE

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Partitioning analysis, functional simulation, logic design.

VENDOR PERFORMS: Logic design and simulation, timing analysis, testability analysis, test-program generation, fault analysis, all subsequent physical-design tasks.

## FUNCTION LIBRARY

Library includes 275 functions built from as many as 1000 2-input gates; users can build new functions based on existing library elements or discrete gates; all elements have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: A 5-day course is available.
DOCUMENTATION: Design manuals are available.
CYCLE TIMES
DESIGN: 2 to 12 weeks.
PROTOTYPING: 2 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Package type, gate count, screening-test requirements, production volumes.

## PRODUCTION COMMITMENTS

None.

## Custom Silicon Inc

600 Suffolk St
Lowell, MA 01854
(617) 454-4600

## Circle No 670

CUSTOMER/VENDOR INTERFACE
PREFERRED: Block diagrams, net lists.

## DESIGN TOOLS

Schematic capture, net-list generation, simulation, layout, and test-program generation.

## WORKSTATION SUPPORT

Daisy, Mentor.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Specification, logic design, schematic capture, simulation, and test-program generation.
CUSTOMER PERFORMS ON VENDOR'S TOOLS: Schematic capture, simulation, and test-program generation.
VENDOR PERFORMS: Partitioning, schematic capture, simulation, test-program generation, and physical design.

## TRAINING

COURSE: On individual basis.
DOCUMENTATION: Manuals available.

## SUPPORT FACILITIES

Boston, MA; Vancouver, WA; Bellevue, WA; and Worthington, OH.
CYCLE TIMES
DESIGN: 4 to 9 weeks.
PROTOTYPING: 5 to 7 weeks.

## INPUTS FOR COST ESTIMATION

Circuit and system functions, gate count, ac requirements, dc requirements, and packaging.

## PRODUCTION COMMITMENTS

None.

## Electronic Technology Corp

2037 North Towne Lane NE
Cedar Rapids, IA 52402
(319) 395-0567

Circle No 671

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Functional block diagram, schematic.

## DESIGN TOOLS

Simulation, Spice analysis, automatic routing, and design-rule checking.

## WORKSTATION SUPPORT

Daisy, Mentor, and Calma GDS I and II.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, functional simulation, logic design and simulation, timing analysis, critical-path analysis, and test-program generation.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: All of above plus placement, routing, and network-equivalence check.

VENDOR PERFORMS: Custom-cell generation and PG-tape conversion.

## TRAINING

COURSE: 2-day course in Cedar Rapids, IA. DOCUMENTATION: Available.

SUPPORT FACILITIES
Cedar Rapids, IA, and Chicago, IL.

## CYCLE TIMES

DESIGN: 1 to 3 weeks.
PROTOTYPING: 5 to 7 weeks.
INPUTS FOR COST ESTIMATION
Preliminary diagram, gate count, packaging, and volume.

## PRODUCTION COMMITMENTS

None.

## Exar Corp

750 Palomar Ave
Sunnyvale, CA 94088
(408) 732-7970

Circle No 672

## CUSTOMER/VENDOR INTERFACE

PREFERRED: For digital arrays, schematic or net list. For linear arrays, completed layout design on hook-up sheets.

## DESIGN TOOLS

Simulation tools on VAX 8600 computer.

## WORKSTATION SUPPORT

Daisy.

Use rugged, reliable EMS modules to handle industrial-strength DC or off-line AC inductive loads up to 75 kW . Cut size, cost and complexity of systems, eliminate individual components and wiring and simplify circuitry.

Such as in uninterruptible power supplies, six-step and PWM motor controls, numerical controls, induction heating, dis crete transistor and thyristor-replacement circuits for high-energy air conditioners, industrial ventilation systems, drill presses, robots, welding equipment and many others.

## What's simplest costs least.

Heavy-duty EMS modules, replacing up to ten or more individual devices, plus wiring, contain single, dual, four or six pack configurations. They're rated at $2,500 \mathrm{~V}$ RMS isolation for one minute-sufficient to meet regulatory agencies' applications.

What's most important, EMS saves you time and money in system design, complexity and size. And they cut field service, that added-cost bugaboo that haunts every factory floor and dirty environment.

They're 15 to 300 A rated with sustaining voltages from 450 to $1,200 \mathrm{~V}$.

Darlington and tri-stage combinations provide $80-100 \mathrm{~min}$ gain at rated current, crucial in motor control systems.

## EMS power of choice.

All Motorola's renowned power device technologies will be available in EMS: bipolar, TMOS $^{\text {TM }}$ powerFET, TMOS-driven bipolar transistor combinations and our
GEMFET $^{\text {TM }}$ (IGBT)-a high-input-impedance MOSFET that cuts output conduction losses up to 10 times.

Initial introductions encompass 24 bipolar devices in ten packages with future units capable of 1,400 VCEX.

Equally important, Motorola EMS
modules offer both industry-accepted terminal styles for optimum connection flexibility.

One-on-one design-in help.
Anywhere in the U.S. or Canada, get an engineer-to-engineer update on the

## 1-800-521-6274

latest Motorola power device technologies. Call toll-free any weekday, 8:00 to 4:30 p.m., MST.

Send the coupon We're to Motorola Semi- On your
conductor Products, Inc., P.o. Box desion-in 20912, Phoenix, AZ 85036 for data.
team.


MOTOROLA

We've lowered prices on the HP 54100A/D 1 GHz Digitizing Oscilloscopes. So you can get a great, generalpurpose HP scope for substantially less.

The HP 54100A, originally $\$ 17,600$, is now just $\$ 12,900$."

The HP 54100D, originally $\$ 19,300$, is now $\$ 17,600$.

A savings of $\$ 4,700$ and \$1,700, respectively!

You'll appreciate the savings all the more when you discover everything our scopes have to offer: automatic signal scaling and instrument setup,
automatic pulse parameter measurements, waveform storage, HP-IB control, direct output to printers and plotters, and more.

## Call HP today!

Take advantage of our lower prices now. Contact your local HP sales office listed in the telephone directory white pages. Ask for the electronic instruments department.
*HP 54100A only **U.S A price only

# Save ${ }^{\$ 4,700}$ on a great1GHzscope! 



## EDN GATE-ARRAY DIRECTORY

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, logic design and simulation, testability analysis, and test-pattern generation.

VENDOR PERFORMS: Above steps at customer's option, placement and layout, design verification.

TRAINING
COURSE: None.
DOCUMENTATION: Design manuals available prior to design commitment; \$59.

## SUPPORT FACILITIES

Design center in England.

## CYCLE TIMES

DESIGN: 4 to 6 weeks.
PROTOTYPING: 6 weeks.

## INPUTS FOR COST ESTIMATION

Schematic, packaging, test parameters, and production volume.

## PRODUCTION COMMITMENTS

25,000 units.

## ALTERNATE SOURCES

All products: R-Ohm, mask transfer.
Linear products except V100, X100, W100, and XR400: Ferranti Interdesign, layout-data transfer.
$1^{2} L$ products: Cherry Semiconductor, layout-data transfer.

## Fairchild Camera and Instrument Corp

1801 McCarthy Blvd
Milpitas, CA 95035
(408) 433-2500

Circle No 673

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list.
ACCEPTABLE: Unsimulated schematic or net list.
DISCOURAGED: Functional block diagram, layout data generated by customer's software, PG tapes.

## DESIGN TOOLS

Fairchild's technology-independent CAE system supports schematic entry, database creation, simulation, testability analysis, automatic layout, and post-routing analysis. Users connect to the system using alphanumeric or high-resolution graphics terminals. You can lease Fairchild's design system to run on your MicroVAX or other VMS computer.

## WORKSTATION SUPPORT

Mentor, Daisy, Valid, and FutureNet; cell-outline data available for Silvar-Lisco layout systems; internal cell data is available upon nondisclosure agreement.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, block-level functional simulation, logic minimization, testprogram generation, testability analysis.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Logic design, simulation, timing and critical-path analysis, testability analysis, fault grading, interactive or automatic routing, post-routing simulation.
VENDOR PERFORMS: Custom cell creation.

## FUNCTION LIBRARIES

ECL: Library includes 100 functions built from as many as 60 2-input cells; users can define new functions using existing library elements; half of all library cells have been built and tested; simulation parameters include ID, LD, PD, FI, FO, and process sensitivity.

CMOS: Library includes 100 cells built from as many as 100 gates; users can define new functions based on existing elements; 50\% of the library has been fabricated and tested; simulation parameters include ID, LD, SUH, PD, FI, FO, and process sensitivity.

## TRAINING

COURSE: A 2-day course (\$300) in ECL design and a 1-day course ( $\$ 200$ ) in CMOS design are available at Fairchild's gatearray design centers.

DOCUMENTATION: Design manuals are available upon design commitment.

## SUPPORT FACILITIES

Cupertino, CA; Milpitas, CA; Waltham, MA; Costa Mesa, CA; Richardson, TX; Bloomington, MN; Orlando, FL; Tokyo, Japan; Reading, UK; Taipei, Taiwan.

## CYCLE TIMES

DESIGN: 3 to 6 weeks depending on vendor/customer interface.

PROTOTYPING: 6 to 8 weeks.

## INPUTS FOR COST ESTIMATION

Approximate gate count, device type, production volume, screening requirements.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

ECL arrays: Honeywell.
CMOS arrays: VTI.
Ferranti Interdesign Inc
1500 Green Hills Rd
Scotts Valley, CA 95066
(408) 438-2900

Circle No 674

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic, truth tables and timing diagrams, transistor-level schematic for linear arrays, breadboard for linear/digital arrays.

DISCOURAGED: Functional block diagram, unverified design.

## DESIGN TOOLS

Proprietary design system runs on VAX and performs functional and dynamic simulation. Front-end design is possible on IBM PCs and Mentor workstations. Applicon systems and ECAD software support back-end design.

## WORKSTATION SUPPORT

Digital arrays: FutureNet, Mentor. Bipolar digital and linear arrays: Mentor, Daisy, Valid. Linear arrays: Analog Workbench.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, schematic capture.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Logic design, timing analysis, critical-path analysis, testability analysis, test-pattern generation, custom cell creation, interactive layout of some arrays.

VENDOR PERFORMS: All simulations, chip layout and postlayout analysis; any design or simulation steps at user's option.

## FUNCTION LIBRARY

Each library contains as many as 65 SSI functions; users can define new functions using existing library elements or discrete gates; simulation parameters include ID, LD, TS, VS, PD, FI, and FO.

## TRAINING

DOCUMENTATION: MMK Design Manual is available prior to design commitment; $\$ 99$.

## EDN GATE-ARRAY DIRECTORY

## SUPPORT FACILITIES

Scotts Valley, CA, and Commack, NY.
CYCLE TIMES
DESIGN: 4 to 8 weeks, depending on vendor involvement.
PROTOTYPING: 4 to 8 weeks.

## INPUTS FOR COST ESTIMATION

Schematic, circuit and I/O specifications, packaging, temperature range, and testing requirements.

## PRODUCTION COMMITMENTS

500 pieces/year required or preferred, depending on array type.

## ALTERNATE SOURCES

MC and MO Series: MCE Semiconductors and Exar; alternate sourcing effected through layout-data transfer.
MP Series: GTE Microcircuits; alternate sourcing effected through mask, PG tape, layout-data, or net-list transfer.

## Fujitsu Microelectronics Inc

3200 Scott Blvd
Santa Clara, CA 95054
(408) 727-1700

Circle No 675

## CUSTOMER/VENDOR INTERFACE

ACCEPTABLE: Unsimulated schematic or net list; simulated schematic or net list. Designs in Tegas format also accepted.

DISCOURAGED: Functional block diagram, layout data, PG tapes.

## DESIGN TOOLS

Fujitsu releases the specifications for its high-level language (FLDL) that accommodates circuit descriptions compatible with in-house simulation and layout tools; users create FLDL files using any text editor and transmit files to Fujitsu on block-format 1600 -bps magnetic tapes. The firm also offers a test-description language (FTDL) for test-program transfers. Fujitsu routes all arrays automatically using mainframe-based tools.

## WORKSTATION SUPPORT

Daisy, Valid, and Mentor.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Logic capture, simulation.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Functional simulation, logic simulation, test-program generation.

VENDOR PERFORMS: Timing analysis, all layout and postlayout analysis steps.

## FUNCTION LIBRARIES

CMOS: Library contains more than 110 functions built from as many as 68 2-input gates; users can define new functions based on existing library elements; all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, FI, and FO.
Bipolar: Library contains 96 functions built from as many as 120 2-input gates plus 70 74LS-equivalent elements; users can define new functions based on existing library elements; all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, FI, and FO.

## TRAINING

COURSE: 3-day course at design center is available at no cost upon design commitment.

DOCUMENTATION: Design evaluation guides are offered at no cost prior to design commitment.

## SUPPORT FACILITIES

Santa Clara, CA; Dallas, TX; and Boston, MA.

## CYCLE TIMES <br> DESIGN: 1 to 3 weeks. <br> PROTOTYPING: 6 to 12 weeks.

## INPUTS FOR COST ESTIMATION

Array type, package type, gate count, critical-speed paths.

## PRODUCTION COMMITMENTS

Fujitsu prefers a production commitment of at least $\$ 100,000$ over 2 years.

## ALTERNATE SOURCE

Texas Instruments Inc; alternate sourcing effected through PGtape transfer.

## GE/RCA Solid State Div

Route 202
Somerville, NJ 08876
(201) 685-6218

Circle No 676

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated net list, layout data generated by vendor's software, PG tapes.
DISCOURAGED: Functional block diagram.

## DESIGN TOOLS

Users gain access to the software through Tymnet from remote alphanumeric terminals.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, DEC VAX, and Apollo.

## DESIGN CYCLE

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Logic design, simulation, test-vector generation.
VENDOR PERFORMS: Layout, post-layout analysis, test-program generation.

## FUNCTION LIBRARY

Cell complexity depends on user's requirements; library cells combine predefined models and user-customized building blocks; all basic component models have been tested; simulation parameters include ID, LD, SUH, VS, TS, FI, and FO.

## TRAINING

COURSE: A 3-day session is offered in vendor's design centers.

DOCUMENTATION: Design manuals available as part of course.

## SUPPORT FACILITIES

Somerville, NJ; Santa Clara, CA; Brussels, Belgium; Hong Kong; Paris, France; Sunbury, UK; Quickborn, West Germany; and Solna, Sweden.

## CYCLE TIMES

DESIGN: Depends on customer.
PROTOTYPING: 6 to 8 weeks.

## INPUTS FOR COST ESTIMATION

Logic diagram or gate count, I/O count and specification, package, temperature range, clock frequency.

## PRODUCTION COMMITMENTS

None required.
alternate source
LSI Logic; alternate sourcing effected through PG-tape transfer.


A Fortune 500 company with 1986 sales of $\$ 605$ million


That's the world's largest independent vendor in CAE/CAD/CAM


With software operating on the world's most powerful engineering workstations

## Think

New thinking in design automation that gets your thinking to market faster . . .


Create schematics faster with correct-by-construction design and on-line Electrical Rules Cbecking


Begin PCB design with a feasibility check, then rely on a full suite of tools for autoplacement, high-completion autorouting, and design rule checking

You have to think fast to stay ahead of the competition. And you can't afford bottlenecks in design.

Intergraph eliminates bottlenecks with 5-MIPS processing power - the fastest workstation on the market. We give you the power you need to drive correct-by-construction schematic design, digital and analog analysis, timing-correct IC layout, high-completion PCB autorouting, 64-bit mechanical design and analysis, and electronic publishing.


Logic analyzer type display for interactive digital analysis using HILO-3


Power and ground planes are generated automatically

We combine that power with outstanding color graphics in a Unix System V. 3 workstation - a machine that talks readily with other processors on the network.
The Intergraph workstations provide transparent database sharing and fast, easy communication with IEEE 802.3 (Ethernet) networking, XNS and TCP/IP protocols, and NFS file sharing.

## Intergraph.



Easy-to-use virtual instruments provide a familiar interface for analog analysis using Intergraph's Cspice or ACS


A dedicated package for thick and thin film hybrid design features automatic resistor generation and automatic routing of chip and wire parts and SMDs

So the next time you think about integrating all your project tasks and speeding up development, do what many Fortune 500 companies are doing.

For more information or a demonstration, call your nearest Intergraph representative. Or call, toll free, 1-800-326-3515 in North America or 31-2503-66333 in Europe.


Reduce ASIC die size and improve yield with timing-correct layout, scan rule synthesis, and test pattern generation


64-bit mechanical design packages and electronic publishing software round out a system for total product development

Think Intergraph for Superior Design Automation

## INTERGRNPH

## GE Semiconductor

1 Micron Dr
Research Triangle Park, NC 27709
(919) 549-3114

## Circle No 677

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated net list
DISCOURAGED: Unverified schematics, block diagram.

## DESIGN TOOLS

CAE software enables all design steps from schematic capture through PG-tape generation on VAX hardware.

## WORKSTATION SUPPORT

Daisy, Mentor, FutureNet, and P-CAD.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Schematic capture and simulation.
VENDOR PERFORMS: Layout, post-layout simulation, PG-tape generation.

## FUNCTION LIBRARY

Library contains 60 (20,000 Series arrays) and 70 (10,000 Series) hard-wired macros as complex as up/down counters; users can create new cells from discrete gates or build soft macros by combining multiple hard-wired elements; all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: Courses available on gate-array design and design using P-Cad tools.

DOCUMENTATION: Design manuals available.

## SUPPORT FACILITIES

San Jose, CA; Research Triangle Park, NC; Portland, OR; New Haven, CT; Basingstoke, UK; Paris, France; Munich, West Germany.

## CYCLE TIMES

DESIGN: 2 to 3 weeks.
PROTOTYPING: 5 to 6 weeks.
INPUTS FOR COST ESTIMATION
Gate count, packaging, pin count.
PRODUCTION COMMITMENTS
None required.

## General Instrument

Microelectronics Div
600 W John St
Hicksville, NY 11802
(516) 933-3107

Circle No 678

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Layout data in Calma format.
ACCEPTABLE: Simulated schematic.
DISCOURAGED: Unsimulated schematic or net list, functional block diagram, PG tapes.

## DESIGN TOOLS

GI's CAE system supports data entry, simulation, and automatic routing. The system requires both alphanumeric and graphics terminals and runs on VAX and Prime minicomputers.

## WORKSTATION SUPPORT

Daisy, Mentor, and Valid.

## design cycle

CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS:
Logic design, simulation, timing analysis, test-pattern generation, testability analysis, fault grading, and post-layout simulation.
VENDOR PERFORMS: Placement and routing, custom cell creation, network-equivalence check. Any other steps at customer's discretion.

## FUNCTION LIBRARY

Library includes 60 functions built from as many as 10 2-input gates; users can define new functions using existing library elements or discrete gates; all library cells have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: Training offered in New York and California.
DOCUMENTATION: Design manuals available prior to design commitment; manuals are updated quarterly.

## SUPPORT FACILITIES

None maintained.

## CYCLE TIMES

DESIGN: 2 to 4 weeks.
PROTOTYPING: 7 to 9 weeks.

## INPUTS FOR COST ESTIMATION

Functional description, approximate complexity, package type, special requirements.

## PRODUCTION COMMITMENTS

Estimate of 18 -month production volumes.
ALTERNATE SOURCES
Plessey and MCE Semiconductors Inc.
Gould Inc, Semiconductor Div
3800 Homestead Rd
Santa Clara, CA 95051
(408) $246-0330$
Circle No 680
CUSTOMER/VENDOR INTERFACE
PREFERRED: Simulated net list, design database, PG tape,
logic diagram.
DISCOURAGED: Functional block diagram.
DESIGN TOOLS
Design tools include simulators, automatic place-and-route soft-
ware with back annotation, test generation, and design-rule
checkers.
wORKSTATION SUPPORT
FutureNet, P-CAD, Viewlogic, Daisy, Mentor, and Calma.

FutureNet, P-CAD, Viewlogic, Daisy, Mentor, and Calma.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Schematic capture, simulation, test-program generation, and back annotation.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: All of the above.

VENDOR PERFORMS: Custom cell generation.

## FUNCTION LIBRARY

Library includes many functions; users can define new functions using existing library elements or discrete gates; all functions have been fabricated and tested; simulation parameters include ID, LD, SUH, FI, and FO.
RAM, ROM, and other compilers are available.

## TRAINING

COURSE: 2-day training course available at design centers.

# Stick to the truth at top speed. Keep high-performance memory systems accurate, reliable with $\mathrm{F} 2960 / 2960 \mathrm{~A}$ control. 

Fact is, today's big, fast memory arrays can separate you from reality with a single data-bit lie. Instantly, without explanation or correction.
Fortunately, there's a way to keep DRAM systems on the straight and narrow: the MC74F2960/2960A EDAC and associated LSI devices.

They do what discrete logic can't: maximize reliability, performance and economy. Without taking up usable board space.

## High-speed errata eraser.

The F2960/2960A contains all logic needed to correct any single-bit error and detects all double- and some triple-bit errors. It generates 6 check bits on a 16 -bit data field, 7 for 32 -bits and 8 for 64 bits according to a modified Hamming code and corrects data in nanoseconds.

| Motorola 'A' System Max Speed vs Standard System |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Mode | Path | Am2960/61 | MC74F2960A/61A | \% Improvement |
| Generate | Total Delay | 57 ns | 32 ns | $44 \%$ |
| Detect | Total Delay | 47 ns | 29 ns | $38 \%$ |
| Correct | Total Delay | 100 ns | 65 ns | $35 \%$ |

Featuring two diagnostic modes, the cascadable EDAC makes the error syndrome available on separate outputs for data logging.

It's pin-and-function compatible with similar units and utilizes the three-state MC74F2961A/62A inverting/non-inverting bus buffers for multiplexed bus operation.

In a 16-bit system, EDAC and buffers use about half the power of comparables.

What's more, its separate byte controls facilitate byte operations and it's fully compatible with the M68000 or comparable CPU family.


## And support to make it easy.

The controller, MC74F2968A, provides complete address multiplex, refresh and drive for up to 88 DRAMs and interfaces with $16 \mathrm{~K}, 64 \mathrm{~K}$ or 256 K memories.
The MC74F2969 provides all timing signals for memory control with error detection and correction, arbitrates memory cycles, handles refresh timing, memory initialization and supports error logging.

The 4-bit wide, inverting/non-inverting MC74F2961A/62A interfaces DRAMs, EDAC and data bus.

EDAC, buffers and timers are available now, the control and timer in $3 Q$.

## One-on-one design-in help.

Get an engineer-to-engineer update on the latest Motorola LSI technology. Call

## 1-800-521-6274

toll-free any weekday from 8:00 a.m. to 4:30 p.m., MST, from anywhere in the U.S. or Canada. Or contact Motorola

Wére Semiconductor Products, Inc., P.O. Box 20912, Phoenix, AZ 85036 for data.



# TREASONS WHY... <br> <br> BICC-VERO MAKES THE BEST VME BACKPLANES 

 <br> <br> BICC-VERO MAKES THE BEST VME BACKPLANES}

You've already invested quality time and budget in building the very best VME computer system for your application.

Now, interconnect your components with the very best backplane. Select from the full range of sizes and configurations offered by BICC-VERO.

BICC-VERO supports their VME Backplanes with a full line of card frames, enclosures, and connectors. Ask for the details.


Call us or your BICC-VERO Distributor for complete information.

## VERO <br> BICC ELECTRONICS

CIRCLE NO 219
BICC-VERO ELECTRONICS, INC.
1000 Sherman Avenue
Hamden, CT 06514
(203) 288-8001 TWX: 510-227-8890

## EDN GATE-ARRAY DIRECTORY

DOCUMENTATION: Available documentation includes user guides, design manuals, data books, training course notes, and application notes.

## SUPPORT FACILITIES

Jericho, NY; Altamonte Springs, FL; Swindon, UK; Graz, Austria;
Tokyo, Japan. Design support also available in Pocatello, ID.

## CYCLE TIMES

DESIGN: 8 weeks.
PROTOTYPING: 4 weeks.
INPUTS FOR COST ESTIMATION
Clock speed, gate count, packaging, logic diagram, or net list for digital circuits; bandwidth, center frequencies, dynamic range, $\mathrm{S} / \mathrm{N}$ ratio, and voltage range for analog circuits.

## PRODUCTION COMMITMENTS

Minimum shipment, $\$ 5000$.

## GTE Microcircuits

2000 W 14th St
Tempe, AZ 85281
(602) 968-4431

Circle No 679

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list.
ACCEPTABLE: Anything.
WORKSTATION SUPPORT
Daisy.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, functional simulation, logic design.
VENDOR OR CUSTOMER PERFORMS: Logic simulation, timing analysis, logic minimization, test-program generation, testability analysis, fault grading.
VENDOR PERFORMS: Critical-path analysis, chip layout, postlayout analysis.

## FUNCTION LIBRARY

Library includes 50 cells built from as many as 10 2-input gates; user can create new cells from existing library elements or discrete gates; $100 \%$ of the library has been fabricated and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: None offered.
DOCUMENTATION: Design manuals are available prior to design commitment.

## SUPPORT FACILITIES

Tempe, AZ; Ottawa, Canada.

## CYCLE TIMES

DESIGN: 6 to 9 weeks.
PROTOTYPING: 4 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Estimated gate count, production quantity, package type.

## PRODUCTION COMMITMENTS

None.

## ALTERNATE SOURCES

None.

## Harris Semiconductor Sector

Box 883
Melbourne, FL 32901

## (305) 724-7407

Circle No 681

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic.
ACCEPTABLE: Unsimulated schematic, layout data generated by vendor's software.

DISCOURAGED: Functional block diagram, layout data generated by customer's software, PG tapes.

## DESIGN TOOLS

Harris offers CAE software over a timesharing network. One system for both gate-array and standard-cell design supports all phases of chip design, including testability analysis, test-program generation, and post-routing simulation.

## WORKSTATION SUPPORT

Daisy and Valid.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, logic design, test-pattern generation.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Above plus logic simulation, timing analysis, testability analysis, fault grading, network-equivalence check, post-routing simulation.
VENDOR PERFORMS: Placement and routing, custom cell creation.

## TRAINING

COURSE: A 5-day course is offered prior to design commitment in Melbourne; \$1500.
DOCUMENTATION: Design manuals are available prior to design commitment.
SUPPORT FACILITIES
Melbourne, FL.
CYCLE TIMES
DESIGN: 2 to 4 weeks.
PROTOTYPING: 4 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Schematics, production quantity, package type, specifications.

## PRODUCTION COMMITMENTS

None.

## Holt Inc

8 Chrysler Ave
Irvine, CA 92714
(714) 859-8800

Circle No 682

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated or unsimulated schematic or net list.
ACCEPTABLE: Functional block diagram.
DISCOURAGED: Layout data, PG tapes.

## DESIGN CYCLE

VENDOR PERFORMS: All logic-design, simulation, testabilityanalysis, test-program-generation, and chip-layout steps.

## TRAINING

COURSE: None offered.

## CYCLE TIMES

DESIGN: 4 to 6 weeks.
PROTOTYPING: 3 to 4 weeks.
INPUTS FOR COST ESTIMATION
Logic diagram or schematic.
PRODUCTION COMMITMENTS
None required.

## EDN GATE-ARRAY DIRECTORY

## ALTERNATE SOURCES

## None.

## Honeywell Digital Products Center

1150 E Cheyenne Mountain Blvd
Colorado Springs, CO 80906
(303) 577-3581

Circle No 683

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list, layout data generated using vendor's software, PG tape.

DISCOURAGED: Unsimulated schematic, layout data generated by customer's software, functional block diagram.

## DESIGN TOOLS

Vendor's Software Toolkit enhances workstation simulation programs and runs on Mentor workstations. Merlyn-G physical design tools are available for back-end design.

## WORKSTATION SUPPORT

Mentor and Daisy.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS: Functional simulation, logic design and simulation, fault grading, test-vector generation.
VENDOR PERFORMS: Placement and routing, network-equivalency check, test-program generation, tooling.

## FUNCTION LIBRARIES

CML HT5000 array: Library includes over 75 functions built from as many as 802 -input gates; users can create new functions based on existing library elements; $100 \%$ of library functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.
CML HE2000, HM3500 arrays: Library includes over 150 functions built from as many as 70 2-input gates; users can create new functions based on existing library elements; $75 \%$ of library functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: A 4-day session is available prior to design commitment; course offered in Colorado Springs, CO, or at customer sites.

DOCUMENTATION: Manuals available prior to design commitment.

## SUPPORT FACILITIES

Minneapolis, MN, and Colorado Springs, CO.
CYCLE TIMES
DESIGN: Depends on design complexity.
PROTOTYPING: 8 to 10 weeks.

## INPUTS FOR COST ESTIMATION

Gate count, list of functions, package, production volume, and schedule.

## PRODUCTION COMMITMENTS

None required.
ALTERNATE SOURCES
HE, HM, HT arrays: Fairchild.

Newport Beach, CA 92658
(714) 759-2727

Circle No 684

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated database with test vectors.

## DESIGN TOOLS

Vendor supplies proprietary software for workstations; software provides timing simulation and back annotations.

## WORKSTATION SUPPORT

Mentor Graphics and Daisy.
DESIGN CYCLE
CUSTOMER PERFORMS USING OWN TOOLS: Test vector generation, fault analysis.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Schematic capture, logic and timing simulation.

VENDOR PERFORMS: Layout, back annotation, post-layout simulation, timing verification, tooling, test-program generation, prototype testing.

## TRAINING

COURSE: Training course covers aspects of design cycle.
DOCUMENTATION: Support and design manuals come with courses.

## SUPPORT FACILITIES

Newport Beach, CA.
CYCLE TIMES
DESIGN: 4 to 6 weeks.
PROTOTYPING: 4 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Schematic, screening and packaging requirement, projected volume over time.

## PRODUCTION COMMITMENTS

Negotiable.

## ALTERNATE SOURCES

None. VLSI Technology for manufacturing.

## Integrated Circuit Systems Inc <br> 1012 W 9th Ave <br> King of Prussia, PA 19406 <br> (215) 265-8690 <br> Circle No 685 <br> CUSTOMER/VENDOR INTERFACE <br> PREFERRED: Simulated schematic. <br> ACCEPTABLE: Functional block diagram, unsimulated schematic, layout data generated by vendor's software, PG tapes. <br> DISCOURAGED: Layout data generated by customer's software.

## DESIGN TOOLS

The firm's CAE system runs on VAX minicomputers and is accessible through a high-resolution graphics terminal.

## WORKSTATION SUPPORT

Mentor and Daisy.
DESIGN CYCLE
CUSTOMER PERFORMS USING OWN TOOLS: Logic design.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Functional and logic simulations, timing analysis, test-pattern generation, post-routing simulation.
VENDOR PERFORMS: Partitioning analysis, testability analysis, fault grading, placement and routing, custom cell creation, net-work-equivalency check.

Hughes Aircraft Co
Semiconductor Div
500 Superior Ave

# ESD testing has determined that delicate MUXes can be hazardous to your wealth. 

## Harris OV-protected MUXes survive toughest ESD tests!

What's your best MUX choice for worst-case ESD survival? We decided to find out.

The test: We tested dozens of analog MUXes now on the market to MIL-STD-883 Method 3015.2 procedures using multiple samples and different lots.

The result: The best performers included Harris OV-protected MUXes which met specs even after exposure to more than 4,000 volts. Harris industry-standard MUXes withstood 3,000 volts. What happened to the MUXes one company "guarantees" to meet the
military's 2,000 volt requirement? They got zapped by as little as 200 to 300 volts.
The moral: Perform your own MIL-STD ESD testing on MUXes before design-in (or before adding costly extra components), so field failures don't ground your system later.

The offer: For full test results, call
1-800-4-HARRIS, Ext. 1410 (in Canada,
1-800-344-2444, Ext. 1410). Or write
Harris Semiconductor Products
Division, P.O. Box 883, MS 53-035, Melbourne, Florida 32902-0883.


## THE POWER CONNECTION



Hypertronics multipin connectors and individual power contacts minimize the space and cost of providing 100 to 500 amps of power to backplane subassemblies for computers and other electronic systems.

- multipin rack and panel connectors include up to 20 each, 50 ampere and/or 100 each, 8 amp contacts in a unique modular building block design.
- discrete $100,200,350$, and 500 ampere contacts.

Call toll free 1-800-225-9228 for more information on these versatile connectors, or write for our 1987 catalog.


## HYPERTRONICS CORPORATION

"New Horizons in Connectors"

## TRAINING

COURSE: Training is available prior to design commitment. DOCUMENTATION: Design manuals are free; available prior to design commitment; updated semiannually.

## SUPPORT FACILITIES

Training area.

## CYCLE TIMES

DESIGN: 1 to 3 weeks.
PROTOTYPING: 4 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Schematic or function diagram.

## PRODUCTION COMMITMENTS

None.

## ALTERNATE SOURCES

Minimum of one.

## Integrated Logic

4815 List Dr
Colorado Springs, CO 80919
(303) 590-1588

Circle No 686

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic.

## DESIGN TOOLS

Design tools include schematic capture, net-list generation, logic simulation, layout, design-rule check, automatic test-vector generation using scan design, and automatic test-program generation.

## WORKSTATION SUPPORT

Mentor, Daisy, and FutureNet.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning,
schematic capture, functional simulation.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Timing simulation.
VENDOR PERFORMS: Turnkey design or layout and postrouting simulation.

## SUPPORT FACILITIES

Colorado Springs, CO.

## CYCLE TIMES

DESIGN: 2 to 3 weeks.
PROTOTYPING: 5 to 6 weeks.
INPUTS FOR COST ESTIMATION
Schematic preferred, gate count acceptable.

## PRODUCTION COMMITMENTS

None required.

## Integrated Microcircuits Inc

1515 S 6th St
Hopkins, MN 55343
(612) 933-4600

Circle No 687

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic, layout data generated by vendor's software.
DISCOURAGED: Unsimulated schematic, layout data generated by customer's software.

## DESIGN TOOLS

Tools run on Calma GDS-1 CAD systems and provide simulation and interactive layout.

## WORKSTATION SUPPORT

Layout information for Calma and Via Systems.

## DESIGN CYCLE

VENDOR PERFORMS: All design steps.

## TRAINING

COURSE: None.
DOCUMENTATION: Design manuals available prior to design commitment; \$50.

## SUPPORT FACILITIES

Hopkins, MN.

## CYCLE TIMES

DESIGN: 3 to 6 weeks.
PROTOTYPING: 5 to 8 weeks.

## PRODUCTION COMMITMENTS

None.

## Intel Corp

3065 Bowers Ave
Santa Clara, CA 95051
(408) 987-5400

Circle No 688

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated net list and test vectors generated using company's design software.

## DESIGN TOOLS

IDE design system provides schematic capture, net-list entry, worst-case delay prediction, simulation, and test-tape generation.

## WORKSTATION SUPPORT

Daisy, Mentor, FutureNet, and CIEDS system on PC/AT.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Logic design, prelayout, and postlayout simulation with routed delays backannotated, and test program generation.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Testability analysis (optional Automatic Test Generation with LSSD).
VENDOR PERFORMS: Layout.

## FUNCTION LIBRARIES

Libraries contain 130 functions; most functions have multiple drive levels (low, medium, high); full family of LSSD macros; userconfigurable static RAMs; Intel peripheral and support-chip products in macro form; users can define new functions using existing library elements; all elements have been fabricated and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: 1 -week course offered at design centers.
DOCUMENTATION: Manuals available to course attendees.

## SUPPORT FACILITIES

Santa Clara, CA; Boston, MA; Swindon, UK.

## CYCLE TIMES

DESIGN: 1 to 8 weeks.
PROTOTYPING: 3 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Gate count, pin count, critical path delay or system clock frequen-

## IFYOURE DESGN YOU'RE WAST

## HOURS

MINUTES
SECONDS

## - - - ) , -

Until now, if you wanted to put 50,000 gates on one chip, you usually had to put them in one at a time. You had to put in three months work. And you had to put your launch date into a holding pattern.

Not anymore.
Announcing the
only compilers that take you to gate arrays and cells. Fast.
Now with VLSI's new Datapath and State Machine Compilers you can design in high level symbols instead of gates. A design that used to take months, can now
be turned around in days. Even less.
With the help of our new Datapath Compiler you can design a 64 -bit RISC datapath on your lunch hour.

But can you use control logic? You bet your sweet datapath you can.

Our State Machine Compiler accepts high level expressions of logic functions and gives you tightly packed state control logic in a fraction of the time it would take to design it by hand.

We did the design entry for an asynchronous receiver in one hour. It would've taken

## NG WITH GATES, NG YOURTIME

HOURS
MINUTES
SECONDS
406, 29,43,03
seven days using traditional schematics.
And not only do we give you high integration design tools, we give you high integration devices.

Our CMOS 1.5 micron VGT100 series of gate arrays puts as many as 50,000 useable gates on a chip. And our 1.5 micron CMOS cell-based technology packs over 100,000 . If you'd like more information about
our new Datapath and State Machine Compilers, and the VGT100 family of gate arrays they work with, write us at 1109 McKay Drive, San Jose, CA 95131. Or give us a call at (800) 872-6753.

Wéll show you a good time.
To find out how much time you can save, call us for a free stopwatch.

VLSI Technology, inc.
See us at DAC, Booth 131.


## Dialight Components. For a completeselection that builds on quality.

Indicator lights, switches, and optoelectronics. Literally millions of Dialight components to choose from. All constructed for the kind of reliability that will do justice to your finished product.

Take Dialight LED circuit board indicators, for example. They're $100 \%$ pretested, and feature an easy to mount modular design for reliable, labor-saving board assembly.

Or Dialight readout displays. Complete assemblies ready for instant panel-mounting to save time and money.

Or Dialight switches. Pushbuttons, rockers, toggles, levers. Momentary or alternate action. Incandescent, LED, or neon illumination. Hot stamped or engraved graphics. In a wide selection of terminations, contact ratings and mounting styles. Even sealed switches you can solder and wash with other components to reduce assembly costs.

Then there's Dialight indicator lights. Incandescent, LED or neon light sources available in a wide range of sizes and configurations. They'll meet just about
any application requirement including military specs. In fact, we've developed over a million different indicator light designs to become the world's largest manufacturer.

Call us today at (201) 223-9400, or write Dialight Corporation, 1913 Atlantic Ave., Manasquan, NJ 08736. If you can't find what you need in our free catalogs, we'll design it for you. So whatever it is you're building, you can build on quality. With Dialight components.

## DIAUICHTconpoonalow

## EDN GATE-ARRAY DIRECTORY

cy, temperature range, voltage range, memory requirements.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

Pending.

## International Microcircuits Inc

3350 Scott Blvd
Santa Clara, CA
(408) 727-2280

Circle No 689

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic.
ACCEPTABLE: Functional block diagram, unsimulated schemat-
ic or net list, layout data, PG tapes.
DESIGN TOOLS
IMI's CAE system runs on VAX minicomputers.

## WORKSTATION SUPPORT

Mentor, Daisy, and Valid.

## DESIGN CYCLE

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Partitioning analysis, functional simulation, logic design and simulation, timing analysis, test-program generation, testability analysis, fault grading.

VENDOR PERFORMS: Layout and post-layout analysis.

## FUNCTION LIBRARY

Library includes 110 functions; users can create library elements based on existing functions or discrete gates; all library cells have been built and tested; simulation parameters include ID, LD, SUH, TS, VS, PD, FI, and FO.

## TRAINING

COURSE: A 5-day training course is available in Santa Clara, CA, prior to design commitment; \$2000.

DOCUMENTATION: Design manuals are available prior to design commitment; updated yearly; free with \$2000 Daisy macrocell library.

## SUPPORT FACILITIES

Santa Clara, CA.

## CYCLE TIMES

DESIGN: 4 to 20 weeks.
PROTOTYPING: 3 to 4 weeks.
INPUTS FOR COST ESTIMATION
Logic drawings.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

Multiple wafer sources.

[^13]DISCOURAGED: Net list in other formats.

## DESIGN TOOLS

Tools provide schematic capture, logic simulations, automatic and manual layout, layout-parameter extraction, back-annotation simulation, translation of simulation test vectors to Sentry functionaltest program.

## WORKSTATION SUPPORT

Mentor and Valid.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Logic design, test-vector generation, design specification.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Schematic capture, initial and back-annotated simulation.

VENDOR PERFORMS: Layout, layout-parameter extraction, de-sign-rule checks, network-equivalency check, test-vector translation.

## TRAINING

COURSE: Available.
DOCUMENTATION: Design files for workstations and datasheets available.

## CYCLE TIMES

DESIGN: 8 weeks for 3000-gate array.
PROTOTYPING: 13 weeks from verified net list.

## INPUTS FOR COST ESTIMATION

Schematics or circuit description, volume, schedule.

## PRODUCTION COMMITMENTS

None.

## Linear Technology Inc

Box 489, Station A
Burlington, Ontario, Canada L7R 3Y3
(416) 632-2996

Circle No 691

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list, layout data generated by vendor's software.

ACCEPTABLE: Functional block diagram, unsimulated schematic or net list, layout generated by customer's software.

## DESIGN TOOLS

LTI offers a design kit including manuals and large layout sheets. Internal layout data available for Computervision, Calma, and Applicon CAD systems under nondisclosure agreement.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, functional simulation, critical-path analysis, test-pattern generation, manual routing.

VENDOR PERFORMS: Testability analysis, fault grading, placement and routing, custom cell creation, circuit breadboarding, post-routing simulation, network-equivalence check.

## TRAINING

COURSE: A 1-day seminar and a 5-day training course are available in Burlington, Ontario.

DOCUMENTATION: Design manuals available on magnetic tapes; \$20.

## SUPPORT FACILITIES

Burlington, Ontario, Canada; Philadelphia, PA; Ogaki, Japan; Delft, The Netherlands.

## CYCLE TIMES

DESIGN: 2 to 4 weeks.

PROTOTYPING: 8 to 12 weeks.

## INPUTS FOR COST ESTIMATION <br> Detailed design data. <br> PRODUCTION COMMITMENTS <br> None required.

## ALTERNATE SOURCES

Wafer processing is available from a number of foundries.

## LSI Logic Corp

1551 McCarthy Blvd
Milpitas, CA 95035
(408) 433-8000

Circle No 692

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated net list and test vectors generated using company's design software.

## DESIGN TOOLS

LDS design system provides schematic capture, net-list entry, worst-case delay prediction, simulation, and test-tape generation. Additional system level support from Modular Design Environment.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, Sun, FutureNet, Apollo, VAX, Pyramid, and P-CAD systems.

## design crcle

CUSTOMER PERFORMS USING OWN TOOLS: Logic design, simulation, and test-program generation.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Testability analysis, post-layout simulation.
VENDOR PERFORMS: Layout, manufacture.
FUNCTION LIBRARIES
Libraries contain 273 functions built from as many as 744 2-input gates; users can define new functions using existing library elements; all elements have been fabricated and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: Offered at design centers and cover software and silicon products.
DOCUMENTATION: Manuals available to course attendees.

## SUPPORT FACILITIES

Milpitas, CA; Irvine, CA; Sherman Oaks, CA; Minneapolis, MN; Waltham, MA; Dallas, TX; Boca Raton, FL; Itasca, IL; Bethesda, MD; Bellevue, WA; Calgary, Canada; Edmonton, Canada; Kanata, Canada; Paris, France; London, UK; Munich, Dusseldorf, and Stuttgart, West Germany; Bracknell, UK; Tel Aviv, Israel; Tokyo, Osaka, and Isukuba-Gun, Japan; and over 40 distributor design centers in US and Europe.

## CYCLE TIMES

DESIGN: 1 to 8 weeks.
PROTOTYPING: 2 to 5 weeks.
INPUTS FOR COST ESTIMATION
Gate count, pin count, critical-path delay or system clock frequency, temperature range, memory requirements, packaging, processing.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

AMD, Toshiba, RCA, SGS, Raytheon, Hughes.

## Marconi Electronic Devices Inc

45 Davids Dr
Hauppauge, NY 11788
(516) 231-7710

Circle No 693

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list.
DISCOURAGED: Black-box specification.

## DESIGN TOOLS

Marconi CAE system contains cell libraries, automatic layout, network-equivalency checks, and automatic test-program generation. Tools include Hilo-2 and Hilo-3 in addition to the Applicon AGS860 ECAD.

## WORKSTATION SUPPORT

Mentor, Daisy, Silvar-Lisco.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, functional simulation, logic design, logic simulation.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Above plus testability analysis, timing analysis, fault grading.
VENDOR PERFORMS: Placement and routing, custom-cell creation, network-equivalence check, and post-routing simulation.

## FUNCTION LIBRARY

Library includes more than 100 functions built from as many as 66 2-input gates; users can define new functions based on existing library elements or discrete gates; all elements have been built and tested; simulation parameters include ID, LD, SUH, FI, and FO.

## TRAINING

COURSE: 12 courses available with documentation.
DOCUMENTATION: Design manuals available without design commitment; \$250.

SUPPORT FACILITIES
Hauppauge, NY. Marconi facilities in Wembley, UK.

## CYCLE TIMES

DESIGN: 3 weeks typ.
PROTOTYPING: 10 weeks.

## INPUTS FOR COST ESTIMATION

Schematics, electrical specifications, environmental specifications, packaging, and screening requirements.

## PRODUCTION COMMITMENTS

None.

## MCE Semiconductor Inc

1111 Fairfield Dr
West Palm Beach, FL 33407
(305) 845-2837

Circle No 694

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Functional block diagram, unsimulated schematic or net list, layout data generated using vendor's tools, PG tapes.
ACCEPTABLE: Simulated schematic or net list, layout data generated using customer's software.

## DESIGN TOOLS

MCE offers a series of breadboarding tools that aid in circuit design and verification. The firm also offers Aspec and Spice simulators for circuit analysis and several proprietary layout and verification tools for post-routing checks.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Logic minimiza-


We invented these classic highresolution A/D converters, and now we've improved them. You can trust them because they're backed by 12 years' experience ... and more shipments than the next three suppliers combined. And at such low prices, we think they're the best ADC80 values in the industry.

## FEATURES

- Extended reliability monolithic (ADC80MAH-12) or low-chip-count hybrid (ADC84, 85H, 87H) designs.
- Lower prices.
- Complete devices, with comparators, 12-bit DACs, laser-trimmed voltage references, SARs and clocks.

| KEY SPECIFICATIONS | ADC80MAH-12 | ADC84, 85H, 87H |
| :--- | :---: | :---: |
| Resolution | 12 bits |  |
| Linearity error, max | $0.012 \% \mathrm{FSR}$ |  |
| Conversion time, $\max$ | $25 \mu \mathrm{~s}$ | $10 \mu \mathrm{~s}$ |
| Gain tempco, max | $\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Package | $32-$ pin hermetic ceramic DIP |  |
| No missing codes | $-25 /+85^{\circ} \mathrm{C}$ | $0 /+70^{\circ} \mathrm{C},-25 /+85^{\circ} \mathrm{C},-55 /+125^{\circ} \mathrm{C}$ |
| Power dissipation, max | 705 mW | 725 mW |
| Price* | $\$ 30$ | from $\$ 48$ |

*Unit price, U.S. only, in 1000s.

- 40 kHz (ADC80MAH-12) or 100 kHz (ADC84, 85H,87H) sampling rates.
- Lower power dissipation.
- Special "/QM" screening available.

For complete information on these brand new, industry-standard ADCs, contact your Burr-Brown sales representative or Applications Engineering, 602/746-1111.
Burr-Brown Corp., P.O. Box 11400, Tucson, AZ 85734.

BURR-BROWN*


Improving Data Conversion Productivity

## There is a right way to perform data collection and analysis:

## Simply.

Forget data loggers, recorders, process monitors and relay controllers. Now there is a way to get the same functionality in one simple-to-use, IBM PC ${ }^{\text {Tw }}$ compatible package-LOGGERNAUT. ${ }^{\text {Tw }}$ LOGGERNAUT is an integrated hardware and software system featuring:
$\square$ up to 64 direct sensor inputs in a rugged, reliable package ( 500 V isolation; thermocouple, RTD, voltage and current inputs)alarm and limit monitoring with ON/OFF machine controlsimple-to-use software requiring No Programming and No Extensive Set-upsstrip chart, tabular or bar graph presentation of scaled datacomprehensive array of built-in calculations and Lotus ${ }^{\text {™ }}$ compatibility
LOGGERNAUT sets a new standard for laboratory or factory floor data collection, analysis and display. To learn more, call 1-800-343-4494. (In Mass. 617-964-9020.) Distributor inquiries invited.


# LOGGERNAUT, your personal computer data logger. CMO 55 Chapel Street, Newton, MA 02158 TWX 7103357706 

## EDN GATE-ARRAY DIRECTORY

tion and fault grading.
VENDOR PERFORMS: Logic design, simulation, timing analysis, critical-path analysis, testability analysis, all layout and layoutverification functions.

## FUNCTION LIBRARIES

Users can define new functions based on existing cells or discrete components; all cells have been fabricated and tested; simulation parameters include ID, LD, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: A $1 / 2$-day session is available before design commitment; a 3-day session is offered after design commitment; courses offered in US and West Germany.

DOCUMENTATION: Design manuals available without design commitment; \$5 to \$100.

## SUPPORT FACILITIES

West Palm Beach, FL; Sunnyvale, CA; Tewkesbury, UK; and in Nurenburg and Munich, West Germany.

## CYCLE TIMES

DESIGN: 4 to 16 weeks.
PROTOTYPING: 2 to 4 weeks.

## INPUTS FOR COST ESTIMATION

Chip data, utilization, test requirements.
PRODUCTION COMMITMENTS
None required.

## ALTERNATE SOURCES

None.

## Mitel Semiconductor

350 Leggett Dr
Kanata, Ontario, Canada
(613) 592-5280

Circle No 695

## CUSTOMER/VENDOR INTERFACE <br> PREFERRED: PG tape.

## DESIGN TOOLS

Mitel's CAE system supports logic design, simulation, and manual layout tasks. The software runs on a VAX minicomputer and Calma and Computervision CAD systems. It accepts data in gate- or macro-level schematic diagrams. In addition, a layout kit allows chip design without CAE tools; users affix adhesive overlays to scaled layout sheets.

## WORKSTATION SUPPORT

Daisy. Layout data available for Calma.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Logic design.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Simula-
tion, manual layout.
VENDOR PERFORMS: Testability analysis, test-program generation.

## FUNCTION LIBRARY

Library includes 100 functions built from as many as 18 2-input gates; users can build new functions from library elements; all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, FI, and FO.

## TRAINING

COURSE: Design courses are offered at customer's site or at Kanata, Ontario plant; price varies with depth of training.
DOCUMENTATION: Design manuals are available prior to design commitment; \$100, updated yearly.

## SUPPORT FACILITIES

PML Ltd (Vancouver, British Columbia, Canada) and the Circuit Design Group (Phoenix, AZ).

## CYCLE TIMES

PROTOTYPING: 12 weeks.

## INPUTS FOR COST ESTIMATION

Gate count, package style, pin count, production quantity, screening level.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

Plessey and GTE Microcircuits Div.

## Mitsubishi Electronics America Inc <br> 1050 E Arques Ave <br> Sunnyvale, CA 94086 <br> (408) 730-5900 <br> Circle No 696 <br> CUSTOMER/VENDOR INTERFACE <br> PREFERRED: Simulated logic diagram or net list. <br> DISCOURAGED: PG tape.

DESIGN TOOLS
Schematic capture, net-list generation, Tegas simulator, circuit simulation.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, FutureNet.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Logic design,

## breadboard.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Schematic
capture, simulation, timing verification.
VENDOR PERFORMS: Layout, post-layout simulation, tooling.

## TRAINING

COURSE: Available.
DOCUMENTATION: Available.

## SUPPORT FACILITIES

Sunnyvale, CA; Durham, NH.
CYCLE TIMES
DESIGN: 2 to 4 weeks.
PROTOTYPING: 4 to 6 weeks.
INPUTS FOR COST ESTIMATION
Gate density, package, customer/vendor interface, volume.

## PRODUCTION COMMITMENTS

None.

## Motorola Inc

## 2200 W Broadway Rd

Mesa, AZ 85036
(602) 962-2516

Circle No 697

## CUSTOMER/VENDOR INTERFACE

ACCEPTABLE: Simulated or unsimulated schematics or net lists, PG tapes.

## DESIGN TOOLS

Motorola offers workstation-based tools for schematic capture,

## EDN GATE-ARRAY DIRECTORY

logic simulation, and layout. Mainframe software performs other design steps.

## WORKSTATION SUPPORT

Daisy, Mentor, P-CAD, Hewlett-Packard, Tektronix, Valid, Computervision, FutureNet.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS: Functional simulation, logic design and simulation, timing analysis, test-pattern generation, testability analysis, fault grading. Layout and post-layout analysis for bipolar arrays. CMOS arrays need vendor software for layout.

VENDOR PERFORMS: Custom cell creation.

## FUNCTION LIBRARIES

ECL: Library includes over 120 functions built from as many as 22 2-input gates; users can build new functions from library elements; $99 \%$ of all functions have been built and tested; simulation parameters include ID, SUH, PD, FI, and FO.
TTL: Library includes over 80 functions built from as many as 22 2-input gates; users can build new functions from library elements; $99 \%$ of all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.
CMOS: Library includes 65 functions built from as many as 18 2-input gates; users can build new functions from library elements; $100 \%$ of all functions have been built and tested; simulation parameters include ID, LD, SUH, FI, and FO.

## TRAINING

COURSE: A 3- to 5-day course is available at Motorola Technology centers and customer sites prior to design commitment; \$3000.
DOCUMENTATION: Documentation is available free prior to design commitment.

## SUPPORT FACILITIES

Dallas, TX; Atlanta, GA; Maitland, FL; Livonia, MI; Hauppauge, NY; Boston, MA; River Edge, NJ; Chicago, IL; Minneapolis, MN; Denver, CO; San Jose and Los Angeles, CA; Washington, DC; Tokyo, Japan; Munich, West Germany; Tel Aviv, Israel; Hong Kong; Vanves, France; Seoul, Korea; Singapore; Solna, Sweden; Taipei, Taiwan; Melbourne, Australia; Aylesbury, UK; and Toronto, CA.

## CYCLE TIMES

PROTOTYPING: 7 to 10 weeks.

## INPUTS FOR COST ESTIMATION

Array type, package type, production volume, schedule.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

National Semiconductor; NCR for CMOS arrays.

## National Semiconductor Corp

2900 Semiconductor Dr
Santa Clara, CA 95051
(408) 721-4140

Circle No 698

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list, layout data generated by vendor's software.

ACCEPTABLE: Functional block diagram, unsimulated schematic or net list, layout data generated by customer's software, PG tapes.

WORKSTATION SUPPORT
Daisy, Mentor, Valid, FutureNet.

DESIGN CYCLE
CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS: Logic design, simulation, timing analysis, logic minimization, criti-cal-path analysis, testability analysis, fault grading, test-program generation, custom cell creation.

VENDOR PERFORMS: Array routing, network-equivalency check, post-routing simulation, partitioning analysis.

## TRAINING

COURSE: A 2- to 3-day session is available prior to design commitment; course is offered in all design centers.

DOCUMENTATION: Design manuals are available prior to design commitment; updated quarterly.

## SUPPORT FACILITIES

Santa Clara and Irvine, CA; Boston, MA; Bedford, UK; Stockholm Sweden; Paris, France; Munich, West Germany; Australia; Korea; Taiwan; and Hong Kong.

## CYCLE TIMES

DESIGN: Application-dependent.
PROTOTYPING: Gate arrays: 3 to 4 weeks; Standard cells: 8 to 9 weeks.

## INPUTS FOR COST ESTIMATION

Schematic, I/O count, production volume and schedule, technology, package type, screening level, customer/vendor interface.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

IMP (International Microelectronic Products).

## NCM Corp

1500 Wyatt Dr
Santa Clara, CA 95054
(408) 496-0290

Circle No 699

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Logic schematics.

## WORKSTATION SUPPORT

Silicon Graphics Gemstation.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Test-program generation, testability analysis.
VENDOR PERFORMS: All aspects of logic design, chip layout and design verification; test generation at user's option.

## TRAINING

COURSE: Course covers design and development.
DOCUMENTATION: CMOS design manual available.
CYCLE TIMES
PROTOTYPING: 6 to 10 weeks.
INPUTS FOR COST ESTIMATION
Schematics.
PRODUCTION COMMITMENTS
None.

## NCR Corp

ASIC Product Marketing
2001 Danfield Ct
Fort Collins, CO 80525
(303) 226-9500

Circle No 700

Options. No other ASIC company is able to pack more logic, memory, processors or peripheral controllers on a single IC.


Integration. No ASIC supplier is better equipped to integrate large functional blocks in $2 \mu \mathrm{~m}$ and $3 \mu \mathrm{~m}$ geometries. Speed and total control. No matter how unique your application or how elaborate, NCR puts the design tools in your hands to combine standard C Cells, supercells and compiled cells faster than you ever thought possible.

First-pass success. And we don't mean design starts. Or prototypes. We mean one of the highest design-into-production success rates of
 ISIC supplier on the planet. Long-range migration strategy. NCR helps prevent technology obsolescence. Your design evolves without the usual growing pains and without going through lengthy re-design cycles. The competitive edge. NCR provides you with the CAD tools that can build a chip with functions and densities that outrival the competition.

A great track record. NCR takes devices all the way from concept through fabrication.
On-time. On-budget.
All you have to do is say when.
Call 303-226-9500 for our fact-filled ASIC data package.
Or write Commercial ASIC Products, 2001 Danfield Court, Ft. Collins, CO 80525.
NCR hot line 1-800-334-5454.

## Nar

## ASYST ${ }^{\text {"" } 2.0 . . . S u p e r i o r i t y ~}$ Reflected By Its Performance



# We Just Made The World's Best Engineering and Scientific Software ... Better! 

With ASYST 2.0 , we have taken the industry standard in PC based scientific software and expanded its formidable capabilities. ASYST continues to be the only technical software available for the PC and compatibles which integrates data acquisition, data analysis, statistics and astounding graphics in a fully programmable environment. This provides great flexibility and offers you virtually limitless application opportunities. ASYST provides its users with minicomputer speed at PC prices. ASYST supports analog and digital I/0 in foreground and background operation on many popular boards and its $\mathrm{A} / \mathrm{D}$ is fast and flexible. The IEEE-488 and RS-232 capabilities interface some 10,000 instruments. The graphics facilitate axonometric, cartesian and contour plots. You can perform waveform, matrix and polynomial analysis and a 1024-pt. complex FFT can be done in less than 2.5 seconds on
an IBM-AT or compatible. In addition, the software accommodates linear and nonlinear curve fitting as well as smoothing $\ldots$ and that just scratches the capabilities surface.
Now ASYST 2.0 has added these expanded performance features:

- A/D rate of 130 kHz
(run on an 8 MHz , 286)
- Lotus ${ }^{6}$ 1-2-3 ${ }^{8}$ interface
- Supports LIM expanded memory boards
- Overlay architecture for fully customized systems
- Set-up menus for rapid and easy configuration
- Support for new high-speed A/D boards
- Automatic command memory
- Dynamic arrays for programming simplicity
- Intelligent on-screen help

Thousands of users feel that ASYST software has no equal, in speed, power or flexibility. ASYST 2.0 has widened the competitive gap even further.
ASYST 2.0 makes your PC as powerful as a mini while it unlocks your own personal potential and expands productivity.
ASYST 2.0 includes free technical support for 60 days and a comprehensive Extended Support Plan is available.
We would like to include you among our ASYST User Group Members. Please call us today for more detailed information.
1-800-348-0033 NY (212) 702-3241


A division of Macmillan Publishing Company 630 Third Avenue, New York, NY 10017

## EDN GATE-ARRAY DIRECTORY

CUSTOMER/VENDOR INTERFACE
PREFERRED: Basic specifications, schematics, verified net list, layout.

## DESIGN TOOLS

Three levels of CAE options are available: 1) Schematic capture. 2) Schematic capture, simulation, timing analysis, and test generation. 3) Schematic capture, simulation, timing analysis, test generation, and layout.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, and Cadnetics.

## DESIGN CYCLE

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Initial specification, schematic capture, simulation, timing analysis, layout, back-annotation and resimulation, test-vector generation.
VENDOR PERFORMS: Dependent on customer request.

## TRAINING

COURSE: Regularly scheduled semicustom and CAE courses available at customer's site.
DOCUMENTATION: Manuals and data sheets available.
SUPPORT FACILITIES
12 locations, including northern California; Fort Collins and Colorado Springs, CO; Miamisburg, OH; and area sales offices.

## CYCLE TIMES

DESIGN: 2 to 6 weeks.
PROTOTYPING: 3 to 5 weeks.
INPUTS FOR COST ESTIMATION
Block diagram, ac and dc specifications, schematics.

## PRODUCTION COMMITMENTS

Negotiable; production commitment lowers engineering charges.
ALTERNATE SOURCES
Motorola.

NEC Electronics USA Inc
401 Ellis St
Mountain View, CA 94043
(415) 960-6000

Circle No 701
CUSTOMER/VENDOR INTERFACE
PREFERRED: Simulated schematic or net list.
DISCOURAGED: Unsimulated schematic or net list.

## DESIGN TOOLS

NEC's CAE system supports data entry, logic simulation, timing analysis, layout, fault simulation, and automatic test generation.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, FutureNet, Tektronix/CAE, and Hewlett Packard.

## DESIGN CYCLE

## CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS:

 Partitioning analysis, schematic capture, logic and timing simulation, design-rule check.VENDOR PERFORMS: All other steps, from logic validation to mask design.

## FUNCTION LIBRARIES

TTL: Library includes 30 functions built from as many as seven 3 -input gates; users can define new functions using existing library elements or discrete gates; all functions have been built and
tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.
ECL: Libraries include as many as 70 functions built from as many as 202 -input gates; users can define new functions using existing library elements or discrete gates; all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.
CMOS: Each library includes 150 functions with maximum complexities equivalent to 20 -input gates; users can define new functions using existing library elements or discrete gates; all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## TRAINING

COURSE: On an individual basis.

## SUPPORT FACILITIES

Sunnyvale, CA; Dallas, TX; and Natick, MA.

## CYCLE TIMES

DESIGN: 2 to 4 weeks.
PROTOTYPING: 3 to 5 weeks.

## INPUTS FOR COST ESTIMATION

Estimated cell count, I/O count, packaging, production volume.

## PRODUCTION COMMITMENTS

None.

## ALTERNATE SOURCES

None.

## Oki Semiconductor

650 N Mary Ave
Sunnyvale, CA 94086
(408) 720-1900

Circle No 702

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated or unsimulated schematic or net list.
ACCEPTABLE: PG tape, functional block diagram.

## DESIGN TOOLS

Design tools permit schematic capture, net-list generation, logic and timing simulation, fault simulation, test-program generation, and layout.

## WORKSTATION SUPPORT

Mentor, Daisy.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Logic design, test-vector generation, schematic capture, net-list generation, logic simulation.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: All of the above.

VENDOR PERFORMS: Layout, fault simulation, test-program generation.

## TRAINING

COURSE: 3-day course available; $\$ 2000$ fee waived for customers.

DOCUMENTATION: Design manual available.

## SUPPORT FACILITIES

Sunnyvale, CA, and Stoneham, MA.

## CYCLE TIMES

DESIGN: 2 to 3 weeks.
PROTOTYPING: 3 to 5 weeks.

## EDN GATE-ARRAY DIRECTORY

## INPUTS FOR COST ESTIMATION

Gate count, package, volume, special functions.

## PRODUCTION COMMITMENTS <br> Negotiable.

## Plessey Semiconductor Div

9 Parker
Irvine, CA 92718
(714) 472-0303

Circle No 703

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Customer performs entire design process and submits layout data.

ACCEPTABLE: Simulated net list, schematics.

## DESIGN TOOLS

Plessey's CAE system runs on local DEC VAX minicomputers. The software supports chip planning, logic design, simulation, automatic routing and post-routing analysis.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, FutureNet.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS: Logic design, simulation, timing analysis, fault analysis, layout, post-layout simulation, test-program generation.

VENDOR PERFORMS: CAE training, design support.

## FUNCTION LIBRARIES

CMOS: Library includes 115 functions; users can define new functions using existing library elements or discrete gates; all cells have been built and tested; simulation parameters incude ID, LD, SUH, TS, VS, FI, and FO.
ECL: Library includes 30 functions built from as many as six 2-input gates; users must employ only predefined library elements; all cells have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

TRAINING
COURSE: A 3-day session available for software licensees at the company's design centers or at the customer's site.

DOCUMENTATION: Documentation available to users of company's design software.

## SUPPORT FACILITIES

Irvine, CA; Marlton, NJ; Boston, MA; Dallas, TX; Gaithersburg, MD.

## CYCLE TIMES

DESIGN: 2 to 6 weeks.
PROTOTYPING: 4 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Schematic, critical-path timing, I/O specification, packaging.

## PRODUCTION COMMITMENTS

None required.

## Raytheon Semiconductor

## 350 Ellis St

Mountain View, CA 94039
(415) 968-9211

Circle No 704

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated or unsimulated net list or schematic.

ACCEPTABLE: Functional block diagram, layout data, PG tape.

## DESIGN TOOLS

Vendor provides CAE for schematic capture, net-list generation, simulation, fault grading, layout, and test generation for digital designs. Linear designs require Spice simulation.

## WORKSTATION SUPPORT

Mentor, Daisy.

## DESIGN CYCLE

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Logic design, simulation, net-list generation, fault grading.

VENDOR PERFORMS: Above at customer's discretion, layout.

## FUNCTION LIBRARIES

CMOS: Library contains 100 SSI and MSI functions.
Bipolar: Libraries contain 25 MSI functions.

## TRAINING

COURSE: A 2 -day tutorial is available for $\$ 6000$.
DOCUMENTATION: Design manuals available upon design commitment.

## SUPPORT FACILITIES

Mountain View, CA.

## CYCLE TIMES

DESIGN: 4 to 8 weeks.
PROTOTYPING: 4 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Gate count, pin count, critical speed or clock frequency, temperature range.

## PRODUCTION COMMITMENTS

None.

## Sahni Corp

224 N Wolfe Rd
Sunnyvale, CA 94086
(408) 735-8900

## Circle No 705

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list, layout data generated by vendor's software.
DISCOURAGED: Functional block diagram, unsimulated schematic or net list, layout data generated using customer's software, manual layout data.

## DESIGN TOOLS

Vendor uses VTI design tools and proprietary IBM PC-based tools. Kit parts for linear arrays are available for breadboarding.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, testability analysis, logic design, simulation, and timing and critical-path analysis.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Building breadboard, simulation, layout, custom-cell creation.
VENDOR PERFORMS: Layout, other steps at customer's option.

## TRAINING

COURSE: Training available prior to design commitment.
DOCUMENTATION: Design manuals available prior to design commitment.

## SUPPORT FACILITIES

Sunnyvale, CA

# Expand your bandwidth and maintain your gain... 



## with these high-speed, high-drive op amps from Comlinear

With this op amp family, you don't sacrifice speed for gain. . . or for power. Because Comlinear designs eliminate traditional performance tradeoffs. Check the specs.

But there's more than performance. You also get complete $\mathrm{min} / \mathrm{max}$ and over-temperature specifications. DC and AC parameter testing on every part. Unmatched ease of use (all are unity-gain stable, without compensation). Plus evaluation boards and top-notch design support. Which adds up to design productivity and confidence.
To expand your bandwidth, call (303) 226-0500 today. Or write Comlinear Corporation, 4800 Wheaton Drive, Fort Collins, Colorado 80525.

SPECIFICATIONS (Typical)


# from filling you 



Semiconductor Circuits adds two new power converters to its less-filling line. Like our just-announced DP series, these two brand-new choices give you significantly lighter, smaller, more powerful ways to go.

| Series | Input <br> (Vdc) | Output <br> (Vdc) | Isolation <br> (Vdc) | Max Power <br> (Watts) | Dimensions <br> (Inches) |
| :---: | :---: | :--- | :---: | :---: | :--- |
| B | $9.0-36.0$ | 5,12 | NA | 24.0 | $2.5 \times 3.0 \times 0.4$ |
| T | $9.0-72.0$ | $5,12,15$ | 2500 | 18.0 | $2.5 \times 3.0 \times 0.83$ |
| DP | $4.75-5.25$ | $5,9,12,15$, |  |  |  |
|  |  | $\pm 12, \pm 15$ | 500 | 2.4 | $1.25 \times 0.8 \times 0.4$ |

Offering up to 24 W , our new B series models feature a continuously shielded six-sided case, input voltages from 9 to 36 Vdc , and output voltages from 5 to 12 Vdc . When you
need a wider range of output voltages, our new $18 \mathrm{~W} T$ series offers selectable inputs from 9 to 72 Vdc at conversion efficiencies exceeding $80 \%$.

Call us now: (603)-893-2330 for immediate shipment in quantity. Or write for our catalogue: Semiconductor Circuits, 49 Range Road, Windham, NH 03087. And watch our ads for more breakthroughs in power in the months to come.


The power you've been hungry for.

## EDN GATE-ARRAY DIRECTORY

## CYCLE TIMES

DESIGN: 1 to 10 weeks.
PROTOTYPING: 2 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Packaging, gate count or logic diagram, amount of analog and digital circuitry, screening, volume.

## PRODUCTION COMMITMENTS

None.

SGS Semiconductor Corp
1000 E Bell Rd
Phoenix, AZ 85022
(602) 867-6264

Circle No 706
IST Innovative Silicon Technology
Centro Direzionale Colleoni
Palazzo Orione 2
20041 Agrate Brianza, Italy
(039) 637911
(IST is a member of the SGS Group of Companies)
Circle No 707

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated net list or schematic.
DISCOURAGED: Functional block diagram.

## DESIGN TOOLS

SGS uses LDS III software running on an IBM mainframe.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, FutureNet, and HILO 3.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, logic design, truth tables, and timing specification.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Simulation, timing analysis, critical-path analysis, testability analysis, test-program generation.
VENDOR PERFORMS: Layout, post-layout simulation and timing analysis, tooling.

## TRAINING

COURSE: A 4-day course is available.
DOCUMENTATION: Available.

## SUPPORT FACILITIES

Milan, Bologna, Italy; Munich, West Germany; London, UK; Marsta, Sweden; Paris, France; Phoenix, AZ; and Singapore.

## CYCLE TIMES

DESIGN AND PROTOTYPING: 3 to 4 weeks.

## INPUTS FOR COST ESTIMATION

Complexity, packaging, volume, temperature, screening.

## PRODUCTION COMMITMENTS

None.

## Siemens AG

Balanstr 73
D 8000 Munchen 80
West Germany
(089) 4144-4253

Circle No 708
CUSTOMER/VENDOR INTERFACE
PREFERRED: Simulated net list.

DISCOURAGED: Block diagram, unsimulated net list or schematic, PG tapes.

## DESIGN TOOLS

Proprietary Venus CAD system.
WORKSTATION SUPPORT
Daisy, Valid, Mentor, Siemens.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Schematic capture, net-list generation.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Logic design, simulation, layout, test-program generation.
VENDOR PERFORMS: Layout, post-layout analysis, test-program generation.

## TRAINING

COURSE: A course that varies in length between 2 and 5 days is available in Munich, West Germany.
DOCUMENTATION: Design manuals and cell libraries available on request.

## SUPPORT FACILITIES

Munich, West Germany.
CYCLE TIMES
DESIGN: 3 to 8 weeks.
PROTOTYPING: 3 to 8 weeks.

## INPUTS FOR COST ESTIMATION

Gate count, pin count, package, critical paths.

## PRODUCTION COMMITMENTS

Depending on array type and complexity.

## Signetics Corp

811 E Arques Ave
Sunnyvale, CA 94086
(408) 991-2000

Circle No 709
CUSTOMER/VENDOR INTERFACE
PREFERRED: Simulated net list, database tape.
DISCOURAGED: Functional block diagram.

## DESIGN TOOLS

Proprietary software supports logic-rule check, timing analysis, and fault grading.

WORKSTATION SUPPORT
Mentor, Daisy.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, functional simulation.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Schematic capture, logic-rules checking, simulation, test-program generation.

VENDOR PERFORMS: Layout, fault grading.

## FUNCTION LIBRARIES

ECL: Library contains over 120 functions ranging in complexity from simple gates to 4-bit counters.

## TRAINING

COURSE: A 4-day course is available.
DOCUMENTATION: Design manuals covering workstation use, design rules, library cells, testability, and packaging are available.

SUPPORT FACILITIES
Sunnyvale, CA.

## EDN GATE-ARRAY DIRECTORY

## CYCLE TIMES

DESIGN: 3 to 8 weeks.
PROTOTYPING: 8 to 10 weeks.
INPUTS FOR COST ESTIMATION
Gate count package, volumes.
PRODUCTION COMMITMENTS
Negotiable.

## Silicon Systems Inc

14531 Myford St
Tustin, CA 92680
(714) 731-7110

Circle No 710

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Functional block diagram, simulated or unsimulated schematic or net list, layout data generated by vendor's software.

DISCOURAGED: Layout data generated by customer's software, PG tapes.

## DESIGN TOOLS

SSI's CAE tools run on local minicomputers and support logic design, simulation and automatic standard-cell placement and routing. The system accepts data in schematic or net-list form.

## WORKSTATION SUPPORT

Daisy, Mentor.

## PRODUCTION COMMITMENTS

Estimate of 18 -month production volumes.

## ALTERNATE SOURCES

Plessey and MCE Semiconductors Inc.

## Siliconix Inc

2201 Laurelwood Rd
Santa Clara, CA 95054
(408) 970-4107

Circle No 711

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list.

## DESIGN TOOLS

Logic design and simulation on workstations; timing verification and layout on IBM mainframe.

## WORKSTATION SUPPORT

FutureNet, Mentor, Daisy.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Schematic capture, logic verification.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Logic simulation, timing verification.

VENDOR PERFORMS: Layout, post-layout simulation.

## FUNCTION LIBRARY

Library includes 125 functions built from as many as 242 -input gates; users can define new functions using existing library elements and discrete gates; all cells have been fabricated and tested; simulation parameters include ID, LD, SUH, PD, FI, and FO.

TRAINING
COURSE: None offered.

## SUPPORT FACILITIES

Santa Clara, CA; Boston, MA; and Swansea, UK.

## CYCLE TIMES

DESIGN: 2 to 6 weeks.
PROTOTYPING: 4 to 8 weeks.

## INPUTS FOR COST ESTIMATION

Array type, gate count, package type, screening requirements.

## PRODUCTION COMMITMENTS

Only for guaranteed delivery.

## ALTERNATE SOURCES

Universal Semiconductor Inc, Array Technology Corp; alternate sourcing effected through PG-tape transfer. Western Digital Inc serves as an alternate wafer source.

## SMOS Systems

2460 N First St
San Jose, CA 95131
(408) 922-0200

Circle No 712

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated net list, schematic and test vectors. ACCEPTABLE: Layout generated by customers.
DISCOURAGED: Functional block diagram, schematic without test vectors.

## DESIGN TOOLS

LADS (proprietary S-MOS Logic Array Design System); CAL-MP, TANCELL, GALS, DCS, DVS.

## WORKSTATION SUPPORT

Daisy, Mentor, IBM PC-XT/AT (or compatibles), FutureNet, OrCAD, Viewlogic.

## DESIGN CYCLE

VENDOR PERFORMS: Logic design and simulation, test-program generation, auto placement and routing, and post-layout simulation.

## TRAINING

COURSE: A 3-day course for inexperienced users or selfteaching with users guide.

## SUPPORT FACILITIES

Design centers: San Jose, CA: nine engineers; six IBM PC/ATs, two Compaq 386s, and one Daisy, one Mentor, one Micro Vax II, one Interpro 32, one Calma GDS 2; and IBM mainframe. Boston MA: one engineer; IBM PC/AT. Baltimore and Orlando.

## CYCLE TIMES <br> DESIGN AND PROTOTYPING: 5 to 7 weeks after simulation.

## INPUTS FOR COST ESTIMATION

Schematic and test vectors, package, quantity, delivery schedule.

## ALTERNATE SOURCES

Siliconix, AMCC, IMI.

[^14]

# AskForOurHigh-SpeedDataLinks And Youill GetA Fast Response. <br> SAW filter-based clock recovery modules, clock 

Siecor not only offers the most advanced 50, 125 and 200 Mbd data links for FDDI and other high-speed applications. We also stock them in plentiful supply, so they're available for testing at a moment's notice. In fact, we'll get them to you overnight when necessary.

It's also easy to get large quantities once you've seen our excellent results. And we're certain you'll order our data links for a variety of reasons. Such as our excellent receiver sensitivity. Our ability to use a single power source. Our small, compact size. And the fact that all our data links are EMI shielded, thoroughly tested and proven in applications from 5 to 200 Mbd .

After you see how beautifully our high-speed data links perform, you'll want to try our other electro-optic components, too. Including our
oscillators, fiber optic switches, fiber optic modems (RS232, RS422 and TTL) and parallel/ serial converters.

All Siecor components are competitively priced, so there's nothing to hold you back from calling us for evaluation quantities. And nothing to hold us up in getting them to you. Just call
 Electro-Optic Products Post Office Box 13625, Research Triangle Park, North Carolina 27709-3625.
SIECOR

# In Surface Mountable Components, TDK Quality Is More Than Skin Deep. 

As boards are getting thinner, TDK is helping that diet succeed by providing a variety of extra-slim surface mountable components. Nourished by TDK's expertise in ferrite and ceramic materials, these miniaturized components feed on TDK-developed multi-layerization and multifunctionalism.
How do we know the exact needs of high-quality automated board production? Well, a fair share of the world's automatic mounting equipment -the Avimount series-comes from TDK.


| Product name |  | Type | Shape | Dimensions |  |  | Electrical Characteristics |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L (mm) | W (mm) | T (mm) |  |
| Multilayer Ceramic Chip Capacitor |  | $\underline{C 1608}$ |  | 1.6 | 0.8 | 0.8 | C: $0.5 \sim 470 \mathrm{pF}, 100 \sim 22.000 \mathrm{pF}$ |
|  |  |  |  | 2.0 | 1.25 | 0.6 | $\begin{aligned} & \text { C: } 0.5-1,800 \mathrm{pF} \\ & \text { C: } 470 \sim 100,000 \mathrm{pF} \end{aligned}$ |
|  |  | C2012 |  |  |  | 0.85 |  |
|  |  |  |  |  |  | 1.25 |  |
|  |  | C3216 |  | 3.2 | 1.6 | 0.6 | $\begin{aligned} & \text { C: } 0.5-270 \mathrm{pF} \\ & \text { C: } 470-220.000 \mathrm{pF} \end{aligned}$ |
|  |  |  |  |  |  | 0.85 |  |
|  |  |  |  |  |  | 1.1 |  |
|  |  | C3225 |  | 3.2 | 2.5 | 19 max | C: 750 - 8,200pF, 56,000-470,000pF |
|  |  | C4532 |  | 4.5 | 3.2 | 1.9 max | C: $2,400 \sim 18,000$ pF, 180,000 p F $-1, \mathrm{~F}$ |
|  |  | C5650 |  | 5.6 | 5.0 | 1.9 max. | C: $5,100-33,000$ pF, 270,000 pF -1.5 , F |
| Multilayer |  | FC1414 | 0 | 1.4 | 1.4 | 1.6 | C: $0.5 \sim 100 \mathrm{pF}, 150 \sim 3.300 \mathrm{pF}$ |
| Ceramic Chip Capacitor (High Frequency, Low Loss) |  | FC2828 |  | 2.8 | 2.8 | 2.8 | C: $0.5 \sim 1,000 \mathrm{pF}, 470 \sim 22,000 \mathrm{pF}$ |
|  |  | FR1414 |  | 1.4 | 1.4 | 1.6 | C: 0.5~100pF, 150~3,300pF |
|  |  | FR2828 |  | 2.8 | 2.8 | 2.8 | C: 0.5-1,000pF, 470-22.0000p |
| Leadless Inductor (Wound Chip Inductor) |  | NL322522 |  | 3.2 | 2.5 | 2.2 | L: $0.01 \sim 220 \mu \mathrm{H}$ |
|  |  | $\begin{aligned} & \text { NL } 453232 \\ & \hline \text { NL565050 } \\ & \hline \end{aligned}$ |  | 4.5 | 3.2 | 3.2 | L: $1.0-1,000{ }_{\mu} \mathrm{H}$ |
|  |  |  |  | 5.6 | 5.0 | 5.0 | L: $1,200 \sim 10,000, \mathrm{H}$ |
|  |  | $\frac{\text { NL565050 }}{\text { NLF453232 }}$ |  | 4.5 | 3.2 | 3.2 | L: 1.0-1,000 $\mathrm{H}_{\text {H }}$ (Shielded Inductor) |
| Multilayer Chip Inductor |  | MLF3216 | w. | 3.2 | 1.6 | 0.6 | L:0.047 - 220 $\quad \mathrm{H}$ |
|  |  |  |  |  |  | 1.11.1 |  |
|  |  | MLF3225 |  | 3.2 | 2.5 |  |  |
|  |  |  |  |  |  | 2.5 |  |
| Multilayer Chip Transformer |  | MTT4532 |  | 4.5 | 3.2 | 2.8 max | L: $10 \sim 200 \mu \mathrm{H}$ |
|  |  |  |  |  |  |  |  |
| Multilayer Chip IFT |  |  | $\frac{\text { MIA4532 }}{\text { MIF4532 }}$ |  | 4.5 | 3.2 | 2.8 | F:455, 459, 464kHz |
|  |  | 4.5 |  |  | 3.2 | 2.2 | F: 10.7 MHz |
| Multilayer Chip LC Trap |  | MXT4532 | 4.5 |  | 3.2 | 2.8 max. | F: $10 \times 2 \%$ |
|  |  |  |  |  |  |  |  |
| Multilayer Chip LC Filter | HPF (Tuner) | MXF 4532 H | ${ }^{W}$ | 4.5 | 3.2 | 2.8 max | A variety of characteristics are available. Please specify when ordering. |
|  | BPF (FM radio) | MXF45328 |  | 4.5 | 3.2 | 28 max. |  |
|  | BPF (VCR) | $\begin{array}{\|c\|} \hline \text { MXB5050B } \\ \hline \text { MXB5050L } \\ \hline \end{array}$ |  | 5.0 | 5.0 | $2.8 \max$ |  |
|  | LPF (VCR) |  |  | 5.0 | 5.0 | 2.8 max. |  |
|  | Equalizer (VCR) | M $\times$ B5050E |  | 5.0 | 5.0 | 2.8 max |  |
|  | Delay Line (VCR) | MX850500 |  | 5.0 | 5.0 | 2.8 max. |  |
| Multilayer Chip Capacitor Network |  | MCN7575 |  | 7.5 | 7.5 | 0.9 | C: $1-100 \mathrm{DF}$ (TC.CH) 10 capacitors) <br> C:10-1.000 pF (TC:SL) ( 10 capacitors) |
|  |  |  |  |  |  |  |  |
| Ferrite Chip Bead |  | C8201209 |  | $\frac{2.0}{3.2}$ | 1.25 | 0.9 | 20:7, 10, 11ת |
|  |  | $\begin{aligned} & \text { CB321611 } \\ & \hline \text { CB322513 } \end{aligned}$ |  |  | 1.6 | 1.1 | Z0. 19, 26,31ת |
|  |  |  |  | 3.2 | 2.5 | 1.3 | Zo. 31, 52, 60ת |
|  |  | C8453215 |  | 4.5 | 3.2 | 1.5 | 20. 70, 120, 125 $\Omega$ |
| SM Active Delay Line |  | FDL |  | 12.0 | 9.5 | 5.6 | Delay time: $20-250 \mathrm{nsec}$. |
|  |  |  |  |  |  |  |  |
| SM Transformer/ Inductor |  | EES | Nosisel | 7.4 | 5.3 | 4.75 | A variety of characteristics are available. Please specify when ordering. |
|  |  | ER9.5$\frac{\text { ER11 }}{\text { T2 }}$ |  | 11.5 | 9.5 | 6.3 |  |
|  |  |  |  | 12.5 | 11.0 | 6.3 |  |
|  |  |  |  | 7.0 | 5.0 | 2.2 |  |
| SMD Step-up Inductor (Piezoelectric Buzzer) |  | $\frac{O L 3.3 \times 1.6}{O L 3.3 \times 2.1}$ |  | $\frac{5.4}{54}$ | 3.33.3 | 1.62.1 | Inductance values are representative. Please specify value when ordering. |
|  |  |  |  |  |  |  |  |

TDK CORPORATION OF AMERICA HEAD OFFICE 4711 West Golf Road. Skokie. IL 60076. U.SA. Phone: (312) 679-8200 CHICAGO REGIONAL OFFICE 4711 West Goif Road, Skokie, IL 60076 Phone: ( 312 ) 679 -8200 NDIANAPOLIS REGIONAL OFFICE 4015 West Vincennes Road. Indianapolis, IN 46268 Phone: (317) $872-0370$ NEW YORK REGIONAL OFFICE 12 Harbor Park Drive. Port Washington, NY 11050 Phone ( 516 ) $625-0100$ OS ANGELES REGIONAL OFFICE 3102 Kashiwa Street, Torrance, CA 90505 Phone (213) 539-6631 DETROIT DISTRICT OFFICE 3000 Town Center, Suite 2239, Southifild, MI 48075 Phone: ( 313 ) $353-9393$ NEW JERSEY DISTRICT OFFICE 100 Executive Drive, Suite 310, West Orange NJ 07052 Phone: (201) 736-0023 HUNTSVILLE DISTRICT OFFICE 303 Williams, Suite 1032. Huntsville, AL 35801 Phone: (205) 539-4551 GREENSBORO DISTRICT OFFICE 620 Green Valley Road, Suite 302, Greensboro, NC 27408 Phone: (919) 292-0012 DALLAS DISTRICT OFFICE 511 E. Carpenter Feeway, Suite 420 Irving. TX 75039 Phone: (214) 506 -9800 SAN FRANCISCO
DISTRICT OFFICE 2254 North First Street, San Jose, CA 95131 Phone: ( 408 ) $435-8565$ TDK CORPORATION. TOKYO, JAPAN

## DESIGN TOOLS

Design tools run on VAX 11/750.

## TRAINING

COURSE: A 5-day course is available.
CYCLE TIMES
DESIGN: 6 to 8 weeks.
PROTOTYPING: 6 to 8 weeks from PG tape.

## STC Microtechnology

2270 S 88th St
Louisville, CO 80027
(303) 673-5151

Circle No 714

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list, layout data generated by vendor's software.
ACCEPTABLE: Unsimulated schematic or net list.

## DESIGN TOOLS

STC's CAE system supports design entry and simulation tasks. Users enter data through remote alphanumeric terminals.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, block-level functional simulation, logic design and minimization.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Criticalpath analysis.
VENDOR PERFORMS: Logic simulation, timing analysis, testability analysis, fault grading, test-program generation, automatic gate-array placement and routing, post-routing simulation.

## FUNCTION LIBRARY

Library includes 43 functions composed of as many as 152 -input logic gates; users can define new functions using existing library elements; all library cells have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, FI, and FO.

## TRAINING

COURSE: None offered.
DOCUMENTATION: Design manuals are available prior to design commitment; \$100.

## SUPPORT FACILITIES

Louisville, CO.

## CYCLE TIMES

DESIGN: 6 to 8 weeks.
PROTOTYPING: 6 to 8 weeks.

## INPUTS FOR COST ESTIMATION

Circuit size, package type.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

None.

## Telmos Inc

1925 Zanker Rd
San Jose, CA 95112
(408) 436-1906

Circle No 715

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Schematic, logic diagram, net list.

DISCOURAGED: Breadboard, functional block diagram, layout data, PG-tapes.

DESIGN TOOLS
Daisy workstation tools support front-end design; Calma and Dracula software supports back-end design.

## WORKSTATION SUPPORT

Daisy, Calma.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Schematic capture, logic design.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Schematic capture, analog and digital simulation and verification, test-pattern and test-program generation, breadboard development.

## FUNCTION LIBRARIES

Libraries include 100 functions built from as many as 50 2-input gates; users can define new cells using existing library elements or discrete gates; 85 to $90 \%$ of each library has been built and tested; simulation parameters include ID, LD, SUH, VS, TS, FI, and FO.

## TRAINING

COURSE: Training tailored to customer's needs.

## SUPPORT FACILITIES

KMOS in Santa Clara, CA; Timark in Indianapolis, IN; Silicon Development Corp in Huntington Beach, CA, and Wakefield, MA; Integration SA in France; Dainichi Electronics in Japan; Sagantes bv in the Netherlands; Nordic VLSI in Norway; Chartered-Telmos Design Ltd in Singapore; Sicon AB in Sweden; and GME in West Germany.

## CYCLE TIMES

DESIGN: 2 to 12 weeks.
PROTOTYPING: 3 to 4 weeks.

## INPUTS FOR COST ESTIMATION

Maximum clock frequency, operating voltage, pin count, package type, delivery, volume.

## PRODUCTION COMMITMENTS

None.

## ALTERNATE SOURCES

California Devices Inc.

## Texas Instruments Inc

Box 225474
8390 LBJ Freeway
Dallas, TX 75265
Phone local sales office.

## Circle No 716

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated schematic or net list, logic and test data.

ACCEPTABLE: Functional block diagram, unsimulated schemat-
ic or net list, layout data, tooling database.

## DESIGN TOOLS

Schematic capture and simulation occurs on workstations.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, and P-CAD.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis, functional simulation, logic design and simulation, timing analysis, testability analysis, test-program generation, fault-grad-
ing, layout, post-layout simulation.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Functional simulation, logic design and simulation, timing analysis, testpattern generation.

VENDOR PERFORMS: Custom cell creation, network-equivalency check; logic and post-routing simulation as data check; layout tasks at customer's option.

## FUNCTION LIBRARIES

Libraries include 100 functions using as many as 602 -input NAND gates; users can define new functions based on existing library elements; all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, FI, and FO.

## TRAINING

COURSE: A 3-day session is offered at all regional technology centers; tuition is refunded upon design commitment.
DOCUMENTATION: Manuals available without design commitment.

## SUPPORT FACILITIES

Chicago, IL; Boston, MA; Atlanta, GA; Dallas, TX; Santa Clara and Irvine, CA; Ottawa, Ontario, Canada; Europe; and Japan.

CYCLE TIMES
DESIGN: 3 to 6 weeks.
PROTOTYPING: 4 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Gate and I/O counts, package type, drive requirements, volume.

## PRODUCTION COMMITMENTS

None required.

## ALTERNATE SOURCES

Fujitsu. All alternate sourcing effected through PG-tape transfer.

## Thomson Components-Mostek Corp

MS775 ASIC Products
1310 Electronics Dr
Carrollton, TX 75006
Circle No 717

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated net list and test vectors.
ACCEPTABLE: Detail schematic and timing diagrams.

## DESIGN TOOLS

VAX mainframe-based TCAD2 system from schematic capture to manufacturing and test tooling. Libraries and translators for popular Engineering Work Stations (EWS) and PC-based design systems.

## WORKSTATION SUPPORT

Daisy, Mentor, IBM PC-compatible systems.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: System and logic design, functional simulation, test pattern generation and coverage.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Timing simulation, critical-path analysis, fault grading, trans to vendor database format.

VENDOR PERFORMS: Layout, post-layout simulation, DRC, ERC, tooling, and test program generation.

## TRAINING

COURSE: A 2-day training at customer site for EWS-based interface. A 5 -day course in Carrollton, TX, for VAX-based interface.

DOCUMENTATION: Design manuals, data sheets, and application notes are available upon request.

## SUPPORT FACILITIES

Carrollton, TX; Scottsdale, AZ; Grenoble and Velizy, France; Milan, Italy; Munich, Germany; and Basingstoke, UK.

## CYCLE TIMES

DESIGN AND PROTOTYPING: CMOS: 18 working days. Bipolar: 28 working days.

## INPUTS FOR COST ESTIMATION

Gate and I/O count, package style, temperature and manufacturing process screening level, quantity, and interface selection.

## PRODUCTION COMMITMENTS

None required.
ALTERNATE SOURCES
AMI, Thomson Semiconducteurs.

## TLSI Inc

790 Park Ave
Huntington, NY 11743
(516) 549-6300

Circle No 718
CUSTOMER/VENDOR INTERFACE
PREFERRED: Logic diagram, schematic, specification.

## WORKSTATION SUPPORT

Daisy.

## SUPPORT FACILITIES

Huntington, NY.
cycle times
DESIGN: 2 to 8 weeks.
PROTOTYPING: 6 weeks.

## INPUTS FOR COST ESTIMATION

Logic diagram or functional block diagram.

## PRODUCTION COMMITMENTS

Preferred.

## Toshiba America

1220 Midas Way
Sunnyvale, CA 94086
(408) 733-3223

Circle No 719

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Simulated or unsimulated schematic or net list.

## DESIGN TOOLS

Toshiba's CAE system includes simulation, layout, and test-program generation.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid, FutureNet, Viewlogic, HP.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Schematic capture.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Schematic capture and simulation.
VENDOR PERFORMS: Layout and simulation.

## FUNCTION LIBRARY

Users can build new functions from library elements or discrete gates; all functions have been built and tested; simulation parameters include ID, LD, SUH, VS, TS, PD, FI, and FO.

## Elegant logic has a certain aPEEL.



## PEEL the logical choice ${ }^{\text {m }}$

1=12Each I/O on a PEEL ${ }^{\text {TM }}$ programmable electrically erasable logic device can be configured any one of twelve ways. So you can emulate over 30 conventional PLDs - and develop over a hundred new configurations - all with a single PEEL device.

The PEEL18CV8 is the first device in a new family of PEEL parts. It provides up to 18 inputs and eight I/Os each with independent output enables. PEEL twelve configuration I/O macro cells allow for a variety of registered and combinatorial logic functions to be implemented independently on each I/O pin. PEEL flexibility allows you to put more logic into one package. The PEEL18CV8 emulates the majority of 20pin PAL' devices and the EP310/320, dramatically reducing the number of different parts you need to carry in inventory. It also serves as a highperformance replacement for SSI/ MSI logic, and a low-risk option to low-density gate arrays.

Elegant architecture is just the beginning. The PEEL18CV8 is fabricated with high-speed, low-power CMOS EEPROM technology. It erases and reprograms instantly, letting you perform design modifications or field retrofits quickly and without waste.

Unlike bipolar fuse-link PLDs, EE reprogrammability keeps your cost of PLD ownership down two ways. PEEL parts come in low cost windowless packages that are not available with UV-erasable PLDs. And every PEEL part is $100 \%$ factory tested for program and function.

The shift to PEEL devices is virtually painless. Our Instant Prototype Kit has all of the PC-based software you need for a fast, smooth transition from other PLDs to the PEEL18CV8. A JEDEC file translator automatically converts your existing PLD design to a PEEL device for easy evaluation. The kit can be yours at no charge by calling International CMOS Technology at (408) 434-0678.

If you act now, we'll also include coupons for programming two PEEL devices for you, absolutely free. Start putting elegant logic to work in your systems right away.


We also have sales and marketing centers in: BENELUX Brussels Tel: 027339730 Tx: 22100 ITALY Milan Tel: (2) 390044/5 Tx: 331347 FRANCE Les Ulis Cedex Tel: (1) 64-46-23-45 Tx: 692858F GERMANY (FDR) Munich Tel: $0892362-0$ Tx: 0522197 These are supported by agents and distributors in major countries worldwide. Plessey and the Plessey symbol are registered trademarks of the Plessey Company plc.

## TRAINING

DOCUMENTATION: Design manuals are available upon request.

## SUPPORT FACILITIES

Burlington, MA; Dallas, TX; Sunnyvale and Newport Beach, CA; Atlanta, GA.

## CYCLE TIMES

DESIGN: 2 to 5 weeks.
PROTOTYPING: 4 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Gate count and package.

## PRODUCTION COMMITMENTS

Negotiable.

## ALTERNATE SOURCES

LSI Logic; alternate sourcing effected through transfer of PG tape, layout data, or net list.

TriQuint Semiconductor
Group 700, Box 4935
Beaverton, OR 97075
(503) 629-4227

Circle No 720
CUSTOMER/VENDOR INTERFACE
PREFERRED: Net list.
DISCOURAGED: Schematic.

## DESIGN TOOLS

Tools provide schematic capture, simulation, and net-list generation.

## WORKSTATION SUPPORT

Daisy, Tektronix/CAE, Mentor.

## DESIGN CYCLE

CUSTOMER PERFORMS USING OWN TOOLS: Design, simulation, net-list generation.
CUSTOMER PERFORMS USING VENDOR'S TOOLS: Design, simulation, net-list generation.
VENDOR PERFORMS: Layout, back annotation and resimulation.

## FUNCTION LIBRARY

Library includes 235 macrocells including I/O cells that support CMOS, ECL, and TTL I/O signal levels.

TRAINING
DOCUMENTATION: Designer's guide, library documentation, workstation user's guide, evaluation kit.

## SUPPORT FACILITIES

Beaverton, OR.
CYCLE TIMES
DESIGN: 2 to 4 weeks.
PROTOTYPING: 8 to 12 weeks.
INPUTS FOR COST ESTIMATION
Number of circuits/complexity.

## PRODUCTION COMMITMENTS

Negotiable.

Universal Semiconductor Inc
1925 Zanker Rd
San Jose, CA 95112
(408) 436-1906

Circle No 721

## CUSTOMER/VENDOR INTERFACE

PREFERRED: Layout data generated by vendor's software.
ACCEPTABLE: Simulated schematic or net list, layout data generated by customer's software.

DISCOURAGED: Functional block diagram, unsimulated schematic or net list.

## DESIGN TOOLS

Universal Semiconductor offers a CAE system that runs on an IBM PC and supports design-entry logic simulation and timing verification.

## WORKSTATION SUPPORT

Daisy, Mentor, Valid.
DESIGN CYCLE
CUSTOMER PERFORMS USING OWN TOOLS: Partitioning analysis.

CUSTOMER PERFORMS USING VENDOR'S TOOLS: Functional simulation, logic design and simulation, timing analysis.

VENDOR PERFORMS: Testability analysis, test-program generation, fault grading, chip layout, post-layout analysis.

## FUNCTION LIBRARIES

Libraries include 35 functions; most complex cell employs 60 2-input gates; users can define and store functions built from predefined cells or from discrete gates; $90 \%$ of all library cells have been built and tested; simulation parameters include ID, LD, VS, TS, PD, FI, and FO.

## SUPPORT FACILITIES

Los Angeles, CA; Boca Raton, FL; Ottawa, Ontario, Canada; and Dallas, TX.

CYCLE TIMES
DESIGN: 3 to 5 weeks.
PROTOTYPING: 1 to 2 weeks.

## INPUTS FOR COST ESTIMATION

Gate and pin counts, package style, operating frequency.

## PRODUCTION COMMITMENTS

None required.

## alternate sources

Siliconix Inc; alternate sourcing effected at any level. Western Digital Inc serves as an alternate wafer source.

## VLSI Technology Inc <br> 1109 McKay Dr <br> San Jose, CA 95131 <br> (408) 434-3000 <br> Circle No 722 <br> CUSTOMER/VENDOR INTERFACE <br> PREFERRED: Simulated schematic or net list.

## DESIGN TOOLS

VLSI Technology's VLSI Design Tools System for design entry, systems partitioning, timing verification, simulation, physical design, and verification. The VLSI Design Tools System runs on Apollo, Elxsi, HP 9000/300, Ridge, VAX, Micro VAX, and SUN computer platforms.

## WORKSTATION SUPPORT

Contact your local VLSI Technology representative.
DESIGN CYCLE
CUSTOMER PERFORMS USING OWN OR VENDOR'S TOOLS:


> Make Smarter Real Estate Deals with Maxconn's Full Selection of Stacked D-Subs

Stacking D-subs is one of the smartest ways to maximize board real estate. Especially when you choose Maxconn Highrise ${ }^{\text {TM }}$ Stacked D-subs.


Bracket-mounted D-subs


## 

## Maxconn

INCORPORATED
cable and Connector Products for Telecommunications and Computer Sustems 1855 O'Toole Ave. Di03 San Jose, CA 95131 (408) 435-8606 FAX: 408-435-086

Highrise is a trademark of
Maxconn Incorporated
*Patent pending.

Maxconn Stacked D. subs come in a variety of styles to offer the greatest design freedom: 9- to 37-pin sizes, in all genders, and in a range of pin heights and lengths. You can even select floor-to-floor space options.

In addition to the widest selection of Stacked D-subs, Maxconn also offers Bracketmounted* D-subs for faster, easier insertions. Available in 9- to 37 -pin sizes, these Dsubs eliminate screw insertions and tightening. Footprints include . 315 short and .590 long styles.

Call Maxconn today for the smartest D-sub choices you can make.

## EDN GATE-ARRAY DIRECTORY

Systems partitioning, logic design and simulation, timing analysis, fault simulation, post-routing simulation, and test development.

VENDOR PERFORMS: Placement and routing, network-equivalence check, and design-rules check. Also, any design step at customer's option.

## FUNCTION LIBRARIES

VLSI Technology offers over 40 high-level functions from its Datapath Compiler library and also offers its Portable library of over 260 functions. The Portable and Datapath libraries contain identical functions for both gate arrays and standard cells. Thus, these libraries provide designers with a high degree of flexibility in implementing ASIC designs. The design can first be built on a gate array, and then, without having to re-enter the design, as a cell-based chip for high-volume production.

## TRAINING

COURSE: A 1-day gate-array design course is offered. Also offered are 5 -day basic and 5 -day advanced courses. The 5-day courses cover topics such as hierarchical design, partitioning, and ASIC methodologies including gate array, standard cell, megacell, and silicon compilation. Extensive laboratory sessions and design examples are used throughout the courses. Courses are taught at VLSI Technology's San Jose, CA, and Boston, MA, design centers.

DOCUMENTATION: Design manuals and application notes are available.

## SUPPORT FACILITIES

San Jose, CA; Boston, MA; Dallas, TX; Irvine, CA; Chicago, IL; Munich, West Germany; and Ivera, Italy.

## CYCLE TIMES

DESIGN: 1 to 10 weeks.
PROTOTYPING: 3 to 6 weeks.

## INPUTS FOR COST ESTIMATION

Estimated gate count, logic schematic, functions, package.

## PRODUCTION COMMITMENTS

None.

## ALTERNATE SOURCES

Fairchild; alternate sourcing effected through transfer of PG tapes.


# Memories designed to stand the test of time $\ldots$ and temperatures of $-55^{\circ} \mathrm{C}$ to $+200^{\circ} \mathrm{C}$. 

No one likes to lose their memory...especially when it's Static RAM or CMOS EEPROM and buried in the middle of a critical microcomputer system. Our broad new family of high-performance hybrid memories is designed to be extremely reliable even in the most severe environments.
And, while very few off-the-shelf memories are designed to operate beyond the $125^{\circ} \mathrm{C}$ Military temperature range, ours are comfortable anywhere between $-55^{\circ} \mathrm{C}$ to $+200^{\circ} \mathrm{C}$. They're rugged, compact, and ideal for those tough temperature-critical High-Performance Commercial, Hi-Rel Military, and the most demanding Extended-Temperature applications. They're designed to last over time, and over temperature.

- STATIC RAMS in 8 kx 8 , 16kx8, 64kx8, and 128 kx 8 configurations. Burned-in and fully tested at $200^{\circ} \mathrm{C}$, with 150 nSec access time and operating currents as low as 5 mA .
- PROGRAMMABLE CMOS EEPROMS in $2 k \times 8,8 \mathrm{k} x 8$, $32 \mathrm{k} x 8$,

64 kx 8 , and 128 kx 8 configurations. Three-State output, reprogrammable up to $180^{\circ} \mathrm{C}$, and can be read at temperatures through $200^{\circ} \mathrm{C}$. Internal compensation, and 250 nSec access time @ $200^{\circ} \mathrm{C}$.

- COMING SOON!! A $200^{\circ} \mathrm{C}$ 4-Megabit SRAM with userselectable organizations of $512 \mathrm{kx} 8,256 \mathrm{kx} 16$, or 128kx32 in a 2 "x2" flat-pack.

Packaging is no problem either. These memories are available in ceramic, hermetic metal DIPS, and hermetic metal flat-packs. If you don't need $200^{\circ} \mathrm{C}$ operation, you can order the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Military version. Some Commercial temperature range devices are available, and, of course, we will make customs.

Next time you're looking for memories that can withstand the test of time, and temperature, give us a call. Remember, we speak fluent hybrid.

4246 E. Wood Street • Phoenix, Arizona 85040 - (602) 437-1520 • TWX 910-951-4203


## Thanks to Gould.

 Introducing the revolutionary applicationspecific IC (ASIC) cell.compiler, SCORE."With SCORE,' we create a new cell in onetenth the time-usually less than a day. And that includes exhaustive design verification and full documentation. In short, you get a custom, proprietary circuit in little more time than a standard cell design-everl with analog. Anyone can see the beauty in that.
SCORE generates cells a new way.
Typical cell compilers patch together predefined function blocks. The only way to customize performance is to stretch or connect gates in parallel. Not very efficient SCORE ${ }^{m}$ configúres cells from spatial and performance definitions. You customize by
simply changing cell definitions: propagation delay, load, cell height, function, functional options, feature size and process. SCORE ${ }^{\text {m }}$ "tunes" it to the rest of your circuit.
SCORE ${ }^{m}$ outputs geometrical mask data, a simulation model, a netlist for reverification, placement and routing frame data, and a datasheet. The system also performs a design rule check and resimulation.
The bottom line? A true cell-based custom circuit. A layout virtually as tight as hand-drawn. And a lot of never-before-available time on your hands.

## Bring your ideas into full flower at Gould.

To find out more about Gould and our cell compilers, call (408) 554-2311 and ask for the brochure, "ASIC Design: A Continuum of Alternatives." Or write Gould Semiconductors, 3800 Homestead Road, Santa Clara, CA 95051. See if:we don't grow on you.
Manufacturer of Gould AMI Semiconductors.


## VACREL® lets you design more electrical

The performance of VACREL gives you the added design freedom you need when using surface-mount technology (SMT), the state of the art in printed wiring board and printed wiring assembly design.

Du Pont VACREL photopolymer film solder masks totally encapsulate fine-line circuits with a tough, uniform, high-resolution photopolymer film that provides excellent dielectric, mechanical, and electrical protection.

Because VACREL is uniformly thick, it consistently covers without skips, pinholes, or voids in a single pass-unlike screened or photoimageable liquid systems.

Tighter designs, better use of real estate.
Tighter designs are possible due to accurate image registration and reproduction with masks of VACREL, even on large panels having two or more
 damage in assembly, greater reliability in use, and reduced potential for field failures. Screen-printed solder mask (right) may leave voids, pinholes, and incomplete encapsulation.
circuit lines between pads and as little as $0.13-\mathrm{mm}$ ( 5 -mil) spacing between conductors. VACREL helps lower per-function cost by allowing more functions


## Photograph is 13.47 times original size. <br> functions into less real estate at less cost.

per board, with high first-pass assembly yields, less solder bridging, fewer retests and rejects, and less potential for field failures. Lower incoming inspection costs are possible, thanks to the accuracy of VACREL.
Accurate component location aids SMT design.
For surface mounting, VACREL goes beyond tighter designs and maximized real-estate utilization. It tents via holes to prevent solder wicking, bridging, and shorting. Components may be placed directly over tented via holes, with virtually no chance of contamination from the other side.

Because VACREL is photoimaged, a precisely shaped "well" for solder paste can be created, even
with closely spaced pads, to ensure proper placement and alignment of components. VACREL is compatible with wave, vapor-phase, and infrared soldering systems.

Send for VACREL design and productivity package.
Send today for more information on designing printed wiring boards with VACREL. Write to Du Pont Company, Room G51085, Wilmington, DE 19801. Or call 800-527-2601, Extension 311 VACREL photopobmer film solder mask is made only by Du Pont.


# The future: interconnection components designed, manufactured, fabricated and tested under one roof. Here now, at Hughes. 

One-roof capability means you can expect higher reliability, lower cost and faster response for your aerospace/mil applications.

We provide system support in the integration of connectors and boards, cables or other subassemblies, including black boxes. And we're doing it now, not waiting for the future.

Our engineers simplify tough problems. But just because we're problem-solvers doesn't mean we ignore ordinary connectors or flex circuitry.

We manufacture everything from PCs to fiber optics to umbilicals. Rectangular, circular, off-the-shelf or specials.

Flexible or rigid flex circuitry? We practically invented it. We'll manufacture to your specs or design it to your requirements. We'll even assemble Brand X connectors and our flex.

So whether your interconnection requirements are simple or sophisticated, give us a call. We can make the future work for you today.

For more information, call Mike Howett, 714-660-5702. In England call Hugh McInally, 093247262.

# surface-mount technology 

With the parts list completely converted to SMT components, we were ready to tackle the design of our SMT project board using a high-end, pc-board CAD system. What we learned about the features required to perform CAD-based SMT design applies to all CAD systems from low-end, PC-based tools to the most expensive workstations.

Lead pitches on SMT components have reached 50 mils today and will drop to 40 or 25 mils tomorrow, so you can't readily use tape, rubylith, and an X-acto knife to design complex, manufacturable SMT pe boards. The fineline geometries used on SMT boards make the use of a CAD
system almost mandatory. Many CAD vendors claim that their products support SMT design, but you should be aware that these design tools have varying levels of capability. Our encounter with SMT pe-board design demonstrates the features you should look for in a pe-

Steven H Leibson, Regional Editor
Illustration by Michael Young

board CAD package.
Our SMT memory board, although moderately complex, does not push the limits of pc-board fabrication or SMT assembly processes. Nevertheless, it allowed us to experience and solve many problems associated with the technology. We spent extra time and effort relaxing clearances between traces and pads on the board to make our design as manufacturable as possible.

## Picking out the patterns

Before sitting down at our CAD workstation, we needed to select the pad patterns. SMT Plus had given us an excellent set of patterns from the class we attended


After weeks of development, our pc-board plot tape was ready to ship to the fabricator. Our experiences in generating this image helped us understand what features a CAD system should have to facilitate SMT board design.
(Ref 1), and we used the SOIC pad patterns provided by that company. We also used recommendations from a few other sources.
AVX provided us with an application note (Ref 2) that contained pad patterns for passive chip components. We discussed these recommendations with John Maxwell at AVX and inspected test boards that AVX had built to test pad configurations for passive SMDs. Because of the exhaustive testing AVX performed on these
passive-component pad patterns, we decided to use AVX's recommendations for our 1206 chip capacitors and resistors.

We also received pad-pattern recommendations from Dr Charles Hutchins at Texas Instruments, who agreed to help us assemble our boards. Dr Hutchins manages TI's SMT laboratory and supervises the company's SIP-memory-module assembly line. His pad recommendations are based on experiences with these two operations. TI's SIP manufacturing line uses large quantities of PLCC memory devices to build memory modules, so based on that experience, we decided to use Dr Hutchins's PLCC pad patterns, which are published in Ref 3.

A few of our components were odd enough that none of our sources offered pad recommendations for them. These devices included Molex's surface-mountable SIMM (single-in-line memory module) socket, Augat's Alcoswitch SMD switches, Dallas Semiconductor's DS1000 silicon delay line (in the SMD conversion of an 8 -pin DIP), and Burndy's pin header. Fortunately, these products' manufacturers supplied pad patterns for their devices in the component data sheets. Having no alternatives, we adopted the manufacturers' recommendations.

## Specs for ghost components

Two critical geometries did not come from component specifications but from our pe-board fabricator. We determined trace/space widths and via sizes for our board through talks with the Tektronix Printed Circuit Board Manufacturing Division. We selected Tektronix as our pe-board vendor based on a recommendation made by Cadnetix. In addition, Tektronix had already developed expertise in working with the plot and drill tapes generated by Cadnetix systems.

Tektronix provided our initial design rules at a meeting held on

November 12, 1985. Tektronix representatives said their process could produce 2-mil lines but that a 6 -mil-trace/6-mil-space rule was more routine and that boards using an 8 -mil-trace/8-mil-space rule are easily fabricated. We decided to use 8 -mil spacing if possible to enhance our board's manufacturability.
We also discussed minimum via sizes at that meeting. Vias often seem insignificant on throughhole designs because holes for the component pins provide many of the vias and because through-hole components are much larger than vias. However, complex, multilayer SMT boards need lots of vias to interconnect layers because there aren't any component pins to do the job. We settled on a design using a 40-mil pad diameter and a 28 -mil hole. Although we didn't realize it at the time, the $40-\mathrm{mil}$ via would become the limiting factor for our design, preventing us from designing a 4 -layer board and forcing us to use six layers.

## The hierarchy of CAD-based design

When you design a pe board using CAD tools, you start small and work your way up a hierarchy. You can't draw a schematic until you have built the files containing the descriptions of the components you'll use. On the Cadnetix system, component files contain electrical information about the device and designate an associated shape file. Each shape file includes a list of individual pads used to build that shape. A pad represents the lowest, atomic level of a component. The Cadnetix system stores component, shape, and pad files in separate libraries.
Although Cadnetix supplies libraries of pads, shapes, and components, we built our own files for two reasons. First, none of the Cadnetix pads or shapes matched the recommendations we planned to use. That doesn't mean the Cadnetix designs won't work. It simply means we preferred to use other patterns for reasons listed

Because hand-drawn schematics allow an engineer freedom to draw any kind of symbol for a component, EDN editor Steve Leibson took extra care transferring the Rampage! schematic into the less-flexible CAD environment.

above. In addition, some of the components on our board didn't exist in the Cadnetix libraries, so even if the Cadnetix pad patterns had matched the recommendations we planned to use, we would still have built at least a few components.

As our first step, we built our pad library containing all of the pad designs we would need on our board. We initially created rectangular pads for the PLCCs because that's what all the recommendations specified. Rectangular SMT pads are extremely easy to draw on the Cadnetix system, requiring less than a minute to make. However, when we progressed to building shapes from these pads, we ran into problems when we tried generating PLCC patterns.

Manual editing of the automatically routed traces enforced the special design rules that SMT Plus provided to us. As an example, we moved all of the traces connecting to the resistors so that every trace entered the pad at the same point. The Cadnetix autorouter does not use diagonal lines, so we added them where we wanted additional clearance between traces.


At each corner of the PLCC, a vertical column of pads meets a horizontal row of similarly shaped pads (Fig 1). If the pads are rectangular, the closest corners of the pads at the end of the rows and columns come very near to each other, closing off possible routing channels. In the interest of maximizing the routability and manufacturability of the board, we decided to round the ends of the individual PLCC pads. That's when we ran into a problem.

The PLCC pads we originally built measured $70 \times 25$ mils, so we needed 25 -mil diameter half-circles at each end of the pad. Although the Cadnetix pad editor allows you to use ares and circles


Fig 1-The four-sided PLCC pad pattern forced us to reconsider our pad design. At the intersections of the horizontal rows and vertical columns of pads, the corners of rectangular pads come too close to each other to allow us to route a trace between the corner pads.
to construct pads, it only accepts arc radii in integer mils. A $25-\mathrm{mil}$ diameter pad has a 12.5 mil radius, so we couldn't build exactly the pad we wanted. We finally settled for a $70 \times 26 \mathrm{mil}$ pad (Fig 2). The 26 -mil pads on 50 -mil leadpitch spacings left 24 mils between pads: exactly enough room for one 8-mil trace to run between the pads with eight mils of clearance on either side of the trace.

Another problem we encountered when building component shapes was the inability of the

Cadnetix system to treat the pc board's solder mask as a separate layer. The system assumes that the solder mask starts at the edge of the pads and covers the rest of the board. For through-hole boards, that assumption doesn't usually pose a problem. But for our SMT project board, we wanted the areas beneath our 1206 capacitors and resistors clear of solder mask.
SMT Plus recommends this approach because the solder mask can sometimes bubble, blister, or fold during pe-board fabrication. If a solder-mask imperfection occurs beneath a passive component, it can force the device off the board and create an open circuit. Passive components are especially susceptible to this manufacturing defect because passive-SMD bodies sit flush against the pe board. Active devices like transistors and ICs avoid this problem because they tend to stand up off the board on their leads. In addition, if any of the solder mask encroaches on an SMT pad, the pad becomes unsolderable, so we wanted to put around each pad a $10-\mathrm{mil}$ moat that would be clear of solder mask.

After several attempts at workaround solutions to controlling the solder mask, we abandoned the effort and accepted the solder mask created by the Cadnetix system; we relied on Tektronix to give us a well-controlled solder mask, which the company did. We could have manually edited the solder-mask layer generated by the Cadnetix system after the board was finished. However, this post-processing step would be invalidated every time we went back and moved a component on the board layout. We deemed this procedure more trouble than it was worth, because we had selected a pc-board vendor and knew what the vendor could accomplish.
A similar problem occurred when we tried to find a way to prevent the Cadnetix router from
placing vias beneath passive components. For pe boards that will pass over a solder wave to solder through-hole components to the board, you'll sometimes see manufacturing defects occur when solder splashes up through a via and becomes trapped beneath a passive component. If you're lucky, the solder creates a permanent short circuit that's easy to find, but if your luck isn't too good, you'll have an intermittent short.
Passive SMDs are especially susceptible to this sort of manufacturing defect, again because the components sit flat on the board. Cleaning systems don't always remove solder and other debris from beneath these SMDs. The best solution to this problem is to exclude vias from beneath all passive SMDs.

On the Cadnetix system, our solution to this problem involved dropping small bits of trace on an unused layer underneath each passive component. The automatic router treats these bits of trace as barriers and will not place a via through one. Because we didn't plan to fabricate the layer containing these bits of trace, this technique created only one side effect: If we moved one of the passive SMDs, we had to remember to move the associated viablocking bit of trace. Because we usually left that otherwise-unused layer undisplayed, we often forgot to move the associated bit of trace when we moved a passive SMD. This solution also points out the need for many additional layers when designing SMT boards. SMT Plus claims you need 15 CAD layers to design a 6 -layer SMT board to allow for silkscreens, solder screens, land masters, pad masters, front- and back-side component locators, and computer-aided-manufacturing data.
With all the preparation required to create the component, shape, and pad libraries, schematic entry became the smallest part of this project phase. The

Cadnetix schematic editor includes one feature that certainly eased our schematic entry: buses. Our design has six buses ranging in size from five to 20 bits. We saved quite a lot of time because it's much easier to route a single 20 -bit bus around a schematic than 20 individual wires. This feature was especially useful in drawing the memory array (Fig 3); we wired the address and data buses to the SIP memory modules in only a few minutes. The bus representation also makes the schematic more understandable by reducing clutter.

After entering the schematic, we were ready to place the components on the board. A good


Fig 2-We solved the PLCC-pad problem (illustrated in Fig 1) by rounding the ends of the pad, but that forced us to change the pad's width from 25 to 26 mils. The Cadnetix pad editor only allowed even diameters for circles and arcs.
component placement makes a board easy to route, and a bad placement can make a board unroutable. AST's Rampage! posed a tough routing problem. Our design's six buses link components all over the board, causing trace congestion in several places. We tried several placements, and one of Cadnetix's benchmark experts, Vinnie Magnifico, tried his hand as well. We tested our trial placements by submitting each one to the route engine and stopping the routing after 10 passes. Then we selected the layout with the highest percentage of completed connections.

When we were ready to route the traces, we encountered a problem the Cadnetix automatic router has with SMT boards.


Cadnetix has a special negativelayer automatic router, which connects a selected negative layer to every pin that pierces the layer and that's supposed to connect to the selected node (that is, power or ground). That approach works great for through-hole components, but SMDs don't have any pins. To connect an inner layer to an SMD on the Cadnetix system, you must manually generate a via and route a short trace between that via and the SMD's pad on the board's outer layer. The Cadnetix automatic routers couldn't perform this task. For this reason, Cadnetix recommends that you create SMD shapes with stringers leading from the pads to vias built into the shape. However this

Fig 3-This part of our schematic shows the $256 \mathrm{k} \times 9$-bit SIMM modules and the associated buses. Together, the memory address and data buses represent 17 signals, but on the schematic we drew only two lines. The shorthand notations for the SIMM and the buses allowed us to draw the memory-array portion of the schematic very quickly.

solution consumes additional real estate and limits your flexibility in dropping vias where needed.

Instead, we chose to make all power and ground connections to the SMDs manually. We dubbed this procedure "stapling," because it affixes the components to the power and ground layers and makes them hard to move. If we wanted to move a stapled component, we had to delete the short power and ground traces plus the associated vias, move the compo-
nent, and then restaple the device. This limitation illustrates that systems supporting both through-hole and SMT design don't necessarily allow you to create SMT boards as easily as through-hole boards.

About this time, we became concerned because the surfacemountable SIMM sockets had not arrived from Molex. We contacted the company and discovered that the other customer requesting this part was no longer interested in the SMD version. As a result, Molex had not created the tooling for this product but offered to build us enough surface-mountable sockets for our project. Instead, we switched to the company's through-hole SIMM sockets because we preferred to use a standard product.

We submitted our final layout to the route engine and let the system work on the board overnight. Initially, we instructed the route engine to complete the board using only two signal layers. The additional layers for power and ground would produce a 4-layer pe board. When we returned the next morning, the route engine had hit an impasse. It had routed traces for two hours but added no more after that time. We retrieved our file from the route engine and discovered the reason for this problem: Those 40-mil vias choked off all of the routing channels.

As an experiment, we tried routing the board with four signal layers, which would result in a 6 -layer pe board. The route engine completed the entire board in less than 30 minutes. The 6layer board didn't require nearly as many vias as the 4 -layer version. Our time was running out because we were scheduled to take our plot tape to Tektronix shortly. Reluctantly, we elected to use the 6-layer board and proceeded to implement some of our SMT design rules in a manual cleanup pass.

Most automatic routers don't allow you to implement all of the

SMT design rules in the route algorithm. For example, SMT Plus recommends that each pad have only one point of entry and that the points of entry to pads for 2 -lead components be balanced. Multiple traces attached to an SMD pad can drain solder from the pads during the reflow operation and in extreme cases can remove all the solder, resulting in an open joint. You plug this leak by allowing only one small trace to enter each pad. Solder draining down unbalanced traces creates a turbulence in the molten solder during the reflow operation that can drag or spin a component off its pads. We couldn't feed these rules to the route engine, so we enforced them manually after the board had been routed. Perhaps the artificial-intelligence crowd will take a crack at this problem.
We also used the manual editing pass to optimize some component placements for ease of assembly. That's when a catastrophe occurred. We were moving bypass capacitors, which turned out to be difficult because bypass capacitors were connected to all of the other components on
the board via the power and ground networks. Somewhere in tracing through these extended networks, the route editor bombed and the workstation locked up, forcing us to turn off the machine while several data files were still open.

Later, we found out that the crash occurred because someone had loaded updated software into our workstation a few days earlier. We had done our layout with a down-level version of the route editor, and the new software couldn't reliably tear up and rebuild the networks in a file created by the old route editor. The bug would only surface during use of the pin-swapping feature of the editor, but we had used that feature.

The worst effect of this crash became apparent when we tried to recover. The accident irretrievably corrupted our routed-board file, and we were forced to start over again. In the heat of doing things at the last minute, we failed to make adequate backup copies of each step and had manually edited our original copy of the routed board. Because the crash

## What CAD systems really need for SMT design

Characteristics you should look for in CAD systems for SMT designs include 1 -layer pads, the ability to place components in the same location but on opposite sides of the board, placement and routing grids with 25 -mil resolution or smaller, a wide variety of trace widths, and the ability to create irregular pads (not just rectangles and circles).

Without 1 -layer pads, you can't route traces under the pads on other pc-board layers, which gives you more routing channels and makes your board easier to design. You must also have 1-layer pads, plus the ability to place components in the same spot but on opposite sides of the board, if you want to design SMT boards with components on both sides. Note that when you place a component on the opposite side of the board, the CAD system must provide some method of reversing the component shape, even if that method is simply to use a mirror-image shape you have previously created.

Although SMDs typically have 50 -mil lead pitches, you need at least a 25 -mil routing grid to
route traces between those leads. We frequently used a 5 -mil grid on the Cadnetix system and could have used a 1-mil grid if it had become necessary. Another routing-grid characteristic you might need is the ability to change grids in the middle of your work. Some areas of your board can become congested with traces, and a high-resolution routing grid allows you to run more traces through the same routing channel.

You need good control over trace widths for SMT designs. Our board uses mostly 8 -mil traces, but some traces that carry power are 20 mils wide. We experimentally determined that dimension by changing the trace width until we achieved a good compromise between current-carrying capability and clearances. Finally, although most of our pads are rectangular or circular, some of the pads (like those for our PLCCs) have irregular shapes. You use irregularly shaped pads to optimize some SMD shapes for good manufacturability with a minimum of real-estate use.

occurred only two days before our trip, we went to Tektronix without a tape. The moral of this story is don't upgrade your software until the current project is done, and back up your files often, on any computer system.

## A reprieve for the lucky

Our second meeting with Tektronix occurred on June 26, 1986. The lack of a plot tape became an asset because it allowed us to reassess the design rules we were using. We discussed the proper clearances between the traces and the edge of the board, the number of etch targets to use for the multilayer fabrication process, the pc-board thickness tolerances, and even the proper dimensions for silk-screen lines. However, the most important topic we discussed was the via size. We explained that the $40-\mathrm{mil}$ via became the decisive factor that forced us into designing a 6 -layer board. Tektronix gave us the go-ahead to use 36 -mil vias with 23 -mil holes.

We also discussed nomenclature targets that would help the pc-board manufacturer align the silk-screen with the pads on the pc board. Such alignment is critical because silk-screen ink on an SMT pad makes the pad unsolderable. You don't need the nomen-
clature targets after the silkscreen is applied to the raw pc board, so we hid them underneath some components on our board.

Of course no one told us, until it was too late, to also include sol-der-screen targets. These targets aid the alignment of the solder screen with the pe board in preparation for screening the solder paste. Solder-screening machines provide three degrees of freedom for solder-screen adjustment: X, Y , and $\boldsymbol{\theta}$. Without these targets, we found aligning the solder screen to our pe board to be a bit tricky.

## One more time, please

We returned to Cadnetix for another try at routing the board. Because we were using a smaller via, we again attempted to create a 4-layer pe board. Our schematic remained intact after the crash, so we proceeded with component placement using a plotted copy of our original layout as an aid. We threw this placement into the route engine and left it overnight. In the morning, the board wasn't finished but the route engine was still making headway. As a hedge against another catastrophe, we temporarily stopped the 4-layer route, ran off a quick 6-layer board, and put it safely away. Then we restarted the partially

## Designing pc boards on the high end

We used an $\$ 84,900$ Cadnetix CDX 50000 CAD workstation to design the EDN SMT Project board. This system employs a $68020 \mu \mathrm{P}$ as its computation engine. A bit-slice graphics accelerator allows the system to pan complex schematic and pcboard images in real time. The software bundled into the CDX 50000 includes pad, shape, component, schematic, and pc-board (route) editors.

Our system communicated over an Ethernet LAN with several other CAD and CAE workstations, a $\$ 39,900$ CDX7100S file server, and a $\$ 77,000$ CDX75000S route engine. The Cadnetix route engine contains a bit-slice processor designed to automatically route traces on pe boards. Although the CDX 50000 includes an automatic router that runs on the internal 68020 , the route server
accelerates pc-board routing by a factor of about 20 .
In our opinion, the tools available on the Cadnetix workstation were up to the task of creating our project board. We created the necessary pads, shapes, and components; we were able to place these components on our board in a suitable layout; and we routed the board using a combination of the automatic and manual routers at hand.

Cadnetix recently released a major upgrade to its software. The company changed its workstations' operating system to Unix and converted all of its pc-board-design editors to that operating system. Also available with the upgrade are the VI editor, common to many Unix systems, and a technical publications package for documenting your designs.


## Contract with ICI Array Technology for Subsystem Design, Prototype and High Volume Manufacturing in the U.S.A.

Contract with ICI Array Technology and get the benefits of over 200 man-years of design and production expertise. Because we've been designing and manufacturing custom subsystems using our own proprietary ASIC products and advanced SMT technology, your contract with us for any or all aspects of subsystem design and manufacturing comes complete with priceless experience.
Production price compares favorably with offshore suppliers because we have the latest in robotic equipment on our automated production lines. And, since all work is done in the U.S., there are no logistic or communication delays in getting your product to market.

## Array's design facilities and expertise include:

- 7 Apollo workstations ( 6 running Mentor software)
- 3 Cadnetix PCB workstations
- Full complement of CAE and CAD software
- Full turnkey design from system logic
- PCB design for SMT and mixed technologies
- ASIC design including $2 \mu$ CMOS gate arrays
- Full test program generation expertise
plus over 100 man-years of design experience.


## Array's automated SMT manufacturing includes:

- The latest in CAM and support services
- Sanyo in-line SMT placement systems
- In-line Fuji package mounters
- GenRad 2272 in-circuit tester
- STS VLSI tester
- Full complement of reliability test equipment
- Full staff of quality and manufacturing engineers
- Vision capability for Pick and Place of high pin count packages (. 015 CTRS)
- Fuji FHP with a (2) camera system

ICI Array Technology is a wholly-owned subsidiary of ICI PLC, a 16 billion dollar British chemical company. As part of the ICI Electronics group, we also have access to other advanced interconnect technologies such as 3-D injection molded printed circuit boards and fine line substrate technology. We have the resources to meet any and all of your subsystem integration needs, present or future.

ICI Array: The leader in Advanced Subsystem Integration.

1297 Parkmoor Avenue, San Jose, CA 95126-3448 TEL: 408/297-3333 FAX: 408/297-3763


Fig 4-We caught this photoplotting error just in time. The lower plot shows a normal edge connector on the board's component side, but the pads on the upper plot are rotated $90^{\circ}$, thus creating a shorting bar instead of an edge connector on the circuit side of the board. The error occurred when human intervention was required to transfer information from the pc-board CAD development system to the CAD system at the pcboard vendor.
complete 4-layer design and left it in the route engine for a week.

A week's worth of routing in a high-speed route engine using our 8-mil-trace/8-mil-space design rules may suggest that the engine doesn't work very well. In fact, a rule enforced by the software in the route engine was impeding our progress. At that time, the route engine required that the

routing grid meet the following restriction:

## GRID SPACING $\geq$ TRACE WIDTH+SPACE WIDTH.

In our case, because both the trace and space widths were 8 mils, we could have used a $16-\mathrm{mil}$ routing grid. However SOICs and PLCCs with $50-\mathrm{mil}$ lead pitches don't drop onto a $16-\mathrm{mil}$ routing grid very well. We were forced to use a 25 -mil routing grid to match the lead pitches of these components and still leave a channel to run one trace between leads.

## Routing traces or laying track

At the end of the week, the route engine continued to chug away with 27 traces remaining to route. We decided to manually add those remaining traces. At the same time, we discovered that the software engineers at Cadnetix had developed an experimental automatic router that did not impose a routing-grid restriction, so we proposed a race. We
would manually add the missing 27 traces to our board while the experimental router attempted a $100 \%$ route using the same component placement. The first completed design would go to Tektronix. We felt something like a modern-day John Henry and beat the experimental router by one trace in a little less than a day. Since we used the Cadnetix system to design our pe board, the company has replaced its original automatic router with the experimental version, so we would have a much easier time routing our board today.

Before we sent the design to Tektronix for fabrication, we made two more manual editing passes. During the first, we applied the special SMT design rules we had learned to enhance the manufacturability of our pe board. We also used this pass to move traces around, evening out the spacing between them. We felt this step would further enhance the board's manufacturability, and besides, it looked better. Automatic routers don't seem to have much aesthetic sense for trace placement.

## Adding vias for testability

During the other manual-editing pass, we added vias to make the board $100 \%$ testable on an in-circuit tester. Hewlett-Packard's Manufacturing Test Division volunteered to build the test fixture, to write the test program, and to test our assembled boards on its ATE equipment. We made sure that each circuit node contained one via that a test probe could reach. That technique ensured that our board would be completely testable from the back. Single-sided test fixtures cost less, exhibit higher reliability, and maintain signal integrity between the board and tester better than other fixture types (Ref 4).

With the design completed, our next step was to generate the plot tape for Tektronix. Although the Cadnetix system automatically

## BMOHE <br> SMD



Surface mount technology has assumed a strategic role in electronics.

To survive in the marketplace, more and more products need the cost savings, space efficiency and high performance of the surface mounted designs you're creating today.

When your circuits call for surface mounted trimming potentiometers and resistor networks, the answer is Bourns. Survival gear.

## Customerized Technology: The Bourns Advantage

Bourns-more than any other resistive component manufacturerhas taken surface mount technology and optimized it to your manufac-

NEW SMD catalog with easy-to-use selection guide available now. Call (714) 781-5050 or the local office for your FREE COPY!
Hermithe
design our product we even take into consideration how you test the board.

## There's No Equivalent

Today you can select from more than 15 styles from Bourns Trimpot including the new 3304, the first 4 mm model that's both SMD compatible and automation friendly.

Bourns has also developed an extensive line of surface mount resistor networks. Included in the line are both molded PCC, SOIC, and now SOJ styles in standard JEDEC packages. All in all, nobody serves up SMD technology in so many ways.

Bourns always makes the extra effort. There's no equivalent.
turing processes. We call it
"customerized technology" and it means that you can be sure our components will work smoothly with your onsertion equipment; that it will stand up to the new-and hotter-SMD soldering techniques; and, that they will survive vigorous boardwashing. Customerized technology means that before we
generates plot tapes in the indus-try-standard Gerber-photoplotter format, you must first enter an aperture list by hand. The older Gerber photoplotters use an aperture wheel to plot images, and although many pc-board fabricators now use apertureless laser photoplotters, pc-board data is still exchanged in Gerber-format files. The fundamental problem is that the Gerber-format photoplot file doesn't contain any information about the apertures, only which aperture to use. The list describing the size and shape of each aperture used (circle, square, target, etc) is a separate document.

## Human intervention invites errors

Generating an aperture list can be a very error-prone task. On the Cadnetix system, we completed a form relating various pad names from our pad library to aperture wheel numbers. The system used this list to create our plot tape. Then we wrote down a

## For more information . . .

For more information on the products discussed in this article, circle the appropriate numbers on the Information Retrieval Service card or contact the following manufacturers directly.

| Augat Alcoswitch | Hewlett-Packard Co |
| :--- | :--- |
| 1551 Osgood St | Manufacturing Test Division |
| N Andover, MA 01845 | Box 301 |
| (617) 685-4371 | Loveland, CO 80539 |
| Circle No 650 | (303) 667-5000 |
|  | Circle No 655 |
| AVX Corp |  |
| Box 867 | Molex |
| Myrtle Beach, SC 29577 | 2222 Wellington Ct |
| (803) 448-9411 | Lisle, IL 60532 |
| Circle No 651 | (312) 969-4550 |
|  | Circle No 656 |
| Burndy Corp |  |
| Norwalk, CT 06856 | SMT Plus |
| (203) 838-4444 | 2216 Lundy Ave |
| Circle No 652 | San Jose, CA 95134 |
| Cadnetix Corp | (408) 943-0196 |
| 5757 Central Ave | Circle No 657 |
| Boulder, CO 80301 | Tektronix Inc |
| (303) 444-8075 | Forest Grove Ckt Bd Mfg Div |
| Circle No 653 | Box 3000 |
|  | Forest Grove, OR 97116 |
| Dallas Semiconductor Corp | (800) 222-2600 |
| 4350 Beltwood Parkway | Circle No 658 |
| Dallas, TX 75244 |  |
| (214) 450-0400 | Texas Instruments Inc |
| Circle No 654 | Box 1440 |
|  | Houston, TX 78721 |
|  | (800) 232-3200 |
|  | Circle No 659 |
|  |  |

list of the aperture wheel numbers we had used plus the shape, size, and orientation of each pad and later transcribed this sheet using an IBM PC and a wordprocessing program. We made two mistakes in this process that Tektronix caught before fabricating our board. We caught one more error when we received the photoplotted images for approval (Fig 4).

We found little hiccups like this problem with the aperture list somewhat disconcerting in view of all the automation brought to bear on this project. Every time we transferred information from one computer system to the next, we were reminded of the phrase "islands of automation" that General Motors uses to describe unconnected computer systems. In any event, we blessed the second photoplot, sat back, and waited for our pe boards to arrive. EDN

## References

1. Leibson, Steven H, "EDN's Hands-On SMT Project-Part 1: The promise of surface-mount technology," EDN, May 28, 1987, pg 164.
2. Kress, Liz and Rick Charbonneau, Solder Pad Design for Surface Mount of Chip Capacitors, Publication No 12-83-1, AVX Corp, Myrtle Beach, CA, 1985.
3. Hutchins, Dr Charles L, Surface Mounting TechnologyHow to Get Started, D Brown Associates Inc, Warrington, PA, 1986.
4. Testing Surface Mount Technology, Part No 5954-5992, Hewlett Packard Co, Palo Alto, CA, August 8, 1986.

## Article Interest Quotient (Circle One)

High 518 Medium 519 Low 520

## Ohmite makes the difference

 in SMD...
## ...with power resistor technology that's easy to apply.

Get high-performance surface mount technology and easy application with the new Ohmite ${ }^{\circledR}$ 1.5 - and 2.5 -watt power rated resistors.

Power ratings determined by temperatures at the solder joint, not the hot spot, ensure reliability for your designs.

Special, flexible J-bend terminations (patent pending) eliminate the need for leaded components and reduce the chance of solder joint breakage due to thermal expansion and vibration.

A variety of constructions and designs lets you match specific characteristics to your circuitry needs:

- For your general purpose applications, select film models.
- Where you need lower temperature coefficients, lower resistance values, or closer tolerances, specify wirewound models.
- For wave soldering and a greater area for placement adhesives, the pedestal mount design is ideal.

- Reflow soldering cleanup is easier with the recessed foot mount design, and the decrease in board contact helps lower your board temperatures.
With Ohmite ${ }^{\circledR}$ power resistors, you can replace an entire series of lower wattage chip resistors saving money in board real estate, simplified designs and easier manufacturing.

Plus, you know you can depend on their performance because Ohmite surface mount power resistors are carefully monitored for solderability, flammability and maximum load life.

And for pick-and-place applications, Ohmite surface mount power resistors' rectangular shape and flat top allow for better vacuum pickup. No need for special pipettes required by MELF

designs - nor for modified machinery. Ohmite's 16 mm and 32 mm tape reels offer easy placement with major pick-andplace equipment.

## Ohmite ${ }^{\text {- }}$ - has the answers in surface mount technology.

To get the latest in surface mount resistor technology
and proven performance, contact:
Ohmite Manufacturing Co.
A North American PHILIPS Company

## No matter what your element, our display ADCs are in it.






TELEDYNE SEMICONDUCTOR


## Transform the natural world into naturally perfect readouts with ADCs from Teledyne Semiconductor.

No one has more low power linear CMOS ADCs for your display applications than Teledyne Semiconductor. Or more features. Or more package options, including PLCC and quad flat packages.

There's the autoranging TSC815, the product that's made Teledyne Semiconductor the world leader in multimeter display ADCs. The TSC7106/7136 family, the industry standard in low power display converters. The TSC826 and TSC827, the first ADCs with bar graph output and setpoint control. The TSC500, our integrating converter analog processor that lets microprocessor-based display ADCs offer more features than application-specific ADCs. Plus lots more-including the right ADC for your application.

They're all backed by Teledyne's impeccable reputation for quality, service and support, earned over more than a quarter century in the semiconductor business.

Get the full story. Call today for your free Display ADC Handbook full of specs and application information.

## 415/968-9241

Teledyne Semiconductor 1300 Terra Bella Avenue PO Box 7267

Display A/D Converters

| TSC 500 | Resolution to 16 bits, microprocessor <br> programmable. New! |
| :--- | :--- |
| TSC 815 | Autoranging, AC/DC voltage \& resistance. |
| TSC 7106 | LCD drive, 3 1/2 digit. |
| TSC 7107 | LED drive, 3 1/2 digit. |
| TSC 7116 | LCD drive, 3 1/2 digit with display hold. |
| TSC 7117 | LED drive, 3 1/2 digit with display hold. |
| TSC 7126 | Low power LCD drive, 3 1/2 digit. |
| TSC 7129 | 41/2 digit with triplex LCD drive. New! |
| TSC 7135 | 4 1/2 digit with multiplexed BCD output. |
| TSC 7136 | Fast overload recovery, 3 1/2 digit. New! |

Bar Graph Output A/D Converters
TSC 82640 LCD segment output LCD. ADC also.

TSC 827101 LCD segment output ADC with high \& low setpoints, serial data output. New!


# ASIC testing mandates new role for circuit designers 

> No longer will you be able to check out new devices with standard benchtop toolsscopes, logic analyzers, and pulse generators. Today's ASIC devices are simply too complex to let you attack the test problem with rack-and-stack test instruments patched together from traditional GPIB lab instruments.

## Alan Whiteside and Clayton Mohr, Tektronix Inc

New CAE tools are helping design engineers create highly complex devices that reduce entire systems or subsystems to a single application-specific integrated circuit (ASIC). These same tools are also changing the testing phases of these sophisticated designs, and thus the need for more specialized test equipment, which provides features optimized for ASICs, is becoming self-evident.

Moreover, ASICs are also redefining the designer's traditional relationship to test engineering. In many cases, due to the ASICs' complexity, only the device designer can resolve discrepancies that crop up during development of a production test program. As time proceeds, the circuit designer's involvement with production testing will certainly increase. With this fact in mind, it will help to summarize a typical ASIC test cycle.

Fig 1 shows an ASIC development process and the various testing stages. Because testing requirements vary from stage to stage, no one system is optimal for all phases. Ideally, functional and timing verification requires only a benchtop system, which should be
inexpensive enough to justify use by only a few engineers, yet still be flexible and accurate enough to verify correct functionality and timing margins at full operating speed. When a designer tests compatibility to make sure the design works correctly in the greater context of the surrounding system, a more general systemintegration tool to monitor performance in the target circuit is desirable. (For a couple of specific examples of


Fig 1-The numerous test stages in a typical ASIC development process range from initial simulation on the CAE workstation to production testing and incoming inspection. Test requirements vary at each stage, so you have to evaluate different ASIC test equipment and feature sets.

From a testing standpoint, ASICs challenge the capabilities of traditional test equipment and techniques.
such instrumentation, see box, "Systems ease ASIC testing problems.")

After you're confident that the logic design and masks are correct, a pilot production run is the next step. This representative-device sampling (50 to 100 units) determines statistical variations from device to device and stresses the devices to their limits to ascertain safe operating margins that will guarantee high yields. At this stage, an automated test program that performs the repetitive measurements and organizes the resulting data is the best investment. Unfortunately, it's difficult to justify a separate test system just for characterization, so oftentimes either the circuit designer or the manufacturing-test engineer will wind up using the prototype-verification system or the produc-tion-test system, depending on the circumstances.

Prior to full production, it is often unclear whether the designer or a test engineer is responsible for full-production test program development. In many cases, these two can represent different companies-an ASIC foundry and the customer, for example.

Production testing mandates the use of a high-accuracy, high-volume tester and a program that tests to
data-sheet specifications. Production test-system limitations and misinterpretations of the test requirements can still get the circuit designer involved-even at this stage. In the case of the ASIC user being different from the ASIC manufacturer, an incoming-inspection program is necessary to ensure reliable device quality.

## The first step means first silicon

Given this quick overview of the designer's role in overall circuit development and how different stages warrant different testing tools, a detailed discussion of the actual step-by-step process will enhance your understanding. When the first prototypes arrive from the foundry, you must first verify full functional performance at reduced clock speeds. A successful functional test verifies that there are no mask or process defects in the prototypes, and confirms any preliminary tests the foundry may have performed to screen out devices with gross failures.

For realistic functional testing, the ASIC-verification system must have enough test channels to fully exercise the device under test (DUT). As is true of virtually any piece of test equipment, manufacturers have different

## Systems ease ASIC testing problems

The DAS-92DV Personal ASIC Verification System and the LT1000 VLSI Logic Test System are instrumentation systems that can help you alleviate your ASIC testing headaches. The DAS-92DV is a benchtop system for ASIC prototype verification, whereas the LT-1000 is a highvolume characterization and production system. Both will interface with CAE design systems from Tektronix, Mentor, and Daisy.

The DAS-92DV provides support for 192-pin devices and operates at 50 MHz . A VLSI test fixture provides signals to high-pin-count devices and eases device insertion and removal. Lo-cal-pattern memory, pattern editing, and compare functions
speed ASIC debugging. The unit also provides state-table and timing diagram displays.

## Modularity is advantageous

In addition, you can use the basic DAS components during system integration to verify ASIC performance in the target circuit. And you can initiate feedback of functional data from a device simulator in the target circuit to the DAS-92DV's proto-type-device verification stage.

The LT-1000 is a 256 -pin, $50-\mathrm{MHz}$ automated test system with a modified tester-per-pin architecture. It features an interactive program that runs on the LT-PDS, a stand-alone Tektronix artificial intelligence workstation, which you can con-
nect to the tester via Ethernet. By eliminating procedural programming, the LT-PDS lets designers or test engineers develop a complete test program (including parametric tests) in a matter of hours. You can develop tests in a stand-alone mode on the PDS and then connect the PDS to the LT-1000 to perform final device debugging.

## Shmoo plots provide help

Extensive interactive debugging facilities-including fast test-pattern editing, DUT timing diagrams, and shmoo plots-let you quickly ascertain the cause of test failures. Built-in reporting facilities provide rapid statistics on prototype yields and failure mechanisms.
ways of specifying capabilities, so you must make sure you understand the test equipment's operating modes when making your assessment.
Today, most ASIC designers are asking for systems that can test at the very least 128 -pin devices. However, an ASIC tester's data-channel specification does not necessarily translate into the maximum number of DUT pins. For example, some test systems specify data channels that are either inputs or outputs, but not both, and thus a bidirectional DUT pin would use two data channels. Other manufacturers specify stimulus (output only) and acquisition (input only) lines. Larger systems provide I/O channels, meaning that each tester channel can act as both an input and an output. In some cases, real-time comparisons can use up some additional data channels, further reducing the maximum available DUT-pin count.

## Recycling the simulator pattern is attractive

At this stage, if you import test vectors from the CAE simulation environment, you can save most of the time invested in developing stimulus patterns for the simulation model. Unfortunately, simulators and testers have fundamental operational differences (Fig 2), and the conversion task isn't easy.
Simulators are event driven. Each signal edge has a stamp that can represent virtually any time reflecting the internal propagation delays of the simulated device. Testers, on the other hand, are state driven. All events are related to a system clock with finite resolution. To translate simulator stimulus-response vectors into test vectors, you must perform a data conversion and also go through a sampling process to fit the simulator data into the constraints of the tester hardware.
To control the sampling/conversion process, you typically specify some information about the capabilities of the test environment. In judging the effectiveness of design-to-test conversion software, you must evaluate several contributing factors: how easy it is to provide the tester-specific information, how many simulators the information will accommodate, and how fast and complete the conversion will be.

In most instances, hardware limitations will introduce some ambiguity into the test coverage during the transformation. Good translation software will flag these problem areas and provide convenient editing capabilities to enable you to modify either the source simulator data, the resulting test vectors, or both. This software will also indicate the fault coverage achieved before and after modification.


Fig 2-Importing test vectors from the CAE simulation environment can save a lot of time at the functional test stage. Unfortunate$l y$, simulators and testers have fundamental operational differences, so the conversion task isn't simple. Testers vary in their ability to mimic the simulator's output. Here, the shaded areas of the "Tester Output" signal represent time increments that are overlooked by simple functional testers lacking data-formatting and edge-placement capability.

Once you verify the functional operation of the ASIC device at reduced clock rates, your next task is to start functional testing at full rated speed to detect any race conditions or other timing-related problems. Given the capabilities of the ASICs under development today, ASIC testers should operate at speeds of 50 MHz or better. In addition, a tester must be extremely accurate to achieve meaningful timing-margin tests.

Again, you should take special care to ensure that the tester manufacturer's specifications really translate into useful capabilities. For example, the clock speed rating is a measure of the overall signal quality of the test system. For good high-speed performance, tester signals must have steep, clean edges and sharp corners with minimal overshoot, undershoot, and ringing. To truly evaluate real-world performance, you should consider signal-quality parameters like rise time, maximum aberrations, and I/O channel impedance, along with the rated clock speed.

Furthermore, you should measure these characteristics at the DUT socket because the DUT fixture introduces many of the signal aberrations (Fig 3). To provide acceptable signal quality, the fixture must have carefully controlled impedance with low load capaci-tance-especially for CMOS ASICs. Also, the signal paths must match precisely to minimize signal skew and


HIGH-QUALITY FIXTURING


CARELESS FIXTURING

Fig 3-Signal quality can limit overall test system performance. In addition to clock-cycle rates and measurement-strobe resolution, you must take into account rise time, fall time, overshoot, undershoot, and ringing.
differences in rise time and propagation delay between the channels.

You must input stimulus signal edges at the DUT pin with great accuracy, and signal acquisition must also be very accurate to provide useful information on timing margins. When you're trying to keep hundreds of test channels aligned, this task is particularly difficult.

Often, there is a temptation to use the terms edgeresolution and edge-accuracy interchangeably to describe the timing capability of a tester, but they are quite different. Edge-resolution determines the placement intervals for a stimulus edge or an acquisition strobe. Resolution alone, however, can't ensure that what the tester acquires is representative of the actual signal state. Resolution must be complemented by an appropriate degree of accuracy - the tolerance to which a signal can deviate from its programmed placement. Resolution defines the number of potential measurement points within a cycle; accuracy determines where your programmed edges will actually land, and thus affects the correctness and repeatability of your test.

Channel-to-channel skew is another parameter that affects timing accuracy (see box, "ASIC testers' accuracy depends on timing skew"). It is a measure of the worst-case timing error between any two channels programmed for coincident edges, and it applies to stimulus as well as acquisition strobes. Skew degrades resolution because it creates uncertainty in timing measurements.

For example, a 2-nsec skew (uncertainty) means that you cannot measure the proper response with respect to the stimulus within less than 2 nsec even though you can position the acquisition strobe at $200-\mathrm{psec}$ intervals (resolution). Similarly, slow rise time on a stimulus channel can make high resolution meaningless (in terms of actual DUT measurements) if the threshold-crossing uncertainty approaches or exceeds the resolution.

What really determines a test system's true measurement capability, however, is overall timing accuracy. Several factors limit timing accuracy, including differences in signal-path length and delay, threshold uncertainty due to finite rise time, differences in risingand falling-edge propagation delays, temperature-related threshold sensitivities, crosstalk between channels, a finite sampling window, and signal-amplitude dependencies. Although calibration techniques allow you to minimize some of these effects, many of them are a function of the test instrument's design and construction.

You have a choice of two basic ways of specifying the

If an ASIC user is relying on an external manufacturing source, he must develop an incoming inspection program to ensure device quality.
overall timing accuracy of an ASIC test system. One method defines the worst-case skew across all stimulus channels and the setup and hold times for the acquisition channels. As shown in Fig 4, the period of acquisition uncertainty before the strobe (in one channel or between channels) establishes the setup time; uncertainty after the strobe defines the hold time. The other method specifies timing accuracy by directly defining the allowable worst-case timing error for all combinations of input and output channels at the DUT socket. Even though you usually specify timing accuracy and skew separately, both of these affect the actual performance of a test system.

## Debugging the prototype

Debugging becomes necessary when your ASIC prototype fails to meet simulation predictions. Because you don't have the luxury of probing around at various points in the circuit, you must rely on the power of the


Fig 4-The overall accuracy of a tester's timing measurements depends on both its stimulus and acquisition performance. Slow driver rise times create an area of uncertainty that limits timing accuracy. System skew of both the stimulus and acquisition circuitry also places a fundamental limit on the integrity of the device measurements.

## ASIC testers' accuracy depends on timing skew

When you're evaluating an ASIC test system, the timing skew between the tester channels is crucial. Overall skew is a combination of the skew between the stimulus channels and the acquisition skew of all the channels.

Output (or driver) skew is relatively easy to measure: Simply feed an identical signal to all channels and use a scope to compare each channel's output to the system reference clock. Acquisition (or comparator) skew is more difficult to determine because you can evaluate it only by looking at data in the system's acquisition memory. The following simplistic measurement technique for independently determining acquisition skew will convince you of this difficulty.

To start, apply an identical signal from a single source (other than the driver outputs) to each input channel, and make
multiple acquisition passes while incrementing the strobe at mini-mum-resolution intervals on all channels. Then, examine the resulting data to determine where the state change was recorded in each channel for each strobe location. You must make multiple passes because the sampling rate of a test system ( 20 nsec for a $50-\mathrm{MHz}$ system) is usually greater than the channel-to-channel skew. A single pass would only show skew to the resolution of the system clock period.

It's possible to measure input skew with one acquisition pass if you use a source frequency that's offset slightly from the test-system sampling frequency, effectively creating a moving strobe. The procedure is basically the same as above, but applying a source signal with a $19.95-$ nsec period while the system samples at 20 -nsec intervals has
the equivalent effect of moving the strobe in $50-\mathrm{psec}$ intervals.

With each sample representing a 50 -psec time interval, it would take about 400 samples to record a state change of the $50-\mathrm{MHz}$ input signal. You can easily determine the skew between any two channels by counting the number of samples between a state change in the respective acquisition memories.

The resolution of the source signal period and the depth of the acquisition memory (it must be at least two state changes deep, or 800 samples in this case) are the only factors that limit the resolution you can achieve with this technique. The short-term stability of the system reference clock and the stimulus signal source determine measurement accuracy.

## Quality

 jou can relt is On

Reliable...Economical. Just a few qualities that make STIMPSON Eyelets the leading choice when securing your fastening needs.

At STIMPSON, we realize that each eyeleting application presents its own problems and requirements. That's why we maintain the largest stock in the world, producing over 3,000 different sizes and styles, each furnished in a variety of metals, finishes and colors.

You can also rely on our Assembly Service Experts to recommend the right combination of eyelets and machinery to meet your design specifications.

Send for your free copy of STIMPSON'S latest Eyelet Catalog, which illustrates over 2,300 standard and specialty eyelets and our full line of precision-built automatic eyeleting machines.


900 SYLVAN AVE. BAYPORT, NY 11705-1097
(516) 472-2000
test system to externally gather as much information as possible to determine the problems. In a typical scenario, you observe conflicting data, hypothesize a probable cause, and then create a small set of test vectors to plant a fault in order to prove the theory.

The ability to quickly and easily create and modify test vectors is critical. Two test-system features, in particular, can simplify this process. First, an efficient pattern editor allows you to quickly try many tests to prove your hypothesis. Second, the combination of local-level memory and a data-comparison capability eliminates the time-wasting delay of transmitting vectors to and from a host computer.

Once you've debugged the prototype and verified its predicted performance, you're ready to instigate a pilot production run. Using a statistical sample of devices allows you to predict yields and set production specifications, which you have to do before you can commit your ASICs to volume production. For the characterization and the production testing, specialized ATE is usually required. This type of equipment has extremely tight timing accuracy (under 1 nsec ) as well as parametric test capability and high throughput. The test system must accommodate high pin counts and have very low capacitive loading (preferably in the 30 pF or less range) even when you use it in conjunction with auto-mated-handling equipment.

EDN

## Authors' biographies

Alan Whiteside is promotions manager for the Semiconductor Test Systems Div of Tektronix Inc (Beaverton, OR). In this position, he handles marketing communications and market research. Alan has an AS degree from York College (PA) and has studied at UCLA. He likes to play the guitar in his spare
 time.

Clayton Mohr is a product marketing manager for the company's Logic Analyzer Div. During his employment with Tektronix, he has been involved with test-product development and log-ic-analyzer VLSI test products. He has a BSEE from Walla Walla College and
 an MSEE from Washington State University.

Article Interest Quotient (Circle One)
High 476 Medium 477 Low 478

> "CASE and DEC combine...to offer CAE solutions that work!"

CASE Technology's new Vanguard CAE Design System, in combination with Digital's VAX-based engineering workstations, provides one of the most complete computer-aided engineering solutions available. The system includes schematic capture for PCB and ASIC design, digital logic simulation, circuit simulation and PCB design capabilities.

The strength of the Vanguard CAE design solution is its flexibility. With DECNet and DECNet/DOS, using VAX minicomputers and workstations linked with standard personal computers, an entire engineering facility can be networked, creating a completely integrated design automation environment.

The Vanguard system can also be utilized as a front-end CAE design tool for users that need to integrate existing
tools or as a facility solution for those interested in a single source for their CAE needs.

With more than 3000 installed systems worldwide, CASE Technology has developed a solid reputation as a premier supplier of professional CAE design tools. If you haven't seen what CASE has to offer, then now is the time.

CASE Technology Inc., 2141 Landings Drive,
Mountain View, California 94043
Phone (415) 962-1440; Telex 506513 ;
Fax (415) 962-1466

# With oursoftware d the question of relia 

It's just a fact of life.
Somewhere in the depths of even the simplest embedded microprocessor system design is the risk of a timingdependent bug. Or two. And not even a million years of conventional testing can catch them all.

And that's the way it's always been.
Suppose, though, that there was a software development system that would free you from time-dependent errors by design.

Sound too good to be true?
It isn't. It's VRTX, our real time software development system.
VRTX provides a comprehensive set of universal functions for handling interrupts, I/O, file management, and more. Using these functions eliminates application-killer timing errors because you don't have the chance to design them in, in the first place.
You can use VRTX as the foundation of even the most complex applications,

## evelopment system, bility is a dead issue.

including those requiring multiprocessors.
And by building your application this way, you'll save time, money, and most of all, a lot of worry. Because VRTX has been proven in everything from traffic lights to underwater robots to F-14's.
You won't get trapped in a technological corner, either.
VRTX works with every member of every major microprocessor family, which we support with Ada ${ }^{\text {and }}$ C compilers. Plus
high level language libraries for other standard compilers, and a multiprocessor debugger.
So why not put out a feeler? Call us at (800) 228-1249, or (214) 661-9526 from Texas. Or write Ready Systems, 449
Sherman Ave., P.O. Box 61029, Palo Alto, CA 94306-9991.
And start your next software development project with a leg up.

> READY SYSTEMS Real Time for the Real World.


When choosing between the two leading microcontrollers, don't let emulator support slow you down. NWIS is the exclusive U.S. source of in-circuit emulators for both. And for all the popular microprocessors as well, including the 32 -bit 68020 and 80386 . As well as 68010 , $68000,80286,80186,8086$, plus many others.*

In fact, Microtek emulators have a long track record of being first to market with quality support for every major microprocessor. Which gives you shorter time-to-market and an assured expansion path for product upgrades.

Every Microtek emulator can be used as a stand-alone device, or as part of an integrated system. All use simple command structures and include a symbolic debugger for rapid insight into your software's real-time behavior. And each communicates with the IBM* PC/XT/AT, VAX, MicroVAX,' Apollo and Sun computers.

Microtek emulators are just one part of NWIS's complete line of embedded microprocessor soltware development tools.

Our Software Analysis Workstation (SAW) brings you hardware-based, real-time software analysis in a source code environment. Including performance analysis, time-aligned dual processor trace, code coverage analysis, and Context Trace,"' which lets you trace high-level events and related assembly-level code at the same time.

And for source code development, our Microtec* Research products provide you with C and Pascal cross-compilers, cross-assemblers and debuggers for the same wide range of popular processors.

Best of all, NWIS backs all these products with solid applications support, both at the local and factory level. So let us become your single source for emulators and other microprocessor Computer-Aided Software Engineering (CASE) tools.

1-800-547-4445.



NORTHWEST INSTRUMENT SYSTEMS, INC.

IBM is a registered trademark of International Business Machines. VAX and MICROVAX are registered trademarks of Digital Equipment Corporation. Microtec is a registered trademark of Microtec Research. Inc

# Application dictates your choice of a multiprocessor model 

The three major hardware models for modular multiprocessing systems provide different levels of both hardware and software complexity. Your choice of a bardware architecture for such a system will depend largely on the amount of effort you're willing to expend on modifying the operating system.

## J Kent Peacock, Counterpoint Computers

It's now possible to create modular multiprocessing systems to which you can add processing capacity as easily as you add peripherals. The total processor capacity possible in such systems can be greater than that of superminicomputers and can rival that of mainframes. Your challenge, however, is to ensure that the fixed-cost framework for the largest possible processor configuration does not inflate the cost of a singleprocessor system.

To create a modular multiprocessing system, you can choose from a number of different architectures, including the shared-global-memory model, the pro-cessor-network model, and the shared-local-memory model. Each has certain advantages and disadvantages; your choice will to some extent be determined by how much modification of the operating system you're prepared to do.

Additional processing power can do two things for a system: It can allow the system to complete a single


Fig 1-All processors share a single large memory and can read from or write to any location in the shared-global-memory architecture. This model requires that both the memory and the system bus have a very high bandwidth.
task faster, or it can let the system process more tasks in a given period of time. To achieve the first goal, you usually have to modify the algorithm, the language tools, or both, so that they can take advantage of the system's multiple processors. Reaching the second goal requires only that the operating system (OS) allow separate processors to handle independent tasks without interfering with one another. The OS must also distribute the task load among the processors in order to obtain a high degree of parallel operation. In both cases (but especially in the second), you'll have to ensure that the operating-system modifications that permit multiprocessing are transparent to the user.

## The shared-global-memory model

The most common architecture for modular multiprocessor systems is the shared-global-memory model, in which all of the processors have access to a single main memory. A shared-global-memory system consists of a

Additional processing power can do two things for a system: It can make one task run faster or it can let the system process more tasks in a given time.
set of processors and a single large memory, to which the processors have access via a high-speed bus (Fig 1). In this model, the time required to access any memory location in the system is the same for any processor.
Further, the bandwidth of the bus/memory combination must be able to accommodate the aggregate demand for memory accesses from all of the processors; otherwise, some or all of the processors will experience delays. The solution to this requirement is complex. Obviously, you'll have to design the bus to have a very high bandwidth. However, high bus bandwidth is not enough. Memory bandwidth also influences throughput, especially if each processor retains control of the bus throughout the whole time required to perform a memory cycle. Techniques such as wide memory words and interleaving can help to increase the effective speed of memory, but the necessary hardware is expensive.
Another approach is to provide each processor with a high-speed cache memory (Fig 2). Such a cache serves two purposes: It decreases the effective memory-ac-cess-cycle time experienced by the CPU, and it reduces the bus and memory bandwidth requirements of each processor. Unfortunately, cache memories are also expensive. Furthermore, if more than one processor will access the same global data, you'll have to ensure that when any processor updates global data that's located in a cache, some mechanism will immediately update all other caches containing that data. Hardware solutions to this "cache-coherency" problem tend to be both exotic and expensive.

In spite of these complications, the shared-globalmemory model has one big advantage: Balancing the load in the system is simple. When any processor finds that its current process is blocked (for example, when it must wait for input or output), that processor merely picks up from the queue the next process that's ready to run. Thus, the cost of running a process is equal for any processor in the system. For this reason, most of the currently available multiprocessor systems use the shared-global-memory model.

## Processor-network model

Another approach, the processor-network model, interconnects a large number of independent processors, each with its own memory, by means of some communication network. The distinguishing feature of this model is that no processor has direct access to another processor's memory. All exchange of information among processors must take place over whatever interprocessor-communication network exists in the


Fig 2-You can reduce bandwidth (and cost) in a multiprocessor system by providing each processor with a local high-speed cache. However, if more than one processor will access the same global data, you'll have to ensure that when any processor updates global data that's located in a cache, some mechanism will immediately update all other caches containing that data.
system (Fig 3). Thus, because it involves the exchange of messages through the communication network, global memory access takes much longer than local memory access does.

You'd select this model mainly when you want to configure large numbers of processors and have those processors run sophisticated distributed algorithms to solve very large problems. The Hypercube project originally developed at Caltech is an excellent example of a system of this type.

## Shared-local-memory model

The shared-local-memory model represents a middle ground between the single-memory and the pro-cessor-network approaches. Each processor in the shared-local-memory system owns its own memory, as in the processor-network model; however, every processor can directly access all of the memory in the system, as in the shared-global-memory model (Fig 4). Thus, although there is a difference between the time required for access to local memory and the time required for access to other processors' memories, this difference is relatively small. If you've implemented the OS carefully, a given processor in the system will confine most of its memory references to its local memory, thereby reducing the bus-bandwidth requirement. In effect, the local memory provides the same facility that a local cache in the shared-global-memory model provides.

The shared-local-memory model doesn't require a number of expensive hardware items that must be present in the shared-global-memory model: an ex-


Fig 3-In the processor-network model, each processor has its own local memory, and processors communicate with each other by sending messages over a communications network. The distribution of tasks becomes a complex software problem.
tremely high-speed bus; a high-performance memory subsystem; a high-speed cache on each processor; and circuitry to solve the cache-coherency problem. The shared-local-memory model also doesn't require as wide a bus bandwidth as the shared-global-memory model does, because in the shared-local-memory model, most memory references are satisfied locally. Similarly, the memory-access time in a shared-local-memory system can be longer because usually only one processor accesses a given memory. In a shared-global-memory system, all of the processors access the global memory. Because the shared-local-memory model doesn't create a great load on the main memory, it doesn't require a cache.

Another advantage of the shared-local-memory model is that the total amount of memory in the system is a function of the number of processors; a fully configured shared-local-memory system, such as an 8 -processor Counterpoint System 19, could have as many as 40M bytes of RAM (see box, "A shared-localmemory multiprocessor system.") To expand a shared-global-memory system to such a large size, you'd have to include the largest memory size even in the smallest configurations.

Despite its advantages, the shared-local-memory model does have a catch, or more companies would have used this model in building multiprocessor systems. The model has, in fact, two snags. The first disadvantage is the fact that a processor takes longer to access another processor's memory than to access its own local memory. Thus, a process will run faster and take up a smaller part of the bus bandwidth when running on the local processor that owns the memory where that process resides, than when being run from a distance


Fig 4-In the shared-local-memory model, bus- and memorybandwidth requirements are less stringent than those of the shared-global-memory model, and moving a task from one processor to another becomes easier.
by another, nonlocal, processor.
The second difficulty has to do with load balancing. In the shared-global-memory model, a process will run at the same speed and bus load on any processor, so that balancing is easy. In the shared-local-memory model, load balancing is more difficult.

Initially, you have to commit each process to one particular CPU, in whose local memory the memory image of the process will reside, and on which the process will run most of the time. When the load becomes unbalanced and you want to reassign a process to restore the balance, it's best not to try to run the process remotely from the new CPU, because that action would entail deceleration and bus-hogging. To balance the load when it becomes unbalanced, you move the process's memory image into the local memory of the newly assigned processor.

## Multiprocessor software models

For each of the hardware architectures described above, there are some natural Unix multiprocessor implementations. The shared-memory models allow the easiest implementations. (Porting Unix to a pro-cessor-network architecture won't be considered here, because it involves a different set of problems. That architecture is, in any case, inappropriate for some of the semantics of System V, such as memory shared between user processes.) For shared-memory systems, you can take two basic approaches to structuring a Unix implementation: the master-slave model and the multithreaded model.

In the master-slave model, which is embodied in a dual DEC VAX 11/780 system constructed at Purdue University, one of the processors is designated as the

In a shared-global-memory system, both the bus and the memory must be fast enough to bandle the aggregate of memory accesses from all of the processors in the system.
master, which means that it alone runs all of the system-call and interrupt processing. All the other processors in the system are called slaves. The slaves execute only user programs, and they send all systemcall servicing requests to the master. When it's not doing system chores, the master processor is also available to run user programs.
The advantage of this approach is that it takes only a small software effort to modify the Unix kernel to run in this way and to achieve reasonably good throughput
results. The disadvantage is that the master can become a bottleneck for system-call servicing. Thus, processes that do a large number of system calls can to some extent negate the throughput increase that the parallelism should achieve. This approach also provides no potential for overlapped processing of system calls, although the system-call semantics would otherwise make overlapping possible.

The multithreaded model allows any processor in the system to perform system-call processing. This model is

## A shared-local-memory multiprocessor system

The System 19 multiprocessor family from Counterpoint uses the shared-local-memory approach. This approach yields significant cost savings in the implementation of the system, but it complicates the software design only slightly and compromises the multiprocessor throughput very little.

The System 19 multiuser computer offers multiprocessor expandability and tightly coupled graphics support. The basic board in a System 19 configuration is the main processor board, which contains a Motorola 68020 processor, a memory-management unit, an optional Motorola 68881 floating-point unit, two RS-232C serial ports, a parallel port, and an onboard Ethernet interface. A SCSI disk-controller interface board, with four additional RS-232C ports, plugs into a daughter-board connector on the main processor to provide a basic configuration that supports six ASCII terminals. The main processor bus is brought out to a connector and serves as the System Composition Bus (SCB), one of the two buses available in the system. The SCB's throughput is as high as 12 M bytes $/ \mathrm{sec}$; it
provides the path for I/O operations and interprocessor communications in small configurations.
To add more ASCII terminals, you can connect terminal-processor boards to the SCB. Each of these boards contains a Motorola 68000 processor and 10 RS-232C ports. The 68000 offloads termi-nal-driver processing from the main processor.

Each application-processor board offers additional processing capability. These boards are similar to the main processor except that they have no I/O devices, and they interface to both the SCB and the second bus in the system, the Inter-Process Bus (IPB). The IPB is a highspeed, synchronous bus that increases the bandwidth available for interprocessor memory access among application processors. The IPB provides a throughput rate as high as 33M bytes/sec. In the largest configurations, the IPB would absorb all of the interprocessor traffic, leaving the SCB to operate as an I/O bus, so that the main processor takes on the characteristics of an I/O processor.
To provide tightly coupled graphics capability, you can add
one or more display-processor boards to the system. A displayprocessor board contains a 256 k byte frame-buffer memory and a 68020 processor that acts as a graphics accelerator. The display processor generates video signals for a $1280 \times 1024$-pixel monochrome display and accepts input from a keyboard or mouse. It interfaces to both the SCB and the IPB, so that application processors can directly manipulate portions of the frame buffer at high speed, without using the SCB.

The system can, in theory, include as many as 32 board slots, each slot providing 64 M bytes of physical address space. The most significant bit of the 32 -bit physical address specifies which bus a memory access will use (a 1 indicates the IPB; a 0 indicates the SCB). The next five bits of the address specify the slot number. The configurations currently available, however, are restricted to seven IPB slots and 10 SCB slots. The company can also supply bus-adapter boards and card cages that allow you to include Multibus and VME boards in the system.
harder to implement, because it involves adding locks to the kernel in order to ensure that only one processor at a time can manipulate certain shared operating-system data. The master-slave model enforces this constraint by allowing only the master processor in the system to manipulate the data. The more processors you add to the system, the more attractive the multithreaded approach becomes, because in the master-slave model, the system-call load on the master processor (and thus the bottleneck potential) increases linearly with the number of processors. On the other hand, the more autonomous you make each processor in the handling of system calls, the greater the number of processors that you can usefully configure into the system.

## Contention effects

Increasing the autonomy of each processor in the system is not just a matter of allowing system calls to run anywhere-you have to consider the far more subtle implications of contention situations. Perhaps the most important of these implications is the granularity of the locking mechanism that you must add to the kernel code. The coarsest possible lock would be a single lock that protects access to all of the kernel code and data; that is, only one processor in the system at a time would be allowed to process system calls. You'd gain very little by using such a coarse lock, because the processors would queue up, waiting for their chance to run system calls. In general, the shorter the time during which a lock is held, the greater the number of processors that can effectively access the resource protected by the lock.

Thus, the key to increasing the autonomy of each processor in a multiprocessor system is to structure the resource locks so that they are held for the smallest possible time and are accessed as infrequently as possible. How well you achieve this goal in a multiprocessor Unix system will largely determine how effectively your system utilizes the processors. Furthermore, you should apply your analysis of contention effects not only to the processors, but to all other shared hardware resources in the system, such as buses, memories, and disk storage.

A variation of the multithreaded model that is particularly suited to the shared-local-memory architecture is the "cross-processor call" (XPC) model, which Counterpoint developed for its System 19 computers. In the XPC model, the OS assigns each process in the system to a processor, which then serves as the home site on which the process's memory image resides. Each pro-
cess is also assigned a run site, the processor on which the process will execute when selected to run. When the process is running in user mode, it runs on its home processor and accesses only the local memory of that processor. During system-call processing, however, it may be necessary for the process to perform actions on another processor, such as initiating an I/O operation. Because all the system's memory is accessible from every processor, any processor in the system can become the run site. Therefore, to initiate the I/O operation, the process executes a cross-processor call; that is, the process changes its run site to the processor that's attached to the I/O device and then executes the I/O driver code on that processor.

To avoid excessive bus loading when a process is not running on its home site, the OS designer arranges system code so that all processors can fetch it locally. Because code accesses tend to account for more than half the processor cycles, this scheme reduces the bus requirement by that amount. The run-site processor need only fetch global and stack data across the bus. Because much of the state of the computation is maintained in processor registers, these accesses don't use a high percentage of bus bandwidth, either. Actual observation and measurement confirm that running across the bus in this manner causes little degradation in execution speed.

The XPC software approach and the software approach for the shared-global-memory model are somewhat different. In the XPC approach, the home site and run site of each process are explicitly associated with specific processors. The shared-global-memory model, however, implicitly allows a process to run on any processor in the system unless the process performs a system call, in which case it must run on the master processor. Thus, the run site of a process is set according to the whim of the OS scheduler, and the processors have no home sites, because all the processes reside in the single, global memory.

Although moving a process from one CPU to another incurs no apparent increase in overhead, you must nevertheless consider the effect of having to reload the cached context of the process into a cache on another CPU when the process is reassigned. This effect can be important when you use large caches to provide a high hit rate, because you would expect the process context to remain cached despite context switches.

When you consider the structure of the OS kernel, remember that the XPC model allows you to apply both the master-slave and the multithreaded approaches, on

In a processor-network system, interprocessor memory accesses take much longer than do local memory accesses.
a function-by-function basis. The first version of the System 19, for example, was a strict master-slave model, which used the memory on the main processor as a shared-global-memory. By adding OS memorymanagement code for the application-processor boards, the manufacturer was able to convert the original system to a shared-local-memory system. Since then, the company has added sets of locks to allow for the autonomous operation of various subsystems within the kernel. Each addition of such locks has substantially increased the aggregate multiprocessor throughput of the affected subsystem.

## Load-balancing considerations

Load balancing of processes in a shared-local-memory architecture presents some interesting challenges. The System 19 implements a form of load balancing that assigns a process its home site during the execution of the exec system call that creates that process. The load-balancing mechanism bases its site selection on the current load average, the amount of free memory, and the paging rate of every processor in the system.

Under Unix, an application program creates a new process by means of two system calls, fork and exec. The fork system call first creates a clone of the process that's making the call. This clone (called the child process) and the original (called the parent) have identical code and data, and identical stack contents. Upon completion, fork returns a zero value to the child context and returns the nonzero process ID of the child to the parent context. At this point, the code normally checks the return value and takes one branch for the child and another for the parent.

The child branch usually does some housekeeping chores and then calls exec with a set of arguments and the name of a program that will replace the one that was running at the time of the fork call. The exec system call throws away the old program, and in doing so, it strips the process to a minimal context. At this point, the load-balancing mechanism assigns this minimal child context to a home site and moves it there. At the new site, the exec call completes its job by loading the new program into local memory.

A user-settable bit mask is associated with each process; each bit in the mask represents one processor that the load-balancing mechanism will consider as a possible home site for that process. A user program can force the process to a particular processor by setting only the mask bit representing that processor and clearing all other bits in the mask.

Of all the processors specified by the bit mask, the preferred choice for the new home site is the processor that has both the lowest average number of runnable processes, and enough free memory to hold the process in question. If no processor has enough memory, the load balancer assigns the process to the processor that has the most free memory. You may also be able to save space on the target processor if it already contains some of the code necessary for the process being transferred, because different processes on a single processor can share code segments that are common to them all. Thus, for every segment of the new program's code that is already being run by another process, you can reduce the size estimate for the new program accordingly.
In the System 19, the load-balancing strategy does not currently move a process once it has been assigned to a home site. In general, this strategy works well because most processes in Unix are very short-lived. Hence, a bad site selection usually does not affect processor utilization for very long.
On the other hand, processes are created very frequently, so that the accuracy of the average runnableprocess count on each processor is important. Originally, the algorithm computed this average by sampling the count once per second over a 4 -sec interval. This method isn't responsive enough, so you can increase the sampling rate to 64 samples $/ \mathrm{sec}$ and take the average of each group of 64 samples during each clock interrupt. This change substantially improves the balancing of the process load. However, it's still possible for multiple processes to be created in quick succession; in such cases, the OS may assign all the processes to the same processor because the average is not being updated fast enough. The solution to this problem is to bias the average value temporarily upward each time a process is moved to a processor.
Although the System 19's load-balancing approach works well for a typical Unix workload, you may need to reassign some processes after exec makes its initial selection of their home sites. Some workloads are not typical; for example, the creation of one monolithic process per user could easily create unbalanced conditions as users $\log$ on and $\log$ off. To rebalance the workload, you could move existing processes around.
Another type of problem arises when a processor's local memory becomes overcommitted. Processes will then keep swapping between that processor and the disk, even though the total memory in the system is adequate to hold all of the processes. The best solution to this migration problem is probably to make the


## The standard features outclass any others, the options extend thermography's horizons

Compare basic systems. With Hughes Aircraft Company's Probeye ${ }^{\circledR}$ Series 3000 thermal video systems you get vivid interpretations of heat patterns from -20 to 2000 degrees Celsius, with differentiation as fine as 0.1 degree. You get sixteen distinctive colors in three selectable palettes plus
 gray scale, isotherm windowing, direct realtime temperature readout, alphanumeric message generation and more. All in a lighter, more compact unit with remote control. That's for openers.

## Now consider total sys-

 tem capabilities. We offer over twenty different design-integrated perfor-mance accessories. Take a moment to study the array of equipment shown here - note the continuity of design, the physical compatibility of the units. Here is a total systems approach to your thermal imaging needs-collection, storage, analysis, display. Plus two specially packaged dedicated systems for opposite extremes: A thermal imaging microscope for close-up requirements such as hybrid circuit inspection, and a thermal imaging telescope for distant applications such as overhead power lines.
Extend your horizons. Let us demonstrate the world of problem solving solutions available through Hughes infrared imaging technology. Call or write today. Hughes Aircraft Company,
Probeye Marketing, 6155 El Camino Real, Carlsbad, CA 92009. Phone 619/931-3617.

> The more autonomous you make each processor in handling system calls, the greater the performance improvement per processor.
existing swapping algorithms more general. Then, when the system detects that a local memory is overcommitted, a process need not be swapped out to disk, but can be moved to a processor that has enough memory to hold it. Similarly, when the averages of runnable processes become too uneven, the system can move processes from processors with heavy loads to those with lighter loads. Counterpoint plans to implement these solutions in the System 19 at some future time.

## Performance measurements

Letting the processors in a multiprocessor system run autonomously improves the system's performance, as the benchmark and test results obtained by Counterpoint indicate. When the company used the well-known Dhrystone CPU benchmark to perform basic user-mode CPU tests on a System 19 with as many as eight processors, it measured a "speed-up efficiency" (the speed increase per processor) of more than $95 \%$. For each test with $n$ processors, $n$ copies of the benchmark were run in parallel, one copy per processor. The Dhrystone ratings for each copy were then added together and divided by the rating for a single copy. For eight processors, the ratio was 7.8. This result is not surprising, considering that the benchmark performs only a few system calls, and hence each copy runs almost completely in its local processor.

Because of its importance in structuring parallel, multiprocess applications, one of the first kernel subsystems that the company converted to a multithreaded model was the System V message and semaphore facility. Because the System 19 shares System V among the processors, it's possible to write tightly coupled parallel applications that use semaphores for synchronization. Alternatively, you can write loosely coupled applications, using messages. A simple 2-process message benchmark was run twice, first with both processes on a single processor and then with a process on each of two processors. The single-processor throughput from the benchmark was 15,000 messages per minute, whereas the 2 -processor throughput was 25,000 messages per minute. A similar benchmark, using semaphores, yielded 7500 semaphore operations per minute with one processor and 14,500 operations per minute with two.

The latest changes in the System 19 have modified the file system and particularly the method of accessing data blocks that are resident in the kernel's disk block cache. Any processor can now satisfy a disk request,
provided that the requested block is in the cache. If the desired block is not in the cache, the OS must make a cross-processor call to the main processor, which then queues a request to the disk controller to retrieve the block.
To measure the effect of these changes, the company instituted a test that forced some small files to be held completely in the block cache; the test then accessed the files from one, two, and three processors. The aggregate throughput rates were $891 \mathrm{k}, 1478 \mathrm{k}$, and 2024 k bytes/sec, respectively. In other words, two processors yielded a speed-up ratio of 1.66, and three processors yielded a speed-up ratio of 2.24 .
The final test required the system to follow eight parallel scripts that compiled and linked the files of a small utility. This procedure represents a typical load in a program-development environment, with a typical mixture of I/O operations, processing, and creation of subprocesses. The system completed the set of compilations 2.3 times faster when using three processors than when using one. This result gives some indication of how well the exec-time load balancing works in distributing a number of processes.

EDN

## Author's biography

$J$ Kent Peacock is a project manager at Counterpoint Computers (San Jose, CA), where he is responsible for designing and implementing improvements to the company's multiprocessor Unix kernel. He has been with the company for more than two years. Kent holds a BSc in electrical engineering from the University of Manito-
 ba, Canada, and a master's degree in mathematics and a doctorate in computer science from the University of Waterloo, Canada. In his spare time, Kent enjoys golf and racquetball, flying, and playing the flute.

Article Interest Quotient (Circle One)
High 473 Medium 474 Low 475

# High Speed Data Acquisition Systems 

## Soltec's SDA2000 and SMR2: Two Quick Ways To Improve Your Memory

Until now, digital waveform recorder/analyzers came two ways: fast machines lacking in memory, and memorable machines that weren't very fast.

Until now.
Because Soltec ${ }^{\circledR}$ has matched speed with memory in two remarkable instruments: the SDA2000 and SMR2 .

Both feature extremely fast sampling rates and large RAM buffers.

## The PC Driven SDA2000.

The SDA2000 goes to work with a huge two MegaSample RAM and a sampling rate up to $10 \mathrm{MHz}(100 \mathrm{nS})$ with 12 bit resolution.

In addition this 2,4 or 8 channel unit is PC based.

- IBM-PC/XT/AT or compatible control up to 64 channels.
- Powerful complete software package.
- Additional analysis by popular third party software like Lotus 1-2-3 and DADiSP.
- 33-step programmable amplifiers.


## The Self-Contained SMR2.

The SMR2 provides up to 16 channels of simultaneous data collection at sampling rates up to $20 \mathrm{MHz}(50 \mathrm{nS}$ ) with up to 12 bit resolution.

- Expandable modular construction with built-in $9^{\prime \prime}$ CRT.
- Individual A/D's for each channel.
- More than 11 MegaSample mass storage.
- IBM-PC/XT/AT data compatibility.
- CP/M operating system for writing your own programs.


## Applications.

Monitoring power line drop-outs; voice pattern/recognition studies; rotating machinery analysis; ballistics testing; fatigue testing; vibrational analysis and many more.

Soltec's SDA2000 and SMR2 Digital Waveform Recorder/Analyzers. Unforgettable at any speed.

For more details or color brochure, call or write Soltec ${ }^{\circledR}$ Corporation, Sol Vista Park, San Fernando, CA 91340-
1597; 1-800-423-2344, or, 1-818-365-0800 in California.

Model SMR2


# How to tame your power hog: 

Spec-in Harris bipolar low-power op amps: power savings as good as CMOS op amps, AClike never before.
Portable systems designers: the compromising is over. O-V-E-R.
Now get the low-noise and high-speed performance you want - with the micropower consumption portable systems demand.
Low-power Harris op amps offer all the muscle of general-purpose amps, but only $1 / 30$ the power use. (HA-514X series amps typically draw just $45 \mu \mathrm{~A}$ per amplifier; new 515X amps only $200 \mu$ A per amplifier.) No other op amp comes close to matching this combination.
They're available as singles (5141 or 5151), duals (5142 or 5152) or quads (5144 or 5154); in cans, plastic and ceramic DIPs, and leadless chip carriers (LCCs).

Choose MIL-STD-883, commercial or industrial grades. They offer the big-time performance and small power drain you covet for battery-powered systems...audio filtering, summing, amplifying, remote sensor/ transmitters, and hundreds more.
With their single supply operation, these low-power bipolar amps mesh perfectly with our full line of static CMOS digital components. Harris Micropower Op Amps

|  | $\mathbf{5 1 4 1 / 4 2 / 4 4}$ | $\mathbf{5 1 5 1 / 5 2 / 5 4}$ |
| :--- | :---: | :---: |
| Supply Current $(\mu \mathrm{A} / \mathrm{Amp})$ | 45 | 200 |
| Gain Bandwidth $(\mathrm{MHz})$ | 0.4 | 1.3 |
| Slew Rate $(\mathrm{V} / \mu \mathrm{s})$ | 1.5 | 4.5 |

Call Harris Semiconductor Products Division. In U.S. phone 1-800-4-HARRIS, Ext. 1775, for information and samples.

In Canada: 1-800-344-2444, Ext. 1775.
"My designer wanted


## Variable-pulse modulator improves power-supply regulation

> A pulse regulator combines aspects of both pulse-interval modulation and pulse-width modulation to improve the regulation and the efficiency for switch-mode power supplies. The circuit is particularly useful in applications requiring line isolation.

Wayne M Austin, GE/RCA Solid State

Pulse-width modulation (PWM) has long displaced pulse-interval modulation (PIM), which was so prevalent during the early development of switch-mode power supplies. Each method of control has its advantages and disadvantages. PWM offers effective control over a wide range of power supply loads, but at the lower end of the load range, the minimum pulse width required imposes its own limitation. In addition, you must slow down the rise and fall times of the drive pulse to the power switching transistor to meet RFI and EMI requirements.

PIM can better handle low loads because the duty cycle is reduced by increasing the pulse interval, rather than by reducing the pulse width. The PIM's lower operating frequency at low loads may cause filteringrelated problems in audio or instrumentation applications. Another potential problem at the low-frequency
end is an increase in tranformer conversion losses. The CA1523 variable-interval pulse regulator, however, combines the advantages of both pulse-frequency and pulse-width modulation without the disadvantages encountered using just one of them.

Fig 1 shows the block diagram and external circuit used in a typical switching regulator circuit. Special features of the CA1523 include a slow-start controlled power-up, mode-sensitive logic control of the output pulse, and overcurrent sensing. The IC provides for adjustment of the pulse-width- and frequency-modulation range, making it adaptable to a variety of switching power-supply systems-especially those where line isolation is required.

When you need line-isolated power-supply voltages, you can use the CA1523 regulator in a transformer flyback-converter system like the one shown in Fig 2a. This system is particularly useful when you must meet the rigid safety standards required for workstations interfacing or for modular consumer audio and video equipment. Less stringent requirements may permit the use of regulators with a common ground for both the switching-controller and the power-supply outputs. Examples of these common-ground regulator applications are the flyback converter of Fig 2b and the buck converter of Fig 2c. Because many applications require line isolation, however, the transformer flyback-converter system is the one of most interest.

The CA1523 is primarily a PIM controller with built-in PWM correction over a 2 -to-1 pulse-width

## The CA 1523 is a PIM controller with built-in PWM correction over a 2:1 pulse width range.

range. For a frequency (f) and an associated period (T), the pulse width reduces from a maximum width of $T / 2$ ( $50 \%$ duty cycle), corresponding to the highest frequency at the maximum load limit, and approaches $\mathrm{T} / 4$ at the lowest frequency and minimum load. The combination of PIM and PWM control effectively compresses the operating frequency range compared with that of pure PIM control for a given load range. The advantages at minimum frequency include reduced losses and low ripple, combined with improved efficiency and regulation.

Pulse-width correction, when done simultaneously with pulse-interval correction, produces an inherent improvement in conversion gain of approximately $2 \times$ at $50 \%$ duty cycle under heavy load conditions. This
feature allows the error-amplifier gain to be kept low, thus improving stability without the addition of external components.

## Circuit organization and description

The CA1523 has five primary circuit functions: error amplification, pulse-width and -interval (or -frequency) modulation, pulse driver and output amplification, slow-start power-up control, and system logic control. The block diagram of Fig 1 shows the interrelated functions of the circuit. When the system raw $B+$ is switched on, the slow-start function controls the pulsewidth and -frequency modulator ( $\mathrm{P} / \mathrm{FM}$ ) until the voltage at pin 10 is greater than 7 V . Standby conditions then exist until switch $S_{1}$ is closed. In the standby


Fig 1-A typical switching-regulator power supply uses this functional block diagram and external circuitry. Features of the CA1523 control IC include a slow-start controlled power-up, logic control of the output pulse, and overcurrent sensing.
mode, the P/FM maintains a maximum frequency output with a $50 \%$ duty cycle. After switch $\mathrm{S}_{1}$ is turned on, the output amplifier is enabled and the P/FM responds to the error voltage at pin 1. The error amplifier accepts error-correction inputs and controls the pulsewidth and -frequency modulation. The P/FM output pulse is then amplified in the driver and output stage.
Fig 3 shows the timing and P/FM circuits of the CA1523. For a given timing capacitance, $\mathrm{C}_{\mathrm{T}}$, the cur-rent-sense bias at pin 2 determines the maximum frequency of the P/FM circuit. The fixed resistor $\mathrm{R}_{\mathrm{S}}$, which is connected to ground, sets the current-sense level, $\mathrm{I}_{\mathrm{S}}$. A resistor-divider reference at the base of $\mathrm{Q}_{92}$ is approximately $\mathrm{V}_{\mathrm{CC}} / 2$. The differential amplifier ( $\mathrm{Q}_{91}$, $Q_{92}$ ) feeds back, via $Q_{17 C}$, any error in amplifier balance, thus holding the pin 2 voltage at the $\mathrm{V}_{\mathrm{CC}} / 2$ reference level. The differential amplifier's emitter current is supplied by $Q_{93}$ and is determined by the bandgap bias voltage of 1.21 V at the base of $\mathrm{Q}_{93}$.
The emitter current of the differential amplifier is approximately equal to the collector current of $\mathrm{Q}_{170}$, with $Q_{17 A}$ and $Q_{178}$ acting as current mirrors. The currents $\mathrm{I}_{\mathrm{C}} / 2$ and $\mathrm{I}_{\mathrm{C}}$ control the P/FM charge and discharge timing, and are equal to the collector currents of $Q_{17 A}$ and $Q_{17 B}$, respectively. The current ratio is $1 / 2: 1$ to accommodate a $50 \%$ duty cycle at maximum frequency and load conditions. When start-up conditions exist, pin 1's error voltage is low and $Q_{6}$ passes all of the $I_{C} / 2$ current to $Q_{11}$. Because $Q_{11}$ and $Q_{18}$ are current mirrors, $\mathrm{Q}_{18}$ 's collector discharges the timing capacitor, $\mathrm{C}_{\mathrm{T}}$, at pin 14. The state of the flip-flop $\mathrm{FF}_{1}$ determines whether $Q_{15}$ will conduct current $I_{C}$ from $Q_{17 B}$ into the timing capacitor.

When $\mathrm{Q}_{18}$ is discharging current from $\mathrm{C}_{\mathrm{T}}$ at an $\mathrm{I}_{\mathrm{C}} / 2$ rate, and $Q_{15}$ is charging $C_{T}$ at an $I_{C}$ rate, the net charged current is $\mathrm{I}_{\mathrm{C}} / 2$. This condition causes a flip-flop high state for the Q output, and $Q_{16}$ is cut off while $Q_{15}$ is conducting current $I_{C}$. The positive-voltage ramp at pin 14 increases until the $\mathrm{V}_{\mathrm{H}}$ comparator toggles at the 5 V reference to the inverting input, resetting the flip-flop, which then makes the $Q$ output go low. The low $Q$ output cuts off the $\mathrm{Q}_{15}$, and no charge current passes to $\mathrm{C}_{\mathrm{T}}$. The timing capacitor is then discharged by $\mathrm{Q}_{18}$ at a maximum rate of $\mathrm{I}_{\mathrm{d}} / 2$. The discharge ramp continues until the voltage at pin 14 reaches 2.5 V , at which point the $\mathrm{V}_{1}$ comparator toggles the flip-flop's S input to a high state. When the $Q$ output goes high in response to the high at the S input, the cycle of charge and discharge to timing capacitor $\mathrm{C}_{\mathrm{T}}$ is complete.

This entire operation occurs when the error voltage


Fig 2-The CA1523 can be useful in various switching powersupply systems: a line-isolated flyback converter (a), a nonisolated flyback converter (b), and a buck converter regulator (c).
is lower than the 6.8 V differential input reference, a condition that allows the full $\mathrm{I}_{\mathrm{C}} / 2$ discharge of $\mathrm{C}_{\mathrm{T}}$ by the $\mathrm{Q}_{11}$ and $\mathrm{Q}_{18}$ current mirrors. Once the slow-state function is on, it shunts the $\mathrm{Q}_{6}$ collector current through $\mathrm{Q}_{2}$. As a result, the $Q_{11}, Q_{18}$ current mirrors initially receive little or no forward bias current, and $\mathrm{C}_{\mathrm{T}}$ cannot be discharged. As the slow-start voltage increases, the current in $\mathrm{Q}_{2}$ decreases, allowing $\mathrm{Q}_{11}$ and $\mathrm{Q}_{18}$ to discharge $\mathrm{C}_{\mathrm{T}}$ at an increasing rate. As long as the error voltage at pin 1 remains below the 6.8 V reference level, the charge and discharge rate is at $50 \%$ of duty cycle.

In the slow-start circuit of Fig 3, an increase of the slow-start bias on capacitor $\mathrm{C}_{2}$ at start-up exercises a decreasing degree of control over the discharge timing. If the current-sense adjustment at pin 2 is typically less than $100 \mu \mathrm{~A}$, a full frequency range of slow-start control will be available, and the range of increasing pulse width will be two to one. Higher pin 2 bias currents will reduce the range of frequency control. The input to pin 10 drives the base of pnp transistor $Q_{34}$, whose emitter is returned to an internal 7.7 V bias source through a $30-\mathrm{k} \Omega$ resistor. Transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ mirror the $Q_{34}$ collector current and shunt the $Q_{6}$ collector current away from $Q_{11}$, reducing the discharge current in the timing-control circuit. This arrangement controls the discharge current over a range of $100 \mu \mathrm{~A}$.

The regulator circuit is useful in a trans-former-isolated flyback converter or as a buck regulator in a $d c / d c$ converter.

For a full range of slow-start control, use a bias resistor in the range of 56 to $68 \mathrm{k} \Omega$ between pin 2 and ground. Higher levels of pin 2 sense current increase the $\mathrm{I}_{\mathrm{C}} / 2$ current beyond the full range of the slow-start bias control at pin 10.

When the power is on, the slow-start completed, and the standby switch $\mathrm{S}_{1}$ switched on (see Fig 1), the CA1523 begins normal regulation through error-voltage control. When $\mathrm{S}_{1}$ is switched on, maximum energy conversion occurs in the switched transformer, the supply voltage approaches normal regulation level, and the error voltage increases toward the 6.8 V reference level. Once you know the rectified voltage of the transformer sense winding, you can then determine the resistive-divider ratio, which in turn sets the error voltage. The $Q_{5}, Q_{6}, Q_{7}$, and $Q_{8}$ differential voltage in Fig 3 controls the $Q_{6}$ current to the $Q_{11}, Q_{18}$ current mirrors, decreasing the $Q_{6}$ current as the error voltage increases. A portion of the $I_{C} / 2$ current from $Q_{17 A}$ flows through $Q_{6}$. This current controls the P/FM output pulse and maintains the regulation at the level that the adjustment of the divider at pin 1 has determined.

The pulse output continues from flip-flop 1 during
regulation but at a reduced rate and with a reduced pulse width. The Q output of the flip-flop is always high when the ramp at pin 14 is positive. At minimum load, the pin 1 voltage increases, and the net charge current for the positive ramp is higher because $Q_{18}$ is discharging less current. For example, if the error voltage at pin 1 is forcing half of the $I_{d} / 2$ current to $Q_{7}$, the $Q_{6}$ current is equal to $\mathrm{I}_{\mathrm{C}} / 4$, and the positive-ramp charge current at pin 14 is $\mathrm{I}_{\mathrm{C}}-\mathrm{I}_{\mathrm{C}} / 4=3 \mathrm{I}_{\mathrm{C}} / 4$. The net negative-ramp charge current is then equal to $\mathrm{I}_{\mathrm{C}} / 4$. What had been a maximum charge and discharge rate of $I_{d} / 2$ at start-up is now pulse-interval and pulse-width modulated to provide a 3 to 1 charge/discharge ratio.
When the CA1523 can operate with no external system restrictions, and functions as a pulse generator, you can use very large capacitance values at pin 14 to achieve very low pulse frequencies. External resistor loading at pin 14 will contribute a nonlinear slope to the otherwise linear sawtooth. You will also note a nonlinear contribution in the waveform at pin 14 if the timing capacitor has less than $10-\mathrm{M} \Omega$ leakage resistance. In addition, very low values of $I_{S}$ are not recommended because the base-bias and junction-leakage currents


Fig 3-For a given timing capacitance, $\boldsymbol{C}_{\boldsymbol{T}}$, in the modulation and timing circuit of the CA1523, the maximum frequency of the P/FM circuit is determined by the current sense bias set by resistor $R_{S}$ at pin 2.
affect the balance of charge and discharge currents somewhat. The minimum value you want for $\mathrm{I}_{\mathrm{s}}$ is 20 $\mu \mathrm{A}$; the maximum available collector current from Quz-typically $350 \mu \mathrm{~A}$-determines the upper limit.
Fig 4 shows a typical television receiver application. Line isolation permits the use of the TV receiver as an RGB or composite-video monitor. In this system, the switching transformer isolates the power line from the signal circuits of the TV receiver. In the block diagram, a 120 V ac power line is connected through a fuse to the bridge rectifier and a step-down transformer, $\mathrm{T}_{2}$. The
rectified output of $\mathrm{T}_{2}$ becomes a 16 V standby power supply for the TV control module. In response to the user input controls, the control module switches $Q_{2}$ on and off to control turn-on of the circuit through the optoisolator. The bridge rectifier supplies 150 V raw B + to the CA1523's start-up circuit and to the primary of switching transformer, $\mathrm{T}_{1}$. After start-up, the run supply provides a regulated $\mathrm{V}_{\mathrm{CC}}$ for the CA1523 from the sense feedback circuit. In normal regulation, the CA1523 drives the $Q_{1}$ power MOSFET that switches the primary of $\mathrm{T}_{1} . \mathrm{T}_{1}$ converts regulated power to the 20 V ,


Fig 4-In a typical TV-receiver application, the switching transformer isolates the power line from the signal circuits of the receiver and provides the voltages required for the various circuit sections. -frequency modulation.

25 V , and 150 V levels required for the power-supply outputs and the run-supply circuit.

Fig 5 illustrates the on/off operation of the switching-power-supply portion of the Fig 4 converter application. The logic function maintains control of the on/off operation of the system. When off, the system remains in a standby mode as long as the 120 V ac is connected. Standby power comes from the start-up circuit consisting of $R_{2}$ and the 11 V zener diode, $D_{3}$. Continuous start-up bias is supplied to the $\mathrm{V}_{\mathrm{CC}}$ function at pin 7, the on/off input at pin 12 via the optoisolator, and the slow-start circuit at pin 10 . The 11 V source is connected to the pin 7's $V_{C C}$ function via the forward-biased diode, $\mathrm{D}_{13}$. The logic-function inputs are the $\mathrm{B}+$ sense from pin 7 , the slow-start function at pin 10 , the on/off function at pin 12, and the overcurrent function at pin 11. The logic function responds to a voltage level for each input and, if the voltage range of a required input is not met, that function shuts down the output amplifier so that no pulses appear at pin 6. After start-up, normal operation
resumes when the on/off input is greater than 2.5 V , the peak overcurrent input is less than 1.2 V , and the $\mathrm{B}+$ sense has determined that $\mathrm{V}_{\mathrm{CC}}$ is greater than 8.4 V .

The slow-start function controls the gradual start-up of the pulse and frequency modulation functions in such a way that a slow RC rise time at pin 10 is functionally analogous to a slow decrease in the pulse interval. Likewise, as the pin 10 voltage increases, the slow start allows a gradual increase of the $I_{C} / 2$ discharge current. As the voltage at pin 10 increases from 3 to 7 V , the full range of slow-start control over the P/FM shifts from zero to maximum frequency. The RC time constant consists of $R_{1}, C_{7}$, and $R_{3}$, and it controls the slow rise of voltage at pin 10 . The slow increase controls the powerup rate and limits the start-up dissipation in the power MOSFET.

You could control the on/off function by means of an insulated manual switch or a relay, but the optoisolator has the advantage of providing remote control using low standby power. The overcurrent shutdown voltage


Fig 5-Within the on/off operation, logic function inputs from pin 7, slow-start bias from pin 10, opto-coupler on/off function from pin 12, and over-current protection from pin 11 control system operation.
is sampled from the source terminal of the power MOSFET to ensure that peak currents in the transformer primary circuit will be fault-mode limited. When start-up is completed, the run B+ is greater than the start-up supply voltage from the 11 V zener diode, and $\mathrm{D}_{13}$ is reverse biased. The on/off and slow-start input circuits remain under the control of the 11V start-up source, but the CA1523 power supply is transferred to the regulated run B+ supply derived from the sense winding of the transformer.

Fig 6 shows the switching-regulator's output operation in a normal feedback mode. The error amplifier's voltage at pin 1 is differentially compared to a 6.8 V internal reference. The error amplifier supplies the
correction signal for the $\mathrm{P} / \mathrm{FM}$ function. The timing capacitor $\mathrm{C}_{15}$ and sense-current resistor $\mathrm{R}_{9}$ control the pulse-width and -frequency modulation. The logic input controls the output amplifier; the capacitor $\mathrm{C}_{14}$ controls that amp's rise time. Zener diode $\mathrm{D}_{12}$ and resistor $\mathrm{R}_{13}$ protect the gate of power MOSFET $Q_{1}$. As $Q_{1}$ switches the raw $\mathrm{B}+$ current through the primary of transformer $\mathrm{T}_{1}$, power is supplied to the output windings and the sense winding. The pulse in the sense winding is rectified, supplying run power to the CA1523 and error feedback to pin 1 through the resistor divider. The ratio of resistor $R_{8}$ to the parallel trim resistors $R_{4}, R_{5}, R_{6}$, and $R_{7}$ sets the output voltage of the CA1523. You selectively clip the trim resistors from the pe board to


Fig 6-When the CA1523's output functions in a normal feedback mode, the input to the error amplifier from the rectified sense voltage is compared to the 6.8 V internal reference and provides the correction signal for the P/FM function. Timing capacitor $C_{15}$ and sense current resistor $R_{9}$ controls the pulse-width and-frequency modulation. The logic input controls the output amplifier, whose rise time is determined by capacitor $C_{L 4}$.

## At start-up, an increase of the slow-start bias on a capacitor exercises a decreasing degree of control over the discharge timing.

adjust the output of the regulator to the required value.
You could use a limited-range potentiometer adjustment to control the regulator output, but this approach is potentially dangerous unless the high voltage of the CRT is limited in some way. For safety reasons, it's best to use the fixed resistor-divider network. Because of the tight coupling of the transformer windings, the sense winding reflects the input-voltage changes and the output-loading conditions. The preferred run B+ is 12 to 13 V . The product of the resistor-divider ratio and the run $\mathrm{B}+$ voltage should be approximately 6.8 V . When working with direct ac-line power circuits, you must use an isolation transformer for protection.

The circuit shown in Fig 7 depicts a buck-type
regulator, useful in lower-voltage applications, with a nominal raw $\mathrm{B}+$ of 28 V and an input tolerance range of 18 to 38 V . The start-up features in this circuit minimize standby current in zener-diode $\mathrm{D}_{2}$ and use the internal zener diode for slow-start control. As shown, you can adjust the error feedback voltage over a range of about 6.8 to 13.5 V . The pulse frequency range is typically 25 to 75 kHz , and the regulation at a nominal 12 V output is typically $0.3 \%$.
This circuit does not require an output transformer unless you want to isolate the output from the input. The 2N2102 transistor inverts the pulse output of the CA1523 and this output drives an RFP8P10 p-channel enhancement-mode power FET. The power FET is


Fig 7-The buck regulator is useful in low voltage applications. It has an adjustable output voltage and a special start-up feature that minimizes the standby current in zener $D_{2}$ and makes use of the internal zener diode for slow-start control. The error feedback voltage is adjustable over a range of 6.8 to 13.5 V , and the pulse-frequency range is typically 25 to 75 kHz . Regulation at a nominal 12 V output is typically 0.3\%.



Fig 8-A buck regulator uses the internal zener diode at pin 13 as a reference for the return divider from the regulated output voltage. An optional adjustment uses the external start-up zener diode to replace the resistive divider.
driven through a resistive divider that limits the maximum source-to-gate voltage. In the output drain circuit of the power MOSFET, a shunt RUR-820 fast-switching catch diode is followed by a filtering circuit, which consists of a $0.5-\mathrm{mH}$ choke and a $470-\mu \mathrm{F}$ capacitor.

The raw B+ input is typically a 28 V battery source or the filtered output of a bridge rectifier supplied from a line-isolated step-down transformer. The start-up components are substantially different from those shown in the transformer-isolated flyback-converter circuit. However, you can use the start-up circuit shown here in either system. Assuming you choose the output voltage range of the regulator to be 11 to 13 V , transistor $\mathrm{Q}_{1}$ conducts for only a brief period after $\mathrm{S}_{1}$ is closed. The raw $\mathrm{B}+$ is supplied through diode $\mathrm{D}_{1}$ to $\mathrm{V}_{\mathrm{CC}}$ at pin 7, and the emitter of $\mathrm{Q}_{1}$ is reverse-biased after the powerup cycle is completed. This arrangement substantially reduces the continuous power dissipation of zener diode $D_{2}$ and resistor $R_{1}$. Even when the $V_{\text {REG }}$ voltage is less than the zener diode's voltage, the base current to $Q_{1}$ is a fraction of a milliampere in a normal run mode. However, more base current is required to charge $\mathrm{C}_{4}$ when the power is turned on. After start-up is complete and the standby on/off switch is closed, approximately 1.6 mA of current is supplied to pin 12. Typically, you need less than 2 mA to sustain idle current to zener diode $\mathrm{D}_{2}$.

A number of bias options are available for implementing the error-voltage feedback, and you can adapt most of the options to either the buck regulator or the transformer flyback-converter system. Either system must feed back a sense return voltage of approximately 6.8 V to pin 1. You don't have to power the CA1523 by
the sense return voltage, but if you do, the voltage should be approximately 11 to 13 V . The CA1523 will operate over a supply voltage range of 9.5 to 15 V .
As shown, the buck-regulator circuit of Fig 7 has an output-voltage adjustment range of 2 to 1 . This range extends from the typical 6.8 V error-reference level to twice the error-reference level. If diode $D_{1}$ is removed and $Q_{1}$ used with zener diode $D_{2}$ to supply the run $B+$ for regulated $\mathrm{V}_{\mathrm{CC}}$, you can set higher levels of output by changing the divider ratio using the formula $R_{10}\left(R_{9}+R_{10}\right)$. With a ratio of 3 to 1 , the typical output voltage will be 3 times 6.8 , or 20.4 V . Under this condition, the $\mathrm{V}_{\text {UNREG }}$ input voltage must be higher than 20.4 V plus the amount of the saturated voltage drop in the power MOSFET. If the error input to pin 1 is directly connected to the $\mathrm{V}_{\text {ReG }}$ output, the typical output voltage is 6.8 V .
Two concerns are central when $\mathrm{V}_{\text {REG }}$ output-voltage levels are less than 6.8 V . First, the return resistor divider that sets the output voltage level must be referenced to a positive voltage greater than 6.8 V . Second, when using the 11 V zener-diode reference, a power-down condition may allow the $\mathrm{V}_{\text {REG }}$ output voltage to increase when the zener voltage collapses. When that happens, the pin 1 voltage will decrease and the error voltage will increase the pulse output drive, increasing $\mathrm{V}_{\text {REG. }}$. If you choose the right components, you can avoid the turn-off output-voltage peaking problem when the raw B+ collapses, and even extend the low-voltage regulation range.
The circuit of Fig 8 is particularly useful for lowvoltage supplies and shows the use of the internal zener diode at pin 13 as a reference for the return divider


## Introducing fouch-sensitive computer power for the price sensitive.

The Casio PB-1000 hand-held computer. Don't let its size fool you. When it comes to power, the PB-1000 is a real handful-with 8 K bytes, in fact, which can be easily expanded to 40 K , with an optional RAM pack.

Besides impressive power for its small size, the PB-1000 has an LCD large enough for 32 columns of 4 lines of data. And the screen is touch-sensitive, so you can step through programs and data with the touch of a finger. To that you can add, as a low cost option, a 3.5" floppy disk drive that includes both an RS-232C and
printer port. All this has made the PB-1000 the computer of choice for many different professionals.

Business and salespeople, bankers, insurance and real estate brokers, construction engineers, auto dealerships and other small, inventory intensive busi-nesses-they've all found the PB-


1000 to be useful for expanding productivity both in the office and in the field. And new applications are being discovered daily.

Let Casio or our VAR network show you how it can be customstructured with the appropriate hardware and software to suit your requirements exactly. The PB-1000 starts at less than $\$ 200$ So you can make the most of its handful of power, without having to reach deep into your pockets.

You could control the on/off function with an insulated manual switch or a relay, but an optoisolator provides remote control using low standby power.
from the output $\mathrm{V}_{\text {reg }}$ voltage source. For $\mathrm{R}_{\mathrm{A}}=68 \mathrm{k} \Omega$, the regulated output voltage is 5 V . For $\mathrm{R}_{\mathrm{A}}=31.7 \mathrm{k} \Omega$, the output voltage is approximately 3.3 V . Also shown is an optional adjustment method using the start-up zener diode, $\mathrm{D}_{1}$. The range of this adjustment is approximately 2 to 13 V . The output frequency range is 28 to 77 kHz .

The uses of the CA1523 previously discussed are application specific to a switch-mode controller for power supplies. Fig 9 shows the CA1523 used as a general-purpose voltage-controlled oscillator, pulse generator, and driver circuit with a minimum of external components. The VCO control input is at the base of the external transistor $Q_{1}$, which provides a linear drive current to the current sense, pin 2. (You must provide the base of $Q_{1}$ with enough dc bias to generate approximately $100 \mu \mathrm{~A}$ of collector current to drive pin 2.) For a given timing capacitance at pin 14, the pin 2 current controls a $50 \%$ duty-cycle pulse frequency at the pin 6 output. The frequency is linear with the VCO input to Q1. The pin 1 error voltage is biased low, but you can gate it to provide synchronous burst control of the VCO output. Some of the typical characteristics of this circuit are listed in the table in Fig 9.

The current-drive capability of the pulse output from pin 6 is $\pm 50 \mathrm{~mA}$ max into an $1800-\mathrm{pF}$ load. The internal zener bias and bandgap reference sources keep the output frequency very stable over a power-supply range of 10 to 15 V .

EDN

## Author's Biography

Wayne $M$ Austin is a section manager with the GE/RCA Solid State Division in Somerville, NJ. His responsibilities include application engineering for standard ICs in consumer electronics and automotive electronics as well as DSP. Wayne has a BSEE from the University of Illinois, and an MSEE from Rutgers. He is a member of Tau Beta Pi, the JEDEC JC-41 committee, and the ICCE conference paper committee. In his spare time, Wayne enjoys photography and travel.


Article Interest Quotient (Circle One)
High 482 Medium 483 Low 484


Fig 9-The CA1523 can act as a general-purpose VCO pulse generator. The external transistor provides a linear drive current to the current sense input, pin 2. The timing capacitor at pin 14 controls the pulse-frequency output; pin 2 current controls the $50 \%$ duty cycle.


## Now there's a component information and ordering source with data that's never out of date.

If you're still designing the products of the future with the methods of the past, it's time you discovered VideoLog. The VideoLog Electronics Network frees you from the drudgery of component catalogs, spec sheets, and update bulletins by placing the data on more than 750,000 semiconductors online.

The information is instantly searchable. Updated daily. Creating a comprehensive engineering reference source that makes anything you could have on your shelves not just outdated-but in some cases obsolete.
VideoLog contains both commercial and military components, prices, alternate source cross-references, and new product announce
ments. Enter up to 15 key parameters and get a list of components that match. Or enter a part number and find out the manufacturer, its electrical parameters, second sources, if it is still made, and whatever else you need to know. All within minutes.

## Only SchweherNET gives you online ordering.

Once you know what you want, you can get pricing QuickQuotes and order parts right online. And have them shipped within 48 hours. Using SchweberNET, via the VideoLog Electronics Network, you're immediately in contact with the computerized inventory
of Schweber Electronics, one of the world's largest distributors of electronic components. In addition to semiconductors, SchweberNET lets you order computer products, connectors, and passives for all your prototype and small quantity needs. Why use outdated sources when you can be updated so easily? For more information, call 1-800-VIDEOLOG ( $1-800-843-3656$ ). In Conn.: 203-838-5100. Or write us at 50 Washington St., Norwalk, Conn. 06854.
FREE ONLINE DEMO: Dial 1-800-VIDPEEK (1-800-843-7335) with any ASCII (80 col.) terminal or PC, and 300 - or 1200 -baud modem (even parity, 7 data bits, 1 stop bit). In Conn: 203-852-1239.

## The fastest way to find electronic components.

## Introducing a breakthrough for analog system designers.



# Cadnetix Analog Design Environment. 

Cadnetix introduces the Analog Design Environment ${ }^{\text {tw }}$ - a unique set of tools to meet the special needs of analog system designers. Cadnetix combines its system design expertise with an innovative analog simulator - Saber." While other analog tools are targeted to IC
 designers and are difficult to master, Cadnetix is at the forefront in offering a comprehensive and easy to use analog environment for the system designer.

## A Familiar Analog Laboratory

Cadnetix puts an analog lab on every designer's desktop with our unique Analog Data Grapher." Your DOS ${ }^{T M}$ PC/AT performs as a multi-channel oscilloscope, a network analyzer, a frequency generator, and other instruments used in design and breadboard debugging. The Analog Data Grapher provides a wealth of features including Fourier Analysis and Linear and Spline Interpolation. And like all Cadnetix tools, it's powerful, yet exceptionally easy to use.

## Top-Down Analog Design Analysis, Not Just Verification

Cadnetix lets you do what's never been done. Thoroughly analyze your analog design before working out a detailed implementation. Unlike other analog simulators, the Saber simulator uses a hierarchical approach which allows you to describe circuits at a functional level. No complicated macromodels, painstakingly built transistor by transistor, are required for simulation - eliminating excessive compile and computation time.

Poor convergence is also a thing of the past. You reach convergence much more easily than with other analog simulators - and you don't
sacrifice accuracy. Backed by Saber's sophisticated algorithm and Cadnetix accurate analog libraries, you can have more confidence in your results than ever before.

Saber is SPICE compatible, and includes all SPICE equivalent analyses - plus more. Any existing SPICE models can be used in a simulation. You can also create your own user-defined models for customized simulations. You're able to model and test almost anything that has an electrical, mechanical, or optical input or output. This mixed-technology approach frees you to create a model that meets real-world applications.

## Rapid Design Iterations

Analog designers need substantial processing power for fast and thorough analyses of complex analog systems. Cadnetix lets you perfect your design with powerful tools that perform even the most complex analysis in record time. It's easy to make modifications then resimulate. Cadnetix Configurable Analysis Engine - a powerful network resource - significantly accelerates compilation and simulation for rapid design verification.

## Complete System Design Solutions

Cadnetix offers all the tools you need for productive system design - from schematic capture and analysis, to layout, routing and manufacturing. Cadnetix CAE, CAD and CAM products are completely integrated. Our CAD tools support sophisticated features to layout and route analog designs, including curved traces, intricate copper fill areas, and automatic pad filleting.


Solutions For System Design.
Boulder, CO (303) 444-8075
DOS is a trademark of Microsoft Corp. Saber is a trademark of Analogy Inc.

## On-board bussing from Rogers.

## (14) ROGERS

Rogers Corporation
Circuit Components Division 2400 South Roosevelt Street Tempe, AZ 85282 Manufactured and distributed in Europe by Mektron NV, Gent, Belgium; in Brazil by Rogers Coselbra, Sao Paulo. (602) 967-0624

MINI $\&$ BUS

## ПTTTTTTT\T\T

## Save space with Mini/Bus ${ }^{\oplus}$ Bars

- Improve power distribution
- Reduce required board layers
- Eliminate up to half the decoupling capacitors
- Fit between or beneath IC's
- Also available in surface mount


## Send for Rogers

 Mini/Bus ${ }^{\circledR}$ Bars Application Bulletin.

Save more space with Q/PAC components

- Achieve efficient power distribution
- Provide built-in capacitance
- Eliminate decoupling capacitance
- Gain 4-layer board quietness with 2-layer economy
- Vertical or horizontal mounts for denser IC mounting
- 2 or 3 conductors

Send for Rogers Q/PAC ${ }^{\text {® }}$ Application Bulletin.

CIRCLE NO 74

## mhmimflimily

Stop noise with Shielding Strips

- Create shielding enclosures from standard conductor strips
- Assure noise-free, reliable operation
- Prevent shorting of board components


## Send for Rogers

Shielding Strips Application Bulletin.

CIRCLE NO 75

End warpage with Board Stiffeners


Rigidize boards during and after assembly

- Prevent vibration and shock damage
- Save custom tooling, high installation costs
- One-step installation requires no hardware
- Use as a ground, or to carry up to 64 amps

Send for Rogers Board Stiffeners Application Bulletin.

## Keep high current on-board

- Rogers High Current PCB Bars bus up to 64 amps
- Efficient operation on back planes, motherboards
- Save space in power supplies
or power conditioning equipment


## Send for Rogers

On-Board
Application Bulletin.

## For Lower Interconnect

 Costs...start with Sheldahl.
## Setting the Standard

Sheldahl's flexible circuits improve costs and performance in interconnects for electronic packaging. With the industry's most complete range of product, full design support from concept through finished circuit and MIL-P-50884C facilities, Sheldahl has solutions to interconnect problems that set standards for costeffectiveness.

## Complete Product Options

Sheldahl can cut your installed interconnect costs, improve reliability, provide higher package density, increase labor efficiency and give you all the dynamic benefits of flexible circuits. . . from SS/DS circuits with lines
to 4 mils and Sculptured ${ }^{T M}$ circuits with integral terminations, to multilayer and rigid/ flex circuits with 16 or more layers, and complete interconnect assemblies ready to install in your package.

## Full <br> Sheldahl Support

Sheldahl gives you full support from concept through installation. You'll get the most advanced 3D CAD services. You'll get the right circuit without overkill and without limitations. You'll get reliable transition from prototype to production. And you'll get


## FULLY INTEGRATED $512 \times 256$ MATRIX EL DISPLAY MODULE INCLUDES I/R SEAALIOUCIL. AND GRAPHICS/TEXT TERMINAL CONTROLLER.

- One-piece molded I/R frame and integral bezel/ filter.
- Flush mounts in your front panel cutout.
- Sealable from moisture and dirt - antiglare, scratch-resistant, polarized filter included.
- Low power requirement - 20 Watts typical, requires only $+5,+12$ vdc input.
- Minimum footprint, compact cube.
- I/R touch frame fits within display panel frame outline.
- Ultra-compact module occupies minimum space. See dimensions above.
- Flat display screen and flat touch plane eliminates parallax.


## ENHANCED OPERATIONAL FEATURES ASSURE MAXIMUM PERFORMANCE AND DESIGNER EASE!

- NEW "FTS" GRAPHICS:
- Dual processor architecture gives highest graphics performance in the industry.
- Fast -2400 vectors $/ \mathrm{sec}$., 4 million pixels $/ \mathrm{sec}$. (block fill).
- Convenient interfaces - serial, parallel, raster, DMA, keyboard.
- ASCII encoded.
- VT100* TERMINAL EMULATION:
- VT100* based text capability.
- No hand-shaking required at 19.2 K baud.

THE DISPLAY INNOVATORS

- EXPANDED TOUCH SOFTWARE:
- High resolution.
- Automatic button draw and button pages.
- Pop-up menus.
- Enter, exit and track touch modes.
- Software compatible with earlier DeeCO systems.
- Callable on-screen ASCII keyboard.

CALL NOW FOR A FREE DEMONSTRATION
(415) 786-0520.

# 112 [id 

END-TO-END ELECTRONIC DESIGN AUTOMATION

Manufacturability is what electronic CAE/CAD performance is all about. If the electrical designs you generate can't actually be built into PCBs, no one
 profits.

Visula assures manufacturability, because its design files are tied to user-definable manufacturing rules. Incorporating a manufacturing checker, Visula makes sure that all designs conform to these rules. And its relational database allows total access of information upstream and down. Experience total PCB manufacturability with Visula from Racal-Redac. Call or write for more information.


## DESIGN IDEAS

## EDITED BY TARLTON FLEMING

## Electrostatic voltmeter uses BiMOS op amp

## Harold A Wittlinger and Robert Kumbatovic GE/RCA, Somerville, NJ

The circuit of Fig 1 is a noncontact-type electrostatic voltmeter capable of measuring voltages as low as 1 V , suiting it for the measurement of IC packages' electrostatic potential. With this voltmeter, you can measure high voltages also. The capacitance between the voltage source and the meter's input plate forms a voltage divider with capacitor $\mathrm{C}_{1}$, setting the meter's full-scale value for a given source-to-plate distance. This fullscale vs distance relationship is nonlinear: 5 kV at 3.5 in., 1.7 kV at 2 in ., and 700 V at 1 in .
$\mathrm{Op} \mathrm{amp} \mathrm{IC}_{1}$ is configured as a voltage follower in which feedback current activates the $-500-0-500-\mu \mathrm{A}$ meter. The op amp's low bias currents (less than 1 pA
typ) provide high sensitivity, and the $100 \Omega$ resistor $R_{1}$ sets the op amp's full-scale output at $\pm 50 \mathrm{mV}$. The slide switch $\mathrm{S}_{1}$ turns the voltmeter on and off; also, it lets you test the positive and negative battery voltages. (A meter reading of $323 \mu \mathrm{~A}$ or higher indicates a satisfactory battery.)
The shutter is spring-loaded in the closed position, which shorts the amplifier input to ground and discharges $\mathrm{C}_{1}$. To take a reading, you zero the $\mu \mathrm{A}$ meter by adjusting potentiometer $\mathrm{R}_{2}$ and then simply open the shutter. Or, you can keep the shutter open and monitor any movement of the source with respect to the meter.

EDN

To Vote For This Design, Circle No 750


Fig 1-This voltmeter measures electrostatic potential as low as $1 V$ without touching the voltage source. The full-scale input at 3.5 in., for example, is 5 kV .


## $1 /$ Industry's largest surface-mount selection.

Good reasons to switch:

1. Toggles, pushbuttons, slides, DIPs.
2. High-temperature plastic construction.
3. Withstands infrared, vapor phase reflow, wave soldering processes.
4. Competitively priced.
5. Available NOW!

For your free catalog, product samples, applications help,
or a quotation, call or write;
ALCOSWITCH, 1551 Osgood St., N. Andover, MA 01845, U.S.A.
Tel: (617)685-4371, Twx: (710)342-0552, Fax: (617)686-9545
avdat ilictowitici
Quality and Innovation

## Complex-multiply code saves clock cycles

Roger G Cox, PE<br>Consulting Engineer, Pitkin, CO

The straightforward multiplication of two complex numbers requires the computation of four product terms (Listing 1). A program that first computes three intermediate terms (using add and subtract operations) can multiply complex numbers using only three product terms (Listing 2), thereby achieving a net reduction in the number of required CPU clock cycles.

The technique of Listing 2 is useful in applications such as graphics transformations, digital filters, and FFT computations. You can save an appreciable amount of time if your program executes many thousands of complex multiplications. In a 1024 -point FFT, for example, you save 10 msec per transform.

Multiplication of two complex numbers yields a real (R) and imaginary (I) part as follows:

$$
\mathrm{R}+\mathrm{jI}=(\mathrm{A}+\mathrm{jB})(\mathrm{C}+\mathrm{jD}),
$$

where

$$
\mathrm{R}=\mathrm{AC}-\mathrm{BD} \text { and } \mathrm{I}=\mathrm{BC}+\mathrm{AD} \text {. }
$$



Listing 1 simply generates the four product terms $\left(A^{*} C, B^{*} D, B^{*} C\right.$, and $\left.A^{*} D\right)$. The routine, written for the Intel processor family, stores the 16 -bit input variables A, B, C, and D in the memory locations AX, BX, CX, and DX, and it writes the 32 -bit complex results to the locations RM, RL, IM, and IL. Listing 2, however, generates the three product terms $\mathrm{P}_{1}=\mathrm{A}^{*}(\mathrm{C}+\mathrm{D}), \mathrm{P}_{2}=\mathrm{D}^{*}(\mathrm{~A}+\mathrm{B})$, and $\mathrm{P}_{3}=\mathrm{C}^{*}(\mathrm{~B}-\mathrm{A})$, and it computes the result as $\mathrm{R}=\mathrm{P}_{1}-\mathrm{P}_{2}$ and $\mathrm{I}=\mathrm{P}_{1}+\mathrm{P}_{3}$.
Inspection of the code listings shows that the faster code executes three add operations and one negate operation instead of the fourth integer-multiply operation. The time savings can be significant. For example, for the $80286 \mu \mathrm{P}$, eliminating one integer multiplication saves 24 cycles. The negation and three addition operations add eight cycles, for a net savings of 16 cycles. For the $80186 \mu \mathrm{P}$, the savings is 34 minus 12 , or 22 cycles.

The 3-multiply approach requires six additional bytes of code, but on many systems execution is still about 2 $\mu \mathrm{sec}$ faster. Note that you must scale the input values to avoid overflow in the result or in the intermediate terms $\mathrm{C}+\mathrm{D}, \mathrm{A}+\mathrm{B}$, and $\mathrm{B}-\mathrm{A}$.

EDN
To Vote For This Design, Circle No 747

LISTING 2-3-MULTIPLY APPROACH


# Circuit ensures proper RS-232C mating 

Ralph L Adcock<br>SKP Electronics, Santa Ana, CA

Connectors for RS-232C data links aren't keyed, which increases the chance that you might plug the connector in backwards, reversing the transmit and receive pins and disabling a piece of equipment. The circuit of Fig 1 masks this mistake by automatically swapping the transmit and receive signals, allowing you to plug the connector in either way.
The RS-232C transmit and receive signals connect, via 1-k $\Omega$ resistors, to optocouplers $\mathrm{IC}_{2}$ and $\mathrm{IC}_{3}$. These devices produce a logic zero at their outputs (pin 6) in response to an input of either polarity having a magnitude exceeding 3.8 V . (RS-232C signals are a minimum of $\pm 5 \mathrm{~V}$.) In turn, the outputs cause the J-K flip-flop's output ( $\mathrm{IC}_{4}$, pin 5 ) to set the position of analog switch $\mathrm{IC}_{1}$ correctly.

At power-on, active drivers at each end of the RS232 C link maintain a voltage on the transmit and receive lines-regardless of data transmission. If the plug is mated correctly, the voltages cause the optocouplers' outputs to each assert a logic zero. Consequently, the flip-flop's output remains unchanged.

If you insert the plug backwards, you remove voltage from the input of one of the optocouplers, producing a logic one output. The flip-flop will then toggle in response to the first negative clock transition, toggling the switch and restoring the proper RS-232C connections. (The clock input can be either a pushbutton contact closure or a signal of approximately 1 kHz .) The optocouplers' $250-\mu$ sec response time prevents the circuit from directing a change of connections during the zero-crossings of a data transmission.

The LED $\left(\mathrm{D}_{1}\right)$ indicates the direction of the plug connection-that is, whether the TXD signal is on pin 2 or 3 of the RS-232C interface. Also, when you apply a continuous clock signal, the LED indicates either that there isn't any RS-232C connection or that the power is off at the other end; the system will hunt under these conditions. A given clock frequency sets a lower limit on the baud rate, though. With a $1-\mathrm{kHz}$ clock, for example, the system can handle 300 to 19.2 k baud, but it may exhibit false switching at 50 baud.

EDN

To Vote For This Design, Circle No 748


Fig 1-If you inadvertently plug in an RS-232C connector backwards (crossing the transmit and receive signals), this circuit will detect the fault and automatically swap the signals back to the proper lines.

## RF transformers



## $3 \mathrm{KHz}-800 \mathrm{MHz}$ over 50 off-the-shelf models from ${ }^{\$ 295}$

Choose impedance ratios from $1: 1$ up to $36: 1$, connector or pin versions (plastic or metal case built to meet MIL-T-21038 and MIL-T-55631 requirements*). Fast risetime and low droop for pulse applications; up to 1000 M ohms (insulation resistance) and up to 1000 V (dielectric withstanding voltage). Available for immediate delivery with one-year guarantee.

Call or write for 64 -page catalog or see our catalog in EBG, EEM, Gold Book or Microwaves Directory. *units are not QPL listed

## Simpson's rule solves double integrals

A Cameron<br>Defence Research Centre, Adelaide, SA, Australia

Although one generally uses Simpson's rule to approximate single integrals, you can extend the technique for use in solving double integrals. The C language routine of Listing 1 contains the required algorithm plus an example, demonstrating that you can apply Simpson's rule to certain complex double integrals that would normally require the application of numerical techniques. In addition, the technique applies equally well to integrals of a higher order.

You can obtain the algorithm by substituting the standard Simpson integration formula,

$$
\begin{aligned}
S_{x}\left(y_{j}\right)= & f\left(x_{0}, y_{j}\right)+f\left(x_{n}, y_{j}\right) \\
& +4 \sum_{i=1}^{\frac{n-2}{2}} f\left(x_{2 i}-1, y_{j}\right)+2 \sum_{i=1}^{\frac{n-2}{2}} f\left(x_{2 i}, y_{j}\right),
\end{aligned}
$$

for the double integral's inner integral. Reapplying Simpson's rule to the outer integral allows you to express the original integral equation in algebraic terms. After further simplification, it should be apparent that this technique consists of an integration along
one axis for each interval on the orthogonal axis, followed by an application of Simpson's rule on the accumulated results along the orthogonal axis.

If $\mathrm{S}_{\mathrm{x}}\left(\mathrm{y}_{\mathrm{n}}\right)$ represents Simpson's rule applied along the $x$-axis as a function of the position $y_{n}$ on the $y$-axis, then

$$
\begin{aligned}
\text { SIMPSON }= & \frac{h_{x} * h_{\mathrm{Y}}}{9}\left(\mathrm{~S}_{\mathrm{x}}\left(\mathrm{y}_{0}\right)+\mathrm{S}_{\mathrm{x}}\left(\mathrm{y}_{\mathrm{n}}\right)+4 * \mathrm{~S}_{\mathrm{x}}\left(\mathrm{y}_{1}\right)\right. \\
& \left.+2 * \mathrm{~S}_{\mathrm{x}}\left(\mathrm{y}_{2}\right) \ldots \text { etc }\right)
\end{aligned}
$$

where $h_{\mathrm{X}}$ and $\mathrm{h}_{\mathrm{Y}}$ represent the increments between steps:

$$
\mathrm{h}=\text { (upper limit-lower limit)/(number of steps). }
$$

The example in Listing 1 is a partial solution for the total radiated power through a hemispherical surface. Two quarter-wavelength monopole antennas, separated by a quarter wavelength and fed by signals that are out of phase by a quarter wavelength, are the source of the radiated power. (The result should be 3.829042.)

EDN

To Vote For This Design, Circle No 746

## LISTING 1-C LANGUAGE ROUTINE

```
/*--------------------------------------------
    Simpson integration technique for
    evaluating double integrals.
------------------------------------------*/
#include "math.h"
float fxy[l00][100],fy[100];
float pi;
main() {
float f();
float llx,lly,ulx,uly,x,y;
float hx,hy,ef,of,simpson;
int nosx,nosy,i,j;
/*-------------------------------------------
    Simpson integration constants.
        nos -> number of strips
        ul -> upper limit of integration
        11 -> lower limit of integration
        h }\quad\mathrm{ ( incremental value per strip
```



## The highest performance and highest integration, ever. Together on a single 16-bit chip.

The $Z 280^{7 \mathrm{~m}}$ gives you a more powerful CPU and higher performance peripherals than you've ever seen on a 16 -bit chip. Think of it as a complete microsystem on a chip.
Unmatched performance..

Start with the most powerful 16-bit engine available, add on-board Cache, MMU and Burst Mode memory support - and you'll begin to understand the Z280's power and potential. ...powerful on-board peripherals.

Imagine the savings in cost and board size when you have peripherals like 4 DMA channels that'll give you transfers at 6.6 Mbytes $/ \mathrm{sec}$, and a full-duplex UART.

|  | Z280 ${ }^{\text {TM }}$ | 80186 | 68070 |
| :---: | :---: | :---: | :---: |
| Package | $\begin{aligned} & \text { 68-pin } \\ & \text { PLCC/CMOS } \end{aligned}$ | 68-pin LCC/NMOS | $\begin{aligned} & \text { 84-pin } \\ & \text { PLCC/CHMOS } \end{aligned}$ |
| Typical Power | 375 mW | 2W | 800 mW (est) |
| Speed | $10-25 \mathrm{MHz}$ | $8-12.5 \mathrm{MHz}$ | 10 MHz |
| Memory Support | 16 Mb Physical Paged | 1 Mb Physical Segmented | 16 Mb Physical 8 or 128 Segments |
| 16-bit Registers | 12 General | 8 General | 15 Dedicated |
| Instruction Pre-fetch | 256-Byte Assoc. Cache; Burst Mode | 6-Byte Queue | None |
| $\begin{array}{\|l\|} \hline \text { Multiprocessor } \\ \text { Support } \\ \hline \end{array}$ | Local or Global | Local only | Local only |
| Wait Logic | Programmable | Programmable | Hardwire |
| DMA | 4Channels, 6.6 $\mathrm{Mb} / \mathrm{s} @ 10 \mathrm{MHz}$ | $\begin{array}{\|l\|} \hline \text { 2Channels } \\ 2 \mathrm{Mb} / \mathrm{s} @ 8 \mathrm{MHz} \\ \hline \end{array}$ | 2 Channels, 3.2 $\mathrm{Mb} / \mathrm{s}$ @ 10 MHz |
| Counter/Timers | 316-bit | 316-bit | 216-bit |
| Serial I/0 | 1 Full-Duplex UART | None | 1Full-Duplex UART |
| DRAM Controller | 10-bit Refresh | None | None |
| Price (100) | \$33 | \$43 | \$50 |

## The choice is clear.

Right product. Right price. Right away. ZILOG SALES OFFICES: CA (408) 370-8120, (714) 432-9971, (818) 707-2160, CO (303) 494-2905, FL (813) 585-2533 OH (216) 447-1480, TX (214) $231-9090$, CANADA Toronto (416) 673.0634 , ENGLAND Maidenhead ( 44 ) ( 628 ) 781227 , W. GERMANY Munich (49) (89) 612-6046, JAPAN Tokyo (81) (3) 587-0528, HONG KONG Kowloon (852) (3) $723-8979$. R.O.C.: Taiwan (886) (2) $731-2420$, U.S. AND CANADA DISTRIBUTORS: Anthem Electric, Bell Indus., Graham Elec., Hall-Mark Elec.,
and the glue to tie it all together.
With a DRAM Controller to support up to 1 MBit DRAMs and Programmable Wait State Logic on board - you're really looking at significant glue reduction.
Z280: Truly a microsystem.
The Z280 gives you a lot more performance. In a lot less board space. All off the shelf and backed by Zilog's proven quality and reliability. Plus, it's binary code-compatible with the 780 , and priced to rival 8 -bit chips. And all the development support tools you need are available from industry leaders. Contact your local Zilog sales office or your authorized distributor today. Seeing is believing. Zilog, Inc., 210 Hacienda Ave., Campbell, CA 95008 (408) 370-8000.

## DESIGN IDEAS

## LISTING 1-C LANGUAGE ROUTINE (Continued)

```
    pi=3.1415926;
    nosx=30; nosy=40;
    11x=0.1e-8;11y=0.1e-8;
    ulx=pi; uly=2.0*pi;
    hx=(ulx-1lx)/nosx;
    hy=(uly-1ly)/nosy;
    printf (" \n\nDouble integration parameters: \n");
    printf (" Step size hx and hy: %f,%f\n",hx,hy);
    printf (" Number of steps(x,y): %d,%d\n\n",nosx,nosy);
/*
    Calculate all the points within the
    integration region.
*/
        for ( j=0; j <= nosy; j++) {
        for (i=0; i <= nosx; i++) {
                x = hx*i+llx;
                y = hy*j+lly;
                fxy[i][j] = f(x,y);
            }
    }
/*
    Now perform a Simpson integration along
    the }x\mathrm{ axis and accumulate results using
    the y axis variable as an index.
*/
    for (j=0; j<= nosy; j++) {
        of=fxy[l][j];
        ef=0.0;
        for (i=2; i <= nosx-2; i += 2) {
            ef += fxy[i][j];
                of += fxy[i+1][j];
            }
        fy[j]=fxy[0][j]+fxy[nosx][j]+2.0*ef+4.0*of;
        }
/*
    Lastly perform Simpson integration
    along the y axis.
*/
    of=fy[l];
    ef=0.0;
    for (j=2; j <= nosy-2; j += 2) {
        ef += fy[j];
        of += fy[j+1];
        }
        simpson = (hx*hy/9.0)*(fy[0]+fy[nosy]+2.0*ef+4.0*of);
    printf("Result = %f\n\n",simpson);
}
/*
    Enter the function to be integrated here.
*/
float f(x,y) float x,y; {
double xd,yd,zd,zdl;
    xd = x; yd = y;
    zd = pi* cos(xd)/2.0;
    zd = cos(zd);
    zdl = pi*(1.0-sin(xd)*}\operatorname{cos}(yd))/4.0
    zdl = cos(zdl);
    zd = zd*zdl;
    zd = pow(zd,2.0)/sin(xd);
    return ( fabs(zd));
}
```


#   

## Standard and custom devices - one source for all

From one source you can get virtually every type of discrete resistor and resistor network that can be produced in a surface-mount configuration. All fabricated with proven IRC materials and resistor elements - so reliable performance is a sure thing.
IRC was one of the first to offer surface-mount power wirewounds, and our RG Glaze® ${ }^{\circledR}$ power chips are the smallest available.
Our TaNFilm ${ }^{\circledR}$ technology produces resistor networks with exceptional stability, tight tolerances, close TCR tracking, and low noise. These networks, and our chip resistors, also meet or exceed military requirements.
If your surface-mount design requires custom-adapted resistors, no problem. And no long wait, either.
We're the one source to know, as you move ahead into the world of surface-mount. For product specs or application assistance, contact us: IRC, Inc., Greenway Road, P.O. Box 1860, Boone, NC 28607. Phone 1-800-255-4-IRC. (In NC, 704-264-8861.)



## Design Entry Blank


#### Abstract

\$75 Cash Award for all entries selected by editors. An additional $\$ 100$ Cash Award for the winning design of each issue, determined by vote of readers. Additional \$1500 Cash Award for annual Grand Prize Design, selected among biweekly winners by vote of editors.


To: Design Ideas Editor, EDN Magazine Cahners Publishing Co
275 Washington St, Newton, MA 02158
I hereby submit my Design Ideas entry.
Name $\qquad$
Title $\qquad$ Phone $\qquad$
Company
Division (if any)
Street
City $\qquad$ State $\qquad$ Zip

Design Title $\qquad$
Home Address $\qquad$

Social Security Number
(Must accompany all Design Ideas submitted by US authors)

Entry blank must accompany all entries. Design entered must be submitted exclusively to EDN, must be original with author(s), must not have been previously published (limited-distribution house organs excepted), and must have been constructed and tested.

Exclusive publishing rights remain with Cahners Publishing Co unless entry is returned to author or editor gives written permission for publication elsewhere.

In submitting my entry, I agree to abide by the rules of the Design Ideas Program.
Signed
Date
Your vote determines this issue's winner. All designs published win $\$ 75$ cash. All issue winners receive an additional \$100 and become eligible for the annual \$1500 Grand Prize. Vote now, by circling the appropriate number on the reader inquiry card.

## ISSUE WINNER

The winning Design Idea for the March 31, 1987, issue is entitled "Current monitor uses Hall sensor," submitted by Paul Galluzzi of Dynamics Research Corp (Wilmington, MA).

# Regulator has low drop-out voltage 

Thomas C Fatur<br>Analog Control Systems, Greensburg, PA

The voltage regulator of Fig 1 allows an input-output differential (drop-out voltage) as low as 0.1 V . This low drop-out voltage lets you design battery-operated products in which the battery includes a minimal number of voltage cells. The circuit provides a 5 V regulated output and delivers 500 mA max. You can choose $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ to produce other output voltages by using the following equation:

$$
\mathrm{V}_{\text {OUT }}=\left[\left(\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}}\right)+1\right] \mathrm{V}_{\text {REF. }}
$$

Transistor $Q_{1}$ is a high-power pnp device that exhibits a very low saturation voltage ( $\mathrm{V}_{\mathrm{CESAT}}$ ) when operating at $5 \%$ or less of its rated capability for continuous current. $\mathrm{Op} \mathrm{amp} \mathrm{IC}_{2}$ controls the transistor by comparing a fraction of $V_{\text {out }}$ with the reference voltage from $\mathrm{IC}_{1}$.

Resistor $\mathrm{R}_{3}$ allows the op amp's output to swing high enough to turn off $Q_{1}$ under light- or no-load conditions. You select $R_{4}$ based on $Q_{1}$ 's $h_{F E}$ and the op amp's current-sink capability. ( $\mathrm{R}_{4}$ and $\mathrm{C}_{1}$ determine the regulator's output time constant.) $\mathrm{C}_{1}$ also stabilizes the circuit. Its $10-\mu \mathrm{F}$ value ensures stability under most load conditions and provides line and load regulation similar to a typical 3-terminal regulator. Substituting a $100-\mu \mathrm{F}$ value for $\mathrm{C}_{1}$ will ensure unconditional stability but will slow the regulator's response.

EDN
To Vote For This Design, Circle No 749


Fig 1-The low saturation voltage of $Q_{1}$ lets this $5 V$ regulator operate with input-output differentials as low as 0.1 V .

STANTEL 636 Remington Road, Schaumburg, Illinois 60173
Name: $\qquad$ Company: $\qquad$
Address:
Tel: $\qquad$ Position:


DEDICATEDTO EXCELLENCE

## COMPUTERS \& PERIPHERALS

## IEEE-488 CONTROLLER

- Converts an IBM PC to an IEEE-488 instrument controller
- Provides DMA transfer rates of 250k bytes/sec

The GPIB-PC Conv, an interface for the IBM PC Convertible, lets you use the Convertible as an IEEE-488 instrument controller. It provides DMA capability with data-transfer rates of 250 k bytes $/ \mathrm{sec}$. The interface has the full range of talker, listener, serial- and parallel-poll, service-request, and remote-programming functions, as well as complete controller capabilities. It provides a choice of three DMA channels. You can use jumpers to connect the IEEE-488 interface controller to any of six of the PC Convertible's interrupt lines. The card conforms to all I/O-channel slot dimensions required for plugging into the PC Convertible I/O bus,

and it's enclosed in an external module that plugs into the back of the lap-top computer. Its standard GPIB connector is located on the side of the enclosure. $\$ 495$.

National Instruments, 12109 Technology Blvd, Austin, TX 78727. Phone (800) 531-4742; in TX, (800) 433-3488. TLX 756737.

Circle No 351


## DSP DEVELOPMENT

- Board simplifies DSP design for TMS32020 chip
- Plugs into an ADP 320/PC board for IBM PC compatibility
When used with the company's Algorithm Development Package (ADP), the 320/PC-20 daughter board provides a full development system for the TI TMS32020 DSP microcomputer. The board plugs into the company's ADP $320 / \mathrm{PC}$ board, which is compatible with the IBM PC/AT and PC/XT. The design options include the addition of 128 k
bytes of program memory and 128 k bytes of data memory to match the full complement addressable by the TMS32020 chip. The board can accommodate 70-nsec memory chips and can run at $20-\mathrm{MHz}$ clock rates without wait states. $320 / \mathrm{PC}-20$ with TMS32020 software, $\$ 995$.

Atlanta Signal Processors Inc, 770 Spring St, Atlanta, GA 30308. Phone (404) 892-7265.

Circle No 352

## VIDEO PRINTER

- Generates dot-for-dot hard copy from CRT screen
- Produces output in $81 / 2 \times 10-\mathrm{in}$. format

The TX-2000 provides hard copy of any image displayed on a CRT. The device connects directly, via coaxial cable, to the CRT's video-controller port. The printer has a high-resolu-

tion, fixed-array, thermal print head, which provides dot-for-dot reproduction of a screen image as dense as $1536 \times 1024$ pixels. The frame grabber captures an entire screen in $1 / 30$ sec, so you don't need to freeze the display. The entire printing process takes 10 sec . You can choose any of 100 preset display types, which automatically set the display size, pixel resolution, and other display parameters. \$2995.

Axiom Edwards CPE Inc, 1014 Griswold Ave, San Fernando, CA 91340. Phone (818) 365-9521. TWX 910-496-1746.

Circle No 353


## AUTOMATIC SCHEMATIC.

FUTUREDESIGNER: DRAW LESS. DESIGN
MORE. Introducing FutureDesigner ${ }^{\text {TM }}$ the only advanced design entry workstation that lets you describe your circuit in compact, high-level terms and create more complex designs faster. FutureDesigner's flexible, new techniques encourage creativity and experimentation, helping you produce innovative products quickly and more accurately.

## MULTIPLE DESIGN ENTRY MODES FOR SPEED AND FLEXIBILITY. Describe

 your circuit with any combination of structural and behavioral representations. Use schematics to enter the structural portions of the design, such as data paths in a memory array. For portions easier to describe behaviorally, like sequencers or decoders, simply enter equations, truth tables or state diagrams using on-screen input forms.
## ADVANCED DESIGN VERIFICATION

 HELPS YOU GET IT RIGHT THE FIRSTTIME. For the behavioral portions of your design, use FutureDesigner as a "what if" tool to try different design approaches. Immediately verify that your circuit works as you intended. For the structural portions, design check tools detect and help you correct connectivity and other common design errors. Together these features significantly shorten the design iteration cycle.

## LOGIC SYNTHESIS CONVERTS YOUR

 EQUATIONS INTO SCHEMATICS. Once you've entered equations, state diagrams or truth tables, FutureDesigner's logic synthesizer eliminates redundant circuitry and optimizes your design for size/speed trade-offs. FutureDesigner is the only design entry workstation that will then automatically produce the correct schematics and integrate them with the total structural design.
## MORE CHOICES IN TECHNOLOGIES, VENDORS AND SYSTEMS. Future-

Designer is technology independent. Choose the most convenient mix of TTL, PLDs, gate arrays or other ASICs from a wide range of semiconductor manufacturers. You can easily migrate from one technology to another without redesign.

FutureDesigner output is an industry standard, widely accepted by engineering service bureaus and semiconductor vendors. You'll also have access to both FutureNet ${ }^{\circledR}$ and other CAD systems for simulation and PCB layout.

Call us today at 1-818-700-0691 and learn how a FutureDesigner workstation gives you the flexibility and accuracy to design innovative products faster. And only FutureDesigner gives you automatic schematics.


## EMULATOR

- Expands HP 64000 development system
- Runs at 68 HC 11 operating speeds as high as 2 MHz
The HP 64265A, a nonintrusive emulator for the $\mathrm{MC} 68 \mathrm{HC} 11 \mu \mathrm{P}$, is available as a subsystem for the HP 64000 development system. The emulator features real-time execution to a $2-\mathrm{MHz}$ bus rate; 64 k bytes of emulation memory; nonintrusive host access of emulation memory; emulation memory that's mapped in 16-byte blocks; 16 hardware breakpoints; disassembly of MC68HC11
instructions; and simulated I/O for emulator access to development-system resources. It's also compatible with other HP 64000 emulator and analyzer subsystems. HP 64265A emulation subsystem for the MC68HC11A, $\$ 13,400$. To use the 64265 A , you need one of two cable sets: the 64268A 48-pin DIP (\$380) or the 64268B 52-pin PLCC (\$750). Delivery, 10 weeks ARO.

Hewlett-Packard Co, 1820 Embarcadero Rd, Palo Alto, CA 94303. Phone local office.

Circle No 354

## DEVELOPMENT KIT

- Multibus II development kit
- Includes I/O development board and software support

The MIB II 186/110 development kit for Multibus II applications includes an intelligent I/O board and Multibus II software that provides a

general-purpose intelligent interface to the Multibus II parallel system bus (iPSB). The board includes an $80186 \mu \mathrm{P}$, an independent configuration processor, as much as 256 k bytes of EPROM, as much as 512 k bytes of dynamic RAM, an 82258 DMA controller, an 8259 interrupt controller, a serial communications port, and a prototype area that takes up one third of the board's area. The prototype area has access to the local $\mu \mathrm{P}$ bus. The serial com-

When you position wire, and you want it to stay put; reach for dek's complete line of wire management products. Designed to hold all types of wire-flat, round or cable, these rugged holding devices withstand the toughest industrial and consumer conditions. Choose from adhesivebacked, push-mount, or mechanical fastening styles. They're all created to give your wire staying power.
dek, inc.
3480 Swenson Avenue
St. Charles, Illinois 60174
Phone: 1-312-377-2575
Telex: 297284 DEK-UR
Outside Illinois Call Toll Free 1-800-323-1419

```
－R I F A M I C R O E L E C T R O N I C S D D I V I S I O N •
Hybrid filters to set new
standards．A range of active low－pass filters．
Complete．Effective．
Anti－aliasing for use with digital audio equipment． With separate or integrated group－delay equalizer．Whichever you pick，choose RIFA．
－15－20 kHz low－pass filter family
－anti－aliasing
－band－limiting
－ 44 pin DIL packaging
－optional adaption for compact disc standards
```



```
Rifa，Inc．
Greenwich Office Park 3
P．O．Box 3110
Greenwich，CT 06836
```


$\qquad$

``` 비 \(\perp\) \(\perp\)
``` \(\qquad\)
``` \(\exists\) 7 \(\exists\)
``` \(\qquad\)
``` पلன
``` \(\qquad\)
``` I W \(\forall 」\) I لㅁ
```

munications port provides direct access to the board, allowing you to download software without using the iPSB. Hardware/software development kit, $\$ 2000$.

Micro Industries, 691 Greencrest Dr, Westerville, OH 43081. Phone (800) 446-6762; in OH, (800) 826-2237 or (614) 895-0404. TLX 759200.

Circle No 355

## VIDEO BOARD

- Digitizes video images at 20M samples/sec
- Has user-formatted frame sizing

The SP-Diva video acquisition board for VME Bus systems digitizes an incoming video signal by comparing the signal to a programmable threshold level at the rate of


FOR A DECOUPLING CAPACITOR THAT SAVES SPACE, DEFEATS NOISE AND BEATS HUMIDITY, HEAT AND COLD: ROGERS MICRO/QII.

It's rugged. Reduces voltage noise spikes by as much as a factor of ten. With capacitance levels from $.01 \mu \mathrm{~F}$ to $.30 \mu \mathrm{~F}$. (Especially effective with 256 K and 1 M bit RAM.) Suitable for military applications.
Molded packages seal out moisture and humidity.
Reliable performance from $-55^{\circ} \mathrm{C}$ through $+125^{\circ} \mathrm{C}$.
Save board space up to $30 \%$ by mounting beneath DIP ICs.
Call (602) 967-0624 and ask a Rogers Micro/Q Product Specialist to send you a free sample.

H ROGERS
Rogers Corporation
Circuit Components Division
2400 South Rooseselt Stree
Tempe, AZ 85282

 design. Traditional DIP, high density ZIP or surface mount SOJ. And, they're all available now.
Mitsubishi's 1 Mb ZIP package provides a cost-effective, widely sourced high density alternative to DIPs. The ZIP's low profile allows tight board-toboard spacing, plus, it's auto-insertable using traditional DIP throughhole production technology.

| Part\# | Configuration | Mode | Package |  |  | Access Time (ns) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Plastic DIP <br> (P) | Plastic J-Lead (J) | Plastic ZIP <br> (L) | (-10) | $\underset{(-12)}{\mathbf{t}_{\text {RaC }} / t_{\mathrm{caC}}}$ | (-15) |
| M5M4C1000 | $1 \mathrm{M} \times 1$ | Fast Page | - | - | - | 100/25 | 120/30 | 150/40 |
| M5M4C1001 | $1 \mathrm{M} \times 1$ | Nibble | - | - | - | 100150 | 120/60 | $150 / 75$ |
| M5M4C1002 | $1 \mathrm{M} \times 1$ | Static Column | - | - | - | 100/25 | 120130 | 150/40 |
| M5M44C256 | $256 \mathrm{~K} \times 4$ | Fast Page | - | - | - | 100/25 | 120/30 | 150/40 |
| M5M44C258 | $256 \mathrm{~K} \times 4$ | Static Column | - | - | - | 100/25 | 120/30 | 150/40 |
| MH1M08 | $1 \mathrm{M} \times 8$ | Fast Page | $J$ (socketed), JA (pinned) <br> $J$ (socketed), JA (pinned) |  |  | 100/25 | $120 / 30$ | 150/40 |
| MH1M09 | $1 \mathrm{M} \times 9$ | Fast Page |  |  |  | $100 / 25$ | 120130 | 150/40 |

For high density applications, where an upgrade from a $256 \mathrm{~K} \times 8 / 9$ is required, and/or height is not critical, Mitsubishi also offers $1 \mathrm{M} \times 8$ and $1 \mathrm{M} \times 9$ SOJ memory modules.

## CMOS Technology

Mitsubishi's CMOS design makes two new modes of 1 Mb device operation possible: static column and fast

1M x 1 DRAM Package Dimension Comparison
page (a clocked static column). Both modes exhibit $t_{\text {cAC }}$ access times twice as fast as traditional NMOS designs, making high performance microprocessor systems much easier to design.

For additional information, call or write Mitsubishi Electronics America, Inc., Semiconductor Division, 1050 E. Arques Ave., Sunnyvale, CA 94086. (408) 730-5900, ext. 2314.

| Package | Relative Density <br> (Plane) | Relative Density <br> (Volume) | Package Height <br> In. (max.) |
| :--- | :--- | :--- | :--- |
| DIP (Dual In-Line) | 1.0 | 1.0 | 0.18 |
| ZIP (Zig-Zag In-Line) | $1.6-2.0$ | 0.7 | 0.4 |
| SOJ (Small Outline J-Lead) | $1.05^{*}\left(2.1^{* \star}\right)$ | $1.1^{\star}$ | 0.165 |
| Module (1M $\times$ 9 Chips) | $3.25 /$ device | $0.7 /$ device | 0.8 |

bits of digital I/O for that computer. Dual sets of handshake lines make it easy for you to interface the board to parallel printers or other computers having parallel interfaces. The onboard hardware supports a variety of handshake interfaces, including 8-bit, IBM PC parallel ports; a DEC Unibus; Q Bus 16 -bit interfaces; Centronics-style 8-bit printer
ports; and other NB-DIO-32F boards. The board is compatible with the Macintosh II NuBus interface (including that interface's configuration ROM and nonmaster-interrupt requests). The board runs the manufacturer's LabView software, which provides a graphics programming environment for ap-plication-software construction.
$\$ 595$.
National Instruments, 12109 Technology Blvd, Austin, TX 78727. Phone (800) 531-4742; in TX, (800) 433-3488 or (512) 250-9119. TLX 756737.

Circle No 357


## EVALUATION BOARD

- Board is compatible with IBM PC/AT development
- Lets you evaluate the vendor's 4-chip IBM PC/AT set

The ZyATB-1 board is an evaluation vehicle for the manufacturer's Poach (PC on a chip) chip family, which consists of the Poach/AT 2-chip set and the two Poach/ATB buffer chips. These four chips perform $75 \%$ of the functions of the LSI, MSI, and SSI devices found on the IBM $\mathrm{PC} / \mathrm{AT}$ mother board. The evaluation board includes an $80286 \mu \mathrm{P}$, an 80287 math coprocessor, an 8042 keyboard controller, a 64k-byte ROM, 512k bytes of RAM, the standard PC/AT I/O functions, and an interface to the system's expansion bus. $\$ 1500$.
Zymos Corp, 477 N Mathilda Ave, Sunnyvale, CA 94086. Phone (408) 730-5400.

Circle No 358

## GRAPHICS BOARD

- Provides hardware windowing, bit-block transfers
- Maintains compatibility with IBM CGA and EGA boards

The TT786 graphics board for IBM PCs, PC/XTs, PC/ATs, and compatibles is based on the Intel 82786 graphics coprocessor. The board

# WE OFFER THE BROADEST LINE OF PASSIVE SMDs ${ }^{8}$ IN THE U.S. BECAUSE WE NEVER KNOW WHAT YOU'LL THINK OF NEXT. 



You're coming up with new surface mount circuit designs all the time. We can help.

We're ready with the most extensive selection of passives in the industry, leaded as well as surface mount. And we're regularly developing new components and new configurations to meet your needs.

## Leading the market in SMD capacitors.

Our line of SMD capacitors includes Monolithic Ceramic Capacitors, Tantalum Chip Capacitors and Aluminum Electrolytic Chip Capacitors. Each offers superior electrical performance.

Our famous BLUE CHIP ${ }^{\circledR}$ Tantalum Capacitor, for example, is the smallest and most reliable tantalum chip capacitor available. It combines the long life and high reliability of a tantalum capacitor with the design benefits of a chip component: low ESR, low DC leakage, low inductance and maximum volumetric efficiency.

Our Monolithic SMD Chip Capacitor offers advanced performance characteristics in very small case sizes. The ceramic chip

[^15]design means superior volumetric capacitance efficiencies. You can select from a wide range of capacitance values available in NPO, X7R and Z5U dielectrics.

Surface mount resistors and trimmers.
We're ready to meet your needs with Trimmers, Commercial Thick Film Chip Resistors and Precision MELF SMD Resistors.

Our Thick Film Resistors are particularly well suited to surface mount circuits because of their high reliability and small size.

High reliability, on-time delivery.
When you buy from Mepco/Centralab, you can count on quality. Advanced SPC (Statistical Process Control) methods are in place at our manufacturing locations to assure you of a consistent, reliable product. At the same time, highly automated, computercontrolled manufacturing processes enable us to provide prompt delivery.

## Team up with the leader in SMDs. ${ }^{\text {® }}$

You can expect more from the leader, and with Mepco/Centralab, you get it. The broadest line of SMDs. High-volume production capabilities and a reputation for reliability. Send for our free SMD Catalog today. Use the coupon below. Or call us at (305) 881-3257.

provides hardware windowing, 19M-bps BitBlts (bit-block transfers), and fast drawing commands. For example, it performs area fills at a rate of 24 M bps and draws lines at 2 M pixels/sec. The TT786 comes with 512 k bytes of video display memory, which typically supports a mixed text-and-graphics frame buffer of $2000 \times 1000$ pixels. You can simultaneously display 16 colors from a palette of 64 colors. The TT786 can drive an IBM EGA (Enhanced Graphics Adapter) or CGA (Color Graphics Adapter) monitor or can share a monitor with an existing IBM EGA or CGA card. Microsoft's Windows and Turbo Pascal Graphix software is currently being ported to the board. Reprogrammable logic-cell arrays on the board allow you to customize the TT786. Its programmable features include the locking of various configuration parameters, encrypted or barred access to memory or 82786 regis-
ters, interrupt vectoring, interception of PC-bus I/O or memory addresses, and control of the 82786 's accelerated mode. $£ 395$ (50).

Tektite, 9 Coolhurst Rd, London N8 8EP, UK. Phone 01-341 2468. TLX 269441.

Circle No 359


## STORAGE

- Disk-emulation boards provide solid-state storage
- IBM PC bus-compatible boards for harsh environments

QPC-5213 disk-emulation boards are IBM PC bus-compatible, massstorage devices. These solid-statestorage boards can operate in harsh environments, where vibration, shock, heat, or dust would interfere with the operation of floppy-disk or Winchester drives. The QPC-5211 holds as much as 2 M bytes of PROM or EPROM or 1 M byte of EEPROM. The QPC-5212 provides 512 k bytes of CMOS RAM, as well as 1 M byte of PROM or EPROM or 512 k bytes of EEPROM. The QPC-5213 accommodates as much as 1 M byte of CMOS RAM. All the RAM sockets on the QPC-5212 and QPC-5213 boards have built-in lithium batteries that provide nonvolatile data storage. Without any memory devices, the QPC-5211, -5212, and -5213 each costs $\$ 495$.

Qualogy Inc, 2241 Lundy Ave, San Jose, CA 95131. Phone (408) 434-5200. TLX 4993489.

Circle No 360


Order KEMET Multilayer Ceramic Chip Capacitors in cold-formed aluminum carrier tape packaging that works as fast as your placement machines. Easy-to-read marking. Sizes C0805 through C2225; capacitances 1.0 pF to $2.2 \mu \mathrm{~F} ; 50$ to 200 VDC. Standard, CDR and high-reliability grades.

Sales Offices and Distributors Worldwide In U.S.A.: (803) 963-6348; Telex 57.0496. In Europe: 41-22-396512; Telex 845-911302. In Asia: 852-372-31211; Telex 780-45162.


KEMET Electronics Corporation


## MEMORY BOARD

- 16M bytes of dual-port dynamic RAM on one board
- Supports both Versabus and VME Bus interfaces

The VMEM-16MB is a dual-port VME Bus memory board that provides a full 16 M bytes on one card and supports both the VME Bus and the Versabus interfaces. Utilizing 1M-bit dynamic-RAM chips, the dual-port memory ensures that each processor in a multiprocessor system has priority access through its local Versabus. The interprocessor
communication and I/O transfers take place over the VME Bus. The VME Bus's read-access time is 230 nsec; its write-access time is 180 nsec. The read-access time for the Versabus is 220 nsec ; its write-access time is 200 nsec . The board has 32-bit data paths, and it performs 32-, 16- and 8-bit data transfers, so you can use it with almost any combination of processors and DMA devices on the VME Bus. $\$ 8995$.

Dual Systems Corp, 2530 San Pablo Ave, Berkeley, CA 94702. Phone (415) 549-3854.

Circle No 361

## MODEM BOARD

- Full-duplex synchronous operation to 14.4 k bps
- $2 W$ power consumption is typical

The R144DP is a low-power fullduplex synchronous modem board

for unconditioned or conditioned leased-line, 4 -wire applications. It's capable of operating at $14.4 \mathrm{k}, 12 \mathrm{k}$, $9.6 \mathrm{k}, 7.2 \mathrm{k}$, and 4.8 k bps. It consumes 2 W typ and features full CCITT V. 33 and V. 29 compatibility, trellis-coded modulation, a parallel $\mu \mathrm{P}$ bus interface that allows the host CPU to monitor and control features such as self-diagnostics, a CCITT V.24/RS-232C port, a dynamic receive range of 0 to 43 dBm , and TTL and CMOS compatibility. Two packaging options are available: a $3.94 \times 4.73$-in. module with a DIN connector and a $3.23 \times 3.94-\mathrm{in}$. DIP module that can be placed di-
rectly on the host system's pc board. DIN-connector version, \$400; DIP version, $\$ 385$. (1000).

Rockwell International Co, Box C, MS 501-300, Newport Beach, CA 92658. Phone (714) 833-4700.

Circle No 362

## NETWORK CARDS

- Operate as stand-alone or STE Bus-based Bitbus nodes
- Are optically isolated from the Bitbus network

The SNETS and SNETM are singleEurocard boards that provide an interface between STE Bus systems and Bitbus networks. Both boards are based on Intel's 8044 Bitbus processor and can operate as Bitbus masters or slaves. The SNETS board operates as an STE Bus slave; an STE Bus CPU controls it via its I/O-mapped slave interface. The SNETM can operate as an STE Bus

master or as a stand-alone Bitbus node processor. In STE Bus master or stand-alone mode, commands sent via the Bitbus allow you to read or write to STE Bus or local I/Oport locations. As a result, you don't need to write firmware for the SNETM board for simple control applications. For stand-alone operation, the vendor provides an $\mathrm{I} / \mathrm{O}$ connector with 16 digital lines, so
you can interface the board to the company's signal-conditioning boards. Both the SNETS and SNETM boards have optical isolation in the Bitbus data and transceiver control lines. By adding an isolated 5 V power supply, you can achieve complete isolation from the Bitbus network. SNETS, £200; SNETM, £250.

Arcom Control Systems Ltd, Unit 8, Clifton Rd, Cambridge CB1 4WH, UK. Phone (0223) 242224. TLX 817114.

Circle No 363

## RAM CARD

- Accepts 2M bytes of static RAM or ROM on a single Eurocard
- Allows separate RAM and ROM access times

The VMEM-S1 single-Eurocard VME Bus memory board has 16 32 -pin sockets that are capable of

$$
\begin{aligned}
& \text { Nobody } \\
& \text { offersyou a } \\
& \text { broaderline of } \\
& \text { power } \\
& \text { semiconductors. }
\end{aligned}
$$


holding as much as 2 M bytes of static RAM or ROM. You can load the board with a combination of RAM and ROM as your application requires. The device-access times can range from 100 to 250 nsec , and the board is divided into two separate memory areas for which you can specify different access times. The board will accept RAM or ROM devices with capacities as high as 1M bit. The board makes provision for the battery backup of the static RAM. DM 990.

Pep Modular Computers GmbH, Am Klosterwald 4, 8950 Kauf-
beuren, West Germany. Phone (08341) 8974. TLX 541233.

Circle No 364
Pep Modular Computers Inc, 600 N Bell Ave, Pittsburgh, PA 15106. Phone (412) 279-6661. TLX 6711521.

Circle No 365

## NETWORK INTERFACE

- Provides RF portion for IBM's Personal System/2
- Module provides interface to the IBM PC network
The MHW 10000 RF module provides the RF functions necessary for implementing a modem that's compatible with the IBM PC network and the IEEE-802.7 broadband specifications. The module is a full-duplex, continuous-phase, FSK transceiver that takes up $8 \mathrm{in}^{2}$ of space in your system. It plugs into the IBM PC Network Adapter card

in the IBM Personal System/2. The broadband approach to LANs permits video and security functions, as well as other broadband functions, to exist on the same cable. The unit uses T-14 (transmit) and J (receive) CATV (community-antenna TV) channels. $\$ 275$.
Motorola Inc, Semiconductor Products Sector, Box 52073, Phoenix, AZ 85018. Phone (602) 2446394.

Circle No 366

In 1986, Westinghouse, GE and Mitsubishi formed POWEREX to provide what no one else had provided before. One-source convenience versus many-source chaos. Just-in-ime delivery versus high inventory costs. Application assistance versus printed specifications. Innovation versus imitation.

State of the art capabilfies versus last generation obsolescence.
POWEREX versus the competition. Our advantages are obvious.


Nobody offers you more advanced power semiconductor modules to solve your design problems. Next generation FETMOD, ${ }^{M}$ cascade MOSBIPTM and cascode MOSBIP ${ }^{T M}$ modules are available now from POWEREX. $15-100 \mathrm{amps}, 450-1,000$ volts for applications up to 100 KHz .
Only POWEREX offers as broad a line of isolated power modules, triacs, power transistors, Darlingtons, rectifiers, thyristors, power hybrids, GTOs, RCTs, asymmetric SCRs and stack assemblies.

For more information, phone (412) 925-7272.
// oug Iax

## NEW PRODUCTS

## INTEGRATED CIRCUITS



## HIGH-SPEED OP AMP

- Settles to within $\pm 1 \%$ in 12 nsec
- Full-power bandwidth is 82 MHz

The AD5539 is a monolithic, highspeed op amp that settles to within $\pm 1 \%$ in 12 nsec . The device has a $1.4-\mathrm{GHz}$ (typ) gain-bandwidth, a $600 \mathrm{~V} / \mu$ sec slew rate, and an $82-\mathrm{MHz}$ full-power bandwidth. It dissipates 550 mW when operating from the nominal $\pm 8 \mathrm{~V}$ power supply. A single capacitor makes the op amp uni-ty-gain stable; gain settings of higher than five require no compensation. The dc performance is tested and guaranteed over temperature. Maximum respective J and S specs are 6 and 5 mV of inputoffset voltage, 5 and $3 \mu \mathrm{~A}$ of input-
offset current, and 40 and $25 \mu \mathrm{~A}$ of bias current. The minimum openloop gain is 47 dB , the minimum common-mode rejection ratio is 70 dB , and the input voltage noise is less than $4 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. The amplifiers are available in 14 -pin plastic or ceramic DIPs and are specified for the commercial or military temperature ranges, respectively. From \$1.65 (100).

Analog Devices Inc, Box 9106, Norwood, MA 02062. Phone (617) 935-5565. TWX 710-394-6577.

Circle No 367

## DATA ACQUISITION

- Converts eight bits in 20 usec
- Includes an 8-channel multiplexer

The ZN437 is a monolithic dataacquisition system that includes an 8-channel multiplexer, an 8-bit, suc-cessive-approximation A/D converter, an 8 -word $\times 8$-bit RAM, 3 -state output buffers, address latches, $\mu \mathrm{P}$ control logic, and a clock predivider. It converts in $20 \mu \mathrm{sec}$, and you can

program it to operate in one of four modes: single or continuous conversion on a designated channel, or single or continuous conversion on each of the eight channels. A clock predivider allows the device to operate from the clock signal of a $\mu \mathrm{P}$ at frequencies as high as 4 MHz . The on-chip RAM stores the result of each channel's conversion, and the double-buffered latches permit a processor to read the data at any time. The device comes in a 28 -pin plastic DIP. The ZN437-E7, with $\pm 1$-LSB linearity, $\$ 10.51$; the ZN437E-8, with $\pm 0.5$-LSB linearity, $\$ 14.51$ (1000).

Ferranti Semiconductors, 87 Modular Ave, Commack, NY 11725. Phone (516) 543-0200.

Circle No 368

## DATA ACQUISITION

- $33 k$-sample/sec throughput rate
- 1-in² LCC package

The SDM862 data-acquisition system includes a 16-channel input multiplexer (the SDM863 has an 8-channel differential mux); a jumper-selectable instrumentation amplifier with gains of 1,10 , and 100; a sample/hold amplifier; and a 12 -bit A/D converter with a $\mu \mathrm{P}$ interface and 3 -state output buffers. Each device provides a maximum throughput rate of 45 kHz for 8 -bit accuracy or 33 kHz for 12 -bit accuracy. External connections select an input-voltage range of $0 \pm 5 \mathrm{~V}$, $0 \pm 10 \mathrm{~V}$, or $\pm 5 \mathrm{~V}$. Integral-linearity grades include $0.024 \%$ and $0.012 \%$ (full-scale resolution). The devices
come in 68 -lead, $1.1-$ in $^{2}$ grid arrays or in $1-\mathrm{in}^{2}$ ceramic LCCs and are specified for the commercial, industrial, or military temperature ranges. From $\$ 103$ (100). Delivery,
stock to eight weeks.
Burr-Brown Corp, Box 11400, Tucson, AZ 85734. Phone (602) 7461111. TWX 910-952-1111.

Circle No 369



Solving the puzzle of board-level applications, and the jigsaw of appropriate bus architectures, takes an increasing amount of concentration. With focused technical sessions, seminars, and exhibits, BUSCON/87-East puts the pieces together all in one place, at one time. If you're involved in the design, application and/or specifying of single-board microcomputers and expansion boards, BUSCON/87-East is for you.

## SEMINARS

Bus Overview - VME/VSB • PC Bus Applications • Nu Bus Applications • Shared Memory

## SESSIONS

BACKPLANES Physical Layer Design - Power
Distribution - Noise Suppression - Meta Stability • Ground Integrity
INTERFACES Multiprocessors • Bus I/F Chips

- Self-configuration - Live Insertion - ASICs

REAL TIME (Kernels) Integration - ROM-able

- RT Languages

REAL TIME (OS © UNIX) Development Environments - RT DOS - Stand-alone Modules

- Multiprocessing


## HIGH-SPEED PROCESSING Graphics

Applications • Digital Signal Processing Imaging • Analysis
TOOLS FOR BUS/BOARD DESIGNERS
Schematic Capture - Simulation/Analysis • PC Layout/Routing
SYSTEMS ARCHITECTURE Message Passing

- Arbitration - Cache - Distributed Processing

I/O APPLICATIONS Serial Buses • SCSI/ESDI

- Parallel Channels / Communications - Analog/Signal

Conditioning

FOR COMPLETE INFORMATION: Write or telephone: Edward E. Grazda, Director of Education • 17100 Norwalk Blvd., Suite 116, Cerritos, CA 90710-2750 • (213) 402-1610 Telex: 6502905828 (WUI) • FAX: 2134028814

# BUSCON/87-East 

The Bus Board Users Show \& Conference
October 5-7, 1987
Royal Plaza Hotel
Marlborough, Massachusetts


## INTERFACE HYBRID

- Connects a MIL-STD-1553 terminal and a host CPU
- Screened per MIL-STD-883

The hybrid BUS-66300 II contains a chip that provides the complete 1750-to-1553 interface, allowing the device to act as an intermediary between a MIL-STD- 1553 terminal and a host CPU. The host preloads 1553 control-data information, and the interface then provides terminal control, data-transfer timing and control, and response handling. Ongoing 1553 I/O is almost transparent because the hybrid operates with as
much as 64 k bytes $\times 16$ bits of shared RAM and because the host can read and write 1553 messages concurrently with 1553 terminal activity (the hybrid handles memory contention automatically). The device operates over the military temperature range and is available in versions screened to MIL-STD-883. $\$ 995$. Delivery, stock to 12 weeks.

ILC Data Device Corp, 105 Wilbur Pl, Bohemia, NY 11716. Phone (516) 567-5600. TWX 510-228-7324.

Circle No 370

## 32-BIT $\mu \mathrm{P}$

- 4G-byte virtual and physical address spaces
- Thirty-two 32-bit general-purpose registers

The $\mu$ PD70632 (V70) is a multitasking, virtual-memory, CMOS $\mu \mathrm{P}$ with a 32 -bit addressing capacity, 32 general-purpose 32 -bit registers, 24

privileged registers, and a 32 -bit data bus that operates at 20 MHz . The chip uses a 2-clock bus cycle and 6 -stage pipeline to achieve a peak performance of 6.6 MIPS and a peak data-transfer rate of 40 M bytes/sec. The V70 supports the Itron operating system and the Unix System V. It includes an emulation mode that executes all V20/V30 and V40/V50 software. Other features include de-mand-paged memory management with 4 G bytes of virtual space for

## SOT-23 TRANSISTORS AND DIODES FOR SURFACE-MOUNT APPLICATIONS.

Ferranti, one of the world's largest SOT-23 suppliers, will meet your high-volume production needs with a full range of competitively priced transistors and diodes.
$\square$ Transistors: NPN and PNP general purpose, medium power, switching, high voltage and Darlington.
$\square$ Diodes: high-speed switching (single and dual), varactor, Schottky and Zener. $\square$ Ferranti's optimum profile is designed for both hybrid assembly utilizing solder paste and surface mounting using adhesives.
$\square$ All devices are molded in silicone plastic to permit higher temperature performance.
$\square$ Ferranti has been supplying SOT-23's for over twelve years and is constantly increasing its production capability.



## ASCULPTURED DISPLAY Can Do Wonders For Your Image.

Sculptured-font digits make the most of your design.

Why? Because research reshaped our fonts. So they look better. Read easier. And reduce eyestrain. General Instrument offered them first. Twelve years ago.

Now, sculptured displays are our best sellers. Details Make The Difference.


Sculptured displays are just one example of the attention we pay to detail. Our LED lamps are another.

We have one of the broadest product lines anywhere. Categorized by packaging, color, size, and brightness.

So you'll get exactly what you need. Every time. Our Network Saves You Work.

Our distributors are always extensively stocked. World-wide.

And our comprehensive computerized distribution system keeps it that way.

So you can order any quantity, large or small. Even samples for evaluation. And in most cases, they'll be shipped the same day.

So get more information. Call your nearest distributor. If you prefer, call or write General Instrument, Optoelectronics Division, 3400 Hillview Avenue,
Palo Alto, CA 94304. GENERAL
(415) 493-0400.
And start carving INSTRUMEN
out better products. Optoelectronics Division
each task, IEEE 754 floating-point operations, a system-debug facility, and task management and protection. The chip measures $14.35 \times 14.24 \mathrm{~mm}$ and comes in a 132 -pin ceramic programmable gain amplifier. $20-\mathrm{MHz}$ version in sample quantities, $\$ 650$. Production quantities will be available in August.
NEC Electronics Inc, Box 7241, Mountain View, CA 94039. Phone (415) 960-6000. TWX 910-379-6985.

Circle No 371

## CMOS OP AMP

- Output swings rail to rail
- Draws $250 \mu$ A from 5 V supply

According to the company, the ALD 1701 is the industry's first precision CMOS op amp whose input- and output-signal ranges include the power-supply voltages (rails). The device operates from a 2 to 12 V single supply or from $\pm 1$ to $\pm 6 \mathrm{~V}$

dual supplies; guaranteed specs are based on a 5 V supply. Typical current from a 5 V supply is $250 \mu \mathrm{~A}$. Specs include a $0.7-\mathrm{MHz}$ unity-gain bandwidth, a $0.7 \mathrm{~V} / \mu \mathrm{sec}$ slew rate, a $1-\mathrm{pA}$ input bias current ( 30 pA $\max$ ), and internal compensation for unity-gain stability. The short-cir-cuit-protected output can deliver 1 mA to a $10-\mathrm{k} \Omega$ load or can drive a $100-\mathrm{pF}$ load in the unity-gain configuration. The typical open-loop gain is 120 dB . The minimum gain with a $100-\mathrm{k} \Omega \mathrm{load}$ is 89.5 dB . The maximum offset-voltage grades include $0.9,2.0,4.5$, and 10 mV . The ampli-
fiers are available in plastic or ceramic DIPs, SOIC (small outline IC) packages, or as die. From $\$ 1.64$ (100).

Advanced Linear Devices Inc, 1030 W Maude Ave, Suite 501, Sunnyvale, CA 94086. Phone (408) 720-8737. TWX 510-100-6588.

Circle No 372

## D/A CONVERTER

- 9 -bit resolution
- $125-\mathrm{MHz}$ update rate

The IDT75C19/29 is a CMOS 9-bit video D/A converter. The device updates at 125 MHz , and it drives a $75 \Omega$ load to video levels with a resolution exceeding $1280 \times 1024$ pixels. The IDT75C19 has ECL-compatible inputs; the IDT75C29 has TTL-compatible inputs. The device's segmented architecture decodes the six MSBs of input data into 64 coarse output levels. The remaining three


## Copies of articles from this publication are now available from the UMI Article Clearinghouse.

For more information about the Clearinghouse, please fill out and mail back the coupon below.

## UMTIArticle Clearinghouse

Yes! I would like to know more about UMI Article Clearinghouse. I am interested in electronic ordering through the following system(s):
$\square$ DIALOG/Dialorder
$\square$ ITT Dialcom
$\square$ OnTyme
$\square$ Other (please specify)
$\square \mathrm{I}$ am interested in sending my order by mail.
$\square$ Please send me your current catalog and user instructions for the system(s) I checked above.
Name
Title
Institution/Company
Department
Address
City $\qquad$
Phone ( $\qquad$ -)
Mail to: University Microfilms International
300 North Zeeb Road, Box 91 Ann Arbor, MI 48106

#  THE TAU Trion AdTaNIAGE 

## Tau-tron Continues lis Tradition for Advanced Technology in Bit Error

## BERTS-325C

The BERTS-325C provides accurate, quantitative, end-to-end bit error rate testing with standard NRZ or RZ codes for 1 kHz to 325 MHz (BERTS-650 is available for applications up to 650 MHz ). Tau-tron's TM1 ${ }^{\circledR}$ family offers custom instrumentation with the BERTS-325C to meet your specific needs at off-the-shelf prices. Over 10 different plug-in modules for signal generation, conditioning and detection are available. Tau-tron's commitment to the TMI ${ }^{\circledR}$ modular design concept precludes obsolescence and is ideal for satellite, fiberoptic, high-density digital tape, digital radio and digital multiplexer applications. For full-system integration capabilities, a GPIB (IEEE-448) Interface is included to control all relevant front panel functions.

BERTS-1150
The BERTS-1150 is an advanced technology bit error rate test set designed to evaluate the performance of high speed lasers, fiberoptic links, satellite links and components such as GaAs logic devices with the frequency range of 90 to 1150 MHz . Consisting of Tau-tron's highly stable STX-1101 Transmitter and SRX-1101 Receiver, the BERTS-1150 incorporates many user features such as three selectable bit patterns and internal /external error inject which truly makes it a powerful, general purpose test set. The BERTS-1150 measures total bit errors, bit error rates, or clock frequency and may be remotely controlled through either a GPIB or RS-232C interface. The BERTS-1150 will also provide hard copies of measurement data through either of these interfaces.

TMI ${ }^{\circledR}$ Tau-tron Modular Instrumentation.


A UNIT OF
GENERAL SIGNAL
Digital Instruments Division
10 Lyberty Way, Westford, MA 01886
(617) 692-5100 1-800-TAU-TRON


PICO also manufactures over 300 standard DC-DC Converters and over 2500 Miniature Transformers.


LSBs drive eight appropriately weighted current switches whose total contribution is $1 / 64$ of full scale. The device then sums MSB and LSB currents at the output to produce 512 levels. These output levels correspond to the RS-343A monitor standard, allowing a simplified connection to a graphics CRT. The device comes in a 24 -pin hermetic DIP, a 28 -pin LCC, or a 24 -pin, 300 -mil plastic DIP. Commercial grade in ceramic DIP, $\$ 38.50$ (100).

Integrated Device Technology, Box 58015, Santa Clara, CA 95052. Phone (408) 727-6116. TWX 910-338-2070.

Circle No 373

## DMA CONTROLLER

- Has four independent $8 M$-bytel sec DMA channels
- Supports command-block and data chaining
The SAB82257 16-bit DMA controller interfaces directly to 80286, $8086 / 186$, and $8088 / 188 \mu$ Ps. In addition, it operates in a remote mode that lets you use it with other processors. The controller has four independent DMA channels, capable of data transfer speeds as high as 8 M bytes/sec with an $8-\mathrm{MHz}$ clock in 80286 systems, or 4 M bytes/sec with an $8-\mathrm{MHz}$ clock in 8086/186 systems. It supports 16 M -byte memory and I/O address spaces, and can transfer a maximum block size of 16 M bytes. You can chain command blocks for any channel so that they are executed sequentially, and you can include conditional and unconditional stop and jump commands to create complex DMA sequences. Data chaining is also possible, allowing you to build a destination data block from multiple-source data blocks, or to break up one source block into multiple destination blocks. Where physical and logical bus widths differ, the DMA controller automatically assembles or disassembles bytes into words, or words into bytes as necessary. It also trans-
forms bytes into words (and vice versa) when the logical bus widths of the source and the destination differ. DM 35 to DM 50.
Siemens AG, Zentralstelle für Information, Postfach $103,8000 \mathrm{Mu}$ nich 1, West Germany. Phone (089) 2340. TLX 5210025.

Circle No 374
Siemens Components Inc, 186
Wood Ave S, Iselin, NJ 08803.
Phone (201) 321-4842.
Circle No 375


## STATIC RAMs

- 35-nsec access time
- 256k-bit organization

Models M5M5257 (256k $\times 1$ bit) and M5M5258 ( $64 \mathrm{k} \times 4$ bit) each combine silicon-gate CMOS logic with an NMOS memory array. The devices spec $35-$-, $45-$, or $55-\mathrm{nsec}$ access times. They are the fastest 256 k -bit static RAMs available, according to the manufacturer. The devices come in 24 -pin, 300 -mil plastic DIPs or in plastic surface-mount packages. 35nsec M5M5257P in a DIP, $\$ 142$; $35-$ nsec M5M5258P in a DIP, $\$ 152$ (100).

Mitsubishi Electronics America Inc, Semiconductor Div, 1050 E Arques Ave, Sunnyvale, CA 94086. Phone (408) 730-5900.

Circle No 376

## DRIVER IC

## - 0.7 V (typ) output saturation voltage at full load <br> - Protected against supply line and load transients

The 5-pin L9350 driver IC can deliver as much as 600 mA , and has a

## You've made power supplies smaller, lighter and quieter with a harmonica?



Harmonic resonant, as a technology for our new line of power supplies, is practically as significant as going from linear to switching.

So, why did we develop it? It lets us make open frame switchers almost half the size of industry standards. Therefore, lighter. And quieter from a conductive noise standpoint. All for the same price you're paying now.

Of course, like all our power supplies introduced since 1983, this new 9S Harmonic Resonant line meets VDE, UL and CSA for safety. And VDE, FCC and IEC for conducted noise.

For more information on our new 9S Harmonic Resonant line (or where to get a nice harmonica), contact us today. Sierra Power Systems (formerly Sierracin), 20500 Plummer Street, Chatsworth, California 91311. Call toll-free (800) 423-5569. In California, (818) 998-9873.


## Sierra Power Systems

Division of Valor Electronics, Inc.


## INTEGRATED CIRCUITS

typical output saturation voltage of 0.7 V at full rated output current. The driver's control input is TTLcompatible. Targeted at automotive applications, the driver operates over a supply voltage range from 4.5 to 24 V . The device can withstand voltage transients of $\pm 120 \mathrm{~V}, 60 \mathrm{~V}$ load-dump transients, and battery reversals on its power-supply input. The output stage is protected against short circuits to either supply, and against $\pm 60 \mathrm{~V}$ transients. An additional safety feature ensures that the output is turned off if the control input or supply ground is disconnected. $\$ 1.80(100,000)$.

SGS Microelettronica SpA, Via C Olivetti 2, 20041 Agrate Brianza, Italy. Phone (039) 65551. TLX 330131.

Circle No 377
SGS Semiconductor Corp, 1000 E Bell Rd, Phoenix, AZ 85022. Phone (602) 867-6100. TLX 249976.

Circle No 378


POWER TRANSISTORS

- 1000 V blocking voltage
- 20A peak current

The SGSF463 (plastic SOT-93 package) and the SGSF563 (TO-3 package) are fast npn power transistors suitable for use in switching supplies rated at 200 W and higher. The transistors offer 1000 V blocking voltage, 12A continuous-current operation, and a 20 A peak current. Typical inductive fall times are 80 nsec at $100^{\circ} \mathrm{C}$ and 40 nsec at $25^{\circ} \mathrm{C}$. $\$ 0.98$ (1000).

SGS Semiconductor Corp, 1000 E Bell Rd, Phoenix, AZ 85022. Phone (602) 867-6100. TLX 249976.

Circle No 379

## NEW

## Powermag A1500. Packs 1500 Watts of dependable power in a compact unit.



Five volts of regulated DC power at
up to 300 Amps and failsafe redundancy! That's what the new Powermag A1500
Switching Power Supply delivers.
This $5^{\prime \prime} \times 8^{\prime \prime} \times 11^{\prime \prime}$ high power-density 1500 -Watt unit from Advance Power Supplies provides 3.4 Watts per cubic inch from either 110 V or 220 V nominal, 47 to 440 Hz input. It's perfect for systems using large amounts of solid-state mass storage.

Virtually any number of Powermag units can be interconnected to provide paralle redundancy and meet heavy powerdemands. Current-sharing capability is built-in, so each unit shares the load equally. Should one unit fail, the others will automatically redistribute and assume the load (up to their rated capacities). And the Powermag meets major international safety and RFI requirements.

Standard features include electronic soft-start; self-diagnostics; overcurrent, overvoltage and overtemperature protection; selectable dual-input voltage;
local
and remote sensing; and full-cycle holdup. A variety of signal facilities and optional output voltages ( $2 \mathrm{~V}, 12 \mathrm{~V}, 24 \mathrm{~V}, 48 \mathrm{~V}$ ) make the Powermag A1500 one of the most versatile power supplies available. For complete details on the high-power, affordably priced Powermag A1500, contact your Advance Power Supplies representative. Or call (216) 349-0755.

## COMPARATORS

- 12-bit accuracy
- Pin-compatible with the CMP-05 and RM4805

The SE/NE5105A is a precision, high-speed, TTL-compatible comparator with 12-bit accuracy. A stand-ard-grade version, the SE/NE5105, is also available. Both are pin and function compatible with the CMP-05 from Precision Monolithics and with the RM4805 from Raytheon. Based on a proprietary design that employs a high-speed bipolar process, these comparators are suitable for use in 12-bit successiveapproximation $A / D$ converters and in precision zero-crossing detectors. The SE/NE5105A specs a $100-\mu \mathrm{V}$ input-offset voltage, a $3-\mathrm{nA}$ inputoffset current, a 36-nsec propagation delay with $1.2-\mathrm{mV}$ of overdrive, 26 k of gain, and $100-\mathrm{mW}$ of power dissipation. These parameters remain stable over the commercial,
military, or automotive ( -40 to $+85^{\circ} \mathrm{C}$ ) temperature ranges. The in-put-offset voltage drift is $1.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. The latched outputs can drive 10 TTL gates, and a logic 1 on the latch-enable input preserves the existing output-logic level, regardless of changes in the input-signal level. The devices are available in 8-pin DIPs or in SOIC (small-outline IC) packages. SE/NE5105, from $\$ 2.00$; SE/NE5105A, from $\$ 4.75$ (100).

Signetics Corp, Box 3409, Sunnyvale, CA 94088. Phone (408) 9912000.

Circle No 380

## $\mu$ P-SYSTEM ASIC

- Z80 $\mu$ P plus peripherals on one chip
- $6-\mathrm{MHz}$ operation

Suited for data-communications applications, the TMPZ84C01XAX series of application-specific standard

products integrates a $\mathrm{Z} 80 \mu \mathrm{P}$ and various groups of peripheral circuits on a monolithic CMOS chip. The TMPZ84C011AF comes in a 100-pin flat package and includes the Z80, a clock-generator controller, a counter-timer, and five 8 -bit parallel I/O ports. Provided in an 84-pin plastic leaded chip carrier, the TMPZ84C013AT includes the Z80, a clock-generator controller, a clock-timer, a serial-I/O controller, and a watchdog timer. The TMPZ84C015AF is offered in a 100 pin flat package and incorporates a clock-generator controller, a count-

## A NEW TERMIFLEX TERMINAL FOR $\$ 195$.



## ST/32 -

INDUSTRIAL QUALITY

- 32 Character LCD
- Compact
- RS232C Interface
- 30 Alphanumeric Keys
- Custom Graphics Available

Termiflex has taken its years of experience and leadership in control/display units (CDU) and produced the $S T / 32$. This rugged, versatile CDU is available for overnight delivery.


TERMIFLEX CORPORATION 316 Daniel Webster Highway Merrimack, NH 03054
(603) 424-3700

er-timer, a watchdog timer, and parallel and serial I/Os. Each device is available in a 4 - or a $6-\mathrm{MHz}$ version. Prices for the $4-\mathrm{MHz}$ versions of each are $11 \mathrm{AF}, \$ 15$; 13AT, $\$ 16$; and 15AF, $\$ 17$ (100).

Toshiba America Inc, 2692 Dow Ave, Tustin, CA 92680. Phone local office.

Circle No 381

## MULTICALL CHIP

- Supports 6-person conference calls
- Permits two simultaneous calls with three people each

The S3547 is a conference-trunk circuit that can accommodate a single conference telephone call with as many as six callers, or two simultaneous calls with as many as three callers each. This monolithic MOS chip supports all-digital, PABX, and key systems. AGC circuits maintain
a consistent, audible signal level; the chip's PCM highway interface implements the conference trunk without an additional codec or op amp. Other features include a serial T1 interface that supports the verbal exchange between callers, an 8 -bit interface that allows control by a $\mu \mathrm{P}$, and a $500-\mathrm{Hz}$ tone generator, which can be used to indicate that an additional speaker has joined the conference call. $\$ 17.95$ ( 1000 ).

Gould Inc, Semiconductor Div, 3800 Homestead Rd, Santa Clara, CA 95051. Phone (408) 246-0330.

Circle No 382

## FIFO MEMORIES

- Shift-frequency operation as high as 35 MHz
- 64-byte $\times 8$ - or 64 -byte $\times 9$-bit organization
The CY7C408 ( 64 bytes $\times 8$ bits) and the CY7C409 ( 64 bytes $\times 9$ bits) are

CMOS FIFO memories that can operate with shift frequencies as high as 35 MHz . You can cascade them serially. Each has a dual-port-RAM architecture plus a half-full output and an almost full (or empty) output; these signals let the external systems transmit or receive new data without requiring the time for an empty location to propagate from the output to the input of an initally full FIFO. The devices are available in 28-pin plastic or ceramic DIPs, specified for the commercial range, and in 28-pin ceramic DIPs and LCCs, specified for the military temperature range. From $\$ 56.50$ (100).

Cypress Semiconductor Corp, 3901 N First St, San Jose, CA 95134. Phone (408) 943-2666.

Circle No 383

## The only thing faster costs millions more.

The ST-100 32-bit array processor gives your host the power of a supercomputer. So you can get 100 megaflops of computing capability from your current mainframe or superminicomputer. And get Cray 1 speed for less than $\$ 300,000$.

Not surprisingly, this kind of price-performance relationship makes the ST-100 an ideal companion for even the fastest host.

Just ask any of the engineers and scientists in industry and government using the ST-100 for high-speed time-critical applications, image processing, signal processing, medical diagnostics, modeling and simulation.

If you need the power of a supercomputer but don't have a super budget, call us today at (703) 689-4400. And get super speed and reliability at a super price.
 STAR TECHNOLOGIES, INC.
515 Shaw Road, Sterling, Virginia 22170


## COMPONENTS \& POWER SUPPLIES



## DC/DC CONVERTERS

- $300-\mathrm{kHz}$ switching frequency
- Offer $80 \%$ efficiency

The ERD Series dc/dc converters employ FETs switching at 300 kHz . They do not require an external cold plate or derating to an upper limit of $50^{\circ} \mathrm{C}$. Both the 60 and 150 W models operate at $80 \%$ efficiencies. Features include adjustable voltage output, remote error sensing, remote on/off, rectangular current limiting to drive nonlinear loads, overvoltage
protection, an LED power indicator, and a built-in EMI filter. Ten models in the 60 W series have inputs of 24 and 48 V , and their outputs range from 5 to 48 V . The 150 W versions have the same input and output specs. All units meet UL 478 and CSA C22.1-154 safety requirements. The 60 W model, $\$ 160$; the 150W model, $\$ 225$.
Kepco Inc, 131-38 Sanford Ave, Flushing, NY 11352. Phone (718) 461-7000. TWX 710-582-2631.

Circle No 384

## CHIP CARRIERS

- Feature microstrip signal lines with controlled impedance
- Die bonding directly to a heat sink minimizes heat problems

These chip carriers are available in two versions: Phip (polyimide high performance) and Phil (polyimide high-lead count). The devices use polyimide dielectric, which has a constant of 3.8. The Phip device has microstrip signal lines that provide controlled impedance. Its electrical characteristics include a maximum capacitance of 1 pF , an inductance of


2 nH , and a resistance of $30 \mathrm{~m} \Omega$ max. The carriers' design lets you bond the die directly to a heat sink to control heat problems. The standard controlled impedance equals $50 \Omega$, but other values are available. The Phil units have the same 0.025 -
in. pitch but without the controlled impedance feature. A kit is available that contains five 132 -pin Phip and five 132 -pin Phil devices and costs $\$ 495$.

Augat Microtec, 2520 Turquoise Circle, Newbury Park, CA 91320. Phone (805) 498-9643.

Circle No 385


HEADERS

- Pins shielded on all sides for contact protection
- Bodies rated 94V-0 UL

These double-stacked, right-angle headers provide a means of increasing board density while maintaining a 0.1 -in. grid spacing. Available with long or short lock/eject ears, they come in position sizes ranging from dual 10 to dual 64. The contacts are made of a copper-based alloy with $50 \mu \mathrm{in}$. of nickel plating all over and $20 \mu \mathrm{in}$. of gold at the plug area. The drawn pins are shielded on all four sides for polarization and contact protection. Its moldings are glass-filled polyester with a 94V-0 UL rating. Glass-filled polyester polarizing keys are also available. A 50 -position device, $\$ 3.72$ (1000).

Carrot Components Corp, 750 W Ventura Blvd, Camarillo, CA 93010. Phone (805) 484-0540. TWX 910-366-1237.

Circle No 386

# MEREING Two GREATTECHNOLOCIES 



## سTO BETTER SERVE YOU.

## Formerly TRW Capacitor Division

Put two giants together and the entire industry takes a huge step forward. That's what's happening now that American ShiZuki Corporation* has purchased TRW's capacitor division.
To begin with, American industry now has a fully integrated domestic manufacturing source of film capacitors, with complete metallizing capability.

## Capacitors For Every Need

A source that offers a full line of exceptional products for virtually all electric and electronic applications, utilizing polypropylene, polyester, polycarbonate, polystyrene, and specialty films.

[^16]A source, at long last, that's huge enough to meet all your needs, with a uniquely individual approach. And a dedication to customer service that too many companies seem to have forgotten.

## Evolving Technology

Backed by the technological expertise of not one, but two, well-respected industry leaders, American ShiZuki Corporation is a source that's going to make big news.


The Pulse of Industry 21541 Blythe St.
Canoga Park, CA 91304

To get more information, call customer service today. This new giant could give you a huge advantage. Industrial Products (818) 710-8555 or

Commercial/Military



CIRCLE NO 51


## DC/DC CONVERTERS

- Feature 2:1 input voltage range
- Efficiency ranges to 82\%

The Series 73025 W de/dc converters feature input voltage ranges of 9 to $18 \mathrm{~V}, 18$ to 36 V , and 36 to 72 V . Its output combinations are 5 and $\pm 12 \mathrm{~V}, 5$ and $\pm 15 \mathrm{~V}$, and $\pm 5$ and 12 V . All units have $\pm 0.5 \%$ line regulation, $\pm 1 \%$ load regulation, and a TTL-compatible remote on/off control input. Its efficiency can reach $82 \%$, and voltage accuracy equals $\pm 1 \%$. Each model includes an input filter to minimize reflected input ripple current. Overvoltage and overcurrent protection are standard on all models. The housing features a 6 -sided shield to minimize EMI/ RFI problems. \$179. Delivery, stock to six weeks ARO.

Power General, Box 189, Canton, MA 02021. Phone (617) 828-6216.

## Circle No 387



POWER SUPPLY

- Compatible with VME Bus
- Panel indicators monitor critical parameters

The VE100 Series 100 W , doubleheight Eurocard-size switching power supply is plug-in compatible with the VME Bus. The supply is
available with either ac or dc inputs. Front-panel LEDs monitor poweron, overvoltage protection, and power-fail detect operation. The ac power switch is also front-panel mounted for easy access. The outputs are 5 V dc at 1.8 to 9 A , and $\pm 12 \mathrm{~V}$ dc at 0.05 to 2 A . All outputs have a $10 \%$ adjustment range. The Series includes an onboard DIN connector and features wide-input switcher technology-automatic 90 to 250 V ac or 100 to 350 V dc (no taps, straps, or jumpers necessary). $\$ 184$ (100). Delivery, six weeks ARO.
Converter Concepts Inc, Industrial Parkway, Pardeeville, WI 53954. Phone (800) 253-5227; in WI, (608) 429-2144.

Circle No 388


INDICATOR LAMPS

- Use two O-rings for total seal
- Available with neon lamp and LED-type light sources

The Series 6000 indicators feature two Buna-N O-rings for maximum sealing. One is located inside the indicator bezel between the lens and the housing, and the other sits in a groove in the housing. The inside ring keeps liquid out of the light; the ring under the bezel compresses as you install the indicator in the panel and forms a liquid-tight seal between the light and the panel. The catalog models use neon lamps for 125 or 250 V operation in red, amber, and green, as well as a builtin current-limiting resistor. LED

## CHINON: Scanning the future.



Chinon's design engineers have a serious commitment to produce the most technologically advanced products that the mind of man can imagine.

That commitment has created subsystems, peripherals and components that could change the way we think about computers-and change the way computers are used.

The Scanner and the CD-ROM units pictured here are the types of products that continually move the leading edge forward. The Scanner could change the way business works by making true OCR technology more affordable and easier to use than ever before. The unique scanning head design means that the document to be scanned remains fixed, unlike other scanners that
can only accept a single sheet fed through the unit. It is also extremely compact and lightweight, and is designed to set new standards of cost-effectiveness.

CD-ROMS can provide users with access to databases that, only a few years ago, were possible only with a mainframe system.

Technology is still moving as fast as the best minds can advance it. At Chinon, our commitment to that progress keeps our products at the very forefront of the leading edge. We're bringing the future of computing to the needs of today.


Chinon America, Inc., 6374 Arizona Circle Los Angeles, CA 90045 (213) 216-7611 FAX: (213) 216-7646
versions for 12 or 24 V operation, which feature both a current-limiting resistor and a protective diode, are also available. Neon and LED models, $\$ 1.39$ and $\$ 1.77$ ( 1000 ), respectively.
Industrial Devices Inc, 7 Hudson Ave, Edgewater, NJ 07020. Phone (201) 224-4700.

Circle No 389


## LATCHES

- Accommodate brushless dc motor control applications
- Available in surface-mount type packages

Small magnets switch the UGN3077 and UGS-3077 commutation sensors. The sensors have a symmetrical duty cycle required for control of brushless de motors. The open-collector output turns on as the strength of the magnetic field perpendicular to the chip passes the On threshold. It stays on (satu-
rated) until the magnetic flux density of equal strength but opposite polarity crosses the Off threshold. The UGN-3077 operates over a -20 to $+125^{\circ} \mathrm{C}$ range; the UGS- 3077 operates over -40 to $+125^{\circ} \mathrm{C}$. Both types are available in two 3 -pin plastic packages-a 60 -mil-thick magnetically optimized U-shaped package and an 80 -mil thick T-shaped package. The two units are also available in a SOT-89 package. UGN-3077 T/U, \$0.81; UGS T/U, $\$ 1.26$ (100). Delivery, 10 weeks ARO.

Sprague Electric Co, Box 9102, Mansfield, MA 02048. Phone (603) 224-1961.

Circle No 390

## OPTOCOUPLERS

- Designed for high isolation, low input-current applications
- TTL- and CMOS-compatible units

The HCPL-2200 optocouplers are available in single- and dual-channel versions and are designed for high isolation, low input-current applications. The HCPL-2211 and HCPL2212 single-channel 8-pin units have a $5000 \mathrm{~V} / \mu \mathrm{sec}$ CMR. The HCPL2232 dual-channel unit also has a $5000 \mathrm{~V} / \mu \mathrm{sec}$ CMR. All three devices
include a Schmitt trigger and a to-tem-pole output, require only 1.8 mA of input current, and operate on supply voltages of 4.5 to 20 V . The TTL- and CMOS-compatible units spec a $300-$ nsec propagation delay so they can handle 5 M -baud data rates (the delay figure applies over the entire -40 to $+85^{\circ} \mathrm{C}$ operating range). HCPL-2211 and HCPL2212, \$4.37; HCPL-2232, \$7.43 (2500). Delivery, 8 to 10 weeks ARO.

Hewlett-Packard Co, 1820 Embarcadero Rd, Palo Alto, CA 94303. Phone local office.

Circle No 391


## DIP SOCKETS

- Designed for ICs with 0.07-in. lead spacings
- Feature gold-plated inner contact

The Series ISO low-insertion-force shrink-DIP sockets are designed to accommodate IC packages with


$0.070-\mathrm{in}$. lead spacings. They use screw machine pins and gold-plated beryllium-copper inner contacts. The glass-epoxy insulators have an open design, and the closed-contact feature eliminates solder or fluxwicking problems. The sockets are available in a choice of 28,42 , and 64 positions in solder-tail terminations and tin or gold plating. A socket with $30 \mu \mathrm{in}$. of gold plating on the contact and tin plating on the sleeve, $\$ 4.80$ (100).
Precicontact Inc, Box 798, Langhorne, PA 19047. Phone (215) 7571202.

Circle No 392

## Bio news for surface mount designers.

Our P2824 Optoisolator/ Photocoupler is ideal for tight spaces, specs and budgets. This subminiature molded component is engineered for easy surface mounting in many OEM designs.

Boasting a 1500 Vrms isolation voltage despite its compact size, the P2824 is already used in many Japanese VCR's, CD players, cassette recorders and computers. Manufactured by Hamamatsu, a world leader in photonic devices and detectors, this space-saving component is also a budget-saver.
For complete information, call 1-800-524-0504 1-201-231-0960 in New Jersey


HAMAMATSU CORPORATION 360 FOOTHILL ROAD P. O. BOX 6910

BRIDGEWATER, NJ 08807
PHONE: 201/231-0960
International Offices in
Major Countries of
Europe and Asia.
c 1987 , Hamamatsu Corporation
Circle No 393


## POWER SUPPLY

- Complies with FCC and VDE EMI requirements
- 400 W total output power

The 7M400 offers four fully regulated outputs and one quasi-regulated output. The unit complies with conducted EMI requirements of FCC and VDE. The outputs are 5 V at $60 \mathrm{~A}, 12 \mathrm{~V}$ at $10 \mathrm{~A},-12 \mathrm{~V}$ at 5 A , -5 V at 5 A , and 24 V at 6 A . The maximum total power equals 400 W . Its fully regulated outputs exhibit $0.15 \%$ load and line regulation. The 24 V output has $\pm 5 \%$ regulation. Remote sensing is available on the 5 , -12 , and -5 V outputs. Additional features include protection against overload, reverse polarity, and overtemperature conditions. The fully regulated outputs can be adjusted to within $\pm 5 \%$, and feature independent current limiting and overvoltage protection. $\$ 528$. Delivery, stock to eight weeks ARO.

Sierra Power Systems, 20500 Plummer St, Chatsworth, CA 91311. Phone (818) 998-9873.

Circle No 394

## SWITCHING SUPPLY

## - Provides five outputs with 500 W total output power <br> - Has integral fan cooling

Provided with integral fan cooling, the SMM500 switching power supply delivers an output power of 500 W . The unit features five fully isolated and fully regulated outputs.


The main output provides 5 V at 60A. The secondary outputs are adjustable and provide one 12 to 24 V output at 5A maximum, two 12 to 15 V outputs at 6 A maximum, and one 5 to 15 V output at 3 A maximum. The main 5 V output has remote sensing, which will handle as much as 0.5 V of voltage drop in connecting leads. Overvoltage protection trips the main 5 V output at approximately 6.2 V . The unit is also provided with overtemperature protection. The power supply conforms to IEC and BS safety specifications. £300 (100).
Weir Electronics Ltd, Durban Road, Bognor Regis, Sussex PO22 9RW, UK. Phone (0243) 865991. TLX 86543.

Circle No 395
Weir Electronics Inc, 418 Third Street, Annapolis, MD 21403. Phone (301) 268-0122. TWX 510-600-7370.

Circle No 396


## TRANSISTORS

- Surface-mount SOT-23 package for nonhermetic applications
- Available in tape-and-reel packaging
The HSMX-3131 and -3635 are npn bipolar transistors housed in a plastic SOT-23 package that's designed to accommodate nonhermetic applications. Both are available in standard or low-profile versions to allow
thorough board cleaning or epoxy bonding. The -3131 has a gain of 14 dB at 1 GHz and a typical noise figure of 1.8 dB . The -3635 has a $15-\mathrm{dB}$ gain and a $1.4-\mathrm{dB}$ noise figure at 1 GHz . The transistors are supplied in tape-and-reel packaging for automated assembly as well as in bulk packaging. HSMX-3131, \$1; HSMX-3635, \$1.35 (1000).

Hewlett-Packard Co, 1820 Embarcadero Rd, Palo Alto, CA 94303. Phone local office.

Circle No 397

## RECTIFIER DIODES

- Configured as a common-cathode pair
- Monolithic

The BYV18 Series of Schottky-barrier double rectifier diodes includes diodes with repetitive-peak reverse voltage ratings of $30,35,40$, and 45 V . Reverse current is a maximum

of 30 mA at maximum rated voltage. The maximum output current with both diodes conducting is 10 A , and they have a typical forward voltage drop of less than 0.6 V . Configured as a common cathode pair, both diodes are diffused onto the same silicon die, providing thermal stability and current-sharing capability. As a result, you can parallel the diodes without derating them. The housing

## SUPER-EX

 A NEW PORTABLE EPROM PROGRAMmerSE 4943 - $\$ 990.00$
16K to 512K portable eprom/ eeprome programmer for 16 to 512 K eproms with new fast and simple programming operation.


SE-4948 - \$2.220.00 Inteligent gang eprom programmer for 16 K to 512 K eproms with highspeed and simple operation.


SE-4944 - $\$ 1.620 .00$ (basic set) Portable eprom/eeprogrammer for 16 K to 1 M size and other future devices with optional socket adaptors.

our company is seeking a sales representative

> Phone toll free for information \& orders. $1.800-237-4590$

TEL (408) 922-0133
FAX (408) 922-0137
TLX 902405802

2151 O'Toole Ave.. Suite L 0 Toole Business Center San Jose. CA 95131

## We difdn't get to be a major opto supplifer by building minor products.

is the plastic TO-220 package. Approximately $\$ 1.10$ (1000).

Philips, Elcoma Division, Box 523, 5600 AM Eindhoven, The Netherlands. Phone (040) 757005. TLX 51573.

Circle No 398
Amperex Electronic Corp, George Washington Hwy, Smithfield, RI 02917. Phone (401) 2320500.

Circle No 399

## MOTOR DRIVER

- Microsteps 2-phase motors
- Opto-isolated step and direction inputs

The MH10 can drive a 200 -step hybrid permanent-magnet (PM) motor at 2000 steps/revolution. It can operate a wide range of 2 -phase step motors with current ratings ranging to 14 A per phase; a heat sink is required for the larger motors.


Using an external resistor, you can program the output current yourself. The supply voltage range for the driver spans 24 to 60 V . The step and direction inputs are opto-isolated to minimize ground loops and improve noise immunity. The drive is packaged in a $4 \times 4.5 \times 1$-in. module, including mounting flange. $\$ 350$.

Oregon Micro Systems Inc, 14273 NW Science Park Dr, Portland, OR 97229. Phone (503) 6444999.

## DIGITAL PANEL METER

- Incorporates an integral EMI shield
- Dot-matrix LED display

The Model 100 mil-spec digital panel meter is available with either a $31 / 2-$ or $41 / 2$-digit LED dot-matrix display. The unit includes an integral EMI shield. Its reading capability ranges from 2 V to 1 kV dc , or 0.2 to 200 mA . All I/O devices terminate at a subminiature $D$ connector on the rear. Other features include serial BCD output, display blank, lamp test, underrange, overrange, strobe, busy, and hold. From $\$ 2900$. Delivery, 16 to 20 weeks ARO.

International Microtronics Corp, 4016 E Tennessee St, Tucson, AZ 85714. Phone (602) 748-7900. TWX 910-952-1170.

Circle No 401


Circle No 400

# 8 or 10 MHz <br> Zero wait states 

The new F286 PC-AT compatible board-level
CPU from I-Bus gives you a whole new dimension of speed and freedom in PC or PC-AT bus system design.
It's all on a PC add-on-sized board -for use with a passive backplane just like other board-level systems. You just add the expansion cards, put it in a box (I-Bus has loads of backplanes and boxes), and it's ready to execute any PC-AT applications software.

Use the F286 in a disk-based or diskless system, with or without a keyboard, with or without a display.

It's packed with features such as 10 MHz zero wait state operation. Separately clocked 80287 support (runs at full speed-not half speed as in other AT's). 512K RAM. Battery-backed clock/calendar. Optional PROMDISK to run any application from the F286's user EPROM.
And best of all, it's designed, built and supported by I-Bus-the originators of the passive backplane PC Bus.

If you're into systems, we speak your language. Call us TOLL FREE at:
800-382-4229 (in CA call


TBus
5780 Chesapeake Court
San Diego, CA 92123 TLX: 9102400290 CIRCLE NO 57


IC SOCKETS

- Have a 94V-o UL rating
- Contacts feature gold plating

These adapter sockets let you use ICs with $0.300-\mathrm{in}$. centers on boards with $0.600-\mathrm{in}$. centers and vice versa. The sockets feature collet contacts with gold plating over cop-per-beryllium material. The brass socket body is available with either tin or gold plating. Its housing material has a 94V-0 UL flammability rating. The sockets are available in sizes ranging from 6 to 48 pins. A 24 -pin device costs $\$ 3.50$ to $\$ 6.40$, depending on quantity.
Aries Electronics Inc, Box 130, Frenchtown, NJ 08825. Phone (201) 996-6841.

Circle No 402

## KEYBOARDS

- Compatible with IBM PC/AT and PC/XT
- Available in both full-travel and micromotion versions
These keyboards are available in both full-travel (FKB 2831, FKB 2835) and micromotion (FKB 3140) versions. Each is compatible with a different IBM interface. The - 2831 uses a PC/XT-compatible interface that also operates on the IBM PC system. The PC/AT- and PC/XTcompatible -2835 is automatically software switchable for use on either of the two systems. The - 3140 is designed for use with PC/AT-compatible systems. The full-travel units have lifetimes of 50 million keystrokes and are available with either tactile or nontactile switches. The lifetime for the -3140 equals 10 million keystrokes. All units feature
an 84-key PC/AT layout and can be configured for custom or semicustom capabilities. FKB 2831 and FKB 2835, \$46; FKB 3140, $\$ 89.70$ (500).

Fujitsu Component of America Inc, 3320 Scott Blvd, Santa Clara, CA 95054. Phone (408) 562-1000.

Circle No 403


## DC/DC CONVERTER

- Provides 50W of output power at 5, 12, 15, or 24 V
- Has galvanic isolation between input and output
The SR851 is a 50 W isolated de/dc converter available with standard output voltages of $5,12,15$, or 24 V . Versions are available for standard input voltages of $12,24,48$, or $60 \mathrm{~V} \pm 25 \%$. Load regulation for 10 to $90 \%$ load changes is $1 \%$, and line regulation is $0.5 \%$ for $\pm 10 \%$ input voltage changes. The output has remote sensing and is overvoltage protected. The output current is limited to $120 \%$ of its nominal value to provide short circuit protection. Output ripple and noise is $0.6 \% \mathrm{p}-\mathrm{p}$, and spikes as high as 100 kHz are limited to less than $1 \%$ of the converter's output voltage. The converter has an operating range of 0 to $70^{\circ} \mathrm{C}$, but requires derating at $2.5 \% /{ }^{\circ} \mathrm{C}$ at temperatures above $50^{\circ} \mathrm{C}$. Conforming to a singleEurocard footprint, with a height of 20 mm , the SR851 is equipped with a DIN-41612 connector that is pin compatible with other supplies in the company's line. DM 280.
Brandner Vertriebs-GmbH, Siemensstrasse 26, 8755 Alzenau, West Germany. Phone (06023) 330105. TLX 4188593.

Circle No 404


## DIP SWITCHES

- Withstand automatic solder and cleaning processes
- Feature gold over nickel contacts

The 53D Series right-angle slideDIP switches are available with polyester tape seals that allow them to withstand automatic soldering and cleaning processes. They are available in 2- through 10 -position spst switch configurations. The contacts are gold over nickel to ensure low contact resistance and are rated for switching loads of 5 V dc at 100 mA max. Its switch actuators are
recessed to prevent accidental actuations. The blue insulator and cover material is made of a UL-listed (94V-0), flame-retardant, glassfilled thermoplastic. The white numbers on the cover identify individual switch positions. From $\$ 0.82$ (5000) for an 8-position unit. Delivery, stock to six weeks ARO.

JAE Electronics Inc, 1901-A E Carnegie Ave, Santa Ana, CA 92705. Phone (800) 523-7278; in AK and CA, (714) 250-8770. TLX 681438.

Circle No 405

## RELAYS

- Sealed or unsealed construction
- 100,000-operation lifetime


## INLAND

## Highest Power Density Available In A Commercial Brushless Servo Amp



At 20 watts per cubic inch, the BLM 1000 features:

- Greater than 90\% efficiency
- Bandwidth in excess of 5 kHz
- Complete short circuit protection
- FET based design
- An enclosure which attenuates EMI/RFI
- Up to 18 amps continuous output
The BLM 1000 is fully compatible with motors and tachs available from Inland Motor. Send for free guide.

120 V ac , and have a life expectancy of 100,000 operations at rated load. The available coil voltages range from 3 to 48 V dc. Its coil pickup power equals 0.360 mW , and dielectric strength is 1000 V ac. An unsealed 12 V model, $\$ 1.68$ (1000).

Original Electric Manufacturing Co Inc, 123B Lincoln Blvd, Middlesex, NJ 08846. Phone (201) 2715770.

Circle No 406


## CAE \& SOFTWARE DEVELOPMENT TOOLS

## PC/VAX NETWORK

- Lets you use VAX resources from an IBM PC or compatible
- Can download VAX data to PC programs

PC Expander is an integrated hardware/software product that allows you to connect an IBM PC or compatible to a VAX equipped with the vendor's Distributed Network Processor. The hardware consists of a PC Controller that plugs into the PC and handles all network commu-nications-processing tasks for the PC. The Advanced Network Management software allows PC users to access VAX files, programs, and peripherals, and to run VAX applications such as VAXmail. From the VAX, you can download data files to MS-DOS programs, such as Lotus 1-2-3, and then initiate execution of those programs. If multiple PCs are on the network, they can communicate directly with each other, as well as with the VAX host. PC Controller, \$695; Advanced Network Management, \$375.

Xyplex, 100 Domino Dr, Concord, MA 01742. Phone (617) 371-1400. TWX 910-380-4463.

Circle No 409

## PART-LISTING PROGRAM

- Provides 35 levels and 35 subassemblies/level
- Can handle as many as 490,000 components/system
Partlister version 3.0 allows as many as 35 levels of subassembly below the main assembly (level 0 ); each of these levels can in turn have as many as 35 subassemblies. These 1225 subassemblies can each encompass as many as 400 components, for a total of 490,000 components per system. You enter parts by part
type, such as R (resistors), C (capacitors), SA (subassembly), or M (mechanical). The data fields include reference designator, part type or value, company part number, preferred manufacturer, MIL-spec number, and description (comments). The program can generate three reports: a parts-list that lists all components sorted by reference designator; a summary list that shows the total quantity of each component type; and a bill of materials that groups identical compo-
nents and provides the totals and costs. You can also apply an across-the-board multiplier to generate a bill of materials for quantity-production purposes. To facilitate searches, you can sort the list on multiple fields and scroll the display by line or by page. The program runs on all IBM PCs and compatibles. $\$ 79.95$.

LiveWire Software, Box 773, Pacific Palisades, CA 90272. Phone (213) 454-4492.

Circle No 410


## MOTION CONTROL

- Provides two channels of step-per-motor control
- Reads two incremental shaft encoders

MStep-5 is a hardware-software subsystem that allows an IBM PC or compatible to read two incremental shaft encoders and to control two stepper motors. You can monitor encoders or control stepper motors with the aid of high-level commands. An initialization routine lets you set acceleration and decelera-
tion rates, maximum step rate, and any other needed parameters. Once you've initialized the subsystem, you need only provide the number of steps to move (positive for clockwise, negative for counterclockwise movement). The software and the controller chip then execute the desired movement with 24 -bit resolution; that is, the maximum number of steps is $8,388,608$ in either direction. You can specify a constant step rate or a controlled acceleration/deceleration profile. In addition, the subsystem has a motor-enable out-
put and five limit-switch inputs for each of the two motor channels. The limit switches provide a normal and an emergency stop at each end of the travel, and a home or reference signal at any intermediate point. You'll need a driver board capable of supplying the large currents required by stepper motors. If you don't already have such a board, you can connect the vendor's Sta-Step 2-channel driver board between the controller and the motor. The vendor can also supply the Step-Enc1 shaft encoder, which yields 1000 pulses per revolution, and the StepMot1 stepper motor, which yields a torque of $35 \mathrm{oz}-\mathrm{in}$. and requires 200 pulses per revolution. MStep- 5 controller, $\$ 595$; Sta-Step driver board, \$325; Step-Mot1 motor, \$190; StepEnc1 shaft encoder, $\$ 275$.

Metrabyte Corp, 440 Myles Standish Blvd, Taunton, MA 02780. Phone (617) 880-3000. TLX 503989.

Circle No 411

## LISP FOR 80386

- Provides Common Lisp development tools
- Includes an interactive tutorial

The GCLISP 386 Developer runs on the Compaq Deskpro 386 and provides software developers with a Common Lisp system for building expert systems, natural-language interfaces, and other artificial-intelligence applications. The package makes full use of the speed and large memory of the Deskpro 386, and lets you develop large, complex applications that would otherwise require the power of a dedicated Lisp machine. An important feature is the ability to integrate C programs with applications written in Lisp, eliminating the need to rewrite the C programs in Lisp. The package includes an interpreter, a compiler, an on-line help system, and an enhanced editor that has more than 150 commands, uses

Emacs keychord bindings, and lets you define your own keychord bindings. The package comes with Lisp Explorer, an interactive tutorial developed by P H Winston and San Marco Associates; the Common Lisp Reference Manual by G Steele; and the GCLISP 386 Developer's Manual. \$1195.

Gold Hill Computers Inc, 163 Harvard St, Cambridge, MA 02139. Phone (617) 492-2071.

Circle No 412

## TEST GENERATOR

- Cross-development system lets you create programs on a VAX
- Lets you develop test software for complex VLSI ICs

The ATG-32 software package, which runs on the vendor's 3200 V computer system, as well as on most VAX and MicroVAX machines, allows you to develop test programs to run on the vendor's 227 X family of



Data Display Products provides the answer you've been looking for. The first LED illuminators actually brighter than equivalent incandescent lamps.

The MX400 series is totally plug compatible and allows operation at selectable voltages. Available with normal or wide angle configurations. In 4 colors (red, amber, yellow and green). Make the brilliant choice. Call Data Display. TOLL-FREE (800) 421-6815. Within California, call (213) 640-0442. Free catalog.


301 Coral Circle, El Segundo, CA 90245 (213) 640-0442

Telex 664-690
INTERNATIONAL REPS: Argentina YEL SRL, PH: 54146 2211, TLX: 390 18605-Australia Ampec, PH: 027122466, TLX: 79027136 AMPEC-Belgium/Holland Klaasing Elc, PH: 0162081600 , TLX: 84454598 KLBDNL - Denmark Radio Parts, PH: 01333311 , TLX: 855 19613 RPARTDK - France A Jahnichen, PH: 3875909 , TLX: 842290714 - Israel R.C.M. Computers, PH: 03 485192, TLX: 922342471 IL - Haly Microdata, PH: 0187988182 , TLX: 843271353-South Africa Liberty Elec., PH: $527637 / 8 / 9$, TLX: 960429435 SA-Spain Betatron, PH: 6932421, TLX: 83123911 PCOE-United Kingdom Marl Intl।, PH: 0229
52430 , TLX: 85165100 MARLG-West Germany/Austria Kuhn Gmbh, PH: 06235562 TLX: 841464766 KUHND

## IBM PC-hosted

8051 Emulators from $\$ 1495$ !


For 8051 designs that meet engineering budgets and quality standards, you'll need MetaLink's cost-effective, high-performance 8051 family of development tools.
Starting at \$1495, MetaLink's PC-hosted and IBM PC compatible In-Circuit Emulators are the price performance leader. MetaLink ${ }^{\text {Tw }}$ offers complete technical support and supporting software-including a ' $C$ ' compiler.
MetaLink technical innovations include the first NON-BONDOUT emulators for ROM devices, the MetalCE ${ }^{\text {Tw }}-51,-52$ and -8044 . And the newest members of the MetalCE family of emulators, the MetalCE-80C451, -80C452 and -80535, are a continuation of MetaLink's commitment to fulfill all the needs of 8051 designers.

Real Time and Transparent Emulation16 Breakpoint Trigger Conditions128K Hardware Breakpoints
Full Symbolic Debug Support64K Program and External Data Emulation Memory4K Trace BufferTotal Development SoftwareUnequaled Technical Support

FULL-FEATURED UNITS
Priced from \$1495 to \$4995*
MetalCE-80515** MetalCE-CHEST ${ }^{\text {M }}$
MetalCE-83C152** Functional Enhancement
MetalCE-80C451** (added to any MetalCE unit)
MetalCE-80C452**
MetalCE-80535**
**Includes MetalCE-CHEST

## COST-EFFECTIVE UNITS

Priced from \$1495 to \$3295*

| MetaICE-31 | MetalCE-8344 |
| :--- | :--- |
| MetaICE-31A | MetalCE-51 |
| MetaICE-32 | MetalCE-52 |
| MetaICE-32A | MetalCE-8044 |

## SPECIAL OFFER:

Call MetaLink...the ICE-HOUSE ${ }^{\text {w }}$, for your demo diskette and manual to evaluate the capabilities of our MetaICE units. Or, for qualified customers, we offer a free, 10 -day trial. Call now for details: (800) METAICE.

## Y'M Meralink

MetaLink Corporation
33 West Boxelder Place \#110, Chandler, AZ 85224 (602) 926-0797 or (800) METAICE
*Prices are U.S. list
IBM and PC are tradernarks of International Business Machines Corp.

## CAE \& SOFTWARE DEVELOPMENT TOOLS

in-circuit automated-test equipment. The menu-driven interface controls and directs your access to various utilities, both automatic and interactive, which can generate test programs for use on 227X systems. By making use of the VAX's large physical memory and its virtualmemory facilities, ATG-32 can generate programs to test boards containing complex VLSI devices and ASICs. From $\$ 30,000$.
GenRad Inc, 300 Baker Ave, Concord, MA 01742. Phone (617) 369-4400.

Circle No 413

## SIMULATOR

- Provides for interactive simulation of analog circuits
- Component library has more than 900 components
Mspice Plus is a software package that interactively simulates analog systems; it runs on the vendor's Idea Series workstations. The input to Mspice Plus consists of circuit data that you've created with the aid of the vendor's NetEd schemat-ic-capture program. The package's built-in control language lets you specify system parameters before the simulation begins. You can stop the simulation at any time and change any or all of the parameters before proceeding. The control language also allows you to perform multiple temperature or statistical analyses on the simulation results. You can store the resulting waveforms and combine them in the form of histograms or multiple charts. The component library contains the technical and operating specifications of more than 900 commonly used parts, including op amps, bipolar transistors, zener diodes, and FETs. The library also contains standard component symbols for use by schematic-capture and board-layout programs. You can add new standard or customized parts to the library at any time. Mspice Plus is available either as a full option to

Idea Series products or as an upgrade to Idea Series workstations that already have Mspice or Msimon simulators. Full option, $\$ 19,900$; upgrade, $\$ 9900$. The complete analog library is $\$ 20,000$ for the first copy, $\$ 2000$ for additional licenses.
Mentor Graphics Corp, 8500 SW Creekside Pl, Beaverton, OR 97005. Phone (503) 626-1301.

Circle No 414


## SCHEMATIC CAD

## - Runs on IBM PCs or compatibles <br> - Interfaces to popular simulators and routers

Interfacing to most popular circuit simulators and routers, the ESP schematic-capture software allows you to create analog or digital circuit designs on an IBM PC or a compatible computer. A version is also available for DEC VAX computers. The package offers a hierarchical approach to design: You can start with an array of interconnected functional blocks and then create a component-level design from it. The menu-driven program has a user-definable symbol menu that allows you to enter your own symbols into the symbol library. The package's editing facilities include checking on the revision status of symbols, symbol updating, cell movement and alignment, automatic text location, and labeling. In addition, the system's net-list-extraction routines verify signal integrity both between circuit blocks and between schematic sheets. The system includes pan and zoom facilities. The macro facility lets you build
your own commands, and the "journaling" function allows for crash recovery or procedure duplication. Approximately $£ 5000$ for a singleuser license.

Cocad Ltd, Ashford House, Tufton Centre, Ashford, Kent TN23 1YB, UK. Phone (0233) 43445. TLX 966444.

Circle No 415

## MULTILINGUAL UNIX

- Combines features of System V. 3 and BSD 4.3
- Provides system messages and on-line help in 19 languages
The UniPlus+ System V Release 3 operating system combines the most recent features of AT\&T's System V. 3 and Berkeley Software Distribution's BSD 4.3 implementations of Unix. UniPlus+ includes shared libraries, mandatory and advisory record locking, the Assist menudriven command-selection feature, Transport-Level Interface (TLI), and Transport-Provider Interface (TPI). In addition, the Korn shell combines the best features of the Bourne shell and the C shell. To improve performance, the vendor has added fast-file and large-block file systems, as well as a smartboard executive that helps to offload tasks from the host to intelligent slave processors. The operating system's power-failure-recovery feature preserves file-system integrity even after a complete power failure. Its international-language-support feature provides messages and online help in any of 19 languages, including French, German, and Arabic. The floating-point capability adheres to IEEE-754 data formats and is compatible with the Motorola 68881 floating-point coprocessor. The operating system makes networking easier by using the Network File System (NFS), B-NET (an implementation of the DoD TCP/IP protocol), and PC Interface (which allows UniPlus+-based systems to communicate with IBM PCs
or compatibles). Price varies according to implementation; from $\$ 40,000$ for a 68020 -based VME system with a paged MMU.

UniSoft Corp, 739 Allston Way, Berkeley, CA 94710. Phone (415) 644-1230.

Circle No 416

## CAE LIBRARIAN

- Merges libraries and copies or moves symbols between them
- Runs on IBM PC family

The Library Management Program is for use with the Dash schematic designers from FutureNet (Canoga Park, CA). The program can print or plot all of the symbols in a Dash library in data-book format for checking or reference purposes. It can create a drawing file (for on-line viewing) of all the symbols in a library, merge two libraries, delete groups of symbols from a library, copy or move symbols from one library to another, and create a DOS file containing a master list of all the symbols in all of your libraries. When you delete symbols, the program not only removes the part name from the symbol directory, but also removes the symbol definition and crunches the file, thereby saving you as much as 2.5 k bytes of disk space for each deleted symbol. $\$ 49$.
CAE Utilities, 14819 Sherman Way, Suite 8, Van Nuys, CA 91405. Phone (818) 989-3308.

Circle No 417

## GRAPHICS SOFTWARE

- Facilitates preparation of presentation art and slides
- Creates high-quality charts from spreadsheet data
Rio and ImageStation are the first two releases in the vendor's SoftVisions line of graphics software. The programs run on the vendor's PC 6300 personal computer equipped with its TrueVision Targa


Would you like to get paid for sharing your clever engineering ideas and methods with your professional colleagues? If so, then send for EDN's new FREE writer's guide and learn how.

You don't need the skills and experience of a professional writer. And you don't need to know publishing jargon. All you do need are a little perseverance, your engineering skills, and the ability to communicate your ideas clearly.

Our new writer's guide takes the mystery and intimidation out of writing for a publication. It shows you how to write for EDN using skills you already have. Plus, it takes you step-by-step through the editorial procedures necessary to turn your ideas into polished, professional articles.
Get your FREE copy of EDN's writer's guide by circling number 800 on the Information Retrieval Service Card or by calling Sharon Gildea at (617) 964-3030.

## CAE \& SOFTWARE DEVELOPMENT TOOLS

16 or Targa 32 videographics adapter. Rio, a resolution-independent, object-oriented drawing program, lets you create and manipulate an image consisting of text, geometric shapes, and color photos captured by a Targa board. The program provides special effects such as embossing, drop shadows, and translucency to produce a three-dimensional appearance. You can produce high-quality output on either a digital film recorder or a Postscript hard-copy device. ImageStation lets you convert spreadsheet data to bar charts, pie charts, and other graphical formats. The program lets you choose from five font styles and a palette of 32,768 colors. You can merge electronic photos captured by a Targa board. The program accepts input from a keyboard, mouse, or tablet, and allows output to a wide variety of digital film recorders, printers, and plotters. To run these programs, you'll need a PC 6300, 6300 Plus, or compatible computer equipped with at least 640 k bytes of RAM and a hard-disk drive. Rio-16, ImageStation, $\$ 1250$ each.

AT\&T Graphics Software Labs, 10291 N Meridian, Suite 275, Indianapolis, IN 46290. Phone (317) 8444364.

## Circle No 418

## C FUNCTION LIBRARY

- Provides device handlers for graphics and character I/O
- Provides string, menu, and system functions

The BlackStar C function library provides 275 fully tested functions for use with versions 3.0 and 4.0 of the Microsoft compiler and version 3.0 of the Lattice compiler. The library is organized by category. It uses logical naming conventions and function prefixes. The quick-reference section in the manual makes it easy to find and use any function in the library. For optimal speed and memory usage, some of the func-

tions are written in assembly language. The library includes device handlers for screen, graphics, keyboard, printer, and mouse devices, as well as interrupt, string, menu, date/time, and other system functions. The package includes a 317page manual, complete source code, and a demo program. Versions for small-, medium-, and large-memory models are included on the disks. $\$ 99$.
Sterling Castle Software, 702 Washington St, Suite 174, Marina del Rey, CA 90292. Phone (800) 7227853; in CA, (213) 306-3020.

Circle No 419

## EXPERT-SYSTEM SHELL

- Incorporates both forward and backward chaining
- Probability rules make use of certainty factors

Aurora, an inference system that allows you to develop knowledgebased expert systems, uses both forward and backward chaining. Backward chaining is the primary problem solver; forward chaining uses common-sense knowledge related to the problem in order to prevent the generation of redundant or unsound questions in the reasoning process. You construct the knowledge base for a particular application by having a human expert in the field define a modular set of If . . . Then rules, which are expressed in English sentences or algebraic formulae. The expert can
assign a probability factor to each rule in the knowledge base. The program provides extensive on-line data-retrieval facilities that help you review the logic during the development of an expert system; its on-line help facilities provide additional guidance. Aurora is available in five versions for IBM PCs and for workstations. From $\$ 1500$ (Common Lisp version for IBM PC/XTs and PC/ATs).

Mystech Associates Inc, Box 220, Mystic, CT 06355. Phone (203) 536-2663.

Circle No 420

## C CROSS-COMPILER

- Generates code for the 68020 and the 68881 numeric coprocessor
- Runs under MS-DOS, Xenix, or Unix

The $68020+68881$ C cross-compiler runs on MS-DOS, Xenix, or Unix systems. It generates 68020 code and lets you selectively enable code generation for the 68881 numeric coprocessor. When you enable this feature, the cross-compiler encodes all C floating-point operation as inline 68881 instructions. When you disable the feature, the compiler substitutes calls to low-overhead C functions that generate 68020 code; you don't have to perform any "reg-ister-save" operations. The crosscompiler uses all eight of the 68881's registers, and you can reserve six of these for register variables. If you wish, you can assign global floatingpoint variables to the registers. You can declare constants with doubleprecision accuracy and store float-ing-point constants in single-precision, double-precision, packed, and extended formats. $\$ 595$ for the MS-DOS version; $\$ 1390$ for the Xenix version; $\$ 2790$ for the Unix version.

Software Development Systems Inc, 3110 Woodcreek Dr, Downers Grove, IL 60515. Phone (312) 9718170.

Circle No 421


PC STORAGE SCOPE

- Displays any eight of 16 possible channels
- Averages trigger-synchronized waveforms
Snapshot Storage Scope version 2.5, which turns an IBM PC into a digit-al-oscilloscope and data-acquisition system, has been enhanced to let you display any eight of 16 possible channels, define units and labels for each channel, and average triggersynchronized waveforms. You can specify a title for each frame of data and send the data to an X-Y plotter. A data-compression algorithm reduces the file size to one-fifth that of a standard file containing the same display data, and correspondingly reduces the times needed to store or retrieve the files. This enhanced version also permits the real-time acquisition of 32,000 data points with 12 -bit accuracy, and it provides a sampling rate that you can vary from as few as 2 samples/hour to as many as 130,000 samples $/ \mathrm{sec}$. In addition, you can now compare a newly acquired waveform to a reference trace to determine whether or not the circuitry is functioning properly. The menu-driven program prompts you for all needed setup information. As with earlier versions, this version lets you display data graphically or in tables, and it allows you to analyze the data with the aid of the vendor's other products or with spreadsheets such as Lotus 1-2-3. To run the program, you need an IBM PC/XT or PC/AT equipped with a floppy-disk or harddisk drive; at least 384 k bytes of RAM; a CGA, EGA, or Hercules graphics adapter; and an I/O analog interface board from MetraByte,

Data Translation, Analog Devices, or Burr-Brown. The vendor recommends using an 8087 math coprocessor. \$495.
HEM Data Corp, 17025 Crescent Dr, Southfield, MI 48076. Phone (313) 559-5607.

Circle No 422

## CROSS-COMPILER

- Lets you develop and test software for microcontrollers
- Runs on the IBM PC and compatibles
ChipForth, which runs on the IBM PC and compatible computers, lets you develop and interactively test Forth programs for single-chip Motorola and Intel microcontrollers. The package combines the vendor's PolyForth language and operating system with cross-development tools. When you've edited and compiled your program, you can download a special "talker" program to the target machine via an RS-232C link. The talker allows you to download your application program to the target machine and then test and debug the program interactively from the PC. When debugging is complete, you can remove the talker, leaving your application code in ROMable form. The package includes an editor/assembler/compiler; terminal- and disk-I/O routines for interactive testing and debugging; and a real-time, multitasking executive that runs the application on the target machine. Versions for the Motorola 6801 and $6301 \mu \mathrm{Cs}$ are available now; versions for the Intel 8051 and $8096 \mu \mathrm{Cs}$ will be available in the third quarter of 1987. 6801/ 6301 versions, $\$ 3250$ each.
Forth Inc, 111 N Sepulveda Blvd, Manhattan Beach, CA 90266. Phone (213) 372-8493.

Circle No 423
the

## SBS-52 Controller

from


## Standard Features

- Built In Basic
- 2 Real Time Clocks
- 32KX8 Static Ram
- 32 Programmable I/O Lines
- EIA Standard RS - 232 Port
- Built In Eprom Programming
- Standalone Developing
- Easily Expandable
- Large Line of Peripherals


## Pricing:

1-4 unit cost .... $\$ 189.00$
5 - 99 unit cost .... $\$ 164.00$
Large Quantity Discount Available

Single Board Systems Inc.
P.O. Box 3788

Salem, Oregon
97302
(503) 581-6570

Stock to 3 Weeks

## TEST \& MEASUREMENT INSTRUMENTS



## COMM TESTERS

- Portable units combine several functions
- Feature built-in keyboards and LCDs

According to the manufacturer, the Interview 5, 5 Plus, 10 Plus, and 15 Plus each combine the functions of the following instruments: a dataline monitor, protocol analyzer/emulator, RS-232C breakout box, bit-error-rate tester, DMM, dB-level
meter, dumb terminal, continuity tester, power-line monitor, monitor alarm, and peripheral tester. Each unit weighs under 5 lbs and has a built-in keyboard and LCD. Some units have disk drives. Optional plug-in modules accommodate common protocols. From $\$ 2995$. Delivery, 60 days ARO.

Atlantic Research Corp, 7401 Boston Blvd, Springfield, VA 22153. Phone (703) 644-9190. TLX 197733.

Circle No 426


## PULSE GENERATOR

- Provides pulse-repetition rates from 1 Hz to 125 MHz
- Provides choice of rise times

The PM5785 pulse generator has a pulse-repetition rate of between 1 Hz and 125 MHz . It gives you a choice of fixed 2-, 1.5-, or 1-nsec rise times. You can select bipolar or posi-tive- or negative-going pulses in any
of four amplitude ranges between 0.2 and 5 V . The instrument makes pulses available from two complementary outputs, and its impedance back-matching absorbs more than $95 \%$ of the signal reflections caused by mismatched loads. Besides providing front-panel control, the generator lets you control pulse triggering, duration, and gating from external sources. The external trigger's slope and level controls allow you to synchronize the pulse generation to an external clock. Its exter-nal-gating feature permits you to generate bursts of pulses. A burstmode option provides programmable pulse bursts containing 1 to 9999 pulses. $\$ 3385$.

Philips, Industrial \& Electroacoustic Systems Div, Box 218, 5600 MD Eindhoven, The Netherlands. Phone (040) 788620. TLX 35000.

Circle No 427
Philips Test and Measurement Instruments Inc, 85 McKee Dr , Mahwah, NJ 07430. Phone (201) 529-3800.

Circle No 428


## DRAM TESTER

- Performs functional and parametric testing
- Requires an IBM PC for control

The DM700 tester performs functional and parametric testing of dynamic RAMs. The tester, which requires an IBM PC or compatible computer for control, comes with a software device library that includes tests for DRAMs with capacities from 16 k to 4 M bits. Two levels of testing are possible. The first level comprises a functional check; the second level performs parametric testing to ensure that devices meet their manufacturers' specifications. The instrument tests such parameters as access time, refresh function, input/output logic, and data retention. To detect marginal parts, you can perform these tests at the extremes of the device's operating supply-voltage range. A con-tinuous-test-cycle facility allows you to detect intermittent and thermal failures in devices. You can test as many as four devices at once, and you can transmit the test results for each device to a printer for hard
copy. Including the test-head console, interface card and cabling for the IBM PC, test software (on a floppy disk), and manuals, the DM700 costs $\$ 1475$.

Computer Service Technology Inc, Amsterdamsestraatweg 23, 1411 AW Naarden, The Netherlands. Phone (02159) 40697. TLX 73413.

Circle No 429


## LC METER

- Applies as much as 1000 V across capacitors
- IEEE-488 option available

The LC77 Auto-Z LC meter measures capacitors from 1.0 pF to 19.99 F and inductors from 1.0 mH to 19.99 H . The meter also measures capacitors' dielectric leakage (with as much as 1000 V applied), dielectric absorption, and equivalent series resistance. The unit is battery operated. An option dynamically tests SCRs and triacs. The instrument is programmable over the IEEE-488 bus. LC77 Auto-Z, \$1695; SCR and triac option, \$148; IEEE-488 option, $\$ 625$; battery, $\$ 59.95$; ac adapter, $\$ 48$.

Sencore Inc, 3200 Sencore Dr, Sioux Falls, SD 57107. Phone (800) 843-3338; in SD, (605) 339-0100.

Circle No 430

## DMM CALIBRATOR

- $6^{1 / 2}$ - and $8^{1 ⁄ 2}$-digit ac calibration is NBS-traceable
- IBM PC controls calibration

The Model 4052H Computest calibration system performs NBStraceable ac-voltage calibration of $61 / 2$ - and $81 / 2$-digit DMMs. The unit

also checks dc-voltage, ac- and dccurrent, and resistance functions. The system uses the company's 1605 A transfer standard and an IBM PC fitted with an IEEE-488 board to control the calibration system. The system software works with a variety of calibrators. From $\$ 29,000$. Delivery, four to eight weeks ARO.
Ballantine Laboratories Inc, Box 97, Boonton, NJ 07005. Phone (201) 335-0900.

Circle No 431


## ASIC VERIFIER

- ASIC-verification system runs at 20 MHz
- System has 352 pins

The STM5200 ASIC-verification system has a $20-\mathrm{MHz}$ test rate and 352 test pins. The system uses an IBM PC for control and test programming. Each of the 352 I/O pins possesses a 64 k -byte-deep memory. The system also has four pin-driver power supplies with $25-\mathrm{mV}$ resolution, eight timing sets, two strobe groups, a 32 k -byte word-pattern generator, and high-speed voltage comparators. A parametric measuring unit is optional. From $\$ 35,750$ (32-pin model).
Cadic Inc, 7874 SW Nimbus Ave, Beaverton, OR 97005. Phone (503) 626-7902.

Circle No 432

## SOURCE DEBUGGER

- Debugger uses IBM PC to control in-circuit emulator
- Works with code produced by C compiler
The Microscope 68 k is a source-level, C-language debugger that now controls the firm's in-circuit emulators for the 68000 and $68010 \mu \mathrm{Ps}$. The debugger works with code produced by the $68000 / 10 \mathrm{C}$ compiler and can execute from the IBM PC, $\mathrm{PC} / \mathrm{XT}$, and PC/AT; from Apollo and Sun workstations; and from DEC VAX systems. The debugger's commands accept $C$ variables and expressions as arguments rather than as absolute locations. The debugger also does conventional as-sembly-level debugging. MicroScope package for PC environment, including C compiler and utilities, $\$ 3500$.

Microcosm Inc, 15275-E SW Koll Parkway, Beaverton, OR 97006. Phone (503) 626-6100. TLX 759527.

Circle No 433


## IEEE-488 PORT

- Provides general-purpose ports under IEEE-488 control
- Includes optoisolated and relay ports
The Model 1488 utility module has four general-purpose, 8 -bit ports under IEEE-488 control: The ports are a TTL input port, a TTL output port, an optoisolated port, and a port with eight STDP relays. You can operate each port as a parallel port or in single-bit mode. The unit measures $13 / 4 \times 7 \times 17 \mathrm{in}$. $\$ 895$.

Data Precision, Electronics Ave, Danvers, MA 01923. Phone (617) 246-1600. TLX 6817144.

Circle No 434


DIGITAL TESTERS

- Emulate $\mu P$ of system under test
- Stimulate as many as 160 I/O pins
The 9100 Series digital testers are suitable for automated testing and troubleshooting of $\mu \mathrm{P}$-based pc boards. The 9100 A functions as both a test station and a test-software development system. The 9105A is simply a test station. The testers replace the $\mu \mathrm{P}$ in the system under test and execute various functional tests. Other test facilities include a $40-\mathrm{MHz}$ manual probe and I/O modules that permit the simultaneous testing of as many as $16010-\mathrm{MHz}$ pins. $9100 \mathrm{~A} / \mathrm{SYS}, \$ 21,500 ; 9105 \mathrm{~A}$, from $\$ 9000$. Delivery, six weeks ARO.

John Fluke Mfg Co Inc, Box C9090, Everett, WA 98206. Phone (800) 426-0361; in WA, (206) 3476100. TWX 910-445-2943. TLX 185102.

Circle No 435



## ANALOG SCOPE

- Scope has four channels
- CRT shows parameters and settings
Model COM7100A is a 4 -channel, dual-timebase, $100-\mathrm{MHz}$ analog oscilloscope. The instrument's CRT
shows measured parameters and scope settings. Cursors provide measurement of $\Delta \mathrm{T}$, frequency, $\Delta \mathrm{V}$, ratio, and phase; a built-in DVM displays dc, $\mathrm{p}-\mathrm{p}$, or rms-ac voltage levels on channel 1. You can measure the frequency of trigger input with the built-in frequency counter. An IEEE-488 interface is optional. Model COM7100A, $\$ 2295$; IEEE488 option, $\$ 795$.

Kikusui International Corp, 19601 Mariner Ave, Torrance, CA 90503. Phone (800) 545-8784; in CA, (213) 371-4662.

Circle No 461


## BATTERY SCOPE

- $60-\mathrm{MHz}$ oscilloscope runs from battery
- Unit fits into briefcase

The LBO-315 $60-\mathrm{MHz}$ is a dualtrace, delayed-sweep scope that measures $3 \times 9 \times 113 / 8$ in. The instrument runs from a built-in 12 V battery, a 10 to 20 V dc external source, or 85 to 264 V ac (without switching). When powered by ac voltage, the scope operates from 50 - to $400-\mathrm{Hz}$ power. $\$ 1850$.

Leader Instruments Corp, 380 Oser Ave, Hauppauge, NY 11788. Phone (800) 645-5104; in NY, (516) 231-6900. TWX 510-227-9669.

Circle No 437

## DIGITAL SCOPE

- Digital scope has 200-MHz analog bandwidth
- 10-bit digitizer catches 250 M samples/sec
The dual-channel Model PM3320 digital oscilloscope has a pair of 512sample, CCD-based A/D converters

with 10 -bit resolution. The scope can capture data at 250 M samples/ sec. It has two 2048 -sample memories (in single-channel mode, it has one 4096 -sample memory) and can operate in repetitive-sampling or single-shot modes. The instrument has simple, built-in math functions, and its CRT features cursor and scope-setting readouts. IEEE-488 and RS-232C interfaces are optional. Model PM3320, $\$ 9,900$. Delivery, eight weeks ARO.

Philips Test \& Measuring Instruments Inc, 85 McKee Dr, Mahwah, NJ 07430. Phone (201) 5293800. TWX 710-988-5348.

Circle No 438


## FUNCTION GENERATOR

- Provides standard and user-definable output waveforms
- Includes burst, sweep, and internallexternal modulation modes
Covering the frequency range from $1 \mu \mathrm{~Hz}$ to 20 MHz , the AFGU arbi-trary-function generator produces sine, triangular, square, trapezoidal, and pulse waveforms. An option extends the TTL/CMOS pulse-output capability to 50 MHz . In addition, you can use 4 k words of internal memory to define your own output waveforms with 10 -bit amplitude resolution. You can define the start and stop addressing for this memory, so you can generate
segments of stored waveforms or hold several different waveforms at one time. You can select the sampling period of the memory to be between 100 nsec and 327.6 sec ; this feature allows you to generate output frequencies as high as 3.33 MHz . The output amplitude can vary from 0 to $30 \mathrm{~V} p-\mathrm{p}$, and you can switch the generator's output impedance between $50 \Omega$ and $<5 \Omega$. The instrument's operating modes include continuous, gated, burst, halfcycle burst, harmonic frequency, and subharmonic frequency outputs, and you can perform linear or logarithmic frequency sweeps. The unit's modulation modes include internal or external FSK and pulse modulation and external AM, FM, and VCO modulation. DM 18,500.

Rohde \& Schwarz GmbH \& Co KG, Muhldorfstrasse $15,8000 \mathrm{Mu}$ nich 80, West Germany. Phone (089) 41290. TLX 523703.

Circle No 453
Rohde \& Schwarz-Polarad Inc, 5 Delaware Dr, Lake Success, NY 11042. Phone (516) 328-1100. TWX 510-223-0414.

Circle No 439

## 68HC11 DEVELOPER

- ROM emulators support 68HC11 development
- Module works with either DIPs or PLCCs

The PAK68HC11 personality module for the 68 HC 11 single-chip $\mu \mathrm{P}$ works with the company's UDL, Unilab II, and Optilab emulators. The personality module is available for either DIPs or PLCCs. The supporting software allows full access to all the $\mu$ P's registers and ports. Model PAK68HC11, $\$ 555$; emulators, from $\$ 2995$ to $\$ 7000$.

Orion Instruments Inc, 702 Marshall St, Redwood City, CA 94063. Phone (415) 361-8883. TLX 530942.

Circle No 440


## Regulation handbook

Compliance Engineering 1987, a $305-\mathrm{pg}$ reference handbook, lists and explains the US regulations governing the production of electronic products. The four main sections on EMI, ESD, Product Safety, and Telecommunications present such topics as radiation hazards, setting up an open-field test site, an overview of the ESD industry, selling safely overseas, and understanding product-liability law. The two final sections consist of related topics and directories.

Compliance Engineering, 593 Massachusetts Ave, Boxboro, MA 01719.

Circle No 441


## Brochure details hybrid unit

The 8-pg publication describes the MIL-STD-1553B dual redundant re-mote-terminal unit. The brochure contains an illustration and a description of the unit, as well as an outline drawing, schematics, detailed lists of specifications and characteristics, and pin functions.

Stantel Components, 636 Remington Rd, Schaumburg, Il 60195.

Circle No 442

## Data book features A/D and D/A converters

The $320-\mathrm{pg}$ book, 1987 Data Converters and Voltage References, describes $27 \mathrm{~A} / \mathrm{D}$ converters (including


16 new devices), 20 new D/A converters, and 11 voltage references. It includes a complete product listing, converter selection guides, and a section on packaging information.

Maxim Integrated Products, 510 N Pastoria Ave, Sunnyvale CA 94086.

Circle No 443


## Article reports on vapor-phase process

This $3-\mathrm{pg}$ reprint, Thermosets Survive Vapor-Phase Soldering, explains how components molded of diallyl phthalate (DAP), diallyl isophthalate (DAIP), and resol (1-step) phenolic withstand the rigors of vapor-phase soldering. It contains a 5 -part diagram and two tables.
Rogers Corp, 1 Technology Dr, Rogers, CT 06263.

Circle No 444

## Brochure covers services of research laboratory

This 8-pg booklet, Where Problems and Solutions Come Together, describes the variety of in-house contract services the company provides to manufacturers of electronic equipment and systems. It also outlines ancillary manufacturing services and discusses several company projects, ranging in size from pc boards to coiled-steel handling equipment with a $100,000-\mathrm{lb}$ lifting capacity.

Missouri Research Laboratories Inc, Box 186, St Charles, MO 63301.

Circle No 445


Catalog lists over 500 receivers for TI suppression
The MTV/87 catalog, Filters, Data and Services for Suppression of Terrestrial Interference for C-Band TVROs (Earth Stations), lists more than 500 receivers and tells how to filter them. It features diagrams for standard and block down-coversion receivers that show where interference can affect the system and the choice of filters to solve the problem. Further, it includes descriptions of equipment for TVRO installations; a line of cable system distribution filters; and uplink/ downlink bandpass filters.

Microwave Filter Co Inc, 6743 Kinne St, East Syracuse, NY 13057.

Circle No 446
Continued on pg 324

# This advertising is for new and current products. 

## Please circle Reader Service number for additional information from manufacturers.



MICRO/Q II
FOR A DECOUPLING CAPACITOR THAT SAVES SPACE, DEFEATS NOISE, IS SUITABLE FOR MILITARY APPLICATIONS AND BEATS
HUMIDITY, HEAT AND COLD:
ROGERS MICRO/Q® II
Rogers Corp., 2400 S. Roosevelt,
Tempe, AZ 85282. 602/967-0624

CIRCLE NO 325

## NEED CIRCUIT PROTECTION?



E-T-A has "THE RIGHT STUFF!"

- Commercial, Mil \& Low Cost Types • Magnetic or Thermal $\bullet 0.05$ to $400 \mathrm{~A}, 250 \mathrm{~V}$ AC or 28 V DC
- ON/OFF Switch/Breaker Combination - PC Board \& Snap-in Mounts

CIRCUIT BREAKERS
7400 North Croname Road, Chicago IL 60648 • 312/647-8303
CIRCLE NO 328

PC/XT/AT CUSTOM KEYBOARDS


Connect our custom keyboard interface PC board to your keys or ours and install in your case or ours. Connects to the keyboard port. Each key may be custom programmed to your specifications including macros \& keytops. Translates RS232 to keyboard port or different types of keyboards to various types of computers. Use with the computer keyboard or stand alone. External board (no slot consumed). Typical $\$ 500.00$ one time custom programming cost followed by low cost small or large production.
Genest Technologies, Inc.
1331 East Edinger Ave., Santa Ana, Calif. 92705 Call (714) 547-0880 for quote.
Also custom assembly language software and applications.

CIRCLE NO 326


## UNIVERSAL PROGRAMMER

MPUs
BPROM
PAL IFL
SIMPLE

E/EPLD E/EPROM IC TESTER
IC TESTER include a wide range of logic, memory (SRAM DRAM) device tests with testing vector editing capability.

- SYSTEM-GENERAL U.S.A
- CORPORATION STORAGE SYSTEM P.O. BOX: 53-591, Taipei, Taiwan, R.O.C.
FAX: 886-2-7212615 ENGINEERING
3105 EL Camino, \#201 TLX: 13810 SYSGEN TEL: 886-2-7212613

POWERFUL
MODULAR COST-EFFECTIVE T


## ANALOG AND QUADRATURE TO DIGITAL CONVERTORS

Designed to accommodate up to three inputs and 4 switch closures the Model 4301 series converts quadrature inputs to RS232 or RS422. The Model 4302 series converts analog inputs to serial RS232 or RS422. Both units come in a $3.5^{\prime \prime} \times 3.5^{\prime \prime}$ package with 25 pin D connectors in and out. Units are offered in both military and commercial grades.

Measurement Systems, Inc.
121 Water Street, Norwalk, CT 06854
(203) 838-5561

CIRCLE NO 327
 package with schematic capture
A true high-end CAE/CAD design tool that every electrical engineer can afford. For IBM PCs and compatibles, DC/DESIGN is feature-packed with schematic capture, parts placement, interactive autorouting and much more.
Wechallenge you to find
a better PCB design package.
30 day money-back guarantee. Call today to place your order or for more information. Demo available.

CCOMPUTATION Ten Frederick Avenue Neptune, NJ 07753 (201) 922-4111 TWX: 510-601-8352 Visa and MasterCard accepted

## AUGAT IS INNOVATION

Our Densepak Adaptors. A large family of socket type packages. Converts non-standard Surface Mount and thru-board IC devices into DIP outline packages. Densepak mounts on all standard wire wrap or circuit panels. Series SSM and RSM for square and rectangular packages. Series APG and DAP for Pin Grid and off-grid DIP packages. Bridge the technology gap, with Densepak. Tel: (617) 222-2202.
TWX: 710.391.0644.

## that WORKS.

 CIRCLE NO 331
## MULTIBUS: Your Time Has Come!

The mSBX-241 ${ }^{\text {m }}$ Multimodule is a robust, precision RealTime Clock/Calendar in SBX format with onboard battery backup. General Features:
$\square$ For high performance systems:
no wait states or software overhead
$\square$ Attaches to all SBX and BLX compatible Multibus boards $\square$ Programmable alarm clock and periodic interrupts
12 or 24 hour time modes, in both BCD and binary format $\square$ Internal 100 year calendar with leap year compensation $\square$ Selectable automatic Daylight Savings compensation $\square$ Contains fifty bytes of general purpose non-volatile RAM $\square$ RMX-86/286 drivers supplied on diskette
For more information contact:
Medinova Corporation
Intelligent Systems Group
244 West Court, Palatine, Illinois 60067
Telephone (312) 934-4700
Multibus, Multimodule TM Intel Corp.

## WAVEFORM SYNTHESIZER



- For IBM-PC/XT/AT and compatibles
- Generates user-definable signal
- Up to 2000 points per envelope
$\$ 795.00$
QUA TECH, INC.
478 E. Exchange St. Akron OH 44304 (216) 434-3154 TLX: 5101012726
 circuit design, simulation and PCB layout tool. You can pay up to 15 times more and still not get all the features offered by EE Designer-Schematic Capture. . . Circuit Simulation....PCB Layout. 30 day money back guarantee. Full purchase price refunded if not completely satisfied.
Call 1-800-553-1177 $\overline{\text { 为 }} \overline{\text { 为 }}$ today to order your package. Bank cards EBEFTHES 343 Gibraltar Drive
Sunnyvale CA 94089 CIRCLE NO 332
IBM COMPATIBLE RS232 EASI-DISK 3½-51/4" FLOPPY DATA STORAGE \& TRANSFER SYSTEMS


Information Transfer toffrom Non IBM Compatible Systems toffrom IBM PC; (Over RS 232 or 488 interface).

- Reads \& Writes IBM MS DOS $51 / 4^{\prime \prime}$ Disks - RS 232C I/O or 488
- Rugged Portable Package/Battery Option
- ASCII or Full Binary Operation
- Baud Rates 110 to 19.2 K Baud
- Automatic Data Verification
- Price $\$ 895$ in Singles-OEM Qtys. Less.

28 other systems with storage from 100 K to 35 megabytes.

## ADPD

 ANALOG \& DIGITAL PERIPHERALS, INC. 815 Diana Drive Troy, Ohio 45373 513/339-2241 TWX 810/450-2685 CIRCLE NO 335

MXI-100

- GPIB controller board for IBM PC/XT/AT
- Control up to 14 Devices
- User friendly Software Commands
- DMA Transfer to 200k byte/sec.

$\$ 345.00$ including software
QUA TECH, INC.
478 E. Exchange St. Akron, OH 44304 (216) 434-3154 TLX: 5101012726


## 6800/6809 Micro Modules


© 5 . $6800 / 8609$ Microcompurer Mooules for dedicated contiol and monitoring. Interfaces for sensors, fransducers, analog signals, solenoids, reloys, lamps, pumps, molors, keyboards, displays, IEEE-488, serial 1/O, fioppy disks.


CIRCLE NO 333


## NEW VIDEO SIGNAL GENERATOR

 CARRIES INSTANT-EXPERTIM TESTS.The Opix ${ }^{\text {TM }}$ Imager has over 50 built-in test patterns that allow anyone to perform sophisticated video correlations from the very first day. Or, design your own patterns with 256 colors or gray scales. Save tests on battery backed-up internal memory, or on disk. Transfer tests around the plant, or around the world. Up to 200 Megapixel capacity for ultrahigh definition design. Quantum Data, 2111 Big Timber Road Elgin, IL 60123. Phone: (312) 888-0450; Fax: (312) 888-2802; Telex: 206725.

UATTUK DATA
See us at Siggraph ' 87 Booth \#1316 CIRCLE NO 336


Our Crystal Sockets. Compact unit construction for dependable mechanical and electrical life. For HC-18/U, HC-25/U, HC-42/U, HC-43/U, HC-49/U and HC-50/U crystals. Put the crystal in, it stays put. No shake or rattle, no matter how you roll it.
Tel: (617) 222-2202.
TWX: 710.391.0644.



GP-IB, HP-IB CONTROL FROM YOUR PC.

- Control instruments and peripherals.
- Supports BASIC, C, FORTRAN, and Pascal
- Use with ASYST ${ }^{\text {m }} \quad$ Lotus Measure
- Fast and easy-to-use. Thousands sold.
- Hardware and software - \$395 complete


Capital Equipment Corp. 99 South Bedford St. Burlington, MA. 01803 Call today (617) 273-1818 CIRCLE NO 340

## Analog Circuit Simulation

A full featured SPICE based simulator runs on the IBM PC with interactive Input and Output


These waveIorms show an analysis of power supply snubber Intu Scope was used for display of power and energy. The output shown used an Intu_Scope plotter utility
PRE SPICE, \$200.00: Interactive control, Monte Carlo Analysis, Optimization, libraries and parameter evaluation. IS_SPICE, $\$ 95.00$ : Performs AC, DC and Transient analysis. Intu_Scope, $\$ 250.00$ : Displays, manipulates and plots data. Programs are not copy protected, come with a 30 day money back guarantee and require PC with 640 K RAM, fixed disk. coprocessor and CGA or EGA or Hercules graphics.

P.O. BOX 6607
intusoft $\quad$ San Pedro, CA 90734-6607
CIRCLE NO 343
EPROM PROGRAMMER \$349


The EP-1 is a great value, here's why: - IBM PC Soltware incluced or PS-232 to any computer - ASClI Command drven operation. All intelligence in unit - Reads, Programs. Copies over 150 types trom 2276 - Menu-ctiven Chip Selection No Personality Modules - Fast. Slow, Quick-Pulse Programming Algoorthms - Solits Files by Base Address and Ood Even 16 bit system - Solits Files by Base Adcress and Odd/Even (16 bit systems
Gold Textool Zif IC socket
. Full One-Year Waranty - Generate \& Set Checksums -5,125.21,25V Programming - Over-Current Protection - U. E. Erasers trom 534.95 - 8 Baud Rates 300 to 388.400 Same Day Shipment BPMIGROSYSTEMS
10681 Haddington, \#190 / Houston, TX 77043 (713) 461-9430 (800) 225-2102


CNM - 1000 NOISE GENERATOR MODULE
The Cainet CNM-1000 noise generator module produces true white Gaussian random noise over the frequency range of 25 Hz to 1 MHz . The unit has provision for an interstage output level control which maintained. A new approach to noise generation based on shot and thermal noise is used by the generator This produces an exceptionally stable output and the module is totally free of microplasma aging problems Excellent true random noise with a Gaussian shape factor within $02 \%$ of the ideal is produced. The unit can provide up to 1 Volt RMS in a 10 Hz to 1 MHz noise bandwith. Over the frequency range of 25 Hz to 0.5 MHz . the output is constant to within $+1-0.75 \mathrm{~dB}$. The CNM-1000 module will operate from a $+1-45$ Volt to $+1-18$ Volt supply with current less than 20 mA . The unit is packaged in a 24 pin hermetic metal enclosure with pin spacing of $01^{\prime \prime}(2.54 \mathrm{~mm})$ and row spacing of
$06^{\prime \prime}(1524 \mathrm{~mm})$ and is available from stock Pricing in $0.6^{\prime \prime}(1524 \mathrm{~mm})$ and is available from stock. Pricing in
$1-9$ quantity is $\$ 12900 \mathrm{U}$. each FO B Ogdensburg. $1-9$ quantity is $\$ 12900$ U.S each. FO.B Ogdensburg. NY
CAlnēir Electronics inc.
PO Box 13113 Kanata Ontario K2K $1 \times 3$
Ph: (613) 831-0424 Fax (613) 726-9254
CIRCLE NO 341

## 68000 <br> vew: 68010 Z80 Z80+ 80858088 NSC800 In-Circuit Emulators

* Real time or single step execution.
* Small enough to plug into $\mu \mathrm{P}$ socket
* RS-232 interface to terminal or PC.
* Up/download HEX/S-record files.
* Hardware or software break points.
* \$550 to \$1995!

NiCOlet 800-NICOLET (642-6538) or 608-273-5008

CIRCLE NO 344
Yours Free . our newest LVDT design guide and catalog.


At last, a complete compendium of LVDT working parameters. Call us now for fast solutions to your OEM requirements. 800-323-7115

## Robinson-Halpern

CIRCLE NO 347

16.0 MHz MINIATURE AT QUARTZ

## CRYSTAL

- Surface mountable or with leads
- Mil temp range available
- Shock survival is $3,000 \mathrm{gs}$ or more
- Close tolerances
- Applications include mil electronics, telecommunications \& frequency control
THE ONLY NAME YOU NEED TO REMEMBER IN QUARTZ CRYSTALS AND CRYSTAL OSCILLATORS IS STATEK!
STATEK $\begin{aligned} & \text { STATEK CORPORATION } \\ & 512 \mathrm{~N} . \text { Main St., Orange, CA } 92668\end{aligned}$ 512 N. Main St.
(714) $639-7810$
Made in the U.S.A. - Ship from stock
A Technicorp Company
CIRCLE NO 342



## SQXO CRYSTAL OSCILLATOR

- TO-5 or 24 pin CLCC
- TTL and CMOS compatible hybrid circuit
- Low power version available

Long term stability, low aging \& high shock

- MIL testing available

THE ONLY NAME YOU NEED TO REMEMBER IN QUARTZ CRYSTALS AND CRYSTAL OSCILLATORS IS STATEK!
STATEK STATEK CORPORATION 512 N. Main St., Orange, CA 92668 (714) 639-7810 A Technicorp Company

CIRCLE NO 345


### 11.0592 MHz MINIATURE AT

 QUARTZ CRYSTAL- Surface mountable or with leads
- Rugged ceramic packaging
- 1st year aging less than 5 ppm

Low drive current

- Applications include microprocessors, medical, test \& POS equipment
THE ONLY NAME YOU NEED TO REMEMBER IN QUARTZ CRYSTALS AND CRYSTAL OSCILLATORS IS STATEK!
TTATEK STATEK CORPORATION 512 N. Main St., Orange, CA 92668 (714) 639-7810

Made in the U.S.A. - Ship from stock
A Technicorp Company
CIRCLE NO 348


The 890 Z80A Multifunction CPU card is an integrated hardware/software solution for industrial control applications.

- STD BASIC ${ }^{\text {w }}$-Resident, -8 digital I/O lines fast, floating point BASIC - 16 K static RAM - Generates ROMable code - Status LED -4 MHz Z80A processor
-128K of memory addressing - Dual RS-232C serial ports - 4 counter-timer channels Monitor
- Peripheral cards available - Auto run capability - 5 year warranty

Call 303-426-8540 For Immediate Response
OCTAGON SYSTEMS
CORPORATION
6510 W. 91st Avenue Westminster, CO 80030

CIRCLE NO 349


Our new Engineering Design Guide is loaded with tips and design ideas to reduce parts cost and improve product performance using steel wire construction. For a free copy write:
 E.H. Titchener, 28 Titchener Place, P.O. Box 1706, Binghamton, NY 13902 Phone 607-772-1161


15 WATT TRIPLE OUTPUT DC-DC CONVERTER Integrated Circuits Inc. announces its model MT02812T which provides both +5 VDC at 2 amps and $\pm 12 \mathrm{VDC}$ at 208 mA from a nominal 28 VDC input. These 15 watt converters are hermetically sealed in metal packages that measure only $1.95^{\prime \prime} \times 1.35^{\prime \prime} \times 0.50^{\prime \prime}$ and provide typical efficiencies of $80 \%$ over the full input range of 16 to 40 VDC. Thick-film hybrid circuitry is used to provide extremely small size and highest reliability. This unique design employs high frequency switching techniques for optimum performance and features full input/output isolation through use of an opto-coupler in the feedback loop.
Additional features include short-circuit protection, an internal ripple filter, and an inhibitinput. Operating case temp. is $-55^{\circ} \mathrm{C}$ to $+85^{\circ}$ C, with environmental screening available as an option. The price is $\$ 390$ ( 100 quantity) and delivery is stock to 30 days. Integrated Circuits Inc., 10301 Willows Road, Redmond, WA 98052 (206) 882-3100, TWX 910-443-2302.

CIRCLE NO 350


25W, SINGLE, DUAL \& TRIPLE OUTPUT DC/DC CONVERTERS, 2500 SERIES

- Compact $3^{\prime \prime} \times 2.5^{\prime \prime} \times .750^{\prime \prime}$ - Output OVP

Up to 85\% Efficient $\quad>250 \mathrm{KHz}$ Sw. Freq

- Wide Input Volt. Ranges -500 VDC Min. Isol
- Line Regul., $< \pm 0.5 \% \quad 6$-Side Shielding
- Load Regul., $1 \%$ Cascading Mode
- Pi-Input Filter $\quad$ - Parallel Mode
- Soft Starting $\quad$ - Remote ON/OFF

Prices from \$139 (1-9) Del. is 2 wks. ARO. CONVERSION DEVICES, INC. 101 Tosca Dr., Stoughton, MA 02072 Tel. 617-341-3266 TLX 920014 CIRCLE NO 753


## GR MINI-INDUCTOR

AIE Magnetics introduces a new miniature inductor, for use in. 1 to 1 amp switching regulators, that offers a lower cost and smaller size than previous units. They also provide higher efficiencies as well as high inductance and increased current levels. The units are self-shielding for less radiated noise and sealed for compatibility with all types of cleaning systems. AIE Magnetics, 701 Murfreesboro Road, Nashville, Tennessee 37210. 615/244-9024


CRT TEST GENERATOR BREAKTHROUGH: ONLY $\$ 2495$ for $801 C$.
The most popular color character generator is now upgraded up to 650 KHz horizontal scan capability. Program signal timing through front panel keyboard. Easy format recall from memory. Select from 5 monochrome, or 16 color patterns. 64 character library. Only \$2495. Model 801CE for GPIB systems now \$2795. Model 801A monochrome, now \$1995: Quantam Data, 2111 Big Timber Rd., Elgin, IL 60123. Phone (312) 888-0450; Telex 206725; Fax: (312) 888-2802
 CIRCLE NO 751


Bugs in your circuit? Wasting time wrapping, unwrapping, cutting traces, bending leads? Test your ideas quickly and easily with the DIP ISOLATOR. Isolate any pin of a DIP IC. Use test points for rewiring. Use with emulator probe to turn off unwanted interrupts, resets. Sizes from 6 to 64 pins. Prices from 22.75.

BETA AUTOMATION INC.
3541 Old Conejo Rd.
Newbury Park, CA 91320
(805) 499-5785

CIRCLE NO 754



## CAP-BUS® CAPACITOR/BUS BAR

Eliminate the decoupling capacitors and the power and ground traces from your PCB for more reliability. CAP-BUS® has a distributed capacitance of . 05 micro-farads per lin. in... at 50 VDC with low inductance and low impedance. The capacitor and the bus bar have been joined together for CAP-BUS®; a more efficient capacitive decoupled power distribution system, increasing IC density on a two sided board.

ELDRE COMPONENTS, INC. 1500 Jefferson Rd. Rochester. NY 14623 (716) 427-7280

CIRCLE NO 758
LOW-COST UNIVERSAL PROGRAMMER From the World's Largest supplier of low-cost programming equipment


Get the FACTs about E/PROMPLD/MICRO
programming and UV ERASER products from the only company that has managed to supply low-cost quaity equipment tor years and maintained superb customer support. All products $100 \%$ made in U.S. 14 day money back guarantee.


CIRCLE NO 761
EPROM/PAL Prog.
LOGIC/DATA Analyzer


EPROM PROGRAMMER

## 2716 Through 27102

PAL OPTION \$250

MP OPTION \$100

BIPOLAR OPTION\$350
16. $18,20 \& 24$ Pin Proms

HITACHI/INTEL
ADAPTORS
\$ 75
LOGIC ANALYZER \$995

EPROM SIM
PROM SIMULATOR
\$395
Simulates 2716 Through 271024
FREE DEMO DISK
nms 2780 S.W. 14th Street Pompano Beach, FL 33069
1-800-9PC-FREE 1-305-975-9515

## IBM PC to HP

file interchange !!!

1. PCLIF (Rev 2.5) - New release of the software utility that allows the transfer of files between an IBM FC and HP computers using floppy disks.

- 5.25" transfers don't require any additional hardware !
- $3.5^{\text {n }}$ disk transfers require an ISS FDD35 drive system.
- runs on the IBM PC, XT, AT and the HP Vectra.

2. FDD35 - An external $3.5^{\prime \prime}$ DS/DD floppy disk drive system for the IBM PC and XT.

- easy connect to IBM PC disk drive controller.
- can be used by DOS and PCLIF.

INNOVATIVE SOFTWARE SYSTEMS 14252 Culver Dr. Suite A-444 Irvine, CA 92714 (714) 249-2056

CIRCLE NO 759 SOFTWARE VERSION CONTROL

The POLYTRON Version Control System (PVCS) provides precise \& flexible configuration management for Software Development projects on Personal Computers and PC LANs, including:

- Storage and retrieval of multiple revisions of source code - Maintenance of separate lines of development using branching - Merging of simultaneous changes.
- Modules can be reviewed by their own revision number, system version number, or specified date.
- Efficient disk storage. PVCS uses a very intelligent difference detection technique that minimizes the amount of disk space
required to store a new version.

Personal PVCS - Offers most of the power and flexibility of Corporate PVCS.
\$149
Corporate PVCS - Offers features to maintain source code of very large and complex
projects that may involve multiple programmers.
\$395
Network PVCS - Extends Corporate PVCS for use on Networks. File locking and security levels can be tailored for each project. Call (503) $645-1150$
for pricing on Licenses for more than 5 Stations. $\$ 1000$ Requires DOS 2.0 or higher. Compatible with the IBM PC, XT, AT
and other MS-DOS PCs. Works with ANY Language.
TO ORDER: VISA/MC 1-800-547-4000.
Dept. No. 322. Oregon and outside US call (503) 645-1150 Send Checks, P.O.s to: POLYTRON Corporation, 1815 NW 169th Place, Suite 2110, Dept 322, Beaverton, OR 97006.

CIRCLE NO 762


## Free portfolio helps you select transformers, PCB's

Data on all types of transformers, including Class 2, plus double-sided boards, power supplies. From one of the largest producers of these products. Get your FREE copy today.

## Basler Electric <br> Highland, IL 62249 <br> 618-654-2341 TWX 510-100-3841

 Circle 152 for additional information Circle 191 for a salesman callIntel
SYSTEMS \& BOARDS
S SYSTEM 310, 330, 380 from \$1500

- Options, upgrades, spares, parts, repairs in stock

■ SERIES II, III, IV, MDS-800
PDS-IX from \$299

- ALL Options and Upgrades \& Parts available
 88A, 286 from $\$ 349$

匃 SBC and SBX boards from \$49
\% MULTI BUS ${ }^{\text {TM }}$ products from: Zendex, NSC, AMD, DTC, Callan, Interphase, $\cdots$
we BUY-SELL-TRADE
MVENTORYKXCESS RROAECT RESIBBALS

|  | 634 N. 8th Street San Jose, Ca. 95112 | intel.zendex. spc. sbx.lce, are registered trodernarks |
| :---: | :---: | :---: |



smARTWORK ${ }^{\circledR}$ PCB Artwork Software. In a fraction of the time hand taping requires, you can create double-sided printed-circuit boards with smARTWORK and your IBM PC. The program's features include interactive routing, continual design-rule checking, automatic pad shaving, a silkscreen, and text for all three layers. smARTWORK is $\$ 895$ and comes with a 30-day money-back guarantee. Write or call Wintek Corporation, 1801 South St., Lafayette, IN 47904. (800) 742-6809 or (317) 742-8428.

## CIRCLE NO 763

THE BETTER RAM TESTER


WITH BETTER
COST/PERFORMANCE
IST Model 6400

## ADVANTAGES:

- Tests most Static RAMs or DRAMs up to 1 Mbit
- Automatically rejects any out-of-tolerance device (in power consump-
tion or speed) by testing operating current and access time.
- A soffware controlled edge deskew procedure generates the most
precise timing waveforms for DRAMs testing.
Tests function with a group of specialized test patterns to detect all possible faults.
interface to automatic IC handlers with front panel control sorting capability.
Stand alone or slave to a terminal or computer (via RS-232C) for detailed test result display or failure analysis.
Modular architecture eliminates set-up time when changing over from
one device to another.
Low costhigh performance with one-year warranty. Price: $\$ 2,500$


## 

X: $3 / 24348$ INFO SCAN
IGH PERFORMANCE, call
(408) 988-1908


## Radar scale-modeling facilities examined

This 4-color, 8-pg booklet, Radar Scale Modelling Facilities, comprises five sections. The first section introduces the UK National Scale Modelling Centre. The other four look at the principle of radar scale modeling, the Centre's measurement ranges, its scale models, and the theoretical studies the Centre offers.
Thorn EMI Technology Inc, 8601 Dunwoody Pl, Atlanta, GA 30338.

Circle No 447


## Silicon power transistors listed

This catalog features silicon bipolar power transistors and power Darlingtons for military and industrial
use. It provides maximum ratings and performance specifications for more than 400 of the company's standard npn and pnp models. The 20-pg publication includes sections on power-transistor technologies and the company's military qualification program.
New England Semiconductor, Box 514, Billerica, MA 01821.

Circle No 448


Newsletter reports on IR microspectrometry
The Spring 1987 issue of Scan Time is part of a continuing report on developments in IR/FT-IR. In addition to a report on the uniting of microscopy and FT-IR spectroscopy, this special issue contains articles on the development of IR microspectroscopy as an analytical tool, the optical theory of recent advances in the field, and tips on photo documentation of microscope image information.

Spectra-Tech Inc, Box 2190-G, Stamford, CT 06906.

Circle No 449

## Listing covers <br> STD Bus product line

The 1987 product catalog for the vendor's STD Bus series features low-power CMOS designs for 80C88, Z80, and NSC800 microprocessors. The booklet is divided into five sec-
tions: product overview and selection charts; MSI-C000 Series CMOS STD Bus Cards; MSI-7000 Series STD Bus Cards; MSI-CR Series Card Racks; and other productsIBM PC/XT/AT. A block diagram or illustration accompanies each product. The table of contents lists products in order of appearance, but the catalog pages are unnumbered.

Microcomputer Systems Inc, 1814 Ryder Dr, Baton Rouge, LA 70808.

Circle No 450

## Mixed-signal testing evaluated

Taking the position that product quality, time to market, factory productivity/ $\mathrm{ft}^{2}$, and profit margin are business objectives of every electronics manufacturer, the $20-\mathrm{pg}$ brochure, Ninety: Five Ways to Manage Integrated Testing, addresses manufacturers' concerns about mixed-signal testing. The five subjects covered in the 4-color brochure include choices of test instrumentation, single-language software, testsystem calibration techniques, testsystem support strategies, and factory-automation tools.

LTX Corp, LTX Park at University Ave, Westwood, MA 02090.

Circle No 451

## Brochure highlights manufacturing services

Eight Examples of How MRL Helps Companies Compete is a $12-\mathrm{pg}$ brochure that provides examples of the services offered by the company. It discusses how to lower fabrication and manufacturing costs, and how the company helps telephone companies, equipment manufacturers, defense contractors, candy vendors, medical companies, and electronic companies compete. Also included is a list of metal fabrication and electronic services, and a reply card.
MRL, 3800 W Clay St, Charles, MO 63301.

Circle No 452

# PROFESSIONAL ISSUES A QUESTION OF LAW 

# Programmers gain control of their designs through changes in copyright law 

## Joseph Iandiorio, Waltham, MA

No doubt the hottest legal topic in the electronics industry is the subject of software copyright. Last fall, software makers announced that they were abandoning such restrictive measures as shrink-wrap licenses and protective hardware locks and keys. Instead, they would return to the traditional methods of product protection: copyright, patent, and trade-secret status. Now it appears that the software makers are using these traditional devices to try to force companies that sell lower-priced software clones out of the market by suing them for copyright infringement. These clones are programs that, in the latest legal jargon, "look and feel" like more expensive copyrighted programs. Lotus Development Corp, for example, is claiming that Mosaic Software's Twin program is basically a copy of $1-2-3$. How successful this tack will be for the larger software makers remains to be seen, as the cases are still in litigation.

Copyright has not always been the powerful tool for software protection that it is now. For many years, the court system struggled with the question of how-and if-the copyright system could accommodate software's specific requirements. Only recently has copyright given software programmers protective powers over their designs.

Because copyright traditionally protected authors' works, and not utilitarian objects, the courts were at first reluctant even to consider copyright protection for such commercial things as computer programs. The original purpose for copyright protection was to allow authors and composers to make their work public while still retaining ownership of it. When early programmers began submitting their programs for copyright, the Copyright Office in Washington, DC, chose to accept them and leave to the courts the final decision on


Lisa Adams
the validity of such protection for software.
Because copyright was meant to protect an expression's form, not the underlying concept, early analyses identified four programming steps -the flow chart (or algorithm), source code, assembly code, and object code-and found that only the assembly code was copyrightable. Flow charts and source code were considered unsuitable for copyright because they merely represented the program's logic, which wasn't protected by copyright. Object code wasn't protectable because it was machine language, which was not understandable by man, and so not the work of an author, as copyright law requires.
The position that source code and object code weren't copyrightable soon gave way, as more people filed court cases claiming they were. Further, the courts also decided that copyright could protect not only source and object code, but even the machine language stored in ROM on a circuit board. For example, makers of printed-circuit boards have been enjoined from supplying boards to a fabricator that used them to make video games that infringed upon the copyrights of other parties.
The courts also decided that copyright law should also protect both programs that directly interact with the user, such as application programs, and those that only manage the computer's internal operation, such as operating systems or housekeeping systems. Even databases are protectable by copyright; any copying of someone else's database into or out of a computer is a copyright infringement.

Yet despite this seemingly widening path of copyright protection for software, much of what was innovative about a software program remained unprotected until just two years ago. Although the court system had begun to sanction expanded protection for software,
before 1985 its understanding of software development remained unclear.

At that time, copyright law did protect the software coding process, which is a comparatively small part of a program's development, but it didn't protect the development of programs' structure and logic or their debugging, documentation, and maintenance, all of which are much more expensive and difficult to create than the code. In fact, a program's algorithm often involves much more creativity and is of greater commercial value than is the program code that implements the algorithm. But because copyright law traditionally viewed an algorithm as the idea behind a software program, the courts saw the algorithm as unprotectable.

In 1985, however, the courts began to be more comfortable with software's technical aspects and with how software fit into the protective realm of copyright. In September of that year, the Massachusetts Federal District Court decided, in Williams vs Arndt et al, that computer languages were no different from other spoken or written languages and were therefore subject to the same restrictions.

Over the course of his 15 years as a commodities trader, Harry Williams had developed a trading method that he claimed guaranteed positive results. He taught the method in seminars that cost attendees $\$ 3000$ each. In addition to paying the steep registration fee, the attendees were required to sign a nondisclosure agreement. Step-by-step instruction in William's method was also available in a book that he sold for $\$ 2000$. When a competitor began selling a computer program that effectively carried out Williams's method, Williams brought suit.

The court that heard Williams's case agreed with him. The alleged infringer's source code was not a new or different expression of ideas, the court found; it was simply a translation of an idea from one language, English, to another language, that of the computer. If the court were to view the program as more than a mere translation of the book, then it would follow that any book could be copied and coded in source code. The court found that although the programmer might have expressed creativity, imagination, and independent thought with respect to the programming task, the system's concept was essentially Williams's.

## How to file a copyright

In terms of the cost of software protection, copyright is a bargain. It's cheaper, easier, and quicker to obtain than patent protection, and it's easier to enforce than trade-secret status.
The recommended procedure for filing a copyright on a program in the US is to place the standard copyright notice, "Copyright © (year) (owner's name)," on the disks, tapes, and ROMs containing the program, as well as on the accompanying manuals. The notice should also be in the coding, so that it prints out with a listing and appears on the title screen when the program is run. To register a copyright, send the Copyright Office a completed application form and the first and last 25 pages of the listing.

As the Williams decision demonstrated, not only could copyright law protect software coding, but it could lend protection to a program's algorithm as well. At first blush, this situation seems a bit extraordinary. However, it's true that a painter who creates an oil painting of a copyrighted photograph infringes the copyright in the photograph, in spite of the creativity the painter displayed in rendering the oil painting. With the Williams decision, the courts were applying the same standards to computer programs.

In the Fall 1986 decision in Whelan Associates vs Jaslow Dental Laboratory, the Third Circuit Court of Appeals found that a software program's algorithm was not the same thing as the essential idea behind the program, which is unprotectable. The court held that the expression of the idea behind a program is the way the program operates, controls, and regulates the computer in receiving, calculating, and producing information, and this expression includes the underlying algorithm as well as the coding.

After deciding to computerize its complex bookkeeping and administrative tasks, Jaslow Dental Laboratory hired Elaine Whelan to write a program that would perform these tasks. Whelan produced a program that was written in the EDL language and that worked only on certain IBM machines. She owned the copyright in the software. Subsequently, Jaslow developed a similar program, written in Basic, that ran on a large number of other computers and therefore had greater sales potential. Whelan sued Jaslow for copyright infringement on the grounds that both programs embodied the same basic structure or system; Jaslow claimed that copyright protects only the coding of a program, not the underlying concept.

What Whelan was looking for, essentially, was protection of her algorithm. This was new ground for copyright. In software, protection of a program's algorithm had traditionally been considered to be tantamount to the protection of an idea. The question the court was forced to answer in the Whelan case was whether the algorithm or structure of a computer program is an idea or merely the expression of an idea.
Before Whelan wrote the dental-lab program, she had had to learn about the dental prosthetics trade and the lab's business-for example, how it processed or-
ders, what billing problems arose, and how inventory correlated with orders. After defining the problems, she outlined a solution in the form of a flow chart. A flow chart breaks down the solution to a problem into a series of smaller units, called subroutines or modules, each of which processes elements of the larger problem. A program's efficiency depends in large part on the arrangement of its modules and subroutines.

Once she completed the program's detailed design, Whelan began the coding. The amount of time she spent coding the dental-lab program was small compared with the task of organizing the modules and subroutines, as is the case with all software programs.

The court sided with Whelan, and thus faced the task of defining the idea or concept of a program that is not protectable. The unprotectable portion of the program, said the court, was the simple idea or concept of a computer program for operating a dental laboratory. The court concluded that the detailed structure or algorithm of the program is a part of the expression, not merely the idea, of that program, and therefore the algorithm is protectable along with the coding.

Copyright law's expanded protection for software has been a boon for end users, because as a result of the increased protection, manufacturers have lifted the license and hardware restrictions that users found onerous. Yet the pending copyright litigation between large software makers and the makers of low-priced program clones could again change the industry. If the courts find that the clone makers have infringed on the copyrights of such programs as Lotus Development Corp's 1-2-3, it could mean the end of the softwareclone industry.

## Author's biography

Joseph Iandiorio is a patent, trademark, and copyright attorney in Waltham, MA. He earned a BSEE from Villanova University (Villanova, PA) and a JD from George Washington University (Washington, DC). Before opening his legal practice, he worked for three years as a patent examiner for the Patent and Trademark Office in Arlington, VA. He is a member of the boards of directors of the Small Business Association of New England and the Massachusetts Technology Corp, a state-sponsored venturecapital organization. In 1986, he was a delegate to the White House Conference on Small Business.

Article Interest Quotient (Circle One) High 479 Medium 480 Low 481

CANT WE TALK


Sing it. Say it. Play it. The VP600 Voice Processor converts real-time audio or cassette inputs into digital data for recording on your IBM PC/XT/AT or compatible. And when it comes to playback, you have random access to flawless, natural sounding audio. It's that simple.
Just plug it into any short slot, load menu-driven software and you have up to $7.2 \mathrm{MB} / \mathrm{hr}$ of digital audio from your PC. It's that easy.

You can use it for telecommunications store and forward...security, process control, entertainment sys., point-of-sale or any other voice response application.

Call 1-800-621-0849 X 350 for the facts on this exciting new voice module that will make your PC talk.

IBM PC/XT/AT are designations of IBM Corp.

Need help turning your "designs" into reality...?
PDI can help you with the Calay VO4 Advanced CAD and PDI's Design Services.


## CAREER OPPORTUNITIES

1987 Editorial Calendar and Planning Guide


Call today for information. East Coast Janet O. Penn (201) 228-8610
West Coast Dan Brink (714) $851-9422$
National Roberta Renard (201) 228-8602

## APPLICATION ENGINEERS

## Analog/CRT Design

Clinton Electronics is a privately owned, no-nonsense hands-on company and an innovative world leader in CRT technology. Our management sets the tone of freedom and flexible thinking. If you have initiative and aren't afraid of hard work, we'd like to talk to you about your CRT experience.
Growth has led to opportunities in applications engineering at our headquarters located in Northern Illinois. If you have a BSEE or equivalent and a minimum of 4 years experience, with a background in analog design related to monitors, TV circuitry, or CRT design and manufacture we'd like to hear from you.
We offer a friendly professional environment and competitive compensation. Please send your resume to:

Ken Judson 815/633-1444
CLINTON ELECTRONICS CORPORATION
6701 Clinton Rd. Loves Park, IL 61111

Creativity Unchained

## SMT

 PICK AND PLACESCI Systems, Inc. is the Southeast's major builder of elec tronic printed circuit card assemblies. To maintain this distinction, SCI must and will be at the forefront of SMT The commitment of resources to equipment such as Fuji, Dynapert and Panasonic, has been made. Now, additional technical expertise is required to ensure maximum utilization of this major investment. While all SMT knowl edgeable individuals are encouraged to respond, the following positions are of special current interest:

## MANUFACTURING ENGINEERS

- automatic pick and place experience
- mechanical orientation with
understanding of tolerancing
- solder reflow knowledge a plus
- 4 year degree or appropriate experience

Qualified applicants should call Steve Peters at 205-882-4644. If preferred, send your resume to

SCI SYSTEMS, INC.
Professional Staffing Administrator
P.O. Box 4000

Huntsville, AL 35802


At Kollsman we've always known where we were going. Even when aviation pioneer Jimmy Doolittle covered the cockpit for history's first blind flight, Kollsman's sensitive altimeter saw him through to a safe landing. Kollsman instruments guided Apollo astronauts to the moon. Our creative vision and uncompromising dedication to technical excellence have given the world its first commercial laser, first air data computer, first star trackers.

Today Kollsman is building a team of professionals with the ability and imagination to blaze new trails experienced scientists and engineers who can take on exciting projects in the areas of avionics instrumentation, electro optics, radar, fire control systems and systems engineering.

Our dynamic working environment provides you the opportunity for career diversification and growth with a company where individual contributions are recognized.

To discuss the excellen loyment opportunities at K sman please contact our Emp y ment Office, Kollsman, Dept. EDN6, 220 Daniel Webster Highway South, Merrimack, NH 03054. An Equal Opportunity Employer M/F. U.S Citizenship Required.


## Blue Chip Opportunities

Blue chip opportunities are not just on the stock market.

You'll find them in Digital's Semiconductor Engineering Group.
You'll be working for one of the most successful groups in a remarkably successful company. Work in Custom and Semi-Custom Design for a company that offers the challenges suited to your skills.


## Custom and Semi-Custom Design

Apply your skills to VLSI design using emerging semiconductor processes, design tools and packaging technologies. Build advanced CMOS microprocessors for multiprocessor configurations.

Or develop advanced CPU and peripheral megacells for use in VAX*-based systems on a chip, working with advanced processes and CAD tools to define design methods and deliver sub stem building blocks for final silicon system products

[^17]
## CIRCUIT DESIGN

Lead a team of circuit and layout designers and interface with process development and CAD groups. Strong background in solid state physics, MOS circuit design, and digital/analog MOS logic design required.

## PROJECT LEADER

Technically lead an ADVANCED VLSI CMOS chip or megacell engineering team from specification to release into production. Ideally, you should have at least 4 years in digital/analog VLSI CMOS integrated circuit design. You should be expert in many of the following areas: computer system design, chip specification, microarchitecture definition and behavior modeling, schematic design and verification, layout planning, test vector development and transferring a design into manufacturing.

## CPU MODULE DESIGN

Aggressive CPU module design involving custom, semicustom and gate array designs. Requires systemlevel modeling and design, while working with a large team to produce one of Digital's highest performance next generation VAX CPUs.

## ADVANCED CMOS

TECHNOLOGIST FOR DESIGN
Coordinate the spectrum of design requirements from CAD tools through device physics for high density embedded memory structures. Strong background in device physics and MOS circuit design with at least 7 years' experience required.

## CAD Software Development

At Digital's Semiconductor Engineering Group, we're involved in some of the most complex CAD software development activities in the industry. If it's technical challenges you're looking for, this could be the place for you.

## CAD SOFTWARE

## DEVELOPMENT ENGINEERS

We are looking for senior software engineers to fill both individual contributor and project leader roles in the design, implementation and support of VLSI CAD tools. Projects involve the development of CAD software tools
for VLSI design verification, structural custom layout synthesis, circuit extraction, behavioral and high performance simulation.

You should also have skills for soft ware development for system and I/C (logic) simulation models. You should excel in high level languages with large systems and have VAX/VMS* experience. At least 4 years' experience in CAD software applications is preferred.
PRINCIPAL ENGINEER/VLSI
Act as a group product development resource and department consultant advising management on project feasibility, strategies and technical direction.
You should be a recognized authority on high performance computer VLSI circuit design, including CAD tool development, AI-based layout/logic synthesis and handson VLSI/MOS chip design.
You will be required to remain abreast of industry advances to ensure the group's competitive status.

You must have an advanced degree and at least 10 years' related experience. Experience with VAX-based CAD and new chip design synthesis exposure is desirable.

## PRINCIPAL IC

## LAYOUT DESIGNER

Lead VLSI custom and mixed custom/semicustom layout designers. You will generate chip floor plans and layouts using Digital's CAD tools.
Verify designs using both industry-standard and our proprietary layout verification tools. You will help drive the definition and direction of our future CAD tool development.
You must have at least 5 years' experience designing advanced VLSI CMOS/NMOS circuits.

## SIGNAL INTEGRITY ENGINEER

Work in a CPU development group involved in interconnect for high speed VLSI CMOS processor chips. You will direct analysis and design of high speed interconnect media.

You must be experienced with transmission line theory and high frequency design.

For the above positions, call (617) 568-5756 or write to Gary Schipani.

## Semiconductor Acquisition and Test

Our engineers are involved in technology, product and vendor strategy and management; selection of sophisticated automated test equipment and development of test processes, programs and flows; specification and qualification of LSI devices and vendors; and, technology evaluation selection and applications support for our systems developers and line support for our manufacturing customers.

## COMPONENT ENGINEERS

Use your expertise in component engineering to work with design, test and quality groups, vendors and customers. For this position as a technical team leader in the SCAT group, you must have at least 5 years' experience and excellent communication and leadership skills.

## A BSEE/MSEE or equivalent is also required.

## SEMICONDUCTOR PACKAGE ENGINEER

You will be responsible for characterization of high pin count ASIC packages by simulation and empirical measurement techniques. Package design for signal integrity.

You must have at least 3 years' experience as an IC package engineer, knowledge of SPICE and transmission line theory, and a BSEE or BS in physics, or equivalent.

## ENGINEERING MANAGER

Support a group of more than 100 semiconductor component and test engineers, and be prepared to work high level issues with outside vendors and the Digital technical community.

You must have at least 8 years' experience in LSI components, including technical and business management. You must also have a graduate degree in a technical discipline or equivalent.

For the above positions, call (617) 467-5563 or write to Vicki Coleman.
To cash in on these blue chip opportunities with a $\$ 7.6$-billion computer company, call or write to us at: Department 0787 7820, Digital Equipment Corporation, 77 Reed Road, HLO2-2K12, Hudson, MA 01749-2895.
*Trademarks of Digital Equipment Corporation.
We are an affirmative action employer.

## SENIOR ELECTRONICS ENGINEER/PROJECT ENGINEER

Take complete project and design responsibility for the development of new medical electronic products.

We need a Senior Electronics Engineer/Project Engineer with at least 5 years hands-on design experience with microprocessor hardware and software. Requirements include previous project leadership experience and a working knowledge of analog circuit design. BSEE is required. MSEE and Biomedical Engineering experience are preferred.

Sherwood Medical is a St. Louis based division of a Fortune 100 company. Our current Medical electronics product line includes enteral feeding pumps, electronic thermometers and hand-held spirometers. Several new projects are underway in new market segments.

As part of our growing R\&D group, you will receive a competitive salary and excellent benefits package.

If you have a proven track record of bringing products to market and enjoy hands-on design work, contact us for a rewarding career in medical device development.

Please submit resume and salary history in confidence to:.

## Sherwood Medical Company Employment Manager - Dept. J.A. 1831 Olive Street St. Louis, MO 63103

## IN CRT TECHNOLOGY, WE DO THINGS A LITLE DIFFERENTLY

We unchain creativity. At Clinton Electronics, that translates into a minimum of red tape, and a strong emphasis on seeing results. We are a privately owned no-nonsense, hands-on company and an innovative world leader in CRT technology. Our management sets a tone of freedom and flexible thinking. If you have initiative and aren't afraid of hard work, we'd like to talk to you about your CRT experience.
Growth has led to opportunities at our Northern Illinois headquarters and at New Jersey and Taiwan facilities. If-you are interested in design or applications, electron optics or manufacturing engineering, we have some challenging opportunities to discuss.
All of our locations offer an opportunity to use your background in the CRT industry to its fullest in a friendly and supportive atmosphere. Find out more by sending your resume to: Ken Judson, 815/633-1444, Clinton Electronics Corporation, 6701 Clinton Rd., Loves Park, IL 61111.

## THE EDN RECRUITMENT TEAM <br> Roberta Renard <br> National Sales <br> Manager <br> (201) 228-8602 <br> Janet O. Penn <br> East Coast <br> Manager <br> (201) 228-8610 <br> Dan Brink <br> West Coast <br> Manager

(714) $851-9422$
 name and mark of TRW Inc

## Experience It With TRW.

TRW's new age technology is planning the habitation of space, securing America's freedom, and communicating ideas further and faster than ever before. This is your invitation to enter this unparalleled age with the company that's defining it. TRW.

## Electronic Systems Group

## Military Electronics and Avionics Division

The Military Electronics and Avionics Division is engaged in the design and development of highly sophisticated digital and RF systems/subsystems for tactical defense and avionics. We're employing some of the latest technologies in VLSI/VHSIC, advanced digital and programmable signal processors, and software for application to EW, ESM, integrated CNI, data links and ground processing systems. Consider the following opportunities

## San Diego, CA

- Product Assurance Engineers
- RF Avionics Packaging Engineer
- Frequency Synthesizer Design Engineer
- RF Design Engineers
- Senior Communications System Engineers
- Communication and Signal Processing System Engineers
- Digital Design Communications and EW Engineers

For positions in San Diego, please send your resume to: TRW MEAD, MS RC2/1351, Dept. EDN6/87, One Rancho Carmel, San Diego, CA 92128.

## Sacramento, CA

- Project Manager
- Software Engineers
- Systems Analysts
- Network Engineer
- Modeller
- Software/Avionics Engineers
- Avionics Systems Engineers

For positions in Sacramento, please send your resume to: TRW, P.O. Box 420850, Dept. EDN6/87, Sacramento, CA 95841.

## Oklahoma City

- Software Engineer
- Communication Systems Engineer For positions in Oklahoma City, send your resume to: TRW ESG, 2905 Harr Drive, Suite 203, Dept. EDN6/87, Midwest City, OK 73110.


## Defense Systems Group <br> Ballistic Missiles Division San Bernardino, CA

TRW's Ballistic Missiles Division in San Bernardino has been a prominent team in the design and development of our nation's most vital defense and space technologies for many years. As we perfect the art of systems engineering, we seek dedicated, enthusiastic individuals to challenge new horizons in Strategic Defense Projects, Advanced Missile Technologies, Weapon Systems Requirements Analysis and Reentry Systems Launch Projects.

## Advanced Missile Systems Operations

Weapon Systems Requirements

- Optics Analysts
- Radar Signature Analysts
- Basing Systems Analysts

Advanced Missile Technology

- Sensor Project Engineers
- Inertial Navigation and Guidance Engineers
- Reentry Physics Engineers


## Reentry Systems Launch Projects

- Electronics Engineers
- Integration Engineers

Strategic Defense Projects

- ADA/PDL Systems Analysts
- Sensor System Analysts
- Discrimination Systems Analysts
- Battle Management Systems Engineers
- Kinetic Weapon Systems Analysts
- Directed Energy Weapon Systems Analysts


## Engineering Operations

Electronic Systems

- Electronic Design Engineers
- Electronic System Engineers
- Instrumentation Engineers
- Surveillance Equipment Design

Engineers

- Power Subsystem Engineers
- EMC Engineers

Propulsion and Ordnance

- Control Systems Engineers
- Liquid Rocket Engineers
- Gas Dynamicists
- Nozzle Engineers
- Rocket Propulsion Engineers
- Senior Chemical Engineers

Systems Analysis and Requirements

- Systems Engineers -

System Requirements Analysis

- Systems Analysis
- Systems Integration
- $\mathrm{C}^{3}$ Engineers -
- Communications
- Nuclear Command and Control

Guidance, Electronics,
Controls \& Integration

- Flight Control Engineers
- Guidance Mechanization Engineers
- Electronic Parts Development \&

Application Engineers

- GECI Electronics Engineers

For positions in our San Bernardino facility, please send resume to: TRW Ballistic Missiles Division, Attn: Bud Mason, P.O. Box 1310, MS523/316, Dept. EDN6/87, San Bernardino, CA 92402.

## Ogden, Utah

TRW's Ogden Engineering Operations, located 35 miles north of Salt Lake City at Hill AFB, performs surveillance analyses and aging studies to provide reliability/maintenance support on several missile and command control configurations. Our engineers develop software from defined requirements, perform engineering analyses, and integrate subsystems. The following positions require a BS in engineering, physics, math or computer science, plus two years of related aerospace experience

- System Engineers
- Acquisition Engineers
- Inertial Guidance Systems Engineers
- Reentry Systems Engineers
- Propulsion Systems Engineers
- Propulsion Engineers
- Reliability Engineers
- Software Engineers
- Software Development Engineers
- Nuclear/System Safety Engineers
- Nuclear Hardness Engineers
- Parts Control Engineers
- Electronic Parts Engineers
- Strategic Command and Control

Communications

- ATE Systems Engineers
- Test and Assessment Engineers
- Software Systems Engineers

For positions in our Ogden Engineering Operations, please send your resume to: Personnel Dept., TRW Ogden Engineering Operations, 550 24th St., Suite 202, Dept. EDN6/87, Ogden, UT 84401.
TRW's comprehensive employee compensation package includes professional amenities that are among the best in our industry. Tomorrow is taking shape at a company called TRW.

## Because Anywhere Else is Yesterday.

Equal Opportunity Employer
U.S. Citizenship Required

Principals only, Please

A Company Called TRW

# EDN Databank 

## Professional Profile

To help you advance your caresr. Placement Services, Ltd. has formed the EDN Databank. What is the Databank? It is a computerized system of matching qualified candidates with positions that meet the applicant's professional needs and desires. What are the advantages of this new service?

- It's absolutely free. There are no fees or charges.

The computer never forgets. When your type of job comes up, it remembers you're qualified.

- Service is nationwide. You'll be considered for openings across the U.S. by PSL and it's affiliated offices.
- Your Identity is protacted. Your resume is carsfully screened to be sure it will not be sent to your company or parent organization.
- Your background and carear oblectives will periodically be reviewed with you by a PSL professional placement person.
We hope you're happy in your current position. At the same time, chances are there is an ideal job you'd prefer if you knew about it. That's why it makes sense for you to register with the EDN Databank. To do so, Just mall the complated form below, along with a copy of your resume, to: Placement 8ervices, Ltd., Inc.

IDENTITY

## PRESENT OR MOST RECENT EMPLOYER

Name $\qquad$ Parent Company
Your division or subsidiary:
Location (City, State)
City ___ State: Zip: $\qquad$
Business Phone if O.K. to use:
Home Phone (include area code):


| EDUCATION | Major Field | GPA | Year Degree <br> Earned | College or University |
| :--- | :--- | :--- | :--- | :--- |
| Degrees (List) |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

POSITIONDESIRED

| EMPERIENCE | Present or Most Recent Position | From: | To: | Titie: |
| :---: | :---: | :---: | :---: | :---: |
| Duties and Accomplishments: | Industry of Current Employer: |  |  |  |

Reason for Change:
PREVIOUS POSITION:


Duties and Accomplishments:

## COMPENSATION/PERSONAL INFORMATION

| Years Experience | Base Salary | Commission | Bonus | Total Compensation |  | Asking Compensation |  | Min. Compensation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Date Available |  IWill Travel <br> $\square$ Light  <br> $\square$ Moderate  |  | $\square$ Heavy | $\square$ I own my home. How long? |  |  |  | I rent my home/apt. $\square$ |
| $\square$ Employed | $\square$ Self-Employed | $\square$ Unemployed |  | $\square$ Married | $\square$ Single |  | Height | Weight |
| Level of Security Clearance |  | $\square$ U.S. Citizen | Non-U.S. Citizen |  | $\begin{aligned} \hline \text { My identity may be released to: } & \square \text { Any employer } \\ & \square \text { All but present employer } \end{aligned}$ |  |  |  |

$\square$ WILL RELOCATE
$\square$ WILL NOT RELOCATE
$\square$ Other
EDN Databank
A DIVISION OF PLACEMENT SERVICES LTD., INC.
265 S. Main Street, Akron, OH 44308 216/762-0279

## Dynamic History

Five years ago Micron produced its first dynamic random access memory component (DRAM). The company was then a 50 -person organization. Until early 1985, Micron produced only one product, assembled in just one type of package. Today, Micron manufactures three generations of DRAMs in many package types, and the company is expanding its product line to include EEPROMs, SRAMs and Video RAMs.

## Production Design Environment

Product development in a production environment is one of Micron's unique and valuable attributes. Our Research and Development Department employs circuit designers, layout engineers, product engineers and technicians who mutually participate in product development.
The work climate at Micron is characterized by hands-on participation at all levels of the organization. Micron's reputation for innovation in circuit design, quality manufacturing and product reliability is due to the contribution and ideas of our people. And we consider our people to be our most valuable asset.

## A Diverse Future

Micron's strategy for the future is to diversify its product line and expand its customer base. Our first steps toward product diversification include 2- and 4-MB memory expansion cards for IBM-compatible PCs. Our next steps will further enhance Micron's reputation for product innovation.

## POSITIONS CURRENTLY AVAILABLE

 DESIGNSRAM/EEPROM/DRAM Design Engineers Hardware System Design Engineers

## TEST/MANUFACTURING

SRAM/EEPROM Test Engineers
Board Level Test Engineer
Board Level Manufacturing Engineer

## PRODUCT

SRAM/EEPROM Product Engineer ASSEMBLY
Semiconductor Encapsulation Engineer Die Attach/Wire Bond Engineer
Trim/Form Engineer
WAFER FAB
SRAM Device/Characterization Engineer EEPROM Device/Characterization Engineer Wafer Sort/Probe Engineer
Process Engineers

## SEMICONDUCTOR SALES/MARKETING

Military Sales Manager Product Marketing Manager Application Engineers
Memory Board Sales Representative $-$

## The People of Micron






## ...COMMITMENT

## ...INNOVATION

## ...EXCELLENCE

These were more than words to us when Westech began in 1981. It was our philosophy then, and today is an integral part of our business life. In fact, going in to our sixth year of producing successful career events and recruitment publications throughout America, another word can be added to the list...EXPERIENCE.
...EXPERIENCE in producing Career Expos that have realized cost effective recruiting results from coast to coast, with special emphasis in high technology communities of the WESTERN UNITED STATES...
.EXPERIENCE in publishing recruitment magazines that are specifically designed to reach experienced technical candidates in the Southern and Northern California markets.
...EXPERIENCE in delivering COMMITMENTS, INNOVATION and EXCELLENCE to our clients that constantly achieve cost effective recruitment results with our products.

## Westech career Expo

Westech Career Expos are designed to put you face to face with experienced, currently employed and hard to reach Engineering, Computer, Data Processing and Software professionals. In 1987 Westech will produce over 25 events in 8 major West Coast and SunBelt markets.

Over the past six years, companies have been able to hire an average of 5 exempt level professionals per Career Expo attended. Surveys indicate, the cost effectiveness of our "open house format" is surpassed only by employer referral programs and 98 percent of all exhibiting companies return to recruit at future Westech events.
Once you've involved your company in a Westech event, you're sure to make us an on-going and integral part of your recruitment campaign.
For additional information on Westech Career Expos held in Santa Clara, CA; Los Angeles, CA; Long Beach, CA; San Diego, CA; Seattle, WA; Denver, CO; Phoenix, AZ; Dallas, TX; Austin, TX and other special locations, please call us today at (408) 970-8800.


High Technology Careers, the Nation's largest independently produced recruitment publication, blankets the Santa Clara Valley and neighboring counties with a circulation of over 330,000 copies.
HTC's distribution, utilizing the San Jose Mercury News, provides advertisers with the largest readership among high-technology professionals residing in Santa Clara and surrounding areas.
The extensive distribution coupled with favorable advertising rates makes High Technology Careers Northern California's most significant recruitment advertising media purchase.
High Technology Careers Magazine is published every other month, six times a year. Call today for closing dates and rate information. (408) 970-8800.


Southern California supports the nation's largest engineering and computer workforce, Professional Careers magazine delivers circulation of 120,000 to these technical professionals.

Our compilation of home addresses in Southern California consists of more than seventy publications, associations and user groups serving the engineering, programming and data processing communities.
Professional Careers is read by a select group of experienced professionals chosen solely by the trade journals that they read and the organizations that they belong to. The concentrated distribution of Professional Careers makes it Southern California's most targeted and cost-effective recruitment advertising media purchase.
Professional Careers Magazine is published every other month, five times a year. Call today for closing dates and rate information. (408) 970-8800.

## "EDN NEWS IS A VALUABLE PART OF OUR RECRUITMENT PROGRAM."

Wayne A. Crist

Manager, Personnel Support
Systems Research Laboratories, Inc.

"Our recruitment advertising in the Career News section of EDN News gives us super-qualified results," says Wayne Crist, manager of Personnel and Support for Systems Research Laboratories, Inc.
"We do a lot of national recruitment advertising," he says. "And we always get good responses -- qualified responses -- when we advertise in EDN News."


Advertising in EDN News works for Systems Research Labs. It can work for you.


ACDC Electronics
Additive Products Div,
Kollmorgen Corp*
ADPI
Advance Power Supplies Inc*
Advanced Microcomputer Systems AIE
Altera Corp . . . . . . . . . . . . . . . . . . . . . . . $60-61$
Amco Engineering .
American Automation
American Shizuki
Amperex Electronic Corp* . . . . . . . . . . . . . . 68
Antex Electronics .
Augat-Alcoswitch
Augat-Interconnections
Augat/Telzon \& Augat/Melco ............... 330
Automated Images . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
Basler Electric .

## Bayer**

Bering Industries Inc
Beta Automation .........
BICC-Vero Electronics Inc
Bomco Inc
Bourns Inc . . . . . . . . . .
BP Microsystems
Burr-Brown Corp
Buscon
Cadic .
Cadnetix Corp
Calnet Electronics
Capital Equipment Corp
Cardinal Technologies Inc.
Case Technology
Casio Inc
Cherry Electrical Products Inc
Chinon America Inc
C\&K Components Inc
Comlinear Corp
Computer Parts Mart
Conor-Winfield Corp
Conversion Devices
Cooper Tools*
Corning Electronics
Cybernetic Micro Systems
Cyborg
Cypress Semiconductor
Dale Electronics Inc
Dash, Straus, and Goodhue
Data Display Products
Datel
DeGussa
Dek Inc
Design Computation
Dialight Components
Digital Electronics
Digital Equipment Corp*
Digital Research Inc
Du Pont Co
EG\&G Reticon
EH Titchener
Elantec Inc
Eldre
Enertec Inc**
Epotek Corp
ETA Circuit Breakers
Excel
Ferranti Electric
Force Computers Inc
Ford Microelectronics
Fujitsu Components of America Inc*
Fujitsu Microelectronics Inc*
FutureNet/Div of Data I/O
Galagraph
General Instrument
Genest Technology
GE/RCA Solid State
Global Technologies
Hamamatsu Corp
Harris Semiconductor
Products
Heurikon Corp

Macmillan Software Inc
Hewlett-Packard Co...........

## IC Sensors

        CI Array Technology ............. 217
    Industrial Devices Inc ...................... 310
    Information Scan Technology ................. . . 333
    Inland Motor . . . . . . . . . . . . . . . . . . . . . . . . . . . 317
    Inmos Corp ..... 10-1
333
tegrated Circuits ..... 10677, 78-79

Intel Corp $\qquad$
$\qquad$
Intergraph Corp $\qquad$
International CMOS Technology
167, 168-169
International Rectifier $8-169$
199
International Test Conference ............... . . . 66
Intusoft
John Fluke Manufacturing Co Inc
Kepco Inc ..... 225-230

Linear Technology Corp

270

Linear Technology Inc. .76
Lite-On . . . . . . . . . . . . . . . . . . . 314 Test Labs
Logical Devices
TX Corp . . . . . . . . . . . . . . . . . . . . . . . 333

M Electronic Products
120-121

Marconi Instruments* ............................... . . . . . 107
Masscomp ..............................30-31
Matsuo Electronics . . . . . . . . . . . . . . . . . . . . 304
Maxiconn Inc . . . . . . . . . . . . . . . . . . . . . . . . 202
Maxtor
Measurement Systems
Medinova
Mepco/Centralab
MetaLink Corp
Microtek Lab
Microware Systems Corp
Mini-Circuits Laboratories
Mitsubishi Electronics America Inc/Semiconductor Div.
Monolithic Memories Inc
Motorola
Motorola Semiconductor
Products Inc
Murata Erie North America Inc*
Nanomask**
National Semiconductor Corp
NCR Corp
NEC Corp
Nichicon (America) Corp*
Nicolet
Nicolet Test Instruments Div
Nova Sensor
Octagon Systems
Ohmite Mfg Co
OrCAD Systems Corp
Outlook Technology
Philips Elcoma Div**

Philips Test \& Measuring
Instruments $\mathrm{Inc}^{* *}$.
Pico Electronics Inc
Planar Systems
Plessey Semiconductor

## Polytron

Powerex Inc
92-293
Powertec Inc . . . . . . . . . . . . . . . . . . . . 262A-D
Precision Diversified Industries ............ 337
Precision Monolithics Inc
Qua Tech.
330
Quantum Data ....................330,332
Racal-Redac
126, 127-128, 269
Rapid Systems
Raytheon

Robinson-Halpern . . . . . . . . . . . . . . . . . . . . . 331
Rogers Corp . . . . . . . . . . . . . . . . 266, 286, 329
Rohde \& Schwarz** . . . . . . . . . . . . . . . . . . . . . . 98
SBE Inc . . . 129
Scanbe, Unit of Zero Corp ................... 113
Scientific Calculations . . . . . . . . . . . . . . . . 259
Seagate Technology . . . . . . . . . . . . . . . . . . . 44-45
Semiconductor Circuits Inc . . . . . . . . . . . . . . . 192
SGS Semiconductor Corp . .................. . 56-57
Sheldahl Inc. ................................ . . . 267
Sierra Power Systems ............................... 301
Signal Transformer Co Inc . . . . . . . . . . . . . . . . . . . 4
Silicon Systems Inc . . . . . . . . . . . . . . . . . . 88-89
楮
Single Board Systems ..................... 323
S-MOS Systems* . . . . . . . . . . . . . . . . . . . . . . . 104-105
Soltec Corp ............................... 249
Spectrum Software . . . . . . . . . . . . . . . . . . . . . . 47
Sprague Electric Co .............................. . . . . 35
Stag Microsystems Inc . . . . . . . . . . . . . . . . . . . 20
Stantel Components Inc . . . . . . . . . . . . . . . . . 281
Star Technologies .......................... . . . 305
Statek . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 331
Stimpson Co Inc . . . . . . . . . . . . . . . . . . . . . . . 236
Summation Inc** . . . . . . . . . . . . . . . . . . . . . . . . 205
System-General ..................................... 329
Tau-Tron Inc . . . . . . . . . . . . . . . . . . . . . . . . . . . 299
TDK Corp. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196
TEAC Corp** . . . . . . . . . . . . . . . . . . . . . . . . 160
Tektronix Inc . . . . . . . . . . . . . . . 36-37, 101-102
Teledyne Semiconductor . . . . . . . . . . . . . . 222-223
Teradyne Inc . . . . . . . . . . . . . . . . . . . . . . . . . . 28-29
Termiflex Corp . . . . . . . . . . . . . . . . . . . . . . 304
Thomson Components-Mostek ${ }^{*}$. . ......... 108-109
Toshiba America Inc/Memory Div . . . . . . . . 94-95
Union Carbide Corp/Electronics Div ....... . 290
United Technologies
Microelectronics Center . . . . . . . . . . . . . . . . 159
Universal Data Systems . . . . . . . . . . . . . . . . . . C3
Valid Logic Systems Inc . . . . . . . . . . . . . . . . 12-13
Vector Electronic Co ...................... 118
VideoLog Communications . . . . . . . . . . . . . . . 263
Visionics .......................... 330, 332
VLSI Technology Inc . . . . . . . . . . 50-53, 178-179
Walker Power . . . . . . . . . . . . . . . . . . . . . . . . . 288
Wintek . . . . . . . . . . . . . . . . . . . . . . . . . . . 330, 333
Xilinx . . . . . . . . . . . . . . . . . . . . . . . 142-143
Zilog Inc . . . . . . . . . . . . . . . . . . . . . . . . 277

## Recruitment Advertising

Clinton Electronics $\quad 338,342$
Digital Equipment Corp . . . . . . . . . . . . . . . 340-341
Micron Techonology 345
SCl Systems 338
Sherwood Medical . . . . . . . . . . . . . . . . . . . 342
TRW, Div BMD \& Mead ................ 343
*Advertiser in US edition
**Advertiser in International edition

This index is provided as an additional service. The publisher
does not assume any liability for errors or omissions.

## BUSINESS/CORPORATE STAFF

## EDN's <br> CHARTER

EDN is written for professionals in the electronics industry who design, or manage the design of, products ranging from circuits to systems.

EDN provides accurate, detailed, and useful information about new technologies, products, and design techniques.

EDN covers new and developing technologies to inform its readers of practical design matters that will be of concern to them at once or in the near future.

EDN covers new products

- that are immediately or imminently available for purchase
- that have technical data specified in enough detail to permit practical application
- for which accurate price information is available.

EDN provides specific "how to" design information that our readers can use immediately. From time to time, EDN's technical editors undertake special "hands-on" projects that demonstrate our commitment to readers' needs for useful information.

EDN is written by engineers for engineers.

275 Washington St
Newton, MA 02158
(617) 964-3030

Warren Dickson
Vice President/Publishe
Newton, MA 02158
617) 964-3030

Telex 940573
Diann Siegel, Assistant
Peter D Coley
Associate Publisher/
Advertising Sales Director
6ewton, MA 02
Mary E Frissora, Assistant
NEW ENGLAND
John Bartlett, Regional Manager
Chris Platt, Regional Manager
199 Wells Ave
Newton, MA 02159
617) $964-3730$

STAMFORD 06904
George Isbell, Regional Manager
3 Stamford Forum, Box 10277
(203) 328-2580

NEW YORK, NY 10011
Daniel J Rowland, Regional Manager
249 West 17th St
New York, NY 10011
212) 463-6419

PHILADELPHIA AREA
Steve Farkas, Regional Manager
487 Devon Park Dr
Suite 206
Nayne, PA 19087
215) 293-1212

CHICAGO AREA
Clayton Ryder, Regional Manager
Randolph D King, Regional Manager
Cahners Plaza
1350 E Touhy Ave, Box 5080
Des Plaines, IL 60017
(312) 635-8800

DENVER 80206
John Huff, Regional Manager
270 St Paul St
(303) 388-4511

DALLAS 75243
Don Ward, Regional Manager
9330 LBJ Freeway
Suite 1060
(214) 644-3683

SAN JOSE 95128
Walt Patstone, Regional Manager Bill Klanke, Regional Manager Philip J Branon, Regional Manage Mark Holdreith, Regional Manager 3031 Tisch Way, Suite 100 (408) 243-8838

LOS ANGELES 90064
Charles J Stillman, Jr
Regional Manager
2233 W Olympic Blvd
213) $826-5818$

ORANGE COUNTY।
SAN DIEGO 92715
Jim McErlean, Regional Manager
18818 Teller Ave, Suite 170
rvine, CA
(714) 851-9422

PORTLAND, OREGON 97221
Pat Dakin, Regional Manager
Walt Patstone, Regional Manager
1750 SW Skyline Blvd, Box 6
503) 297-3382

UNITED KINGDOM/BENELUX
Jan Dawson, Regional Manager
27 Paul St
ondon EC2A 4JU UK
44 01-628 7030
Telex: 914911; FAX: 01-628 5984

## SCANDINAVIA

Stuart Smith
27 Paul St
London EC2A 4JU UK
$01-6287030$
Telex: 914911; FAX: 01-628 5984
FRANCE/ITALY/SPAIN
Alasdair Melville
27 Paul St
-ondon EC2A 4JU UK
Telex: 914911; FAX: 01-628 5984
WEST GERMANY/SWITZERLAND/AUSTRIA
Wolfgang Richter
Sudring 53
240 Horb/Neckar
Nest Germany
Nest German
49-7451-7828: TX: 765450

## ISRAEL

Elan Marketing Group
13 Haifa St, Box 33439
Tel-Aviv, Israel
Tel: 972-3-268020
TX: 341667
EASTERN BLOC
Uwe Kretzschmar
Uwe Kretzsch
27 Paul St
London EC2A 4JU UK
Telex: 914911; FAX: 01-6285984

## FAR EAST

Ed Schrader, General Manager
18818 Teller Ave, Suite 170
Irvine, CA 92715
(714) 851-9422; Telex: 183653

TOKYO 160
Kaoru Hara
Dynaco International Inc
Suite 1003, Sun-Palace Shinjuku
8-12-1 Nishishinjuku, Shinjuku-ku
Tokyo 160, Japan
Telex: J2322609 DYNACO

## TAIWAN

Acteam International
Marketing Corp
4F, No 87, Kwang-Fu N Rd
Taipei, Taiwan ROC
760-6209 or 760-6210
Telex: 29809
FAX: (02) 7604784
KOREA
Korea Media Inc
Rm 110, A-11 Bldg 49-4,
Hoihyundong 2-Ka, Chung-Ku
CPO Box 2314, Seoul, Korea
Tel: 82-2-755-9880
Telex: K26249
SINGAPORE
Cheny Tan Associates
Goldhill Plaza
No 02-01
Singapore 1130
ingapore 1130
Telex: RS 35983 CTAL
PRODUCT MART
Joanne Dorian, Manager
249 West 17th St
New York, NY 10011
(212) 463-6415

CAREER OPPORTUNITIES/
CAREER NEWS
Roberta Renard
National Sales Manager
103 Eisenhower Parkway
Roseland, NJ 07068
(201) 228-8602

Janet O Penn
Eastern Sales Manager
03 Eisenhower Parkway
(201) 228-8610

Dan Brink
Western Sales Manager
18818 Teller Ave
Suite 170
Irvine, CA 92715
714) 851-9422

Diann Siegel
Boston Sales Representative
Newton, MA 02158
(617) 964-3030

Maria Cubas
Production Assistant
(201) 228-8608

## Cahners Magazine Division

William Platt, President
Terry McDermott, Executive Vice President
Vice President
Tom Dellamaria, VP/Production \& Manufacturing

## Circulation

Denver, CO: (303) 388-4511
Sherri Gronli, Group Manager
Eric Schmierer, Manager

[^18]
# LOOKING AHEAD 

EDITED BY CYNTHIA B RETTIG

(SOURCE: INTERGRATED CIRCUIT ENGINEERING)

Military-ASIC market grows at $18 \%$ rate through 1991
ASICs (application-specific ICs) should enjoy an average annual growth rate of $18 \%$ in the military market through 1991. To arrive at that figure, Integrated Circuit Engineering Corp (Scottsdale, AZ) projected the annual growth rate for the three segments: Semicustom devices (gate arrays and linear arrays) should grow at a $17 \%$ rate annually, programmable logic devices should average $15 \%$, and standard-cell devices will grow the fastest at $30 \%$. ICE then calculated the cumulative average of these rates to reach its $18 \%$. (These figures include the nonrecurring engineering fees and development costs for gate arrays and standard cells.)
Gate arrays will continue to claim the largest portion of this market. ICE believes the flexibility of their design, combined with their high performance and comparatively quick turnaround times, will keep gate arrays desirable for military applications. Although gate arrays will dominate the military-ASIC market, their share of the general US ASIC market will decline
$15 \%$ by 1991 -partly because of offshore fabrication and assembly.

Because no standards exist for military gate arrays, OEMs currently use source control drawings to avoid qualifying each design. The absence of standards also substantially increases the liability of manufacturers if equipment fails. Standards are on the horizon, however: As soon as the Rome (NY) Air Development Center completes its generic military standard for gate arrays, JAN qualifications will be possible.

Although the standard-cell market will grow the fastest, it is only expected to total $\$ 110$ million in 1991, in comparison with about $\$ 378$ million for gate arrays. The time and expense involved in making standard-cell designs are the major constraints on their popularity. By 1991 programmable logic devices will claim a market of $\$ 67$ million.

ICE generalizes that military ICs broadly reflect commercial IC trends, but also finds that the importance of long life span to the military tilts the scales considerably in favor of devices based on bipolar technology. In 1991, the total US market for gate arrays will divide
into $76 \%$ for CMOS and the remaining $24 \%$ bipolar. In contrast, the military gate-array market will split $60 \%$ and $40 \%$ for CMOS and bipolar devices, respectively.

## Optical-storage market ready to burgeon

Optical disk drives are finally going to make an impact on the marketplace they share with magnetic media, microform, and paper, according to Electronic Trend Publications (ETP), a market-research company located in Saratoga, CA. Despite having fallen well short of bright predictions for the past several years, the market for opticalstorage systems and media will grow from its present $1 \%$ of the overall information-storage market to $4.7 \%$ by 1991 . That change will translate into a tenfold increase in dollar value of $\$ 17.889$ billion in 1991.
ETP discerns various signs of the coming boom. For one, IBM, when it introduced its latest personal computer this past spring, announced a WORM (write-once read-many) option for the system. What's more, software has at last been developed that can tie a WORM drive into some major operating systems. The software requires minimal modification or none at all.
One reason for the strong and stable interest in optical-disk storage is its promise to automate more effectively offices still groaning under the weight of paper-based information systems. That promise has manufacturers of $12-\mathrm{in}$. disk drives facing an order backlog. And related subsystem manufacturers are now selling add-ons for major computer systems by IBM and Digital Equipment Corp. In the exclu-sive-of-paper storage market shared by optical disks, microforms, and magnetic media, ETP predicts that optical storage will dramatically increase its market share from $7 \%$ in 1987 to $32 \%$ by 1991.


# Exotic Customs at UDS 

The special requirements of data communications OEMs have resulted in some pretty exotic custom modem cards from Universal Data Systems.

Funny form factors are routine fare for our custom designers. Nooks, crannies and odd card configurations are no problem, given sufficient square inches of real estate. UDS engineers have even designed a circular 212A modem that fits in the back of a residential electric meter.

Non-standard modem functions are another specialty of the house. For example, UDS engineers have already designed and


For a generous sampling of UDS'custom design capabilities, ask for the new, free OEM modem brochure.

UDS modems are offered nationally by leading distributors. Call the nearest UDS office for distributor listings in your area. DISTRICT OFFICES: Apple Valley, MN, 612/432-2344 • Atlanta, GA, 404/998-2715 • Aurora, CO, 303/368-9000 • Blue Bell, PA, 215/643-2336 • Boston, MA, $617 / 875-8868$ - Columbus, $\mathrm{OH}, 614 / 895-3025 \cdot$ East Brunswick, $\mathrm{NJ}, 201 / 238-1515 \cdot$ Glenview, IL, 312/998-8180 • Houston, TX, 713/988-5506 • Huntsville, AL, 205/721-8000 • Issaquah, WA, 206/392-9600 • Livonia, MI, 313/522-4750 • Mesa, AZ, 602/820-6611 • Milwaukee, WI, 414/273-8743 • Mission Yiejo, CA, 714/770-4555 Mountain View, CA, 415/969-3323 • Richardson, TX, 214/680-0002 • St. Louis, MO, 314/434-4919 • St. Peters, MO, 314/434-4919 - Silver Spring, MD, 301/942-8558 Tampa, FL, 813/684-0615 • Uniondale, NY, 516/222-0918 • Van Nuys, CA, 818/891-3282 • Willowdale, Ont, Can, 416/495-0008 • Winston-Salem, NC, 919/760-4184

# Imitation. The sincerest form of flattery. 

We call Signal "The American Original." And we must be doing something right because our design innovations are being copied around the world.

While this imitation may be flattering to us, it could be extremely risky for you. After all, just because a transformer looks like Signal's doesn't mean it will perform like Signal's.

Our innovation, creativity and reliability are one-of-a-kind. We pioneered the high isolation split bobbin design.

Now our exciting new VDE certified International Series takes another leap for ward with a dual, high-temperature bobbin and insulating shroud that provides significantly better performance at lower costs than ever before. One-4-All ${ }^{\text {m }}$. and More-4-Less ${ }^{\text {TM }}$ transformers are so reliable they meet - or surpass - every important international specification (UL, CSA, VDE and IEC).

We also introduced low-profile, Flathead ${ }^{\text {TM }}$ plug-in transformers. Our latest series, available in five sizes, is arguably the best in the industry. The innovative non-concentric windings eliminate the need for

an electrostatic shield and feature hum-bucking construction.

Beyond that, Signal has a full line of superior low power PC board transformers, as well as smaller-than-ever "2-4-1" Series, compet-itively-priced rectifier power transformers, chokes and industrialgrade step-up and step-down power isolation transformers.

We maintain significant levels of our stock transformers and sell direct - without a middleman to slow things down - or mark prices up. Even better, we can ship to you in quantity within just 24 hours. We call it our PRONTO service... and it's unique in the industry. Just let our competition try to play "follow the leader" with that! : Of course, if we don't have a standard stock item that fits your needs, our custom engineering department will gladly quote your specific requirements. PRONTO.

But for you, it's easy to follow our lead. Simply send for our complete, free catalog by contacting: Signal Transformer, 500 Bayview Avenue, Inwood, NY 11696.
BUY DIRECT
(516) 239-5777



[^0]:    Logic Cell and XACT are trademarks of XILINX Inc. IBM is a registered trademark of International Business Machines Corp. PAL is a registered trademark of Monolithic Memories, Inc. © 1987, Monolithic Memories, Inc.

[^1]:    EDN ${ }^{*}$ (ISSN 0012-7515) is published 38 times a year by Cahners Publishing Co, a Division of Reed Publishing USA 275 Washington Street, Newton, MA 02158. William M Platt, President; Terrence M McDermott, Executive Vice President; Jerry D Neth, Vice President of Publishing Operations; J J Walsh, Financial Vice President/Magazine Division; Thomas J Dellamaria, Vice President Production \& Manufacturing; Frank Sibley, Group Vice President. Copyright 1987 by Reed Publishing USA, a division of Reed Holdings Inc; Saul Goldweitz, Chairman; Ronald G Segel, President and Chief Executive Otficer; Robert L. Krakoff, Executive Vice President. Circulation records mainand additional mailing offices. Postmaster: Send address changes to EDN ${ }^{\circ}, 270$ St Paul St, Denver, CO 80206.

[^2]:    Advertising and editorial offices: 275 Washington St, Newton, MA 02158. Phone (617) 964-3030. Subscription offices 270 St Paul St, Denver, CO 80206. Phone (303) 388-4511. EDN is circulated without charge to those qualified Subscription to others: US, \$95/year, \$6/copy; Canada and Mexico, \$110/year, \$8/copy; Europe Air Mail, \$135/year \$10/copy; all other nations surface mail, \$135/year, \$10/copy; all other nations Air Mail, \$200/year. Special issue prices may vary. Send requests for qualification forms and/or change of address to subscription office (c) 1987 by Reed Publishing USA, Division of Reed Holdings Inc. All rights reserved.

[^3]:    - Integrated schematic editor
    - Fast analysis routines
    - High-resolution graphic output
    - Standard parts library of $500^{*}$ types
    *IBM versions only.

[^4]:    MICRO-CAP II is a registered trademark of Spectrum Software.
    Macintosh is a trademark of McIntosh Laboratory, Inc. and is being used with express permission of its owner Hercules is a registered trademark
    of Hercules Computer Technology
    IBM is a registered trademark
    of International Business Machines, Inc.

[^5]:    It's our new TCXO and he's one tough taskmaster. He sets the standard for heavyweight performance and runs an extremely tight ship, within a very specific frequency range. Take a moment and analyze this operational data DIP TCXO Models
    Output choices: TTL or LS-TTL
    Frequency Range: 500 KHz to 20 MHz
    Frequency Tolerance: . $5 \mathrm{ppm}, 1.5 \mathrm{ppm}, 2.5 \mathrm{ppm}$ or 5 ppm
    Package: . $26^{\prime \prime}$ high, hermetically sealed standard DIP
    Make your own executive decision. Call
    Connor-Winfield today and get the
    bottom line facts on this new series.

[^6]:    Unprecedented power dissipation in a small package

[^7]:    AREA SALES OFFICES: CENTRAL AREA, Toshiba America, Inc., (312) 945-1500; EASTERN AREA, Toshiba America, Inc., (617) 272-4352; NORTHWESTERN AREA, Toshiba America, Inc., (408) 244 -4070; SOUTHWESTERN REGION, TOshiba America, Inc., (714) 752-0373; SOUTH CENTRAL REGION, Toshiba America, Inc., (214) 480-0470; SOUTHEASTERN REGION, TOShiba America, Inc., (404) 493-4401; MAJOR ACCOUNT OFFICE, POUGHKEEPSIE, NEW YORK, Toshiba America, Inc., (914) 462-5710; MAJOR ACCOUNT OFFICE, BOCA RATON, FLORIDA, Toshiba America, Inc., (305) 394-3004. REPRESENTATIVE OFFICES: ALABAMA, MONTgOMery Marketing, Inc., (205) 830-0498; ARIZONA, Summit Sales, (602) 998-4850; ARKANSAS, MIL-REP Associates, (512) 459-8602; CALIFORNIA (Northern) EIrepco, Inc., (415) 962-0660; CALIFORNIA (LLA. \& Orange County) Bager Electronics, Inc., (818) 712-0011, (714) 957-3367, (San Diego County) Eagle Technical Sales, (619) 743-6550; COLORADO, Straube Associates Mountain States, Inc., (303) 426-0890; CONNECTICUT, Datcom, Inc., (203) 288-7005; DISTRICT OF COLUMBIA, ArboTek (301) 825-0775; FLORIDA, Sales Engineering Concepts, (305) 834-7656, (305) 426-4601, (813) 963-1042; GEORGIA, Montgomery Marketing, Inc., (404) 447-6124; IDAHO, Components West, (509) 255-6224; ILLINOIS, CarISOn Electronic Sales, (312) 956-8240, R.E.P.S., (217) 529-5711; INDIANA, Leslie M. DeVoe Company, (317) 842-3245; IOWA, C. H. Horn, (319) 393-8703; KANSAS, MASSACHUSETSS, Datcom, Inc., (617) 891-4600; MICHIGAN, Action Components Sales, (313) 349-3940; MINNESOTA, Electric Component Sales, (612) 933-2594; MISSISSIPPI, Montgomery Marketing, Inc.,

[^8]:    Source: Electronics Purchasing magazine's survey of buyers

[^9]:    SBE, INC. IS A PUBLIC COMPANY TRADED ON THE NASDAQ NATIONAL MARKET SYSTEM 'MULTIBUS IS A REGISTERED TRADEMARK OF INTEL CORPORATION "RUNNING REGULUS (TRADEMARK OF ALCYON CORP) OPERATING SYSTEM. UNIX (REGISTEREDTRADEMARK OF AT\&T) SYSTEMV BENCHMARKS ALSO AVAILABLE. .--SUBJECT TO CREDIT APPROVAL

[^10]:    IBM is a registered trademark of
    International Business Machines Corporation.
    © 1987 National Semiconductor

[^11]:    Xilinx, Logic Cell, and XACT are trademarks and "The Programmable Gate Array Company" is a service mark of Xilinx, Inc. Other brand or product names are trademarks or

[^12]:    Cherry Semiconductor Corp
    2000 S County Trail
    East Greenwich, RI 02818
    (401) 885-3600

    Circle No 666

[^13]:    ITT VLSI Design Center
    15 Progress Dr
    Shelton, CT 06484
    (203) 929-9790

    Circle No 690

    ## CUSTOMER/VENDOR INTERFACE

    PREFERRED: Verified net list in Mentor or Valid workstation format.

[^14]:    Sorep SA
    ZJ Bellevue
    BP5 35220 Chateaubourg
    France
    (33) 99623955

    Circle No 713

[^15]:    ${ }^{\text {TS SMD }}$ is a service mark and BLUE CHIP is a registered trademark of North American Philips Corporation.

[^16]:    - a wholly owned subsidiary of ShiZuki Electric Company, Inc ©TRW is the name and mark of TRW, Inc.

[^17]:    We're soing for innovative, enthusiastic and visionary d signer it the consulting level (more than 10 years' experience) and principal engineering level (more than 5 years).

[^18]:    Reprints of EDN articles are available on a custom printing basis at reasonable prices in quantities of 500 or more. For an exact quote, contact Joanne R
    Westphal, Cahners Reprint Service, Cahners Plaza, 1350 E Touhy Ave, Box 5080, Des Plaines, IL 60018.
    Phone (312) 635-8800.

