Fourteenth Annual $\mu \mathrm{P} / \mu \mathrm{C}$ Chip Directory

Designer's guide to switching power supplies
Analog-switch error analysis
Motor-control ICs Silicon microsensors

ELECTRONIC TECHNOLOGY FOR ENGINEERS AND ENGINEERING MANAGERS

## Advanced features elevate 32-bit $\mu \mathrm{Ps}$

 to new heights
# TekCASE: HOW TO BREAK A PROJECT INTO PIECES. AND PUT IT TOGETHER AGAIN. RIGHT. 



You know how to maintain control and ensure quality of a complex systems project: first you divide it into parts and work on them concurrently, then you put it back together again. You also know how seldom a project survives this kind of reassembly intact - frequently, the final result barely resembles the original intent. Tektronix, a developer of complex systems for many years, now introduces a solution to the problem. This solution is TekCASE: a complete set of software engineering tools and services to guide you through the specification, design, and documentation of even the largest and most complex systems projects. Tektronix supports the entire software development life cycle.

Finally, a flexible and extensible tool set that gives you forward and reverse traceability and verification. Thanks to Analyst/RT and Designer, only TekCASE provides auto-
matic transformation from specification to design and automatic conversion from code back to design. With the addition of Auditor, providing support for software developers complying with DOD-STD 2167, only TekCASE gives you uninterrupted visibility of your project from start to finish. And TekCASE runs on any VAX ${ }^{\circledR}$ configuration.

TekCASE is more than just a software tool set-it's a strategic partnership. From project concept to code and beyond, TekCASE provides support, service, and frequent product updates. So, whether your project is in parts, back together, or somewhere in between, TekCASE is there to help you make sure the pieces fit. For more information, contact your local Tektronix representative or call 1-800-TEK-WIDE, extension 682. Tektronix, Inc., Computer-Aided Software Engineering Division, P.O. Box 14752, Portland, Oregon 97214

# From the Company That Wrote the Book on STD DOS... 

## The Industrial Strength Computer Family

STD DOS is Ziatech's implementation of IBM PC DOS on the rugged, low-cost STD Bus, giving industrial control applications access to the huge library of IBM PC software. In other words, a PC tough enough for industrial applications. Ziatech offers a complete family of STD DOS target systems and development tools designed to meet your application's specific requirements.

## Single Board IBM AT Performance

The STD DOS V50 system delivers IBM AT performance and software compatibility on a single board STD Bus computer. Its unique surface mount design packages the functionality of many boards into one including: on-board 16 -bit data bus, 832 K memory capacity, real-time batterybacked clock, ACIDC power-fail protection, interrupt controller. DMA, two serial channels and three counter/timers.


Zlatech's STD DOS V50 delivers IBM AT performance and software compatibility.

## Low Cost DOS, Under \$600

STD Mini-DOS runs PC DOS on a single 8088 -based STD Bus computer for applications with physical size constraints requiring less than 62 K application program memory, Instruments, data-collection terminals, and machine control applications can be equipped for under $\$ 600$ in single quantities.

## The Original STD DOS with More Memory

Ziatech's original two-board set includes an 8088 -based single board computer and a DRAM memory board for applications with large memory needs. Both Mini-DOS and the original STD DOS feature two parallel ports, five counter/timers, a serial port, interrupt controller and provisions to add an intel 8087 math co-processor.

## Video options, New Driver Support, and More

System developers wanting to see more of the STD DOS family can choose from a growing list of options, including an EGA video/keyboard controller, disk subsystems, multiprocessing, solidstate disks, a device driver library called STD DDP, and a soon-to-be-released CMOS STD DOS system.
ㅂ|||Z1ATEGCH
3433 Roberto Court
San Luis Obispo, CA 93401 805/541-0488
ITI Telex: 4992316
Fax: 805/541-5088
IBM. PC DOS and IBM Personal Computer AT
are trademarks of International Business
Machines Corporation.

# PUNCH UP YOUR FLASH A/D Perforinance. 

FREEZE VIDEO SIGNALS WITHA SAMPLE \& HOLD AMP LIKE THIS.

Introducing the VA730 HighSpeed Sample \& Hold Amplifier the only monolithic IC of its kind that operates in the 50 MHz range.
The only one that's available in surface-mount packaging, and in both commercial and military grades.

And the only one that's designed specifically to operate with 8-bit flash converters.

Best of all, not only is it less costly than expensive hybrids, it's priced well below competing Japanese monolithics.

The VA730 has an A/D converter reference power supply, a sample \& hold function, and an ECL clock output section operating to a frequency of 50 MHz .

It's available in a 14 -pin cerdip package, in a 20 -pin ceramic leadless chip carrier (LCC), and in die form.

The VA730 Sample \& Hold Amp is just part of VTC's broad line of Linear Signal Processing (LSP) ICs, which includes Op Amps to 500 MHz gain bandwidth . . . precision, highspeed, and fast settling, plus dual and quad . . . with no sacrifice in performance.
$A / D$ Converters to 12 bits,
$1 \mu \mathrm{sec}$ conversion.
Flash Converters to 8 bits,
250 MHz .
DACs to 12 bits, 100 nsec settling time. A family of ECL and TTL High-Speed Comparators to 1.5GHz.

Video Amps
and Unity Gain
Amps to 2000V/
$\mu \mathrm{sec}, 300 \mathrm{MHz}$.
And Operational Transconductance
Amplifiers to $50 \mathrm{~V} / \mu \mathrm{sec}$, 75 MHz .

Quite simply, if your analog application requires high performance, you should be specifying VTC's LSP ICs!

Most of these standard parts are also available as cells in our 6GHz Linear/Digital Bipolar Standard Cell Library, the VL3000. They all feature $\pm 5 \mathrm{~V}$ operation, which means they help simplify your system power requirements, and reduce power consumption.

For samples and data sheets on the VA730, or any of our LSP products, call toll-free or write us today: VTC Incorporated, 2401 East 86th Street, Bloomington, MN 55420. (In Minnesota: 612/851-5200.)
CALL 1-800-VTC-VLSI


# Now that Wavetek has built a new home for test instruments, look who's dropping in. 

Imagine a full-size rack loaded with the highest performance instruments available.

Now picture all that performance in a much smaller space-inside the chassis of the new Wavetek Model 680, an open-architecture system of instruments on cards. Select from instruments made by Wavetek and other top manufacturers like RacalDana and Datron.

Model 680 is just 7" high, yet it holds up to eight instruments. Think how that can save room in your ATE bay. And think of the flexibility. Buy the modules you
need today. Then, as your needs change, plug in more.

Modules now available include a 20 MHz Arbitrary Waveform Generator, 100 MHz Pulse Generator, $6^{1 / 2}$ digit $.002 \%$-accuracy DVM and a Counter that measures intervals down to one nanosecond. You can even design your own modules.

Besides saving space, Model 680 can save money over standalone instruments.

Then there are the performance benefits. A 32-bit high-speed VME bus provides timing and synchronization signals, and an analog summing bus can be used to create
complex signals. There is also builtin testing, calibration and reference, and a powerful processor.

How will the Wavetek Model 680 fit into your present systems? Quickly and easily, because we have included interfaces for GPIB and MATE-CIIL.

Best of all, the Model 680 is available now. For details, call or write us today. Wavetek San Diego, Inc., 9045 Balboa Ave., San Diego, CA 92123; Telephone 619/279-2200.

# The CiDsyRum conriur rouch shaze Ratileadioll 

Even while it's working, and it will keep on working for a minimum of 5 years.

System 2 is IBM PC/XT software compatible and fits on a single $4.5^{\prime \prime} \times 6.6^{\prime \prime}$ card. So, for simple applications, embedding the system is easy, and the cost is minimal.

Vibration: Over 5ys
Shock Over 20js
Reliability: Over 5 year MTBF at $55^{\circ} \mathrm{C}$ Operation: 0 to $65^{\circ} \mathrm{C}$
Parts and lator warranty: 5 years

## Specifications

For more complex tasks, memory can be expanded to 640 K bytes, EGA and printer interfaces can be added, and semiconductor or bubble memory disk drive options selected. If your environment is not severe, floppy and hard disks are easily added*. If you want
to move data on a network, we have Novell or ViaNet compatible ARCNET interfaces.

Whatever your application, you will need I/O and its supporting software. We have up to 23 user slots, a wide selection of digital and analog industrial interfaces and their

## Microsofi's MS-DOS 3.3

3 times performance of PCXT** 128K-bytes CMOS memory
PC-compatible serial pot, counter/imer \& internupt controller
Time of day dock

software drivers. Compatible Plugin $\mathrm{I} / \mathrm{O}$ is also supplied by dozens of other manufacturers including Servo and stepper motor controls, bar code readers, voice recognition and response, and GPIB. If you want proprietary 1/O, you can design and make your own plug-in boards for System 2. Be a mover and a -worero shaker, call us today (800) 538-9570 or write Pro-Log Corporation, 2560 Garden Road, Monterey, CA 93940

USA (800) 538-9570; Australia (02) 419-2088; Canada (416) 625-7752; England (0252) 851085; France (1) 3956-8142; Germany (07131) 50030; Italy (2) 498-8031: Switzerland (01) 624444


On the cover: When perusing this year's $\mu P / \mu C$ Chip Divectory, you may be surprised to find that software is becoming as important as the microprocessor in the design of a $\mu P$-based system. See pg 100. (Photo courtesy National Semiconductor; design by Petretto/Cook Design Group; photography by Lindstrohm Photographers)

## DESIGN FEATURES

EDN's 14th Annual $\mu \mathrm{P} / \mu \mathrm{C}$ Chip Directory



KEEPING AMERICA COMPETITIVE

Choosing the $\mu \mathrm{P}$ is no longer the most important decision an OEM must make in designing a $\mu \mathrm{P}$-based system. VLSI progress and software momentum have relegated the $\mu \mathrm{P}$ to the role of a team player.-Robert $H$ Cushman, Special Features Editor

## Designer's Guide to <br> Switching Power Supplies-Part 2

Part 1 of this 2 -part series dealt with simple switching power supplies and described a "cut and try" approach for stabilizing a supply's feedback loop. The conclusion offers advice on designing more complicated switching supplies, ones with isolated outputs.-Jim Williams, Linear Technology Corp

## Use of transimpedance amplifiers 205 minimizes design tradeoffs

Transimpedance amplifiers, unlike standard voltage-input designs, maintain constant bandwidth regardless of the gain setting. You can use these amplifiers in video-speed and RF circuitry without having to decrease the gain at high frequencies, while maintaining good de performance and low power consumption.-Alan Hansford,
Analog Devices Inc

## Eliminate the guesswork

in analog-switch error analysis
As the accuracy and speed of data-acquisition systems increase, analog-switch errors can consume increasing portions of the error budget. However, you can employ several circuit-design techniques to minimize the effects of device limitations.-Stephen Moore, Siliconix Inc

## Use op amps to design optical position-sensing circuitry

229

You can design a variety of op-amp circuits to condition optical position-sensing signals. Depending upon the special requirements, S/N ratio, input-signal strength, and cost constraints of your application, you can use one or more of the configurations presented here to implement your position-sensing circuitry.-Jerald Gratme, Bur-Brown Corp

Continued on page 7


## Introducing perfect 32-bit balance

The Philips PM 3570 Logic Analyzer. A no-compromise solution for true 32bit systems integration. At a price that won't weigh you down.

## HEAVYWEIGHT PERFORMANCE

- 32-bit channel width: No other logic analyzer in its class offers 83 state plus 32 transitional timing channels for simultaneous, time-correlated display of software flow and high-speed hardware signals.
- Unmatched acquisition speed: Up to 400 MHz with 2.5 ns resolution for data capture four times faster than similarly-priced instruments.
- Transitional Timing: A Philips' innovation, this feature provides the equivalent of 132 GBytes of conventional RAM.
- Plus broad support: Get dedicated personality modules for quick connection to most 8 ; 16 - and 32 -bit micros.


## EASY MEASUREMENTS

- Sotkey simplicity: Eight menu-driven softkeys give you direct access to over 300 different functions.
- Labeled timing channels: Lets you identify each channel with your own code names.
- Time-tagged events: Logs time between events for stored signals in synchronous and asynchronous acquisition modes.
- Non-volatile memory: Stores four complete user settings, measurement data and your last set-up-even at power-down.


## UPSCALE SUPPORT

Count on a one-year warranty and all the application and service assistance you'll ever need. From Fluke-the people who believe that extraordinary technology deserves extraordinary support.

## WEIGH THE DIFFERENCE

Call Fluke today at $\mathbf{8 0 0 - 4 4 - F L U K E ~ e x t . 7 7 . ~}$
And discover how easy it is to achieve perfect 32-bit balance.

John Fluke Mfg. Co., Inc., P.0. Box C9090, M/S 250C,
Everett, WA. 98206
U.S.: 206-356-5400 CANADA: 416-890-7600

OTHER COUNTRIES: 206-356-5500
(c) Copyright 1987 John Fluke Mfg. Co., Inc. All rights reserved. Ad No. 1171-P3570


PM 3570 - LOGIC ANALYZER

## FடபK <br> - ${ }^{\text {® }}$



By taking advantage of semiconductormanufacturing techniques, sensor makers are mass-producing silicon microstructures that mimic the functions of conventional sensors (pg 75).

## TECHNOLOGY UPDATE

Motor-control ICs extend performance levels of stepper and brushless dc motors
Stepper motors and brushless de motors find use in applications ranging from copiers and robotics to computer peripherals, and such applications demand monolithic ICs dedicated to the task of providing speed and position control.-Dave Pryce, Associate Editor

## Silicon microstructures let manufacturers 75 implement a variety of sensors on chip

Silicon, an element synonymous with low-cost digital electronics, is now the basis for inexpensive, IC-size analog sensors. Manufacturers have been selling silicon pressure sensors since 1985 , but in the past six months they've branched out to offer other kinds of sensors that are chemically etched from a silicon substrate.- J D Mosley, Regional Editor

## PRODUCT UPDATE

Synchronized 5¼-in. Winchester drives

## DESIGN IDEAS

Open-loop servo adjusts shaft position 247
Simultaneous-addition algorithm saves time 248
PLD functions involve enabling outputs 249
Fast algorithm computes square root 250
Circuit measures op-amp settling time 252
Continued on page 9


Now see what your hardware and software are really doing, in real time, without waiting for problems to repeat. Nothing else comes close to tools like these in Tek's DAS9200 Digital Analysis System:

## - Register deduction.

Acquire and disassemble up to 32 K samples of processor activity. The DAS9200 can show you the contents of the register before the problem occurred!

## - Stack deduction.

Similarly, you can scroll through changes in a stack model and end the
painstaking process of tracking contents by hand

- Data display. Watch as your variable space is modified by the software. No more trial-and-error to it-you can see when variables get clobbered.
- Subroutine trace. Follow the flow of high-level language subroutines using address symbolics.
- Performance analysis.

Plot execution times, times within subroutines, and more, for an invaluable graphic overview.
Monitor and integrate up to six 8-, 16- or 32-bit micros at once! That's just one of many other ways the DAS9200 helps you beat the clock in system design. To learn more, contact your local Tek representative. Or call:
1-800-245-2036. In Oregon, 231-1220.

```
        VP/Publisher
        F Warren Dickson
VP/Associate Publisher/Editorial Director
                Roy Forsberg
                    Editor
            Jonathan Titus
        Assistant Managing Editor
            Joan Morrow
            Special Projects
                Gary Legg
            Home Office Editorial Staff
275 Washington St, Newton, MA 02158
            (617) 964-3030
            Tom Ormond, Senior Editor
        Deborah Asbrand, Associate Editor
            Joanne Clay, Associate Editor
        Tarlton Fleming, Associate Editor
        John A Gallant, Associate Editor
        John A Gallant, Associate Editor
        Clare Mansfield, Associate Editor
        Cynthia B Rettig, Associate Editor
        Charles Small, Associate Editor
        Dan Strassberg, Associate Editor
            Chris Terry, Associate Editor
            Jim Wiegand, Associate Editor
            Ron Gilbert, Staff Editor
            Valerie Lauzon, Staff Editor
            Helen McElwee, Staff Editor
    Steven Paul, Senior Production Editor
            Editorial Field Offices
        Margery S Conner, Regional Editor
            Los Osos, CA: (805) 528-0833
            Doug Conner, Regional Editor
            Los Osos, CA: (805) 528-0865
    Bob Cushman, Special Features Editor
    Port Washington, NY: (516) 944-6524
        Steven H Leibson, Regional Editor
            Boulder, CO: (303) 494-2233
            J D Mosley, Regional Editor
            Arlington, TX: (817) 465-4961
            David Shear, Regional Editor
            San Jose, CA: (408) 997-5452
            Maury Wright, Regional Editor
            San Diego, CA: (619) 748-6785
            Peter Harold, European Editor
                0603-630782
            (St Francis House, Queens Rd,
            Norwich,Norfolk NR1 3PN, UK)
            Contributing Editors
Eva Freeman, Robert Pease, Bob Peterson,
                    Don Powers, Bill Travis
                    Editorial Services
        Kathy Leonard, Office Manager
        Loretta Curcio, Nancy Weiland,
                        Sharon Gildea
                        Art Staff
            Kathleen Ruhl, Art Director
    Ken Racicot, Assistant Art Director
    Chin-Soo Chung, Graphic Designer
        Production/Manufacturing Staff
William Tomaselli, Production Supervisor
            Donna Pono, Production Manager
            Janice Dow, Production Assistant
Andrew A Jantz, Production Assistant
            Diane Malone, Composition
                    Graphics Director
                Norman Graf
    VP/Production/Manufacturing
                Wayne Hulitzky
Director of Production/Manufacturing
                    John R Sanders
                    Director of Research
                    Deborah Virtue
            Marketing Communications
            Janice Molinari, Manager
Jennifer Ware, Communications Manager
    Corie Rand, Promotion Coordinator
    Anne Foley, Promotion Assistant
```


## EDITORIAL

New FCC regulations may push data-service fees out of sight. Billing by actual phone use might help solve the problem.

## NEW PRODUCTS

Integrated Circuits ..... 256
Computers \& Peripherals ..... 261
Components \& Power Supplies ..... 267
CAE \& Software Development Tools ..... 272
Test \& Measurement Instruments ..... 276
PROFESSIONAL ISSUES ..... 301
Article-writing programs load perks-and pressure-on engineers.-Deborah Asbrand, Associate EditorLOOKING AHEAD313
KEEPING AMERICA
COMPETITIVE
Beware of the hidden costs of foreignsourcing.
DEPARTMENTS
News Breaks ..... 21
News Breaks International ..... 24
Signals \& Noise ..... 32
Calendar ..... 48
Readers' Choice ..... 92
Leadtime Index ..... 96
Literature ..... 295
Business/Corporate Staff ..... 298
New Books ..... 299
Career Opportunities ..... 304
Advertisers Index ..... 312


# Only Mentor Graphics stands <br> Now there's Board 

 up to the pressures Station from Mentor Graphics. It's easy to learn, yet also packs on PCB layout.As a PCB designer, you're under constant pressure from all sides. Endless ECOs from engineering. Impossible schedules from management. Anxiety from manufacturing.

The only way to survive and thrive is to be fast and accurate.

So the flashy simplicity of some PCB layout workstations makes them very appealing at first glance. But all too soon, you'll find they've made you neither faster nor more accurate. the power you'll need to cope with even the most complex board designs and technologies.

Within minutes after you sit down at Board Station, you'll be performing all its basic operations with confidence and ease. A fast, graphics-oriented interface moves you smoothly and comfortably from one design function to the next. All commands are grouped logically, with pop-up menus and pull-down forms.

And when you're ready for more sophisticated operations, Mentor Graphics stays right with you. Board Station's flexible and versatile editor lets you effectively tackle even the most

advanced layout problems, like SMDs and double-sided placement. And our component placement tool is the best anywhere, with software that thinks just like a PCB designer.

Also, you can shift effortlessly from interactive to automatic placement or routing, so your work effort is constantly optimized. And you have ready access to a large PCB geometry library, while intelligent logical-tophysical pin mapping streamlines your layout task. Board Station can even be gradually converted into a highly personalized tool with high-level macros and custom window layout.

What's more, you can share a database with the engineering department, so essential information is automatically forwarded to you, like specific component locations, critical nets and other design constraints.

Board Station. It's all part of a vision unique to Mentor Graphics, the leader in
electronic design automation. Let us show you where this vision can take you.

Call us toll free for an overview brochure and the number of your nearest sales office.

Phone 1-800-547-7390 (in Oregon call 284-7357).

## PAL devices: We didn't wait for the future.

There's no doubt that we're fast. But speed isn't all that makes us the logical choice in programmable logic.

AMD PAL* devices give you more because they have more functions per chip. With unique features like input/output logic macrocells, buried registers and variable product term distribution, you can design with more efficiency. And freedom.

## PAL devices you can count on.

Speed and functionality don't mean much if you can't count on your PAL devices. We can deliver better than 98\% programming yield. And we added extra circuitry for functional and AC testing. That means we can test parts prior to programming. Then after you've programmed all the parts, you'll be pleasantly surprised to discover our Post-Programming Functional Yield is an incredible $99.9 \%$.

Our products range from industry standard 20 - and 24 -pin PAL devices to the innovative 22 V 10 and the 23S8. We've got the kinds of technologies and features you need in packages and temperature ranges to fit your design. We've even got highcomplexity $\mathrm{E}^{2} \mathrm{CMOS}$ products and ECL on the way.

And it's easy to use our PAL devices because we provide a broad selection of high level software that lets you get from system requirements to programmed product easily. Need more information? Just ask and we'll send you the AMD Program-

| Performance Speed-Up <br> 20-Pin PAL Devices |  |  |
| :---: | :---: | :---: |
| Propagation |  |  |
| Delay | Speed Level | Date |
| 25.0ns | A Speed | Q4, 1981 |
| 15.0ns | B Speed | Q3, 1986 |
| 10.0ns | D Speed | Q3, 1987 |
| $7.5 n \mathrm{~ns}$ | E Speed | Q4, 1987 |

mable Logic Handbook.

Now you don't have to wait for the future either.
*PAL is a registered trademark of, and is used under license from, Monolithic Memories Inc. Call toll-free (800) 538-8450 ext 5000; inside California call (408) 749-5000.

## Advanced Micro Devices il <br> 901 Thompson Place, P.O. Box 3453

 Sunnyvale, CA 94088

## The development system you need won't exist until we create it for you.

Applied Microsystems lets you link the powerful tools you need with ease and precision.

Unless your system has off-the-shelf bugs, you can't solve your problems with off-the-shelf development tools. But if you try to pull all the pieces together yourself, you'll spend long frustrating hours and still wind up with a development system that falls short of your needs.

Now Applied Microsystems offers help: a new method of linking development tools that can be adapted to your specific needs. We offer you a seamless, painless interface along with the ability to match your host, language, operating system and software requirements to your engineering methods and target design, be it Intel, Motorola or Zilog.

Debug tools for your integrated development environment.

Whether you're working on an 8 -bit, 16 -bit or even 32 -bit microprocessor design, Applied Microsystems lets you tailor the emulation and debug tools you need. Everything from symbolic and source-level debuggers to assemblers, cross-compilers and utilities. The chart shown above

| HOSTS | OPERATING <br> SYSTEMS | TARGETS | LANGUAGES | TOOLS |
| :--- | :--- | :--- | :--- | :--- |
| VAX | VMS | 8051, | C | Assemblers |
| MicroVAX | ULTRIX | 8048 family, | Pascal | Linkers |
| UNIX | UNIX | 8080,8085, | FORTRAN | Locaters |
| workstations | XENIX | $8086 / 88$, | PL/M | Compilers |
| - Apollo | MS-DOS | $80186 / 188$ | and 80286 | Assembler |
| - Sun |  | $68 \mathrm{HC11}$, | Sovial | Symbolic |
| - IBM AT |  | $6800 / 2 / 8$, |  | debuggers |
| MS-DOS |  | $6809 / 9 \mathrm{E}$, | Source level |  |
| workstations |  | $68000 / 8 / 10$ | debuggers |  |
| - PC | and 68020 | Emulators |  |  |
| - PC XT |  | Z80, MK3880/4 |  |  |
| - PC AT |  | and Z8001/2/3 |  |  |
| - Compatibles |  | NSC-800 |  |  |
|  |  |  |  |  |
| A stand-alone or host-control system offully integrated debug tools |  |  |  |  |
| built on high performance emulation. |  |  |  |  |
|  |  |  |  |  |

gives some idea of the power and convenience we can offer you, but it can only hint at the benefits you will enjoy.

## Validate" ${ }^{\text {" }}$ links emulation with

 symbolic and source-level debugging.When your software engineers only speak C and your emulator only speaks assembler, your development tools are worse than worthless. If your function is in assembler and your debugger speaks only C , you've got the same problem. The power of the Validate environment is that it works equally in high level languages and in assembler. You don't sacrifice any power or any comfort.

Call toll-free and ask for the proof.

Discover why our integrated development systems are the fastest and easiest ways to start and finish a design project. For technical and application details call 1-800-426-3925. In Washington, call (206) 882-2000. Or write Applied Microsystems Corporation, P.O. Box 97002, Redmond, WA 98073-9702.
In Europe, contact Applied Microsystems Corporation Ltd., Chiltern Court, High Street, Wendover, Aylesbury, Bucks, HP22 6EP, United Kingdom. Call 44-(0)-296-625462. UNXX is a registered trademwarkof AT\&T.

## | $\mid$ ||| $||||\mid$

Applied Microsystems Corporation

## What has the gate array density you've been waiting forwithout the waiting?



Easy answer: the Logic Cell ${ }^{\text {lm }}$ Array (LCA). A new, field-programmable CMOS gate array that has a flexible, wide-open architecture. Along with true VLSI-level density.

LCAs are built around logic and I/O blocks which you define and interconnect to build largerscale, multi-level logic functions. Since you never alter their structure, you can reprogram them as often as you like. And avoid any NRE.

With LCAs, you get an honest-to-goodness 1800 usable gates (and as many as 8000 gates in the near future). So just one part can replace

up to $50 \mathrm{SSI} / \mathrm{MSI}$ devices. Or up to 10 PLDs.
You also get a choice of surface mount, pin-grid or DIP packages. In speeds up to 70 MHz .

## New developments weekly.

With our easy-to-use XACT ${ }^{\text {sw }}$ software, you simply draw the design and let your $\mathrm{IBM}^{\circledR} \mathrm{PC}$ XT/AT computer convert it to code. You can use our library of over a hundred macros or define your own. Let the software perform the interconnections automatically (unless you specify something unique). And generate documentation at the touch of a button.

The whole process is so fast, you'll be testing prototypes in a matter of days. And shipping finished products while your competitors wait for their prototype chips to come in.

## Look who's behind you.

When it comes to field programmable logic, there's no substitute for experience.
Which is what you get plenty of when you deal with the company that invented the $\mathrm{PAL}^{*}$ device and made it the industry standard.

Because
we've got a com-


MMI's XACT software allows for simple LCA design. plete staff of systems-experienced FAEs, there's no waiting to talk to an expert who knows how Logic Cell Arrays can work for you. And, you can get comprehensive assistance at MMI distributors worldwide.

If you'd like to talk to one of those experts about your application, or for a free LCA Demo Disk, call our Applications Hotline at (800) 222-9323.

Or write to Monolithic Memories, 2175 Mission College Blvd., Santa Clara, CA 95054.

Because there's nothing else like having the right part from the right company.

Logic Cell and XACT are trademarks of XILINX Inc. IBM is a registered trademark of International Business Machines Corp. PAL is a registered trademark of Monolithic Memories, Inc.
© 1987, Monolithic Memories, Inc.


# Master the Universe Run it all on almost nothing with high performance, low-power op amps. 

Do you like immense op amp explorations? Galactic data dissection? Cosmic comparisons between bandwidths, slew rates, phase margins, etc., ad infinitum?

Us either.
So we're offering you comprehensive solutions. One, a leading-edge, bipolar op amp. The other a state-of-the-art JFET op amp. Both superb combinations of performance, versatility and low-power efficiency. With exclusive, all-NPN output stages providing unique advantages.

So you can use them for a myriad of designs without stepping into a black hole of endless device analyses.

## Single supply MC33171 uses one-eighth the power.

Operating from a single, +3 to +44 V supply, or dual $\pm 1.5$ to $\pm 22 \mathrm{~V}$ supplies and with a common mode input which includes ground, the MC33171 family provides superior performance to industry standard bipolar single supply op amps. While consuming one-third the drain current of the LM324 and oneseventh the drain current of the MC3403 quad op amps, the MC33174 offers nearly double the bandwidth and slew rate of the popular devices.

The MC33171 provides 1.8 MHz bandwidth (nearly twice that of ordinary JFETs), and a $2.1 \mathrm{~V} / \mu \mathrm{s}$ slew rate. This bipolar family has performance comparable to low-power JFET input op amps such as the TL061 and LF441 series but it provides a much better output voltage swing: 28.4 V p-p with $\pm 15 \mathrm{~V}$ supplies.

What's more, its all-NPN output stage, characterized by no deadband crossover distortion and large voltage swing, provides high capacitive drive capability, excellent phase $\left(60^{\circ}\right)$ and gain ( 15 dB ) margins, low open-loop high-frequency output impedance plus symmetrical source/sink AC frequency response.

MC33171 applications are unlimited: in battery-powered automotive, telecom, radio, industrial instrumentation or


active filters. In strong RF fields and other high- noise environments such as remote sites and robotics. And in lower-current D/As where the series settles to within $1 / 2$ LSB of 12 bits in $4.8 \mu$ s for a 10 V step.
Where low-power and versatility are paramount, the MC33171 bipolar op amp fits beautifully.

## High performance MC34181JFET

 sizzles at 4 MHz .That's four times more bandwidth than the LF444 and TL064.
What's more, this new family provides extremely fast settling times, $1.1 \mu$ s to $0.1 \%$ and $1.5 \mu \mathrm{~s}$ to $.01 \%$, ideal for $\mathrm{A} / \mathrm{D}$ sample-and-hold circuits.
Its $10 \mathrm{~V} / \mu \mathrm{s}$ slew rate is three times greater than the TL061's and ten times

## Earth photo compliments of NASA.

more than the LF444's. Combine these parameters with the MC34181's low, $2 \mathrm{mV} \mathrm{V}_{\mathrm{IO}}$, very high input impedance for low input bias and offset currents of 3 and 1 pA , respectively, and you have the answer to precise performance in instrument amplifiers.

Plus, output voltage swing of the MC34181 is up to 35\% better than comparables when operated with low supply voltages.

Like the MC33171, you can use it to improve performance in communications networks, audio designs, and battery-powered applications where low power and a substantial boost in performance payload are design goals.

## Multiple choice for your launching pad.

Both families are available in plastic dual-in-line, SOIC and ceramic dual-inline packaging over all temperature ranges in single, dual and quad configu-rations-a total of 24 choices to master your world of op amp applications.

## 1-800-521-6274

## One-on-one-design-in help.

Anywhere in the U.S. or Canada, call for an engineer-to-engineer update on Motorola linear IC technology. Call tollfree weekdays, 8:00 to $4: 30$ p.m., M.S.T.

We're
Or, we'll have an applications engineer contact you to master your market. Faster.

(A) MOTOROLA


## 68020 vs. 80386 Whowins? Microtek.

When choosing between the two leading 32-bit processors, don't let emulator support slow you down. NWIS is the exclusive U.S. source of Microtek in-circuit emulators for both. And for all their other family members as well, like the $68010,68000,80286,80186$ and 8086. And many others.*

In fact, Microtek emulators have a long track record of being first to market with quality support for every major microprocessor Which gives you shorter time-to-market and an assured expansion path for product upgrades.

Every Microtek emulator can be used as a stand-alone device, or as part of an integrated system. All use simple command structures and include a symbolic debugger for rapid insight into your software's real-time behavior. And each communicates with the IBM ${ }^{*} \mathrm{PC} / \mathrm{XT} / \mathrm{AT}$, VAX, MicroVAX, Apollo and Sun computers.

Microtek emulators are just one part of NWIS's complete line of embedded microprocessor software development tools.

Our Software Analysis Workstation (SAW) brings you hardware-based, real-time software analysis in a source code environment. Including performance analysis, time-aligned dual processor trace, code coverage analysis, and Context Trace," which lets you trace high-level events and related assembly-level code at the same time.

And for source code development, our Microtec* Research products provide you with C and Pascal cross-compilers, cross-assemblers and debuggers for the same wide range of popular processors.

Best of all, NWIS backs all these products with solid applications support, both at the local and factory level. So let us become your single source for emulators and other microprocessor Computer-Aided Software Engineering (CASE) tools.

1-800-547-4445.


Circle 118 for literature
Circle 119 for demonstration


NORTHWEST INSTRUMENT SYSTEMS, INC. Machines. VAX and MICROVAX are registered trademarks of Digital Equipment Corporation. Microtec is a registered trademark of Microtec Research Inc:

# NEWS BREAKS 

EDITED BY JOANNE CLAY

## 50- $\mu$ W VOLTAGE COMPARATORS SPEC 2.5- $\mu$ SEC RESPONSE TIME

The TLC393, TLC3702, TLC339, and TLC 3704 voltage comparators from Texas Instruments (Dallas, TX, (800) 232-3200) are fabricated in polysilicon-gate LinCMOS technology, which allows them to draw only $1 / 20$ the current used by similar bipolar devices. They typically provide a $2.5-\mu \mathrm{sec}$ response time, but dissipate only $50 \mu \mathrm{~W}$ of power. Although these devices combine low power and high performance, the manufacturer asserts that their worst-case input offset voltage drift is typically $0.23 \mu \mathrm{~V} /$ month. Operating from a single 5V supply, the TLC393 and TLC3702 contain two independent differentialvoltage comparators, and the TLC339 and TLC3Y04 contain four. The TLC393 and TLC339 both have open-drain TTL-compatible outputs, while the TLC3702 and TLC3704 have push-pull outputs that eliminate any need for external pullup resistors for driving capacitive loads. The TLC393 costs $\$ 0.52$, the TLC339 is $\$ 0.65$, the TLC3702 is $\$ 0.58$, and the TLC3704 sells for $\$ 0.73$ (100).-J D Mosley

## PARALLEL-PROCESSOR DEVELOPMENT SYSTEM RUNS ON A PC

Coupled with an IBM PC/AT or equivalent computer, the SIMD (single-instruction, multiple-data) Processor Development System (SPDS) provides a complete softwaredevelopment environment for NCR Corp's (Fort Collins, CO, (800) 334-5454) Geometric Array Parallel Processor (GAPP). The $\$ 50(10,000)$ GAPP, which targets imageprocessing and pattern-recognition applications, incorporates a $6 \times 12$-element array of l-bit processors.

Although the company has previously offered software-development tools for the GAPP, its $\$ 28,500$ SPDS is the first to offer full-speed GAPP program execution. SPDS performs this feat through hardware installed in a separate card cage. The card cage contains a controller card that communicates with a corresponding host-interface card in the PC over a 16 -bit interface. The card cage also includes one array card containing 40 GAPPs (a $60 \times 48$-element array). You can install as many as four GAPP array cards in the SPDS cage, thereby creating arrays containing processor arrays as large as $108 \times 96$. The package also includes a compiler, linker, and debugger for developing software with the company's proprietary GAPP Algorithm Language.-Steven H Leibson

## INTERFACE CARD PROVIDES DATA ACQUISITION FOR IBM PS /

An interface card from Keithley Instruments (Cleveland, OH, (800) 552-川 use your IBM PS/2 Model 50, 60, or 80 computer for data-acquisition and control applications. The card plugs into your computer and provides a link to 10 slots in Keithley's external Series 500 card cage. To customize the system to fit your applications, you can select from 30 different data-acquisition modules that plug into the Series 500. For $\$ 770$ you get the interface card and an upgraded version of Soft500 data-acquisition software on both $5^{1 / 4}$ - and $3^{1 / 2}$-in. floppy disks.-J D Mosley

## POWER-SUPPLY OPTION REDUCES LINE-CURRENT NEEDS

An active power-factor-correction (PFC) option available in selected off-line converter products from Pioneer Magnetics Inc (Santa Monica, CA, (800) 233-1745) reduces the power supply's rms line-current needs. For example, a typical 115 V ac, 15 A circuit using a standard UL wall plug can support a l000W output supply with correction; without correction it could support only a 700W supply. The PFC option converts the high-current pulses normally drawn by a switching power supply into a sinusoidal
waveform that's in phase with the ac line voltage. When the current waveform exactly matches the voltage waveform, the power factor becomes almost unity (0.99). As a side benefit, the PFC option also significantly reduces line harmonics between 10 and 150 kHz . The option is currently available on the company's PM2900 and PM2501B Series supplies. \$200 (OEM qty).-Tom Ormond

## TWO HIGH-DENSITY ASIC ARRAY FAMILIES EXCEED 100,000 CELLS

Using $1-\mu \mathrm{m}$ drawn gate lengths, $1.2-\mu \mathrm{m}$ design rules, and three metal layers to route signals and power, the Max HDC100 Series CMOS macrocell arrays from Motorola Inc (Phoenix, AZ, (602) 821-4426) encompass more than 100,000 cells. In addition, the ASICs feature internal gate speeds of 400 psec (with a fan-out of 2) and offer as many as 512 configurable I/O cells. You can use the vendor's $\$ 7500$ Modular Design System software package and $\$ 500$ HDC macrocell library to develop designs for the Max family on a Mentor Graphics workstation.

Initially, the company plans to offer three members of the Max family: the HDC016, HDCO31, and HDClOO, which have $16,416,31,290$, and 104,832 cells, respectively. Nonrecurring engineering (NRE) charges for these arrays range from $\$ 35,000$ to $\$ 250,000$. The company estimates that you'll be able to use approximately $75 \%$ of the available gates on the devices in a typical design. Part costs range from about $\$ 37$ for a 16 k -cell array packaged in a plastic, quad flat pack to approximately $\$ 624$ for a 100 k cell array packaged in a multilayer, ceramic pin-grid array.

Another CMOS ASIC array family, LSI Logic's (Milpitas, CA, (408) 433-8000) LCAl00K Compacted Array Plus Series, realizes 100,000 usable gates on one die. To do so, the ASICs employ three layers of metal; a $0.7-\mu \mathrm{m}$ channel length; and a 236,880 -gate master slice that measures 590 mils per side. The family also includes devices with 139,104 and 187,748 gates, which the company estimates will yield 60,000 and 80,000 usable gates, respectively. The arrays exhibit an internal gate delay of 460 psec with a fan-out of 2.

The LCAlOOK family also offers as many as 344 I/O cells per device. You can configure the I/O cells as inputs, outputs, bidirectional pins, or 3 -state nodes, and you can use these cells to drive internal as well as external signals. Each I/O cell can source and sink as much as 12 mA , and you can parallel two cells for a 24 -mA driver. The parts come in either ceramic pin-grid arrays having 155 to 299 pins or ceramic leaded chip carriers having 144 to 300 leads. The company offers the Modular Design Environment (MDE) software package, which lets you develop designs for the LCAlOOK ASIC family on Sun Microsystems workstations. Depending on configuration, the MDE software costs from $\$ 50,000$ to $\$ 300,000$. NRE charges for the LCAlOOK family start at $\$ 150,000$, and parts cost $\$ 200$ and up, depending on the array and package you select.-Steven H Leibson

## PROTOCOL ANALYZER FOR ARCNET LAN MAKES ITS DEBUT

Arcnet LAN users can now employ the Model PA-404 Arcnet Sniffer from Network General (Sunnyvale, CA, (408) 734-0464) to locate network problems. The $\$ 19,000$ protocol analyzer captures frames from the network and can save this information on its integral disk for later evaluation. In addition, the instrument can stress the network by generating traffic to test the LAN's ruggedness and performance under load. For an additional $\$ 5000$, you can acquire a dual-LAN Sniffer with diagnostic capabilities for Arcnet LANs and either Ethernet or token-ring LANs.-Steven H Leibson

# Variety Pack 



Your product design requirements are different from everybody else's. We know you need a wide variety of solutions in the components you select. That's why, when it comes to choosing the right combination of floating point products, no one offers you a wider variety than TRW LSI.
Whether you're hungry for multipliers, dividers, ALUs or register files, or have a craving for a 22 - or 32 -bit format, IEEE 754 or MIL-STD-1750A, commercial or military screening, plastic DIPs, chip carriers or pin grids, we offer the broadest selection of mix-and-match building blocks that give you maximum flexibility for your design.

|  | 22 -bit | IEEE-754.10 | MIL-STD-1750A |
| :--- | :---: | :---: | :---: |
|  Multiplier | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Divider |  | $\checkmark$ |  |
| ALU | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Register | $\checkmark$ | $\checkmark$ | $\checkmark$ |
|  |  |  |  |

We can supply any configuration or quantity you need. Call us for a price quote today and see how appetizing higher performance and quality can be. Or you can pick up the pack of your choice from Hamilton-Avnet, Arrow or Hall-Mark.

TRW LSI-bringing the worlds of DATA ACQUISITION and DSP together.

For immediate technical assistance, literature request or price quote, call us at 619.457.1000 and ask for Ula Brunn.

LSI Products Division,
TRW Electronic Systems Group, P.O. Box 2472,

La Jolla, CA 92038,
619.457.1000

In Europe, call or write:
TRW LSI Products.
Konrad-Celtis-Strasse 81 ,
8000 Muenchen 70, W. Germany,
089.7103 .115

In the Orient, phone:
Hong Kong, 3.856199;
Tokyo, 03.461.5121; Taipei, 751.2062;
Seoul 2.553.0901
e TRW Inc. 1987 - 712A00687R

* Variety Pack is a REG. TM of the Kellogg Company


## NEWS BREAKS: international

## SLIC IC PROVIDES TYPICAL LONGITUDINAL BALANCE OF 60 dB

The SL373 telephone subscriber-line interface circuit (SLIC) IC from Plessey Semiconductors (Swindon, UK, TLX 449637 ; in the US, Irvine, CA, (714) 472-0303) provides a power feed to the line, controls relays for ring injection and line testing, detects ground-key and off-hook conditions, and performs 2- to 4 -wire conversion. You can program these functions to suit a variety of telephone standards, and you can also program the thresholds of the ring-trip and loop detectors. The device's common-mode rejection allows it to achieve a $60-\mathrm{dB}$ longitudinal balance for the line. Power fed to the line is controlled by an on-chip switch-mode regulator that limits device dissipation to lW-eliminating any requirement for a heat sink. The IC also has a low-power standby mode, and it can supply both the normal and reversed telephone line polarities often required for the transmission of billing information. The SL373 is packaged in a 28-pin ceramic DIP or J-lead surface-mount package. The DIP version sells for $£ 10.93$ (1000).-Peter Harold

## MITI WILL ALLOW AN 80\% INCREASE IN 1M-BIT DYNAMIC RAMs

The Japanese Ministry of International Trade and Industry (MITI) has relaxed certain semiconductor-production limits for the fourth quarter of 198\%. The ministry has raised the production ceiling for 1 M -bit RAMs by $80 \%$, which will permit Japanese semiconductor manufacturers to turn out 21.5 million lM-bit dynamic RAMs in the fourth quarter. At the same time, MITI will allow manufacturers to produce 152 million 256 k -bit dynamic RAMs, which represents a $4.5 \%$ increase in production. MITI projects that Japan will export about 14.7 million of the 1M-bit dynamic RAMs and 89 million of the 256 k -bit units. US computer firms are expected to buy $70 \%$ of the exported LM -bit parts.-Joanne Clay

## 256k-BIT ECL RAM OFFERS 15-NSEC ACCESS TIME

Hitachi has produced an ECL RAM that offers a 15 -nsec access time. The CMOS-bipolar device consumes 400 mW . Its I/O circuits and sensor amplifier are implemented in bipolar technology, and its memory cell in high-resistance, polysilicon-load, 4-transistor NMOS technology. The decoder is implemented in CMOS-bipolar circuitry. Samples will be available in March 1988; they’ll sell for $¥ 24,000$ (or $\$ 165.50$ ) each.—Joanne Clay

## SEMICONDUCTOR DISKS HAVE <1-MSEC ACCESS TIMES

Designed for use with Hewlett-Packard's minicomputers, these three semiconductor disks from disk-drive maker ISA (Tokyo, Japan) offer <l-msec access times and come in $32 \mathrm{M}-$, 64 M -, and 128 M -byte versions. The disks specifically target the HP computers used on US military ships and aircraft. The company's US distributor, IEM, will market the parts in the US. The disks cost from $\$ 24,966$ to $\$ 67,310$.-Joanne Clay

## The New 4180 Plug-In

## Speed Triais.



- Multi-channel: two or four channel configurations.
- Unmatched single-shot capabilities.
- High speed, 200 MHz digitizing.
- 100 MHz analog input bandwidth.
- Real-time math functions.
- For your Free Speed

Trial call: 800-356-3090 or 608-273-5008

## Nicolet Digital Oscilloscopes

Speed. Using the latest designs in ADC technology, your input signal can be digitized at speeds up to 200 MHz ( 5 ns per data point) and saved for analysis. The wide band input amplifiers allow signals up to the 100 MHz Nyquist limit to be input without distortion. Sophisticated trigger setup displays allow you to accurately set the level, sensitivity, and slope to make one-shot transients easy to catch; eliminating the usual hit or miss guesswork. For multi-channel applications two 4180's can operate together in one mainframe producing a four channel scope with no degradation in speed or performance.

Real-Time Math. In addition to the extensive post-processing capabilities in the mainframe, the 4180 has several useful routines which present computed results as live, real-time displays: $F F T$, MAX/MIN, $A+B, A-B, A \times B, A / B$, and AVERAGING.


Nicolet
INSTRUMENTS OF DISCOVERY

# RF 

## $3 \mathrm{KHz}-800 \mathrm{MHz}$

over 50 off-the-shelf models from ${ }^{\$ 295}$

Choose impedance ratios from $1: 1$ up to $36: 1$, connector or pin versions (plastic or metal case built to meet MIL-T-21038 and MIL-T-55631 requirements*). Fast risetime and low droop for pulse applications; up to 1000 M ohms (insulation resistance) and up to 1000 V (dielectric withstanding voltage). Available for immediate delivery with one-year guarantee.

Call or write for 64-page catalog or see our catalog in EBG, EEM, Gold Book or Microwaves Directory. *units are not QPL listed

finding new ways
setting higher standards

Domestic and international Telexes: 6852844 or 620156

## Mega Drams. Mega options.



Manibion

9542556
772010
976.751 1045
aybis
osilood- 10


## Fast access from OKI: CMOS 1 Meg DRAMs in great working shape.

## Maintaining a leading edge in CMOS technology and packaging, OKI meets your fast DRAM specs with unique flexibility.

Anyway you look at it, OKI's fast-track CMOS knowhow has got the one megabit DRAM shaped up to go. Now. No matter how demanding your parameters may be in performance or packaging, it's easy to work it out with OKI.

Need super high speeds? Tell us to jump, and all we ask is "how fast?"' OKI is shipping megabit Dynamic RAMs stripped down to 85ns. (With 80ns on the way....and 60ns not far behind!)

Organization options? OKI offers both $1 \mathrm{Meg} \times 1$ and $256 \mathrm{~K} \times 4$ single-chip DRAMs. Both from the same die. To cut qualification time and expense, we built a bonding option into our basic chip design. Qualify one die, and you've got every OKI option covered!


Need a tidier single chip than the DIP? Ask us about the new SOJ package that provides the megabit DRAM in J-lead surface mount. Or, get still more compactness with the OKI ZIP package's very narrow profile.

Also turning space problems on end: OKI's SIMM packages load 9 to 18 megabits onto a single easy-to-use module. An instant surface mount capa-
 bility that packs up to 18 million bits into half the conventional space. And OKI's highly-automated production capabilities will be consolidating DRAMs in a TAB package too.

## Mega DRAMs. <br> Mega CMOS options.

OKI wouldn't have it any other way. Why should you?

Want more space-saving package solutions? OKI maintains a high profile in low profile memories - a complete range of package options to handle just about any real estate problem. Today and tomorrow. OKI package enhancements have been developed to carry you through upcoming DRAM generations: from l-megabit to the 4- and even 16-megabit memories.

## Get a Byte of DRAM for only \$186.00!



Limited Time Offer: To help you work up your DRAM specs, OKI offers you a BYTE with parity of $1 \mathrm{Meg} \times 1$ CMOS DRAMs (9 plastic DIPs, fast page mode, $120 n s$ ) for only $\$ 186.00$ per Byte Kit. Byte of 1 Megabit CMOS DRAMs Price per Kit is $\$ 186.00$, plus $\$ 3.00$ for shipping/handling: $\$ 189.00$ Total/Kit, sales tax included. Offer limited to 3 Kits per customer. Check or money order for \$ enclosed. (Sorry, no company purchase orders please.)

## Send complete data on OKI Megabit

 DRAMs.Name/Title

| Company |  |
| :---: | :---: |
| Address |  |
| City | Zip |

Return to: Customer Service, OKI Semiconductor, 650 N. Mary Ave., Sunnyvale, CA 94086. (408) 720-1900.


## You wouldn't do this with your AnalogVLSI devices.

You'll have to if you go to most ATE companies for a solution to today's sophisticated "system silicon" testing problems. Because all you'll get is a makeshift tester. And that means resigning yourself to man-months of custom hardware work integrating analog and digital instrumentation. And putting up with the long hours of low-level software development that go with custom solutions. Worse, you can expect these delays to cut your chances of getting your product to market on time.

Teradyne now has a simple answer to this complex testing problem. The A500 Analog VLSI Test System. It's the first of a new generation of systems specifically for AVLSI "system silicon" devices. A test system that can help you cut critical product development time by months or even years.

## One Test System, Once and for All

With AVLSI devices you won't get fast design feedback, unless you test individual components-the
"building blocks" of system silicon. And you won't comply with customer and industry requirements if you don't do complete "system" functional testing. With conventional test systems it means two of everything. Two testers, two test programs, two insertions, two data bases. And more than twice the time to get to market.

The A500 allows you to do it all with one system. So there's only one system to program. One insertion to make for both component and functional testing. And only one data base to work with. Which means significantly less time to market.

## Vector Bus II": the Great Integrator

The heart of the A500 is Teradyne's unique Vector Bus II architecture. It integrates analog and digital VLSI test capability at the system level. Which means you won't have to build special applications hardware for every new device you design. Vector Bus II eliminates that costly custom-work bottleneck


## Why accept it in an AnalogVLSI Test System?

with such features as TimeMaster ${ }^{\text {rw }}$ Synchronization, Mixed-Signal Event Control, and MultiSource Data Mixing.
A Picture's Worth a Thousand Keystrokes
The A500 also revolutionizes program development. Our IMAGE ${ }^{\text {m }}$ (Interactive Menu-Assisted Graphics Environment) software gives you graphics programming as powerful as device designers' CAD/CAE tools. Using a mouse to control multiple windows, pop-up menus and software "power tools," you move ideas rapidly from mind to screen. And much faster to market.

Teradyne's new A500 is the only test system with the features you need to win the race for Analog VLSI market opportunities. To find out more, call Beth Sulak at (617) 482-2700, ext. 2746. Or call your nearest Teradyne sales office or write: Teradyne, Inc., 321 Harrison Avenue, Boston, MA 02118.


## SIGNALS \& NOISE

## Hardware/software for Macintosh deserves mention

I found your report on PC-based GPIB control and data-acquisition products (EDN, August 6, pg 94) very informative. However, I would like to suggest a future improvement for articles of this type.
Mainly because of its innovative user interface, the Apple Macintosh is currently finding its way into more and more corporate and engineering assignments. In many categories, the best software available runs on the Macintosh, and the open-architecture Macintosh SE and Macintosh II allow much more flexibility in hardware interfacing than do earlier models.
Your GPIB article included information on software and hardware only for IBM PCs and compatibles. Not mentioned were three similar products for the Macintosh: Reed College's Benchtop Instrument,


AND AFTER YOUR APPOINTMENT WITH BELL MANUFACTURING, MAKE A SALES CALL AT SMEDLY PRODUCTS AT 3:20 AND AT CALDWELL CORP. AT 4."

GW Instrument's MacAdios, and National Instrument's Labview. A review of Labview appeared in the May 1987 issue of MacWorld magazine. The program has an impressive graphical interface that does not require programming experi-
ence, yet it's also very powerfulit's able to control almost any IEEE-488- or RS-232C-based equipment.

In the future, please include the Macintosh in your reports on micro-computer-based software and hardware.
John Bartleson
Spokane, WA

## Design Idea author swamped by EPROMs

In order to operate, the circuit in the Design Idea "Talking meter gives dc-voltage readings" (EDN, August 6, 1987, pg 224) requires some tedious programming of an EPROM. The author, Ricardo Jime-nez-G, had graciously offered to send readers a photocopy of the data program or to return a programmed EPROM to anyone who sent him a blank device.

# Multibus"I \& 68020: A New Standard of Power 

Heurikon introduces the most powerful 32-bit single board microcomputer for Multibus I.

The HK68/M1 20 features include:

- Up to 25 MHz Motorola 68020 Up to 4MB on-board DRAM with parity $=256 \mathrm{~K}$ EPROM Optional 68851 PMMU = Full SCSI interface $=16$-bit iSBX ${ }^{\text {m }}$ connector ${ }^{\text {iLBX }}{ }^{\text {TM }}$ memory expansion bus = Two serial ports = Optional
68881 floating point
coprocessor - Mailbox interrupt support $\mathrm{UNIX}^{\text {M }}$ and realtime support.


## SENSING YOUR NEEDS.



## CDP 1 Do it magnetically. Or do it optically. Either way, Sprague, the pioneer in the development of SMART SENSOR ${ }^{\text {TM }}$ technology, makes sense. With built-in functions A T T B such as hysteresis and temperature compensation, integrated circuits are better and more cost effective than discrete components. Doing it magnetically, Sprague Hall Effect WHICH-SWITCH sensors simplify switching by detecting motion, position or change in the field strength of an electromagnet or

As of October 5, Mr Jimenez-G has received more than 50 requests and 25 blank EPROMs. What's more, his EPROM programmer has broken down. Therefore, he is withdrawing the programming offer but will continue to send a photocopy of the program to any interested reader who requests one. (Include a selfaddressed envelope with two $\$ 0.22$ stamps.) His address is: Ricardo Ji-menez-G, 96 Carmen Rivera Ave, Mexicali, Baja California, 21280 Mexico.

## Emulators available

EDN's July 23 report on 16 - and 32 -bit emulators (pg 252) failed to mention our products. We offer emulators for both the 8088 and the 8086. The Icebox includes 64 k bytes of overlay RAM and 65,536 fullspeed hardware breakpoints, and sells for $\$ 1395$. An optional hardware performance analyzer is avail-
able. Our emulators come with a money-back guarantee.
Tony Skiados
Director of Marketing
Softaid Inc
Columbia, MD

## DoD-STD-2167

## document generator

We read with interest the article "CASE tool kits tailor DoD-STD2167 requirements for software documentation" (EDN, August 20, pg 81). We were dismayed to see that ModaLogic's Necessity tool set was not included in the article.

Necessity is a true DoD-STD2167 tool set that produces accurate DoD-STD-2167 documents in the formats required by the appropriate Data Item Descriptors (DID). The Necessity tool set uses a menu format to solicit information from the system analyst or designer. The user needs to make only the minimal
number of keystrokes to create a document. The output of Necessity is a finished document ready for review. Necessity is not an aid to the DoD-STD-2167 effort; it is a fully automated document generator.

By using the Necessity tool set, we have been able to provide DoD-STD-2167 documentation for commercial and industrial projects that don't contractually require the standard.
A J Horning
Chief Engineer ModaLogic Inc
Richfield, OH

## WRITE IN

Send you letters to the Signals and Noise Editor, 275 Washington St, Newton, MA 02158. We welcome all comments, pro or con. All letters must be signed, but we will withhold your name upon request. We reserve the right to edit letters for space and clarity.


## IME Brs Compatible MIL-SID-17EOA Singla Board Gomputars



## Available Now .. .

 And Only TASCO Has Them!!TASCO has complemented its unique line of MIL-STD-1750A In-Circuit Emulators with a low cost line of off-the-shelf VME bus compatible single board computers.
The line includes computers based on the

- MDC281 CPU

TVME/1750AD SBC

- PACE1750A CPU
- F9450 CPU

TVME/1750ASP SBC
TVME/1750ASF SBC

Support tools include TASCO's emulators, Hewlett-Packard's HP 64000 and others.
For additional information, please contact M. Blasberg.


2121 WEST CRESCENT AVE. ANAHEIM, CA 92801
(714) 635-0550

## ALOTOF PEOPLE THNKWE ONTHANDLE GIANTPROJECTS.



The entive state of New Jersey on a chip.


It's no wonder people expect big things from LSI Logic.

We're the largest HCMOS ASIC company there is.

But that doesn't mean you have to be the largest in your field
to come to us.

You just need to be doing ASIC. No matter if it's a few hundred gates or a complete system on a chip. Or even a multi-ASIC system.

It's plain and simple, really: We understand your ASIC might not need 100,000 gates today. But it's good to know it's here when you need it.
To simplify your ASIC design task, we have the largest library available of
SSI and MSI building blocks. And more we have the largest library available of
SSI and MSI building blocks. And more than 400 industry-standard LSI and VLSI building blocks for Channeled and Channel-Free ${ }^{\text {m Arrays, and Cell- }}$ Based designs.

So whether you need an array or cellbased product, you're covered.

If you change methodologies, you don't have to re-design or change vendors. Or worse, change design tools. Simply,


LSI Logic's family of products covers the entire ASIC spectrum.
our design tools support both.

There's something else you won't get anywhere else. Our turnaround for prototypes. It's only two to three weeks for arrays and five to six weeks for cell-based prototypes. All fully tested and guaranteed to work to your specifications.

If you need your arrays even sooner, we can deliver fully tested prototypes in just seven
days. And when cost is an issue, we have a whole range of cost-effective solutions, too.

So don't worry about how big or small your ASIC need is. We're the right size for you.


Saying our new Modular Design Environment (MDE) ${ }^{m}$ is the most advanced ASIC design software anywhere isn't small talk.

Using MDE, we've already accurately designed and simulated systems with more than two million gates of logic. And that's just for starters.

Our software easily migrates into the latest technology. So your design will always have the highest performance and densities.

MDE is actually comprised of three modules.

The Logic Integrator ${ }^{\text {m }}$ is an entrylevel module containing the design and simulation tools for building single ASIC chip designs.

The Silicon Integrator module handles the design and simulation of complex ASICs ranging from a few hundred to 100,000 usable gates. Its Silicon Compilers allow you to automatically develop logic and memory. Your compiled designs, of course, all have complete simulation and test vectors.


MDE's interactive graphics deliver fast, flawless design and simulation.

You can also effortlessly convert PALs to arrays with our Logic Synthesizer.

Our System Integrator" module has mixed-mode behavioral and gate-level simulation capabilities. Use it to design your entire system, including multiple ASICs and standard components.

All with surprising ease and economy. So you can "electronically breadboard" your complete system before going to prototype.

And you can design your ASICs on more platforms than anywhere else. Like all the popular workstation and mainframe environments. Or commercial CAE systems through our CAD Connection Program. Or at one of our 24 Design Resource Centers-the world's largest ASIC support network.

MDE is also tightly coupled to our worldwide manufacturing facilities. Which is why LSI Logic delivers working parts $100 \%$ of the time. Guaranteed.

And why you'll see your future a lot sooner with us.

With more than 4,000 working designs under our belt, one clear fact emerges.

Our system works.
That's true whether your needs call for an entry-level gate array or cell-based design. Or for the world's most advanced ASIC-based system.

Whatever direction your designs take, you can always use the same proven software: LSI Logic's MDE.

MDE can be tailored to your specific situation. Just select the appropriate design modules.

We have all the performance you'll need. Such as ECL-like speed in 1 or 1.5micron HCMOS technology with gate delays of 460 picoseconds. And even more coming soon.

We also have more than 230 package options with up to 299 pins. Including a full range of plastic, ceramic pin grid arrays and chip carriers.

Just as important as our high level of technology is our high level of service. Choose as much as you need. You can design at your own workstation. Or at one of our Design Resource Centers. Or we'll do the entire design for you.

What's most important is that our relationship with you works as well as your device.

We see to it that it does.With an iron-clad guarantee that states that your device must operate precisely as simulated.

That's our system.
You can't beat it.


Supercomputer on a board.



Sure, we handle the biggest ASIC projects. But you don't need a big reason to call LSI Logic.

It can be about designing a low complexity part or buying a small quantity of parts.

The important thing is that you call. We're close by. So nothing ever gets lost in transit or translation.

Our unique integrated approach means we're the only ASIC company you should ever need. And our worldwide manufacturing facilities are dedicated to ASIC. Which means you can quickly turn your designs into working parts.

Contact your nearest LSI Logic Design Resource Center or Sales Office. It's a small step that will lead to much bigger things.

## LSI Logic Sales Offices and Design Resource Centers:

Scottsdale, AZ 602-951-4560 Milpitas, CA 408-433-8000 San Jose, CA 408-248-5100 Irvine, CA 714-553-5600 Sherman Oaks, CA 818-906-0333 Denver, CO 303-756-8800 Westport, CT 203-222-9336 Altamonte Springs, FL 305-339-2242 Boca Raton, FL 305-395-6200 Bethesda, MD 301-897-5800 Chicago, IL 312-773-0111 Waltham, MA 617-890-0161 Ann Arbor, MI 313-769-0175 Minneapolis, MN 612-921-8300 Bridgewater, NJ 201-722-7522 Poughkeepsie, NY 914-454-6593

Raleigh, NC 919-783-8833
Beaverton, OR 503-644-6697
Trevose, PA 215-638-3010
Austin, TX 512-343-4513
Dallas, TX 214-788-2966
Bellevue, WA 206-822-4384
Calgary, Alta 403-262-9292
Edmonton, Alta 403-424-8845
Burnaby, BC 604-433-5705
Kanata, Ont 613-592-1263
Toronto, Ont 416-622-0403
Pointe Claire, Quebec 514-694-2417
Paris, France 33-1-46-21-25-25
Israel 972-3-403741
Milan, Italy 39-651575
Ibaragi-ken, Japan 81-298-52-8371
Tokyo, Japan 81-3-589-2711
Osaka, Japan 81-6-947-5281
Seoul, Korea 82-2-785-1693

Bracknell, United Kingdom 44-344-426544
Munich, West Germany 49-89-926903-0
Dusseldorf, West Germany 49-211-5961066
Stuttgart, West Germany 49-711-2262151
Distributors:
Hall-Mark
Hamilton/Avnet
Wyle


THE ASIC SYSTEMS COMPANY

## Philips low profile IR sensors for as little as \$3.50.\$2.75



Now you can design big performance into a very small space with the new Philips ceramic IR sensor from Amperex . . . and do it at a surprisingly low cost.

The most advanced motion sensor available today, the Philips IR sensor is made of our own pyroelectric ceramic material that provides a very high level of sensitivity. It is extremely rugged and insensitive to moisture. And its immunity to common mode signals such as those generated by variations in ambient temperature, background radiation and acoustic noise virtually eliminates false operations.

The low profile and small footprint of this remarkable new sensor enable you to create more compact
equipment designs for remote switching applications such as occupancy monitoring, intrusion alarm, light switching, counting, level monitoring, speed indication and many other safety and security operations.

Whatever your application, when it calls for low cost and big performance in a very small space, design it around Philips/Amperex.

For detailed information and a sample device, write on your company letterhead to Amperex Electronic Corporation, A North American Philips Company, George Washington Highway, Smithfield, RI 02917. Phone (401) 232-0500. TWX: 710-381-8808. In Canada contact Philips Electronics Ltd, ELCOMA Division.

## DICITIZING

$1 \mathbf{1 G H z}$. The 11402 Digitizing Oscilloscope features a full 1 GHz bandwidth right on the probe tip to help you make the most demanding voltage and timing measurements.

2 10-14 BIT VERTICAL/ 10 ps HORIZONTAL RESOLUTION. 10 -bit vertical resolution is averageable to 14 bits Self-calibration decreases error to less than $1 \%$ DC

## 3 AUTOMATIC MEA-

 SUREMENTS. Up to six measurements can be made at the push of a but ton, with results simultaneously displayed and continuously updated4 PUSH-BUTTON
HARD COPY. Plug in a Tek or compatible Epson dot matrix printer using the scopes' standard Centronics port.

## 5 AUTOSET. Push a but-

 ton on the front panel or on the probe to automatically set up the scope based on the signal characteristics of the selected trace.
## 6 TOUCH SCREEN.

Select a trace, a trigger, a measurement or other function by touching the appropriate area of the screen or by selecting from pop-up menus: the closest, most natural link yet between user and scope.

Tektronix introduces the 11000 Series: the new standard in digitizing and analog oscilloscopes.

These new fully programmable scopes display more traces (up to 8) at higher bandwidths (up to 1 GHz ), with greater accuracy (up to 0.6\% vertical), and include more new functions for expediting the capture
and
pro-
cessing of data than can ever be listed here.

Two new digitizing scopes exert the power of three
processors
long records, the most powerful triggering and the highest throughput ever. Use their built-in dual time-


## Motorola announces one of the smallest advances in the history of VME.



## Motorola puts awesome multiprocessing performance on two new single-board computers.

As computer applications get more complex, OEMs are turning more to multiprocessing designs. To handle things like CAD/CAM, robotics, signal processing, simulation and large-scale data acquisition, a single processor simply can't keep up.

Adding several CPUs to a system off-loads the main processor, but what happens to the system bus? It frequently reaches saturation, slowing down the entire system.

Motorola introduces a single chip solution to this problem. The VME Subsystem Bus, a fast, 32-bit secondary bus, has been implemented on a gate array at Motorola.
The end of the multiprocessor traffic jams.

The VSB sub-bus removes traffic from the VMEbus, increasing total system throughput. And by saving space on the VSB-and other components-Motorola has been able to pack an impressive array of multiprocessor functions onto two standard VME boards: the MVME135 and MVME136. These highly integrated microcomputers include all the functions usually required for high-performance multiprocessing. In addition to the VSB, they feature the MC68020 with floating-point coprocessor, both running at either 16.67 or 20.0 MHz .

For virtual memory environments, a demand-paged memory management unit can also be added. Plus 1 Megabyte of shared local dynamic RAM is included-with optional parity-designed to operate with zero wait states.

Included in the $135 / 136$ modules
full-featured VERSAdos ${ }^{\text {m" }}$ operating system, as well as debugging firmware with on-board diagnostics. Then too, you have access to thirdparty software such as OS-9', MTOS,'" PDOS,'" pSOS,', RTUX,' and VRTX.

Add to that Motorola's in-depth technical support. We have more experience in building reliable, high-performance VME system components than any other vendor. Plus a specialized systems and support staff available at over 100 field offices worldwide.

To see how good multiprocessors can come in small packages, call us toll-free today:
1-800-556-1234
Ext. 230 (in California, 1-800-441-2345 Ext. 230). Or write; Motorola Microcomputer Division, 2900 South Diablo Way, Tempe, AZ 85282.

## MVME135/136 Highlights

| Model | Description |
| :--- | :--- |
| MVME135 | VMEbus 32-bit SBC; 16.67-MHz |
|  | MC68020 CPU; MC68881 FPU; |
|  | 1Mb on-board DRAM; up to 512 |
|  | Kb EPROM; two RS-232-C serial |
|  | ports; two 16-bit timers; master/ |
| slave interface; MP control and |  |
|  | status registers; system controller |
| MVME135-1 | Same as MVME135, but with |
|  | 20-MHz MC68020 CPU |
| MVME136 | Same as MVME135, but with |
|  | MC68851 PMMU |

[^0] is a trademark of Industrial Programming Inc. PDOS is a trade mark of Eyring Research Institute, Inc. pSOS is a trademark of Software Components Group. RTUX is a trademark of Emerg Systems. VRTX is a registered trademark of READY SYSTEMS VERSAdos is a registered trademark of Motorola, Inc. UNIX is a registered trademark of AT\&T.


If you're looking for a single or multiphase isolation or autotransformer with reduced size and weight, higher ambient temperature operating capability, as well as improved thermal and electrical efficiency and better regulation... our series of Aluminum Foil Transformers could be the answer. Units are available in 25 Hz to 10 KHz or higher frequencies, rated from 25 VA to 50 KVA, in sealed or open frame versions, for operation from $-50^{\circ} \mathrm{C}$ to $+200^{\circ} \mathrm{C}$ ambient. Get complete information today on this advanced line of transformers. Write or call Electrocube Inc., 1710 So. Del Mar Ave., San Gabriel, CA 91776; (818) 573-3300.

CIRCLE NO 6

## 0170

Sealed Switches

## Dry Desert to Wet World <br> Survival! That's what you can expect <br> action, miniature and subminiature

from OTTO precision snap-action pushbutton switches. Sealed to survive the rigors of industrial, commercial and military applications, these switches are available in momentary and alternate (push-on, push-off)
sizes, choice of front panel appearance and button colors.

Sealed against dirt and water. Electrical ratings from computer level to 10 Am peres. Contact resistance <. 025 ohms.

Troubleshooting MicroprocessorBased Equipment and Digital Devices, Oklahoma City, OK. Micro Systems Institute, 73 Institute Rd, Garnett, KS 66032. (800) 247-5239; in KS, (913) 898-4695. December 1 to 4 .

IEEE International Electron Device Meeting (IEDM), Washington, DC. Courtesy Associates, 655 15th St NW, Suite 300, Washington, DC 20005. (202) 347-5900. December 6 to 9 .

Lasers '87, Lake Tahoe, NV. Society for Optical and Quantum Electronics, Box 245, McLean, VA 22101. (703) 642-5835. December 7 to 11 .

Hands-On Graphics Programming Using GKS/VDI Tools (short course), Los Angeles, CA. Integrated Computer Systems, Box 3614, Culver City, CA 90231. (800) 421-8166; in CA, (213) 417-8888. December 8 to 11 .

Microcomputer Graphics Conference, New York, NY. Expoconsul International, 3 Independence Way, Princeton, NJ 08540. (609) 9879400. December 16 to 18.

Third Annual Battery Conference on Applications and Advances, Long Beach, CA. Cecile Duong, Department of Electrical Engineering, California State University at Long Beach, 1250 Bellflower Blvd, Long Beach, CA 90840. (213) 498-4605. January 12 to 14.

Modern Electronic Packaging (seminar), Orlando, FL. Technology Seminars, Box 487, Lutherville, MD 21093. (301) 269-4102. February 9 to 11 .

Unix Technical Conference, Dallas, TX. Usenix Conference Office, Box 385, Sunset Beach, CA 90742. (213) 592-1381. February 9 to 12.

## MICRO-10GICII: The CAE tool with a 10,000 -gate digital simulatrof for your PC.



Spectrum Software's MICRO-LOGIC II ${ }^{\circledR}$ puts you on top of the most complex logic design problems. With a powerful total capacity of 10,000 gates, MICRO-LOGIC II helps engineers tackle tough design and simulation problems right at their PCs.
MICRO-LOGIC II, which is based on our original MICRO-LOGIC software, is a fieldproven, second-generation program. It has a high-speed event-driven simulator which is significantly faster than the earlier version.


Timing Simulator
The program provides you with a top-notch interactive drawing and analysis environment. You can create logic diagrams of up to 64 pages with ease. The software features a sophisticated schematic editor with pan and zoom capabilities.


Shape Editor
A 200-type library of standard parts is at your fingertips. And for a new high in flexibility, a built-in shape editor lets you create unique or custom shapes.
MICRO-LOGIC II is available for the IBM ${ }^{\circledR}$ PC. It is CGA, EGA, and Hercules ${ }^{\circledR}$ compatible and costs only $\$ 895$ complete. An evaluation version is available for $\$ 100$. Call or write today for our free brochure and demo disk. We'd like to put you in touch with a top digital solution.

[^1]Built-in shape editor
Multiple delay models
Printer and plotter hard copy


Schematic Editor


1021 S. Wolfe Road, Dept. E Sunnyvale, CA 94087
(408) 738-4387

[^2]

## CALENDAR

Compcon Spring (33rd IEEE Computer Society International Conference), San Francisco, CA. Hasan AlKhatib, Dept of EECS, Santa Clara University, Santa Clara, CA 95053. (408) 927-1818. February 29 to March 4.

Modern Electronic Packaging (seminar), Torrance, CA. Technology Seminars, Box 487, Lutherville, MD 21093. (301) 269-4102. March 16 to 18 .

American Power Conference, Chicago, IL. Robert Porter, Chicago Institute of Technology, Chicago, IL 60618. (312) 567-3202. April 18 to 20 .

IEEE Instrumentation/Measurement Technology Conference (IMte/88), San Diego, CA. Bob Myers, IMte, 1700 Westwood Blvd, Los Angeles, CA 90024. (213) 4754571. April 19 to 22.

Modern Electronic Packaging (seminar), Washington, DC. Technology Seminars, Box 487, Lutherville, MD 21093. (301) 269-4102. April 21 to 23.

Pittsburgh Conference on Modeling and Simulation, Pittsburgh, PA. William Vogt or Marlin Mickle, 348 Benedum Engineering Hall, University of Pittsburgh, Pittsburgh, PA 15261. May 5 to 6.

EMC Expo, Washington, DC. Karen Smith, EMC Expo, Box D, Gainesville, VA 22065. (703) 3470030 . May 10 to 12 .

IEEE Custom Integrated Circuits Conference, Rochester, NY. Roberta Kaspar, 20 Ledgewood Dr, Rochester, NY 14615. (716) 8657164. May 16 to 19.

Contact: Western U.S. (408) 738-4266; Eastern U.S. (617) 745-7400; Japan 03-343-4411; England (0734) 788666; West Germany (089) 92692-666.
with a 22-pin ceramic dual in-line package. All are pincompatible for flexible systems.

Reticon's CCD photodiodes are utilized in a wide variety of applications requiring high speed linear array functions, such as optical character recognition, docu-ment-scanning, pattern recognition, and non-contact measurement.

Despite its high performance CCD-capabilities, the $D$ Series is very competitively priced. In volumes of 100, the D Series per unit price is: for 256 elements-\$72; 512 elements - $\$ 112 ; 1024$ elements \$218; and 2048 elements - $\$ 380$.

To learn more how Reticon can meet your vision product component needs, call the Reticon sales office near you.

> Onlyone companyhas the technology, the resources, and the vision to top the 68020.


## Introducing the 68030.

The next generation.
In 1984, we introduced the 68020. Now, three years later, it has the largest installed and broadest application base of any 32 -bit MPU on the market. Having set that standard in the first place, we feel qualified to raise it. Which is why the only microprocessor that really surpasses the 68020 is our second generation 68030 .

## Meet the oh thity!

The ' 030 is twice the microprocessor its predecessor is. It's the first to sport an instruction cache, data cache and MMU on-chip. Combined with a Harvardstyle parallel bus architecture that allows simultaneous, multiple fetches of instructions and data, processor throughput is pushed to unmatched levels.
What can you do with all that performance? Anything you like-from low-cost personal workstations to super-computers-and the 68030 will help you to do it less expensively.
With its burst fill mode for the dual caches, you'll be able to squeeze SRAM performance from low-cost DRAMs. It gives you graphics capability without the need for a graphics co-processor. And there's true objectcode compatibility between the '030 and the '020. All this adds up to economies you can count on.

An architecture you can build on. And count on.

Application software that runs on any 68000 family MPU runs on the 68030. There's also a full array of development tools, and a new 68882 floating point co-processor, with up to $4 x$ the performance of its predecessor. All of which gives your product plans an enormous amount of continuity. And that's not going to change. Since the 68030 supports both MS-DOS ${ }^{\text {"' }}$ and UNIX ${ }^{\oplus}$ V.3, you can have your pick of over $\$ 12$ billion worth of applications - and the broadest possible market.

## With Motorola, you can see forever.

Our plans for the rest of the 68000 family extend well into the future, offering continuing compatibility and leadingedge performance. So you can go with Motorola, not just for what our microprocessors can do now, but what you'll be able to do with them later on.

For more information about the new 68030, call us toll-free at 800-521-6274 or write, Motorola Semiconductor Products, Inc., P.O. Box 20912, Phoenix, AZ 85036.


## Speed Reading.



## Base telephone-access fees on actual use



The Federal Communications Commission (FCC) may make you pay extra for the privilege of using professional and consumer databases, electronic-mail services, computer bulletin boards, and other enhanced services. According to the FCC, people who use enhanced services are getting bargain rates at the expense of regular longdistance telephone customers. When long-distance phone carriers access local phone lines, they must pay local phone companies a fee. Under FCC regulations, enhanced-service providers (ESPs) such as Compuserve, Telenet, and the Source have avoided such fees-at least so far. Now, the FCC says that the ESPs must start paying for access to local phones such as yours and mine.
The enhanced-service providers argue that the FCC's fixed access fee is unfair. Because there are fewer ESP calls than long-distance calls, the cost of a call to a database would increase by as much as $\$ 4.50$ per hour, but long-distance charges would decrease only slightly. Further, the ESPs see the new arrangement as discriminatory. Thousands of corporations and government agencies have interstate networks, and none of them pay extra fees to connect to local phone systems.
It's difficult to find anyone who will benefit from the FCC's proposal to redistribute access charges among long-distance phone carriers and ESPs. In fact, there will be many losers. Because the enhanced-service providers will simply pass their costs through to their users, many students, libraries, and small businesses will balk at paying the higher rates. Thus, the database and data-communications industries may die an early death.
But before you rail at the FCC, remember that the long-distance carriers are in fact subsidizing the data services as well as others. Perhaps giving the new data services a subsidized start was worthwhile, but it's time to wean them from the long-distance subsidies. On the other hand, the FCC's proposal seems to force unreasonable fees on the infant data-service companies and their subscribers. Perhaps there's a compromise position: The FCC could base telephone-access fees on actual equipment use rather than on its availability. Such a scheme requires extra accounting, but it seems to be a fair and realistic way to distribute costs.


# The time and space saving Signetics PLHS501. 



# Our instant gate array blows away your development bottleneck. 

# No ifs, AND/ORs or buts! 



An "instant gate array" with no "gate-a-risk." The high-speed ( $\mathrm{t}_{\mathrm{pD}}=22 \mathrm{~ns}$ ) Signetics PLHS501 Programmable Random Logic unit blows away your gate array development time. And with it your NRE, inventory problems and quality concerns. It's programmable or reprogrammable within hours-not weeks. And delivered on schedule, fully tested.
No interconnect restrictions. The unique single NAND array architecture of the PLHS501 eliminates the design constraints of AND/OR gates by delivering more utilization of on-chip resources. There are no interconnect restrictions because any NAND gate connects with any other NAND gate.


Single-chip space saver. The PLHS501 provides 1300 effective gates-a complete solution on a single 52 -pin PLCC package.
Powerful software support. All Signetics Programmable Macro Logic devices, including the PLHS501, are supported by our powerful AMAZE software that makes complex designs easy by simplifying logic entry, simulation and device programming.
Break your bottleneck. When you want your gate array development time blown away in an instant-call Signetics. (800) 227-1817, ext. 978D. Or mail the coupon below for the PLHS501 Development Kit, including a free sample. We have only one standard-zero defects. And one goalcustomer satisfaction.

## One standard. defects. Signetics <br> a subsidiary of U.S. Philips Corporation



"Our Dracula ${ }^{\text {TM }}$ layout design verification software was developed and based on Digital systems, and for very good reason," states ECAD President Jim Hill. "Our customers in Integrated Circuit design regard Digital's VAX ${ }^{\text {TM }}$ systems as the standard. Recognizing that, we've developed a line of software products that have made us the standard of our industry."

According to Mr. Hill, Digital's unmatched software compatibility offers real benefits in creating customer acceptance. "We know that whatever Digital system the customer has purchased, our software will run on it successfully. That kind of confidence is rare in the IC design industry. And Digital's hardware and


# "ECAD seized an 80\% world market share - the key was writing our design software to the industry standard, Digital." 

software consistency helps us deliver a better product, faster and at a lower cost."
"We're aggressively pursuing a worldwide market," Mr. Hill adds. "And Digital has the worldwide presence to help us sell each market with strong local support. Our software and Digital's systems sell each other. ECAD and Digital have evolved a strategic partnership, one that gives us a proven competitive advantage in the marketplace."

To get your competitive advantage now, write to: Digital Equipment Corporation, 200 Baker Avenue, West Concord, MA 01742 . Or call your local Digital sales office.

# Our customers don't bother testing our products anymore. 

## They don't have to.

ITT Cannon's track record for near zero defects has been so consistent that our connectors go directly onto many of our customers' assembly lines without costly testing or handling.

At Cannon, we build quality standards right into our manufacturing process so performance is assured each step of the way. Not just at the end of the assembly line.

On top of that, our state-of-the-art Materials and Processing Lab is constantly inventing and testing new compounds to create even more reliable interconnects.

With greater efficiency and higher standards prerequisite, you can expect reduced lead times, lower inspection costs and fewer customer returns with Cannon products.

Quality assurance. Part of the new story at Cannon.

Talk to us.

Worldwide Headquarters
10550 Talbert Ave.
Fountain Valley, CA 92708
Or call (714) 964-7400

## TECHNOLOGY UPDATE

# Motor-control ICs extend performance levels of stepper and brushless dc motors 

Dave Pryce, Associate Editor

Stepper motors and brushless dc motors find use in applications ranging from copiers and robotics to computer peripherals-especially computer peripherals, where disk drives, tape drives, and printers account for the lion's share of the total volume. Such applications demand monolithic ICs dedicated to the task of providing speed and position control.

This demand is sure to continue. Both floppy- and Winchester-disk drives depend on brushless de motors for spindle-speed control and stepper motors for read/write head positioning. A printer requires one stepper motor for each function, so even a printer with only three functions (ribbon feed, paper feed, and carriage drive, for example) requires three motors.

One of the most successful of the stepper-motor control and driver circuits is the PBL3717, which has found wide acceptance in disk-drive and printer applications, and which Rifa introduced in 1982. The original PBL3717 (and its upgrades and derivatives) drives a bipolar constant current through one winding of a 2-phase stepper motor (Fig 1). Each motor requires two devices.

The original 3717 's drive-current rating is 0.8 A continuous, 1.0 A peak. Upgraded versions are available that can handle as much as 1.2A, including Rifa's PBL3717/2, Cherry Semiconductor's CS3717A, Unitrode's UC3717A, and SGS's PBL3717A. All of these derivatives come in 16 -pin power DIPs. Thom-son-Mostek sells a similar device enclosed in a power package that is capable of supplying a maximum drive current of 1.5 A . (The device is


Monolithic motor-control ICs provide precise speed control for brushless dc motors. The Unitrode UC3634, for example, controls the 2-phase motor that governs the spindle speed of this Winchester disk drive.
also available in a DIP.) All of these ICs sell in the $\$ 1.80$ to $\$ 2.10$ range (1000).

Recently, Rifa introduced the PBL3770A, a 1.5A continuous ( 1.8 A peak) high-performance version that sells for $\$ 3.87(1000)$. This circuit requires external-protection diodes; the other devices include them on chip. Apart from this difference, however, they all have identical architectures and pin connections.
The 3717-type devices use switch-
mode regulation to achieve current control and use the input logic terminals to provide a preset function that differentiates between three current levels. The phase input determines the direction of the current in the motor winding. A Schmitt trigger at the phase-input pin provides noise immunity, and a delay circuit minimizes the risk of cross conduction in the output stage during a phase shift.
A current-sensor circuit contains

# E-R-X Emulators from ZAX: FOUR reasons why THREE letters make remarkable sense 



ZAX ERX-series Emulators for Z80, 6301/3, 64180, 68000/10, 80186/188, 80286/287, V40/V50,

ONE: Connectivity. While it may be the latest buzzword in system integration, what it means for you is the ability to economically and efficiently utilize your existing personal computer (AT-class) as both a host coding station and emulation manager. This consolidated approach to system control not only eliminates the confusion of working in two different development environments, it places everything in a localized area where you normally work - the console screen. And by using a standardized mnemonic command format, you don't need to learn emulator-talk as a second language.

- TWO: Added Commands. ERX emulators feature over 80 debugger commands, including several high-level language debug commands, to supervise your most demanding projects. Besides 256,000 breakpoints (defined by your attributes: symbol name, address, data value, memory type, etc.), there are also commands to simulate a subroutine, perform timing analysis, evaluate the completeness of program execution, and monitor program flow during emulation. And just like our ICD-series emulators, ERX emulators contain a deep real-time trace buffer and abundant emulation memory.
- THREE: Module Design. Two interface cards (dependent on processor bit size) mean you've already purchased half of your next emulator when you obtain your first ERX emulation system. After installing the interface cards in your computer, you need only purchase a different emulation pod to match your new processor. This common-component design not only eliminates hardware redundancy, but keeps expansion costs down.
- FOUR: Space-saving Size. By sharing components and circuitry in your computer, ERX emulators remain among the lightest and most compact designs in the industry. In fact, ERX emulators are typically $15 \%$ lighter and up to $40 \%$ smaller than comparable units, making them ideal for on-site testing. And their modular construction allows them to conveniently interface to both detached and pre-constructed target systems alike.

ZAX ERX-series Emulation Systems. Remember, for all your development needs, it's as easy as One, Two, Three...Four!

## TECHNOLOGY UPDATE

a reference-voltage divider and three comparators for measuring each of the selectable current levels. The circuit senses the motor current as the voltage drop that occurs across the current-sensing resistor $\mathrm{R}_{\mathrm{S}}$ and compares it with one of the voltage references from the divider. When these voltages are equal, the comparator triggers the singlepulse generator, which switches off the power feeding to the motor winding. The output stage contains four Darlington transistors and four diodes in an H -bridge configuration that drives the motor winding.

For circuits like the PBL3770A that don't include on-chip protection diodes, you can use auxiliary ICs to perform this function. The CS-299D from Cherry (Fig 2) and the UC3610 from Unitrode are two such devices. The devices are identical: Both contain eight Schottky diodes in a dual-bridge arrangement that can handle the protection requirements of two PBL3770As. (You can also use the CS-299D and the UC3610 for other driver circuits such as SGS's L298, which requires external diodes and which is also shown in Fig 2.)

## Extra ICs take up less space

The CS-299D and the UC3610 are enclosed in 8-pin plastic DIPs and are relatively low in cost. They actually cost about the same as would eight diodes but, because the diodes are included in the ICs' packages, you save space. The CS-299D sells for $\$ 1.07$ (1000).

The 3717-type devices have proved very successful for the applications for which they were originally intended. Nonetheless, higherdensity hard-disk drives and wafer-handling and robotics applications need higher step resolution than is possible with standard stepper motors using full- or half-step modes of operation. Recent offerings from Rifa and SGS can optimize the microstepping performance of many standard stepper motors, thus allowing the use of small 2 -phase


Fig 1-To provide bipolar drive for a 2-phase stepper motor, you need two Rifa PBLs717 control and driver circuits.
stepper motors in applications where precise positioning and smooth operation are required.

Rifa's 2-chip set, consisting of the PBL3771 and the PBM3960, is intended for precision microstepping systems. The PBL3771 is a con-stant-current, switch-mode (chop-
per) dual driver for bipolar stepper motors. It is similar to two PBL3717s but has a current capability of only 600 mA per phase. The PBM3960 contains a dual 7-bit D/A converter that provides most of the intelligence and an easy interface to such microprocessors as the Motoro-


Fig 2-For circuits without driver clamp diodes, you can use auxiliary ICs like the CS-299D from Cherry. Here the CS-299D is shown with SGS's L298 driver, but it is also suitable for types like Rifa's PBL3770A.

## TECHNOLOGY UPDATE

la 6808, 6809, and the Intel 8085. Fig 3 shows the interconnections between the PBL3771 and the PBM3960.

## Dual driver for microstepping

In contrast to the PBL3717's single channel, each of the PBL3771's channels has added features to enhance its performance in microstepping applications. Its CD input terminals, for example, select either a fast or slow current-decay rate during the turn-off portion of the switching cycle. Each rate has its own advantages.

In the slow current-decay mode, only one of the lower transistors in the H bridge is switched on and off while one of the upper transistors is held on. During turn off, the current recirculates through one of the upper transistors (depending on the current direction) and the corresponding free-wheeling diode connected to $\mathrm{V}_{\text {мм }}$.

In the fast current-decay mode, the circuit switches both the upper
and the lower transistors. During the off time, the supply opposes the free-wheeling current, causing a rapid discharge of the energy in the motor winding. Fast current-decay rates may be necessary in half-step and microstepping applications to facilitate rapid changes in motor current. A slow current-decay rate, however, produces less ripple and minimizes core losses and switching noise.

The PBM3960 generates a maximum of 128 voltage levels plus a sign bit that controls the current level and polarity in the windings of a 2-phase stepper motor via the PBL3771. Two 3-bit registers preset a voltage level that automatically selects a slow or fast current-decay rate, thus relieving the $\mu \mathrm{P}$ of this task. This feature is especially useful in high-speed microstepping systems. The PBL3771 costs \$4.64; the PBM3960 sells for $\$ 3.97$ (1000). Both devices are housed in 22 -pin power DIPs.

Two ICs from SGS, the L6217 and

L6217A, are each functionally similar to the Rifa 2-chip set and are designed for full-step, half-step, or microstepping applications. Each circuit is capable of driving both phases of a bipolar stepper motor with pulse-width modulation (PWM) control of the phase current ( 400 mA per phase).

The devices are identical except for different built-in D/A converters. The L6217 has a 6 -bit converter; the L6217A has a 7 -bit one. Obviously, the one you choose depends on the resolution required for your particular application. The D/A converter programs the output current of each phase. Latching the D/A converter inputs and the phase inputs that select the direction of current flow minimizes the interface requirements to an external memory bus or a microcontroller.

The devices' power section is similar to other dual H-bridge drivers and includes internal clamp diodes for current recirculation. To maintain the degree of accuracy required


Fig 3-This 2-chip set from Rifa provides the resolution necessary for microstepping applications. The PBL3771 provides 600 mA of drive for each phase of a 2-phase bipolar stepper motor. The PBM3960 provides most of the intelligence and a $\mu P$ interface.

## Whodrives Power Mosiets faster, at lower power, for less? The General does.



Silicon General's new line of dual high speed drivers do the job of driving power MOSFETS better than anything else on the market today.

Against 3 out of 4 competitors, the new SG1626/ SG3626 operates 1.5 to 3 times faster.

Versus the long time industry standard, the SG1626/SG3626 dissipates only half the power at similar switching times.

Compared to another competitor, the SG1626 is 50 percent faster on 2 critical parameters, TPLH (turn-on-delay) and TTHL (turn-off fall time).

Our prices are low. It's more than a tad unlikely anyone will beat them.

Ideal for switching power supplies and motor control.
The SG1626/SG3626 is a dual inverting driver ideally suited to drive power MOSFETs and other applications calling for the conversion of digital input signals to high speed outputs to drive large capacitive loads. A non-inverting version, the SG1625/3625, is also available.

These devices use high voltage schottky logic to convert TTL signals to high speed outputs up to 18 volts. Totem pole outputs have 3.0 amperes peak current capability so they can drive 2500 picofarad loads in less than 40 nanoseconds.
Pin for pin compatible.
The SG1626 is pin for pin compatible with National's DS0026, Motorola's MMH0026, Teledyne's TSC426 and Intersil's ICL7667.
Call us for samples and data.
Several packages are available including 8 pin plastic, cerdip, ceramic, TO-99, TO-66 and 16 pin batwing. Best temperature range is $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. Other parts operate from $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

To arrange shipment of sample quantities and/or receive full technical information, please address Silicon General, Inc., Semiconductor Group, 11861 Western Avenue, Garden Grove, California 92641. Telephone (714) 898-8121. TWX: 910-596-1804. FAX (714) 893-2570.
for microstepping, the circuit internally senses and compares the motor current to the output of the D/A converter. A monostable multivibrator, programmed via an RC network, sets the motor current decay time.

## Package offers advantage

One practical advantage of the L6217 and L6217A devices involves their packaging. Both come in 44 -pin plastic LCCs suitable for surface mounting. The 11 pins on one side of the package connect internally to ground to aid in heat sinking. The L6217 costs $\$ 4.25$, and the L6217A costs $\$ 4.75$ (1000).

All of the stepper-motor control circuits discussed thus far work with bipolar-wound motors in which the stator flux is reversed by reversing the current in the windings. Bipolar motors use only one winding per phase, but require a pushpull drive that uses four transistors for each winding. Careful circuit design is necessary to ensure that the series transistors don't come on at the same time and short the power supply. When properly operated, a bipolar-wound motor gives optimum results at low to medium step rates.

A unipolar-wound motor has two coils per winding. The stator flux is reversed by energizing one coil or the other. Because it uses only two transistors per winding, such a winding simplifies drive circuitry and eliminates the critical-timing problem during switching. However, because of the extra coils, the wire diameter must be smaller (for the same number of turns), which results in an increase in winding resistance. Thus, a unipolar motor typically has $30 \%$ less torque at low step rates. At high step rates, however, the torque output of bipolar and unipolar motors is nearly equal.

## Unipolar drivers are improved

A recently introduced translator and driver circuit from Sprague Electric's semiconductor group is
specifically designed for 4-phase unipolar stepper motors. The UCN5804B (Fig 4) combines low-power CMOS with high-current (1.25A) and high-voltage (35V) bipolar output stages. The CMOS logic section provides the sequencing logic, direction control, output-enable control, and power-on reset function. The UCN5804B sells for $\$ 2.65$ (100) and comes in a 16 -pin power DIP. It is a direct replacement for Sprague's earlier $I^{2} L$ versions, the UCN4204B and the UCN-4205B-2.

Three user-selectable drive formats provide versatility. The 1 phase (wave-drive) mode energizes one phase at a time for reduced power consumption and greatest positional accuracy. The 2-phase mode energizes two adjacent phases simultaneously to provide the highest detent-torque and immunity to motor resonance. The half-step mode alternates between the 1 - and 2 -phase modes to provide an 8 -step drive sequence.

## When it comes to speed control

Whereas stepper motors have established a niche in position-control applications, brushless de motors largely dominate speed-control applications, particularly in disk drives where reduced space mandates the smallest possible spindle
motor. In its basic form, a motorcontrol IC must detect and decode rotor position, usually through Hall cells, and provide a correctly phased drive for the motor windings. It also has to have some means of regulating the motor drive to control the speed. Other important system functions include current sensing, overcurrent protection, and start/ stop and forward/reverse operation.

To accomplish speed control in a brushless dc motor, the IC must control the current in the motor winding. You should be aware that achieving speed control by varying the de voltage to the motor (chopping the de supply) or by pulsewidth modulation of the drive transistors can produce current spikes, which may cause noise problems in certain applications. In many of today's compact disk-drive systems, for example, such current spikes can show up as additional bits of recorded information because of the magnetic disk's proximity to the motor.

The LM621 from National Semiconductor performs the necessary phasing of the drive signals and supports $30^{\circ}$ and $60^{\circ}$ shaft-position sensor placement for $3-$ phase motors and $90^{\circ}$ placement for 4-phase motors. It can directly drive the power-switching devices (either bi-


Fig 4-This translator/driver IC, available from Sprague, works with unipolar stepper motors. The UCN-5804B supplies a drive current of 1.25A max.

## POWER MANAGEMENT.



4SS-5107R3 counts, improved reliability and cost economy. This ever-expanding line includes high$D \cap \square \square \square \square 丁 T$ voltage (to 200 V ) or high-current (to 5 A ) peripheral power ICs, motor/relay/solenoid drivers, LED/incandescent/VF/PGD display drivers, (to 20 W ) and power operational amplifiers (to 3.5 A).

Sprague Electric Company, Semiconductor Group, Worcester, MA. For applications assistance, call 800/247-2077 (in Mass., 800/247-2076). For additional information, write for Brochures WR-189, WR-202, WR-203, and WR-207 to Technical Literature Service, Sprague Electric Co., P.O. Box 9102, Mansfield, MA 02048-9102. CIRCLE NO 57
polar or MOSFET) that drive the motor. In addition, the IC provides either bipolar drive to delta- or Ywound motors or unipolar drive to center-tapped Y-wound motors.
To eliminate current spikes in the power-switching circuitry, the LM621 includes an adjustable deadtime circuit. The IC operates from a 5 V supply, but its output circuit can accommodate voltage swings to 40 V from the motor's supply source. It comes in an 18-pin DIP and costs $\$ 2.15$ (1000).

Another circuit that provides control and drive for 3 - and 4 -phase brushless motors is the $\$ 4.90$ (100) MC33034 from Motorola (Ref 1). The circuit provides a rotor-position decoder for commutation sequencing, a temperature-compensated reference that can supply power to the sensor, a frequency-programmable sawtooth oscillator, an accessible error amplifier, and a PWM comparator. It also has three opencollector top drivers and three highcurrent totem-pole bottom drivers, which are suitable for driving power MOSFETs.

Silicon Systems offers three single ICs for speed control of brushless de motors for driving the spindle of Winchester-disk drives. The SSI-590 works with 2-phase motors, and the SSI-591 and SSI-593 are intended for 3-phase types; all three cost less than $\$ 3$ each in production volumes.
The SSI-590 (Fig 5) provides all the timing and control functions necessary to start, drive, and brake a 2 -phase, 4 -pole, brushless dc spindle motor. The IC uses two external power transistors, three external resistors, and an external frequency reference. Optimized for a $3600-\mathrm{rpm}$ disk-drive motor with a $2-\mathrm{MHz}$ clock, it directly drives and decodes the Hall sensor in the motor.

Protection features of the SSI-590 include stuck-rotor shutdown, coilovercurrent control, and supplyfault detection. The IC's linear control loop activates the power drivers using pulse-amplitude modulation.


Fig 5-Designed for 2-phase, 4-pole, brushless dc motors, the SSI-590 from Silicon Systems provides all timing and control functions.

A somewhat different control IC for 2-phase brushless de motors is available from Unitrode. The UC3634 is a phase-locked frequency controller and provides precision control of the out-of-phase commutation signals required for driving 2-phase brushless motors (Fig 6). For a complete drive and control system, you need only add an external power-booster stage.

The two commutation outputs are open-collector devices that can sink more than 16 mA to the external booster. A disable-input pin allows you to force both of the commutation outputs to an active-low state. Double-edge logic, following the sense amplifier, doubles the reference frequency at the phase detector by responding to both edges of the input signal at the sense-ampli-


Fig 6-A phase-locked frequency controller, Unitrode's UC3634 needs only an external power-booster stage to provide a complete drive and control system for 2-phase brushless motors.

## Aeroflex announces the new math forMIL-STD-1553 design engineers. In which threegoes into one just on <br> Low power dual redundant transceivers

You are looking at the most powerful, flexible and unique MIL-STD-1553B interface currently available. Bar none.

Now, in one $2 \times 3.1^{\prime \prime}$ pack age, this new ARX 2427 Universal Bus Interface Unit (UBIU) combines all the functions it takes three competitive hybrids to perform. Fact is, of all hybrids today, only the ARX 2427 reduces interface and hardware time to absolute zero.

The powerful ARX 2427 contains a dual port RAM that's double-sided and double-buffered to eliminate contention problems and wait states. Data can be mapped into RAM blocks by subaddress or alternately stacked. Memory is accessed for read and write using address lines and a select line, treated as subsystem memory. The host system is therefore freed from critical


ABMOIEX
MICROELECTRONIGS
timed response to Bus traffic and communication overhead is kept to a bare minimum. The unit also includes extensive error checking, which eliminates handling bad data. Fault monitoring plus many other features make the ARX 2427 clearly the most useful of 1553 interfaces.

So forget complex interconnect schemes. Forget special glue logic circuitry design
for subsystem compatibility. Forget using up valuable PC board real estate. The ARX 2427 is the UBIU to remember when you want to solve your 1553 problems-once-and for all.

For additional information call toll-free: 1-800-THE-1553 or TWX 510-224-6417. Or write Aeroflex Laboratories Inc. Microelectronics Division, 35 South Service Road, Plainview, NY 11803.

## UPDATE

fier input (pin 7). The UC3634 is housed in a 16 -pin DIP and is priced at $\$ 2.10$ (1000).
Integrated Power Semiconductors (IPS) uses linear-drive techniques with its motor-control ICs to reduce the probability of noise problems. Linear-drive techniques are compatible with either voltage- or current-mode control. Voltage-mode control uses the drive transistors as linear voltage regulators to vary the drive to the motor windings. Cur-rent-mode control uses the drive transistors as either linear current regulators or as variable current sources, which allows direct control of motor current. The IP3M05 uses the linear current-mode technique to control the motor current, and it works with 3 -phase brushless motors.
Fig 7 shows one phase of the 3 -phase output drive stage of the IP3M05. The current-source transistor (upper device) is fully on while linear operation of the sink transistor (lower device) controls the current to the motor windings. The output driver stage is rated at 15 V and 2.5 A continuous. A maskprogrammable option with the output driver stage splits the collectors of the source transistors and the cathodes of the clamp diodes from the supply and brings these connections out to a separate pin for exter-


Fig 7-The IP3M05 provides linear current-mode drive for 3-phase brushless motors. This partial schematic of the Integrated Power Semiconductor device shows one phase of the 3-phase, mask-programmable output stage.
nal control purposes.
The device offers other options as well, including an undervoltage lockout feature, open-collector or differential Hall sensor inputs, and stop/start and power-up/down sequences. A variety of power packages are also available. Because many of the IC's functions are optionally metal-mask programmable during fabrication, the IP3M05 provides a great deal of flexibility in adapting to different system-control methods. But, because of its maskprogrammable nature, the IC must be customized according to customer requirements, and IPS only considers large volume orders. In quantities of 50,000 , a unit cost of under $\$ 5$ is typical.

This article covers only a small sample of some of the more significant types of motor-control circuits;
you have a wide variety from which to choose. Most of the manufacturers whose products are discussed here also offer many other types of motor-control or -driver circuits. Many of these vendors can also provide custom designs for applications where size, performance, and economic constraints are paramount.

EDN

## Reference

1. Artusi, Daniel, and Warren Schultz, "Solid-state devices ease task of designing brushless dc motors," EDN, September 3, 1987, pg 227.

## Article Interest Quotient <br> (Circle One)

High 515 Medium 516 Low 517

## For more information . . .

For more information on the motor-control ICs discussed in this article, circle the appropriate numbers on the Information Retrieval Service card or contact the following manufacturers directly.

Cherry Semiconductor Corp
2000 S County Trail
East Greenwich, RI 02818
(401) 885-3600

Circle No 701
Integrated Power Semiconductors
2727 Walsh Ave, Suite 201
Santa Clara, CA 95051
(408) 727-2772

Circle No 702
Motorola Semiconductor Products 3102 N 56th St
Phoenix, AZ 85018
(602) $952-3000$

Circle No 703

National Semiconductor Box 5809
Santa Clara, CA 95052
(408) 721-5000

Circle No 704
Rifa Inc
3255 Scott Blvd, Suite 4D
Santa Clara, CA 95054
(408) 988-3603

Circle No 705
SGS Corp
1000 E Bell Road
Phoenix, AZ 85022
(602) 867-6100

Circle No 706

## Silicon Systems

14351 Myford Rd
Tustin, CA 92860
(714) 731-7110

Circle No 708
Sprague Electric Co
Box 2036
Worcester, MA 01613
(617) 853-5000

Circle No 709

Thomson Components-Mostek Corp
1310 Electronics Dr
Carrollton, TX 75006
(214) 466-6000

Circle No 710
Unitrode Integrated Circuits Corp
7 Continental Blvd
Merrimack, NH 03054
(603) 424-2410

Circle No 711

# AGood Deal. A Good Deal Faster. 



Right now KeyTronic has thousands of top quality 101 keyboards in stock at competitive prices.

Also available is our popular 102 model in ten European languages.

Because we manufacture and stock the 101 and 102 at three different locations around the world, you won't have to wait for delivery. Regardless of your deadline or location.

The 101 and 102 are built to KeyTronic's high standards of quality. Standards that have made Key Tronic the world's leading independent
keyboard manufacturer. Take our 100 million cycle guarantee, for example.

What's more, the keyboards are
switch selectable to work with standard or enhanced PCs, XTs, ATs, as well as most compatibles.

And like all our keyboards, the 101 and 102 have the famous Key Tronic touch that really makes a difference in speed and productivity. Whether you choose the 101 or 102 , orders placed on Monday will be shipped by Friday. So quality worth waiting for
 really requires no waiting at all. For a good deal on a great keyFor a good deal on a great key-
board, call your local KeyTronic representative today. Or call KeyTronic, OEM Sales at (509) 928-8000.

## Key tronic <br> The Responsive Input Company

Our inventorys in stock. Ready for immediate delivery

## When you need more



Create schematics faster with correct-by-construction design and on-line Electrical Rules Cbecking


Begin PCB design with a feasibility check, then rely on a full suite of tools for autoplacement, bigh-completion autorouting, and design rule checking


Logic analyzer type display for interactive digital analysis using HILO-3 ${ }^{\text {® }}$


Power and ground planes are generated automatically

## Think Intergraph.

For more information or a demonstration, call your nearest Intergraph representative. Call toll-free 1-800-826-3515 or (205) 772-2700. Call (31) 2503-66333 in Europe.


Easy-to-use virtual instruments provide a familiar interface for analog analysis using Intergraph's Cspice or ACS


A dedicated package for thick and thin film hybrid design features automatic resistor generation and automatic routing of chip and wire parts and SMDs


Reduce ASIC die size and improve yield with Tangent Systems' timing-driven layout, automatic design for testability, and test pattern generation


64-bit mechanical design packages and electronic publishing software round out a system for total product development

# TEN NEW RS-232 SOLUTIONS. 

## Pick a +5V-powered single-chip transmitter/receiver for your application.

| Typical App. | Part No. | Number <br> XMTRS | Number <br> RCVRS | Shutdown <br> Three-state | On-board <br> Caps. | Number <br> Pins | Price <br> (100up) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital PBX <br> Interface | MAX230 | $\mathbf{5}$ | $\mathbf{0}$ | Yes | No | 20 | $\$ 4.00$ |
| Peripheral <br> Interface | MAX231* $^{\star}$ | $\mathbf{2}$ | $\mathbf{2}$ | No | No | 14 | 2.52 |
| General Purpose <br> Interface | MAX232 | $\mathbf{2}$ | $\mathbf{2}$ | No | No | 16 | 3.60 |
| Gen. Pur. Interface/ <br> Space Saver | MAX233 | $\mathbf{2}$ | $\mathbf{2}$ | No | Yes | 20 | 6.75 |
| $+5 V ~ 1488$ <br> Replacement | MAX234 | $\mathbf{4}$ | $\mathbf{0}$ | No | No | 16 | 3.60 |
| Synchronous <br> Communications | MAX235 | $\mathbf{5}$ | $\mathbf{5}$ | Yes | Yes | 24 | 10.00 |
| Battery Powered <br> Equipment | MAX236 | $\mathbf{4}$ | $\mathbf{3}$ | Yes | No | 24 | 5.00 |
| Modem <br> Interface | MAX237 | $\mathbf{5}$ | $\mathbf{3}$ | No | No | 24 | 5.00 |
| $+5 V 1488 / 1489$ <br> Replacement | MAX238 | $\mathbf{4}$ | $\mathbf{4}$ | No | No | 24 | 5.00 |
| IBM <br> Compatible | MAX239* | $\mathbf{3}$ | $\mathbf{5}$ | Yes | No | 24 | 5.00 |

If you're looking for single-chip +5 V RS-232 transmitters/receivers, you've come to the right place.

Maxim offers you more RS-232 choices than anybody else. Not to mention some very special features. Like low-power shutdown. And space-saving onboard capacitors.

What's more, you get Maxim's renowned quality. Like free 24 -hour $/ 150^{\circ} \mathrm{C}$ burn-in of every part. And a failure rate of seven parts per billion hours of operation (by far the best in the industry).

So now that you've found what you're looking for, simply call your Maxim representative or distributor for samples and data sheets.

Maxim Integrated Products, 510 N. Pastoria Avenue, Sunnyvale, CA 94086, (408) 737-7600.

Distributed by Anthem/Lionex, Bell/Graham, Hall-Mark, and Pioneer. Authorized Maxim Representatives: Alabama, (205) 830-4030; Arizona, (602) 860-2702; California, (408) 727-8753, (619) 278-8021; (714) 739-8891; Colorado, (303) 841-4888, Connecticut, (203) 775-0494; Florida, (305) 365-3283; Georgia, (404) 992-7240; Idaho, (503) 620-1931; Illinois, (312) 956-8240; Indiana, (317) 849-4260; lowa, (319) 377-8275; Kansas, (316) 838-0884; Maryland, (301) 583-1360; Massachusetts, (617) 449-7400; Michigan, (313) 499-0188; Minnesota, (612) 944-8545; Missouri, (314) 291-4777, (816) 356-6340; Montana, (503) 620-1931; New Hampshire, (617) 449-7400; New Jersey, (609) 933-2600; New Mexico, (505) 884-2256; New York, (516) 543-0510, (315) 437-8343; North Carolina, (919) 846-6888; Ohio, (216) 659-9224, (513) 278-0714, (614) 895-1447; Oklahoma, (918) 832-7747; Oregon, (503) 620-1931; South Carolina, (704) 365-0547; Texas, (214) 386-4888, (512) 451-2757, (713) 778-0392; Utah, (801) 266-9939; Virginia, (703) 255-5556; Washington, (206) 453-8881; Wisconsin, (414) 476-2790; Canaḍa, (416) 238-0366, (604) 439-1373, (613) 726-9562, (514) 337-7540.
United Kingdom, Maxim UK Ltd., 0735-75255, Dialogue Distribution, Ltd., 0276-682001, Thame Components, Ltd., 084-421-4561, STC Electronic Services, 02-792-6777. Maxim is a registered trademark of Maxim Integrated Products. ©1987 Maxim Integrated Products.

# Silicon microstructures let manufacturers implement a variety of sensors on chip 

J D Mosley, Regional Editor

Silicon, an element synonymous with low-cost digital electronics, is now the basis for inexpensive, ICsize analog sensors. Manufacturers have been selling silicon pressure sensors since 1985, but in the past six months they've branched out to offer other kinds of sensors that are chemically etched from a silicon substrate. By taking advantage of techniques developed and refined by semiconductor makers over the past two decades, manufacturers of a variety of sensors-such as chemicalsensitive devices, airflow sensors, and thermometers-are mass-producing silicon microstructures that mimic the functions of conventional sensors, yet are inexpensive to the point of being disposable. The bar-gain-basement pricing of these sensors will let you incorporate sensing capabilities in applications that previously wouldn't have justified the added expense.

To the companies that are pioneering the development of these solid-state sensors, silicon micromachining is an art. Although silicon can easily be chemically sculpted with standard semiconductor processes to create cavities, walls, diaphragms, beams, and can-tilevers-it is the degree to which a manufacturer can refine the etching technique that dictates how sensitive and accurate the devices can be, how many functions they can perform, and how many different types of sensors manufacturers can create with the silicon.

Manufacturers use additive processes such as epitaxial growth, doping, thin-film deposition, lamination, and thermal bonding to build up the surface of the silicon wafer,


Silicon-microstructure fabrication combines standard IC-processing steps with chemical etching procedures to form mechanical structures. (Photo courtesy IC Sensors)
forming islands and additional layers where needed. Mechanical grinding, laser cutting, and ultrasonic drilling provide additional methods for creating unique shapes. Two types of chemical etchantsisotropic and anisotropic-cut gently rounded or sharply defined shapes into a silicon crystal (see box, "Fabricating silicon microstructures").

In addition, silicon is a brittle substance: Located directly below carbon in the periodic table, silicon forms a crystalline structure similar to a diamond's. The crystalline orientation is a significant consideration in micromachining, because etchants attack the planes within the crystal at different rates. So, just as a diamond cutter must combine technique with a knowledge of crystals to create the desired facets without pummeling the stone into
dust, a silicon micromachinist must consider a variety of planar orientations and multiple processes to create a sensor composed of fragile structures $1 / 100$ the thickness of a human hair.

Fortunately, silicon is highly resistant to mechanical stress. It exhibits the strength of steel, but presents a higher elastic limit when under compression and tension, and it exhibits no weakening or hysteresis under repeated applications of tension and compression. Manufacturers can create an array of sensors in a single device to give the unit more functions. And because microsensors are carved from silicon, it's a relatively simple matter to add on-chip microprocessors and electronic capabilities for intelligent measurement and control. After all, micromachining and semiconductor fabrication both expose silicon wa-

## Fabricating silicon microstructures

To fabricate silicon microstructures, manufacturers combine standard IC-processing steps with chemical etching procedures to form micromechanical structures. The following list shows the preliminary steps manufacturers take to produce an ICsize silicon sensor.

## Starting material

As in IC processing, the starting material for a silicon sensor is a silicon wafer. For micromechanical devices, the wafer is typically thinner than that used for standard ICs and is polished on both sides.

## Oxidation and photolithography

The oxidation, photolithography, and oxide-etching processes for silicon micromechanical devices are similar to those of standard IC processing. For microstructures, manufacturers often perform these procedures on both sides of the wafer, and they pattern such alternate thin-film materials as nitrides and metals to form conductors or other physical features. The figure below shows a crosssection of a single chip on a silicon wafer.


## Diffusion, epitaxy, and ion implantation

In a conventional IC, dopant regions are defined solely by their electrical characteristics. In microstructures, these regions also provide etch stops (see below). In many etch processes, the etching halts at the P-N junction: This procedure controls dimensions very accurately. The dopant regions are also useful for incorporating circuits on the same mechanical structure and for realizing piezoresistive sensing elements.


## Etching

Etching, or removing silicon chemically, is a key process in fabricating a micromechanical device. In addition to etching the wafer from both sides, manufacturers often use multiple etch steps to realize complex geometries. Single-side undercut etching, for instance, results in suspended microbeam and diving-board-like structures (a, below). Isotropic etchants produce a gently rounded hole (b). Using anisotropic etchants along various planar orienta-
fers to photolithography and photoetching.

Because microsensor manufacturers employ the same batch-fabrication techniques and equipment that IC manufacturers use, start-up costs for many of these microsensor companies have been relatively low. Further, the continuing shakeout in the US semiconductor industry has forced some IC makers to auction state-of-the-art fabrication equipment at a fraction of its market value. A number of microsensor makers have further slashed their start-up costs by purchasing and modifying this used machinery to suit their needs. Ultimately, such savings translate into very inexpensive sensors.

One of the original developers of silicon-sensor technology, IC Sen-
sors, has introduced an accelerometer, a device that monitors acceleration, vibration, and shock. By focusing on low cost, small size, and light weight when designing the Model 3021, the company produced a solid-state $7.9 \times 7.3-\mathrm{mm}$ IC that weighs a fraction of a gram and offers a tenfold price reduction in comparison with a corresponding hand-assembled accelerometer. The IC currently comes mounted in a $1.5-\mathrm{cm}^{2}$ ceramic package; by December you'll be able to order the unmounted IC. Its unique 3-layer silicon structure lets the device act as its own housing. To mount the IC you just glue it down.

The 3021 operates over the range from $\pm 5$ to $\pm 100 \mathrm{G}$ with a $20 \times$ overrange. It requires a supply of 5 V or 1.5 mA and achieves full-scale sen-
sitivities in excess of 50 mV . The sensor has built-in overforce stops and a damping factor of 0.707 to provide critical damping. And unlike piezoelectric devices, the bridge in the 3021 provides true de response. Prices start at $\$ 87$ each in sample quantities; the company expects to sell the parts for less than $\$ 10$ in large quantities.

## Sensors monitor to $300^{\circ} \mathrm{C}$

The KTY line of silicon temperature sensors from Amperex includes models that can monitor heat ranging from 0 to $300^{\circ} \mathrm{C},-55$ to $175^{\circ} \mathrm{C}$, and -55 to $150^{\circ} \mathrm{C}$. Taking advantage of silicon's nearly linear temp-erature-dependent resistivity, these KTY sensors respond in as little as one second. They are accurate to within $0.7 \% /{ }^{\circ} \mathrm{C}$. You can order the

## TECHNOLOGY UPDATE

tions of the crystalline silicon structure produces either a pyramidal hole (c) or perpendicular walls (d).

(b)

(d)


## Lamination

Manufacturers often laminate together multiple micromechanical wafers of silicon or glass to form complex mechanical parts (below). These caps are attached at the wafer level before sawing. They provide protection for small internal moving parts, as well as mechanical stops and additional surfaces for etched features.

(The information on microstructure processing technologies was provided courtesy of IC Sensors.)

KTY sensor with standard tolerances of $\pm 1 \%, \pm 2 \%$, and $\pm 5 \%$.

The KTY sensor itself is a relatively simple device consisting of two resistive silicon devices of opposing polarity, sandwiched between a metalized bottom plane and a phosphor-glass passivating layer. Gold contacts conduct heat to the silicon devices. The $175^{\circ} \mathrm{C}$ and $300^{\circ} \mathrm{C}$ models use a single resistor and don't allow bipolar operation. Instead, when you positively bias the gold contact, you deplete the hole concentration in the upper $\mathrm{N}^{-}$ diffusion layer to boost the temperature response beyond the device's normal $150^{\circ} \mathrm{C}$ limit. Pricing for the KTY series ranges from $\$ 0.45$ to $\$ 0.95(10,000)$.

Another Amperex microsensor is the KMZ10 line of magnetoresistive
devices, which detect variations in magnetic fields. The sensing material is a polycrystalline ferromagnetic alloy called "permalloy." The KMZ10 chip uses four permalloy strips arranged to form the four arms of a Wheatstone bridge. Gold stripes, laid down at $45^{\circ}$ slopes on the permalloy surface in barber-pole fashion, rotate current through the device. This arrangement serves to maintain a linear magnetic field for increased device sensitivity. Capable of sensing both linear- and angu-lar-displacement magnetic-field ranges of $\pm 0.5, \pm 2.0$, and $\pm 7.5$ $\mathrm{kA} / \mathrm{m}$, these components range in price from $\$ 1.25$ to $\$ 1.75(10,000)$.

## Mass-airflow sensors

The latest silicon microsensor from Honeywell's Micro Switch Div


Available in a ceramic package or as a bare IC, IC Sensors' tiny Model 3021 accelerometer offers you a variety of mounting options for less than $\$ 10$ each in OEM quantities.


This die shot of a mass-airflow sensor exemplifies the intricate structures that silicon micromachining can produce. By applying semiconductor mass-production techniques to these micromechanical devices, Honeywell's Micro Switch Div can sell this device at a fraction of the cost of a conventional, handmade sensor.
is a mass-airflow sensor that uses a thin-film, thermally isolated bridge structure. Dual sensing elements flank a central heating element in the bridge and measure the thermal transfer that occurs when air flows across the surface of the sensing elements. The unit specs a response time of under 5 msec for airflow ranging from 0 to 200 standard cubic centimeters per minute ( sccm ). La-ser-trimmed resistors give the devices consistent sensitivity. The parts start at $\$ 26.50$ (5000).

Other devices in the Micro Switch line of solid-state sensors include a series of miniature digital current sensors that operate with a 4.5 to 24 V dc power supply and provide an open-collector output that changes -within $60 \mu$ sec-from the supply voltage to 0.4 V when the sensed current exceeds a predetermined operating level. The sensors cost $\$ 11.30$ ( 5000 ). The company also offers a $\$ 34.40$ gear-tooth sensor that uses a permalloy-biased magnetoresistive IC to produce digital pulses as the ferrite teeth of a gear wheel pass by the sensing head. The device sells for $\$ 34.40$.

Although IC-size pressure sen-
sors have been available for a couple of years, a few are noteworthy because of their extra features. Motorola's MPX2000 Series pressure sensors, for example, perform onchip calibration and compensation for temperature ranges as great as -40 to $125^{\circ} \mathrm{C}$-a feature other manufacturers' devices don't offer. MPX2000 sensors are used primarily for medical applications such as precise blood-pressure measurement, which requires actual exposure of the sensor to the bloodstream. The sensors are inexpensive enough to be disposable, providing doctors with an alternative that is enormously preferable to sterilization. They cost about $\$ 4$ in OEM quantities, allowing OEMs to manufacture equipment at much lower cost and higher profit.

The MPX2000 sensors can detect pressure over the 0 to 30 psi range, and their full-scale output spans 0 to 40 mV . The company also offers the MPX3100, which uses on-chip volt-age-amplification techniques to produce a 2.5 V output from a 5 V supply. This part, however, is expensive-it costs $\$ 75$. Company representatives refer to it as a
learning tool in their quest for a sensor with a 5 V output.

Another company, NovaSensor, produces a pressure transducer that the company claims is the world's smallest. Housed in a package that's nearly identical to a standard 6-pin miniature DIP, the sensor can be mounted on a pc board with either through-hole or surface-mount assembly techniques. Two pressure ports accommodate standard 1/16-in. ID plastic tubing. You can choose from four versions ranging from 0 to 5 psi to 0 to 100 psi . The devices cost as little as $\$ 3$ each (OEM qty).

## ASIC sensors pave the way

Besides offering a variety of off-the-shelf silicon sensors, microsensor manufacturers can fabricate sensors to your specifications. If you have a unique kind of sensor in mind, and need at least 10,000 of them, you can have NovaSensor's engineers provide computer-generated designs for the parts that are based on a library of silicon mechanical structures. For example, within eight to 16 weeks, the company can deliver a custom-designed piezoresistive pressure sensor, with lasertrimmed resistors, that's accurate to $\pm 0.1 \%$ of full-scale output. The company offers such devices in chip form, thus permitting you to develop your own application-specific packaging. The firm also offers such support services as an in-house prototype machine shop, an engineer-ing-design facility, automated test and assembly, and quality-assurance programs designed to meet military requirements.

## Devices tell chemicals apart

One of the most exotic types of microsensor available today is the silicon chemical sensor, a device that is sensitive to specific ions, gases, enzymes, or proteins. Incorporating a chemical microsensor in your circuit lets you differentiate among chemicals for such applications as hazardous-material warning systems and biomedical monitors.

# Custom performance, QuickChip"turnaround. 



CIRCLE NO 92

Tektronix<br>COMMITTED TO EXCELLENCE



Fig 1-By exposing the bare silicon-based gate insulator of a metal-insulator FET and adding a reference electrode, Chemfet Corp developed a sensor that can detect and differentiate among chemicals.

To aid in such tasks, Chemfet Corp manufactures chemically sensitive field-effect transistors (chemFETs). These devices are basically MOSFETs that the company renders ion sensitive by removing the metal-gate electrode to expose the silicon-based gate insulator. An external reference electrode functions as the device's gate terminal, as Fig 1 illustrates. By varying the chemical composition of the gate insulator, the company can alter the electrochemical potential of the surface field effect that occurs when the test solution contacts the gate insulator. In this way, the company can alter the device's sensitivity to various electrolytic chemicals. And by covering the gate insulator with ionselective polymeric membrane materials, the company can further refine the sensor's selectivity.

At present, Chemfet markets only two pH meters having a resolution of 0.01 over the pH 0 to 14 range. The vendor doesn't offer the sensor separately. To ensure reliable readings, the company designed the sensor IC with 10 drain-to-source channels that share a common source. The meter then uses a majority-logic signal-process-
ing technique to take an average pH reading from the 10 channels and to identify any deviant readings from individual channels. A $10-\mathrm{oz}$ handheld Model $100 \mathrm{pH} / \mathrm{mV}$ /temperature meter costs $\$ 595$. The desktop Model 200 sells for $\$ 895$. Sensor probes for both models cost $\$ 225$.

## Biosensors

Shunning the chemFET approach, Molecular Devices chose instead to develop a device with an impervious insulating layer that shields the sensor's monolithic silicon substrate. However, the company doesn't plan to market any devices utilizing these silicon sensors until 1988.

These devices differentiate among chemicals, as chemFETs do, but Molecular Devices claims they're more useful than chemFETs in biochemical applications. The firm explains that the exposed sili-con-gate insulator of a chemFET corrodes and becomes unstable after repeated exposure to sodium ions. Water with dissolved salts is the basis of all biochemical reactions.
Molecular Devices makes these sensors by sealing a standard silicon wafer with a proprietary, monolith-


Offering the world's smallest pressure transducer, NovaSensor credits its silicon micromachining techniques for the ability to squeeze this device into a 6-pin miniature DIP. You can order the sensor in packages that suit through-hole and surface-mount assembly techniques.
ic insulating layer. The insulated silicon surface and an electrolytic test solution act as a capacitor. The manufacturer attaches a lead from the back of the silicon to a reference electrode that touches the test solution. Along the lead is an ammeter and a potentiometer, and across the back of the silicon is an array of LEDs. Each LED provides a discrete test site for measuring multiple substances in a single sample.

When one of the LEDs turns on, a photoresponse occurs in the silicon and a transient current flows in the lead. Modulating the light from the LEDs at high frequencies generates

## For more information

For more information on the silicon microsensors discussed in this article, contact the following manufacturers directly or circle the appropriate numbers on the Information Retrieval Service card.

Amperex Electronic Corp
George Washington Hwy Smithfield, RI 02917
(401) 232-0500

TWX 710-381-8808
Circle No 712
Chemfet Corp
777 108th Ave NE
Suite 1200
Bellevue, WA 98004
(206) 462-1001

Circle No 713

## Honeywell

Micro Switch Div
11 W Spring St
Freeport, IL 61032
(815) 235-5731

Circle No 714

| IC Sensors Inc | Motorola Inc |
| :--- | :--- |
| 1701 McCarthy Blvd | Box 52073 |
| Milpitas, CA 95035 | 3102 N 56th St |
| (408) 432-1800 | Phoenix, AZ 85072 |
| TLX 350066 | (602) 244-4556 |
| Circle No 715 | Circle No 717 |
|  |  |
| Molecular Devices Corp | NovaSensor |
| 3180 Porter Dr | 1055 Mission Ct |
| Palo Alto, CA 94304 | Fremont, CA 94539 |
| (415) 493-0166 | (415) 490-9100 |
| Circle No 716 | TLX 990010 |
|  | Circle No 718 |

Motorola Inc
Box 52073
3102 N 56th St
(602) 244-4556

Circle No 717
NovaSensor
Fremont, CA 94539
(415) 490-9100

Circle No 718


Conventional disk drives work fine in most offices. But they can't take the kinds of abuse found in other environments.

Magnesys solid-state memory subsystems can.
These bubble memories stand up to shock, vibration, dust and high and low temperatures because they're non-mechanical and non-volatile. And they don't need batteries.

For design flexibility, the memory subsystems work with a variety of bus structures. Plug-and-play host adapters are available for the PC bus, STD-bus, Multibus* and VMEbus.*

Each subsystem has a 360 K or 720 K byte data cartridge. And a $31 / 2^{\prime \prime}$ or $51 / 4$ " half-height electronic drive with embedded SCSI.

Until Magnesys, there were only two ways to get reliable bubble memory subsystems: Build one yourself from a kit and a 290-page instruction manual. Or pay the high price to have a middleman do it for you.

We fabricate our own bubble memories and subsystems right here in America. For a price roughly half what you'd pay for any comparable system.

For reliable data storage at an affordable price, there's nothing like Magnesys solid-state memory subsystems.

Find out for yourself by giving us a call.
(408) 988-1881.

Or write us at Magnesys, 1605 Wyatt Drive, Santa Clara, CA 95054.
Multibus is a registered trademark of Intel Corp. VME Ebu is a trademark of Motorola, Inc.

## Magnesys



## CIRCLE NO 9

## DID YOU KNOW?

EDN serves electronic engineers and engineering managers in more than 100 countries worldwide. EDN

## UPDATE

an alternating current in the lead as the ammeter indicates. A chemical reaction on the sensor changes its surface potential, creating a field effect that results in a measurable current. The biosensor, therefore, acts as a transducer, translating a chemical reaction into an electronic signal.
The company claims to have probed test sites as small as the diameter of a single red blood cell. Each test site occupies only one or two square millimeters of the sensor's surface. Within 10 minutes, a biosensor can detect low-concentration substances in blood, even when the concentration is as small as one part per 50 billion.
At least one company, Honeywell Inc, has announced its intention to add artificial intelligence (AI) to sensors that detect temperature, light, position, and magnetic change. This combination could give machines the ability to evaluate such intangible characteristics as flavor, odor, and softness. Of course, to perform such evaluations, you'd have to do extensive data analysis to determine specific criteria for the test parameters. Once you'd defined the precise combination of chemical attributes, however, you'd be able to automate control over even the subjective qualities found in a given product. Ultimately, the advent of such subjective sensing devices depends on continuing refinements in both AI and sensor technology.

EDN

## References

1. Eleccion, Marce, "Sensors tap IC technology to add more functions," Electronics, June 2, 1986, pg 26.
2. Everett, Chris, "Smaller, cheaper silicon pressure sensors are starting to appear on vendors' shelves," $E D N$, May 28, 1987, pg 83.
3. Grace, Roger H and Kurt Petersen, "Silicon micromachined sensors," Sensors, September 1986, pg 41.

Article Interest Quotient
(Circle One)
High 500 Medium 501 Low 502

## SIEMENS

$$
\begin{aligned}
& \text { What do } \\
& \text { all these things } \\
& \text { have in common? }
\end{aligned}
$$




## SIEMENS

Custom




Flow Sensor



A representative diagram of our broad custom capabilities.

At Siemens Optoelectronics, we've created unique product designs for all kinds of people. Medical people. Test and measurement people. Telecommunications and instrumentation people and more. Major OEM's and start-ups alike have tapped our wealth of engineering expertise, technical resources and materials to make their new products--and existing products-more efficient, reliable and profitable. We can do the same for you, using our:

- Optical design expertise... including plastic and multielement lens capabilities, and fiber optic design techniques
- Optical measurements facility... for absolute characterization of performance. (All measurements are traceable to the National Bureau of Standards)
- In-house IC designs...high speed silicon gate CMOS and Bipolar technology, as well as
complete IC testing, processing and product engineering
- Advanced Optoelectronic Wafer Fabrication facility...includes the full spectrum of state-of-the-art materials, visible LED's (470nm true blue to 1200 nm ), infrared emitters, photo detectors and foundry service (e.g., vapor phase GaAsP, GaAlAs materials)
- Full range of custom packaging options... we design and build modular assemblies using custom leadframes, molded plastic optics, hybrid chip-on-substrate assemblies, polymer thick-film multi-layer substrates, and automated precision die positioning in single units or arrays. We also provide transfer molded packages and hermetic packages
- Proven quality and reliability control...our own time-tested system and extensive product characterization maintain an
average quality level of less than 50ppm
- Automated off-shore assembly facility...over 42,000 sq. ft. of the latest equipment. Includes test and burn-in capability, "just-intime" philosophy and over 14 years of advanced optical hybrid assembly


## Whether you're designing a revolutionary new product, or trying to improve an old one, our insights just might make the difference. Call us or write for immediate information:

## Siemens Components Inc.

Optoelectronics Division
19000 Homestead Road Cupertino, CA 95014 (408)257-7910 TWX 910-338-0022

## Siemens... your partner for the future

## Your next destination:



## The ACLComputer Age.

## The future belongs to computers and peripherals built with RCA Advanced CMOS Logic (ACL).

The pressure is on to make your systems smaller, faster, cheaper.

Some of your competitors are doing just that by incorporating ACL into their new designs. If you want to stay on the fast track, you can't afford not to consider ACL for your new designs.

## The computer of the future.

Imagine a computer with power dissipation so low you could eliminate all cooling systems. Or design a sealed system to prevent dust problems.

And get dramatically improved reliability, thanks to the far lower heat generated. As well as far smaller system size.

You'd also be able to use it in a far wider operating temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to
$+125^{\circ} \mathrm{C}$ ). Even in high-noise environments.

## FAST* speed, CMOS benefits.

Advanced CMOS Logic gives you high speed (less than 3ns propagation delay with our AC00 NAND gate) and 24 mA output drive current.

But unlike FAST, it gives you a whole new world of design opportunity for computers, peripherals, telecommunications and other speed-intensive applications.

ACL dissipates less than $1 / 8$ Watt while switching, compared to $1 / 2$ Watt for a FAST IC (octal transceiver operating at 5 MHz ). And quiescent power savings are even more dramatic: ACL idles at a small fraction of the power of a FAST IC.

In addition, ACL offers balanced propagation delay, superior input characteristics, improved output source current, low ground bounce and a wider operating supply voltage range.

Latch-up and ESD protection, too.
Latch-up concern is virtually eliminated, because ACL uses a thin epitaxial layer which effectively shorts the parasitic PNP transistor responsible for SCR latch-up.

And a dual diode input/output circuit provides ESD protection in excess of 2 KV .

## A broad and growing product line.

Our line already includes 75 of the most popular types. Byyear-end, we'll have 126 types ( 20 SSI, 100 MSI , and 6 LSI) in both AC and ACT (TTL-compatible) versions.

## All this at FAST prices.

Our ACL line is priced comparably to FAST. So you get better performance at no extra cost. Why wait, when your competition is very likely designing its first generation of ACL products right now?

Get into the passing lane, with RCAACL from the CMOS leader: GE Solid State. Free test evaluation kits are available for qualified users. Kits must be requested on your company letterhead. Write: GE Solid State, Box 2900, Somerville, NJ 08876.

For more information, call toll-free 800-443-7364, extension 24. Or contact your local GE Solid State sales office or distributor.
*FAST is a trademark of Fairchild Semiconductor Corp.
In Europe, call: Brussels, (2) 246-21-11; Paris, (1) 39-46-57-99; London, 0276-685911; Milano, (2) 82-291; Munich, (89) 63813-0.


[^3]Not only do we know who it's for, we know who's calling and what the message is. That's because an NCR 286 CPU board is at the heart of an innovative new voice mail system. Handling the calls for as many as a thousand users, sixteen at a time. All in a single personal computer chassis. And the next call we take may be for you.

The message we want to leave you here, of course, is that NCR PC technology is at work in many places beyond accounting and data processing. Like manufacturing control systems in factories everywhere. Diagnostic imaging equipment in clinics and hospitals. Even a new CD ROM jukebox at play in record stores.

What's behind this frenzy of applications activity?

For some it's the versatility of split board architecture. For others it's the compact size and low power requirements of VLSI and surface mount technology. But for everyone it's the way we configure the pieces to meet the specific demands of the application. Without chewing up the for whom calendar or your budget in the process
In short, we're easy to work with. Because we have the engineering knowhow and the manufacturing can-do to deliver the goods. Without hitches, without surprises, and without fail.

So, as you look into developing new products, or improving your existing ones, look into NCR.

For more details about how NCR PC technolnology can fit into your plans, call us at (513) 445-0670. Our response is sure to ring your chimes.

## A SMART FOUNDATION TO BUILD ON.

N다

NCR Corporation
Personal Computer Division OEM/Technology Sales

Dayton, Ohio
45479

# Synchronized $5^{1 / 4}$-in. Winchester drives operate in parallel and store 1.5 G bytes 

An industry first, the Parallel Disk 1800 family of drive subsystems uses multiple $51 / 4-\mathrm{in}$. Winchester drives to emulate the operation of a single larger-capacity drive. The first available member of the family, Model 1804, stores 1.5 G bytes of data (unformatted capacity) on five 380M-byte drives. The drive subsystem includes a power supply and a SCSI (Small Computer System Interface) controller. Its cost per megabyte and performance specifications make it comparable to 8 -, 9 -, and 14 -in. disk drives.

Earlier 51/4-in. drives weren't fast enough or reliable enough to replace larger drives. Newer $5^{1 / 4}-\mathrm{in}$. Winchesters such as those in the 1804, however, feature seek times equal to those of larger drives. The 1804 drive subsystem and drives, for example, feature a typical seek time of 16.5 msec . Manufacturers of newer $51 / 4$-in. drives have also steadily improved the products' reliability (their MTBF spec is typically 30,000 hours) and have lowered the drives' cost per megabyte.

## Drives use SCSI controller

Mainstream drives larger than the $5^{1 / 4}$-in. form factor use the SMD (Storage Module Device) interface and transfer data at a maximum of 3M bytes/sec. Drives that transfer data faster than 3 M bytes/sec use the IPI (Intelligent Peripheral Interface) or a proprietary interface. The Model 1804 drive, however, uses a synchronous-SCSI controller to achieve a transfer rate of 4 M bytes $/ \mathrm{sec}$. The individual $51 / 4-\mathrm{in}$. drives operate with $10-\mathrm{MHz}$ read channels. Four of the drives store data, and the remaining drive stores parity information. Together, therefore, the drives have a raw data rate


Its ability to sustain a 4M-bytelsec data rate over the SCSI bus makes the Parallel Disk Model 1804 faster than 8-, 9-, and 14-in. SMD drives.
of 5 M bytes $/ \mathrm{sec}(4$ drives $\times 10 \mathrm{M}$ bps). When writing or reading data, the drive subsystem's master controller stores or retrieves one of four consecutive bytes of data on each of the four data drives. Automatically, the controller uses the fifth drive to generate or check parity. Motorcontrol circuits synchronize the drives' spindle motors and therefore closely match the drives' data rates. A local buffer on each drive ensures byte-wide data synchronization.
The Model 1804 also matches or exceeds SMD drives in the areas of data integrity and reliability. Error correction code (ECC) circuitry detects read errors on each individual drive. The master controller uses the parity drive to correct the errors on the fly. An error does not require immediate retries, therefore, and the data transfer occurs with no delay. The master controller handles retries and manages hard and soft errors during periods
of inactivity in the drive. The ECC and parity-drive combination reduces the chance of reading corrupted data to virtually zero.
The vendor specifies the drive subsystem's MTBF as 65,000 hours. Note, however, that this spec doesn't have the same meaning as a 65,000 -hour MTBF spec for a single drive. Manufacturers typically spec an SMD drive's MTBF at 50,000 hours or more, and the spec takes into consideration a single drive module and sometimes a power supply and controller. MTBF is typically calculated by adding together the reciprocals of each individual component's MTBF; the result is the reciprocal of the system MTBF.

To calculate MTBF for the 1804, however, you must consider five drive modules (each having a 30,000-hour MTBF), a master controller, and a power supply. Further, because the 1804 includes a parity drive, it can read correct data


FOR A DECOUPLING CAPACITOR THAT SAVES SPACE, DEFEATS NOISE AND BEATS HUMIDITY, HEAT AND COLD: ROGERS MICRO/QII.

## DID YOU KNOW?

EDN is distributed at every major electronics/computer show in the U.S., France, and Germany.


# The highest performance and highest integration, ever. Together on a single 16-bit chip. 

The Z280 ${ }^{\text {TM }}$ gives you a more powerful CPU and higher performance peripherals than you've ever seen on a 16 -bit chip. Think of it as a complete microsystem on a chip.
Unmatched performance..

Start with the most powerful 16-bit engine available, add on-board Cache, MMU and Burst Mode memory support - and you'll begin to understand the Z280's power and potential.
.. powerful on-board peripherals...

Imagine the savings in cost and board size when you have peripherals like 4 DMA channels that'll give you transfers at $6.6 \mathrm{Mbytes} / \mathrm{sec}$, and a full-duplex UART.

|  | 2280 ${ }^{\text {TM }}$ | 80186 | 68070 |
| :---: | :---: | :---: | :---: |
| Package | $\begin{aligned} & \text { 68-pin } \\ & \text { PLCC/CMOS } \end{aligned}$ | 68-pin LCC/NMOS | 84-pin <br> PLCC/CHMOS |
| Typical Power | 375 mW | 2W | 800 mW (est) |
| Speed | $10-25 \mathrm{MHz}$ | $8-12.5 \mathrm{MHz}$ | 10 MHz |
| Memory Support | 16 Mb Physical Paged | 1 Mb Physical Segmented | 16 Mb Physical 8 or 128 Segments |
| 16-bit Registers | 12 General | 8 General | 15 Dedicated |
| Instruction Pre-fetch | 256-Byte Assoc. Cache; Burst Mode | 6-Byte Queue | None |
| Multiprocessor Support | Local or Global | Local only | Local only |
| Wait Logic | Programmable | Programmable | Hardwire |
| DMA | 4Channels, 6.6 $\mathrm{Mb} / \mathrm{s}$ @ 10 MHz | 2 Channels $2 \mathrm{Mb} / \mathrm{s} @ 8 \mathrm{MHz}$ | 2 Channels, 3.2 <br> Mb/s@10MHz |
| Counter/Timers | 316 -bit | 316 -bit | 216 -bit |
| Serial I/0 | 1Full-Duplex UART | None | 1Full-Duplex UART |
| DRAM Controller | 10-bit Refresh | None | None |
| Price (100) | \$33 | \$43 | \$50 |

## The choice is clear.

and the glue to tie it all together.
With a DRAM Controller to support up to 1 MBit DRAMs and Programmable Wait State Logic on board - you're really looking at significant glue reduction.
Z280: Truly a microsystem.
The Z280 gives you a lot more performance. In a lot less board space. All off the shelf and backed by Zilog's proven quality and reliability. Plus, it's binary code-compatible with the $\mathrm{Z} 80^{\mathrm{R}}$, and priced to rival 8 -bit chips. And all the development support tools you need are available from industry leaders. Contact your local Zilog sales office or your authorized distributor today. Seeing is believing. Zilog, Inc., 210 Hacienda Ave., Campbell, CA 95008 (408) 370-8000.

## Right product. Right price. Right away. ZILOG SALES OFFICES: CA (408) 370-8120, (714) 432-9971, (818) 707-2160, CO (303) 494-2905, FL (813) 585-2533, GA (404) $923-8500$, IL (312) $885-8080$, MA (617) $273-4222$, MN ( 612 ) $831-7611$, NJ (201) $288-3737$, ( 609 ) $778-8070$, <br> an affiliate of <br> EXXON Corporation

 OH (216) 447-1480, TX (214) 231-9090, CANADA Toronto (416) 673-0634, ENGLAND Maidenhead (44) (628) 781227, W. GERMANY Munich (49) (89) 612-6046, JAPAN Tokyo (81) (3) 587-0528, HONG KONG Kowloon (852) (3) 723-8979. IAN Devices Inc. Lionex Corp., Schweber Elec., Western Microtech. CANADA Future Elec SEMAD
## READERS' CHOICE

Of all the new products covered in EDN's September 17, 1987, issue, the ones reprinted here generated the most reader requests for additional information. If you missed them the first time, find out what makes them special: Just circle the appropriate numbers on the Information Retrieval Service card, or refer to the indicated pages in our September 17, 1987, issue.


- PROTOCOL IC

The AIC-6250 SCSI protocol IC targets high-performance applications by combining 5M-byte/sec synchronous SCSI transfers with 20M-byte/sec host transfers (pg 112).
Adaptec Inc.
Circle No 601


## - IBM PC SCOPE

The R2000 2-channel, 20M-sample/sec digital oscilloscope uses an IBM PC for display and storage (pg 314).
Rapid Systems Inc.
Circle No 603

## VOICE RECOGNITION

The IntroVoice VI is an add-in board for the IBM PC/XT, PC/AT, and compatibles that combines voice recognition of 400 words with unlimited text-to-speech synthesis (pg 295).
The Voice Connection. Circle No 602


## - LOGIC-DESIGN TOOL

The Scratchpad software package combines a sche-matic-capture editor and an interactive logic simulator (pg 304).
Aldec.
Circle No 605


PRESSURE SENSOR
The Model 410 is a general-purpose piezoresistive pressure sensor that is housed in a DIP for mounting on a pe board (pg 278).
IC Sensors Inc.
Circle No 604


High speed digital and analog circuits require close control of propagation times for error-free operation. BICC-VERO multi-layer wire wrap boards provide the ideal connection and transmission medium. Three independent voltage planes and a full ground plane, any of which that can be tied to any other, allow controlled impedance and distributed capacitance. In addition, surface mounted capacitors provide distributed decoupling and charge storage over the entire board.

Available in 6 Eurocard sizes of single, double, and triple height boards, the high density pin pattern accepts $0.3,0.4,0.5$, and 0.6 DIP packages, pin grid array devices, or surface mounted devices us-

BICC-VERO supports their multi-layer boards with a full line of card frames, enclosures, and connectors.

Ask for the details.


CIRCLE NO 86
ing one of a series of BICC-VERO surface mount adapters. Adapters accept 28,44 , 68 , and 84 pin packages, gullwing, or $J$ lead. A pin grid array simulator adapter is also available for developing circuit functions that will eventually be integrated into a custom package.

Your BICC-VERO representative has the full information. Give him a call.

## VERO <br> BICC ELECTRONICS

## BICC-VERO ELECTRONICS, INC.

1000 Sherman Avenue Hamden, CT 06514 (203) 288-8001 TWX: 510-227-8890



Whichever direction you take in microprocessor technology, AMP makes sure you have the socketing options you need to make it pay off.

Our high pressure tin sockets for plastic leaded packages come with an exclusive Positive Lock retention system that keeps chips secure during handling and shipping. Ceramic chip

CIRCLE NO 85
carrier sockets feature duplex plated contacts and snap-on covers that accommodate heat sinks. Both are available in standard and surfacemount versions.

AMP offers you more: high-speed, surface-mount sockets on $.020^{\prime \prime}$ centers. Gold-plated plastic carriers and sockets. For pin grid arrays, sockets in ZIF and

LIF styles, plus custom VHSIC capability.

Choose your technology. AMP makes it easy to implement, with full socketing support.

Call 1-800-522-6752 for more information on AMP sockets. AMP Incorporated, Harrisburg, PA 17105-3608.

## ANP Interconnecting ideas



Low-height sockets in all standard sizes (JEDEC A, B, D), with duplex-plated contacts for sure performance. High-speed, surfacemount sockets feature $0.5 p F=1.4 n \mathrm{H}$ contact characteristics.


## LEADTIME INDEX

| ITEM |  |  |  |  |  | Percentage |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFORMERS Toroidal | 0 | 12 | 63 | 12 | 13 | 0 | 10.5 | 8.6 |
| Pot-Core | 0 | 14 | 43 | 29 | 14 | 0 | 12.0 | 9.7 |
| Laminate (power) | 0 | 27 | 47 | 26 | 0 | 0 | 8.7 | 9.2 |
| CONNECTORS <br> Military panel | 0 | 0 | 100 | 0 | 0 | 0 | 8.0 | 9.9 |
| Flat/Cable | 19 | 25 | 50 | 6 | 0 | 0 | 5.7 | 5.0 |
| Multi-pin circular | 20 | 20 | 40 | 20 | 0 | 0 | 6.9 | 6.6 |
| PC (2-piece) | 0 | 40 | 50 | 10 | 0 | 0 | 6.8 | 5.8 |
| RF/Coaxial | 20 | 54 | 13 | 13 | 0 | 0 | 4.7 | 5.6 |
| Socket | 27 | 50 | 18 | 5 | 0 | 0 | 3.7 | 4.1 |
| Terminal blocks | 11 | 61 | 22 | 6 | 0 | 0 | 4.5 | 4.3 |
| Edge card | 0 | 62 | 31 | 7 | 0 | 0 | 5.5 | 7.0 |
| D-Subminiature | 6 | 50 | 38 | 6 | 0 | 0 | 5.5 | 6.4 |
| Rack \& panel | 0 | 33 | 34 | 33 | 0 | 0 | 8.8 | 8.9 |
| Power | 0 | 12 | 75 | 13 | 0 | 0 | 8.3 | 5.7 |

## PRINTED CIRCUIT BOARDS

| Single-sided | 6 | 47 | 41 | 6 | 0 | 0 | 5.6 |
| :--- | :---: | ---: | :---: | :---: | :---: | :---: | :---: |
| 5.3 |  |  |  |  |  |  |  |
| Double-sided | 4 | 28 | 60 | 8 | 0 | 0 | 6.9 |
| 7.0 |  |  |  |  |  |  |  |
| Multi-layer | 0 | 18 | 65 | 17 | 0 | 0 | 8.4 |
| Prototype | 0 | 77 | 23 | 0 | 0 | 0 | 4.2 |

## INTEGRATED CIRCUITS, LINEAR

| Communication/Circuit | 9 | 27 | 35 | 27 | 0 | 0 | 8.0 | 8.2 |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OP amplifier | 14 | 33 | 33 | 20 | 0 | 0 | 6.8 | 7.9 |
| Voltage regulator | 12 | 41 | 35 | 12 | 0 | 0 | 5.9 | 5.8 |

## MEMORY CIRCUITS

| RAM 16k | 10 | 20 | 50 | 20 | 0 | 0 | 7.7 | 7.7 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| RAM 64k | 13 | 27 | 33 | 20 | 0 | 7 | 8.6 | 7.1 |
| RAM 256k | 0 | 34 | 25 | 33 | 8 | 0 | 10.3 | 8.7 |
| RAM 1M-bit | 0 | 9 | 27 | 46 | 18 | 0 | 14.1 | 10.0 |
| ROM/PROM | 7 | 27 | 33 | 33 | 0 | 0 | 8.6 | 7.1 |
| EPROM 64k | 7 | 33 | 13 | 40 | 7 | 0 | 10.0 | 7.7 |
| EPROM 256k | 6 | 25 | 31 | 38 | 0 | 0 | 9.1 | 8.8 |
| EPROM 1M-bit | 0 | 11 | 44 | 45 | 0 | 0 | 10.8 | 8.3 |
| EEPROM 16k | 0 | 33 | 34 | 33 | 0 | 0 | 8.8 | 8.5 |
| EEPROM 64k | 11 | 11 | 44 | 34 | 0 | 0 | 9.1 | 8.0 |

DISPLAYS

| Panel meters | 25 | 25 | 25 | 25 | 0 | 0 | 6.6 | 9.9 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| Fluorescent | 0 | 14 | 29 | 57 | 0 | 0 | 11.6 | 12.5 |
| Incandescent | 0 | 33 | 34 | 33 | 0 | 0 | 8.8 | 8.6 |
| LED | 27 | 27 | 27 | 19 | 0 | 0 | 6.0 | 7.5 |
| Liquid crystal | 0 | 0 | 50 | 38 | 12 | 0 | 13.0 | 9.7 |

## MICROPROCESSOR ICs

| 8 -bit | 6 | 22 | 39 | 33 | 0 | 0 | 8.9 | 6.8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 16 -bit | 8 | 23 | 46 | 23 | 0 | 0 | 8.0 | 8.3 |
| 32 -bit | 0 | 15 | 23 | 54 | 8 | 0 | 12.6 | 12.5 |

## FUNCTION PACKAGES

| Amplifier | 10 | 20 | 30 | 40 | 0 | 0 | 9.2 | 9.4 |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Converter, analog to digital | 0 | 37 | 27 | 36 | 0 | 0 | 8.9 | 9.3 |
| Converter, digital to analog | 0 | 45 | 22 | 33 | 0 | 0 | 8.3 | 8.6 |

LINE FILTERS

## CAPACITORS

| Ceramic monolithic | 21 | 29 | 38 | 8 | 4 | 0 | 6.2 | 4.8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Ceramic disc | 23 | 35 | 15 | 23 | 4 | 0 | 6.8 | 4.7 |
| Film | 25 | 20 | 35 | 15 | 5 | 0 | 7.0 | 5.0 |
| Aluminum electrolytic | 23 | 27 | 19 | 27 | 4 | 0 | 7.5 | 5.5 |
| Tantalum | 19 | 39 | 19 | 19 | 4 | 0 | 6.7 | 5.6 |

## INDUCTORS

| 0 | 50 | 34 | 8 | 0 | 8 | 8.0 | 6.3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[^4]
## JUST BECAUSE YOU'VE MADE IT...



With a lot of ASIC vendors, your first prototype is just the beginning of a long

## ...DOESNTMEAN YOU'VE GOTITMADE.

 journey into design revisions. And after the arduous task of making the thing work, you're still not sure the device can be mass produced.
## Unless you're working with Fujitsu.

Because when we produce your prototypes, you can bet they'll meet your performance specs. And you can be absolutely certain you'll be able to produce the device in quantity. And on schedule.

Here's why. We've taken over 8,000 designs from concept through massproduction. And over $99 \%$ of them have worked the first time. That's right. Prototype number one worked as specified.


You see, we've been refining our design tools for the past fifteen years. And because they verify your input to worst case specs, as well as scrutinize every detail from spike analysis to bus contention, all the guesswork is eliminated. Our simulations are closely correlated to silicon (with a $99 \%$ hit rate). Plus, all prototypes and wafers are tested exactly like production units. So you know what you'll get. Before you get it.

## Mass production. Guaranteed.

Once you've accepted a prototype from Fujitsu, you can put all your production worries aside. Our design system drives devices to match the production process. That's guaranteed by $100 \% \mathrm{AC}$ testing at
frequency, in addition to the standard DC and functional testing. What's more, all wafer fabrication, assembly and testing are done in-house. All this means that you can count on production units that work uniformly.

Combine these failsafe methodologies with our unprecedented quality assurance record, and you've got mass production with the highest quality available. Anywhere.

## The right technology.

Finally, consider our experience. We can deliver the precise technology you need to fit your application. Leading edge technology from CMOS to ECL. With more packaging options than you can imagine.

So don't listen to promises. The proof is in our performance. Simulations that match silicon $99.9 \%$ of the time. Prototypes that perform to spec the first time. And devices that work uniformly when they're mass produced.

Call our Custom Products Group today at (800) 556-1234, ext. 82; in California (800) 441-2345. Because when your devices are made by Fujitsu, you've really got it made.

CIRCLE NO 83

## FUJITSU

MICROELECTRONICS. INC.
Technology That Works.



Competition is strong in the high-stakes $\boldsymbol{\mu P / \mu C}$ game. Manufacturers are competing to produce CISC and RISC chips that run Unix as efficiently as possible. Each new high-performance device knocks previous chips out of the game. (Photo courtesy Intergraph Corp)

# EDN's 14th Annual $\mu \mathrm{P} / \mu \mathrm{C}$ Chip Directory 

> Choosing the $\mu P$ is no longer the most important decision an OEM must make in designing a $\mu P$-based system. VLSI progress and software momentum have relegated the $\mu P$ to the role of a team player.

Robert H Cushman, Special Features Editor

When EDN's first annual $\mu \mathrm{P} / \mu \mathrm{C}$ chip directory was published 14 years ago, the microprocessor was the star. The selection of a $\mu \mathrm{P}$ was often the sole starting point of a design. Memory and I/O were things to be tacked on as the need arose. Software was necessary merely to flesh out the application. As you can see from this year's directory, however, the $\mu \mathrm{P}$ is now just another component. To be successful, it had better be a good team player.

## Low-end $\mu$ Ps shouldn't hog silicon

At the low end of the $\mu \mathrm{P}$ scale (the entries at the beginning of the directory), it's just as important for a $\mu \mathrm{P}$ to be small in silicon area as it is for the chip to offer good performance. One of the designers of National Semiconductor's COP800 says that given the limited size of any practical and economical 1-chip ( $300 \times 300-$ mil) $\mu \mathrm{C}$, OEMs could get more end-product appeal per dollar from a small, simple ( $60 \times 60$-mil) $\mu \mathrm{P}$ than they could from a more-complex $\mu \mathrm{P}$. A small $\mu \mathrm{P}$ leaves more room for subsystems-ROM, RAM, EEPROM memories, serial I/O ports, timers, liquid-crystal-display (LCD) drivers, A/D converters, and so on. The same situation exists for ASIC design, in which small $\mu \mathrm{P}$ cores are perhaps even more desirable, because some of
the subsystems are made with less-compact gate arrays.
At the high end (the chips listed toward the end of the directory), you can see that whatever else a $\mu \mathrm{P}$ does, it's now absolutely vital for the chip to run the application software well. At the high end, software has become the star.
It's patently obvious that software is king in the IBM PC domain. Industry analysts generally agree that the 80386 is headed for the same dominant share of the 32 -bit world that the 80286 now enjoys in the 16 -bit world. In a sense, the $\mu \mathrm{P}$-selection process for the PC world has been taken over by end users and third-party software houses.
Some third-party specialists are currently trying to break the monopoly of the $8086 / 286 / 386$ family. Phoenix Technologies (Norwood, MA), and Insignia (London, UK, but the company has an answering service in San Francisco, CA) offer 8086 -family software emulators for other $\mu \mathrm{Ps}$, such as Motorola's 68000 and National's 32000 families. The emulators allow these non-8086family $\mu$ Ps to run MS-DOS programs, though they do exact a speed penalty. Hunter Systems (Mountain View, CA) is working on a binary translation program that will convert MS-DOS programs to 68020/30 and Clipper binary code, a technique that's expected to allow those $\mu \mathrm{Ps}$ to run the software faster.
But so far no one has suggested that any of these software programs will allow other $\mu$ Ps to displace the 8086/286/386 $\mu$ Ps in the mainstream IBM PC markets. They will, however, allow systems using the Motorola and National $\mu$ Ps to share in the $\$ 10$ billion worth of software available for 8086 -based systems. For example, they will allow a $68020 / 30$-based Unix workstation to run dBASE or a 32532 -based, real-time factory controller to apply Lotus 1-2-3 after hours for performance analysis.

For systems that run Unix-both reprogrammable and embedded (dedicated) systems-the $\mu$ P's task is to be a "good Unix engine." Among other things, this task requires that the $\mu \mathrm{P}$ architecture mate well with an
accompanying optimizing C compiler. The Motorola 68020 has the lead in this area, and presumably the 68030 will help Motorola retain that lead. But the Unix market is an open field; Motorola's 68000 family now has

## Manufacturers of $\mu \mathrm{P} / \mu \mathrm{C}$ chips

For more information on $\mu \mathrm{P} / \mu \mathrm{C}$ chips such as those included in this directory, contact the following manufacturers directly or circle the appropriate numbers on the Information Retrieval Service card. The abbreviations in parentheses after some companies are those used in the directory. Information about recent mergers and acquisitions also appears in parentheses.

many competitors-including even the 80386.
Other CISC-type (complex-instruction-set computer) 32-bit $\mu$ Ps exist: the AT\&T WE32, the Zilog Z80000, and the National 32532. Each of these has its strong
points. For example, National offers a 32532 -based microcomputer board (the VME532) running at 20 MHz that delivers 10.9 k Dhrystones; the company claims it will deliver 16.3 k Dhrystones when it runs at 30 MHz .

## NCR Corp

2001 Danfield Ct
Fort Collins, CO 80525
(303) 226-9500

Circle No 669
NCR Microelectronics Div
1635 Aeroplaza Dr
Colorado Springs, CO 80916
(303) 596-5612

Circle No 670
NEC Electronics Inc
(US Headquarters)
401 Ellis St
Mountain View, CA 94039
(415) 960-6000

Circle No 671
NEC Electronics USA Inc
Microcomputer Div
1 Natick Executive Park
Natick, MA 01760
(617) 655-8833

Circle No 672
Oki Semiconductor Inc
650 N Mary Ave
Sunnyvale, CA 94086
(408) 720-1900

Circle No 673
Panasonic (Matsushita)
2 Panasonic Way
Secaucus, NJ 07094
(201) 348-5217

Circle No 674

## NV Philips

Eindhoven, The Netherlands
31-40-79-3333
Circle No 675
RCA Solid State Div (GE)

## Rte 202

Somerville, NJ 08876
(201) 685-6000

Circle No 676
Rockwell International Corp
Semiconductor Products Div
4311 Jamboree Rd
Newport Beach, CA 92658
(714) 833-4700

Circle No 677
Seeq Technology Inc
1849 Technology Dr
San Jose, CA 95131
(408) 942-1990

Circle No 678

SGS Microelectronica
(Now merged with Thomson)
Via C Olivetti 2
20041 Agrate Brianza, Italy
(3939) 6555590

Circle No 679
SGS Semiconductor Corp
(Now merged with Thomson)
1000 E Bell Rd
Phoenix, AZ 85002
(602) 867-6100

Circle No 680
Sharp Corp
Integrated Circuits Group
2613;-1, Ichinomoto-Cho, Tenri-shi
Nara (ioze, Japan
Circle No 681
Sharp Electronics Corp
10 Sharp Plaza
Paramus, NJ 07652
(201) 265-5600

Circle No 682
Siemens AG
Components Group
Balanstrasse 73
Postfach 801709
8000 Munich 80 West Germany
Circle No 68:3
Siemens Components Inc
Semiconductor Group
2191 Laurelwood Rd
Santa Clara, CA 95054
(408) $980-4500$

Circle No 68
Sierra Semiconductor
2075 N Capitol Ave
San Jose, CA 95132
(408) 263-9300

Circle No 685
Signetics (Philips)
811 E Arques Ave
Sunnyvale, CA 94086
(408) 739-7700

Circle No 686
Standard Microsystems (SMC)
35 Marcus Blvd
Hauppauge, NY 11787
(516) $273-3100$

Circle No 687
Texas Instruments Inc
MOS Microcomputers
Box 1443
Houston, TX 77001
(713) 879-2000

Circle No 688

Texas Instruments Inc
13536 N Central Expressway
Dallas, TX 75265
(214) 995-6611

Circle No 689
Thomson Components-Mostek
(Now merged with SGS)
1310 Electronics Dr
Carrollton, TX 75006
(214) 466-6000

Circle No 690
Thomson Semiconducteurs
(Now merged with SGS)
BP 2
13790 Rousset, France
(42) 23-96-01

Circle No 691
Toshiba America Inc
2692 Dow Ave
Tustin, CA 92680
(714) 832-6300

Circle No 692
Vitesse Electronics Corp
741 Calle Plano
Camarillo, CA 93010
(805) 388-3700

Circle No 693
VLSI Technology Inc
8:375 S River Parkway
Tempe, AZ 85284
(602) 752-8574

Circle No 694
WaferScale Integration Inc
47280 Kato Rd
Fremont, CA 94538
(415) 656-5400

Circle No 695
Weitek Corp
1060 E Arques Ave
Sunnyvale, CA 94086
(408) $738-8400$

Circle No 696
Western Design Center Inc
2166 E Brown Rd
Mesa, AZ 85203
(602) 962-4545

Circle No 697
Zilog Inc
210 Hacienda Ave
Campbell, CA 95006
(408) 370-8000

Circle No 698

That benchmark compares favorably with those published for the 80386 and 68030 . There are also new RISC (reduced-instruction-set computer) $\mu \mathrm{P}$ chips: the Clipper, which has changed ownership recently but now may have found an appropriate home with workstation maker Intergraph; the SPARC chip, which is the basis of Sun's open hardware/software SPARC system; and AMD's 29000 . The latter two are new additions to the directory this year.

Manufacturers are racing to make their CISC and RISC $\mu$ Ps chips suitable for use in Unix systems, but the CISC and RISC $\mu$ Ps are just part of that competition: The real race may be between their C-language compilers. These days, it's the efficiency of the compiler that really determines how well a $\mu \mathrm{P}$ will be able to run Unix. Besides, the hardware benchmarks that count most may not be the speed at which the $\mu$ Ps can run standard test programs, but the amount of access time the $\mu \mathrm{Ps}$ allow memories, the speed with which the $\mu \mathrm{Ps}$ respond to interrupts, and the time the $\mu \mathrm{Ps}$ take to perform context switches. To be successful, a Unix $\mu \mathrm{P}$ must also satisfy requirements at the operating-system level. An important benchmark, for instance, will be the $\mu \mathrm{P}$ 's ability to handle Unix multiprocessing and dualmode operating systems (for instance, when Unix is combined with a real-time executive).

## Requirements overlap for mid-range $\mu \mathrm{Ps}$

For the chips listed in the middle of the directory, the trends found at the high and low ends of the $\mu \mathrm{P}$ market overlap. Manufacturers have tried to optimize these chips for both low hardware cost and software efficiency. The desire for low hardware cost is manifesting itself in the almost complete conversion of all 8 -bit $\mu \mathrm{Ps}$ to 1 -chip $\mu \mathrm{Cs}$. The desire for software efficiency is manifesting itself in the prolonged popularity of 8 -bit $\mu$ Ps with known instruction sets and broad software support.

The current 40 -million-per-year unit volume of the 6502 core $\mu \mathrm{P}$ (in the form of the one-chip Mitsubishi $50740 \mu \mathrm{C}$ ) illustrates this overlapping. The 50740 has the ideal combination of the 6502's small $\mu \mathrm{P}$-core area and the familiar 6502 software.

Probably the best example of a mid-range chip in which the trends toward low hardware cost and software efficiency overlap is the Z80 $\mu \mathrm{P}$ and its new higher-integration versions, the Hitachi 64180 and the Zilog Z280. The 64180 appears to be a solid success both in terms of statistics (from Dataquest, a San Jose, CA, market-research firm) and in terms of enthusiastic
third-party support.
The Zilog Z280 super-enhancement of the Z80, which is even more enhanced than Hitachi's 64180 , reinforces the point, though it's too early to predict the chip's success. We think Zilog learned a lesson here. For five years, on the assumption that the Z80's product life would soon be over, Zilog put the Z280 on a back burner, while spending a great deal of money and effort

## INDEX TO $\mu$ P AND $\mu$ C CHIPS IN EDN'S FOURTEENTH ANNUAL DIRECTORY

| APPLICATION AREAS | PAGE | ${ }_{\mu} \mathbf{P} / \mu \mathbf{C}$ |
| :---: | :---: | :---: |
| 4 BIT | 109 | COP400 |
| 8 BIT | $\begin{aligned} & 110 \\ & 113 \\ & 114 \\ & 118 \\ & 121 \\ & 122 \\ & 125 \\ & 126 \\ & 129 \\ & 130 \\ & 134 \\ & 135 \\ & 137 \\ & 138 \\ & 140 \end{aligned}$ | COP800 <br> PIC1600 <br> 8048 <br> 8051/8052 <br> 6804/6805 <br> 6801/68HC11 <br> 6500/1, 65C124, 50740 <br> Z8, SUPER8 <br> 7000 <br> 8080, 8085/80C85 <br> Z80 <br> HD64180/Z180 <br> Z280 <br> 6800/6802, 6809/6309 <br> 6502/65C02 |
| 16 BIT | $\begin{aligned} & 143 \\ & 144 \\ & 145 \\ & 149 \\ & 150 \\ & 153 \\ & 154 \end{aligned}$ | 65C816/65C802 8096/80C196 <br> HPC 16040/83 783XX <br> V SERIES 8086/8088, 80186/80188 80286 |
| 32 BIT | $\begin{aligned} & 159 \\ & 160 \\ & 162 \\ & 164 \\ & 168 \\ & 169 \\ & 170 \\ & 171 \\ & 172 \\ & 174 \\ & 181 \\ & \hline \end{aligned}$ | 80386 <br> 34010 <br> VL 86C010 ARM IMS T212, T414, 7800 Z8000, Z80000 68000 FAMILY SERIES 32000 WE32 FAMILY CLIPPER SPARC RISC 29000 RISC |
| BUILDING-BLOCK FAMILIES | $\begin{aligned} & 182 \\ & 183 \\ & 186 \\ & 187 \end{aligned}$ | 2900 BIT SLICE <br> 29300/400, 29C300 <br> 74AS8XX/74AS88XX <br> WORD SLICE |



## Introducing UniLab 8620 analyzer-emulator with InSight.

- There's nothing like InSight. ${ }^{\text {TM }}$ A feature of the new 8620 that lets you actually watch your program go through its paces. So you can debug faster. And speed up microprocessor development. For demanding applications like the automotive controller shown.
- An exciting industry first, InSight blends analyzer/emulator techniques to give you continuous, real time monitoring of key processor functions. See changing register contents, I/O lines, ports, user-defined memory windows. With your own labels. And all at once. Interactively. Without stopping your program.


- InSight is made possible by the 8620 's advanced bus state analyzer, its 2730 -bus-cycle trace buffer, and a new high- speed parallel interface that eliminates RS- 232 bottlenecks.
- The fast interface also speeds data throughput. From your hard drive, you can load a 64 K program into emulation memory in five seconds.
- On top of that, you get a new, crystalcontrolled $1 \mu$ sec clock for super precise event timing.
- Computer integrated instruments from Orion prove debugging needn't be costly or tedious. For more than 150 processors. Like all our analyzer-emulators, the 8620 debugs by symptom. Via advanced truth table triggering. Always included is enough breakpointing and single stepping (now faster than ever) to assure optimum efficiency. We even provide a stimulus generator and built-in EPROM programmer to help finish the job.
- Get serious about price/performance. Save big on design, test, and support costs. UniLab 8620 analyzer-emulator.
- Look into it.

Toll free: 800/245-8500. In CA: 415/361-8883.

##  <br> । NSTRUMENTS

## Computer Integrated Instrumentation

702 Marshall Street, Redwood City, CA 94063 Telex: 530942
*InSight is a trademark of Orion Instruments, Inc.
in trying to make the Z8 family a winner (which has not yet happened). But now the company is finding that the 12 -year-old Z80, far from being at the end of its life, may just be reaching mid-life. Just because the hardware side of a $\mu \mathrm{P}$ is outdated doesn't mean that its software side is dying.

Intel appears to realize the great appetite that users have for mid-range $\mu \mathrm{Ps}$ and $\mu \mathrm{Cs}$ that run existing software and can use existing development tools. The company says it is "repositioning" the 80186 for embedded applications that are more data oriented than control oriented. If the 80 C 186 outdoes the 8096 , which Intel has aimed at embedded applications (albeit mostly real-time-controller applications) for some time, its success might be construed as still more proof that users desire chips that will run widely known software.

## Breaking away from de facto software standards

Throughout the directory, we make some observations (based on unit-volume figures from Dataquest) regarding the actual popularity of $\mu \mathrm{Cs}$ and $\mu \mathrm{Ps}$. This data shows that you must temper your enthusiasm for the technical features of a particular processor with the sobering realization that you do encounter risks as you move away from the established architectures, such as the Z80 and 8086 families. The reason for the risk is the software momentum that those families enjoy. Their software momentum ensures that those $\mu \mathrm{Ps}$-and design tools for them-will continue to be available. Designers who choose those chips won't be stuck with a choice like the Thomson-Mostek $68200 \mu \mathrm{C}$, which we had to remove from the directory again this year because the company put it on "hold" after the Thom-son-SGS merger.

Several trends may help users break away from the entrenched de facto software standards. The steadily increasing use of the high-level language C (which now extends to all levels of $\mu$ Ps except the 4 -bit level), abetted by continuous improvements in optimizing compilers, is definitely a healthy sign. The associated increase in the use of Unix is also healthy. The increased availability of generalized real-time executives is a step in the right direction, though none of these proprietary executives has achieved the stature of Unix.

Because these software tools aren't tied solely into any particular $\mu \mathrm{P}$ family, they allow you to approach your design from the top down. You can do your design at a high, generalized level and then see which $\mu \mathrm{P}$ runs your code best. Later, if the product needs a higher-
performance (or lower-cost) $\mu \mathrm{P}$ in order to remain competitive, you can switch $\mu$ Ps without totally redoing your software. A case in point is Sun Microsystems' switch from the Motorola $68020 \mu \mathrm{P}$ in its Sun-3 workstation to the new Sparc RISC in its Sun-4 upgrade.
A future trend that could further free the designer from entrenched software standards is the use of an all-encompassing high-level model for defining an open standard for $\mu \mathrm{P}$ systems. An example of such a model is the Japanese TRON (The Real-time Operating-system Nucleus) (Ref 1), which is patterned after the ISO standard model for data-communication systems. TRON's architect, Professor Ken Sakamura of the University of Tokyo, has explained that his goal was to free $\mu \mathrm{P}$ progress from the chains of downward compatibility with older, successful $\mu \mathrm{P}$ families. In creating TRON, Sakamura was thinking of the day-which will arrive sooner than we think-when it will be practical to put several million transistors on a chip, not just $1 / 4$ million, as it is today.

EDN

## Acknowledgments

EDN would like to thank Patricia A Galligan of Dataquest (San Jose, CA) for her help with statistical data on unitvolume use of $\mu P s$ and $\mu C s$. We also thank Andrew Allison, consultant (Los Altos Hills, CA), for his views on the relative importance of RISCs (though the views expressed in this directory are EDN's).

## References

1. Sakamura, Ken, "Looking into the Future with TRON," IEEE Micro, April 1987, pg 4. This article, the first of several in the issue, explains the Japanese TRON definition for a family of $\mu \mathrm{P}$ architectures that balance the need for standardization with the need for future growth. 2. Cushman, Robert H, "EDN's Thirteenth Annual $\mu \mathrm{P} / \mu \mathrm{C}$ Chip Directory," $E D N$, November 27, 1986, pg 102.
2. Cushman, Robert H, "Support chips give designers a performance edge," EDN, June 11, 1987, pg 131. This 10th annual report on support chips provides a basic list of the subsystems that would be incorporated around a core $\mu \mathrm{P}$ for a standard 1-chip $\mu \mathrm{C}$ (such as those listed in the first part of this $\mu \mathrm{P} / \mu \mathrm{C}$ directory or their ASIC equivalents).
3. Cushman, Robert H, " $\mu$ P-like DSP chips," EDN, September 3, 1987, pg 155. This directory lists the DSP-type $\mu \mathrm{Ps}$ that were included in last year's $\mu \mathrm{P} / \mu \mathrm{C}$ directory.

## Article Interest Quotient (Circle One)

 High 485 Medium 486 Low 487
# Our New <br> 68020 VME SBC Gives You a Port for any Storm 

## OB68K/VSBC20 ${ }^{\text {m }}$ with OMNIMODULES ${ }^{\text {m }}$

You work hard to find a 68020 single board computer that meets your I/O requirements. If you can't find one, your design and budget could be in trouble.
Our OB68KIVSBC20 with its OMNIMODULE modular I/O, adjusts to meet your I/O needs. It can give you just the right type for your specific application. It can even accommodate last minute changes in your I/O requirements. The OB68KIVSBC20's OMNIMODULE socket allows you to add more ports, through plug in I/O modules. You can add 2 more serial ports or 20 more lines of parallel I/O. Specialized interfaces such as GPIB or SCSI can also be added. Our prototyping module even allows you to implement custom I/O. And with an OMNIMODULE on board, the OB68K/VSBC20 still uses only one slot.
In addition to its modular I/O, the OB68K/VSBC20 comes standard with 2 RS232C async serial ports and a 16 -bit parallel port. The OMNIMODULE and on board serial I/O is brought out to your choice of front panel or P2 connector. On board parallel I/O is brought out to the P2 connector only.
The OB68KIVSBC20 is fast and flexible with a 12.5 MHz 68020 standard ( 16.7 and 25 MHz optional). Its 1 MB of parity-protected dual-access, low cost dynamic RAM operates at O -wait-states even at 16.7 MHz!

Additional features include:

- 68881 or 68882 Math Co-Processor (optional).
- (2) 32-pin ROM sockets (up to 256 KB ).
- Supports unaligned transfers (UAT).
- (1) 16-bit and (1) 24-bit timer/counter.
- (7) prioritized interrupts.
- IEEE 1014 (Rev. C.I) compatible.
- 4 level VME BUS arbiter (optional).
- 2 year limited warranty.

Today your choice of
OMNIMODULE's include:

- Kluge prototyping module.
- (2) async RS232C serial ports.
- (2) synlasync RS232C serial ports.
- (2) async RS422 serial ports.
- (20) lines of parallel IIO.
- SCSI controller.
- GPIB interface.
- And more to come!

For a free data sheet or to learn more about our OMNIMODULE modular I/O, contact our Marketing Manager, Peter Czuchra at $1-800-638-5022$ or (312) 231-6880 in Illinois. Send $\$ 10.00$ for a detailed technical manual or a copy of our OMNIMODULE specification.


# OMNIBYTE 

## OMINIBYTE CORPORATION

245 W. Roosevelt Road
West Chicago, IL 60185-3790
III IL (312) 231-6880
Fax No. (312) 231-7042
CALL TOLL FREE
1-800-638-5022
A Look At Today . . . A Vision Of Tomorrow.

### 53.6 Reasons to Choose P-CAD for CAE and PCB design.



- End-to-end PCB design $\bullet$ Workstation performance $\bullet 53.6 \%$ market share* $\bullet$ New! SMT support

- Low cost schematic design • Auto place \& route $\left(45^{\circ}\right) \bullet$ Large board capacity $\bullet$ ASIC design kits

- Operates on standard hardware $\bullet$ Full range of system interfaces $\bullet 3000+$ component library

- Design rule checking $\bullet$ Absolute data security $\bullet$ 3rd party software \& services $\bullet 24$-hour on-line support


To find out why $53.6 \%$ of engineers using PC-based CAD systems choose $\mathrm{P}-\mathrm{CAD}^{\circledR}$ for workstation level performance, call toll-free:
800-523-5207 U.S. 800-628-8748 California


Personal CAD Systems, Inc.
1290 Parkmoor Avenue
San Jose, California 95126 USA
Telex: 371-7199 FAX: 408-279-3752

AVAILABILITY: Now
COST: Under $\$ 0.50$ for NMOS 413L and under $\$ 1$ for CMOS 413C in very high volume ( $1 \mathrm{M} / \mathrm{yr}$ ).
SECOND SOURCE: Thomson (over 6M units in '86)
CORE: Core $\mu \mathrm{P}$ concept has been used all along for this single-chip family, though on an internal basis.
Description: NMOS and CMOS minimum-cost single-chip family. COP chips are microcontrollers intended to make low-cost, intelligent products feasible, and contain the complete $\mu \mathrm{C}$ system- $\mu \mathrm{P}$, memory and I/O-necessary to implement dedicated control functions. Typical application would be as lone chip in a low-cost toy for mass consumer market, where it would provide the intelligence to interface to a human. An OEM customer might order COP chips at the rate of several million annually, paying just $\$ 0.60$ apiece.

National Semiconductor Corp
2900 Semiconductor Dr, MS 16-174
Santa Clara, CA 95051
Phone (408) 721-4345

Status: Dataquest figures for ' 86 show COP continues to hold 2nd place in the mostly Asian-dominated 4 -bit $\mu$ C market. COP had $141 / 2 \%$ of 4 -bit market vs NEC's 1st-place 75XX, which had $16 \%$. Total COPS unit shipments were $371 / 2 \mathrm{M}$ units; 31 M were from prime source National. Note that National's COP800 (next directory entry) is similar to COP400 in name only; it has a different architecture and instruction set.
$\qquad$


## Notes:

1. ROMless 402 and 404 are available for development and low-volume production, as well as piggyback CPUs that carry standard EPROMs. 2. Some COP400 models and peripherals are configured with National Microbus serial I/O for easy exchange of data with low pin count. 3. CMOS chips have optional multi-input wake-up feature, improved timer, including interrupt-on-overflow; designed for increased ESD and latch-up margin.
2. 24-and 28-pin surface-mount packaging available for space-sensitive applications such as consumer goods.

I-DATA-MANIPULATION INSTRUCTIONS
Binary arithmetic (add and subtract) with BCD handled by add immediate of correction. Only logical is exclusive-OR. Can test individual bits in RAM
II-DATA-MOVEMENT INSTRUCTIONS
Direct and indirect movements between data RAM and accumulator. Like some other 4-bit, 1-chip $\mu \mathrm{Cs}$, makes use of clever built-in exclusiveOR in instruction to flip back and forth between nibbles of data strings Combination instructions permit indexing forward and backward through data RAM
Move 8-bit pattern from instruction ROM to Q output register, also 8-bit table look-up on input
Can set up operating modes on serial I/O with software, turning it into counter if desired
I/O instructions to individually serve unique I/O ports

## III-PROGRAM-MANIPULATION INSTR

## Jump and jump indirect

Jump and return from subroutine (three levels of return stack; two for 410L)
Skip-type conditional test instructions
Vectored hardware interrupt
IV-PROGRAM-STATUS-MANIP INSTR
Set and carry bit, and interrupt enable (There's a special means for saving carry status upon interrupts)
V-POWER-SAVING INSTRUCTIONS
Halt instruction disconnects internal circuitry from clock, which lowers power consumption to few $\mu \mathrm{A}$. Because chip is static CMOS, all registers retain data, and upon Reset, will restart from where left off.

Specification summary: Single-chip $\mu \mathrm{C}$ with split-memory architecture; 8 -bit-wide instruction side ( 1 k for 420 part) and 4 -bit-wide data side ( 64 for 420 part). Considerable on-chip I/O despite small package size (28 pins for 420) including clocked serial/event-counter port. Family includes 30 devices with different memory and I/O options and fabricated in several device technologies, including basic metal-gate NMOS and CMOS. Power for CMOS will vary from 3 mA at $14-\mu \mathrm{sec}$ cycle to $120 \mu \mathrm{~A}$ at $64-\mu \mathrm{sec}$ cycle (using $32-\mathrm{kHz}$ watch crystal) and 2.4 V supply. "Asleep" drain will be $6 \mu \mathrm{~A}$ max. Extended-temperature-range devices ( -40 to $+85^{\circ} \mathrm{C}$ and -55 to $+125^{\circ} \mathrm{C}$ ) available, as well as extended-voltage-range devices.

| PART NUMBER | COP400 FAMILY (CMOS MEMBERS ONLY) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MEMORY |  | $\begin{aligned} & \text { I/O } \\ & \text { PINS } \end{aligned}$ | INTERRUPT | STACK | TIMER BASE COUNTER | $\begin{gathered} \text { SIZE } \\ \text { (PINS) } \end{gathered}$ | OTHER |
|  | ROM (BYTES) | RAM (DIGITS) |  |  |  |  |  |  |
| COP413C | 0.5k | 32 | 16 | NO | 2 LEVEL | NO | 20 |  |
| COP413CH | 0.5k | 32 | 16 | NO | 2 LEVEL | NO | 20 |  |
| COP410C | 0.5k | 32 | 19 | NO | 2 LEVEL | NO | 24 |  |
| COP411C | 0.5k | 32 | 16 | NO | 2 LEVEL | NO | 20 |  |
| COP424C | 1.0k | 64 | 23 | 1 SOURCE | 3 LEVEL | YES | 28 | MICROBUS |
| COP425C | 1.0k | 64 | 20 | NO | 3 LEVEL | YES | 24 |  |
| COP426C | 1.0k | 64 | 16 | NO | 3 LEVEL | YES | 20 |  |
| COP444C | 2.0 k | 128 | 23 | 1 SOURCE | 3 LEVEL | YES | 28 | MICROBUS |
| COP445C | 2.0k | 128 | 20 | NO | 3 LEVEL | YES | 24 |  |

Mole (microcomputer on-line emulator) consists of two hardware components and software for a host computer. The two hardware components are a general-purpose Brain board common to all National microcontroller $\mu \mathrm{Cs}$ and a personality board specific to the particular National $\mu \mathrm{C}$ being supported (which plugs into the Brain board). COP is supported by one of the personality boards.
The general-purpose Brain board works in conjunction with a terminal or host computer such as the IBM PC. With the personality board plugged in, it provides platform for both hardware and software development. Application hot line: (408) 721-5582

Mole software is intended for user's host computer and is written for MS-DOS and CP/M. Includes COP crossassemblers.

AVAILABILITY: Now for 1 k ROM and 2 k EEPROM. 1 st qtr ' 88 for 4 k ROM and 3rd qtr ' 88 for 4 k ROM with UART.
COST: $\$ 2$ to $\$ 5$ for standard parts, 10k qty
SECOND SOURCE: Sierra Semiconductor
CORE: Sierra is using COP800 core for custom designs for portable medical monitors and home security, etc. Successful silicon has been achieved, Sierra says.
Description: 8-bit CMOS 1-chip family in which a purposely simple core $\mu \mathrm{P}$ is surrounded by varying amounts of memory, peripheral functions, and $\mathrm{I} / \mathrm{O}$. Some 20 parts exist or are in the works and many more are forecast for future. Initial core has provision for addressing 32 k -byte program memory and 256 -byte data memory, but that can be expanded in future. The program and data memory are treated separately so, like the 4-bit COP400, the COP800 has a Harvard architecture. Otherwise it seems more similar to Von Neumann common-memory machines such as Motorola's 6805 or National's 16-bit 1-chip device, the HPC 6040.

National Semiconductor Corp
2900 Semiconductor Dr, MS 16-174
Santa Clara, CA 95051
Phone (408) 721-5582

Status: Having gained one of the leadership positions in the 4-bit microcontroller field with its COP400, and having gotten 16-bit microcontrollers off to a start with its HPC 16040, National has introduced this 8 -bit controller to fill gap in between. The architecture of the core $\mu \mathrm{P}$ seems quite simple-a bit like the Motorola 6508. National explains that it purposely kept the core simple and straightforward to leave room for lots of memory, peripheral functions, and I/O. National considers the family as its entry into ASICs, but so far second-source Sierra seems ahead of National in using core for ASICs.
$\qquad$


| $\begin{aligned} & \text { PART } \\ & \text { NUMBER } \end{aligned}$ | MEMORY |  | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { PIN } \end{array}$ | INTERRUPT | STACK | $\begin{array}{\|c\|} \text { TIMER } \\ \text { BASE } \\ \text { COUNTER } \end{array}$ | $\begin{array}{\|c} \text { SIZE } \\ \text { (PINS) } \end{array}$ | OTHER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline \text { ROM } \\ \text { (BYTES) } \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { RAM } \\ \text { (DIGITS) } \end{array}$ |  |  |  |  |  |  |
| COP820C | 1.0k | 64 | 24 | 3 SOURCES | In Ram | 1 | 28 |  |
| COP821C | 1.0k | 64 | 20 | 3 SOURCES | IN RAM | 1 | 24 |  |
| COP822C | 1.0k | 64 | 16 | 3 SOURCES | IN RAM | 1 | 20 |  |
| COP8720C | 1.0k | 64 | 24 | 3 SOURCES | IN RAM | 1 | 28 | EEPROM IN ROM |
| COP8721C | 1.0k | 64 | 20 | 3 SOURCES | IN RAM | 1 | 24 | EEPROM IN ROM |
| COP8722C | 1.0k | 64 | 16 | 3 SOURCES | IN RAM | 1 | 20 | EEPROM IN ROM |
| COP840C | 2.0 k EE | 128 | 24 | 3 SOURCES | IN RAM | 1 | 28 |  |
| COP841C | 2.0 kEE | 128 | 20 | 3 SOURCES | IN RAM | 1 | 24 |  |
| COP888CF* | 4.0k | 128 | 36/40 | 10 SOURCES | IN RAM | 2 | $40 / 44$ |  |
|  |  |  |  |  |  |  |  | A/D CONVERTERS |
| COP888CG* | 4.0k | 192 | 36/40 | 12 SOURCES | IN RAM | 2 | 40/44 | 2 PWM TIMERS |
| COP888CK* | 4.0k | 192 | 36/40 | 13 SOURCES | IN RAM | 2 | $40 / 44$ | 2 PWM TIMERS, |
|  |  |  |  |  |  |  |  | A/D CONVERTERS. |
| COP8788CKMH** | 4.0k UV | 192 | 36/40 | 13 SOURCES | IN RAM | 2 | 40/44 | 2 PWM TIMERS, |
|  |  |  |  |  |  |  |  | A/D CONVERTERS, |
| VAllABLE 0188 |  |  |  |  |  |  |  |  |
| 'AVAILABLE O3'88 |  |  |  |  |  |  |  |  |

## -DATA-MANIPULATION INSTRUCTIONS

Add, add with carry, subtract and carry
Logicals include rotates, shift compares and conditionals
Decimal correct
Increment and decrement
Bit manipulation: set, reset, and test individual bits in data memory, which includes those in data registers and I/O ports

## II-DATA-MOVEMENT INSTRUCTIONS

Load and exchange instructions with optional automatic post increment or decrement of the associated pointer. Most allow the use of either the B or X pointer. Decrement register and skip if zero

## III-PROGRAM-MANIPULATION INSTR

Jump instructions: relative, absolute, absolute long, indirect
Subroutine, subroutine long, return and skip (Subroutine levels are limited only by the amount of available RAM)
Push and pop

## IV-PROGRAM-STATUS-MANIP INSTR

ALU-driven decision bits in status register (PSW) appear limited to carry and half-carry flags. These, as well as interrupt control bits for various on and off-chip interrupt sources, can be set and reset

## V-POWER-SAVING INSTRUCTIONS

Halt mode, entered by setting data bit and exited by resetting bit
Note:

1. Program-branch decisions are implemented in skip-the-next-instruction manner.

Specification summary: 8-bit Harvard (split-memory) architecture $\mu \mathrm{C}$ in CMOS. 15 -bit program counter (PC) can address 32 -byte program memory, which can include data and data tables. Initial on-chip memory selections will be $1 \mathrm{k}, 2 \mathrm{k}$, and 4 k bytes. 8 -bit data-address register can address 256 -byte data. All data, control, and I/O registers are mapped into data-side memory space. Two bidirectional 8 -bit and two unidirectional 4-bit I/O ports max. Each I/O pin has software-selectable options to adapt the chip to specific applications. Part may be operated in ROMless mode to provide for emulation and for applications requiring external program memory, in which case external memory is accessed serially via the two 4 -bit ports. On-chip peripheral functions include software-selectable use assigment of $36 \mathrm{I} / \mathrm{O}$ pins, 3 -wire serial I/O, 16 -bit timer/counter with capture register and auto reload, and a multisource (8) interrupt. Each part has an EEPROM equivalent for full "form-fit" function emulation. Maximum speed is $1-\mu \mathrm{sec}$ instruction cycle (most instructions take one cycle), and because part is static CMOS, it will run down to dc and won't lose data in memory. Clock for $1-\mu \mathrm{sec}$ cycle is 20 MHz . Fabricated in double-metal $2-\mu \mathrm{m}(11 / 2 \mu \mathrm{~m}$ on way) silicon-gate CMOS. Operates over 2.5 to 6 V range and draws 9 mA running full speed at $1-\mu \mathrm{sec}$ cycles, but less than $1 \mu \mathrm{~A}$ when halted. Enclosed in 20, 24, 28 and 40 -pin DIPs and surface-mount packages. MIL-spec temperature-range versions planned.

## Notes:

1. Diagram shows basic COP800 family architecture. Over 10 basic parts planned for the family. Each has an emulator part created by replacing standard masked-ROM with EEPROM.
2. The basic core, including CPU and some peripherals, is only 66 mils per side ( 4330 mils sq area), thus only taking up $1 / 10$ th of reasonablesized chip ( 200 mils per side or 40 K sq mils area) and leaving adequate room for not only basic memory and I/O but also for UARTS, A/D converters, additional timers, LCD display drivers, and custom features for specific applications. Sierra says cost of ASIC design can be as low as $\$ 40 \mathrm{k}$ up front ( 16 weeks' time), meaning it can be cost competitive for 100k quantities.

Supported on National Mole (microcomputer on-line emulator), which consists of Brain motherboard and COP800 personality board. Mole can be used in conjunction with IBM PC as host

## Our delivery is almost as fast as our access time.

High Speed CMOS UV-Erasable PROMs

If you're really serious about switching from bipolar to CMOS, we won't offer to take you to the PROM and then stand you up.
We're ready to deliver. NOW.

We can supply you immediately with high-speed CMOS PROMS that offer socket compatibility with most popular bipolar PROMS. Plus, these devices consume less than half the power of fuse-link bipolar PROMS and are reprogrammable.

Our speedy 27CX641s and


ICT CMOS Erasable PROM Selection Guide

| Device | Pins | Pkg. | Organization | Speed | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 27CX641C-40 | 24 | 600 mil | 8 Kx 8 | 40 ns | 80 mA max. |
| 27CX641C-45 | 24 | 600 mil | 8 Kx 8 | 45 ns | 80 mA max. |
| 27CX641C-55 | 24 | 600 mil | 8 Kx 8 | 55 ns | 80 mA max. |
| 27CX642C-40 | 24 | 300 mil | 8 Kx 8 | 40 ns | 80 mA max. |
| 27CX642C-45 | 24 | 300 mil | 8 Kx 8 | 45 ns | 80 mA max. |
| 27CX642C-55 | 24 | 300 mil | 8 Kx 8 | 55 ns | 80 mA max. |

$\$ 23.24$ in lots of 100 pieces. Our 45 ns devices are $\$ 29.05$ and 40 ns devices are $\$ 33.20$ in the same quantity.

Be sure to watch for other family members coming your way soon. The 27CX321 and 27CX322 are 4,096 x 8-bit high-speed UV-Erasable

Erasable CMOS PROMs with access times from 40 to 55 ns . Available in 24 -pin standard 600 -mil, or spacesaving 300 -mil packages.

Reduce your power consumption. The 27CX641/642 draws 80 mA max., less than half that of bipolar $8 \mathrm{~K} \times 8 \mathrm{PROMs}$.

Reprogrammability of your UVErasable CMOS EPROMs means added convenience and reduced development and retrofit cost. It also means $100 \%$ factory testing.

Our 55 ns devices are priced at

CMOS PROMs with 35 to 55 ns access times and a special low-power stand-by mode.

Don't be left waiting for the PROM. Order from ICT now.

For details, contact Sales and Marketing, International CMOS Technology, Inc., 2125 Lundy Avenue, San Jose, CA 95131. (408) 434-0678.


## INTERNATIONAL CMOS TECHNOLOGY, INC.

CMOS is our middle name.


## THE 8051 TOOLBOX.

## PC-HOSTED EMULATORS AND SUPPORT FROM \$1495.*

Want the right tools for your 8051 -family job? You'll find them inside MetaLink's 8051 toolbox: complete In-Circuit Emulation hardware, software and thoughtware. A toolbox that lets you plug your PC into MetaLink's costeffective, high-performance 8051 family of development tools.

Why get your toolbox from MetaLink ${ }^{\text {TM }}$ ? We understand just how to get the best design performance from your applicationand to meet engineering budgets and quality standards.

Call MetaLink for your demo diskette to evaluate the capabilities of our MetaICE ${ }^{\text {TM }}$ units. Or, for qualified customers, we offer a free, 10 -day trial.

| MetaICE-80515 | MetaICE-80C452 |
| :--- | :--- |
| MetaICE-83C152 | MetaICE-80535 |
| MetaICE-80C451 | MetaICE-31 |
| MetaICE-8344 | MetaICE-31A |
| MetaICE-51 | MetaICE-32 |
| MetaICE-52 | MetaICE-32A |
| MetaICE-8044 |  | FOR FREE 8051 FAMILY

POCKET REFERENCE
GUIDE: CIRCLE NO 153


## PIC1600 FAMILY

AVAILABILITY: First silicon for new silicon-gate CMOS expected 4th qtr '87.
COST: Projected at less than $\$ 2$ to $\$ 5$ in 25 k qty, depending on speed and temperature specs and size of EPROM.
SECOND SOURCE: None.

Description: Family of small 1-chip static CMOS $\mu$ Cs that will use EPROM technology for both low-volume and high-volume production. Supplier says efficient 12 -bit instruction word allows use of small EPROMs. Compact architecture also allows small die ( $100 \times 105$ mils for smallest part).

General Instrument Corp

## Microelectronics

2355 W Chandler Blvd
Chandler, AZ 85224
Phone (602) 345-3287

Status: It had begun to look like the 14 -year-old PIC $\mu \mathrm{P}$ was nearing the end of its life-demand for existing NMOS parts had dropped to $2 \%$ of 8 -bit $\mu \mathrm{C}$ market ( 4.6 M units) according to Dataquest. But now supplier is finally bringing out its updated silicon-gate CMOS versions, and has added the twist of offering EPROMs for both low-volume production (in windowed packages) and high-volume production (windowless plastic packages). Supplier hopes to use its existing ability of mass-producing stand-alone EPROMs to offer users fast turnaround and prices competitive with masked-ROMs, even at high volumes.


I-DATA-MANIPULATION INSTRUCTIONS
Add and subtract
Logicals
Rotate right and left, decimal adjust
Swap halves
Bit set and clear
II-DATA-MOVEMENT INSTRUCTIONS
All RAM (general- and special-purpose registers) accessible by direct or indirect addressing
Page addressing
Move file
III-PROGRAM-MANIPULATION INSTR
Skip if zero (for comparisons and bit tests)
Move literal to W
Call subroutine
Go to routine
IV-PROGRAM-STATUS-MANIP INSTR
Can bit test on status-register carry, decimal carry, and zero
V-POWER-SAVING AND CONTROL INSTRUCTIONS
Sleep stops oscillator. CLRWDT clears watchdog timer. Tris instructs 3 -state ports. Option loads option register.

Notes:

1. Diagram applies to original NMOS 1655A. See table for new CMOS parts
2. 12-bit-wide instruction word allows all instructions to be single word, which produces compact code; supplier claims benchmarks show almost double the code efficiency of 8 -bit instruction word.
3. All current devices are silicon-gate CMOS with 8 -bit real-time clock counter, watchdog timer, and 2-level PC-save stack for subroutine nesting. No interrupts.
4. Security EPROM fuse for user's code protection.

Specification summary: Split-memory Harvard architecture with 12-bitwide program EPROM and 8 -bit-wide data registers (RAM). See table for EPROM and RAM sizes. Not expandable in memory because intended for self-contained, stand-alone applications. Instructions executed from dc to $200 \mathrm{nsec}(20-\mathrm{MHz}$ clock). Devices are fabricated in silicon-gate CMOS. Power consumption ranges from less that $1 \mu \mathrm{~A}$ with clock stopped to 30 mA at 20 MHz . In 18-and 28 -pin DIPs and surface mount.


Supplier will resell a new PC-based development system that Audix (Bohemia, NY) is readying for both the PIC and the TI 320 DSP that General Instrument second sources. This development system will have user-friendly features such as extensive use of Microsoft Windows. Its price has been targeted at $\$ 3500$ to $\$ 5000$. It is scheduled for mid ' 88 .

Software will be bundled with the new Audix hardware development system. (Actually because the instruction set has not changed-just 6 added instructions-considerable software has existed for some time, including many application programs, such as for motor control.)

## 8048 FAMILY

## 8-BIT NMOS AND CMOS

AVAILABILITY: Now for NMOS and CMOS (12 MHz).
COST: Masked-ROM parts less than $\$ 2$ in high volume ( 100 k qty). EPROM parts cost $\$ 18$ in 100 qty. CMOS parts cost as low as $\$ 3$ in 100 k qty. Windowless-PROM parts cost $\$ 8$ in 5 k qty.
SECOND SOURCE: Toshiba, NEC, Signetics/Philips, National, Oki, Siemens, Fujitsu, GE-Intersil, UMC (Taiwan), with volume being spread out among suppliers.
CORE: Zymos has been using 80C49 as core for semicustom for a number of years. Others are following as 8048/49 combines widespread popularity with reasonably small core size.

Description: Broad family of 1-chip controller-type $\mu \mathrm{Cs}$, including version that can function as slave (8041). Basic models don't have serial communication ports (some versions from Philips do), but they can use 8080/85 peripherals for I/O expansion. See 8051 listing for enhanced version.

## Intel Corp

Embedded Controller Operation
5000 W Chandler Blvd
Chandler, AZ 85226
Phone (602) 961-8051

Status: This is still the leading 8-bit 1-chip family, based on Dataquest unit volume figures for ' 86 ( 43 million units). However, the Dataquest figures also showed a continuing drop in share of market-from a high of $41 \%$ in ' 84 to just $20 \%$ in ' 86 . Intel is still bullish about its 8048 , saying total family shipments are projected to be 110 million in ' 87 , or $33 \%$ of the market. However, we note that Intel choose the 8051 over the 8048 as the kick-off core for ASIC, and Intel says it has no definite plans to ever use the 8048 as an ASIC core.


## Notes:

1. Diagram is for basic 8048. Table indicates some of other basic parts most of which exist in both NMOS and CMOS.
2. CMOS parts are designated $80 \mathrm{C} 48,80 \mathrm{C} 49,80 \mathrm{C} 50$, etc.
3. There are many other variations on basic 8048 among the many suppliers. For example, Intel's 8041/42 chips are software compatible but can be configured as slaves to host $\mu$ Ps for interface applications. The National NS 405/455 uses the 8048 core as basis of a terminal controller. Siemens has telecomm-oriented 80C382/482. A number of semicustom houses use the 8048 as a core processor in their libraries.

| PART | MEMORY (BYTES) |  |  | PACKAGE PINS |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| NO | ROM | EPROM | RAM | PARALLEL <br> I/O | TOTAL |
| 8035 | 0 | 0 | 64 | $3 \times 8$ | 40 |
| 8048 | 1 k | 0 | 64 | $3 \times 8$ | 40 |
| 8748 | 0 | 1 k | 64 | $3 \times 8$ | 40 |
| 8039 | 0 | 0 | 128 | $3 \times 8$ | 40 |
| 8049 | 2 k | 0 | 128 | $3 \times 8$ | 40 |
| 8749 | 0 | 2 k | 128 | $3 \times 8$ | 40 |
| 8040 | 0 | 0 | 128 | $3 \times 8$ | 40 |
| 8050 | 4 k | 0 | 256 | $3 \times 8$ | 40 |

I-DATA-MANIPULATION INSTRUCTIONS
Arithmetic and logic
Bit set and reset
Two working banks of 8 -bit registers
II-DATA-MOVEMENT INSTRUCTIONS
Both internal and external RAM are fully accessible by instruction set Indirect and direct data fetches
III-PROGRAM-MANIPULATION INSTR
Decrement and skip if zero
Over 20 conditional branches
8 -level stack with expansion capability
Two vectored interrupts
Two programmable flag bits under software control IV-PROGRAM-STATUS-MANIP INSTR
Status word is fully accessible and is stored in the stack
Note: Described are the 90 basic instructions for the 8048/8748.

Specification summary: Split-memory architecture with 1 k to 4 k bytes of program ROM (or EPROM) on chip and 64 to 256 bytes in separate space, also on chip. I/O has its own space and instructions to operate directly on I/O ports. All spaces are expandable: program memory to 4 k bytes, data memory to 256 bytes, I/O to unlimited amounts. I/O can use 8080/85 peripherals. Devices have 8 -level stack for subroutine nesting and interrupt response. Dual banks of working registers allow rapid context switching. Family members execute their 1 - and 2 -cycle instructions at 1 -cycle times ranging from 1.36 to $15 \mu \mathrm{sec}$. NMOS 5 V technology in 40-pin DIP and 44-pad chip carriers; UV-erasable ROMs (EPROMs) and windowless PROM parts are available. CMOS versions available with idle and power-down features and optional flatpack packages.

## HARDWARE - SUPPORT

SOFTWARE

From Intel: Intel now plays down 8048 support, saying that there are now numerous third-party OEM suppliers of PC-hosted emulators for the 8048 family.
From NEC: Ekakit 84C-1 stand-alone emulator (less than \$2000).

From Intel: ASM-48 package with linker to run on Intel microcomputer development systems running ISIS operating system (\$1500 for 8 -copy license).
From others: Because of the broad-based popularity of this family, dozens of independent sources of development and application software exist, including support on universal development systems from Tektronix, Applied Microsystems, etc.
Program library: Insite Library contains variety of application programs.

# Plessey Microsystems puts the 68030 in its proper place 

## ...and doubles your VME processing power!

(

If you've been yearning to double the processing power and throughput of your VME system, the wait is over. Once again, Plessey Microsystems has taken the lead... with our new 68030-based PME 68-32 VME Single Board Computer. It puts all the power of the 68030 into the industry's fastest, most powerful and versatile VMEbus processor board. And we're not talking about a board that's under development. The PME 68-32 is here...right now!

## Doubling Your Processing Power With...

- 68030 processor
- Optional 68882 floating point co-processor
- 4 Mbytes true dual-ported DRAM
- Cache burst fill capabilityzero wait states
-Two high-speed serial ports-up to $1 \mathrm{Mbit/sec}$.
- Remote reset

- Mailbox interrupts
- Flexible dual-ported address mapping
- Complete VMEbus system control functions

Plus the Unique PEX Interface...
Our unique on-board PEX (Plessey Extension bus) Interface allows you to easily meet even highly specialized application requirements. You can put the functionality you choose onto the 68-32 because it puts so many interface possibilities at your disposal, including SCSI and others like parallel I/O, Ethemet,* floppy disk, additional serial I/O...and more!
...And Smooth, Easy Upgrade Paths...
The PME 68-32 is part of a complete family of Plessey Microsystems processor boards incorporating the 68000 series of processors. That means minimal-or even zerosoftware changes from one product to the next. If you're using our 68020-based processors now, you can easily upgrade to the PME 68-32...now!

## ...For Ultimate VME Strength.

With our 68030-based processors, Plessey continues to extend its lead in VME technology. And not just processors. We've got a host of new VME memory boards, I/O and controller boards, and systems and software. Call or write for details and make Plessey's ultimate VME strength your system's greatest strength.

PLESSEY and the Plessey symbol are registered
trademarks of The Plessey Company plc.

## 㣘 <br> National <br> Semiconductor



## The NS32532: Real-world performance for real-world applications.

At National, we believe that a highperformance 32-bit microprocessor should be worked with, not around.

That's why the NS32532 offers you some of the highest performance specs in the industry.

Yet it's performance you can use. Because the NS32532 was created for realworld designers working on real-world systems to meet real-world needs.

## PERFORMANCE YOU CAN COUNT ON

The NS32532 is capable of delivering 15 MIPS peak performance, 8-10 MIPS sustained, at 30 MHz .

Not "no-ops" MIPS. Not benchmarking MIPS. Not RISC MIPS. But genuine VAX ${ }^{\text {a }}$ 11/780 MIPS.

You're looking at 16,600 Dhrystones per second.

Not to mention high integer performance and high floating-point performance. With a range of FPU solutions that deliver up to 8 million double-precisionWhetstones per second.
Below: NS32532 chip
Leff: VME532 evaluation board; NS32532 block diagram; competitive performance comparison*

* Sources:

NS32532 - August 1987 Performance Evaluation Tests 80386 - "The 80386: AHigh-Performance Workstation Microprocessor." Intel Corp., June 1, 1986


## The NS32532

- 8-10 MIPS sustained, 15 MIPS peak
- 20 -, 25-, and $30-\mathrm{MHz}$ devices
- On-chip 1,024 -byte 2 -way set associative physical data cache
- On-chip 512-byte direct mapped physical instruction cache
- Hardware cache invalidate for highperformance cache coherency
- On-chip demand-paged memory management including 64 -entry fully associative Translation Lookaside Buffer
- 4 -stage instruction pipeline including instruction prefetch and branch prediction
- 2-clock basic READ/WRITE cycle
- 1-clock burst-mode transfers
- Unique bit-manipulation and stringhandling instructions
- Highly symmetrical and orthogonal instruction set producing compact code
- Extremely fast context switch $(3.6 \mu \mathrm{~s})$ and interrupt service ( $1.3 \mu \mathrm{~s}$ )
- Fabricated in $\mathrm{M}^{2} \mathrm{CMOS}$
- 370,000 transistor sites
- SAMPLES AVALLABLE Now


## SUPER-MINI PERFORMANCE <br> ON A CHIP

The NS32532 achieves its superior performance because it integrates key systems functions on a single piece of silicon.

Only the NS32532 incorporates on-chip data and instruction caches, demand-paged virtual memory management, and a 4 stage instruction pipeline. With instruction prefetches and branch prediction. Plus a hardware cache invalidate mechanism that ensures cache coherency.

[^5]
## SCALABLE PERFORMANCE

The NS32532 is one of seven CPUs based on the same 32-bit architecture. With the same orthogonal, highly symmetrical instruction set.

Which means you can migrate your design throughout the entire performance range without having to re-engineer your software at any level. And you can build consistently competitive systems without resorting to some "more innovative" architecture that leaves you and your software investment in the lurch.

## PERFORMANCE THAT'S READY FOR YOU TODAY

We've already begun sampling silicon. We've already ported UNIX ${ }^{8}$ SystemV. 3 and VRTX. And we've already produced a board-level implementation - a fully integrated, fully populated, plug-and-go VME-compatible native environment. . . available now for evaluation. So are nearly 150 other members of the Series $32000^{*}$ family, including coprocessors, peripherals, development tools and optimizing compilers.

To talk about putting our performance into practice in your application, call our Application Engineers toll free: 800/ 538-1866, ext. 532 or 800/672-1811, ext. 532 (within California).

8051/8052 FAMILY
AVAILABILITY: Now for 8051, 80C51, 8031, 80C31, 8751, 87C51, 8032, and 8052, as well as special versions from second sources (see notes). COST: $\$ 4.50$ in 100k qty for $8051 ; \$ 32$ in 1k qty for $8751 ; \$ 6.50$ in 100 qty for 80C51; $\$ 5.35$ in 100k qty for 8052; $\$ 44$ for 87C51; $\$ 70$ for EEPROM UPI-452 slave version, 1 k qty.
SECOND SOURCE: Siemens, Signetics/Philips, AMD, Fujitsu, Oki, and Harris-Matra (France) licensed.
CORE: Intel's new ASIC Components Group (Santa Clara, CA) considers the 8051 as its starting $\mu \mathrm{P}$ core. RCA and Fujitsu also using it as ASIC core.

Description: Expandable single-chip "controller," an enhanced version of the same supplier's widely used 8048 family. Architecturally, it features the more "regular" nonpaged form of addressing for easier programming, more interrupts with extra RAM register banks to service them, increased stack depth, and new instructions such as multiply, divide, and compare. In peripheral support, it adds a full-duplex hardware UART and enlarged timer/counter capability.

## 8-BIT NMOS AND CMOS

Intel Corp
Embedded Controller Operation
5000 W Chandler Blvd
Chandler, AZ 85226
Phone (602) 961-8051

Status: Generally thought of as the leader among the newer, more powerful 8 -bit 1 -chip $\mu \mathrm{Cs}$. But according to Dataquest ' 86 statistics, the 8051 has showed less growth in share of market from unit-volume standpoint than some other $\mu \mathrm{Cs}$. Nevertheless, over 22 million units were shipped in ' 86 ( $11 \%$ share of 8 -bit- $\mu \mathrm{C}$ market). It faces stiff competition from both high-end 8 -bit $\mu \mathrm{Cs}$, such as Mitsubishi's 50740 version of the 6500/1, Motorola's 68HC11, NEC's 7811, Hitachi's 647180, and National's COP800, as well as from the new 16 -bit $\mu \mathrm{Cs}$, such as Intel's own 8096 and National's 16040. A new factor will be Intel's choice of 8051 as the lead core for Intel's thrust into ASIC.

HARDWARE — CHARACTERISTICS ——SOFTWARE


Specification summary: Expandable 1-chip $\mu$ C. Split-memory architecture has 4 k - to 8 k -byte ROM on chip and 128 to 256 bytes of RAM on chip. Memories each expandable externally to 128 k bytes. Four 8 -bit ports on chip, but only one of these remains a port when all off-chip expansions and on-chip special functions are used. Special functions included on chip are full-duplex hardware UART (to 500k baud), two or three 16-bit timer/counters, and interrupt system to service these internal functions along with two external interrupts with $3-$ to $7-\mu \mathrm{sec}$ latency. Instructions are a superset of the 8048's, with paged addressing eliminated. At $12-\mathrm{MHz}$ clock, most instructions take $1 \mu \mathrm{sec}$; multiply or divide requires $4 \mu \mathrm{sec}$. Supplier's high-density HMOS silicon-gate n-channel technology used to achieve small die size and good speed. Packaged in 40-pin DIP and 44-pad chip carriers. 8051 is also available in CMOS (80C51) with 12 - or $16-\mathrm{MHz}$ performance and idle/powerdown modes.

## I-DATA-MANIPULATION INSTRUCTIONS

Arithmetic, including add, subtract, multiply, and divide
Bit manipulation, including complex tests on bits (and branching on results)
II-DATA-MOVEMENT INSTRUCTIONS
Register addressing for the eight working registers in the four register banks
Direct, immediate, and indirect data addressing for more general data accessing
Table look-up in ROM via data pointer
III-PROGRAM-MANIPULATION INSTR
Depth of subroutining limited only by available space in 128-or 256-byte on-chip RAM
Conditional jumps on status-register flags
Conditional jumps on comparisons
Vectored interrupts to service two external interrupts, timers, and UART IV-PROGRAM-STATUS-MANIP INSTR
CPU's program-status word fully accessible via software. Status bits in timer and UART also software accessible

## Notes:

1. The eight members of the 8051 family have between 128 and 256 bytes of RAM and differ mainly in their amount and form of on-chip ROM. The 8051 and 80C51 incorporate 4 k bytes of masked ROM. The 8751 and 87C51 have 4k bytes of EPROM. The 8031 and 80 C 31 have no on-chip ROM. (Hence, because it must use ports to access external memory, only port 1 is available for I/O.) The 8052 has 8 k bytes of masked ROM. The 8032 has no on-chip ROM. The 8052 and 8032 have 256 bytes of on-chip RAM.
2. The 8051 's so-called Boolean-processor capabilities refer to the way instructions can single out bits in RAM, accumulators, I/O registers, etc, and perform complex bit tests and comparisons, then execute relative jumps based on results.
3. The slave version of the 80C51, the UPI-452, is counterpart of UPI-42 ( $8041 / 42$ ) for 8048 family. It is intended for software-customizable interfaces.
4. Intel has one model of 8052 preprogrammed with a full Basic interpreter.
5. Siemens has developed proprietary enhancements called 80515/535. They feature 16 k ROM, with additional I/O ports, $15-\mu \sec 8$-bit A/D with eight input channels, 12 interrupts with four programmable priority levels. They are $12-\mathrm{MHz}(1-\mu \mathrm{sec}$ cycle) NMOS, packaged in TAB (Micropack).
From Intel: ICE-5100/252 in-circuit emulator (\$6995) supports the entire
MCS-51 family including 8051,8051 , and 80 C 52 . Comes with macroas-
sembler and editor. The emulator is hosted on an IBM PC AT/XT running
DOS 3.1 or later, as well as Intellec Series III/IV development systems.
ICE-51 in-circuit emulator ( $\$ 6000$ ) hosted on Series III/IV Intellec sup-
ports 8051 at 12 MHz .
EMV-51A Emulation Vehicle ( $\$ 2995$ ) hosted on Intel's Personal Develop-
ment System (iPDS). Includes macroassembler.
SDK-51 System Design Kit ( $\$ 950$ ) is a single-board computer for
Iow-cost development of 8051 applications.
From Siemens: Meta-ICE-80515 in-circuit emulator for 80515 , hosted on
IBM PC.

From Intel: ASM-51 and PL/M-51 both containing a relocation and linkage utility, are available for the IBM PC and Intel microcomputer development systems running either iNDX or ISIS operating systems. $\$ 750$ for single-user license.
From others: A number of third-party software suppliers have developed C compilers for 8051 that have special features suited to microcontroller applications. Among these are Micro Computer Control (Hopewell, NJ) for \$1495 and Archemides Software (San Francisco, CA) for $\$ 851$. Both are hosted on IBM PC.

## COMPUTERVISION CAD/CAM SYSTEMS

## CAN MAKE YOUR IDEAS FLY.

0nly Computervision offers the best CAE CAD CAM software on a full range of industry standard platforms. From our Personal Designer ${ }^{\circledR}$ series for simpler design tasks to CADDStation Systems ${ }^{\text {™ }}$ which enable you to design, engineer and manufacture the most complex products.

Computervision can also help a company build, manage and protect

its investment in its complete database through a series of modularized Product Data Management systems.
through manufacturing.
For electronics, CADDStation provides a wide range of fully integrated PCB design software including scheincluding sche-
matics, simulation analysis, design rule checking, AUTOBOARD ${ }^{\text {® }}$

Left: Geometric modeling software enables designers to precisely define surface areas of the most complex products. Right: Newly available AUTOBOARD SMT is designed for the rigors of surface-mount technology. You can design PCB using blind and buried vias and create them with components on both sides of the boards.

The newest generation of CADDStation systems combine advanced engineering and design capabilities, including production solid modeling, NURBSurface Design," finite element modeling and analysis and parametric component libraries. Other features such as 2,3 and 5 axis machining carry designs forward
 SMT and wiring diagrams.

So if you design, engineer or manufacture a product and want to get it off the ground faster, better and for less, come fly with us.
 $F$ or more $\Gamma$ information, call or write: Computervision Corporation, Dept. 425B, 100 Crosby Drive, Bedford, MA 01730, (617) 275-1800.


COMPUTERVISION
World leader in CAD CAM technology

# The right connection leads to real-time data transfers. 

DT2841 Series data acquisition boards connect directly to a processor board for 750 kHz throughput, and signal processing, on the IBM PC AT!

In this world of "don't call us, we'll call you" computer companies, it's nice to know Data Translation. Customers called us asking for faster data acquisition throughput, and we've responded with 6 new productsthe DT2841 Series. The DT2841 Series provides 12-hit A/D throughput of $750 \mathrm{kHz}-7$ times faster than anything offered by other suppliers. And it features analog in, analog out, and digital I/O simultaneously.

All DT 2841 Series boards connect directly to our DT7020 Array Processor board, and boards from other suppliers, via a direct cable connection called DT-Connect." DT-Connect bypasses the host PC AT bus and CPU to eliminate slowdowns and provide real-time signal processing.

DT-Connect also lets you sample signal data and process it on the fly. Now that's news you can phone home about.

For more information, call us in real time at

(617) 481-3700.
sDT-Connect is an open interface specification which permits the direct connection of stand-alone data acquisition and frame grabber boards to processor boards for greatly accelerated signal (DSP) and image processing.


1897: Alexander Graham Bell's telephone allows for the transfer of words as they're spoken. Fred Molinari, President, is inspired to develop similar real-time connections in data acquisition.

| DT2841 Series | ANALOG INPUTS |  |  |  | ANALOG OUTPUTS |  | DIGITAL FUNCTIONS |  | SOFTWARE | Prices |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model | Channels | Resolution (Bits) | Gain | Throughput (kHz) | Channels | Throughput $(\mathrm{kHz})(1)$ | $\begin{aligned} & \text { I/O } \\ & \text { Lines } \end{aligned}$ | Programmable Clocks | $\begin{gathered} \text { MACH DSP } \\ \text { Subroutine Library } \end{gathered}$ |  |
| DT2841 | 16SE/8DI | 12 | 1,2,4,8 | 40 | 2 | 130/chan | 16 | 2 | $\checkmark$ | \$1450 |
| DT2841-F-16SE | 16SE | 12 | 1,2,4,8 | 150 | 2 | 130/chan | 16 | 2 | $\checkmark$ | \$2095 |
| DT2841-F8DI | 8DI | 12 | 1,2,4,8 | 150 | 2 | 130/chan | 16 | 2 | $\checkmark$ | \$2095 |
| DT2841-G-16SE | 16SE | 12 | 1,2,4,8 | 250 | 2 | 130/chan | 16 | 2 | $\checkmark$ | \$2695 |
| DT2841-G-8DI | 8DI | 12 | 1,2,4,8 | 250 | 2 | 130/chan | 16 | 2 | $\checkmark$ | \$2695 |
| DT2841-L | 4DI | 12 | 1 | 750 | 2 | 130/chan | 16 | 2 | $\checkmark$ | \$2995 |
| DT2847 | 4DI | 16 | 1 | 100 | 2 | 130/chan | 16 | 2 | $\checkmark$ | \$2495 |
| DT2848 | 4SE(2) | 12 | 1 | 100 | 2 | 130/chan | 16 | 2 | $\checkmark$ | \$2095 |

[^6]
## DATA TRANSLATION

World Headquarters: Data Translation, Inc., 100 Locke Drive, Marlboro, MA 01752-1192, (617) 481-3700 TIx 951646
European Headquarters: Data Translation Ltd., The Mulberry Business Park, Wokingham, Berkshire RG11 2QJ, U. K. (0734) 793838, TIx 851849862
International Sales Offices: Australia (2) 662-4255; Belgium (2) $735-2135$; Canada (416) 625-1907; Chile (2) 25-3689; China (408) 727-8222, (8) 721-4017; Denmark (2) 274511
Finland (90) 372-144; France (1) 69280173, (1) 69077802; Greece 951-4944, (03) 152-7039, (1) 361-4300; Hong Kong (3) 7718585; India (22) 23-1040; Israel (3) 32-4298; Italy (2) 81-821; Japan (3) 502-5550, (3) 375-1551, (3) 355-1111; Korea 778-0721/5; Morocco (9) 30-4181; Netherlands (70); 99-6360; New Zealand (9) 504-759; Norway (02) 5590 50; Peru (14) 31-8060;
Portugal (1) 545313; Singapore 7797621; South Africa (12) 46-9221; Philippines 818-0103; Spain (1) 455-8112; Sweden (8) 761-7820; Switzerland (1) $723-1410$; Taiwan (2) $709-1394$;
United Kingdom (0734) 793838; West Germany (89) 80-9020.

## 6804/6805

AVAILABILITY: Now for most models.
COST: $\$ 0.49$ to $\$ 40$. The $\$ 0.49$ is 1 M qty of 6804 J 1 ( 500 k minimum order). CMOS parts remain more expensive than NMOS.
SECOND SOURCE: Hitachi, RCA, and Thomson; RCA for CMOS parts only.
CORE: Motorola and NCR have joint ASIC pact that will use CMOS 6805 as core along with NCR's similar $6502 \mu \mathrm{P}$ core. (SGS has S 6 core, which has somewhat similar architecture to 6804 .)

Description: Family of 1 -chip $\mu$ Cs based loosely on 6800 architecture, but in some ways more like 6502 (especially 6805). Family offers various amounts of I/O, RAM, and ROM. Internal bus frequencies span dc to 2 MHz . Some parts contain on chip an A/D converter, EEROM, serial I/O, and software security. The 6804s are meant to be lowest end. They use some serial data paths internally to reduce chip size to as small as $113 \times 98$ mils.

8-BIT NMOS AND CMOS
Motorola Microprocessor Products Group
6501 Wm Cannon Dr W
Austin, TX 78735
Phone (512) 440-2000

Status: Supplier's steady commitment to this family over past seven years has apparently paid off; Dataquest ' 86 figures show the 6805 has grown to nearly $15 \%$ of the 8 -bit- $\mu \mathrm{C}$ market, attaining a volume of nearly $311 / 2$ million units/yr. It trails only the 8048/49 family (which has $20 \%$ of 8 -bit- $\mu \mathrm{C}$ market) and the 50740 (which has $16 \%$ ). RCA is concentrating its efforts on the CMOS side of family and is bringing out its own enhancements. For some reason, the 6805's little sister, the 6804, has not caught on. Dataquest showed its ' 86 volume at $11 / 2$ million units.


## Hardware Notes:

1. Diagram is for nonexpandable Model P2 in 28 -pin package
2. Comparison of 6805 with 6800: Stack pointer has only five working bits, so stack is only 32 bytes deep. Only one accumulator. Index register only 8 bits wide, so it can only span 256 memory locations. Program counter only 11 bits (adequate for P2's $2 k$-byte RAM + ROM memory space). Only one external interrupt.
3. Note additional 116 bytes in ROM for built-in self-check program that tests I/O, ROM pattern, RAM, and interrupts. Program is initiated by special pin.
4. RCA has emulator versions (68EM $05 / \mathrm{C} 4, \mathrm{D} 2$ ) for prototyping and low-volume production. These are ROMless devices with all ROM access buses brought out for direct interfacing to industry-standard EPROMs. Come in 40-pin piggyback (for 2764). RCA will have 7.7 k ROM 6805 this year and 16 k ROM 6805 in ' 88

## I-DATA-MANIPULATION INSTRUCTIONS

All 6800 arithmetic, logic, and shift instructions. Bit set, clear, and branch on bit test (bit tests can be made quite generally on all I/O and memory bits). $68 \mathrm{HCO5}$ has $8 \times 8$ multiply
II-DATA-MOVEMENT INSTRUCTIONS
Relative addressing allows data relocation
True indexing within the 256 -location limits of 8 -bit index
III-PROGRAM-MANIPULATION INSTR
18 conditional branches, including branch of interrupt line test Mostly the same conditional branches of the 6800, but with more emphasis on branch upon bit and interrupt tests
Only 15 levels of subroutine nesting, including interrupt returns; 31 levels on certain new parts
Four sources of interrupts: external, timer, software, and reset. 68HC05 has vectored interrupts to service its serial communication and peripheral interfaces
IV-PROGRAM-STATUS-MANIP INSTR
Instructions for manipulating bits in status register (and in timer)
V-POWER-SAVING INSTRUCTIONS
CMOS 6804s and 6805s have Stop and Wait instructions and will safely reset themselves when the clock is applied again

Specification summary: Common-memory architecture, in which instructions, data, I/O, and timers all share the same memory space. This allows I/O to be bit rotated, bit manipulated, etc. Dedicated bit manipulation includes bit set/clear and branch on bit set/clear. A $4-\mathrm{MHz}$ oscillator provides a $1-\mathrm{MHz}$ internal cycle on most -05 versions. New $68 \mathrm{HC05s}$ have a $2.1-\mathrm{MHz}$ internal bus speed. Included are parts with program security, on-chip EEROM, A/D converter, serial peripheral interface (SPI), and PLL frequency synthesizer. Family consists of NMOS and CMOS parts in 20-, 28-, and 40-pin DIPs (also chip carriers, etc). NMOS requires 5 V supply, while CMOS will operate over 3 to 6 V .

| FAMILY |  | $\left[\left.\begin{array}{c} \text { SPEED } \\ \text { BUS } \\ (\mathrm{MHz}) \end{array} \right\rvert\,\right.$ | INSTR | $\left\lvert\, \begin{gathered} \text { ON-CHIP } \\ \text { ROM } \end{gathered}\right.$ | MEM RAM | $\left\lvert\, \begin{gathered} \text { I/O } \\ \text { PINS } \end{gathered}\right.$ | TIMER | INTERRUPTS | POWER CONSUMPTION (mW) | PINS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6804 | MIN | 0 | 42 | 0.5k | 32 | 16 | - | 3 | 0.01 | 20 |
|  | MAX | 2 | 42 | 2k | 128 | 20 | YES | 4 | -400 | 28 |
| $\begin{gathered} 68 \mathrm{HCO} \\ \mathrm{P}_{3} \\ \hline \end{gathered}$ |  |  | 42 | 1.7k | 128 | $\begin{gathered} 20 \\ +2 \\ \hline \end{gathered}$ | YES | 1 | NA | 28 |
| 6805 | MIN | 0 | 51 | 1k | 64 | 16 | - | 3 | 0.01 | 28 |
|  | MAX | 2 | 59 | 4k | 176 | 32 | YES | 5 | -700 | 40 |
| 68HC05 | MIN | 0 | 62 | 2 k | 96 | 32 | YES | 2 | 0.25 | 40 |
|  | MAX | 2.1 | 62 | 7.7k | 176 | 32 | YES | 2 | 0.25 | 40 |

NOTES:

1. CMOS VERSIONS CAN BE STOPPED (CLOCK = DC). IN THIS CONDITION POWER OROPS TO
2. SOME 6805 DEVICES CAN BE EXPANDED EXTERNALLY TO 8 k MEMORY. RCA 6805E3 BRINGS OUT 16 LINES FOR 64k ADDRESS SPACE.
3. SPECIAL FUNCTIONS SUCH AS SERIAL COMMUNICATION PORTS \& A/D CONVERTERS ARE

From Motorola: HDS-200 hardware/software development station; operates stand-alone or interfaced to virtually any host with an RS-232C line (including Motorola's Exor-trademarked stations). The less-costly $68705 E V M$ (HMOS) or $1468705 E V M$ (CMOS) boards, which have ports to a terminal and host computer, provide target-system emulation. From RCA: Single-board evaluation kit that will interface to IBM PC via RS232.
From others: A number of third-party companies provide hardware emulators for the 6805 family: Sophia Systems (Santa Clara, CA), American Automation (Tustin, CA), etc. Most of these interface to IBM PCs.

From Motorola: Software can be obtained free for downloading over phone lines by calling (512) 440-3733.
From others: Many cross macroassemblers and linking loaders, some relocatable. RELMS (San Jose, CA) has cross support for Intel development systems. Avocet Systems Inc (Rockport, ME) has crossassemblers for 6805 and 6804 that run on IBM PC, etc.

## 6801/6301/68HC11/68HC811

AVAILABILITY: Now for 6801, 6301, and 68HC11
COST: In 1 k qty, from less than $\$ 3$ to $\$ 40$
SECOND SOURCE: Hitachi, Thomson. Hitachi is prime source on the 63XX CMOS versions

Description: 6801 is large, expandable 1-chip version of the 6800, with enhancements that include 10 more instructions, serial I/O, $8 \times 8$ multiplication, and a multifunction 16-bit timer. 6301 is slightly enhanced CMOS, and 68 HC 11 is further enhanced in static CMOS. 68 HC 11 has a second 16 -bit-wide register, an 8 -function timer, a 2 -function pulse accumulator, an enhanced UART (SCI), a high-speed ( $1-\mathrm{MHz}$ ) serial shifter (SPI), an 8 -channel, 8 -bit A/D converter, and an EEROM.

## 8-BIT NMOS AND CMOS

Motorola Microprocessor Products Group
6501 Wm Cannon Dr W
Austin, TX 78735
Phone (512) 440-2000

Status: This has been a well-received family with more than $141 / 2$ million units in ' 86 , according to Dataquest ( $7 \%$ share of market). Motorola is now following migration of customers to more powerful 1 -chip devices and is concentrating on the new 68 HC 11 enhancement of the 6801 such as increased on-chip EEPROM. The 68HC11 is still in early growth phase-Dataquest showed only 0.7 million units for ' 86 .


## -DATA-MANIPULATION INSTRUCTIONS

Arithmetic and logic
Instructions to take advantage of two accumulators, including $8 \times 8$ multiply. 68 HC 11 has additional 16 -bit operations, integer and fractional divides, and bit manipulation

## -DATA-MOVEMENT INSTRUCTIONS

Can reach the first 256 locations of memory with short instructions Can list-process efficiently with the index register (two on 68HC11) and can add accumulator to index register, within a 64k-byte range
Relative addressing allows data relocation
Has 16-bit load and store

## III-PROGRAM-MANIPULATION INSTR

Has PDP-11 branches and conditional branches. Has unlimited subroutine nesting via stack pointer, addressing LIFO stacks in RAM Eight levels of prioritized, vectored interrupts ( 21 on $68 \mathrm{HC11}$ ) IV-PROGRAM-STATUS-MANIP INSTR
Instructions for storing status register or transferring to or from accumulator. 68HC11 has additional active bits related to "stop" mode

## -POWER-SAVING INSTRUCTIONS

6301 has sleep instruction. 68HC11 has Stop and Wait instructions similar to 146805 but with disabling provision via a bit in status register

## Hardware Notes:

1. 6801 has all $6800 \mu \mathrm{P}$ instructions plus 10 new ones to handle additional resources such as advanced serial I/O ports and timers. 2. 68 HC 11 has enhanced 6801 instruction set, with 88 additional op codes.

Specification summary: Expandable single-chip $\mu \mathrm{C}$ with commonmemory architecture, in which all instructions, data, I/O, control, and data registers share the same memory space. This allows I/O, etc, to be handled like memory with all instructions applying. Instruction set is upwardly compatible with 6800, with 10 additional instructions for 6801 and, beyond that, 91 new op codes for $68 \mathrm{HC11}$. The ROM, RAM, and /O resources for 6801 and 68 HC 11 families are detailed in table. Internal bus speed to 2 MHz for 6801 and from dc (asleep) to 2.1 MHz for 68 HC 11 . The 6801 fabricated in NMOS, 6301 fabricated in CMOS, and Motorola 68 HC 11 fabricated in static CMOS (to allow dormant, micropower "asleep" state). 6801 in 40-pin DIP, 6301 in 64-pin DIP and flat pack, and 68 HC 11 in 48 -pin DIP and 52 -pin quad.

## Hardware Notes:

1. Diagram is for 6801. See table for others.
2. Hitachi has developed some slightly enhanced CMOS versions, the 63XX Series, that Motorola has second sourced. "ZTAT"' versions, such as the 63701VOP, have EPROM program memories in inexpensive windowless packages for 1 -time programming in moderate-volume production (to 10 k )
3. Motorola 68 HC 11 is very much enhanced 6801. New 68HC11A8 has 512 bytes EEPROM. 68HC811A2 has $2 k$ bytes EEPROM. EEPROM said to be handy for storing field and factory calibrations.

From Motorola: For 6801 family, M68701EVM is evaluation module that has port for terminal and port for any RS-232C host and will program 68701 EPROM parts. For 68 HC 11 , the similar M68HC11EVM. Also M68HC11EVB boards ( $\$ 168.11$ ) for evaluating EEPROM versions. For both 6801 and 68 HC 11, HDS-300 software-development station operates stand-alone or interfaced to most any host with RS-232C.
From others: Third-party hardware development systems. For example CT68HC11 (\$5000 to \$6000) from Ashling Microsystems Ltd (Limerick Ireland)

From Motorola: Software can be obtained free for downloading over phone lines by calling(512) 440-3733. C compiler to run on Unix System V for $68 \mathrm{HC11}$. For least expensive approach, you can use 6801 parts with LILbug monitor in on-chip ROM (MC6801L1).
From others: Cross macroassemblers and linking loaders, some relocatable, to run on popular minis and personal computers. For example, C compiler from Archimedes (San Francisco, CA) to run on IBM PC (\$995) and DEC VAX (\$3995 to \$5995)


If
ere are the winning advertisements from EDN's August 6, 1987 Reader Vote Contest. Our readers analyzed and evaluated the advertisements in the issue to select the ones they judged to be the most informative, helpful and attractive. Congratulations to the advertisers and agencies who combined wellwritten copy and superior design to create these winning advertisements. A special thank you to the readers who took the time to participate. Here then are the outstanding performers.


## $\mid$ SECOND



## COMPANY:

Control Data
AGENCY:
MacManus Advertising Company
"Attractive, attention getting, and informative."

Electrical Design Engineer, IBM Corporation
"Foldout is a 'grabber'."
Senior Staff Engineer, Spar Aerospace Limited
"The excellent pictorial really grabs your attention. And it's loaded with information.'
Engineer, Controlled Power Corp.

## COMPANY:

Harris Semiconductor

## AGENCY:

The Downs Group Inc., Advertising
"Clear simple message, fun advertisement."

Staff Engineer, IBM Corporation

"Memorable. Everyone should do 'laid-back' electronics for a change of pace."
Physicist, Naval Research Laboratory
 Hercules Aerospace
"Hopeful, positive tone expressed in the graphics."
Engineer, Teledyne

## COMPANY:

Tektronix, Inc.
AGENCY:
Young \& Roehr
"Good display examples."
Design Engineer, Rockwell International




## COMPANY:

Fujitsu Microelectronics Inc.

AGENCY:
Austin Associates
"Hits home . . draws attention ... makes you think."
Electrical Engineer,
Air Force Avionics Lab

"Original, realistic!"
Design Engineer, Ziatech Corporation


## COMPANY:

Force Computers, Inc.

## AGENCY:

Royal Media
"Easy to read. Informative. Attractive."
Senior Engineer, Lockheed Space Operations
"Informative and colorful, yet organized.
Electrical Engineer,
Electrospace Systems, Inc.

## COMPANY:

AT\&T

## AGENCY:

Foote Cone \& Belding Leber Katz Partners

"Neat photo with informative text."
Design Engineer, Sorenson Engineering
"Very graphic and gets the message across.'
Senior Production Engineer, Sectron Electronics

## EDN

Where advertising works.

CAHNERS PU BLISHING
A Division of Reed Publishing USA

Specialized Business \& Consumer Magazines for Building \& Construction, Foodser vice \& Lodging,
Electronics \& Computers, Interior Design, Book Publishing \& Libraries,
Printing, Medical/Health Care, Manufacturing,
Industrial Research \& Technology, and Child Care \& Development.

## FERRANTI SEMICONDUCTORS

## ANALOG DEVICES

## Nationa <br> Serniconductor

motorola

## MAKE THE DATA

 CONVERTER CONVERSION TO FERRANTI.Ferranti's high quality DACs and ADCs are winning converts in engineering departments, in ever increasing numbers. And for good reasons.

High Speed Performance. Our bi-polar technology provides the high speed vital to some of today's most demanding applications. For example, our ZN4398-bit successive approximation ADC has a conversion speed of $5 \mu \mathrm{~s}$.

Highly Integrated Designs. Our highly integrated designs pack more features on each chip to save space and increase reliability. Our ZN437 ADC, for example, includes an 8-bit ADC, 8 channel multiplexer, $8 \times 8$ bit ram, clock predivider, as well as the more standard features provided by our competition.

Broad Product Line. Our extensive line of data conversion products is available in a variety of standard and surface mount packages. ADCs come in 6,8 and 10 -bit resolutions; DACs come in 4, 6 and 8 -bit resolutions.
Competitive Prices. Compare the prices of Ferranti data conversion products to those of our competitors, and you'll be in for a pleasant surprise.

It makes good sense to make the data converter conversion to Ferranti. Start now by sending for our Free Data Converter Brochure. Call us at (516) 543-0200, or complete and return the coupon.

## FERRANTI <br> Semiconductors

# Gould cell compilers give you something rarely found with complex ASICs. 

Enough time.
Time to squeeze more functions onto the die, to create new cells, to tweak old cells for more performance. Time to avoid the compromises deadlines can cause. All it takes is Gould's EXPERT ASIC"'cell compilers and services.

## No compromises. No limits.

 Done in no time.EXPERT ASIC tools create cells in one-tenth the time. Generate PLAs. Create ROMs and RAMs with custom word-size configurations. There's even a new datapath compiler for DSPs coming soon. And they'll all work with over 200 existing digital cells and megacells, including bit-slice $\mu \mathrm{Ps}$.

Even analog functions are easier. Custom filters can be generated in hours. Op amps, too. It's like having an unlimited library at your disposal. And mixed-mode designs have never been quicker.
For details on EXPERT ASIC tools, call 1-800-GOULD-10. Or write: ASIC Marketing, Gould Semiconductors, 3800 Homestead Road, Santa Clara, CA 95051.

## Manufacturer of Gould AMI Semiconductors.

AVAILABILITY: Now for all NMOS and most 8-bit CMOS parts. 1988 for Mitsubishi 37700 16-bit internal parts.
COST: Prices range from $\$ 2$ to $\$ 20$ according to complexity of part and volume, whether in NMOS or CMOS. Volume leader Mitsibushi says its prices range from $\$ 2.25$ to $\$ 8$.
SECOND SOURCE: NCR (licensed) and California Micro Devices for Rockwell NMOS parts. WDC says it has licensed a number of suppliers worldwide for its CMOS designs.
CORE: Standard megacell in libraries of NCR, Mitsubishi, WDC, SMC, etc. (widely used because of compact 6502 die size).

Description: There are three different sources for 1-chip versions of $6502 \mu \mathrm{P}$ : the original 6500/1 NMOS family from Rockwell, the new 65 C 124 CMOS family from WDC, and the very successful 50740 CMOS family from Mitsubishi. Most parts are 100\% software compatible with 6502, though in some cases enhanced instructions such as bit manipulation have been added. Because of small die size of 6502 core, many of these parts are being designed according to standard-cell ASIC approach. Vendors claim these 1 -chip sets have a speed advantage over competing 1 -chip devices, because of 6502 's 2 -cycle bus and pipelining.

Rockwell International Semiconductor Products Div 4311 Jamboree Rd Newport Beach, CA 92660 Phone (714) 833-4700

Western Design Center Inc
2166 E Brown Rd
Mesa, AZ 85203
Phone (602) 962-4545

Mitsubishi Electronics America Inc
1050 Arques Ave
Sunnyvale, CA 94086
Phone (408) 730-5900
Status: Mitsubishi's 50740 Series has become a top volume leader among 8 -bit $\mu \mathrm{Cs}$, according to Dataquest, with the $8048 / 49$, 6805/6801 and $8051 \mu \mathrm{C}$ families. The 50740's unit volume in ' 86 was $341 / 2$ million units and Mitsubishi predicts a $25 \%$ growth beyond that for ' 87. Mitsubishi's explanation for rapid volume growth is that the 50740 is used in Japanese consumer products (Mitsubishi says you will find standard or custom 50740s if you open products by Hitachi, JVC, Sanyo, Minolta, or Zerox). Mitsubishi is readying a pilot fab line in US (Durham, NC) to augment its 6 -in. wafer line in Japan. The US plant is scheduled to produce samples by end of ' 88 and to be in full production by ' 89 .


## Notes:

1. Diagram favors initial Rockwell $6500 / 1$ version. There are dozens of versions from various sources, most of which are more complex.
2. Mitsubishi 740 Series parts are all CMOS and have as much as 16 k bytes of ROM and 512 bytes of RAM. Some models have special functions such as UARTs, 8-bit A/D converters, LCD drivers, or highvoltage $(-35 \mathrm{~V})$ outputs. Some have 54 pins of I/O.
3. Mitsubishi's new M3 7700 version will also be CMOS and 8 bits externally but will be 16 bits internally, (much like the 68C816 version of the $6502 \mu \mathrm{P}$ ). On chip it will have 16 k bytes of ROM, 512 bytes of RAM, eight 16 -bit timers, two UARTs, one watchdog timer, and an 8 -channel 8 -bit ADC. It will be expandable to 16 M bytes off chip. Initial package will be 80 -pin quad flat pack for Japanese consumer market, but later it will be available in 84 -pin PLCC for US market.
4. WDC says its first part, 65 C 124 , has been joined by 65 C 134 , and that a 65 C 254 is scheduled for ' 88 .

From Rockwell: Emulator part, the 64-pin 6500/1E (\$75), can be used in R6500/1 personality card (\$995), which plugs into LCE System (\$1250). Backpack part will be ROMless 40 -pin 6500/1EA (\$75), into which industry-standard EPROMs can be plugged.
From Mitsubishi: Debugging machine PC4000E (\$1000) with ICE cards for each device model ( $\$ 750$ to $\$ 1100$ ).
From WDC: Toolbox design system that runs in conjunction with Apple Ile \& IIGS and includes ASIC design capability (to \$5,000).

I-DATA-MANIPULATION INSTRUCTIONS
Arithmetic and logical. Decimal mode via control bit in status register. Can operate on locations in memory space (which can be either RAM or I/O ports)
Bit-manipulation enhancement on some models allows bit set and reset and branching on bit set or reset

## II-DATA-MOVEMENT INSTRUCTIONS

True indexed addressing, though index offset limited to eight bits in two CPU registers-X and Y. Short-form addressing to zero page. Has two sophisticated indirect-indexed and indexed-indirect instructions for handling tables

## III-PROGRAM-MANIPULATION INSTR

Conditional branches with signed relative addresses
Nonmaskable and/or maskable interrupt, depending on model IV-PROGRAM-STATUS-MANIP INSTR
Push and pull status register from memory stack. Set and clear carry, decimal mode and interrupt bits

## Notes:

1. $6500 / 1$ instruction set is $100 \%$ identical to that of previous 650 X family devices such as 6502, with exception of bit-manipulation instructions for some devices. (No new instructions added to handle new on-chip features like timers and I/O because they are all handled as if in external memory space.)
2. Mitsubishi chips have some added instructions.

Specification summary: 1-chip nonexpandable and expandable versions of 650X family. Have $2 k$ - to 16 k -byte ROM, 64 - to 512 -byte RAM, as many as 52 I/O lines, and one or more 16-bit programmable interval timers, as well as two or more programmable interrupts (plus the 650X's NMI interrupt). Family options (Rockwell) include RS-232C port and bus expansion. Operates from $5 \mathrm{~V}, 500 \mathrm{~mW}$, and has separate 5 V supply to keep 64 static bytes of RAM alive ( 50 mW required). Wide variety of package types and sizes from various suppliers ranging to 80 -pin flat pack and 84-pin PLCC from Mitsubishi. Full MIL-spec temperature range devices from WDC.

AVAILABILITY: Now for $2 k$-byte, 4 k -byte, and ROMless parts at 8 and 12 MHz and Super8. Sharp and Zilog have CMOS now. SGS has 4 k EPROM and 8 k ROM and will have S9 1 qtr ' 88.
COST: Less than $\$ 3.50$ for $Z 8$ in volume. $\$ 6.50$ for Super8 in volume. (28-pin version for \$1).
SECONC SOURCE: SGS (licensed); Sharp for both NMOS and CMOS; Catalyst for EPROM version, VLSI Technology for CMOS.
CORE: From Zilog \& VLSI Technology. (SGS's S9 core is based on Super8 architecture.)

Description: Z8 is a "maxi" single-chip $\mu \mathrm{C}$ that is a composite of many machines. It has powerful features that can't necessarily be used simultaneously, a common problem with single-chip units-particularly the expandable ones. Not really compatible with supplier's Z80 or Z8000 because architecture is so different; closest to Z8000. However, slave Z8 versions interface to Z80 and Z8000 buses. New "Super8" version has more of everything: more data and program memory, more on-chip peripherals, more instructions.

Zilog Inc
210 Hacienda Ave
Campbell, CA 95008
Phone (408) 370-8000

Status: Last year, supplier predicted $Z 8$ would reach 12-million-unit level in ' 87 , because of increasing demand for $\$ 128$-pin $\mathbf{Z 8}$, which is directed at appliance applications. Dataquest showed a volume of 4.3 million for '86, however, and Zilog admits buildup of Z8 has been somewhat disappointing. Zilog points out that $\mathbf{Z 8}$ volume is still growing, though, and that $\mathrm{Z8}$ has had several-hundred design wins (many in Far East), and some of these are now going into production. Meanwhile secondsource SGS has turned its CMOS efforts to its S9, a proprietary enhancement of the Super8, which SGS will use for an ASIC building block.


## Notes:

1. Diagram applies to basic 2 k -byte version. Many other versions exist. 2. The 124 working registers ( 272 on Super8) are truly general purpose. Any one can be used as accumulator or indexer.
2. The register pointer singles out a "workspace" of 16 working registers for fast access. Eight such workspaces are possible in the 124 -register space (16 in Super8) and provide mechanism for fast context switching upon interrupt.
3. The data- and program-manipulation instructions use the working registers in the CPU. The instructions that apply to the external data RAM are essentially just loads and stores. (There is a similarity to RISC philosophy).
4. SGS has not announced any CMOS Z8s. Instead it has introduced an S9 ASIC core in $1.5 \mu \mathrm{~m}$ CMOS. SGS says it will reach $12 \mathrm{MHz}(24-\mathrm{MHz}$ external clock) and be priced at $\$ 4$ to $\$ 10$ in volume.

From J-K Engineering (Singapore): Zilog-designed full-feature emulators (\$600).
From SGS: Emulator (TE-Z8) for software/firmware developed on SGS UX-8/22 development system (\$2200). Interface for IBM PC (\$3000). From Microtek (through New Micro, Gardena, CA): Mice-II (\$4,600 to $\$ 5,600$ ), real-time emulation system for Super8.
From Creative Technology (Atlanta, GA): Super8 emulator (\$1195) low-cost system for use with IBM PC. Documents extra (\$50).
From others: Hardware development tools for Super8 from Orion Instruments and Sophia Systems.

## I-DATA-MANIPULATION INSTRUCTIONS

Add, add with carry, decimal adjust, increment byte and word, decrement byte and word, subtract, subtract with carry
Multiply and divide added to Super8 version
Logicals: AND, compare, complement, OR, and exclusive OR Rotates and swaps
Bit manipulation: test under mask, test complement under mask, and logical tests of bits

## II-DATA-MOVEMENT INSTRUCTIONS

Address modes: immediate, register, register pair, indirect register, indirect register pair, direct, indexed, and relative
Block transfer: load constant autoincrement, load external autoincrement
Load: clear, load, load constant, load external, pop and push III-PROGRAM-MANIPULATION INSTR
Call, decrement-and-jump on nonzero, interrupt return, jump conditional, jump relative conditional, return
IV-PROGRAM-STATUS-MANIP INSTR
Set, reset, and complement of carry flag
Note: Ability to set, reset, and test any bit or combinations of as many as eight bits allows any byte to function as a user flag register.

Specification summary: Unique architecture with three memory spaces: program memory ( $0,2 \mathbf{k}, 4 \mathbf{k}$, or $8 \mathbf{k}$ bytes in internal masked ROM; rest to 64 k bytes can be external), data memory (to 64 k bytes external), and CPU register file (256-byte space that includes 124 truly general-purpose working register/accumulators). Executes 129 instructions at 0.6 to $3.0 \mu \mathrm{sec}$ at $8-\mathrm{MHz}$ internal clock ( $16-\mathrm{MHz}$ oscillator). Has built-in duplex UART ( 96 k bps ) and two 8 -bit timers, each with 6 -bit prescaler. Housed in $40-$ pin DIP, with 28 -pin economy versions planned. New enhanced Super8 has 352 bytes of on-chip data and control registers (256 of which are general purpose). Initially it will be a ROMless part, but as much as 16 k bytes of on-chip program ROM are expected. New multiply and divide instructions. On-chip peripheral functions include DMA, two 16 -bit timer/counters, maximum of 40 I/O lines, full-duplex UART, and optional synchronous/asynchronous serial channel. Has fast ( 600 nsec ) interrupt response, with 37 interrupt sources. Comes in 48 - and 44 -pin packages.


If you're as concerned about your computer systems' long-term reliability as we are, then you'll want the only drive with the guts to carry a 5-year warranty.

One that won't compromise your data files or your system.

We know how critically important a hard
disk is to you and your system. That's why Conner Peripherals' new, exclusive 5-year limited warranty" now covers
aRRANTT


# Calling all modems NEC introduces an enhanced 16-bit DSP 

Whatever your modem design calls for, NEC's DSP family has the answer. We've been covering your 16-bit needs since 1980 with our pioneering $\mu$ PD7720. For 32-bit applications, we offer the $\mu$ PD77230. And now we're bridging the gap with our enhanced 16-bit CMOS $\mu$ PD77C25.

The enhanced 77C25 gives you twice the performance of the 77C20A. Twice the speed-122ns. More than twice the memory capacity $-2 \mathrm{~K} \times 24$ instruction ROM, $1 \mathrm{~K} \times 16$ data ROM, and $256 \times 16$ data RAM. Yet the same
power consumption-0.2W max.
You can replace two 77C20As with one 77 C 25 -with little modification in peripheral circuits. Available in 28 -pin DIP or 44 -pin PLCC. The 77 C25 is both pin- and software-compatible at the source level with the 77C20A. Development tools are available off the shelf and the EPROM-version 77P25 is coming soon.

For a complete answer to your modem needs, call NEC. We've got you covered from 1,200 to 19,200bps and everywhere in between.

For further information, please contact:

- USA Tel:1-800-632-3531.

In California: 1-800-632-3532.
TWX: 910-379-6985.
E Europe W. Germany
Tel:0211-650302. Telex:8589960 NE D.
The Netherlands
Tel:040-445-845. Telex:51923 NEC B NL.
Sweden
Tel:08-732-8200. Telex:13839 NECSCAN S.

## France

Tel:1-3946-9617. Telex:699499 NEC EF.
Italy
Tel:02-6709108. Telex:315355 NECEIT I.
UK
Tel:0908-691133. Telex:826791 NECUK G.

## © Asia Hong Kong

Tel:3-755-9008. Telex:54561 HKNEC HX.
Taiwan
Tel:02-522-4192. Telex:22372 HKNEC TP.
Singapore
Tel:4819881. Telex:39726 NECES RS.
© Oceania Australia
Tel:03-267-6355. Telex:AA38343 NECBCD.

Computers and Communications

## 7000 FAMILY

AVAILABILITY: Now for NMOS, CMOS, and EEPROM NMOS from Seeq. 8k CMOS 77C82 from TI by 4 qtr ' 87
COST: TI pricing: $\$ 2.90$ for 70 C 20 ( 100 qty) and $\$ 0.99$ for 70 CT 10 ( 1 k qty). Seeq pricing: $\$ 48$ for $16-\mathrm{MHz} 72720$ (100 qty) (projected to drop to $\$ 15$ to $\$ 20$ or less in volume).
SECOND SOURCE: General Instrument and Seeq (72720). Note that each supplier is taking a different direction so direct second sourcing is limited
CORE: See note on Scat architecture.

Description: Software-compatible family of NMOS and CMOS 8 -bit, expandable 1 -chip $\mu \mathrm{Cs}$. Architecture laid out on chip so that new product variations in memory size, I/O, etc, are easier to accomplish. A full-duplex UART, enhanced timers, and interrupts are incorporated in high-end family members (70CX2). Instructions typically perform combined load, operation, and store functions, thereby increasing overall system performance and code efficiency.

## 8-BIT NMOS AND CMOS

Texas Instruments Inc
Microprocessors \& Microcontroller Products Div
Box 809066
Dallas, TX 75380
Phone (800) 232-3200
Status: Dataquest figures up through ' 86 indicated that this device still hadn't gained much share of market-about $1.5 \%$ in unit volume (about 3 million units/year). Prime supplier TI has apparently switched its emphasis to new CMOS models with expanded features, and says it will have its 8 k EPROM/ROM CMOS device by end of ' 87 (6-month slippage since last year's directory, accompanied by a decrease in speed spec from 8 to 7.5 MHz ). Meanwhile second-sources GI and Seeq, who have said they've been disappointed with OEM acceptance of family, are continuing support for their parts but are waiting to see if they should follow TI into CMOS. GI says its volume may finally reach (and perhaps exceed) a million units in ' 87 with 8 k parts doing best. Seeq says its EEPROM version is running at about 125k units/year but could jump to much, much higher volumes if it were accepted for "smart card" use. In that case the price would have to drop drastically.
HARDWARE _ CHARACTERISTICS _ SOFTWARE


Note:
Supplier says it uses a "strip-chip" architecture (Scat) to keep registers and control elements in isolated, self-contained modules in silicon, and then it uses single layer of metal to interconnect chip. This is, of course, similar to the cell-library, semicustom approach and useful for the same reason. Changes can be made easily, which helps TI bring out new models or give large customers special variants.

| MODEL | $\begin{gathered} \text { ROM } \\ \text { (k BYTES) } \end{gathered}$ | CLOCK <br> (MHz) | INTERRUPT LEVELS | POWER REQUIRED |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | V | mW |
| NMOS FROM GI |  |  |  |  |  |
| 7060 | 6 | 5/10 | 4 | 5 | 500 |
| 7080 | 8 | 5/10 | 4 | 5 | 500 |
| 70100 | 10 | 5/10 | 4 | 5 | 500 |
| 70120 | 12 | 5/10 | 4 | 5 | 500 |
| NMOS FROM SEEQ |  |  |  |  |  |
| 72720 | 2 (EEPROM) | 10/16 | 4 | 5 | 400 |
| CMOS FROM TI |  |  |  |  |  |
| 70C00 | 0 | 5 | 4 | 2.5-6 | 30 |
| 70 C 20 | 2 | 5 | 4 | 2.5-6 | 30 |
| 70C40 | 4 | 5 | 4 | 2.5-6 | 30 |
| $70 \mathrm{C02}$ | 0 | 6 | 6 | 2.5-6 | 30 |
| $70 \mathrm{C42}$ | 4 | 6 | 6 | 2.5-6 | 30 |
| 77C82 | 8 (EPROM) | 7.5 | 6 | 2.5-6 | 30 |

I-DATA-MANIPULATION INSTRUCTIONS
Add, subtract, $8 \times 8$ multiply, BCD
Logicals, increment, decrement (single and double)
Rotates right and left. Bit test
II-DATA-MOVEMENT INSTRUCTIONS
Dual-operand moves avoid time wasted going through accumulator.
Apply to many instructions
Indexing via B register
16-bit moves
III-PROGRAM-MANIPULATION INSTR
Call and return Bit test and jump on both I/O and memory Conditonal jumps using PC-relative addressing

## IV-PROGRAM-STATUS-MANIP INSTR

Status register contains carry, sign, zero, and interrupt enable. Instructions to change carry and interrupt enable

Specification summary: Unified-memory architecture in which application program ROM (EPROM), working registers, I/O registers, and some control registers all share common memory space of 64 k bytes (except TI CT models). Low-end family members have an 8 -bit timer with capture latch and 5-bit prescale; interrupt; 64, 128, and 256 bytes of RAM; and 2 k or 4 k bytes of ROM (to 12k-byte ROM for NMOS GI parts). High-end 70 C 42 includes two 16 -bit timers (one with capture latch), which are cascadable to 26 bits; a UART with an 8-bit timer for baud-rate generation (or usable as a third timer); programmable interrupts; 256 bytes of RAM; and 4 k bytes of ROM. High-performance model operates to 8 MHz with basic microinstruction cycle taking 250 nsec . Most instructions take 5 to 9 cycles. Minimum instruction time is $1.25 \mu \mathrm{sec}$, which includes load, logic or arithmetic operations, and store. The $8 \times 8$ unsigned multiply takes $10.75 \mu \mathrm{sec}$ at 8 MHz . I/O to 32 pins with some models, including special functions such as UARTs and ADCs. NMOS and NMOS-EPROM devices require 5 V supplies; CMOS operates over 2.5 to $6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and includes power-down modes. Available in 28- and 40 -pin DIPs, and 28 - and 44-pin PLCCs.

[^7] SUPPORT SOFTWARE

From TI: Crossassembler and linker to run on IBM PC that may serve as host for XDS (also on DEC VAX)
From Cybernetic Micro Systems (San Gregoria, CA): Assembler, simulator, and debugger to run on IBM PC
From Allen Ashley (Pasadena, CA): Crossassemblers and emulators to run on IBM PC
Literature: TI 7000 family data manual with applications.

## 8080A/8085AH/80C85

## 8-BIT NMOS AND CMOS

AVAILABILITY: Now for both in NMOS and for CMOS versions of 8085 (80C85).
COST: Prices for these older multisourced parts have dropped to \$1 and below, with prices as low as $\$ 0.65$ for volume purchases. CMOS parts, especially faster ones, are more expensive. Radiation-hardened CMOS parts are very expensive ( $\$ 300$ to $\$ 800$ ).
SECOND SOURCE: 8080A: AMD. 8085: NEC and Toshiba (and Intel) had most of market between them in ' 86 but Mitsubishi, Siemens, and AMD also shipped parts. 80C85: Oki active with Harris and Calmos (Canada) supplying nuclear-radiation-hardened CMOS to military and aerospace customers.

Description: Has proven a good general-purpose, midrange $\mu \mathrm{P}$, though not the most efficient one for small programs. 8085 executes 8080 instructions, but with simpler hardware. Z80 (see elsewhere in this directory) is an enhanced 8080 but has different package pinouts and bus operation. New 8086 (see elsewhere in this directory) is only vaguely software compatible, but 8 -bit-bus 8088 version of 8086 can interface to 8080 and 8085 peripherals.

Intel Corp
3065 Bowers Ave
Santa Clara, CA 95051
Phone (408) 987-8080

Status: The venerable 8080 -the $\mu \mathrm{P}$ that gave legitimacy to the $\mu \mathrm{P}$ revolution-is pretty much obsolete. It has less than $0.28 \%$ of the 8 -bit- $\mu \mathrm{P}$ market in ' 86 , according to Dataquest. The 8085 is also starting to fall off, according to Dataquest figures: Its market share dropped from $28 \%$ in ' 85 to $17 \%$ in ' 86 . Still, it was in second place behind the $Z 80$.


## How 8085 differs from 8080:

8085 has on-chip clock, needs only a 5V supply, and has relaxed memory-access time. But because it multiplexes lower eight bits of address on data bus, it's not pin compatible with 8080. New pins gained by multiplexing implement address-latch strobe, four additional interrupts, and two serial-I/O lines. For small "few-chip" 8080 systems, a designer can use 8155/56 and 8355/8755 combo chips with built-in address latches.

## I-DATA-MANIPULATION INSTRUCTIONS

Arithmetic and logic
BCD arithmetic
Double-precision operations (instructions string two data bytes together as 16 -bit word)

## II-DATA-MOVEMENT INSTRUCTIONS

Uses three pairs of so-called GP registers as pointers in CPU RAM bank to address low- and high-order bits of 16 -bit memory address. Can perform multiple indexing with these, but takes additional steps compared with classical index-register concept. 8085 has two additional instructions-RIM and SIM-that interface with new serial-I/O pins (as well as interrupt system)
III-PROGRAM-MANIPULATION INSTR
Uses stack pointer (SP) to create LIFO stacks in external RAM for unlimited subroutine nesting
All GP registers can be incremented and decremented
Multiple-interrupt capability
Bus Controls allow addition of DMA
IV-PROGRAM-STATUS-MANIP INSTR
Software access to status register

Specification summary: Common instruction and data architecture ( 64 k bytes) with optionally separate I/O space ( 256 bytes). Three 16 -bit pointer registers allow efficient addressing of 64 k -byte main-memory space. 78 basic instructions with $2-\mu \mathrm{sec}$ typ add-register-to-accumulator execute time. NMOS technology: 8080A requires 2-phase external clock and $\pm 5 \mathrm{~V}$ and $12 \mathrm{~V} ; 8085 \mathrm{~A}$ has on-chip clock and needs only 5 V . High-speed versions- $3-\mathrm{MHz} 8080 \mathrm{~A}, 5-\mathrm{MHz} 8085 \mathrm{~A}$ —and CMOS versions also available.

Most of the vendors of 3rd-party $\mu \mathrm{P}$ development systems have included 8080 development components as a routine part of their catalog. Typically, they use IBM PCs as hosts

Most of the many companies that supply 8080 development systems also supply the software. Also, many software houses have 8080 software in every conceivable category.

## POWER MOSFET DRIVERS First, Latest, Always

Minimize POWER MOSFET switching losses and increase system reliability with Teledyne Semiconductor's CMOS POWER MOSFET DRIVERS. Dual and single drivers with up to 6 AMPS of peak drive current are available in inverting and non-inverting options.

The dual CMOS TSC426 is pin compatible with the bipolar DS0026 and requires only $1 / 5$ the quiescent supply current of the DS0026. Output voltage swing equals the supply, and the TSC426 operates with supply voltages from 5 V to 18 V . The high impedance CMOS driver inputs easily interface directly to standard CMOS or TTL outputs, with no need for external speedup capacitors. The TSC427 is ideal for non-inverting designs and the TSC428 works when non-inverting drive is? needed. Space saving surface mount packages are available also.

The new, proprietary TSC429 single MOSFET driver is made to charge hefty MOSFET static and Miller gate capacitance. With a low 2.5 ohm output impedance the TSC429 swings a 2500 pF load 18 V in just 25 nS . Peak drive current is 6 AMPS. CMOS technology limits quiescent supply current to 5 mA maximum.

All devices are made for commercial, industrial and military temperature ranges. SO surface mount packages and MIL-STD-883 devices are available.

Teledyne Semiconductor continues to set the industry standard in CMOS power management integrated circuits. All devices are backed by Teledyne's reputation for quality, service, and support - a reputation earned through 25 years leadership in the semiconductor industry.

Call today for complete application information and data sheets.

1-800-888-9966
415-968-9241
Teledyne Semiconductor
1300 Terra Bella Avenue
Box 7267
Mountain View, CA 94039-7267
TWX 910-379-6494
FAX 415-967-1590

# With oursoftware c the question of reliz 

It's just a fact of life.
Somewhere in the depths of even the simplest embedded microprocessor system design is the risk of a timingdependent bug. Or two. And not even a million years of conventional testing can catch them all.
And that's the way it's always been. Suppose, though, that there was a software development system that would free you from time-dependent errors by design.

Sound too good to be true?
It isn't. It's VRTX, our real time software development system.
VRTX provides a comprehensive set of universal functions for handling interrupts, I/O, file management, and more. Using these functions eliminates application-killer timing errors because you don't have the chance to design them in, in the first place.
You can use VRTX as the foundation of even the most complex applications,

## evelopment system, bility is a deadissue.

including those requiring multiprocessors.
And by building your application this way, you'll save time, money, and most of all, a lot of worry. Because VRTX has been proven in everything from traffic lights to underwater robots to F-14's.
You won't get trapped in a technological corner, either.
VRTX works with every member of every major microprocessor family, which we support with Ada and C compilers. Plus
high level language libraries for other standard compilers, and a multiprocessor debugger.

So why not put out a feeler? Call us at (800) 228-1249, or (214) 661-9526 from Texas. Or write Ready Systems, 449 Sherman Ave., P.O. Box 61029, Palo Alto, CA 94306-9991.
And start your next software development project with a leg up.


SYSTEMS
Real Time for the Real World.

## Z80

AVAILABILITY: Now for $6-$ and $8-\mathrm{MHz}$ NMOS and CMOS versions. COST: Because of the many aggressive second sources for this most-widely-used part, NMOS prices have dropped to $\$ 1(6 \mathrm{MHz})$ and less ( 4 MHz ); CMOS volume prices have dropped to $\$ 1.70(6 \mathrm{MHz})$ and $\$ 1.30(4 \mathrm{MHz})$, both in high volume.
SECOND SOURCE: Sharp, SGS, NEC, Toshiba, and Thomson-Mostek. Toshiba, Sharp, and SGS as well as Zilog have CMOS versions. Additional sources mentioned by Zilog are Gold Star, VLSI Technology, and Rohm.
Core: Both Zilog and Hitachi are considering the $\mathbf{Z 8 0} \mu \mathrm{P}$ as an ASIC core in their enhanced versions, the 64180 and the Z280.

Description: Superset of widely used 8080/85; adds hardware and software features. Not pin-for-pin compatible with 8080 or 8085 , but can use 8080 software and peripherals-though to do so would not take full advantage of Z80 and its peripherals, and might require additional TTL for interfacing

Zilog Inc
210 Hacienda Ave
Campbell, CA 95008
Phone (408) 370-8000

Status: Currently by far the most successful 8 -bit $\mu \mathrm{P}$. Its unit volume was 22 million units or $41 \%$ of the 8 -bit- $\mu \mathrm{P}$ OEM (noncaptive) market in '86, according to Dataquest. Zilog says actual worldwide volume was even greater. The Z80 is still being used in new designs but may be superceded by the new enhanced versions described in the notes on this page. Of these, the Hitachi 64180 seems to be the most popular, but the Zilog Z280 represents the greatest Z80 enhancement. Whatever happens, one thing is certain: The Z80's momentum will probably last for the rest of this century, especially in ASIC core form.


## Notes:

1. Support chips include peripheral interface (PIO), timer (CTC), serial communications (SIO), and DMA. All provide daisy-chained vectored interrupt for CPU and are being converted to CMOS.
2. Several enhancements of Z80 exist or are imminent. All are in CMOS. The first was the National NSC 800, which we dropped from the directory because it never caught on; it had less than $11 / 2 \%$ share of unit market in '86. The second is the Hitachi 64180, to which many Z80 designers are converting. The third is the supplier's Z280, which boosts the Z 80 into minicomputer performance. In addition, the NEC 78XX single-chip device is similar. Most are covered elsewhere in this directory.

## I-DATA-MANIPULATION INSTRUCTIONS

8-bit arithmetic and logicals
16-bit arithmetic BCD add and subtract
Nine types of rotate and shift directly on any register or memory location Can set, reset, or test bit in any register or memory location
II-DATA-MOVEMENT INSTRUCTIONS
8 - or 16 -bit register or memory loads
Two index registers allow indexed addressing
Extensive memory-block move/search commands
III-PROGRAM-MANIPULATION INSTR
Uses 16 -bit stack pointer with LIFO stack with RAM
Relative-jump capability. Interrupt capability with three types of selectable response
IV-PROGRAM-STATUS-MANIP INSTR
Seven flag bits, including arithmetic and overflow, can be stored and tested

Specification summary: Upwardly compatible with 8080A software, but adds 50 instructions, some of which are advance block-move and block-search macros. Instructions executed in 1.6 to $8.8 \mu \mathrm{sec}(3 \mu \mathrm{sec}$ avg) for $2.5-\mathrm{MHz} \mathrm{Z80}$ and 1.0 to $5.5 \mu \mathrm{sec}(2 \mu \mathrm{sec} \mathrm{avg})$ for $4-\mathrm{MHz}$ Z80A. 6 - and $8-\mathrm{MHz}$ versions also available. User can switch between two identical banks of CPU registers for fast response to interrupts. NMOS circuitry requires single-phase clock and one 5 V supply at 60 mA for Z80; 90 mA for Z80A. TTL-compatible I/O and built-in automatic-refresh signals for dynamic RAMs. MIL-temperature parts available. CMOS version consumes only 15 mA at 4 MHz and less than $10 \mu \mathrm{~A}$ when in power-down (clock-stopped) mode. Housed in 40-pin DIP. CMOS versions available also in flat pack and PLCC.

From Zilog: Zilog has stopped making its PDS and ZDS development systems because there are so many less-expensive third-party support systems for the popular Z80. Instead, it supplies "Z-Scan" emulator boxes that can be used alone or with host computers. Z-Scan-80 that will provide emulation for the $\mathrm{Z8OH}(\$ 6695)$.
From SGS: UX-8/22 development system based on CP/M and two 8-in. floppy disks. Package for full-speed in-circuit emulation.
From others: Some of the many third parties that supply $\mathbf{Z 8 0}$ hardware support are Applied Micro, Boston Systems, Emulogic, Hewlett-Packard, Huntsville Microsystems, Nicolet, Orion, Sohia Systems, Tektronix, and Zax. Contact Zilog for addresses.

From Zilog: Software for the various development systems. Macroassembler with relocatable assembler, linking loader, file-maintenance programs, and resident Basic, Cobol, C, Fortran, and PLZ (Zilog-created language that comes in "lower" level that mixes assembly- and systemlanguage statements with a "higher" C language). $Z 800$ has crosssoftware package (assembler, etc) that runs on DEC VAX or Zilog S8000 under Unix.
From SGS: Software package for UX-8/22, including debugger, disassembler, and tracer.
From others: A lot of software of all sorts, including the popular CP/M operating system (Digital Research) and the MS/X operating system (from Microsoft), which is popular in Japan. Contact Zilog for names and addresses of several dozen others.

## HD64180, Z180

AVAILABILITY: Now for $6-$ and $8-\mathrm{MHz}$ parts; early ' 88 for $10-\mathrm{MHz}$ parts. COST: $\$ 10$ to $\$ 13$ in 100 qty; $\$ 6$ to $\$ 11$ in 1000 qty. $\$ 17$ for samples of 180-ZTAT.
SECOND SOURCE: Zilog is relabeling Hitachi parts as Z180 while it readies production.
CORE: Hitachi considers basic 64180 a standard cell for building high-integration $\mu \mathrm{Ps}$ and $\mu \mathrm{Cs}$.

Description: Enhancement of Z80 with various peripheral functions such as memory management (to reach larger, 1M-byte, memory space), DMAs, serial ports, modem control signals, etc, added on CPU chip and realized in CMOS. R-suffix versions will have "total" compatibility with Z80-family peripherals chips. Hitachi 647180 with on-chip EPROM represents first 1-chip Z80 $\mu \mathrm{C}$

Hitachi America Ltd
Semiconductor and IC Div
2210 O'Toole Ave
San Jose, CA 95131
Phone (408) 435-8300
Status: Another CMOS enhancement of the widely used Z80. This one has on-chip MMU, multiple DMA channels, and UART like the Zilog Z280, but it's not as ambitious. It doesn't have sophisticated bigcomputer features such as separate privileged "system" control registers nor does it have a cache. Moreover, the 64180's MMU is not for virtual and protected memory; it translates between the Z80 64k address space and the 1 M -byte space reached externally by the 64180 . However, the 64180 was out a year ahead of the Z280, and Dataquest already shows a volume of $1 / 2$ million units for ' 86 . It has received a boost from all the Z80 users and third-party supporters of the venerable Z80. Hitachi predicts 2 million units in ' 87 and a buildup to 10 million units by '89.


## Hardware Notes:

1. Diagram is for basic 64180 core. Hitachi plans to expand upon this core.
2. The 647180 is 1 -chip version of 64180 in which 16 k bytes of EPROM and 512 bytes of RAM have been added along with another 16 -bit timer, 6 -channel analog comparator, and 54 I/O pins. It comes in windowless plastic 84 -pin PLCC and 80 -pin flat pack. Because of EPROM, Hitachi bills this style $\mu \mathrm{C}$ as "ZTAT" (Zero Turn Around Time), saying it is cost effective up to 5 k volume.
3. A forthcoming version of family will be the NPU network processing unit for LAN use.

## -DATA-MANIPULATION INSTRUCTIONS

Unsigned $8 \times 8=16$ multiply
Nondestructive ANDs for comparing I/O ports, immediate data, and memory to accumulator
II-DATA-MOVEMENT INSTRUCTIONS
Immediately addressed locations
Block output to $1 / \mathrm{O}$. (Must set up MMU bank registers to translate between 64 k of $\mathrm{Z8O}$ and 512 k external)
III-POWER-SAVING INSTRUCTIONS
Sleep command disconnects processor from clock. (Interrupt or reset will reconnect.)

## Software Notes:

1. Only new instructions beyond $Z 80$ instructions listed.
2. The MMU adds base registers to $\mathbf{Z 8 0} 16$-bit addresses to produce the 19-bit addresses needed externally.
3. Trap interrupt can be used both for catching undefined op codes and for allowing users to extend instruction set.

Specification summary: Object-code compatible with $Z 80$ (and 8080 8085). Pipelined CPU. On-chip MMU generates 19 bits ( 512 k to 1 M bytes) external physical address space. 2-channel DMAC (direct-memo-ry-access controller), 2-channel asynchronous serial port, synchronous (clocked) serial port. Can interface to 8080 or $6800 / 6500$ buses (Rsuffixed versions are matched to $Z 80$-family peripherals). $8-\mathrm{MHz} \mathrm{CPU}$ performance now, $10-\mathrm{MHz}$ projected. CMOS 50 mW at 4 MHz with lower power in sleep and halt modes. Packaged in 64 -pin DIP and 68 -pin PLCC.

ASE Adaptive System Emulator (\$7000) plus H6805M01S, a 256k-byte memory board for use with IBM PC, HP6400, or DEC VAX as host. Real-time operation up to 8 MHz and real-time tracer buffer for 2048 machine cycles. All hardware lines are captured, and the trace is automatically disassembled.
American Automation AA 572-64180 real-time in-circuit emulator for use with company's E2-PRO development host.
Hewlett-Packard and Tekronix offer support on their development systems and logic analyzers.
Contact suppliers for the many other third parties

Microtec Research (Santa Clara, CA) is supplying macroassembler, utilities, Pascal, and C compilers (to run on IBM PC and DEC VAX hosts). Also, Avocet (Rockport, ME) and Allen Ashley (Pasadena, CA) have announced IBM PC-based assemblers. Hitachi provides help so that the additional 64180 instructions can be treated as macros on a Z80 macroassembler. Boston Systems Office (Waltham, MA) has VAXhosted assembler (\$3900). Software compatible with CP/M (Digital Research) and MSX (Microsoft) operating systems (latter being result of project for Japanese market).
American Automation has cross-software to go with development hardware (assembler, C compiler, and debugger).
Archimedes (San Francisco, CA) has C compiler (\$995 for IBM PC, $\$ 3995$ for MicroVAX and $\$ 5995$ for VAX).

# Master the Latest Design Techniques with Artech House Books Aiil 

## TO ORDER FOR

15-DAY FREE EXAM: Simply circle the appropriate number(s) on the Reader Service Card at the back of this magazine. Your book(s) will be sent to you for your $\mathbf{1 5}$-day exam. If you are satisfied, keep the book(s) and pay the purchase price plus postage and handling. Otherwise return the book(s) by the end of the 15-day period and owe nothing.

Solid-State Microwave Devices
by Thomas S. Laverghetta
Hardcover. 200 Pages. 1987. $\$ 60.00$
Solid-State Microwave Devices offers clear explanations of the materials, theories, and applications of the full range of solid-state devices. Examples involving microwave amplifiers, oscillators, mixers, phase shifters, and more, give you a hands-on feel for effective component design.

Circle 42 for free 15-day exam
Microwave Integrated Circuit Design

## Handbook

by Reinmut K. Hoffmann
Hardcover. 400 Pages. 1987. \$68.00
This indispensable handbook presents the fundamental technology, electrical properties and design of MICs for practicing engineers, newcomers to the field, and advanced engineering students. This broad introduction details applications, production methods, substrates and integrated component types with emphasis on electrical analysis and design procedures.


Circle 43 for free 15-day exam
Writing and Managing Winning
Technical Proposals
by Timothy Whalen
Hardcover. 200 Pages. 1987. \$60.00
Writing and Managing Winning Technical Proposals gives you hundreds of insiders' tips, tricks, and proven techniques for writing proposals that consistently win contracts. Tim Whalen, a long-standing proposal specialist, begins with feasibility studies and the decision to bid for the contract then tackles critical marketing issues, illustrates pre-writing activities and gets down to specifics on how to write the actual proposal.

Circle 44 for free 15-day exam

## Preparing and Delivering Effective

Technical Presentations
by David L. Adamy
Hardcover. 165 Pages. 1987. $\$ 50.00$
Not just another public speaking book, this text focuses on practical ways to help the technical professional prepare easy-tounderstand, interesting technical briefings. David L. Adamy, technical, management, and marketing consultant to the military electronics industry, provides practical "inside information" on how to keep your audience awake while making them understand the technical content.

Circle 45 for free 15 -day exam

## Principles of Electromagnetic <br> \section*{Compatibility, 3rd Edition}

by Bernhard E. Keiser
Hardcover. 345 Pages. 1987. $\$ 60.00$
Written for design, test and manufacturing engineers and project managers, this thorough guide gives you step-by-step instruction for eliminating electromagnetic interference (EMI). You'll discover every aspect of EMI control, including how emission, transmission and susceptibility occur and how to perform the computations needed to solve interference problems. Clear illustrations show you actual interference problems and their solutions without the extensive use of mathematics.

Circle 46 for free 15-day exam

## Filters with Helical and Folded Helical

## Resonators

by Peter Vizmuller
Hardcover. 115 Pages. 1987. $\$ 49.00$
Finally, a complete monograph explores the "black art" of helical resonators for radio frequency applications. Filters with Helical and Folded Helical Resonators gives RF engineers, technicians and students hard to find information on these low cost, high efficiency filters. Several proposals show you how to design and build mechanically stable filters that have the right frequency response, don't drift with temperature, avoid resonance problems and have the lowest insertion loss for a given filter volume.

Circle 47 for free 15 -day exam

## Over-the-Horizon Radar

A.A. Kolosov, Editor

Translated by William F. Barton
Hardcover. 332 Pages. 1987. $\$ 60.00$
This thorough analysis of specific Soviet and U.S. OTH radar systems gives you insight into state-of-the-art, over-thehorizon radar technology and design. The authors' rigorous treatment of the propagation, path loss, cross section capability, and interference characteristics of OTH radar makes this book indispensable for engineers new to conventional radar or the OTH field.

Circle 48 for free 15-day exam

## High Resolution Radar

by Donald R. Wehner
Hardcover. 400 Pages. 1987. $\$ 60.00$
With the depth and span of Donald Wehner's short course, High Resolution Radar offers a unified treatment of the design and analysis of radar systems that depend on spatial resolution. Learn to apply this crucial information with a broad review of basic radar theory, over 200 figures, numerous design examples and problems ending each section.

Circle 49 for free 15 -day exam

## The Design of Automatic Control <br> Systems <br> by Olis Rubin

Hardcover. 450 Pages. 1986. $\$ 60.00$
Now, one reference helps you develop practical skills for designing quality control systems. Olis Rubin draws illustrative examples from such varied disciplines as radar, mechanics and astrophysics to show you how to translate user requirements into design specifications.


Circle 50 for free 15-day exam
Lossy Transmission Lines
by Fred E. Gardiol
Hardcover. 475 Pages. 1987. $\$ 60.00$
Lossy Transmission Lines gives you firsttime documentation of the calculator codes for determining transmission on lossy lines. Design engineers-with this book and a programmable calculator, you'll learn to calculate: the input impedance of a section of lossy line, the corresponding reflection factor and its VSWR, the power absorbed by a linear load, the propagation factor, the characteristic admittance of a line, and more.

## Optimization of Digital Transmission

Systems
by K. Trondle and G. Soder
Hardcover. 300 Pages. 1987. $\$ 60.00$
Digital Transmission Systems describes the most effective criteria for the optimization of digital transmission methods. This career-long reference for design engineers, physicists and students provides detailed explanations of transmitters, transmission media, and receivers, as well as distortion and noise.

Circle 52 for free 15-day exam

AVAILABILITY: Now ( 10 MHz )
COST: By mid '88, $\$ 13.80$ in 10k qty and $\$ 11$ to $\$ 12$ in 100k qty.
SECOND SOURCE: None announced, but supplier says it has strong interest from major European and Far East semiconductor houses. CORE: Zilog is incorporating elements of Z280 in its megacell library so it can rapidly put together new combinations. However, it does not plan to offer ASIC tools to customers.

Description: Enhanced $\mathbf{Z 8 0} \mu \mathrm{P}$, upgraded to the point that it has most of the features of larger 16/32-bit machines. It has "privileged" systemcontrol hardware and associated software for multiuser, multitasking operating systems. It has memory management for virtual memory and incorporates cache to achieve high throughput with moderate-speed external memories.

Zilog Inc
210 Hacienda Ave
Campbell, CA 95008
Phone (408) 370-8000

Status: Now that this much-delayed chip is finally here, Zilog says it is finding a great deal of interest, especially in Europe and Japan, where Z80-based personal computers have persisted. The Z280 allows designers to upgrade Z80 CP/M-based personal computers into multiuser systems that have large virtual memories and multi-MIPS performance. Compared with other Z80 enhancements, such as the Hitachi 64180 (which Zilog second sources), the Z280 offers a greater performance edge. Zilog is also pushing the Z280 as upgrade for the many dedicated systems using Z80s as embedded controllers. By 1990, Zilog hopes to have the price down to $\$ 7$ to $\$ 8$ and the volume up to 10 million units/yr.


## Hardware Notes:

1. Diagram indicates how basic Z80 CPU has been enhanced by adding other functions to the chip. Not so apparent are other enhancements to the Z80 CPU, such as more powerful, generalized 16 -bit data and addressing operations.
2. Zilog says the integration not only lowers system cost but provides a speed advantage: When all subsystems are on chip, the system speed automatically increases.

## -DATA-MANIPULATION INSTRUCTIONS

$16 \times 16=32$ multiply and $32 / 16=16$ divide
Extended block mode manipulates data in blocks. (Can be used with supplier's Z8070 IEEE floating-point coprocessor)
II-DATA-MOVEMENT INSTRUCTIONS
New addressing modes for more general 16 -bit use of $Z 80$ 's 16 -bit registers (HL, DE, BC pairs)
Instructions to communicate with coprocessors

## III-PROGRAM-MANIPULATION INSTR

Jump on auxiliary accumulator/flag
Jump on auxiliary register file in use
System call
IV-PROGRAM-STATUS-MANIP INSTR
New master status register; see category $V$ instructions V-SYSTEM CONTROL INSTRUCTIONS
New instructions for added system-control registers. These are privileged instructions to permit operating system to define the system configuration upon start-up, to use the new system stack pointer, master status register, and set up the cache's mode of operation

Software Note: Only those instructions that are enhancements of basic Z80 set are covered. Otherwise, the Z280 is object-code compatible with Z80 (and 8080).

Specification summary: The Z80 upwardly enhanced toward a generalregister 16 -bit minicomputer. On-chip memory management to address as much as 16 M bytes of external memory. CPU is 3 -stage pipelined with on-chip 256 -byte program and data cache to automatically keep recently used instruction on chip for fast-to 2 MIPS-execution at $10-\mathrm{MHz}$ internal bus clock. Planned mask shrink from initial $2-\mu \mathrm{m}$ geometry to $1.5 \mu \mathrm{~m}$ is expected to allow $25-\mathrm{MHz}$ clock. Future mask improvements are expected to allow speeds to 50 MHz . The I/O is pin programmable to match either 8 -bit Z80 bus or 16 - bit "universal" bus. Also included on chip are four 16 -bit timer/counters, four DMA channel controllers, dynamic memory refresh control, and a serial UART port. Fabricated in static CMOS and housed in 68-pin PCC package; other options planned for future as requested by customers.

From Zilog: ICE chip (1st qtr '88).
From others: Orion ((415) 361-8882) is working on a low-end development system that will be in form of a PC-compatible board (4th qtr '87). Teksel is evaluating a 16 -bit emulator. Also logic analyzers from HewlettPackard and Tektronix.

From Zilog: Source code for target resident Z280 debug monitor may be purchased for minimal charge. Otherwise Zilog is not planning software support.
From others: 2500AD ((303) 369-5001) is shipping a crossassembler and is working on a C compiler. Rastek is considering a PC-based C compiler.
Note: It's possible that software houses such as Digital Research and Microsoft-both of whom have been associated with Z80 softwarehave had Z280 projects on hold: Digital through its well-known CP/M operating system for 8080s and Z80s, and Microsoft through its work in developing MSX, the multiuser enhancement of CP/M for some Japanese companies

## 6800/6802 AND 6809/6309

AVAILABILITY: Now.
COST: As with other mature $\mu \mathrm{Ps}$, costs have dropped (to the several dollar range), except where part is at end of life, in which case prices might rise again.
SECOND SOURCE: Hitachi, Fujitsu, and Thomson Semiconducteurs.
Description: The 8 -bit 6800 CPU was the original part in the family named after it. That family has been broadened to include not only the 2-chip 6802/6846 and 6809 covered here but also the 1-chip 6801, the low-end 1 -chip devices, the 6804 and the 6805, and (loosely) the top-of-the-line 16 -bit 68000. Note, though, that new CPU members of family aren't precisely compatible with the original 6800, especially at the low and high ends. Even the 6809 here is only software compatible with the original 6800 at source-code level.

## 8-BIT NMOS AND CMOS

Motorola Microprocessor Products Group
6501 Wm Cannon Dr W
Austin, TX 78735-8598
Phone (512) 440-2000
Status: Introduced in 1974, the 6800 has been the foundation of one of the longest lived and broadest $\mu \mathrm{P}$ families of all. Among its progeny must be included the 6809 covered here and the following Motorola $\mu$ Ps and $\mu \mathrm{Cs}$, which are described elsewhere in this directory: the 6804, 6805,6801 and 68 HC 11 . The 6800 itself is now way past its prime and is not recommended; we retain it in the directory for reference. But the newer 6802 and 6809 continue to be shipped in volume. Dataquest showed nearly 4 million units for the 6802 and nearly 3 million units for the 6809 in ' 86 . That gave the family 3rd place ( $12 \%$ share of market) behind the Z80 and 8080 families, but just barely ahead of the 8088 . For new designs, Motorola steers designers either upwards to 32-bit 68000 family ( 68008 has 8 -bit bus) or downwards to 1 -chip $68 \mathrm{HC11}$.


Notes:

1. Diagram shows 6800 and 6802. The 6809 has another 16 -bit index and a second "user" stack pointer, which make the 6809 more powerful than the 6800; these additional resources give the 6809 many more instructions. On simple benchmarks, the 6809 is $270 \%$ faster than the equivalent-speed 6800, programs in $42 \%$ fewer instructions, and uses $33 \%$ less code.
2. Basic 6809 version has on-chip clock. A minimum system results with the following parts: 6809, 6810, and 6846. 6809E version has off-chip clock. An early valid-memory-address (VMA) signal on 6809E allows $3-\mathrm{MHz}$ bus operation with a $2-\mathrm{MHz}$ memory. External clock permits multiprocessing.
3. The memory-management unit (6829) allows the 6809 to run 32 concurrent protected tasks (per management unit) in 2M-byte address space.
4. Hitachi CMOS version (6309) has $2-, 2.5-$, and $3-\mathrm{MHz}$ bus timing, and the Sync and CWAI instructions allow a low-power sleep mode.

## I-DATA-MANIPULATION INSTRUCTIONS

Arithmetic and logic
Instructions to take advantage of two accumulators 6809 has unsigned $8 \times 8$ multiply with 16 -bit product II-DATA-MOVEMENT INSTRUCTIONS
Can reach the first 256 locations of memory with short instructions 6809 can use four index registers for merging three source blocks into one destination block
Can autoincrement and autodecrement by one or two directly and indirectly. (Page zero can be software relocated during program execution, effectively increasing its size)
Indexing uses the "true indexing" relationship between base and offset ( $0,5,8,16$ bits) rather than the 6800 relationship
Can utilize the user stack for Polish-notation operations or interpretive languages
III-PROGRAM-MANIPULATION INSTR
Has PDP-11-type branches and conditional branches. Unlimited subroutine nesting via stack pointer addressing LIFO stacks in RAM
Does not have vectored interrupt, but can achieve function with software (or with 6828 priority interrupt controller)
6809 has extensive relative addressing with wide reach, which allows creation of position-independent code and opens door to use of off-the-shelf, mass-produced standard firmware in ROMs
IV-PROGRAM-STATUS-MANIP INSTR
6809 has instructions for manipulating the status register (conditioncode register). It may be transferred or exchanged with any 8 -bit register, or pushed or pulled on either stack; any number of flag bits may be set or cleared in one instruction
IV-POWER-SAVING INSTRUCTIONS
6309 has SYNC and CWAI to put CMOS CPU in sleep mode. Sync instruction stops $\mu \mathrm{P}$ until it gets go-ahead signal from interrupt line

Specification summary for 6800: Common-memory architecture with 16 -bit ( 64 k -byte) memory space for instructions, data, and I/O; all data 8 bits wide. Instruction set patterned after the PDP-11 mini as closely as possible in shorter word machine with limited CPU registers. Execution times from 2 to $5 \mu \mathrm{sec}$. NMOS silicon-gate depletion-mode circuitry requires one 5 V supply, 500 mW ; housed in 40-pin DIP. Versions with -55 to $+125^{\circ} \mathrm{C}$ range also available.
Specification summary for 6809: An 8-bit machine with extensive 16 -bit addressing capability. Has two 16 -bit index registers and a 16 -bit user stack pointer that can also be software-specified as a third index register. Upwardly compatible with 6800, but only at source-code level. Bus operates at 2 MHz , so basic speed is similar to that of 6800 , but greater efficiency of 16 -bit addressing significantly increases throughput. Instruction set has 59 mnemonics and seven addressing selections for a total of 1464 instruction-addressing options. Instructions vary in length from 1 to 5 bytes, with register-inherent operations executing in 1 $\mu \mathrm{sec}$ at $2-\mathrm{MHz}$ bus speed ( $320-\mathrm{nsec}$ memory access). Longest instruction takes 20 cycles. The 6800 direct or page zero register is retained but can be software relocated anywhere in memory via programmable register. Motorola "HMOS" depletion-mode load circuitry with one 5 V supply. Two versions, each in 40 -pin DIP.

From Motorola: Software can be obtained free for downloading over phone lines by calling (512) 440-3733. The basic assemblers and other tools are for IBM PC.
Two versions of Basic are available for the 6809: Basic-M and Basic09. The latter is designed to be fast and to permit structured programming. A Pascal compiler diskette is available.

From Motorola: Emulators range from low-cost (hundreds of dollars) boards to HDS-300 system (about $\$ 5000$ ) plus personality modules (\$5000).
Support systems and OEM boards available from Motorola Semiconductor Div, 5005 E McDowell Rd, Phoenix, AZ 85008. Phone (602) 244-6900 or (602) 438-3500.
From others: Tektronix, GenRad/FutureData, and Hewlett-Packard development systems support the 6800. Micro Industries (Westerville, OH) says it has acquired an exclusive license to Motorola "Micromodule" 8 -bit boards.
 cursors for just \$3995.

Now you have three lowcost choices in Tek digital storage oscilloscopes. All featuring powerful $20 \mathrm{MS} / \mathrm{s}$ digitizing along with familiar, full-bandwidth analog operation. It's the best of both worlds in one easy-to-use, portable package.

Discover the potential!
With digital storage you can freeze waveforms. Capture events invisible to nonstorage scopes. Find signals buried in noise. And build a library of reference waveforms.

CRT readout and cursors distinguish the new 2221. For even higher performance, there's the 100 MHz , dual time base 2230 with optional battery-backed

| Features | 2230 | NEW! 2221 | 2220 |
| :---: | :---: | :---: | :---: |
| Analog/Digital Storage BW | 100 MHz | 60 MHz | 60 MHz |
| Maximum Sampling Speed | $20 \mathrm{MS} / \mathrm{s}$ | $20 \mathrm{MS} / \mathrm{s}$ | $20 \mathrm{MS} / \mathrm{s}$ |
| Record Length | 4K/1K <br> (selectable) | 4K | 4K |
| Peak Detect | 100 ns | 100 ns | 100 ns |
| Save Reference Memory | One, 4K Three, 1 K | One, 4K | One, 4K |
| Vertical Resolution | 8 bits 10 bits (AVG mode) 12 bits (AVG mode over the bus) | 8 bits 10 bits (AVG mode) | 8 bits |
| CRT Readout/Cursors | Yes | Yes | No |
| GPIB/RS-232-C Options | Yes (\$750) | Yes (\$500) | Yes (\$500) |
| Battery-Backed Memory (save 26 waveform sets) | Yes (inc with GPIB/ <br> RS-232-C) | No | No |
| Warranty | 3 year on labor and parts, including the CRT |  |  |
| Price | \$4995 | \$3995 | \$2995 |

memory for saving up to 26 waveform sets. And if it's economy you want, choose the 60 MHz 2220 with many of the same features at an even lower cost.

With each scope you can automate measurements with interface options. And output direct to a printer or plotter. Tek software is available for systems.

## Call Tek direct: <br> 1-800-426-2200

for free video brochure for orders/assistance.


## 650X, 65C0X

AVAILABILITY: Now for NMOS and CMOS, 4 to 6 MHz .
COST: The prices for both NMOS and CMOS were said to have dropped to less than $\$ 1$. However "legitimate" US price said to be $\$ 2$ to $\$ 3$ for NMOS and twice that for CMOS.
SECOND SOURCE: Rockwell, California Micro Devices, NCR, and WDC. WDC (Western Design Center) has been creator of some of the CMOS designs, which it has licensed widely around world (UMC in Taiwan ITT-Intermetall in West Germany, etc), which is one explanation why second sources have proliferated
CORE: NCR has pioneered the use of 6502 as semicustom core. Many of above sources also specify it as part of their cell libraries, as does SMC (Hauppauge, NY).

Description: Original design team's goal was to achieve as much PDP-11-style addressing capability as would fit in an economica $138 \times 151$-mil chip. Because of the $\mu$ P's short 8 -bit index registers, it is optimally suited only to applications requiring access of smaller blocks of memory (although it benchmarks ahead of most other 8 -bit $\mu$ Ps with respect to its speed of execution of high-level languages such as Basic and Pascal). New CMOS parts also have small economical die $(70 \times 52$ mil) that gets still smaller with today's finer geometries. See $6500 / 1$ for 1 -chip versions and 65SC816/802 for 16-bit-internal version

## 8-BIT NMOS AND CMOS

Originator Commodore, Westchester, PA, no longer sells outside to merchant market. Contact second sources.

Status: The falling share of market for this $\mu \mathrm{P}$ (about 5\% or between 2 M and 3 M units in '86), according to Dataquest, would appear to indicate that it has reached the end of its lifecycle. However the architecture lives on in the form of 1 -chip versions (see 6500/1 and especially the 50740) and ASIC versions. Some of these have very large unit volumes, so the 6502 architecture may remain, by volume, the leading 8 -bit architecture in the world. The small die size of the 6502 core has lead one supplier, WDC, to explore GaAs versions for greatly increased speed.


## Notes on СМOS versions:

1. CMOS 65CXX family members are slight enhancements of NMOS counterparts and can serve as plug-in replacements.
2. Among hardware enhancements are new 4-phase clock that gives decreased memory access time and a memory-lock (ML) output and bus-enable (BE) input that simplify multiprocessor designs. Also RDY in write as well as read and 3 -state buses.
3. Among the software enhancements are the treating of all unused op codes as NOPs and removing the page-boundary restrictions on JMP indirect.
4. Decimal mode is automatically set OFF upon reset or interrupt, and the $N, V$, and $Z$ flags are made active during decimal mode.
5. A BRK followed by interrupt is executed.
6. See instruction set for comments on new instructions.

## -DATA-MANIPULATION INSTRUCTIONS

Arithmetic and logical. Decimal mode via control bit in status register. Can operate on locations in memory space (which can be either RAM or /O ports). CMOS parts have bit manipulation

## II-DATA-MOVEMENT INSTRUCTIONS

True indexed addressing, though index offset limited to 8 bits in two CPU registers- $X$ and $Y$. Short-form addressing to zero page. Has two sophisticated indirect-indexed and indexed-indirect instructions for handling tables. CMOS parts have indexed absolute indirect and zero-page indirect
III-PROGRAM-MANIPULATION INSTR
Conditional branches with signed relative addresses. Nonmaskable and/or maskable interrupt, depending on model. CMOS parts have branches on bit test
Stack pointer for implementing 256-byte LIFO in external RAM

## IV-PROGRAM-STATUS-MANIP INSTR

Push and pull status register from memory stack. Set and clear carry, decimal mode and interrupt bits. ( 6502 and 6512 have external input to one status bit, useful for handshaking with peripherals)

## -POWER-SAVING INSTRUCTIONS

WAIT and STOP on 65C02 respectively stop processor and disconnect clock to lower power consumption.

Specification summary: Common-memory architecture with instructions, data, and I/O in same 64k-byte space; 57 instructions ( 68 for CMOS) execute in $3 \mu \mathrm{sec}$ typ at $1 \mathrm{MHz}, 1.5 \mu \mathrm{sec}$ typ at 2 MHz . Many instructions provide choice of 13 PDP-11-type addressing modes ( 15 for CMOS). Advanced indexed-indirect addressing mode. NMOS and CMOS silicon-gate, depletion-mode circuitry requires one $5 \mathrm{~V}, 250-\mathrm{mV}$ supply. Some CMOS parts can run at $4-\mathrm{MHz}$ clock ( $250 \mathrm{nsec} /$ cycle). CMOS parts require $4 \mathrm{~mA} / \mathrm{MHz}$ for operating and $10 \mu \mathrm{~W}$ standby $(0 \mathrm{~Hz})$.

- HARDWARE —— SUPPORT

SOFTWARE

From Rockwell: LCE low-cost emulator (\$1250) that will optionally interface to IBM PC host
From Western Design Center: Tool Box Design System (\$3000 to $\$ 5000$ ) to run with Apple host. Includes pod for in-circuit emulation. From California Micro Devices: GEM-I in-circuit emulator package (\$3750) capable of interfacing with a variety of host computers including ISIS development system and Apple. Functions as a stand-alone assembler and disassembler using a nonintelligent terminal. Evaluation board for 65SC150 (\$499) that functions as in-circuit system when coupled with GEM-I.
From NCR: Hardware emulator interfaces to Apple lle through RS-232C Allows complete in-circuit software debug.
From Dynatem (Irvine, CA): AIM-65 single-board computer and RM industrial modules.

From Rockwell: Cross software for Intel ISIS-II and personal development system. (\$250). Support (in firmware) for assembly (\$35), monitor (\$65), Basic (\$65), PL/65 (\$85), Forth (\$65), Pascal-"instant" (\$100), math package ( $\$ 35$ ), and disk operating system ( $\$ 50$ ).
From Western Design Center: Emulation and test software is part of Tool Box.
From California Micro Devices: 65SC00 macroassembler for Apple Computer (\$100), assembler for Intel ISIS (\$1800), and Fortran assembler (\$1800).
From NCR: Monitor for use in conjunction with emulator. Supports breakpoint, change memory and registers, software trace and real-time execution, etc.
From others: Because the 6500 has been so widely used, there are innumerable sources of software at different language levels; for example, the ORCA Series of macroassemblers and utilities from Byte Works (Albuquerque, NM, (505) 898-8183).

# New difference amp separates $\pm 10 \mathrm{~V}$ signals from $\pm 200 \mathrm{~V}$ CMVs. 



## INA117 gives you low cost, precision signal isolation for power monitoring and protection designs.

INA117 saves you time and money when you need to separate small signals from large common-mode voltages. If you don't need total galvanic isolation, it's a simple, low cost solution to a wide range of test, measurement, and control applications such as power line monitoring and data acquisition input buffering.
Consider these features:

- $\pm 200 \mathrm{VAC} / \mathrm{DC}$ common-mode range (to 500 V intermittent with no damage)
- 86 dB minimum CMR
- unity gain, $99.99 \%$ accuracy
- 12-bit linearity, 0.001\% max error
- \$7.00* each, in 100 s

* U.S. prices only.

Your Burr-Brown sales office has complete details, or call
Applications Engineering,
602/746-1111.
Burr-Brown Corp., PO Box 11400, Tucson, AZ 85734.

## BURR-BROWN*



# DIRECT REPLACEVIENT 

 POWER MOSFEIS
# Samsung delivers higher performance at a lower price. 

Samsung has direct replacements for IR and Motorola* MOSFETs. Ours are the fastest, most rugged, most reliable MOS power products in the industry, each screened to MIL-STD-750 specifications prior to release for manufacturing. We'll put our MOSFET parts up against anybody's with energy levels as high as 2 J or more.

We are the first and only MOSFET supplier to use bulk CMOS processing. That means smaller die, higher yield, and lower cost. And the entire parts family is supported by Samsung's industry leading technology.

So what are you waiting for? Now you can replace IR and Motorola MOSFETs with something better. Samsung MOSFETs.

## Broadest product line over wide range of applications

We have the broadest line of any supplier-over 375 part types in both P- and N-channels available now for immediate delivery. They range from 60 V to 700 V and come in TO-3P, TO-220, TO-3 and TO-126 packages. And for low on-resistance applications in automotive, power supply, and motor controller designs, we are introducing the SSP40N06 with 40A 60 V and $40 \mathrm{~m} \Omega$ specifications.

SAMSUNG
Semiconductor
3725 N. First Street
San Jose, CA 95134-1708
(408) 434-5400

## The competition has met its match. <br> SAMSUNG SAYS SO.


SSH3N70
SSH4N45
SSH4N50
SSH4N55
SSH4N60
SSH4N70
SSH4ON15
SSH4ON20
SSH5N35
SSH5N40
SSHGN55
SSHGN60
SSHEN70
SSH7N12
SSH7N15
SSH7N18
SSH7N20
SSH8N12
SSH8N15

SSH8N18




SSH8N6O
SSH1ONO5 SSH1ONO6
SSH1ONO8 SSH1ONO8 SSH1ON10 SSH10N70 SSH12N05 SSH12NO6
SSH12NO8 SSH12N08 SSH12N10 SSH15N60 SSH15N60 SSH2ON50 SSH25N35 SSH25N40
SSP3N70
SSP4N45
SSP4N50
SSP4N55
SSP4N60
SSP4N70
SSP5N35
SSP5N40
SSP6N55
SSP6N60
SSP7N12
SSP7N15
SSP7N18
SSP7N20
SSP8N12
SSP8N15
SSP8N18
SSP8N20
SSP10N05
S
S
S

IRF9220 IRF9221
IRF9222 IRF9222 IRF9222
RF9223
IRF9230 IRF9230
IRF9231 IRF9231
$\qquad$ IRF9242
IRF9243
IRFPG232
IRFP9233 RF9243 IRFP9233
IRFP9120 IRFP9240 IRFP9121 IRFP9240 IRFPG121 IRFPg241
IRFPg122 IRFP9242 IRFP9123 IRFP9243 IRFP9130 IRF9510 IRFP9131 IRF9511 IRFP9132 IRF9512 IRFP9133 IRF9513

## 65C816/65C802

AVAILABILITY: Now for 2-, 4-, 6-, and $8-\mathrm{MHz}$ parts.
COST: In 100 qty, plastic, $\$ 20$ for 816 and 802.
SECOND SOURCE: VLSI and California Micro Devices said to be main sources, but WDC says it has licensed others in US and abroad. (Mitsubishi says it will be doing a version of its 507406502 -based 1 -chip device that will also have a 16 -bit internal architecture.)
CORE: All suppliers are considering this as $\mu \mathrm{P}$ megacell in their libraries, but WDC has most commitment to its ASIC use.

Description: CMOS $8 / 16$-bit $\mu$ Ps featuring software compatibility with 8 -bit 6502 (both original NMOS 6502 and enhanced CMOS 65C02). The 802 is pin-for-pin compatible with the 6502, so it can be plugged into existing sockets. The 816 has a different pinout but expands the addressing range of the 6502 from 64 k to 16 M bytes. Additional hardware enhancements on the 816 allow it to be used for multiprocessor systems and in systems that have data and program caches.

Western Design Center Inc
2166 E Brown Rd
Mesa, AZ 85203
Phone (602) 962-4545

Status: Apple's use of the 65C816 in the IIGS upgrade of the widely used Apple computer provides a firm basis for hardware and software availability. The volume of devices shipped in '86 was about 70,000 (according to VLSI), with some $80 \%$ going to Apple and only a disappointingly small amount to other users. EDN estimates that, depending on Apple's year-end IIGS sales, the volume in ' 87 might reach 100,000. The software support is growing as third-party houses that have supported the Apple 6502-based Apples convert software to take advantage of the expanded memory and other capabilities of the 65 C 816 . One indication of breadth of software support is Byte Works's claim that it has delivered several hundred of its ORCA/M tools for software develpment.


## Hardware Notes

1. Compare diagram with previous $6502 / 65 \mathrm{SC} 02$ (elsewhere in directory) to see nature of architectural enhancements. The 8 -bit registers have been widened to 16 bits and the 16 -bit registers widened to 24 bits 2. The new control-bus outputs on the 816 facilitate multiprocessing, caching, and virtual memory.
2. The new control-bus inputs on the 816 allow you to abort instructions for virtual memory and to control bus access.
3. Apple is said to have had to resort to special semicustom chips to allow the Apple IIGS to operate efficiently and at full system-level speed.

## I-DATA-MANIPULATION INSTRUCTIONS

The 6502/65C02 instructions with 16-bit versions of add, subtract, BCD, and logicals. No multiply, but future 65C832 version will have provisions for floating point on chip

## I-DATA-MOVEMENT INSTRUCTIONS

6502/65C02 instructions, but with choice of 8 - or 16 -bit indexing and 8 or 16 -bit data widths
On 816, addressing can span 16M bytes with aid of paging through new register extensions. New block-move (forward or backward) instructions. Increased stack-pointer addressing modes, including stack relative, indirect, and indexed

## III-PROGRAM-MANIPULATION INSTR

Wait for interrupt, stop clock (restart via interrupt). (Abort instruction on 816 via pin input acts like interrupt and directs program to perform memory repair and retry)

## V-PROGRAM-STATUS-MANIP INSTR

Additional bits in status register allow software selection of 8 - or 16 -bit modes for indexing and data. Also, new E bit associated with status register (but not handled as part of it) provides software choice of emulation or native mode

## Software Notes:

1. Upon reset, 802 and 816 are in 6502 emulation mode. To go to native (enhanced) mode, the $E$ bit must be reset to 0 via an exchange with previously reset carry bit in status register
2. Full-sized 16 -bit registers reported to facilitate high-level-language compiler writing as compared with 6502 . The 16 -bit index registers and the 16 -bit stack pointer with no page-1 confinement help. Further, the more sophisticated stack-pointer addressing modes directly serve needs of compiler writers.
3. Tendency of new native (enhanced) mode coding to become trickier than 6502, because of tightly packed architecture (all 256 op codes used) and opportunity to flip back and forth dynamically between modes and between register and data widths.

Specification summary: Enhanced 6502 with 16 -bit internal data option and 24 -bit addressing option, software selectable. Data I/O off chip remains 8 bits, however. The 802 version is hardware compatible with 6502 (or 65 SC 02 ) and can be plug-in replacement. It will reset into 6502 emulation mode but can be software switched into varying degrees of 16 -bit operation. The 816 version is almost identical internally to 802 , but it has different pinouts because it brings the additional bits for 24-bit address space out of the multiplexed 8-bit data bus, and it has special control lines to facilitate virtual memory, coprocessors, and data and program caching. Performance is mostly identical to 6502 of same clock speed, except that extended addressing and data modes take additional cycles. Clock to 8 MHz . Fabricated in $2.4-\mu \mathrm{m}$ and $1.5 \mu \mathrm{~m}$ CMOS and specs $5-\mathrm{mA} / \mathrm{MHz}$ power consumption with $1 \mu \mathrm{~A}$ standby.

From Western Design Center: The Tool Box in-system emulator for real-time emulation of $802 / 816$ parts. WDC bases its development systems on the Apple computers, now favoring the new Apple IIGS computer. It is also extending its range of tools to include actual ASIC design capability so that users can use 650265 C 816 cores and apply their own custom I/O combinations around core. WDC's prices range from $\$ 3000$ to $\$ 5000$.
From California Micro Devices: Prototyping board for 816.
From Microtek Lab Inc (Gardena, CA): In-circuit emulation. From Dynatem (Irvine, CA): RME-1600 board with 65C816. From Apple (Cupertino, CA): The Apple IIGS personal computer (\$700 to $\$ 1300$ ) for use as development platform because it uses 65 C 816 .

From Byte Works (Albuquerque, NM, (505) 898-8183): The ORCA/M crossassembly and utility package (\$99.95 on Apple lle under ProDOS, $\$ 69.95$ on Apple IIGS under ProDos-16). Also ORCA/Pascal compiler (\$125) and Basic interpreter and compiler (1st qtr '88).
From Apple (Cupertino, CA): Assember and debugger (\$100) and C compiler.
From others: Some 50 programs are said to have been written for Apple IIGS, although in many instances, as much emphasis is placed on using the new grahics of the IIGS as on the expanded memory and other features of the 65C816.

## 8096 FAMILY

## 16-BIT NMOS AND CMOS

AVAILABILITY: NMOS 8 X9X in production with both an 8 - and 16 -bit bus option. The EPROM version is also available. The higher-performance CMOS version 80C196 is now in production.
COST: Less than $\$ 8$ in 10k qty.
SECOND SOURCE: Signetics/Philips.

Description: Highly integrated 16 -bit microcontroller combining 16 -bit CPU with extensive I/O handling. On-chip memory includes 8 k bytes of ROM and 232 bytes of register-file RAM. I/O capabilities include an 8 -channel, 10 -bit ADC, full-duplex UART, 8 -level priority interrupt, pulse-width-modulated output, high-speed pulsed I/O, four 16-bit software timers, five 8 -bit I/O ports, and a watchdog timer

Intel Corp
Embedded Controller Operation (ECO) Marketing
5000 W Chandler Blvd
Chandler, AZ 85226
Phone (602) 961-8051

Status: According to Dataquest figures, this earliest of the 16 -bit $\mu \mathrm{Cs}$ continues to have top share of 16 -bit $\mu \mathrm{C}$ (microcontroller) market in ' 86 with 269,000 units. However, because that market is still young, it's too early to tell whether this will be another case of Intel dominance. The only other 16 -bit $\mu \mathrm{C}$ shown with any volume was the Thomson-Mostek 68200, but it has again dropped out of the picture (following the Thomson-SGS merger). Meanwhile, the National 16040 HPC and NEC 783XX (78312), which are newer designs, are being aggressively marketed and could pose threats. Actually, with the advent of the ASIC approach, the definition of this market is blurring; for now, any $\mu \mathrm{P}$ that is in core form in an ASIC library could have memory added and become a ' $\mu \mathrm{C}$,"' even Intel's own 80188/80186s.


## Hardware Notes:

1. The initial NMOS 8096 family consists of three parts- 8095 through 8097-that come with or without A/D converters (and S/H circuits) and onboard ROM, and with either 48 I/O lines ( 68 -pin package) or 32 I/O lines ( 48 -pin package). They have option of either 8 - or 16 -bit system bus. The 8 k -byte EPROM version has onboard programming capability and read/write selectivity.
2. New CMOS version 80 C 196 has $2 \times$ NMOS performance.
3. Four high-speed trigger inputs record times at which external events occur. Storage in 8 -deep FIFO.
4. Six high-speed pulse outputs can trigger external events at prese times. Commands are stored in 8 -deep content-addressable memory. Output section can concurrently run as many as four software timers simultaneously.
5. 16-bit watchdog timer allows recovery from hardware or software error.

Specification summary: 16 -bit $\mu \mathrm{C}$ with split-memory architecture and 8 k -byte ROM and 232 bytes of register-file RAM on chip. External memory expandable to 64 k bytes, with data bus dynamically programmable as 8 or 16 bits. Register-to register architecture with ALU operating directly on register file. Has 8 -channel, 10-bit A/D converter, four 16 -bit software timers, PWM output, five 8 -bit I/O ports, full-duplex serial port and high-speed pulse I/O ports. At $12-\mathrm{MHz}$ clock, 16 -bit addition takes $1 \mu \mathrm{sec}, 16 \times 16$ multiply or $32 / 16$ divide takes $6.5 \mu \mathrm{sec}$. Average instruction-execution time equals 1 to $2 \mu \mathrm{sec}$. New CMOS parts have $2 \times$ performance of NMOS. In 48 -pin DIP, 68 -pin PLCC or 68 -pin pin-grid array.

From Intel: Low-cost development kit (\$2695) includes iSBE-96 emulator board and ASM-96 macroassembler and runs on IBM PC host as well as Intellec Series III and IV. Real-time emulation to 12 MHz VLSICE-96 advanced emulator provides real-time emulation to 12 MHz and is hosted on IBM PC as well as Intellec Series iii and IV Programming support for EPROM versions supplied through Intel's line of universal PROM programmers.

From Intel: Macroassembler (ASM-96) and software simulator available along with PL/M-96 and C-96 compilers. Each software package includes relocation/linkage utility, library creation utility, and FPAL-96, a 32-bit floating-point utility. Software runs on IBM PC and Intellec Series III/IV and is priced at $\$ 750$ for single-user license.
From Archimedes (San Francisco, CA): ANSI C-8096 compiler with additional features like control of interrupt. Hosted on IBM PC (\$995), MicroVAX (\$3995), and VAX (\$5995).
From Cybernetic Micro Systems (San Gregorio, CA): Graphic programming and simulation aids that run on IBM PC (\$295 and \$995).

## HPC 16040/83

AVAILABILITY: Now for $17-$ and $30-\mathrm{MHz}$ parts.
COST: Less than $\$ 10$ in volume.
SECOND SOURCE: To be announced
CORE: Will be standard cell in supplier's ASIC library

Description: 16-bit CMOS microcontroller family with basic version having 8 k bytes of onboard ROM, 256 bytes of RAM, extensive I/O, and onboard peripherals. Original 16040 has $16.8-\mathrm{MHz}$ clock with $240-\mathrm{nsec}$ register instruction execution. Due to shrinking, new 16083 samples achieve $30-\mathrm{MHz}$ clock rates, with shortest instructions just 134 nsec , over -55 to $+125^{\circ} \mathrm{C}$. Supplier says HPC stands for "high-performance microcontroller.'

## 16-BIT CMOS

National Semiconductor Corp
Microcontroller Marketing
M/S 16-174
2900 Semiconductor Dr
Santa Clara, CA 95051
Phone (408) 721-5882
Status: Supplier says HPC 16040 and 16083 are first members of what is to be a family of industrial controllers. Supplier's benchmarks (August ' 86 with HPC at 17 MHz ) indicate that HPCs outperform other similar 8and 16-bit controllers such as Intel 8051 and 8096, Motorola 68HC11, and TI 7000 on both throughput and ROM-program efficiency. NEC 78XX and 78XXX and Zilog Super Z8 weren't mentioned. This family is from the same group at National that has produced National's most successful $\mu \mathrm{P} / \mu \mathrm{C}$, the 4-bit COPS.


Notes:

1. Family is designed around common $\mu \mathrm{P}$ core for instruction-set consistency, with various models having various assortments of on-chip peripheral functions. Onboard peripheral functions planned are ADCs, gate arrays for customization, dual-port RAMs for efficient interprocessor communication (download/uploading), and EEPROMs. Also planned are HDLC, CRT, DMA, SCSI, and Ethernet controllers.
2. Microwire/Plus is used for synchronous serial data communications with supplier's Microwire peripherals (ADCs, display drivers, EEPROM), COPS 4 -bit $\mu \mathrm{Cs}, 80508$-bit $\mu \mathrm{Cs}$, and other HPCs for multiprocessing. 3. Watchdog logic monitors operations and signals upon the occurrence of any illegal activity such as infinite loops.
3. Halt and idle modes provide additional power savings by stopping clock or disconnecting it.
4. Emulator parts for 16040/83 and port-expansion-and-recreation logic (Pearl) available.
5. UPI (Universal Peripheral Interface) port for connecting to $\mu \mathrm{Ps}$ such as National's 32000 family.

I-DATA-MANIPULATION INSTRUCTIONS
8 - and 16 -bit arithmetic in binary, including multiply and divide with 32-bit results
Logical AND, OR, XOR, and compares
Bit manipulation of all registers and through all 64 k address space II-DATA-MOVEMENT INSTRUCTIONS
10 addressing modes: register B indirect, register X indirect, direct, indirect, indexed, immediate, register indirect with autoincrement/decrement, register indirect with autoincrement, and skip
Instructions include load, store, push, pop, and exchange
III-PROGRAM-MANIPULATION INSTR
Calls, jumps, returns, and conditional jumps implementing high-leveltype constructs

## IV-PROGRAM-STATUS-MANIP INSTR

There is a carry bit and several status registers. These may be manipulated as all bits in register space, and in 64 k address space may be set, reset, and tested
Specification summary: 16 -bit CMOS $\mu \mathrm{C}$ and $\mu \mathrm{P}$ with memory-mapped architecture and 8 k -byte ROM and 256 -byte RAM on chip. External memory expandable to 64 k bytes. 16 -bit-wide architecture includes data bus, ALU, and registers. Has eight programmable 16 -bit timers, eight vectored interrupts, full-duplex UART with programmable baud rate, PWM outputs, 10 timer-synchronous outputs, four input capture registers, 52 general-purpose I/O lines. Performance of 1640 at $16.8-\mathrm{MHz}$ clock is 240 nsec for register operations and $7 \mu \mathrm{sec}$ for $16 \times 16$ multiply and $32 / 16$ divide. Performance of 16083 at 30 MHz is 134 nsec . Supplier says its "microCMOS" process will provide low 20-mA power consumption. Idle instruction is expected to reduce this to 2 mA , and halt instruction will drop it to $20 \mu \mathrm{~A}$. Supply range is 3 to 5.5 V . Available in industrial ( -40 to +85 C ) and extended ( -55 to +125 C ) temperature ranges (MIL-STD-883 in 1 qtr '88). In 68-pin PCC, LCC, and 68-pin PGA.

| PART NUMBER | MEMORY |  | $\begin{aligned} & 1 / 0 \\ & \text { PINS } \end{aligned}$ | INTERRUPT | STACK | $\begin{array}{\|c\|} \text { TIMER } \\ \text { BASE } \\ \text { COUNTER } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { SIZE } \\ \text { (PINS) } \\ \hline \end{array}$ | OTHER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c} \hline \text { ROM } \\ \text { (BYTES) } \end{array}$ | $\begin{array}{\|c\|} \hline \text { RAM } \\ \text { (DIGITS) } \\ \hline \end{array}$ |  |  |  |  |  |  |
| HPC16003 | ROMLESS | 256 | 52 | 8 SOURCES | In RAM | 8 | 68 | 4 INPUT CAPTURE REGISTERS |
| HPC16083 | 8.0k | 256 | 52 | 8 SOURCES | IN RAM | 8 | 68 | 4 INPUT CAPTURE REGISTERS |
| HPC16084* | 8.0k | 256 | 52 | 8 SOURCES | IN RAM | 8 | 68 | 4 INPUT CAPTURE REGISTERS \& 8CHANNEL A/D |
| HPC16400** | N/A | 256 | 52 | 8 SOURCES | IN RAM | 4 | 68 | 12-CHANNEL HDLC \& 4-CHANNEL DMA |
| HPC16900 | N/A | 256 | 52 |  |  |  | 68 | PORT EXPANSION AND RECREATION LOGIC |
| HPC16083MH | 8.0k UV | 256 | 52 | 8 SOURCES | IN RAM | 8 | 68 | 4 INPUT CAPTURE REGISTERS |
| HPC16084MH* | 8.0k UV | 256 | 52 | 8 SOURCES | IN RAM | 8 | 68 | 4 INPUT CAPTURE REGISTERS \& $8-$ CHANNEL AID |
| *AVAILABLE 10 <br> "AVAILABLE 20 | $\begin{aligned} & 0 \quad 88 \\ & 0 \quad \text { ' } 88 \end{aligned}$ |  |  |  |  |  |  |  |

-AVAILABLE 10 '88

- AVAILABLE 20 ' 88


Supplier's Mole (microcomputer on-line emulator) is a low-cost (\$4590) development system for the HPC family. Mole consists of brain board and HPC personality board and optional software. The brain board is common to all National $\mu \mathrm{Cs}$. The personality boards tailor the system to emulate particular $\mu \mathrm{Cs}$. Moles can be used in conjunction with various hosts like IBM PC/XT/ATs or VAXs (Unix/VMS).

Crossassembler and C compiler to run on IBM PC. VAX (Unix/VMS) support will be available 1 qtr ' 88 . Symbolic debugger will also be available at that time. Floating-point math and general math packages are currently available.
Dial-A-Helper is a $24-\mathrm{hr}$ on-line computer bulletin board serviced by National. It provides latest information on all National $\mu \mathrm{C}$ chips (including development systems) and also specific application support. Phone (408) 739-1162.


Now you can unleash all the raw power of the 80386 for real-time applications. All you need is our new iRMK ${ }^{\text {TM }}$ real-time multi-processor kernel. It's the lean, clean core of a full-featured operating system.

Its blazing speed lets you keep up with the most demanding applications. Average interrupt response time is less than 10 microseconds. That's incredibly fast.

But more important is the iRMK
kernel's feature set. Which includes interrupt management, time management, mailboxes, semaphores, multitasking, and preemptive, priority-based scheduling.

And if you want more power, the iRMK kernel lets you use more processors. It's the only kernel that delivers multiprocessing support for the MULTIBUS ${ }^{\circledR}$ II Message Passing Co-processor.

Besides running fast, your application will also run right. Because we offer more reliability features than any other real-time kernel. Like user-defined objects. And priority adjusting semaphores (regions) to avoid deadlock.

And if your application requires features beyond what a kernel can deliver, we offer the iRMX 286. A complete realtime operating system that runs onthe 80386 without modification.

In addition to basic kernel functions, it has reprogrammability, a human interface and on-target development.
iRMX 286 and the iRMK kernel are the latest developments in an operating system family we've been refining since real-time began for microprocessors. Currently, there are over half a million CPUs running iRMX, making it the most popular real-time O/S family in the world.

You'll also be glad to know that iRMX
operating systems are solidly in touch with the rest of the real-time world. Our OpenNET" Network connects it toVAX/ VMS and even PC DOS compatibles.

| REAL TIME COMPARISON |  |  |  |
| :--- | :---: | :---: | :---: |
|  | $\begin{array}{c}\text { Interrupt } \\ \text { Latency }\end{array}$ | $\begin{array}{c}\text { Development } \\ \text { Host }\end{array}$ | Regions |
| iRMK | $10 \mu$ sec. | $\begin{array}{c}\text { PC-DOS } \\ \text { iRMX 286 } \\ \text { VAXELN }\end{array}$ | $\begin{array}{ll}13 \mu \text { sec. } \\ 33 \mu \text { sec. } \\ \text { VAX/vMS }\end{array}$ | \(\left.\begin{array}{c}yes <br>

yes <br>

no\end{array}\right]\)|  |
| :--- |

What's more, iRMK and iRMX are easy to get started with. Because they run on our industry standard family of open system MULTIBUS hardware. Including our new 20 MHz 80386 MULTIBUS I and II boards. We even offer complete systems for OEMs like our new 80386-based System 320. And we top it all off with re-entrant compilers, debuggers, utilities, customer training and consulting. All designed to make your design task easier and faster. So why waste any more time? For a realtime response from Intel, call our toll-free number: (800) 548-4725, and ask for Literature Department W-392.

We'll mail a complete information packet within one working day.

And you'll see how quickly time flies when Intel is on your side.

## Master Module. ${ }^{\text {TM }}$ Series <br> Now up to 600 Watts



# Component Solutions For Your Power System? Talk To VICOR! 

| INPUT <br> Nominal (Range) | POWER <br> Up to 600 Watts | OUTPUT <br> Nominal (Adjustable) |
| :---: | :---: | :---: |
| 300 (200-400) VDC |  |  |
| $150 \text { (100-200) VDC - }$ |  | - 5 (0-5.5) VDC |
| 72 (50-100) VDC - | A AINI | 12 (0-13) VDC |
| 48 (40-60) VDC - |  | - 15 (0-16) VDC |
| 36 (20-56) VDC - |  | - 24 (0-26) VDC |
| 24 (20-32) VDC - |  | - 48 (0-52) VDC |
| 12 (10-20) VDC | $\begin{gathered} \text { EFFICIENCY } \\ 80-90 \% \end{gathered}$ |  |

## Multiple Output

VI-P000 Series (Dual Output) up to $400 \mathrm{~W} 4.9^{\prime \prime} \times 4.9^{\prime \prime} \times 0.62^{\prime \prime}$

$$
\begin{aligned}
& \text { VI-Q000 Series (Dual Output) } \\
& \text { up to } 600 \mathrm{~W} 7.32^{\prime \prime} \times 4.9^{\prime \prime} \times 0.62^{\prime \prime} \\
& \text { VI-R0000 Series (Triple Output) } \\
& \text { up to } 600 \mathrm{~W} 7.32^{\prime \prime} \times 4.9^{\prime \prime} \times 0.62^{\prime \prime}
\end{aligned}
$$

Call VICOR today for our new Catalog VICOR Corporation, 23 Frontage Road, Andover, MA 01810 Tel: 617-470-2900, TWX: 910-380-5144, FAX: 617-475-6715

AVAILABILITY: Now for ROMless, masked ROM, and EPROM versions of 78312 (See also note 3).
COST: 10k qty, \$12.50; expected to go under $\$ 10$.
SECOND SOURCE: None yet.
CORE: As with many of the one-chip sets, supplier has been using cell-library concepts in house all along
Description: Intended for high-end controller-type applications, 783XX combines a fairly fast, powerful, 16 -bit ALU with many peripheral functions on single chip. Although there's some architectural resemblance to supplier's existing 7811 (see Note 3) and new $V$ Series (especially V25), this is said to be an original design with its own unique instruction set.

## 16/8-BIT CMOS

NEC Electronics Inc (Corporate Headquarters) 401 Ellis St
Mountain View, CA 94039
Phone (415) 960-6000

NEC Electronics USA Inc
Natick Technology Ctr
1 Natick Executive Park
Natick, MA 01760
Phone (617) 655-8833

Status: Supplier says 78312 is the first in a new family that is expected to bridge the gap between 8 -bit 1 -chip controllers and 16 -bit minicom-puter-like chips. Emphasis is on economic high-speed processing of real-time events. Competes with Intel 8096, National 16040, etc. Supplier says future chips in family will have same core architecture, but peripherals on chip will be aimed at specific applications (ie, the "ASIC" approach). One application is auto engine control. Another is an intelligent typewriter (said to have 1M-byte address space).


## Notes:

1. On-chip RAM contains eight banks of general-purpose registers and also eight "macroservice channels" that can perform DMA in response to interrupts.
2. Eight peripheral blocks at bottom of diagram are for the following functions: two 4 -bit real-time output ports, external interrupts, serial communication, two 16-bit up/down counters, two 16-bit capture registers, two PWM outputs, an 8-bit 4-channel ADC, two 16-bit timers, and six 8 -bit ports.
3. The 783 XX 's "parent" family, the 78 XX , is still going very strong. Dataquest showed 18.4 million units shipped in ' 86 , or $8.7 \%$ of the 8 -bit $\mu \mathrm{C}$ market. The 7811 ( 4 k -byte ROM) is the most popular member of that family and is now available in CMOS (78C11). Also in CMOS is 16 k -byte-ROM 78 C 14 . Prices range from $\$ 5$ to $\$ 8$ in 25 k qty.

## I-DATA-MANIPULATION INSTRUCTIONS

Most operations 8 and 16 bit, including adds and subtracts, shifts and rotates, decimal adjust, and increment and decrement
Multiply $8 \times 8$ in $3.0 \mu \mathrm{sec}$ and $16 \times 16$ in $3.167 \mu \mathrm{sec}$
Divide $16 / 8$ in $3.0 \mu \mathrm{sec}$ and $32 / 16$ in $8.333 \mu \mathrm{sec}$

## II-DATA-MOVEMENT INSTRUCTIONS

Addressing modes include immediate, register-register, indirect (including base and base-index), and direct (including direct-indexed). Direct addressing of internal RAM can accommodate 8 or 16 bits. (Although external data is restricted to 8 bits, internal RAM can be addressed on an 8 - or 16 -bit basis)
Block instructions move, exchange, or compare with accumulator as much as 256 bytes of data
8 - and 16 -bit moves and exchanges between the accumulator or extended accumulator and general register or memory

## Push and pop on or off stack

III-PROGRAM-MANIPULATION INSTR
Call, call table (1-byte call), branch, branch relative, branch register, branch register indirect, branch on condition, branch on bit, software break, return, return from interrupt
IV-PROGRAM-STATUS-MANIP INSTR
Enable and disable interrupts, break with context switch, select register bank, increment/decrement stack pointer. Software control of standby modes, watchdog timer, and on-chip peripherals

Specification summary: A new high-performance, single-chip architecture that features eight switchable register banks to handle demands of real-time control. This CMOS processor uses IEEE standard mnemonics. The $12-\mathrm{MHz}$ (max frequency) oscillator is divided by 2 to create a $167-n s e c$ system clock. Min instruction time is 500 nsec. A 3 -byte instruction prefetch queue further speeds processing. Chip can access 64 k bytes of memory, including 8 k bytes of on-chip ROM, 256 bytes of on-chip RAM, and a 256 -byte special-function register area that communicates with on-chip and off-chip peripherals. On-chip peripherals include a 4 -channel 8 -bit A/D converter, a full-duplex UART, and an extensive timer/counter system. There are two 16 -bit up/down counters, two 16 -bit timers, two PWM outputs, a 16 -bit timebase counter, and a free-running counter with two 16-bit capture registers. The 48 I/O lines include two, 4 -bit, real-time output ports. There are four external interrupt lines and 11 internal interrupt sources. Eight macroservice channels can perform DMA in response to various interrupt sources. The CMOS device is housed in 64-pin flat pack, shrink DIP, and PLCC.

From NEC: Supported on the NEC MD-086 CP/M-86-based development system. An emulation board, the IE-78310-R, hooks up to IBM PC and other popular computers. Evaluation package consisting of board with monitor, relocatable assembler, and software examples (\$150). From Orion (Redwood City, CA): Emulator.

From NEC: Software to run on MD-086 and other CP/M-based systems, includes relocatable assembler. Now also runs on IBM PC under MS-DOS.
From third-parties: C compiler from Lattice. Forth interpreter under development.

AVAILABILITY: V20, V25, V30, V50, and V60 now. V70, engineering samples 4 qtr ' 87 with production 1 qtr ' 88 .
COST: In 100 qty, $\$ 6$ for V20, $\$ 8$ for V30, $\$ 17$ for V40, $\$ 13$ for V50, and $\$ 400$ for V60 ( 16 MHz ). V70 expected to be $\$ 500$ to $\$ 600$.
SECOND SOURCE: Zilog and Sony (both by agreement) and Sharp.
Description: Parts with numbers to 50 are stretched versions of Intel 8086 family. They obtain increased performance via such enhancements as dual internal 16 -bit data buses, dedicated hardware for address generation, loop counters for block transfers, 16/32-bit temporary register/shifters for fast multiplication and division, and a prefetch register. Some parts can even do 8 -bit 8080 instructions in an emulation mode. The 32 -bit V60 and V70 are not really continuations of same family for they aren't patterned after 8086 family. They are said to be derivatives of a 36 -bit mainframe computer NEC has been doing for some time.

NEC Electronics Inc Corporate Headquarters

## 401 Ellis St

Mountain View, CA 94039
Phone (415) 960-6000

## 16- AND 32-BIT CMOS

NEC Electronics USA Inc
(Application Help)
1 Natick Executive Park
Natick, MA 01760
Phone (617) 655-8833

Status: The first members of this family represent a strategy used by several major Japanese suppliers of basing a $\mu \mathrm{P}$ family on an established instruction set, in this case the popular 8086, and then enhancing the core software and adding features to hardware to produce parts that outflank original parts. Unfortunately for NEC, Intel has sued, claiming that NEC copied Intel 8086 -family microcode in violation of US copyright law. This has slowed acceptance of these parts. The lawsuit has yet to be settled. Meanwhile, according to Dataquest, 888 K V30s were shipped in ' 86 , and according to NEC, $1 / 2$ million may be shipped this year. NEC has turned its attention to introducing the V60 and V70, original NEC 32-bit designs, for embedded-controller applications.


## I-DATA-MANIPULATION INSTRUCTIONS

Added instructions for multiply, shift, and rotate registers by immediate value; add, subtract, and compare packed decimal strings. Also included are a large number of variations on bit manipulation, like insert or extract bit; rotate left or right on one BCD digit; test, invert, clear, or set specified bit

## II-DATA-MOVEMENT INSTRUCTIONS

Various memory-addressing modes are derived from four segment registers, pointers, and index registers. In addition to MOV instructions for transferring data between CPU registers and memory, there are instructions for moving a string of data between memory and I/O port III-PROGRAM-MANIPULATION INSTR
In addition to call, jump, and return instructions, stack operations such as push immediate data or 8 general registers onto stack, pop 8 general registers from stack; allocate/free an area for a stack frame on a procedure; and enter/exit. Also includes an instruction to check array index against designated boundary and an instruction for floating-pointprocessor call procedure

## IV-PROGRAM-STATUS-MANIP INSTR

In addition to 8086-type status and control flags, an extra mode flag for indication of 8080 emulation mode or a native mode

Notes:

1. V20 and V30 instruction sets are supersets of $8088 / 8086$ sets and can execute MS-DOS-type programs
2. 8080 instruction-emulation mode can execute CP/M-80-type programs. Not available on V25 except as option in ROM.
3. 101 instructions, some of which are designed to support high-level languages like Pascal. On V25, added controller instructions.

## Notes:

1. Diagram shows V20 and V30, which have enhanced $8088 / 8086$ architectures.
2. V25 is a controller-type $\mu \mathrm{C}$ with some on-chip memory
3. New V60 and V70 are 32-bit $\mu$ Ps. Three of them can run same code redundantly with majority-vote scheme for systems that demand greater reliability.
Specification summary: 16 -bit CPU with dual-bus internal architecture and dedicated addressing hardware can reach 1 M -byte memory locations. Multiplication and division take 6 to $8 \mu \mathrm{sec}$ at $5-\mathrm{MHz}$ clock rate. Data-block transfer rate to 625 k bytes $/ \mathrm{sec}$ at $5-\mathrm{MHz}$ clock rate. Implemented in $2-\mu \mathrm{m}$ CMOS, devices dissipate 500 mW max at $5 \mathrm{MHz}, 50$ mW in standby, and operate over -40 to $+85^{\circ} \mathrm{C}$. Housed in 40 -pin DIP, which is pin-for-pin compatible with 8088 (V20) and 8086 (V30). The V25, V40, and V50 chips are in $1.6-\mu \mathrm{m}$ CMOS, initially with $8-\mathrm{MHz}$ clocks. They are available in 68 -pin PGA, 68 -pin PLCC, and $80-$ pin miniflat pack. The V60 and V70 are from a different 32 -bit architectural origin. They have a more general-register orientation, but they can also run 8080 code, by emulation (via on-chip hardware). The V60 at 16 MHz performs 3 MIPS max, $11 / 2$ MIPS sustained; $20-\mathrm{MHz}$ V70 performs $51 / 2$ MIPS max, $2^{11 / 2}$ sustained. See table for synopsis of family features.

| PART NUMBERS (CORRESPONDING INTEL 8086 FAMILY PART) |  | $\mu \mathbf{P}$SPEED$(\mathrm{MHz})$ | EXTERNAL ${ }^{\text {ON-CHIP }}$ |  |  |  | ON-CHIP PERIPHERALS | PACK-AGEPINS | AVAILABILITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \hline \text { ADDR } \\ \text { BUS } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { DATA } \\ \text { BUS } \\ \hline \end{array}$ |  |  |  |  |  |
| V20 | $\begin{aligned} & \hline 70108 \\ & (8088) \end{aligned}$ |  | 5 | $\begin{gathered} 20 \\ (1 \mathrm{M}) \end{gathered}$ | 8 | 0 | 0 |  | $\begin{aligned} & 40 \\ & \text { DIP } \end{aligned}$ | NOW |
| V25 | $\begin{aligned} & 70320 \\ & (80188) \\ & \hline 70322 \\ & \hline \end{aligned}$ | 5 | $\begin{gathered} 20 \\ (1 \mathrm{M}) \end{gathered}$ | 8 | $\frac{0}{16 k}$ | 256 | 2-CHAN DMA INTER CONT 2xUART $2 \times 16 \mathrm{C} / \mathrm{T}$ | $\begin{gathered} 80 \\ \text { FLAT } \\ 84 \\ \text { LCC } \end{gathered}$ | NOW |
| V30 | $\begin{gathered} 70116 \\ (8086) \end{gathered}$ | 5 | $\begin{gathered} 20 \\ (1 \mathrm{M}) \\ \hline \end{gathered}$ | 16 | 0 | 0 | NONE | $\begin{gathered} 40 \\ \text { DIP } \end{gathered}$ | NOW |
| V40 | $\begin{gathered} 70208 \\ (80188) \end{gathered}$ | 8 | $\begin{gathered} 20 \\ (1 \mathrm{M}) \\ \hline \end{gathered}$ | 8 | 0 | 0 | 4-CHAN DMA INTER CONT | $\begin{gathered} 68 \\ \text { PGA } \end{gathered}$ | NOW |
| V50 | $\begin{gathered} 70216 \\ (80186) \end{gathered}$ | 8 | $\begin{gathered} 20 \\ (1 \mathrm{M}) \end{gathered}$ | 16 | 0 | 0 | $3 \times 16$ C/T UART CLOCK GEN | $\begin{gathered} 68 \\ 80 \\ \text { FLAT } \end{gathered}$ |  |
| V60 | $\begin{gathered} \text { NA } \\ \text { (NONE) } \end{gathered}$ | 16 | $\begin{gathered} 32 \\ (4 G) \\ \hline \end{gathered}$ | 16 | 0 | 0 | FLOAT PT MMU, CACHE | NA | NOW |
| V70 | $\begin{gathered} \text { NA } \\ \text { (NONE) } \end{gathered}$ | 16 | $\begin{gathered} 32 \\ (4 \mathrm{G}) \end{gathered}$ | 32 | 0 | 0 | FLOAT PT MMU, CACHE | NA | 1Q '88 |

IE 70000 Series family of in-circuit emulators for whole family (\$7000 to $\$ 14,000$ ). Can be hosted by PC/AT or VAX.
Third-party hardware available from Zax and Sophia Systems.

Compatible cross software for IBM PC, Intel Intellec Series III development systems, VAX minicomputers for both VMS and Unix. NEC is working to make family compatible with Japanese Tron real-time operating systems.
Third-party software from Intermetrics (Cambridge, MA), Digital Research (Monterey, CA), Microtec Research (Santa Clara, CA), and Systems \& Software (San Diego, CA)

New Airpax Series 6600 thermostats are specially designed to be compatible with all automated production techniques common to PC board manufacturing. They can be installed with A SNAP. DIP auto-insertion equipment. They are sealed to withstand wave soldering and washing operations. And they provide both sensing and switching in a single space-saving device. Best of all, the ACTION Series 6600 combines production expediency with proven accuracy and reliability. Bimetallic snap-acting thermostats, the Series 6600 feature fast, positive response and excellent repeatability with 1 amp switching capability over a temperature range of $40^{\circ} \mathrm{C}\left(104^{\circ} \mathrm{F}\right)$ to $120^{\circ} \mathrm{C}\left(248^{\circ} \mathrm{F}\right)$. To ensure performance, the temperature is factory pre-set, and cannot be altered in the field. Add automated thermostat installation to your PC board production line. Call us today for configuration availability and —


## Why You Should Contact SEALTRON ABOUT Hermetic Mil-Std CIRCULAR CONNECTORS IMMEDIATELY.

New OPL's
Now we're OPL on MIL-C-38999 Series I, II and III, MIL-C-26482 Series I and II, and MIL-C-81703.

## MIL-Std. connectors

 for demanding applicationsIn addition, Sealtron manufactures hermetic connectors which meet or exceed the requirements of MIL-C-5015. MIL-C-25955, MIL-C-26500, MIL-C-27599, MIL-C-83723, and NAS 1599.
© 1987 Sealtron. Inc

AN HCC INDUSTRIES COMPANY

we're on the phone, ask us about modifications and our special design capabilities.

So if your design criteria include hermetic MIL-Std. and commercial connectors, contact us. Immediately.
Sealtron, Inc. An HCC Industries Company 9705 Reading Road, Cincinnati, OH 45215 (513) 733-8400

FAX: (513) 733-0131 TWX: 21-4609
SEALTRON ${ }^{\text {" }}$

## 8086/8088, 80186/80188

8/16-BIT, 16-BIT NMOS AND CMOS
AVAILABILITY: Now for both NMOS and CMOS 8086/88. Now for 8-, $10-$, and $12.5-\mathrm{MHz} 80186$. Now for $6-$ - $8-$, and $10-\mathrm{MHz} 80188$. Now for $12.5-\mathrm{MHz} 80 \mathrm{C} 186$ ( 16 MHz 1 st qtr ' 88 ).
COST: At 100 qty, under $\$ 5$ for $8086 / 88$; under $\$ 10$ for $80186 / 188$ in PLCC. $\$ 18$ for 80 C 186 in 1k qty.
SECOND SOURCE: For 8086/8088: AMD, Harris, Matra-Harris, Fujitsu, Siemens, OKI. For 80186/8188: AMD, Fujitsu, Siemens.
CORE: Intel's ASIC group says it will be incorporating 80 C 186 in its cell library in mid '88.
Description: Supplier's objective when 8086 was introduced back in '78 was to offer machine that matched performance of latest mid-range minis but retained some upward compatibility with widely used 8080/85 8088 is intended as highest performance 8 -bit $\mu \mathrm{P}$. Floating-point math coprocessor (8087) available to enhance performance. 80186 and 80188 are intended as higher-integration counterparts of 8086 and 8088. They incorporate some of the often-used support-chip functions on CPU chip, somewhat in anticipation of ASIC standard-cell trend (and infact, Intel plans to add 8086 family members to its ASIC cell library in ' 88 to give customers chance to design their own higher-integration combinations). The 80286 and 80386 (see separate directory entries) are more advanced members of family.

I-DATA-MANIPULATION INSTRUCTIONS
8 - and 16 -bit signed and unsigned arithmetic in binary or decimal, including multiply and divide
Logicals
Bit, byte, word, and block operations
II-DATA-MOVEMENT INSTRUCTIONS
Addressing modes include literal, relative (to register and to segment), register, base plus index, and base relative indexed
Use of segment registers: Programmer can, through software, set up four areas in memory with four segment registers-a program area, a stack area, and two data areas. These areas need not be full 64 k , and they can overlap. Programmer can alter the four area locations by modifying the segment-register contents
III-PROGRAM-MANIPULATION INSTR
Has call, jump, and return instructions both inside program segments and to different segments. Intrasegment call and jump use self-relative displacement for position-independent code. Conditional jump upon Boolean functions of flags within $\pm 128$ bytes of instruction. Iteration control of loops, a repeat prefix for rapid iteration in hardware-repeated string operations
Note: Jumps can occupy varying amounts of execution time, because with BIU's instruction prefetch, the program counter can be ahead of itself
IV-PROGRAM-STATUS-MANIP INSTR
In addition to 8080/85 flags: overflow, interrupt enable, direction (for strings), and single-step trap flags

## Notes:

1. Enhanced CPU in $80186 / 188$ includes new instructions: Pusha, Popa handle all registers at once; Immediate mode for Push and Imul; Ins and Outs for strings; Bound for address ranging; Enter and Leave for stack-frame saving and restoration.
2. Further enhancements in 80C186 include power saving with programmed clock division.
Specification summary for 8086/88: 16 -bit CPU that can reach 1 M byte using "segment" address-extension registers. Register-to-register operations execute at $0.6 \mu \mathrm{sec}$ with $5-\mathrm{MHz}$ clock ( $0.37 \mu \mathrm{sec}$ with $8-\mathrm{MHz}$ clock). HMOS ion-implanted, depletion-load, silicon-gate circuitry; requires 5 V at 340 mA (substrate bias generated on chip). In 40-pin DIP, device is pin programmed to switch 8 pins from minimum to maximum external system mode. Harris CMOS 8086 dissipates only $10 \mathrm{~mA} / \mathrm{MHz}$ when running, and clock can be stopped for $500 \mu \mathrm{~A}$ standby.
Specification summary for $\mathbf{8 0 1 8 6 / 1 8 8}$ : Highly integrated $\mu$ Ps that combine functions of most common iAPX 86 system components onto one chip. Have same memory reach as $8086 / 88$ but with improved execution times on some instructions. HMOS II ion-implanted, depie-tion-load, silicon-gate circuitry requires 5 V at $300 \mathrm{~mA}(90 \mathrm{~mA}$ and less for CMOS). Housed in 68-pin JEDEC Type A ceramic leadless chip carrier and a ceramic pin-grid array. Plastic leaded chip carrier also.
3. Diagram is for initial family member, 8086
4. 8088 is downgraded version of 8086 . It has only 8 -bit-wide externa data output bus (only 8 lower bits of address bus are multiplexed for data). Some pin functions have been changed. Prefetch queue is only 4 bytes (to prevent overuse of bus). Instruction execution is slower as all 16-bit fetches and writes take 4 extra cycles.
5. 80186/88 integrate support functions on chip to reduce system costs. Functions added are clock generation, 2-channel DMA, interrupt controller, 3 16-bit timers, memory- and peripheral-chip-select logic, and wait-state generator. 80188 is 8 -bit external data-bus version of 80186 ; like 8088 version of 8086 , it has shortened prefetch queue, and instructions take longer.
6. Math coprocessors implementing IEEE 754 floating-point standard are part of family. For the $8086 / 88$, there is 8087 coprocessor; for the $80186 / 188$, there is 80187 coprocessor.

From Intel: ICE in-circuit emulator (\$7995) supports 8086/8088 and $80186 / 80188$ to 10 MHz . Emulators are hosted on IBM PC and Intellec Series III/IV development systems. ICE186 in-circuit emulator (\$9995) supports 80 C 186 at 12.5 MHz .
From others: Because of popularity, family is widely supported by 3rd-party universal development systems, such as those from American Microsystems (Beaverton, OR).

From Intel: Macroassembler, including linker, locator, mapper, and librarian. High-level-language compilers include PL/M, C, Fortran, and Pascal. Pscop-86 provides source-level debug with full source-code display. Hosts include PC-DOS, VAX/VMS, and Intel development systems. Prices start at $\$ 750$ (for DOS versions).
From others: Because of wide base of $8086 / 8088$-based systems, and in particular the IBM PC, there exists a lot of 3rd-party software of all sorts, enough to fill whole catalogs. Check with Intel and various trade journals.

AVAILABILITY: In production with 6, 8, 10, 12.5 and 16 MHz (AMD for 16 MHz ). CMOS 80 C 28612.5 MHz in production and 20 MHz sampling. COST: In 100 qty: $\$ 30$ for $8 \mathrm{MHz}, \$ 40$ for $10 \mathrm{MHz}, \$ 100$ for 12.5 MHz , and $\$ 150$ for 16 MHz in LCCs (PGAs more). For 80C286: \$125 for 10 MHz and to $\$ 170$ for 16 MHz , also in 100 qty.
SECOND SOURCE: AMD, Siemens, and Fujitsu. Harris for CMOS 80C286.

Description: An evolutionary extension of the 8086 with special capabilities for multitasking systems. Has on-chip memory-management and protection functions that support intertask isolation, program and data security, and 4 levels of privilege within a task. Memory management supports as much as 1 G bytes of virtual-address space per task, mapped into a 16 M -byte physical memory. Device is upward compatible with 8086/88 software.

## Intel Corp

3065 Bowers Ave
Santa Clara, CA 95051
Phone (408) 987-8080
Status: Currently, the 286 has the highest volume in the 8086 family. Intel predicts a volume of 4 million units this year for Intel alone, which will put the total volume of 286 well over the 2.7 million units given by Dataquest for ' 86 . The 286 's popularity has been based on the PC/AT, and the 286 will also share in the expected growth of the IBM PS/2 market. Its big sister, the 80386, will take over some of the 286's applications but that will take time. Certainly the second sources will wish to give the 286 as long and thriving a life as they can, as so far Intel has shown no inclination to ever let them second source the 80386. Therefore it's logical to expect more enhanced 286s, such as the $16-\mathrm{MHz}$ version from AMD and the CMOS version from Harris.


EXTERNAL BUSES
Notes:

1. Support chips for 286: 82284 clock, 82288 bus controller, 82289 bus arbiter, 80287 floating-point numeric processor ( $\$ 350$ for $10 \mathrm{MHz}, 100$ qty), and 82258 advanced DMA coprocessor.
2. A new trend is for 3rd-party VLSI houses to do high-integration chip sets to consolidate the devices being used around popular platforms, which for the 80286 would be the IBM PC/AT. Chip sets for the PC/AT are being offered by Chips and Technologies (San Jose, CA), Zymos (Sunnyvale, CA), VLSI Technology (Phoenix, AZ), and Hudson \& Supinger (Santa Clara, CA)

## -DATA-MANIPULATION INSTRUCTIONS

8 - and 16-bit signed and unsigned arithmetic in binary or decimal, including multiply and divide
Logical operations on bytes, words, and blocks

## I-DATA-MOVEMENT INSTRUCTIONS

Addressing modes include literal, relative (to register and to segment), register, base plus index, base relative indexed, and register indirect Programmers can manipulate 16,383 segments in memory by means of memory-base descriptor tables and 4 segment registers. These segments can be between 1 k and 64 k bytes in length

## III-PROGRAM-MANIPULATION INSTR

Has calls, jumps, and returns within the same protection level, across protection boundaries, and between tasks
Intrasegment calls and jumps use self-relative displacement for posi-tion-independent code
Intersegment calls and jumps use the memory-based descriptor tables to provide position-independence of code
Conditional jumps upon Boolean functions of flags within $\pm 128$ bytes of instruction
Iteration control of loops
String instructions, including repeat, for rapid iteration
IV-PROGRAM-STATUS-MANIP INSTR
8085 flags (carry, auxiliary carry, parity, zero, and sign) plus overflow, interrupt enable, direction (strings), trap (single-step), I/O privilege level, and nested task. Flag register is software accessible

## Notes:

1. Has high-level-language support instructions.
2. Virtual-address translation, memory management, and protection performed by CPU for faster execution.
3. Trusted instructions can only be executed at highest protection levels.

Specification summary: 16 -bit CPU with 1G-byte virtual-address space per user, mapped onto 16M-byte physical-address space. Bus cycles execute in 250 nsec at $8-\mathrm{MHz}$ clock ( 200 nsec at 10 MHz ), requiring 0.25 $\mu \mathrm{sec}$ for register-to-register moves at $8-\mathrm{MHz}$ clock, with $8 \mathrm{M}-$ byte $/ \mathrm{sec}$ bus bandwidth. HMOS ion-implanted, silicon-gate circuitry in a large chip ( $335 \times 339$ mils, approximately 134,000 transistors). Requires 5 V at 600 mA . Has two operating modes: Real-address mode emulates 8086 ; protected virtual-address mode native to 286 . Housed in a 68 -pin JEDEC Type A leadless chip carrier, PLCC, and PGA.

From Intel: ICE in-circuit emulator (\$9995) supports 80286 at 8 and 10 MHz . It is hosted on IBM PC/AT/XT and Intellec Series III/IV deveopment systems. ICE286 ( $\$ 12,495$ ) supports 80286 at 12.5 MHz . iPAT Performance Analysis Tool, consisting of a hardware base unit, an interface to ICE, and host software for the PC/AT/XT, as well as Intellec Series IIIIV. iPAT provides high-level access to target-system performance analysis and test-case code-coverage analysis for the 80286. From others: Number of 3rd parties support 286 on their universal development systems; for example, American Microsystems Corp (Beaverton, OR).

From Intel: Macroassembler (ASM 286) that includes systems builder, binder, mapper, and librarian. Compilers for C, Pascal, PL/M, Fortran, and Ada. For applications running in virtual 8086 mode, any of Intel's 8086 software tools can be used. Hosts include PC-DOS, VAX/VMS, and Intel development systems. Prices are $\$ 750$ for DOS. Real-time operating systems (Intel's iRMX 286) available.
From others: Other operating systems and compilers being developed by 3rd-party software houses include MP/M-286 (Digital Research), Xenix-286 (Microsoft), Coherent 286 (Mark Williams), Concurrent DOS (Digital Research), Unix System V (Digital Research), and of course OS/2 by Microsoft (Redmond, WA).

## TEXAS INSTRUMENTS REPORTS ON DSP

IN THE ERA OF
MegaChip

DSP in the Era of MegaChip Technologies:
Digital signal processor: are turning up winner:


TI's TMS320 DSPs add high performance at costs low enough to open new worlds of applications - from a high-performance Formula 1 car suspension to an intelligent doll and everything in between.

 more performance at lower cost design ing with the standard in digital signal processors (DSPs), TI's TMS320 family There are now even more reasons than ever to get the advantages of TI DSP performance in applications wherever realtime number crunching is essential.

## rom Texas Instruments n all sorts of places.


hese advantages can make a differnce in applications as wide ranging as odems, disk servo controllers, sonauoys, and voice multiplexers to pectrum analyzers and graphics رorkstations.
Getting started in DSP design is asier with Texas Instruments training
and support. But once you see what the TMS320 family can do, you'll want the features TI DSP can give your designs.

## "Handling performance is up there next to speed in Formula 1 racing. TI's TMS320 gives us a real advantage - enough to win a Grand Prix." Peter G. Wright, Technical Director, Lotus Engineering

Lotus designed the active suspension in their Camel-Lotus-Honda Formula 1 car to approach the theoretical maximum-control point which gives the best balance between handling and performance. At racing speeds, each wheel is positioned by the TMS320controlled hydraulics. A single TMS320 chip measures wheel forces and displacements and reads data from a body-mounted inertial platform. Then, in real time, the chip computes wheel position and controls actuators that adjust the suspension components to precise settings.

The TMS320 can also handle closed-loop engine control and more responsive braking systems, as well as many other automotive applications.
"The TMS320 helps us with one of our toughest tasks - designing toys with exciting features at prices that will sell." Dave Small, VP Engineering, Worlds of Wonder, Inc. Worlds of Wonder is a pioneer in developing interactive toys and now has an innovative new doll named Julie ${ }^{\text {TM }}$ Using a single TMS320 chip, Julie's designers are able to give her voicerecognition ability, coupled with synthesized speech and coordinated facial movement.
The TMS320 design expands the applications for affordable consumer products like solid-state answering machines, cellular phones, improved hearing aids, and animated electronic games.

## TI's MegaChip Technologies

Our emphasis on volume manufacturing of high-density CMOS circuits is the catalyst for ongoing advances in how we design, process, and manufacture semiconductors and in how we serve our customers. These are our MegaChip ${ }^{\text {TM }}$ Technologies. They are the means by which we can help you and your company get to market faster with better, more competitive products.

## Winning designs come from a family of winners

There are 15 compatible members in the TMS320 family (see the road map below), featuring two new DSPs with on-chip EPROM, the TMS320E15 and the TMS320E17. For applications requiring off-chip memory, there is the new CMOS EPROM, the TMS27C292, with 35 -ns speed.
New interface alternatives include the low-cost CMOS TCM29C18/19 Combo Codecs with A/D, D/A, and filters all on a single chip.
The high-performance TLC32040 Analog Interface Circuit has 14-bit A/D and $D / A$ and programmable filters.
For higher performance in digital signal processing, you can use buildingblock products like TI's microcodable ACT88XX 32-bit processor family.


From $\$ 5$ to 33 Mflops: With three generations covering 15 products, the TMS320 family offers software compatibility to protect your development investment and provide a smooth path to future applications

For more information on support for the TMS320 family, please turn the page.

# From hands-on training to a"C"compiler, TI has the tools you need to get your designs to market 

 fast.Whether you're moving into DSP or moving up in DSP, Texas Instruments can help you move your design into production faster. Hands-on DSP Workshops using the TMS320 development tools cover all you need to know from architecture to software. Courses are scheduled at TI Regional Technology Centers. Get Started in DSP with the TMS320 Design Kit, which contains data sheets, chip samples, and applications notes to make starting easy.

Count on EPROM DSPs for realtime code development, form-factor emulation, and early production runs, with the option for last-minute changes.


Applications Notes and Textbooks contain literally thousands of pages that are readily available to give you assistance in application concepts and designs.
Optimizing "C" Compiler reduces your time to market and preserves your software investment.
The Assembler/Linker and Simulator speed software development for you. Realtime In-circuit Emulators allow you to integrate software and hardware and give you a final check.
For more information on the Julie doll from Worlds of Wonder, Inc., call (415) 656-3171.
${ }^{\text {rM }}$ MegaChip is a trademark of Texas Instruments Incorporated. Julie is a trademark of Worlds of Wonder, Inc

More than 80 Third-party Hardware Suppliers and Consultants are featured in our TMS320 Family Development Support Reference Guide and in our DSP newsletter Details on Signal Processing. TMS320 Bulletin Board is an on-line service that provides you with the latest technical and application information.

The TMS320 Technical Hotline is staffed by applications experts and is ready to take your call.

## How to get a fast start

For more information on TI's TMS320 DSP family, call 1-800-232-3200, ext. 3508. Or use the coupon below.

Texas Instruments Incorporated
SPR173ED700C
P.O. Box 809066

Dallas, Texas 75380-9066
YES, please send me information on the following TI Digital Signal Processing products and support services:
$\square$ PR01: TMS320 DSP Products
$\square$ PR03: ACT88XX 32-bit Processor
$\square$ PR02: Analog Interface Devices
$\square$ PR04: TI Regional Technology Center Workshops

| NAME |  |  |
| :--- | :--- | :--- |
| TITLE |  |  |
| COMPANY |  | STATE |
| ADDRESS | TELEPHONE | EXT. |

## 80386

AVAILABILITY: 16 and 20 MHz in production (at 2 geographically separate locations).
COST: In 100 qty, $\$ 299$ for $16-\mathrm{MHz} 80386$, $\$ 575$ for $20-\mathrm{MHz} 80386$. $\$ 500$ and $\$ 855$ for 16 - and $20-\mathrm{MHz} 80387$.
SECOND SOURCE: None announced or planned in immediate future (although AMD is suing Intel for right to continue its second sourcing agreement on to 386).

Description: The 32-bit member of the 8086 family, suitable for both mutiprocessor and multitasking. Contains a full 32-bit, largely uncharacterized register set (some competitors debate this) and an on-chip MMU containing selectable segmentation and paging support with a 32 -entry TLB. Has slower emulation mode in which it is $100 \%$ binary compatible with the 8086 and 80286, allowing 8086 and 80286 and 80386 applications to run concurrently. It's fabricated in $1.5-\mu \mathrm{m}$ CMOS using doublelayer metal interconnects and has over 275k transistors.

Intel Corp
3065 Bowers Ave
Santa Clara, CA 95051

## Phone (408) 987-8080

Status: All things point to the 80386 becoming the dominant 32 -bit $\mu \mathrm{P}$, certainly for the next 5 years and probably till 2000. It is not that the 386 is necessarily the best $\mu \mathrm{P}$, it is that, as everybody knows, the 386 is the sole $\mu \mathrm{P}$ carrying the IBM PC momentum into the 32 -bit world. Intel has been surprised at how fast the 386 has taken off and expects to ship somewhere between $1 / 2$ to 1 million 386s this year and by 1990 expects to be shipping as many 386s as 286s. Mindful that it has fallen into such a wonderful monopoly, Intel is assuring the growing customer base dependent upon Intel that the 386 will be responsibly supported. It says by mid ' 88 the 386 will be processed in 4 widely geographically separated factories. It promises that it will be lowering prices at the usual semiconductor-industry-rate of $20 \%$ per year and raising performance ('we typically double the speed of our $\mu \mathrm{Ps}$ over their lifetime'). Not satisfied that it owns the MS, DOS and OS/2 world, Intel is now aggressively going after the Unix world and even talking of special versions of the 386 for the embbedded controller world.


## Notes:

1. No on-chip cache, but $20-\mathrm{MHz} 82385$ cache controller ( $\$ 125$ for 20 MHz at 10 k qty) for implementing 32 k -byte external cache. Has postedwrite and bus-watch features.
2. MMU on chip said to allow for memory management with no penalty in bus bandwidth (if off chip, supplier says an extra cycle would be needed). Allows choices of segmentation or paging singly or in combination for multiuser protection and for virtual memory.
3. The 80386 has its own math coprocessor, the 80387 ( $\$ 500$ for 16 $\mathrm{MHz}, \$ 855$ for $20 \mathrm{MHz}, 100$ qty). For still more performance acceleration, Intel suggests using compatible Weitek 1167 math chip $(\$ 950,100$ qty).
4. Along with the 80387 and 80385 , the 80386 can use the 8038032 -bit peripheral combination chip that incorporates DMA and interrupt support and interval timers, etc.
5. Supplier says 80486 will be a further upgrade and indicated that it would probably use RISC-like features to speed critical instructions and bus operations.

## I-DATA-MANIPULATION INSTRUCTIONS

Bit manipulation and bit-string manipulation (aided by 64-bit barrel shifter)
Conversion between bytes, words, and double words
Arithmetic, including 16 -bit and 32 -bit operands and 32-bit signed and unsigned multiply and divide
( 80387 math coprocessor has full IEEE 754 instructions, including all transcendentals)

## II-DATA MOVEMENT INSTRUCTIONS

String moves and gang push and gang pop of all registers
Instructions to insert and extract bit strings (additional addressing modes for existing instructions allow more flexibility in assignment of registers)
III-PROGRAM-MANIPULATION INSTR
Repeat instructions based on flags
Enter and leave procedure instructions, conditional or unconditional branch to anywhere in 4G-byte memory space

## IV-PROGRAM-STATUS-MANIP INSTR

Flag instructions mostly same as on 8086 (contains 4 debug registers, allowing breakpoints on data or code accesses, even when in ROM) V-HLL AND OS INSTRUCTIONS
Instructions for checking array bounds
Segment assignment instructions
Load and store descriptor tables for protection (processor context switch via 1 instruction)

## Notes:

1. Only those instructions beyond basic 8086 instructions described.
2. 80386 said to be object-code compatible with previous members of 8086 family and can run their operating systems. There is a "virtual 8086 " mode in which 8086 (and 8088) code can be run within the protected 386 environment.
Specification summary: A more or less standard, "classical" 32-bit minicomputer architecture that has a basic register set similar to the previous 16 -bit members of 8086 family so that it can directly run their machine code. It has added features that make it more general and suited to larger 32-bit environments: data-manipulation instructions that can be applied to almost any register, high-level-language-oriented instructions, operating-system-oriented instructions, and on-chip MMU. Performance can be 9 k Drystones when operating at 16 MHz and with sufficiently fast ( 45 nsec ) memory. Fabricated in $1.5-\mu \mathrm{m}$ CMOS (supplier calls it CHMOS-III), it's expected to consume no more than 400 mA at $32-\mathrm{MHz}$ external clock ( 16 MHz internal). Packaged in 132-lead ceramic PGA.

HARDWARE
SUPPORT

## SOFTWARE

ICE-386 in-circuit emulator for 80386 hosted on Intel 286/310 running Xenix 286, allowing full $16-\mathrm{MHz}$ operation in continuous or single-step mode. Can store more than 2000 frames of program-execution history. Has high-level-language symbolics. Can analyze time taken by code Supports 80287 and 80387 coprocessors.
iSBC 386/20 single-board computer for Multibus I and iSBC 386/100 single-board computer for Multibus II. Besides the usual features expected of supplier's single-board computers, these incorporate 64 k byte caches to permit $16-\mathrm{MHz}$ execution of 386 . Starter kits are $\$ 9490$ $\$ 7995$, and $\$ 3860$ in 100 qty.

From Intel: ASM-386 macroassembler (\$600) and PMON-386 (\$3500), DOS-hosted software debugger (DMON-386 (\$2500) is unhosted version). Also iC-386 and PL/M-386 high-level languages, RLL-386 set of relocation linkage and library utilities (\$600).
From others: Rapidly growing 3rd-party support, of which most important are MS-DOS and forthcoming OS/2 from Microsoft (Bellevue, WA). (There are variations in DOS such as Concurrent DOS by Digital Research (Monterey, CA)). Next is Unix V from AT\&T (Morristown, NJ) and Zenix from Microsoft. Also real-time executives from Ready Systems (Palo Alto, CA), JMI Software (Spring House, PA), and others. In addition there are dual combinations of operating systems such as Unix-DOS from Phoenix (Norwood, MA), Locus (Santa Monica, CA), and Interactive Systems (Santa Monica, CA); CTOS-DOS from Convergent Technolgies (San Jose, CA); and DOS-DOS from Intelligent Graphics (Santa Clara, CA)
Note: Some software depends on 386 mode.

## 34010 GRAPHICS $\mu$ <br> $\mu P$

AVAILABILITY: Now.
COST: $\$ 50$, qty 10 k .
SECOND SOURCE: Under active consideration.

Description: 32-bit CMOS $\mu \mathrm{P}$ optimized for graphics-display systems, but with true general-purpose Von Neumann architecture so it can be used for other applications that need the same bit manipulations as are required of pixel manipulations of CRT-type raster graphics. Features built-in instruction cache and ability to simultaneously access memory and registers. In addition to regular $\mu \mathrm{P}$ instructions, it has specialized instructions for pixel manipulation. 1G-byte address space is bit addressable on bit boundaries using variable-width data fields (1 to 32 bits).

## Texas Instruments Inc

MMP Graphics Dept
Box 1443, M/S 736
Houston, TX 77001
Phone (713) 274-3297
Status: This $\mu \mathrm{P}$ is included in directory despite its obviously specialized slant toward CRT graphics because it happens to have general-purpose Von Neumann architecture and instruction set and some of its attributes can be equally applied to other, nongraphics applications. In particular, its ability to do rapid bit manipulation of a large local address field. From the number of IBM PC-based board-level products announced that incorporate this part, it can be concluded that it is a success. TI says it will ship 100k units in '87, mostly for graphics and similar laser-printer applications. One nongraphics area being explored by users is for industrial control where bit manipulation and low cost relative to other 32 -bit $\mu \mathrm{Ps}$ is found attractive, according to TI (even for consumeroriented uses such as arcade games). In some cases designers in nongraphics areas are making clever use of some of special graphics features.


## Notes:

1. Architecture has some similarity to TI 99000 family $\mu \mathrm{P}$, as Karl Guttag, who was involved in design of 99000 , led design team.
2. Added graphics features are embodied in the second $16 \times(32)$ register file and among 2816 -bit I/O control registers. They allow programmable pixel and pixel-array processing for both monochrome and color systems of variable pixel sizes. Hardware incorporates 2-operand raster operations with Boolean and arithmetic operations, $x-y$ addressing, window clipping, window "pick" operations, 1-to-n bits/pixel transforms, transparency, and plane masking.
3. A $2 n d$-generation version in development will have a full 32 -bit (nonmultiplexed) bus for greater bandwidth.

I-DATA-MANIPULATION INSTRUCTIONS
General-purpose $\mu \mathrm{P}$ instructions: add and subtract, multiply and divide, rotate and shift, compare and logicals
Special graphics instructions: add, subtract, and comparisons relating to $x$ - $y$ coordinates
II-DATA-MOVEMENT INSTRUCTIONS
General-purpose: Move byte, move field, move register
Special graphics instructions: Move x half of register, move y half of register, pixel transfer, pixel block transfer
III-PROGRAM-MANIPULATION INSTR
Call subroutine, conditional decrement and skip, push/pop, software interrupt, return from interrupt
IV-STATUS-MANIPULATION INSTR
Has 32-bit status register (not all bits used) that can be accessed and used for program-manipulation decisions

Specification summary: 32-bit general-purpose CMOS processor with added hardware and software features to support CRT raster graphics. Chip contains two $16 \times(32)$ register files, hardware stack pointer, and 256 -byte instruction cache. One of the 16 -word register files contains stack pointer and 15 general-purpose registers (the equivalent of the GP registers found in regular nonspecialized $\mu \mathrm{Ps}$ ). Addressing modes of these registers is tuned to support high-level languages. Other register file is dedicated to CRT control as described in hardware note. ALU provides single-cycle, $160-\mathrm{nsec}$ execution of common integer arithmetic and Boolean operations from 256 -byte instruction cache (using LRU updating algorithm). More-complex instructions take multiple cycles, with signed multiply taking 20 and divide taking 40 . Has 32 -bit-wide barrel shifter that provides a single-cycle bidirectional shift and rotate function for one to 32 bits. Has 32 -bit-wide address-data bus to support a gigabyte of off-chip "local" memory space. Interfaces directly to dynamic RAMs and video RAMs (including dual-port RAMs). A microcoded local memory controller supports pipelined memory write operations of variable-size fields that may be executed in parallel with ALU operations. Has separate 16 -bit-wide data bus and associated control pins to interface with host $\mu \mathrm{P}$. Fabricated in 5 V CMOS and packaged in 68 -pin PLCC.

From TI: TMS34010 software development board (\$2495), which plugs into IBM PC or compatible. Used for evaluation, familiarization, and software development, and comes with user interface and debugger software. TMS34010 XDS/22 emulator box $(\$ 14,995)$ operates as a stand-alone unit with dumb terminal or with IBM PC or compatible as host.
From others: Board-level and other hardware support now available from numerous sources. See TI's TMS 34010 3rd-Party Guide (call (800) 232-3200 ext 701 and ask for literature No SPVB066A).

From TI: TMS34010 assembler package (\$500) for IBM PC and compatibles using MS-DOS 2.11 or higher and for VAX (\$1000) using VMS, Unix Berkeley 4.2, or Unix System V. Includes macroassembler/linker, source/object code archiver, and ROM utility. MS-DOS version also has a 34010 simulator.
A C compiler supporting full Kernighan \& Ritchie C with extensions for in-line assembly code and enumerated data types. \$1000 for PC and $\$ 3000$ for VAX.
A graphics/math function library ( $\$ 5000$ for source code) provides graphics primitives, transcendental functions using double-precision floating point, matrix operations for 3-D transformations, text generation, etc. (TI says it has sold about 100 of these, mostly to smaller companies that want a head start).
From others: Software now available from numerous 3rd-party sources such as JMI (Spring House, PA) who has done a real-time executive. See the TI TMS 34010 3rd-Party Guide mentioned under Hardware Support.

## WE TAUGHT THE WORLD TO DRIVE WITH OUR FULL-SIZE MODELS.



CIRCLE NO 142

## VL 86C0XO ARM

AVAILABILITY: Now for production volumes of 86 C 010 , 4 th qtr ' 87 for announcement of enhanced version, 86C020 (tentative number).
COST: $\$ 99$ for samples. $\$ 20$ for 86 C 010 in volume.
SECOND SOURCE: None announced.
CORE: Part of VLSI's cell library. (Was designed by customer Acorn Computers using VLSI's semicustom tools.)

Description: ARM stands for Acorn-RISC machine (RISC stands for reduced-instruction-set computer). According to RISC-architecture philosophy, leaving out seldom-used instructions, a designer can make chip smaller and faster. Then, when complex instructions are needed, they can be generated by compiler, which in turn is supposed to be more efficient and easier to write because of simpler instructions. It is one of first $\mu$ Ps designed by customer using supplier's ASIC tools. It took 2 systems engineers and 4 circuit designers at Acorn 18 months to design initial 86 C010 chip, but announcing subsequent upgrades such as the 86C020 (tentative number) are that much easier and quicker because the $\mu \mathrm{P}$ is now part of the VLSI ASIC library and the Acorn designers are familiar with the design tools.

VLSI Technology Inc
8375 S River Parkway
Tempe, AZ 85284
Phone (602) 752-8574
Status: VLSI is the foundry for Acorn Computers Ltd's (Cambridge, UK) ARM $\mu \mathrm{P}$, and Acorn has permitted VLSI to market the ARM $\mu \mathrm{P}$ to the general OEM market. VLSI says its strategy will be to keep the ARM priced well below other 32-bit $\mu$ Ps (as indicated by the $\$ 20$ volume price compared to $\$ 200$ or more for other 32 -bit chips). The low price will be possible because the ARM's bare-bones architecture keeps the chip size small ( 230 mil sq compared to as much as 400 mil sq for some other 32 -bit devices). At present VLSI says Acorn demand is sufficient to get the ARM $\mu \mathrm{P}$ up the learning curve. VLSI estimates it will deliver 50 k to 100k devices to Acorn in 1987, based on reception Acorn has received from its British educational-market customers. VLSI plans to use the ARM core as basis for ASIC variations and has found interest from US OEMs in two areas: embedded controllers for graphics and printers, and artificial intelligence (according to VLSI, the ARM runs A/I programs like LISP suprisingly fast).


Notes:

1. In addition to $86 \mathrm{C} 010 \mu \mathrm{P}, \mathrm{VLSI}$ has associated set of chips for memory ( 86 C 110 ), video ( 86 C 310 ), and $\mathrm{I} / \mathrm{O}(86 \mathrm{~V} 410)$. For floating-point math, VLSI suggests using one of the commercially available coprocessors such as AT\&T's WE32206.
2. Note the 25 registers. This is less than on some RISC machines, but they do overlap as is common in RISC to speed interrupt service (overlapping gives automatic saving of data). This means programmer only sees 16 registers at most, and of these, only 15 are general purpose.
3. Some provisions for memory management, including cache and virtual memory through abort signal, mode control bits.

## I-DATA-MANIPULATION INSTRUCTIONS

Add, subtract, logicals and comparisons. Bit clear. Shifts (barrel shifter with ALU)
II-DATA-MOVEMENT INSTRUCTIONS
Most data movements are by register-to-register instructions with option for multiple-register addressing. Only load and store operations to memory (typical of RISC)

## III-PROGRAM-MANIPULATION INSTR

Skip-type decision instructions (though old-fashioned, this simple approach can give fastest response in some cases). Branch instruction has option where combined PC and status register are copied in R14 data register for quick, simple return.
IV-PROGRAM-STATUS-MANIP INSTR
Usual status bits are combined with PC and mode-control bits in a 32 -bit-long register. This allows all three elements to be saved in one fell swoop.

## Notes:

1. Only 44 instructions, in keeping with RISC concept.
2. Simple RISC instructions are said to ease the task of writing efficient high-level-language compilers.
3. User and supervisory modes with supervisory mode being entered by software interrupt.

Specification summary: 32 -bit CMOS Von Neumann (common memory) $\mu \mathrm{P}$ with RISC-style architecture. Has simple ALU with associated barrel shifter and set of 32 registers on CPU $\mu \mathrm{P}$ chip, 16 of which are accessible to programmer. Has some features expected in a large-memory-space machine: instructions and controls to handle virtual memory and caching. 32-bit external data bus and 26 -bit external address bus allow linear addressing for external 64M-byte external memory space (can be addressed on 8 -bit-byte or 32 -bit-word basis). Only simple load and store instructions for external memory. 10- to $12-\mathrm{MHz}$, 2-phase clock gives 4 - to $5-\mathrm{MIPS}$ sustained performance with 10 to 12 MIPS max. Interrupt latency is $2.75-\mu \mathrm{sec}$ max. No provisions for separate I/O addressing so I/O must be memory mapped. Fabricated in $2-\mu \mathrm{m}$ CMOS with chip 230 mils on side. 0 to $70^{\circ} \mathrm{C}$ temperature range. Packaged in 88 -pin JEDEC Type-B leadless ceramic chip carrier and plastic leadless chip carrier. Forthcoming 86C020 (tentative number) will be in $1.5 \mu \mathrm{~m}$ CMOS and have $2 \times$ performance.
$\qquad$

VLSI says that much of the hardware support comes from Acorn. There is a PC-form-factor board (\$2500) for software development. (Note: It can be expected that VLSI will bias its support toward the ASIC approach in which the Arm $\mu \mathrm{P}$ will be considered a core around which the customer will be encouraged to apply "application-specific" I/O, memory, etc; thus, VLSI's ASIC design tools might be considered part of the hardware support.)

VLSI indicates that most of the software support comes from Acorn. There is an assembler for the ARM's instruction set, a Basic interpreter, and compilers for popular high-level languages ( C and Fortran-77). There are also compilers for artificial-intelligence languages (Cambridge Lisp and Prolog). Typical pricing for software is $\$ 500$ each.

## OUR COMPACTS HAVE SOLD MILLIONS.

AVAILABILITY: Now for production quantities of T414 ( 15 and 20 MHz ), T212 (17 and 20 MHz ). T 800 in sample quantities with production 4th qtr '87.
COST: In 100 qty, T414 (15 MHz, PLCC) \$163; T212 (17 MHz, PGA) \$108; T800 (17 MHz, PGA) \$406.50; T800 (20 MHz, PGA) \$487.50.
SECOND SOURCE: Negotiations said to be still in progress.
Description: RISC-like machine, though it uses microcode and has multiple-cycle instructions. Most interesting feature is incorporation of interprocessor communication links to simplify construction of multipleTransputer systems. As many as 100 Transputers have been linked in parallel, and supplier claims that the performance increase has been linear. To make such multiple- $\mu \mathrm{P}$ systems feasible from standpoint of cost and board space, supplier has incorporated dynamic-RAM controller and timers, as well as communication links, on chips. Software support for multiprocessing is in form of multitasking real-time kernel in instruction set and supplier's Occam language.

## Inmos Corp

## Box 16000

Colorado Springs, CO 80935
Phone (303) 630-4000
(Designed, processed, Bristol, UK)
Status: Volume buildup has been slow-EDN estimates that amounts have been only at 10 k level so far. One possible explanation is that most of the applications have been for multiprocesssor configurations (typically 4 to 10 transputers), so designers have been engrossed by the challenge of developing practical parallelism. Supplier expects some of its 50 or so "design wins" will move into production during ' 87 and ' 88. One of these may be the workstation that Atari is introducing. The new T800 that Atari is using has on-chip floating point. Parent company Thorn EMI continues to try to sell part or all of Inmos; meanwhile Inmos says it's reaching profitability.
$\longrightarrow$ HARDWARE CHARACTERISTICS SOFTWARE


Notes:

1. Diagram is for T424. T414 same except has only $2 k$-byte RAM. T212 is 16 -bit version. T800 is 32 bits with 4 k -byte RAM and IEEE 754 FP. 2. Unlike most other 32 -bit machines, there's no group of generalpurpose registers. Instead, substantial on-chip RAM plays an equivalent role.
2. ALU fed from 3 accumulators forming a small 3 -deep stack, allowing compact implied addressing.
3. The four serial links allow arrays of Transputers in multiprocessing with no bus saturation, which is why speed increase when more $\mu$ Ps are added is said to be linear.

## I-DATA-MANIPULATION INSTRUCTIONS

Integer arithmetic, including multiply and divide. Logicals, shifts, and comparisons. T800 has on-chip IEEE FP add \& subtract, multiply \& divide, and square root, both 32 and 64 bits

## II-DATA-MOVEMENT INSTRUCTIONS

Memory-bandwidth block moves, 2-dimensional block moves for graphics BitBlt. Load/store of local variables done relative to workspace pointer. Indexed load/stores available from address in A register. Immediate loads done 4 bits at a time. Large immediate values loadable from tables, from instruction stream, or from a sequence of special instructions

## III-PROGRAM-MANIPULATION INSTR

Conditional and unconditional jumps. Procedure call and return. Subroutine call and return. Computed jumps. Process (task) creation and deletion. 2-level priority amd time-sliced scheduling with message passing and time events, using built-in hardware. One level of interrupt IV-PROGRAM-STATUS-MANIP INSTR
Error flag detects overflow. Test, set, clear, stop-on-error instructions. One error flag per task priority level. Instructions for checking array bounds

## Notes:

1. Frugal 4-bit operation code allows only 16 basic instructions. Most of these are movement types (category II) involving one workspace-pointer-relative 4-bit address and used to push and pop data on and off evaluation stack. Two op codes support building data fields bigger than the basic 4 bits. One op code causes data field to be interpreted as stack operation (eg, add, subtract, etc).
2. Two priority-ordered process queues are each supported by front and back registers, indicating a linked list of processes ready to run. Event-based multitasking is fully supported by a real-time kernel in microcode.
3. Supplier's Occam language said to facilitate programming multiple Transputer systems, but programmer must still study how best to partition task. Third parties have announced extensions to C to accomplish same ends.
Specification summary: Family of 16 - and 32 -bit $\mu$ Ps oriented toward multiprocessing. Unique in that they have the hardware and software links that allow them to be hooked to each other for parallel processing. The newest family member, the T800, has 4 k -byte on-chip RAM, which occupies the bottom 4 k bytes of a full 4G-byte address space. Four, full-duplex, 20M-bps serial links driven by on-chip, 8-channel DMA provide basic multiprocessor communication links as well as I/O. T800 has on-chip dynamic-RAM controller and a pair of timers. One $5-\mathrm{MHz}$ external clock is multiplied by on-chip PLL to generate $20-\mathrm{MHz}$ chip clocks, giving $50-\mathrm{nsec}$ instruction cycle. Submicrosecond interrupt latency, procedure call, and task switch. Most instructions take 1 or 2 cycles. Integer multiply takes 38 cycles, and divide takes 39 cycles (under $2 \mu \mathrm{sec}$ ). Single-precision floating-point add takes 7 cycles ( 350 nsec), FP multiply takes 11 to 18 cycles ( 550 to 900 nsec ), and FP divide takes 16 to 28 cycles ( 800 to 1400 nsec )

HARDWARE
SUPPORT
SOFTWARE
From Inmos: C, Pascal, and Fortran compilers for all family members. Ada promised for '88. Development tools allow multilanguage programming. For distributed systems and parallel computing, Inmos also offers Occam, a concurrent language with explicit facilities for Transputer interrupt handling, multitasking, and message passing. Compilers are available either as integrated suite-the Transputer Development Sys-tem-with editor, compiler, syntax checker, and multiprocessor linker/ loader, or as separate components for use with customer's own editors, etc.
From others: Inmos says there is a growing body of software tools from 3rd parties, including some C compilers with Occam-like features for multiprocessing and parallel computing.

# NOW YOU CAN DRIVE OUR SUBCOMPACTS. 

## Seagate's family of $31 / 2^{\prime \prime}$ hard disc drives.

 -they're power savers, using as little as 8 watts. And for added data integrity, the drives feature autopark with a balanced positioner:
All of Seagate's $31 / 2^{\prime \prime}$ drives are built with the precision and quality that have made us the world's leading independent manufacturer of $51 / 4^{\prime \prime}$ full-height and half-height hard disc drives.

Only Seagate has the worldwide, high-volume manufacturing efficiency to meet the growing demand for $31 / 2^{\prime \prime}$ drives.
Once you evaluate Seagate's subcompacts, you'll be ready to go for a little drive. Call us today. $800-468$-DISC.

As computers grow smaller, the demand for high-quality drives grows larger. But if you're looking for $31 / 2^{\prime \prime}$ drives for your small computer systems, you don't have a lot to choose from.

Except at Seagate.
We offer six $3^{1 / 2 \prime} 2^{\prime \prime}$ drives with 21 , 32 and 48 MB formatted capacities. You also have a choice of interfaces: SCSI or ST412 with RLL or MFM encoding. All with 28 msec access time.

Our $31 / 2^{\prime \prime}$ drives use Seagate's field-proven, proprietary stepper motors to achieve fast access times normally found only with more expensive voice coil actuators.



#  MORERAW PERRORMANCE. 

When you're out in the trenches fighting it out with ordinary microprocessors, running out of muscle is all too easy. That's why you should look to the new $T 800$ Transputer from INMOS.

The $T 800$ is the fastest 32 -bit, single chip, floating-point microprocessor available today. Aquick glance at its statistics will show why nothing else is in its league...

32-bit enhanced RISC processor... 64 -bit on-chip IEEE floatingpoint processor...4K Bytes on-chip 50ns static RAM...Four $20 \mathrm{MBits} / \mathrm{sec}$ interprocessor communication links... Eight independent DMA engines. All on a single chip capable of sustained 1.5 MFLOPS...and 4.6M Whetstones!

And, if that's not enough raw power, the T800's links allow multiprocessor systems to be constructed quickly and easily - giving you 6 MFLOPS with four T800's.. 30 MFLOPS with $20 . . .150$ MFLOPS with 100 ...In fact, there's no limit to the number of Transputers you can use!

Programming Transputers couldn't be easier, with compilers for C, Fortran and Pascal, and the world's first concurrent programming language OCCAM.

Want to turbocharge your current system? No problem. Our exclusive Link Adaptor IC's allow Transputers to be connected to other
microprocessors or peripherals
Other team members include the pin compatible T414 Transputer, offering lower cost, 10 MIP performance and 0.75 M Whetstones. Lined-up to provide all the I/O processing you need, the T212 16-bit Transputer is the ideal high performance controller and the M212 Disk Processor combines disk controller hardware and a Transputer on a single chip, supporting both Winchester and floppy disks. And the C004 Link Switch makes the design of software reconfigurable multiprocessor systems as easy as kicking an extra point.

Whatever field you're in - from real-time distributed systems to high-performance graphics, from fault-tolerant systems to robotics, Transputer technology can give you scalable performance at a cost you can afford.

Transputers are manufactured using an advanced 1.5 micron CMOS process which keeps the power consumption under one watt. So your system stays cool while under fire.

Transputers to MIL-STD 883C will be available in the first half of 1988.

If this all sounds like your kind of game, put the ball in play by contacting your local INMOS sales office today. And get ready to score.

| DESCRIPTION |  |  | PERFORMANCE |  | AVAILABILITY |  | PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PartNo. | Word Length | Clock MHz | Integer Drystones | Floating Point Whetstones | Commercial | Military |  |
| IMS T800-20 | 32-Bit | 20 | 9500 | 4.6 Million | Now | Q2 88 | 84 PGA |
| IMS T414-20 | 32-Bit | 20 | 9500 | 0.75 Million | Now | Q2 88 | 84 PGA |
| IMS T212-17 | 16-Bit | 17 | 8000 | - | Now | Q2 88 | 68 PGA |
| IMS T212-20 | 16-Bit | 20 | 9500 | - | Now | Q2 88 | 68 PGA |
| IMSM212-17 | 16-Bit | 17 | 8000 | - | Now | - | 68 PGA |
| NETWORK SUPPORT PRODUCTS |  |  |  |  | AVAILABILITY |  | PACKAGE |
| PartNo. | Description |  | Communication Speed |  | Commercial | Military |  |
| IMS C004 | Software configurable 32 way link switch Link to system bus Link to system bus |  | $10+20 \mathrm{MBits} / \mathrm{sec}$ |  | Now | Q2 88 | 84 PGA |
| $\begin{aligned} & \text { IMS C011 } \\ & \text { IMS C012 } \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 10+20 \mathrm{MBits} / \mathrm{sec} \\ & 10+20 \mathrm{MBits} / \mathrm{Sec} \end{aligned}$ |  | Now Now | $\text { Q2- } 88$ | $\begin{aligned} & 24 \mathrm{Pin} \text { DIP } \\ & 24 \mathrm{Pin} \text { DIP } \\ & \hline \end{aligned}$ |

## THE TRANSPUTER TEAM <br> 

INMOS, Colorado Springs, Colorado 80935. Tel. (303) 630-4000.


## Z8000/Z80000

## 16/32-BIT NMOS AND CMOS

AVAILABILITY: Now for NMOS Z8000 at 4, 6, 10, and 12 MHz . Now for NMOS Z80000 at 8 and 10 MHz . CMOS versions for Z8000 and Z80000, '88 and '89, respectively
COST: $\$ 6$ to $\$ 12$ for Z8000 in 1k qty, and down to $\$ 3.50$ in PLCC (Z8005) in high volume. MIL-spec versions typically run in hundreds of dollars. Under $\$ 100$ for $\mathbf{Z 8 0 0 0 0}$ in ceramic PGA at 250 qty. As low as $\$ 25$ in 25 k volume projected for 68-pin PLCC (Z80320).
SECOND SOURCE: AMD (licensed), SGS (Italy and Arizona), and Sharp for Z8000. NEC for Z80000, by mask exchange.
Core: Zilog is incorporating both Z8000 and Z80000 as cores in its "in-house" ASIC library, planning to use Zbus for their systems on silicon. Says that $160 \times 160$-mil $Z 8000$ core is small enough to leave room for other functions on practical $400 \times 400$-mil ASIC chip.

Description: One of first $\mu$ Ps to have architectural features of a modern minicomputer. Original 16 -bit Z8000 comes in 40 -pin package for addressing 64 k -byte memory or in 48 -pin package for addressing 8 M -byte memory. Said by many industry observers to be architecturally more powerful than 8086 but less powerful than 68000 . Supplier says military has found it to be highest performance 16 -bit $\mu \mathrm{P}$, offering best CPU speed, interrupt-handling, and character-string search. New 32 -bit version, Z80000, is superminicomputer-like enhancement that remains object-code compatible with the Z8000. Has cache for data and instructions and an MMU

Zilog Inc
210 Hacienda Ave
Campbell, CA 95008
Phone (408) 370-8000
Status: The Z8000 has, according to Zilog, found most acceptance in real-time control applications, particularly military. Dataquest figures for ' 86 show the $Z 8000$ reached a unit volume of 523 k units, holding its $41 / 2 \%$ share of 16 -bit $\mu \mathrm{P}$ market. This was greater than National's 32016's unit volume, though much less than either the 8086 or 68000 families. Supplier says it has been shipping samples of the muchdelayed $\mathbf{Z 8 0 0 0 0}$ for 6 months and some customers have found it will run at over 16 MHz in their systems. Zilog will be pushing the Z80320 " 32 -bits-for-32-bucks" derivative of the Z80000. Supplier has again slipped on its schedule for CMOS versions and now says it will be ' 88 for Z8000 and '89 for Z80000


Notes:
Supplier has companion peripherals suitable for both processors: For Z8000, a range of DMA, FIFO, data ciphering (NBS), communications and counter/timer parts.
For Z80000, two 32-bit parts: a Z32104 CMOS DMA controller, 32-bit address and data buses with 8 -bit peripheral bus; and a Z32106 CMOS floating-point coprocessor that implements IEEE P754 format.

## I-DATA-MANIPULATION INSTRUCTIONS

Arithmetic, including add, subtract, decimal adjust, increment, decrement, multiply (signed), divide (signed)
Logicals, including AND, OR, exclusive OR, compare, test, complement, rotate, and shift (by n )
Operations can be on bit, BCD nibble, byte, 16-bit word, or 32-bit double word, and can use any of the 16 general-purpose registers as accumulator
The Z32106 floating-point processor will do IEEE 754 operations II-DATA-MOVEMENT INSTRUCTIONS
Eight addressing modes using general-purpose registers as indexers and stack pointers
Comprehensive set of block-transfer and string-manipulation macroequivalents, including many dedicated to I/O space
III-PROGRAM-MANIPULATION INSTR
Call and call relative ( $\pm 4096$ bytes)
System call using special system stack pointer Jump conditionals

## IV-PROGRAM-STATUS-MANIP INSTR

Set and reset flags, complement flags. Set-multiple-interrupt modes
Tests for the micro in and micro out lines for multiple-microprocessor configurations
V-SYSTEM-CONTROL INSTRUCTIONS
The 80000 has privileged instruction for exclusive use by an operating system
Specification summary: Common-memory architecture with optional separate I/O space and separate "systems" stack. Z8000 is 16-bit $\mu \mathrm{P}$ that has directly addressable memory space of 8 M bytes $(8001,8003)$ using segment pointers, expandable to 48 M bytes using the six available memory spaces and an MMU. Executes 110 basic instructions with 410 combinations at speeds ranging from $0.30 \mu \mathrm{sec}$ through 1 or $2 \mu \mathrm{sec}$ to $7 \mu \mathrm{sec}$ for 16 -bit multiply, all at $10-\mathrm{MHz}$ system clock ( 4 and 6 MHz also available). Eight large-computer-style addressing modes. NMOS, requiring one +5 V supply (plus substrate-decoupling capacitor) in either 40 - or 48 -pin package. $Z 80000$ is a 32 -bit upward-compatible version of Z8000 and can run same software. 6 -stage pipelining of instruction fetch/execute cycle and 256-byte on-chip associative cache for instructions and data for improved performance (and use of 100- to 120-nsec memories). Also on-chip MMU for virtual memory with address bus a full 32 bits for 4 G -byte memory space. At $25-\mathrm{MHz}$ clock has $12.5-\mathrm{MHz}$ ( $80-\mathrm{nsec}$ ) instruction cycles, that gives 12.5 -MIPS burst rate (when doing loops out of cache), and 5 MIPS continuously ( 4 MIPS with MMU virtual-memory translation). $16 \times 16$ multiply in $1.2 \mu \mathrm{sec}$ and $32 \times 32$ in 1.9 $\mu \mathrm{sec} .2-\mu \mathrm{m}$ NMOS dissipating 3 to 4 W with $11 / 2-\mu \mathrm{m}$ CMOS promised for '88 (Z8000) and '89 (Z80000). Initial samples have been packaged in ceramic PGAs but lower-cost $Z 80320$ will have muxed address and data buses and be in 68 -pin PLCC.

## HARDWARE

From Zilog: Z-Scan 8000 in-circuit emulator (\$5500). 500-page Z8000 technical manual.
From others: Applied Micro, Boston Systems, Hewlett-Packard, Kontron, Orion, Single Board Sol, Sweet Micro System, and Tektronix. Contact supplier for addresses.

From Zilog: Real-time application software (PC-based). C and PLZ/SYS compilers.
From others: Real-time executive from Ready Systems (Palo Alto, CA), VRTX/8002 (\$5775), which is suited to embedded applications, and an Ada compiler (\$795) from Meridian Software Systems (Laguna Hills, CA). Contact supplier for names and addresses of others

## 68000 FAMILY

AVAILABILITY: Now for production quantities of all models to $25-\mathrm{MHz}$ 68020. Samples of 68030.

COST: In 100 qty, from $\$ 10$ for low-end 68008 and 68000 to $\$ 135$ for $12.5-\mathrm{MHz} 68020$ and $\$ 530$ for $25-\mathrm{MHz} 68020.68881$ math coprocessor is $\$ 107$ for 12.5 MHz and $\$ 347$ for 25 MHz . Production pricing for 68030 not available.
SECOND SOURCE: Rockwell, Hitachi, Mostek, Signetics/Philips, and Thompson SGS, all licensed with mask interchange for 16 -bit parts. Thompson was to be second source for 32 -bit 68020 , but Motorola says it plans to keep 68020 and 68030 to itself for time being (it needs the revenue to justify the $\$ 20$ million or so development cost).

Description: Family based on a modern minicomputer architecture using a basic group of 16 fairly general, 32-bit registers. Family members have various addresses and data-bus widths and different ALU widths. The bottom of the line, the 68008, has a narrow 8 -bit data bus. The middle member, the 68000, has a mid-sized 16-bit data bus and ALU and 24 -bit addressing. Current top of the line, the 68030, is full 32 bits throughout with instruction and data caches and MMU on board.

## 8/32-BIT, 16/32-BIT, 32/32-BIT NMOS AND CMOS

## Motorola Integrated Circuits Div

3501 Ed Bluestein Blvd
Austin, TX 78721
Phone (512) 928-6000
Status: Motorola says it expects to ship as many as $3 / 4$ million 68020 s this year, a "surprising" jump over the 224 k units listed by Dataquest for 86. Part of this is due to the success of the Apple Macintosh II, and much of the rest is due to 68020's popularity among Unix-based workstations. The new 68030, which is currently being announced, is similar to the 68020 but with an extra cache for data (in addition to the 68020 instruction cache) and with the 68851 MMU on board. There is considerable speculation about the competition the 68030 will receive from the new RISC $\mu$ Ps, including Motorola's own 78000 RISC. Motorola 68000 marketing staff says that the 78000 is only an R\&D project and the forthcoming 68040 will counter the RISC threat by incorporating RISC techniques to speed it up. For example, often-used instructions that are now multicycle in microcode will be made single cycle by being implemented in combinatorial logic.


## Notes:

1. Diagram favors the basic 68000 , which although it has 32 -bit-wide registers, has 16 -bit-wide ALU and data buses and only 23 -bit-wide address bus. It comes in 64 -pin DIP and 68 -pin grid array
2. Bottom-of-the-line 68008 has only 8 -bit data bus and 20 - or 22 -bit address bus. It comes in 48-pin DIP.
3. Upper-range 68010 and 68012 are similar to 68000 but support virtual memory. 68010 has 24 -bit address bus and comes in a 64 -pin DIP or 68 -pin grid array. 68012 has full 32 bits of address and comes in 84 -pin grid array.
4. Top-of-the-line 68020 and 68030 are full 32 bits throughout, including ALU and address and data paths. Both have instruction caches and the 68030 also has a data cache and an MMU.
5. Two important support chips, not shown, are the 68881/2 floatingpoint coprocessor and the 68851 MMU. Both are in CMOS.
6. The 68070 by Philips/Signetics includes various support functions on chip.

HARDWARE

HDS-300 hardware/software development station (\$15k to \$20k) provides real-time emulation of 68000 family $\mu$ Ps with bus-state-analyzer support and source-level debugging. MEX68KECB educational computer board is based on 68000. VM04 is a 68020-based 32-bit Versamodule interconnected within a target system using the 32-bit, asynchronous, Versabus interconnect standard. VME130 is a 68020-based, 32-bit VME bus module using Eurocard mechanical format.
From 3rd parties: Family is widely supported by makers of universal $\mu \mathrm{P}$ development systems such as Applied Microsystems (Redmond, WA). Also, the VME bus system architecture is used in a broad range of applications with more than 150 independent suppliers of compatible products.

## -DATA-MANIPULATION INSTRUCTIONS

Arithmetic, including multiply and divide (signed and unsigned)
Logicals and rotates and shifts
Can handle bits, BCD nibbles, bytes, short ( 16 bits), and long ( 32 bits) words
(Floating-point coprocessors 68881/2 available)
II-DATA-MOVEMENT INSTRUCTIONS
Five basic address modes are register direct, register indirect, immediate, absolute, and program-counter relative. To these modes can be added postincrementing, predecrementing, offsetting, and indexing Can use eight 32 -bit address registers as indexers or stack pointers. The eight 32-bit data registers can also serve as indexers

## III-PROGRAM-MANIPULATION INSTR

Branch and jump to subroutine. Branch conditionally
Link and unlink instructions invoking one address register as frame pointer (used to establish temporary local environments in structured programming)
Seven levels of priority interrupts, including nonmaskable, with 256 possible interrupt vectors

## IV-PROGRAM-STATUS-MANIP INSTR

16 -bit status register is software accessible
Sophisticated trap operations help user debug programs Trace mode
V-SYSTEM-CONTROL INSTR
Privileged instructions for operating systems and multiprocessor communication

Specification summary: 68020: full 32-bit CPU version of the 68000 family that's object-code compatible with all members. Has 1632 -bit general-purpose data and address registers, 32-bit ALU with barrel shifter, and 32 -bit data bus. Also has full 32 -bit address bus that can reach 4G bytes of direct linear external memory. Supports instruction-continuation-type virtual memory. Has 256 -byte instruction cache on chip and 3 -stage pipelining. At $25-\mathrm{MHz}$ maximum clock, executes 5 MIPS. For tight inner loops with so few instructions that they can be contained in cache, and when data can be contained in registers, will operate at burst modes to 12 MIPS. With 68881, it can run at 1.25 M Whetstones. Has 18 addressing modes and instructions to support structured high-level languages and sophisticated operating systems. Fabricated in $1.5-\mu \mathrm{m}$ CMOS with 1.5 W power dissipation and packaged in 114 -pin grid array. 68030 is similar to 68020 but also has data cache and incorporates 68851 MMU . It will run at 20 to 30 MHz and have $2 \times$ 68020 performance at systems level. It is fabricated in $1.2-\mu \mathrm{m}$ CMOS (with planned shrinkage to $1.1 \mu \mathrm{~m}$ ). Packaged in 128-pin grid array.

## SERIES 32000

AVAILABILITY: Now for all older NMOS and some CMOS replacements for NMOS parts. The new CMOS 32532 is sampling (see table). COST: In 100 qty, from $\$ 8.75$ ( $\$ 5$ or $\$ 6$ in volume) to $\$ 1000$ (see table). SECOND SOURCE: Texas Instruments for some NMOS parts only.

Description: A 32-bit $\mu \mathrm{P}$ family in which various models bring out different-sized address and data buses. The fully 32 -bit core processor has acquired reputation even among competitors for being "elegant" in its symmetry: that is, its instructions and addressing apply regularly to all registers, which supplier claims makes high-level-language compilers easier to write. It also has reputation for needing less memory space for programs. These software virtues should apply to all family members as strict code compatibility across line. Family is intended to match the needs of operating systems like Unix and to have big-computer features expected of 32 -bit systems, such as demand-paged virtual memory, protection of operating system from users, and protection of one user from another user. NMOS AND CMOS
National Semiconductor Corp 2900 Semiconductor Dr Santa Clara, CA 95051 Phone (408) 721-5000

Status: National is in 3rd place in 32-bit shipments. This year National estimates its full 32 -bit devices (32-bit external buses) will reach a volume of 300,000 , up from the 104,000 unit volume Dataquest listed for '86. National says that because all its 32 XXX family members are full 32-bit internally, those members with 8- and 32-bit external data buses should also be included which would bring the total up to 700,000 units or roughly on par with what Motorola and Intel are claiming for their 68020 and 80386. What seems critical now is how well the new 32532 is recieved. It appears to be the ultimate CISC machine (for now), and if it can run at the promised 30 MHz and deliver the promised $10-\mathrm{MIPS}$ sustained performance, it should be attractive for multiprocessor Unix systems (whether in reprogrammable or embedded applications).


## Hardware Notes:

1. Shown are four original members of basic 5 -chip set ( 32202 interrupt control missing). 8 - and 32-bit external data bus also available. Note that low 16 bits of address coming off CPU are multiplexed with data. NS32000 family support chips have onboard demultiplexers.
2. Floating-point chip (NS32081) is example of slave-type processors that National is using to extend CPU. These processors will be integrated on CPU when VLSI technology permits; they are transparent to programmer and recognize op codes not used by CPU.
3. Advanced features include demand-paged virtual memory, positionindependent ROM code, and multiprocessing. Latest 32532 has instruction and data caching sufficiently sophisticated to handle multipleprocessor situations. Supplier claims relaxed memory-access specifcations, even at 30 MHz .

## I-DATA-MANIPULATION INSTRUCTIONS

All instructions operate on either 8 -, 16-, or 32 -bit data and can be accessed by any appropriate addressing mode. Multiply and divide, BCD arithmetic, logicals and bit manipulation throughout memory space and CPU registers
II-DATA-MOVEMENT INSTRUCTIONS
Intelligent string operations and bit-field handling allow efficient movements
III-PROGRAM-MANIPULATION INSTR
Stack- and frame-pointer instructions suitable for high-level languages (including Polish notation). Modular software support via special CPU hardware (Mod register) and tables automatically implemented for indirect addressing of position-independent ROMs, etc. Array instructions
IV-PROGRAM-STATUS-MANIP INSTR
Status registers in slave processors and MMU as well as in CPU, with both privileged and user access

Specification summary: 32-bit "maxi-mini"-type pipelined architecture implemented in multichip NMOS VLSI. Uniform addressing of up to 4G memory locations. Instruction set chosen to match operations needed by high-level-language compilers. All instructions can symmetrically apply to all data types ( 8,16 , and 32 bits, etc) and all register and memory locations. Performance of family ranges from $3 / 4$ MIPS to 10 MIPS (sustained). The top-of-line model 32532, when running at maximum $30-\mathrm{MHz}$ clock, has a peak performance of 15 MIPS and a Dhrystone benchmark of 16.3 k . It has 4 -stage overlapping execution pipeline that includes instruction prefetch and branch prediction. It has parallel address and data units, each with own buses and 32-bit ALU. Separate caches for instruction and data: the instruction cache is $1 / k$ bytes (direct mapped); the data cache is 1 k bytes, 2 -way set associative. On-chip demand-paged virtual MMU with 64-entry associative translation look-aside buffer. Fabricated in $1.5-\mu \mathrm{m}$ double-metal CMOS. Packages range from 48-pin DIP for 320008 to 175-pin pin-grid array for 532. LCC and PLCC packages available for some models.

| PART | DESCRIPTION | BUS WIDTH |  |  | TECHNOLOGY | AVAILABILITY | $\begin{gathered} \text { COST (MHz) } \\ \text { (100 QTY) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | INTERNAL | EXTERNAL |  |  |  |  |
|  |  |  | ADDR | DATA |  |  |  |
| 32008 | CPU | 32 | 24 | 8 | NMOS | NOW | \$8.75 (6) |
| 32C016 | CPU | 32 | 24 | 16 | CMOS | NOW | \$57 (15) |
| 32C032 | CPU | 32 | 24 | 32 | CMOS | NOW | \$120 (15) |
| 32532 | CPU | 32 | 32 | 32 | CMOS | SAMPLES | $\begin{aligned} & \hline \$ 750(20) \\ & \$ 975(30) \end{aligned}$ |
| 32C201 | CLOCK | - | - | - | CMOS | NOW | \$8.85 (10) |
| 32382 | MMU | - | 32 | 32 | NMOS | NOW | \$138 (15) |
| 32381 | FPU | 64 | - | 32 | CMOS | 1Q'88 | \$625 (30) |
| 32C081 | FPU | 64 | - | 16 | CMOS | 2Q'88 | \$295 (20) |

From National: SYS32/20 that converts IBM PC XT/AT into a Series 32000 development tool (from $\$ 3500$ ). Splice in-system emulation covers family $\mu$ Ps up to 32332 with support for 32532 on way. Development/evaluation boards based on 32016, 32032, and 32332 are also available from National and from other suppliers (contact National for list) with prices from $\$ 695$ to $\$ 9900$.
From others: PC plug-in board with 32016 or 32032 and memory ( $\$ 2000$ to $\$ 3000$ ) that allows running Unix from Opus Systems (Cupertino, CA). PC-based logic-analysis workstation by Northwest Instrument Systems (Beaverton, OR).

From National: Series 3200 Software Catalog is guide to available software. It lists compilers for C, Pascal, Fortran, Cobol, Modula-2, Ada, etc. Supplier says its new CT (compiler technology) optimizing compilers can increase performance and code density as much as $2 \times$. Operating systems include supplier's Genix V. 3 based on AT\&T System V, release 3.0 and Genix 4.2 based on Berkeley 4.2 .
From others: Software-analysis workstation from Northwest Instrument Systems (Beaverton, OR). Software coprocessor from Phoenix Technologies (Norwood, MA) that allows family to run MS-DOS 8086 programs. VRTX real-time multitasking operating system from Ready Systems (Palo Alto, CA).

AVAILABILITY: Now for both WE32100 and WE32200 (see table for speeds).
COST: $\$ 110$ for $10-\mathrm{MHz} 32100 \mathrm{CPU}, 1 \mathrm{k}$ qty (see table for others).
SECOND SOURCE: Zilog for 32100. To be announced for WE32200.

Description: CMOS chip sets for building top-of-the-line, minicomputerlike computing systems. Provided with depth of Unix operating system support, so suited to multiuser/multitasking applications. New 32200 has better performance but at a price increase (see table). (Note that AT\&T has separately developed a RISC-type 32-bit $\mu$ P called Crisp. So far no schedule for commercialization has been announced.)

AT\&T Technologies Inc
Dept LT
555 Union Blvd
Allentown, PA 18103
Phone (800) 372-2447
Status: These chip sets have an advantage: AT\&T is developing its newest versions of Unix on them. But so far there has been no indication that they have any marked acceptance for Unix applications compared with any of the many other 32 -bit $\mu$ Ps. Meanwhile, AT\&T's internal use of the chips for its 3B computers (in the "tens of thousands"') plus other uses where the chips are embedded in AT\&T telecomm equipment and in commercial applications have given the family the start down the production learning curve that is so important for all large 32-bit chips.


| PART NUMBER | TYPE | DESCRIPTION | $\begin{aligned} & \text { SPEED } \\ & (\mathrm{MHz}) \end{aligned}$ | PACKAGE PINS | AVAILABILITY | $\begin{array}{\|c} \text { COST } \\ \text { (1k QTY) } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WE32100 | CPU | $\begin{gathered} \text { 32-BIT } \\ \text { MICROPROCESSOR } \end{gathered}$ | $\begin{aligned} & 10 \\ & 14 \\ & 18 \end{aligned}$ | 125 | NOW NOW NOW | \$110 |
| WE32101 | MMU | MEMORYMANAGEMENT UNIT | $\begin{aligned} & 10 \\ & 14 \\ & 18 \\ & \hline \end{aligned}$ | 125 | NOW NOW NOW | \$105 |
| WE32102 | CLOCK | 2-PHASE CLOCK | $\begin{aligned} & 10 \\ & 14 \\ & 18 \\ & \hline \end{aligned}$ | 16 | NOW <br> NOW | \$27 |
| WE32103 | DRAMC | DYNAMIC-RAM CONTROLLER | $\begin{aligned} & 10 \\ & 14 \\ & 18 \end{aligned}$ | 125 | NOW NOW NOW | \$50 |
| WE32104 | DMAC | DIRECT-MEMORYACCESS CONTROLLER | $\begin{aligned} & 10 \\ & 14 \\ & 18 \\ & \hline \end{aligned}$ | 133 | NOW NOW NOW | \$100 |
| WE32106 | MAU | $\begin{aligned} & \text { MATH- } \\ & \text { ACCELERATION } \\ & \text { UNIT } \end{aligned}$ | $\begin{aligned} & 10 \\ & 14 \\ & 18 \\ & \hline \end{aligned}$ | 125 | $\begin{aligned} & \text { NOW } \\ & \text { NOW } \\ & \text { NOW } \end{aligned}$ | \$110 |
| WE32200 | CPU | 32-BIT MICROPROCESSOR | $\begin{aligned} & 20 \\ & 24 \\ & 28 \\ & \hline \end{aligned}$ | 133 | NOW NOW NOW | \$250 |
| WE32201 | MMU | MEMORY MANAGEMENT UNIT | $\begin{aligned} & 20 \\ & 24 \\ & 28 \end{aligned}$ | 133 | NOW NOW NOW | \$275 |
| WE32204 | DMAC | DIRECT-MEMORYACCESS CONTROLLER | $\begin{aligned} & 20 \\ & 24 \\ & 28 \\ & \hline \end{aligned}$ | 133 | 1Q'88 | NA |
| WE32206 | MAU | MATH- ACCELERATION UNIT | $\begin{aligned} & 20 \\ & 24 \\ & 28 \end{aligned}$ | 125 | $\begin{aligned} & \text { NOW } \\ & \text { NOW } \\ & \text { NOW } \end{aligned}$ | \$225 |

SOFTWARE

I-DATA-MANIPULATION INSTRUCTIONS
Fairly complete arithmetic, logical, and bit-manipulation instructions (including 2- and 3 -operand instructions)
II-DATA-MOVEMENT INSTRUCTIONS
Wide variety of addressing modes that support high-level language constructs (eg, arrays, structures) and allow manipulation of byte, half-word, word (32-bit), floating-point, BCD, and string data types. Also supports bit field manipulation. All instructions can be used in any addressing mode with any data type, allowing programming and compiler design flexibility

## - PROGRAM-MANIPULATION INSTR

Large selection of conditional branches. Conditional returns from subroutines. Call and return from procedures which automatically update execution stack, providing efficient procedure linkage

## IV-PROGRAM-STATUS-MANIP INSTR

The 32 -bit status register contains 26 bits of status information that covers not only the ALU condition codes of smaller $\mu$ Ps but information that relates to exceptions, interrupt mask level, execution level, cache control, etc

## V-SYSTEM-CONTROL INSTRUCTIONS

Operating system instructions that allow efficient process switching and system calls (privileged and nonprivileged). Breakpoint, trap, and cache flush instructions

## Notes:

1. Software compatible with AT\&T's previous 32-bit $\mu$ P, the WE 32000 2. There are four levels of execution privilege: kernel, executive, supervisory, and user.

Specification summary: Upwardly compatible chip sets (see table) intended for large-memory, minicomputer-like 32-bit systems. The 32100 CPU features separate addressing and data execution sections each with 32 -bit-wide bus. A 64 -word instruction cache followed by an 8 -byte instruction queue control a 3 -deep pipelined execution unit. Performance can be maintained at 3 to 4 MIPS. The 32100 CPU is augmented by four VLSI support chips (see table): The 32101 MMU provides support for 4G bytes of virtual memory and incorporates both demand-paged and demand-segmented approaches. The 32103 DRAMC addresses 16 M bytes of dynamic RAM, supporting the newest 1 M -bit devices and incorporates refresh control, etc. The 32104 DMAC handles 32 -bit address generation for rapid memory-to-memory data transfers ( 14.5 M bytes $/ \mathrm{sec}$ ) and has additional 8 -bit-wide bus for efficient transfers to slower peripherals. The 32106 MAU coprocessor executes IEEE floating-point math, allowing the 32100 system to achieve 1.4 M Whetstones $/ \mathrm{sec}$. Chip set is fabricated in $1.5-\mu \mathrm{m}$ twin-tub CMOS ( 32100 CPU consumes 0.8 W ) and are in ceramic grid array packages (see table).
The 32200 enhanced chip set delivers up to 8 MIPS when operating in the $20-$ to $30-\mathrm{MHz}$ range. CPU has 32 registers and 256 -byte instruction cache. MMU has 4 k -byte data cache plus bus watcher. MAU provides up to 3.9 M Whetstones.

WE321DS development system that includes WE321AP analysis pod ( $\$ 22,500$ for $10-\mathrm{MHz}$ ) in-circuit emulation of 32100 and 32101 . 14 MHz also available. WE321/22 device monitors provide signal observation of high-speed systems.
WE321EB evaluation board ( $\$ 5500$ at $10 \mathrm{MHz}, \$ 6500$ at 14 MHz ) with 32101 MMU and 32106 math accelerator.
WE321SB single-board computer with VME Bus that is compatible with AT\&T 3B computers, giving users access to one of the largest off-theshelf collections of Unix software

WE321SG software-generation programs run on host Unix systems. Includes C compiler, assembler, linking editor, and optimizer. Prices range from $\$ 750$ to $\$ 1250$. Also compilers for Fortran, Cobol, Lisp, Basic, and Ada. Over 1000 end-user programs, including Informix, Crystal Writer, and Multiplan have been developed for the chip set according to AT\&T.
AT\&T provides a range of Unix licensing arrangements from $\$ 60$ for binary sublicense for a 1- or 2 -user situation to $\$ 72,000$ for an initial license for source code (substantial discounts for educational institutions).

## CLIPPER

## 32-BIT CMOS

AVAILABILITY: Now for C100, 1 qtr ' 88 for C300.
COST: For 3-chip set on card with clock, less than \$1000 for C100 (100 qty); $\$ 1400$ to $\$ 1600$ for C300 (5k qty).
SECOND SOURCE: None announced.

Description: CMOS chip set intended to run Unix-based software at state-of-the-art speeds ( 5 to 50 MIPS). CPU has a RISC flavor with streamlined instruction set and a large number of registers. But the basic RISC frugality is augmented with on-chip floating point and two cache/MMU chips: one for instructions and one for data. Because the dual caches are large (for $\mu \mathrm{Ps}$ ), the Clipper is said to achieve $90 \%$ hit rates and sustain 5-MIPS average performance at $33-\mathrm{MHz}$ clock for C100 ( 2 to 3 times more at $50-\mathrm{MHz}$ clock for C300). With $100 \%$ cache hits, bursts of 33 MIPS can be achieved with C100 (50 MIPS for C300).

Intergraph Corp
Advanced Processor Div 101 First St
Suite 428
Los Altos, CA 94022
Phone (415) 858-4269

Intergraph Corp
Corporate headquarters
1 Madison Industrial Park
Huntsville, AL 35807
Phone (205) 772-2000

Status: The Clipper and its key team members have been acquired and hired from Fairchild (with momentary stopover at National Semiconductor) by Intergraph, a $\$ 600$ million-per-year company that sells high-end workstations. Much of Intergraph's CAD/CAM software is based on DEC VAX VMS (central computers), but Intergraph had started using Clipper in workstation terminals, so it wanted to be assured of Clipper's health. Intergraph says it wholeheartedly backs Clipper's efforts in the merchant OEM market and has made Clipper a separate, autonomous division that will continue to be located in Silicon Valley (with Howard Sachs, Clipper's chief architect, a vice president of Intergraph reporting directly to Intergraph's president). Fujitsu will continue to be foundry. The production is said to be up to several thousand sets per month or several times the amount needed by Intergraph.

## I-DATA-MANIPULATION INSTRUCTIONS



Hardware Notes:

1. Clipper consists of three CMOS chips. The original chip set, C100, with its $33-\mathrm{MHz}$ clock, is shown in diagram. The forthcoming C300 is a plug-in upgrade that runs at $50-\mathrm{MHz}$ clock.
2. The CPU chip has RISC-like ALU plus a CISC-like macrocode ROM and floating-point unit. The other two chips are identical pin-programmable cache/MMU chips, so one can be used for instruction caching and the other for data caching. The instruction cache carries the CPU's PC (instruction program counter). The 4096-byte capacity of each cache (large for $\mu \mathrm{Ps}$ ) plus the sophisticated caching control (2-way set associative) gives the Clipper a high hit ratio (over $90 \%$ ), a key factor for sustained execution speed.
3. Each cache supports virtual memory via the on-chip MMU. The caches (especially the data cache) operate on a physical memory basis, so less flushing is needed. The C100 requires $135-$ nsec memory devices, and the C300 requires $90-\mathrm{nsec}$ memory devices.
4. Sophisticated pipelining is used on CPU, but with provision for bypassing so that an instruction can obtain the result of a preceding instruction without delay.
5. Clipper's 168 instructions are a balance between 1-cyle RISC and multicycle CISC commands. The RISC takes care of the simpler, most frequently used instructions. The CISC macrocode takes care of complex instructions such as floating/integer conversion, character-string manipulation, save and restore registers, and trap/interrupt entry and return sequences.
6. C100 and C300 instructions are compatible.

Specification summary: Modified RISC-type architecture in which the basic frugal RISC instruction set is supplemented with boost from microcode ROM. The bus-bandwidth bottleneck is solved by having separate buses for instruction and data and putting a cache/MMU chip on each bus. Putting the caches on separate chips allows them to be large enough to generate hit rates over $90 \%$. Partitioning also allows IEEE 64-bit floating point to be incorporated on CPU chip so there is no off-chip delay (as when going to an external coprocessor). There is no need for CPU to have a separate multiply divide hardware because these operations can be done in the floating-point unit. Performance is 5 MIPS average for C100 and projected to be 2 to 3 times that for C300. The three chips are fabricated in double-metal CMOS with $2-\mu \mathrm{m}$ geometry for C 100 and $1.5-\mu \mathrm{m}$ for C 300 . For user convenience, they are sold mounted with clock on a $3.5 \times 4.5-\mathrm{in}$. multilayer C card with 96 -pin DIN connector.

The Clipper Module card integrates the three Clipper chips into a functioning CPU. It provides the clock and PC wiring and a $96-$ pin DIN connector. User must provide the bus buffers externally. It is likely that Intergraph workstations will become the official Clipper development platform.
Available from third parties: a functioning Clipper system, complete with memory, on a plug-in card for IBM PC/AT for about $\$ 3000$. (Note that this compact Unix-on-a-card assembly is said to illustrate a virtue of the Clipper: high "MIPS density" on a PC board.

Clipper cross-support package that runs on VAX (\$8000) and MicroVAXII (\$6000). Consists of three elements: standard Unix System V development tools; optimized C, Fortran and Pascal compilers, Basic interpreter, assembler, linker, and debugger; and a complete software simulator. There is also Clipper's Clix, a Unix V 3.0 operating system. Intergraph's systems group will add software. Third parties are preparing software that will allow Clipper to run MS-DOS 8086 programs via software emulation from Insignia (UK) and via binary code conversion from Hunter Systems (Palo Alto, CA).


You've seen the advantages offered by the A100 Digital Signal Processor. The single-chip DSP solution that features 32 multiply-accumulators, executes up to 320 MOPs, and easily attaches to microprocessors.

Now INMOS speeds A100 system development with the new D704, the complete DSP Development System. The D704 overcomes the clutter normally encountered in developing DSP systems such as hand-crafted assemblers, interleaved busses and power-hungry glue. And since it is tailored for the A 100 , your end product is first to market and second-to-none in performance.

The D704 combines a comprehensive set of software tools, PC plug-in card and extensive documentation, providing a powerful yet easy-to-use DSP environment. You can experiment with the technology, simulate DSP algorithms in software and run them in real time on the A100's provided on the board.

The A100 is quickly becoming the number one choice in everything from avionics to ultrasonics. And with MIL-STD 883C devices available soon, it will be a natural for military DSP programs of all types. With the D704 Development System, creating DSP solutions has never been easier.

So if you'd like to cut through the clutter, start by clipping the coupon.

## THE AIOO DSP FAMIIY

| IMS A100 | Single-Chip 32-Stage Cascadable Transversal Filter-16-Bit Data, 16 -Bit Coefficients, 320 MOPs |
| :---: | :---: |
| IMS B009 | PC Plug-In Card Including Four A100's |
| IMS D704 | IMS B009 + Interactive Soffware Simulator/ DSP Development Suite |



## SPARC RISC

32-BIT CMOS

AVAILABILITY: From Fujitsu: now for 10 MIPS, 2 qtr ' 88 for 20 MIPS via gate array. From Cypress: 2 qtr ' 88 for 20-MIPS full-custom CMOS. From BIT: ' 89 for bipolar ECL.
COST: For Fujitsu: $\$ 420$ (single qty), $\$ 200$ (OEM qty) for present versions. Prices for other Fujitsu, Cypress, and BIT parts not yet determined
SECOND SOURCE: Hardware-wise, Fujitsu, Cypress, and BIT SPARCs will be different and probably not compatible. Software-wise, they must all run the Sun-defined SPARC software.
CORE: Fujitsu has made a start in this direction with a gate array

Description: Goal is to set a high-performance RISC-type software standard while allowing maximum hardware flexibility so that multiple vendors can vie for present and future maximum performance. Sun Microsystems defined SPARC at instruction-set and programmer's model level and then entered into entirely separate joint agreements with silicon vendors with the intent of reaching 100-MIPS performance by 1990. Meanwhile Sun provides development hardware and software support via its workstations (with the most recent model, Sun-4, using Fujitsu's 86900 SPARC).

Fujitsu Microelectronics Inc 3320 Scott Blvd Santa Clara, CA 95054
Phone (408) 727-1700

Cypress Semiconductor
3901 N First St
San Jose, CA 95134
Phone (408) 943-2852
Status: Here is another instance where an OEM has developed a $\mu \mathrm{P}$ for its own strategic needs and then turned around and allowed semiconductor vendors to openly market the result. A twist in this case is that the OEM, Sun Microsystems (Mountain View, CA), is also a leading workstation vendor and is able to back up the $\mu \mathrm{P}$ with all-important development support. The motivation of all concerned is to demonstrate and promise such dramatic performance/price progress that there's sufficient OEM and 3rd-party following to make SPARC a "winner" in the current high-MIPS sweepstakes. As with some other RISCs, SPARC lacks full multiply (only multiply step) and thus may need help of coprocessor.

HARDWARE
CHARACTERISTICS
SOFTWARE


## Notes:

1. Diagram is for Fujitsu 86900 . This existing version is most likely the simplest for it uses Fujitsu $1.5-\mu \mathrm{m}$ CMOS gate array that has only 20 k transistors. Fujitsu also supplies gate-array companion chip 86910 that provides interface to Weitek 1164/65 floating-point chip set.
2. Cypress will implement its SPARC in full-custom CMOS using Cypress's $0.8-\mu \mathrm{m}, 2$-layer-metal process. The chip set will include integer, floating point, and cache "solutions."
3. BIT will implement its SPARC in bipolar ECL.
4. SPARC stands for scalable processor architecture.

## -DATA-MANIPULATION INSTRUCTIONS

Add, subtract, multiply (step). Logicals and shifts. (Floating point operations via Weitek 1164 and 1165)

## II-DATA-MOVEMENT INSTRUCTIONS

Load and store to memory (in RISCs only simple loads and stores used to external memory). Load and store to CPU registers. Load and store to floating-point registers. Load and store to coprocessor registers

## III-PROGRAM-MANIPULATION INSTR

Call subroutine, branch conditional, save and restore, jump and link. (There are 128 hardware and 128 software traps, mostly user definable.) IV-PROGRAM-STATUS-MANIP INSTR
Read and write processor state register. (Note that integer, floating point and coprocessor condition codes are mentioned)

## V-SYSTEM LEVEL INSTRUCTIONS

Instruction-cache flush. Can set up system and user modes and associated protection. (Note that address pins define user and system instruction and data spaces.)

## Notes:

1. There are four stages of pipelining and it is up to optimizing compiler to prevent pipeline breaks by inserting a delay instruction before branch instructions.
2. Overlapped CPU register file windows are said to allow faster contact switching than if usual stack were used.

Specification Summary: 32 -bit $\mu \mathrm{P}$ family that is standardized at software level but open at hardware level for whatever implementation gives a competitive performance/price ratio. Architecturally it follows the RISC philosophy of minimum instructions (Fujitsu shows about 107) that executes mostly in single cycles ( 1.3 to 1.7 clocks per instruction). It has a fairly large number of on-chip registers (120) to hold data being processed for rapid access, which also permits the fixed-length instructions to carry the two source and one destination addresses needed for single-cycle operations (register file has 3 -port structure). The on-chip registers are partitioned into seven 24 -register groups that are overlapped at edges so that parameters can be easily passed between them. There are also eight global registers. Can address 4G bytes of direct address space and 256 pages of 4 G -byte indirect space. Addressing supports various user-defined cache configurations. Fujitsu 86900 has separate coprocessor port that couples tightly to Weitek 1164/65 FP chips. Performance ranges from 10 MIPS sustained for Fujitsu 86900 at 16.67 MHz , to 20 MIPS expected of Cypress chip set, to projections of 50 to 100 MIPS by 1990. Floating-point performance for 86900 is 1.2 M to 1.5 M flops; for Cypress's it will be 5 M to 7 M flops. Present and planned implementations include CMOS and bipolar and possibly gallium arsenide. Both semicustom (gate arrays) and full-custom design approaches are being used. Strategy is to aggressively upgrade performance by frequent redesign in newer technologies as they emerge. Packages will vary with implementations. Present Fujitsu 86900 gate array has about 256 pins, of which about 190 are shown used.

Silicon vendors refer customers to Sun workstations, indicating that even the older models that use Motorola 68000 -family $\mu \mathrm{Ps}$ are adequate as Sun maintains software compatibility (obviously the newer models, from Sun-4 onward, which use SPARC, would be ideal).
Evaluation board from Fujitsu.

Silicon vendors say they'll pass along Sun's optimizing compilers for C , Pascal, and Fortran as well as Sun's Unix operating system. (Note that in case of RISC machines, the quality of compiler becomes especially important.) Vendors also say that ADA and A/I languages (Lisp) will be available. Fujitsu says it plans to port SPARC software to other Unix environments such as VAXs and PCs (with Unix).

AVAILABILITY: 4th qtr ' 87 for 29000 CPU, 1st qtr ' 88 for 29027 arithmetic accelerator.
COST: Under $\$ 500$, possibly in the several hundred dollar range initially, but dropping to under $\$ 100$ with maturity.
SECOND SOURCE: Some discussions but will probably not be decided until after formal introduction.

Description: State-of-the-art implementation of RISC $\mu \mathrm{P}$ concepts with expected stress on obtaining as close to single-cycle operation as possible (even with branching) and a special emphasis on keeping user's system costs down by bus timing, etc, which allows lower-cost external memories. Note that though first two digits of this $\mu \mathrm{P}$ 's designation-"29"-are the same as supplier's previous building-block families (see etsewhere in directory), this 29000 family is the opposite architecturally. The other building-block families are intended for userdefined (microcoded) complex instruction sets, whereas this $\mu \mathrm{P}$ has a regular, fixed and purposely simple instruction set; moreover, it is decoded by logic. Companion compilers are an essential part of family.

Advanced Micro Devices (AMD)
901 Thompson PI
Sunnyvale, CA 94086
Phone (408) 732-2400

Status: AMD has long been conscious of performance tradeoffs in high-end architectures because of its involvement in bit-slice $\mu \mathrm{Ps}$ (2900 family), and this first venture into a fixed-instruction-set $\mu \mathrm{P}$ is most interesting. This $\mu \mathrm{P}$ is RISC (reduced instruction set computer) based, and is quite the opposite of the microcoded CISC (complex instruction set computer) architectures of the bit-slice $\mu \mathrm{Ps}$. It's much too early to tell how this $\mu \mathrm{P}$ will fare in the marketplace, but AMD says its goal has been to achieve sufficiently high performance (17 MIPS sustained) with room for further performance growth (to 50 MIPS in a number of years) so that the 29000 will be accepted as the leader among the new RISC 32 -bit chips. AMD believes competition for the 29000 will come not from existing RISC $\mu$ Ps like the Clipper and SPARC, but from the yetunannounced RISC $\mu$ Ps expected from Motorola (78000?) and Intel.


## Notes:

1. Burst-mode addressing allows use of lower-cost video RAMs to replace more-expensive, high-speed, static CMOS RAMs, with only moderate loss in performance ( 14 MIPS sustained vs 17 MIPS).
2. There is a coprocessor interface to companion 29027 floating-point chip. The 29027 uses combinatorial logic, so operations take only five 29000 cycles.

I-DATA-MANIPULATION INSTRUCTIONS
Add, subtract, multiply (step), divide (step)
Logicals, compare, convert floating point (floating point is not currently implemented in hardware but companion floating-point chip 29027 is available)

## II-DATA-MOVEMENT INSTRUCTIONS

Register-to-register moves
load \& store to external memory \& I/O
III-PROGRAM-MANIPULATION INSTR
Jump, call subroutine, and returns
Branches (with decisions based on Boolean data in general-purpose registers rather than ALU condition codes)
IV-PROGRAM-STATUS-MANIP INSTR
Status register has usual bits to indicate ALU condition
V-SYSTEM-LEVEL INSTRUCTIONS
Some of the 23 special-purpose registers are for system control and these are protected and can be set up via software (some also are affected by execution)

## Notes:

1. Total of 115 instructions, not all of which are yet implemented in hardware, and only cause traps.
2. Multiply and divide only do a step. RISC has neither microcode for all steps nor space on chip for hardware multiply (as with DSP chips). Possibly the compiler will put in all the steps in softwware.

Specification summary: 32-bit CPU fashioned after RISC concepts, designed to perform most frequently used, simple instructions in one cycle. Offered with companion compilers intended to take advantage of architectural simplicity and produce code optimized for performance. Also offered with companion floating-point chip, 29027, which in more CISC fashion makes up for crudeness of math instructions (only partial multiplication and division instructions). Features that ensure uninterrupted flow in 2900's 4-stage execution pipeline are single-cycle branching with branch delays and a 512-byte branch-target cache. Main 192-register file has a 3-port configuration so that instruction fields can specify sources for both operands and the destination for the result. 128 of the registers are addressed by a stack pointer that (in conjunction with the compiler) provides a type of "caching" that speeds procedure calling. External memory space is reached by 4G-byte virtual addressing with demand paging. An on-chip 64 -entry MMU performs address translation in a single cycle and is flexible so users can choose memory strategy. $25-\mathrm{MHz}$ operating frequency ( $40-\mathrm{nsec}$ clock period) gives 25-MIPS peak and 17-MIPS sustained performance. Fabricated in $1.2-\mu \mathrm{m}$ (effective) CMOS with 1.5 W power dissipation. Housed in 169-pin PGA.

Debugging and chip-test aids incorporated in 29000 hardware, some of which are equivalent to having an in-circuit emulator. Can halt and single-step through pipeline. Can jam instructions into instruction register, execute them, and then return to regular code.

AMD has contracted with a "leading" compiler source for optimizing compilers for following languages: C, Fortran, Pascal, and Ada. Note that there is an intentional symbiotic relationship between 29000 architecture and compilers. For example, compilers have access to internal 29000 operations, such as pipelining, and thus can insert useful instructions at branch delays. They can also weed out redundancies in loops.

# $4-$ BIT $\times N, 16-$ BIT, 32-BIT, BIPOLAR, 

 CMOS, AND GaAsAVAILABILITY: Now for older, original bipolar parts and many new CMOS variations on 2900 theme. Varies for latest highest speed and widest data word versions.
COST: $\$ 6$ for 2901A/B/C in 100 qty; $\$ 20$ for 2903A in 100 qty. See table for others. Prices for CMOS similar
SECOND SOURCE: For original bipolar 2900: Raytheon and Thomson SGS, though Raytheon's not active. For new CMOS versions: IDT, Cypress, Wafer Scale Integration, Logic Devices, and others (including Asian companies). For GaAs versions: Vitesse (29G01) and possibly McDonnell Douglas.
CORE: Most of the sources for CMOS 2900 also have either the family parts in their cell library or intend to have them. In addition there are companies that may not necessarily have 2900 parts off the shelf, but still have them in their cell libraries, such as VLSI Technology.
Description: Ever-growing and changing family of mostly TTL buscompatible, "bit-slice" building blocks. By now almost all possible semiconductor technologies are being used: bipolar (both TTL and ECL internally), CMOS, and even GaAs. Intended for microprogrammable systems where they can be used to emulate existing computers or to build specialized digital controllers. Latest twist is to use them as macrocells in semicustom libraries. See also entries for AMD 29300, AMD 29500 DSP, TI 74AS88XX, 8X305, and Analog Devices Word Slice DSP.

Advanced Micro Devices
901 Thompson PI
Sunnyvale, CA 94086
Phone (408) 732-2400

Status: This bit-slice family has been around a tong time now. We've had it in the directory since 1975. Each time we think it's life is over, it's reborn. Right now it's getting new life from CMOS versions from many different sources. These versions have almost the same speed as the original bipolar-some suppliers claim equal or better speed-and only a fraction of the power consumption. The architectural motivation usually is to attain higher levels of parallelism with wide microcoinstructions words, in which many fields control different hardware blocks (that might be stages of execution pipelining). In many instances the CMOS versions are part of macrocell libraries so that they can be assembled (ideally by a customer engineer at his workstation) into single-chip or few-chip semicustom VLSI solutions. Although the 2900 family is never likely to see especially high unit volumes (parts costs are too high), the family is nevertheless playing an important role by helping create new leading-edge architectures.


Specification summary: TTL bus-compatible building blocks for creating moderately high-performance computers and controllers. Slices were originally 4 bits wide but now can be as much as 32 bits wide. Parts include sufficient features for emulating most computer architectures. User defines end product's macroinstruction set by microprogramming $\mu$ ROM. RALUs (2901, 2903, and 29203) respond to 8 and 16 basic instructions (2903 and 29203 include multiply and divide and floatingpoint normalization) within one clock cycle of 50 to 125 nsec (2901C performs 16 -bit add in 83 nsec ). Original family parts fabricated entirely from Schottky TTL, but higher-speed ECL has been used for internal circuits. Now family is being converted to CMOS as it is being found that modern fine-geometry (near $1 \mu \mathrm{~m}$ ) CMOS can produce equivalent speeds at lower power consumption. With CMOS, there's a trend to consolidate multiple 2900 functions on chip and to go to new spacesaving packages.

SUPPORT
SOFTWARE

User defines macroinstruction set by microprogramming $\mu$ ROM. Parts respond to the following instructions:

## I-DATA-MANIPULATION INSTRUCTIONS

2901 performs three arithmetic functions on two operands, as well as five logic functions
2903A performs seven arithmetic functions and nine logic operations, as well as multiply and divide. Simultaneous add (or subtract) and shift possible
29203 has floating-point-normalize instruction
II-DATA-MOVEMENT INSTRUCTIONS
16 working registers in RALU RAM can be addressed two at a time for supplying two operands to the ALU simultaneously
III-PROGRAM-MANIPULATION INSTR
Defined by user in microcode. 2930 program-control unit executes 32 fetch and branch instructions
IV-PROGRAM-STATUS-MANIP INSTR
2904 shift and status-control chip provides two status registers for the 4-bit carry, overflow, zero, and negative. Bits can be set or cleared. Shift through carry or overflow. Borrows can be stored for subtract

| PART | $\begin{gathered} \text { \# ON } \\ \text { DIAGRAM } \end{gathered}$ | BASIC 2900 PARTS DESCRIPTION | $\begin{aligned} & \text { COST } \\ & \text { (100 QTY) } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 2901/B/C | 1 | ALU | \$6 |
| 29 CO 1 |  |  | \$6 |
| 29 C 101 |  |  | \$35 |
| 2902A |  |  | \$1.80 |
| 2903/A |  |  | \$20 |
| 29203 |  | ALU (BCD) | \$20 |
| 2904 | 2 |  | \$16 |
| 29705/A |  | 2-PORT RAM | \$10 |
| 2909/A | 4 | MICROPROGRAM CONTROL UNITS | \$5 |
| 2910/A |  |  | \$13 |
| $29 \mathrm{C10A}$ |  |  | \$13 |
| 2911/A |  |  | \$4 |
| 29803A |  |  | \$4 |
| 29811A |  |  | \$3 |
| 2930 |  | PROGRAM CONTROL UNITS (RELATIVE ADDRESSING) | \$20 |
| 2932 |  |  | \$18 |
| 2913 |  | INTERRUPT | \$5 |
| 2914 | 5 |  | \$10 |
| 2905 | 3 | TRANSCEIVERS | \$5 |
| 2906 |  |  | \$7 $\$ 4$ |
| 2915A |  |  | \$5 |
| 2916A | * |  | \$4 |
| 2917A |  |  | \$4 |

[^8]From 3rd parties: Step Engineering (Sunnyvale, CA) offers Metastep, a generalized software language for developing microcode (\$3000). It runs on CPM/68K, MS/DOS, VAX/Unix, and VAX/VMS. It is claimed to have the flexibility and structure to greatly ease the tedious and error-prone software side of microcode system development. Software tools also available from HiLevel Technology (Tustin, CA) and others. Literature: Bit Slice Microprocessor Design, by John Mick and Jim Brick, McGraw-Hill, NY, NY, 1980 (\$18.50).

## 29300/400, 29C300

AVAILABILITY: Most are available but some have been delayed till ' 88 (see table).
COST: As can be seen from table, cost is initially in the hundreds of dollars per part, even at 100 qty.
SECOND SOURCE: None directly but, especially for CMOS parts, there are now quite a few suppliers who make functionally similar devices, such as TI, Weitek, Wafer Scale Integration, Analog Devices, Cypress, IDT, etc.
Description: 32-bit bipolar and CMOS building-block chip set that follows concepts established by 2900 bit-slice family, but with two major differences. First, family members all have a fixed, 32 -bit data width. Second, the architecture and resulting microinstruction set are optimized for easy compiler writing. State-of-the-art performance has been achieved, as indicated by 80 - to $90-\mathrm{nsec}$ microinstruction cycle times, and a DSP-quality $32 \times 32$-bit multiplier that completes within this cycle time. Supplier says it has followed customer advice and left final architectural decisions to users.

## 32-BIT BIPOLAR AND CMOS

## Advanced Micro Devices

901 Thompson PI
Sunnyvale, CA 94086
Phone (408) 732-2400
Status: Supplier now has two very different architectures targeted at high-performance 32-bit applications. AMD's new $29000 \mu \mathrm{P}$ (also in directory) may have the same first two digits as this 29300, but it is entirely different: The 29000 is RISC, rather than CISC like this 29300. RISC chips use combinatorial logic to get instructions down to singlecycle execution. The 29300 family described here is just the opposite; the 29300's instructions are made up of multiple cycles executed out of a microcode ROM. From the viewpoint of the microcode system designer, it could be said that this 29300 architecture favors wide horizontal microcode whereas the 29000 RISC favors narrow vertical instructions; thus AMD is now involved in both extremes of the CISC-vs-RISC controversy (both with similar performance).


Notes:

1. Many different architectures possible because of flexibility of parts. 2. Possibility of sharing dual-ported registers between two ALUs so that address calculation and data manipulation occur simultaneously within cycle. (Each ALU would have its operands and result read and written into a common multiported register file.)
2. Deep pipelining avoided so there can be fast response to decisions.

I-DATA-MANIPULATION INSTRUCTIONS
For 332 ALU: includes 64 -bit $n$-bit shift-up/down funnel shifter that can be combined with logic functions. Multiply and divide (one bit at a time). Priority encoding to support floating-point operations and graphics
For 325 floating point: efficient execution of Newton-Raphson division and Horner's method of polynomial evaluation. Both IEEE and DEC formats (addition, subtraction, multiplication) with conversion between two modes
For $32332 \times 32$-bit multiplier: single- or double-precision multiply in one or four cycles, respectively

## II-DATA-MOVEMENT INSTRUCTIONS

For $33464 \times 18$-bit register file (cascaded for full word width and desired length and used in conjunction with ALU): individual write for byte, 16 -bit half word, or 32-bit full word
III-PROGRAM-MANIPULATION INSTR
For 331 microprogram sequencer: instructions designed to support high-level-language constructs
The 33 -level stack supports interrupts, loops, subroutine nesting, and multitasking at microlevel
Microtrapping for reuse of prior microinstruction
No support for relative addressing, as designers wanted to avoid performance penalty of adder, but decisions and interrupts handled on chip for fastest response
IV-PROGRAM-STATUS-MANIP INSTR
Status registers in ALU, floating point, etc

Notes:

1. Designers say they endeavored to keep instructions orthogonal and symmetrical to ease task of compiler writing and facilitate structured microprogramming.
2. Self-checking implemented by parity bits in register file and by parity in off-chip data paths and ability to parallel units and compare results.

Specification summary: Building blocks for 32 -bit-wide microprogrammable computer systems. Core set includes five parts (see table) that can stand alone or be used in mixed systems. Architecture supports features needed on advanced minicomputers, like parity checking and master/slave functional comparisons. Also suited for direct, very-fast execution of high-level languages via compiled microcode. Triple databus architecture, with unidirectional buses for minimum speed loss caused by bus turnaround. Parts have 20- to $30-\mathrm{nsec}$ throughputs so that 70 - to $80-n s e c$ microinstruction cycles can be accomplished. Architecture sufficiently open to allow inclusion of performance accelerators, and family includes floating-point unit ( 125 nsec ) and 1-cycle fixed-point multiplier ( 80 nsec ). Bipolar technology with off-chip TTL interfaces. Packages incorporate three low-profile horizontal fins to handle 4 to 7W heat dissipation. Fins are horizontally oriented so that cooling airflow can be in any direction and package height will be low enough ( 0.4 in .) to allow normal board spacing. Required cooling airflow ( 300 cfm ) is said to be within allowable limits for office environments. CMOS versions will dissipate in the 1W range and will not require heat sinks or cooling airflow.

HARDWARE
SUPPOR
RT

## SOFTWARE

From 3rd Parties: Step Engineering (Sunnyvale, CA) offers Metastep, a generalized software language for developing microcode (\$3000). It runs on CPM/68K, MS/DOS, VAX/Unix, and VAX/VMS. It is claimed to have the flexibility and structure to greatly ease the tedious and error-prone software side of microcode system development. Software tools also available from HiLevel Technology (Tustin, CA) and others.

From 3rd parties: Step Engineering (Sunnyvale, CA) offers new lowercost PC XT/AT-based Microstep microcode development station ( $\$ 3695$ ). It consists of plug-in card for PC containing $25-n s e c$ RAMs to simulate a $128 \times 4 \mathrm{k}$-bit microcode ROM plus debug/control software. It would be used in conjunction with Step's Metastep Microprogram language ( $\$ 3000$, or $\$ 6195$ bundled with Microstep). Step's full-fledged Step-40 is expensive ( $\$ 25$ to $\$ 30$ ) but it has $10-\mathrm{nsec}, 512 \times 64 \mathrm{k}$-bit microcode ROM. Hardware tools also available from HiLevel Technology (Tustin, CA) and others.


Our new 80C196 delivers the microcontroller available. highest performance and the While demanding the least highest integration of any 16-bit power, the least design time, the
least hassle.Which means you can spend more time perfecting the rest of your application.
The 12 MHz 80 C 196 is the latest member of our proven MCS-96 family of embedded controllers. It offers the lowpower requirements of CMOS technology while doubling the performance of the 16 -bit 8096 . Which means that it can perform a $16 \times 16$ multiply in 2.3 microseconds. That's faster than any other microcontroller.

Yet you still get all the features of the 8096. And more. Resident on the highly-integrated 80C196 are a 16 -bit cpu with an $8 / 16$-bit bus (reconfigurable), 256 bytes of RAM, PWM, 10-bit A/D, two 16bit timer/counters, 40 I/O pins, full duplex serial port, and a high-speed I/O subsystem. And speaking of getting more features in less space, we're working on an EPROM version of the 80 C 196 for an even easier design path (available Q2 1988). Our low cost ICE": 196 PC development tool gives you more for less, too. Together with highlevel languages like $\mathrm{PL} / \mathrm{M}$ and C ,
it delivers the easiest, lowestcost design support you can get.

Further support is available from the world's largest network of field applications engineers. Plus customer workshops to get you up to speed fast.


So you see, there's really no easier or more powerful answer to embedded real-time control than Intel's 80C196.
For complete technical information, call toll-free (800) 548-4725 and ask for Literature Department W398.

Do it now. And relax.
Because were ready to meet your demands.

## 74AS8XX/74AS88XX

AVAILABILITY: Now for 8 XX parts and first 88XX parts, though many are nearly 8 months behind promised schedule (see table)
COST: See table for prices.
SECOND SOURCE: None, but see AMD 29300/400 and Analog Devices Word Slice for similar families (typically designers mix and match between families)

Description: 8- and 32-bit custom CPU building-block chip sets done in high-performance bipolar and CMOS processes. Cycle times of 50 to 75 nsec worst case said to be accomplished at relatively low powerdissipation levels even for bipolar members, so no heat sinking is required. Family architecture facilitates byte operation, allowing for flexibility in data-word manipulation and resulting in system throughput in the 10-MIPS range.

## 8- AND 32-BIT BIPOLAR AND CMOS

## Texas Instruments Inc

13536 N Central Expressway
Dallas, TX 75265
Phone (214) 995-6611
Status: Supplier expects to compete with similar AMD bipolar 29300/ 400 chip set for applications in high-end workstations, graphic engines, and performance-driven superminis. Supplier's chips may also receive competition from new CMOS RISC $\mu$ Ps such as Clipper, SPARC, and AMD 29000 (all in directory) as well as Weitek Accel (not in directory). These CMOS devices have MIPS rates similar to those of the supplier's chips, though the RISC chips don't allow designers the architectural flexibility to achieve higher levels of parallelism. With respect to bipolar-vs-CMOS controversy, TI engineers tell us they have found it expeditious to convert some bipolar parts to CMOS (even after bipolar samples were put out) because CMOS has been better at meeting desired specs.


CHARACTERISTICS

## SOFTWARE

## I-DATA-MANIPULATION INSTRUCTIONS

For 8800 ALU:
Supports double-precision data format for all instructions. Multiply and divide, 13 arithmetic and logic functions. Eight conditional shifts, normalization (all double and single length). Byte-oriented architecture allows structuring of data word in $8,16,24$, or 32 bits.
For 8833 funnel/barrel shifter:
Priority encoding supports floating-point and graphics applications. 64 -bit input can be masked for data manipulation on 32 extracted bits. Supports single-clock-cycle byte rotation. Circular arithmetic and logical operations on 32-bit fields. On-chip parity generation/checking.
For 8837 16/32-bit floating point:
Supports IEEE and DEC formats with conversion between the two. Also supports double- and single-precision operations.
For 8836 multiplier:
Supports 16-and 32-bit signed and unsigned multiplies. Indicates overflows and supports sign extends.

## I-DATA-MOVEMENT INSTRUCTIONS

For 8832 RALU:
Three-operand $64 \mathrm{~W} \times 36$-bit register file on chip supports byte-oriented operands for variable data word widths. 36 -bit width $=32$ bits data +4 parity bits. On-chip parity generation/checking.
For 8834 register file:
$64 \mathrm{~W} \times 40$-bit edge-triggered register file cascadable with 74AS3232 ALU. Three-operand file with output mux for flexibility in data-word manipulation. Also byte oriented. On-chip parity checking.

## III-PROGRAM-MANIPULATION INSTR

For 8835 microsequencer:
Facilitates high-level-language constructs; deep $65 \times 20$ stack supports interrupts. Two loop counters support nested loop program routines. On-chip breakpoint comparator for automatic branch routines. On-chip diagnostic registers and 890 upward compatibility for easy microcoding. Executes simultaneous interrupt and trap operations. Select next branch instruction from one of nine locations via output mux. All instructions can be made conditional via externally applied conditioncode pin and/or value in internal register.

Note: Instructions described are for 88XX family devices. 8XX instructions are a subset, and the two sets are completely compatible.

Specification summary: Building blocks for microcoded custom CPU architectures. The 8XX family has four parts and the 88XX family will have seven (see table). As 74AS prefix indicates, the devices meet the specifications of the AS version of the well-known 74 logic family line. Two of the devices with 74ACT prefixes use TI EPIC CMOS process but have TTL-compatible outputs. The architecture is designed to support high-performance minicomputer workstation and graphic machines by incorporating features like parity generation/checking, master/slave operation for tandem processing, and 3-bus architecture (see diagram). Worst-case cycle times of 50 to 75 nsec can be accomplished with relatively low power dissipation (4W), which eliminates need for device heat sinks. On-chip diagnostic registers on the sequencer and barrel/ funnel shifter ease microcode development. Large pin-count devices (see table) are packaged in pin-grid arrays and plastic leaded chip carriers.

1. Family architecture facilitates the high degree of system parallelism possible with "wide" microcoding, allowing designer to operate devices simultaneously for greater throughput.
2. ALU and microsequencer support master/slave operation for tandem processing.
3. All members are $2-\mu \mathrm{m}$ bipolar except for 8836 and 8837 , which will start out in $1-\mu \mathrm{m}$ CMOS. The bipolars will achieve low (4W) power dissipation because of special Schottky transistor logic that operates at 2 V internal supply. Because of large die size (in order of 100 k sq mils) and complex structure (two Schottky barrier metals are used), these circuits are likely to start off with low yields.

Meta and crossassemblers will be provided by third-party vendors such as HiLevel Technology (\$1400), as well as an OEM version from the supplier. Existing assemblers in place for the 74AS8XX are compatible with the 74AS88XX family.

Supplier recommends same approach for development systems as that used with other microcoded building-block chip sets such as the 2900. Third-party support available from Hewlett-Packard, HiLevel Technology (Tustin, CA), and Step Engineering (Sunnyvale, CA). High-speed microcode ROM emulators from above companies cost $\$ 13,000$ to $\$ 30,000$. Supplier's evaluation module (EVM) board incorporates a full Basic interpreter and monitor program that can be accessed through an RS-232C port using a nonintelligent terminal or terminal emulator (personal computer with appropriate software).

## WORD-SLICE GP NUMERIC PROCESSOR

AVAILABILITY: Now for most parts; see table.
COST: $\$ 27$ to $\$ 300$; see table.
SECOND SOURCE: No direct source, except for industry-standard multipliers. Similar functions are available from AMD, Cypress Semiconductor (San Jose, CA), Integrated Device Technology (Santa Clara, CA), Wafer Scale Integration (Fremont, CA), Weitek (Sunnyvale, CA), and many others.
Description: Follows trend established with 2900 bit-slice family of providing building blocks that system designers can use in microprogrammed systems. This family has been found suitable for general numeric or number-crunching applications, such as accelerators. Supplier's goal was to provide microprogram sequencers and address generators that could be used with supplier's floating- and fixed-point multipliers to design complete systems.

## 16-BIT CMOS $\mu$ P BUILDING BLOCKS

Analog Devices Inc
Digital Signal Processing Div
1 Technology Way
Norwood, MA 02062
Phone (617) 461-3881

Status: Supplier originally thought of this chip set (or building blocks) for DSP applications but then found that parts (especially double-precision floating point) were more likely to be used for general-purpose high-end bit-slice-type $\mu \mathrm{Ps}$ intended for math-intensive applications.


## Notes:

1. Architecture shown is only one of many possibilities.
2. Microcode memory can be 64 k deep. It can be as wide as designer needs for simultaneous control of one or more data pipes (typically approximately 100 bits)
3. Microcode memory can be RAM for downloading of algorithms from host.

I-DATA-MANIPULATION INSTRUCTIONS
For ADSP-1101 16-bit integer arithmetic unit:
Add and subtract, multiply, multiply and accumulate (MAC)
Conditional multiply and accumulate
Dual 40-bit accumulator control and internal feedback Logicals and shifts
Block floating-point shifters and control
For ADSP-321X/2X floating-point multipliers and ALUs:
Multiply single-precision floating point, double-precision floating point, and 32 -bit fixed point
Complete arithmetic and logical ALU operations
Complete format-conversion operations
II-DATA-MOVEMENT INSTRUCTIONS
For ADSP-1410 16-bit address generator:
Preupdate and postupdate mode conditional looping (zero overhead)
Add or subtract increments or offsets to pointers
Register transfers
Logicals and shifts
Bit-reverse output (for FFT)
III \& IV-PROGRAM-MANIPULATION AND -STATUS INSTR
For ADSP-1401 16-bit program sequencer:
Jump and branch-absolute, relative and indirect
Push, pop data, counters and pointers to subroutine stacks
Modify subroutine stack and register stack pointers
Interrupt masking and control
Writable control store (for downloading)
Specification summary: Microprogrammable chips set for numerical processing, permitting increased throughput by user-developed parallelism. Consists of various multipliers and multiplier accumulators (see table) and microcode program sequencers and address generators (see table). It can be driven by a $10-\mathrm{MHz}$ clock, and within resulting $100-\mathrm{nsec}$ cycle can perform complete instructions (obtain data from memory and process it). Most recent versions support $50-$ nsec cycle. Sequencer helps host computer download code into a RAM microprogram store (for accelerator applications). Fabricated in CMOS.

| PART | DESCRIPTION | AVAILABILITY | $\begin{aligned} & \operatorname{COST} \\ & \text { (100 QTY) } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 3201 | MULT, SINGLE PRECISION, FP | NOW | \$97 |
| 3202 | ALU, SINGLE PRECISION, FP | NOW | \$97 |
| 3210 | MULT, FP | NOW | \$300 |
| 3211 | MULT, FP | NOW | \$300 |
| 3212 | MULT, FP (IEEE) | 4Q '87 | \$297 |
| 3213 | MULT, FP (DEC) | 4Q '87 | \$297 |
| 3220 | ALU, FP | NOW | \$300 |
| 3221 | ALU, FP | NOW | \$300 |
| 3222 | ALU, FP (IEEE) | NOW | \$297 |
| 3223 | ALU, FP (DEC) | 4Q '87 | \$297 |
| 1401 | SEQUENCER, PROGRAM | NOW | \$57 |
| 1410 | GENERATOR, ADDRESS | NOW | \$37 |
| 1110A | MULT/ACCUM, 16-BIT, 1 PORT | NOW | \$37 |
| 1101 | ALU, 16-BIT, INTEGER | NOW | \$108 |
| 1080A | MULT, 8-BIT, 2'S COMPL | NOW | \$27 |
| 1081A | MULT, 8-BIT, UNSIGNED | NOW | \$27 |
| 1012A | MULT, 12-BIT | NOW | \$42 |
| 1016A | MULT, 16-BIT | NOW | \$45 |
| 1024A | MULT, 24-BIT | NOW | \$81 |
| 1008A | MULT/ACCUM, 8-BIT | NOW | \$41 |
| 1009A | MULT/ACCUM, 12-BIT | NOW | \$53 |
| 1010A | MULT/ACCUM, 16-BIT | NOW | \$56 |

Supplier recommends same approach to development systems as that used with bit-slice microcoded components (ie, the AMD 2900 family). Suitable ROM-simulation systems are available from Step Engineering (Sunnyvale, CA) and HiLevel Technology (Tustin, CA). Similar aids are offered by Tektronix and Hewlett-Packard.

Mnemonics with microcode fields are available from the supplier for use with a meta-assembler. These programs can be used by a designer to create a design-dependent assembly-level language. Step Engineering, HiLevel Technology, and Microtek Research meta-assemblers support parts via definition files for Wordslice mnemonics.

## 品 <br> National <br> Semiconductor



# With 242 passengers on final approach into O'Hare,the last thing they're thinking about is your voltage regulator. 

For devices with a critical performance envelope - devices that bave to deliver, especially in harsh environments or hazardous conditions - you never compromise reliability.

And neither do we.

## RELIABILITY FOR FOUR GENERATIONS

National has set the standard for reliability in IC voltage regulators since we introduced the world's first 3-terminal fixed regulator in 1970.

And we've maintained that standard into our fourth generation, in the world's first - and largest - family of low dropout (LDO) voltage regulators.

Fabricated in a deep-base PNP process, our LDO regulators give you low quiescent current ( 0.75 mA typ), low dropout voltage (input-output differentials of 0.6 V typ), tight line-to-load regulation ( $0.05 \%$ typ), low output noise ( $150 \mu V_{\text {RMS }}$ typ), and high ripple rejection ( 60 dB typ).

Which not only means you can design-in the highest levels of reliability, but means you can design smaller, cooler, quieter systems that operate with lower input voltages. And that means you can boost system efficiency by $30-50 \%$ while cutting system cost substantially.

## RELIABILITY FOR EVERYAPPLICATION

National LDO regulators give you a choice of single-output, dual-output, and three-output configurations.

All with 60 -volt load-dump and reverse-transient protection. And all with "drop-in" design ease, regardless of your applications:

## Avionics

Marine electronics
Cellular telephones
Computer power supplies
Medical instrumentation
Automotive systems
Battery-powered systems
CMOS-based systems
Solar-powered systems
And you can choose from a variety of packages, including T0-220, T0-92, 8 -pin miniDIP, and small outline (SO) surface mount. And soon, mil-spec T0-3 steel cans.

And, in addition to our LDO family, National has 478 other voltage regulators - positive and negative, fixed and adjustable, switching and tracking to match your exact design needs.

## RELIABILITY FOR NO EXTRA COST

At National, we subject all our LDO regulators to the most rigorous reliability screening flow in the industry.

Our unique P+ Thermal Limit Burn-in program is an abnormal test for devices that have to perform in potentially abnormal conditions.

Going beyond even $\mathrm{A}+$ screening, $\mathrm{P}+$ involves a dynamic self-heating accelerated burn-in that tests a device at thermal shutdown. This approach has been proven more effective than standard $125^{\circ} \mathrm{C}$ burnin as an early screen for infant mortality
defects in power devices, such as regulators.
The result of P + ? Zero defects.
The cost of $\mathrm{P}+$ ? Zero price adder.
Which means you get the highest reliability available in the industry, while sharply cutting the cost of your own incoming testing program, and without having to pay a price premium for ours.

For more information on $\mathrm{P}+$, ask your National sales engineer or distributor for a free copy of "The Secret Behind the Most Reliable Voltage Regulators in the World." And see for yourself how this unique screening program gives you devices you can depend on - for the people depending on you.

| National's Low Dropout Regulator Family |  |
| :---: | :---: |
| LM2925 | Low dropout, $5 \mathrm{~V}, 750 \mathrm{~mA}$ with delayed reset |
| LM2930 | Low dropout, 3 -terminal, 5 Vor 8 V , 150 mA |
| LM2931 | Low dropout, low quiescent current, 5 Vor adjustable, 100 mA |
| LM2935 | Low dropout, dual 5 V for memory keep-alive, 750 mA or 10 mA |
| LM2940C | Low dropout, $5 \mathrm{~V}, 12 \mathrm{~V}$, or $15 \mathrm{~V}, 1 \mathrm{~A}$ |
| $\begin{aligned} & \text { LP2950/ } \\ & 2951 \end{aligned}$ | Low dropout, micropower, 5 Vor adjustable, 100 mA |
| LM2984 | Low dropout, 3 tracking 5 Voutputs with watchdog |

National Semiconductor
Linear Solutions
P.O. Box 58090

Santa Clara, CA 95052-8090

PMI's newest high speed op amp guarantees slew rate of $50 \mathrm{~V} / \mu \mathrm{s}$ and settling time of $1 \mu \mathrm{~s}$ to $0.01 \%$. With its 10 MHz gain bandwidth and 850 kHz full power BW, the OP-42 combines high speed with accurate DC performance.

|  | OP-42 |  |
| :--- | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | $750 \mu \mathrm{~V}$ | Max |
| $\mathrm{A}_{\text {VOL }}$ | 500,000 | Min |
| CMR | 88 dB | Min |
| $\mathrm{TCV}_{\text {OS }}$ | $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | Max |

Guaranteed unity gain stability, capacitive load tolerance, and clean transient response make the OP-42 easy to use ...
... with only 6 mA of supply current max.

## PMI's OP-42

Guarantees Fast Settling Plus DC Precision

# Designer's Guide to Switching Power Supplies Part 2 <br> Galvanically isolated switching supplies provide high power 

> Part 1 of this 2-part series dealt with simple switching power supplies and described a "cut and try" approach for stabilizing a supply's feedback loop. The conclusion offers advice on designing more complicated switching supplies, ones with isolated outputs.

Jim Williams, Linear Technology Corp

The fundamental difference between the switching supply in Fig 1 and the circuits presented in Part 1 (Ref 1) is that Fig 1's output is galvanically isolated from its input-often a requirement for telecommunications equipment. Such isolation necessitates a transformer rather than a simple 2 -terminal inductor, and also requires that feedback passes to the regulator across a nonconducting path. The requirement for a transformer complicates the circuit's start-up and switching characteristics, and the need for isolated feedback complicates frequency compensation.
In this circuit, the $\mathrm{V}_{\text {IN }}$ pin receives power from a transformer winding. Obviously, the winding can't supply power at start-up because the circuit isn't functioning. $Q_{1}-Q_{4}$ solves this power-up problem. When you apply power to the supply, $Q_{5}$ can't conduct because the

LT1071 doesn't have any power going to it. $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ (which functions as a zener diode in this circuit), and $Q_{3}$ are off. Under these conditions, $Q_{4}$ is on, pulling the $\mathrm{V}_{\mathrm{C}}$ pin down and strobing off the LT1071. (The circuits in this article use the lower-current, lower-cost LT1071, rather than the LT1070 used in Part 1.)
The potential at Q1's emitter slowly rises as the $10-\mathrm{k} \Omega / 100-\mu \mathrm{F}$ combination charges. When $\mathrm{Q}_{1}$ 's emitter rises high enough, $Q_{1}$ turns on. Zener-connected $\mathrm{Q}_{2}$ conducts when the voltage across it is about 7 V , biasing $Q_{3}$ on. $Q_{1}$ then sees regenerative feedback, which turns on $Q_{3}$ harder. As $Q_{3}$ turns on, it cuts off $Q_{4}$, allowing the $\mathrm{V}_{\mathrm{C}}$ pin to rise and turning on the LT1071.

## Soft-start characteristic helps

The $10-\mu \mathrm{F} /$ diode combination limits the rate of rise at the $V_{C}$ pin and forces the $V_{C}$ pin to come up slowly, providing a soft-start characteristic. This delay prevents start-up at starved or unstable $\mathrm{V}_{\text {IN }}$ voltages, which could cause erratic or destructive modes of operation. The $100 \Omega$ /diode string discharges the $10-\mu \mathrm{F}$ capacitor on removal of circuit input power.

When start-up does occur, the transformer feeds the $\mathrm{V}_{\text {IN }}$ pin with dc via the $50 \Omega$ resistor and the MUR120 rectifier diode. The $50 \Omega$ resistor combines with the $100-\mu \mathrm{F}$ capacitor to provide good ripple and transient filtering. This voltage is ample to run the LT1071 and reduces the current through the $10-\mathrm{k} \Omega$ resistor, saving power. $Q_{1}, Q_{2}$, and $Q_{3}$ remain on, biasing $Q_{4}$ to permit operation of the LT1071.

With transformers, unlike inductors, all of the flyback energy doesn't end up in the output capacitor.

In the flyback circuits described in the first part of this article, the $V_{S W}$ pin drove the inductor directly. The output capacitor clamped the output voltage and dumped the flyback energy directly into the output capacitor; excessive voltages did not occur. In Fig 1, however, a transformer takes the place of the inductor, and its flyback characteristics are different from a simple 2-terminal inductor.

In the case of the transformer, all the flyback energy doesn't end up in the output capacitor. Substantial flyback-voltage spikes ( $>100 \mathrm{~V}$ ) appear across the transformer's primary.

Certain measures prevent these spikes from destroying the circuit. The $0.47-\mu \mathrm{F} / 2-\mathrm{k} \Omega /$ diode combination across the transformer's primary (a damper network) conducts during the flyback action, which loads the transformer's primary and minimizes flyback amplitude. You have to select the damper network's values empirically, and you have to weigh the damping effectiveness vs the power dissipation in the damper network. Very low resistance values markedly reduce flyback potential, but cause excessive dissipation. High damping-resistor values limit dissipation, but allow excessive flyback voltages. You should select the damp-


Fig 1-This telecommunications switching supply has its output galvanically isolated from its input. This isolation necessitates a transformer, which complicates the circuit's start-up and switching characteristics.
er values under fully loaded conditions because flyback energy is proportional to transformer power levels.

Even with the damper network, however, the flyback voltage is too high for the LT1071's output transistor. $Q_{5}$, in series with the LT1071's output transistor, prevents the LT1071 from seeing the high voltage. In this configuration, sometimes called a cascode, Q $_{5}$ 's high standoff rating blocks the high voltage and lets the LT1071 operate well within its breakdown limits.

## Parasitics pass spikes

Q5 confers mixed blessings, though. Large parasitic capacitances are associated with all its terminals and during switching, these capacitances can allow excessive transient voltages to appear in unexpected places. The 18 V zener diode guarantees against gate-source breakdown $\left(\mathrm{V}_{\mathrm{GS}} \max =20 \mathrm{~V}\right)$, and the MUR120 diode clamps the $\mathrm{V}_{\text {SW }}$ pin to the $\mathrm{V}_{\text {IN }}$ potential.

The transformer's secondary gets rectified and filtered to produce the 5 V output. This output is galvanically isolated from the circuit's input. To preserve isolation, the feedback path must also be galvanically isolated. $\mathrm{IC}_{1}$, the optoisolator ( 4 N 28 ), and associated components serve this purpose. $\mathrm{IC}_{1}$, powered by the 5 V output, compares a resistively sampled portion of the output with the LT1004 1.2V reference. Operating at a gain of 200 , it drives the optoisolator's LED.

The optoisolator's output transistor, in turn, biases the LT1071's $\mathrm{V}_{\mathrm{C}}$ pin, closing the regulation loop. The $\mathrm{IC}_{1} /$ optoisolator combination essentially bypasses the feedback amplifier inside the LT1071. Normally, the drift of the optoisolator's transmission characteristics over time and temperature would result in unstable feedback. Here, $\mathrm{IC}_{1}$ 's gain comes ahead of the optoisolator, which attenuates the uncertainties and provides a stable loop. The ground return for the optoisolator goes through a zener diode having the same voltage as $\mathrm{V}_{\text {ReF }}$ instead of directly to ground. This routing forces the op amp to bias well above ground, minimizing saturation effects during output transients.

## Compensation is more complex

As stated earlier, frequency compensation is somewhat involved. The $0.1-\mu \mathrm{F}$ capacitor rolls off $\mathrm{IC}_{1}$ 's gain. This roll-off keeps the gain low at high frequencies, preventing amplified ripple and noise from feeding back to the LT1071. The $36-\mathrm{k} \Omega / 0.47-\mu \mathrm{F}$ combination gives significant gain reduction under transient conditions. Local compensation at the LT1071's $\mathrm{V}_{\mathrm{C}}$ pin stabilizes the loop. The $100 \Omega$ resistor at the 5 V output, a deliber-


Fig 2-In a, trace A shows Fig 1's $Q_{5}$ drain voltage and trace $B$ shows the drain current. Trace A indicates that, due to flyback effects, the MOSFET sees about 100 V . The ringing upon turn-off is normal. Trace B shows that the current is fast, clean, and controlled. In b, trace B is Fig 1's transient response for a 1A step added to a 2.5A output. When trace A goes high, the step occurs. Trace B indicates that output sag is corrected in about 8 msec .
ate path for sinking current, ensures loop stability for a light load or for no load. The $50 \Omega$ resistor at $Q_{5}$ combines with the gate's capacitance to slightly slow FET switching, reducing high-frequency harmonics.

Circuit waveforms appear in Fig 2. Trace A in Fig 2a is $Q_{5}$ 's drain voltage, and trace B shows the drain current. Trace A shows that the MOSFET sees about 100 V because of the flyback effects, but this voltage level is well within the transistor's rating. The ringing at turn-off is normal. Trace B shows that the current flow is fast, clean, and controlled. Fig $\mathbf{2 b}$ shows the transient response for a 1 A step added to a 2.5 A output. When trace A goes high, the step occurs. Trace B shows that output sag is corrected in about 8 msec . ness vs the power dissipation in the damper network.

When trace A returns low, the 1A load is removed and recovery is similar to the positive step. The optional output filter (Pulse Engineering part \#52901, San Diego, CA) in Fig 1 will reduce broadband output noise to about 75 mV p-p.

One of the most desirable switching-supply circuits is
also one of the most difficult to design. Fig 3's circuit exhibits many similarities to Fig 1, but derives its power directly from the 115 V ac line. Off-line operation is preferable because it eliminates large, heavy, and inefficient $60-\mathrm{Hz}$ magnetic components and filter capacitors. This particular circuit provides an isolated 5 V ,

## Choosing a diode can be surprisingly tough

"Simple" diodes furnish a good example of how carefully you must consider a switching supply's operating conditions while designing. Switching diodes have two important transient characteristics: reverse-recovery time and forward turn-on time.

Reverse-recovery time occurs because the diode stores charge during its forward-conducting cycle. This stored charge causes the diode to act as a low-impedance conductive element for a short period of time after reverse drive gets applied. You measure reverse-recovery time by forward-biasing the diode with a specified current, then forcing a second, specified current backwards through the diode. The time required for the diode to change from a reverseconducting state to its normal reverse-nonconducting state is the reverse-recovery time.

Hard turn-off diodes switch abruptly from one state to the other following reverse-recovery time. They therefore dissipate very little power even with only moderately short reverse-recovery times. Soft turn-off diodes have a gradual turn-off characteristic that can cause considerable power dissipation in a diode during its turn-off interval.

Fig Aa shows typical current
and voltage waveforms for three common diode types (fast, ultrafast, and Schottky) used in flyback converters and when $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ and $\mathrm{V}_{\text {OUT) }}=20 \mathrm{~V}, 2 \mathrm{~A}$. Long reverse-recovery times can cause significant extra heating in the diode or the power switch. The total power dissipation during the reverse-recovery time is

$$
\mathrm{P}_{\mathrm{tRR}}=\mathrm{V} \times \mathrm{f} \times \mathrm{t}_{\mathrm{RR}} \times \mathrm{I}_{\mathrm{F}},
$$

where $\mathrm{V}=$ diode reverse voltage, $\mathrm{f}=$ switching frequency,
$t_{R R}=$ reverse-recovery time, and $\mathrm{I}_{\mathrm{F}}=$ diode forward current just prior to turn-off.

For a boost-configuration switching supply where $\mathrm{I}_{\mathrm{F}}=4 \mathrm{~A}$, $\mathrm{V}=20 \mathrm{~V}$, and $\mathrm{f}=40 \mathrm{kHz}$, for example, the diode's on current is twice the output current. A diode with $\mathrm{t}_{\mathrm{RR}}=300 \mathrm{nsec}$ creates a power loss of
$\mathrm{P}_{\mathrm{tRR}}=20\left(40 \times 10^{3}\right)\left(300 \times 10^{-8}\right) 4=0.96 \mathrm{~W}$.
If this same diode has a forward voltage of 0.8 V at 4 A , its forward loss will be 1.6 W . Re-verse-recovery losses in this example are nearly as large as forward losses. You must realize, however, that reverse losses don't necessarily result in significant increases in diode dissipation. A hard turn-off diode will
shift much of the power dissipation to the power switch, which will see high current and high voltage during the reverserecovery time. This stress need not be harmful to a properly selected power switch, though the power loss remains.
The effects associated with diode turn-on time can potentially be more harmful than reverse turn-off effects. Consider that the output diode clamps the inductor's or transformer's output connection and prevents it from rising higher than the output voltage. A diode that turns on slowly can have a very high forward voltage impressed across it for the duration of the turn-on time.
The problem is that this increased voltage appears across the power switch. The graphs in Fig Ab show diode turn-on spikes for the three types. The actual height of the spike will depend on the rate of the current rise and the initial current value; nonetheless, the graphs emphasize the need for fast turn-on characteristics in applications that strain the limits of the switch-voltage ratings.
Fast diodes can prove useless if your circuit has excessive stray inductance in the diode, output capacitor, or regulator

20 A output as well as isolated $\pm 12 \mathrm{~V}, 1 \mathrm{~A}$ outputs. It operates over a 90 to 140 V ac input range, includes ac line-surge suppression and soft-start capability, and promises loop stability under all conditions. Efficiency exceeds $75 \%$.

Before describing this circuit's construction, it's vital
that you're aware of the need for extreme caution during testing or use: AC line-connected, high-voltage potentials are present.
The diode-bridge/470- $\mu \mathrm{F}$-capacitor combination rectifies and filters the ac-line power. The metal-oxide varistor (MOV) device provides surge suppression, and
loop. For instance, 20-gauge hook-up wire has $30 \mathrm{nH} / \mathrm{in}$. of inductance. The current-fall rate of the LT1070 switching-regula-
tor IC's (Linear Technology Corp, Milpitas, CA) power switch is $10^{8} \mathrm{~A} / \mathrm{sec}$. This rate generates a voltage of
$\left(10^{8}\right)\left(30 \times 10^{-9}\right)=3 \mathrm{~V} / \mathrm{in}$. in the stray wiring. Keep the diode, capacitor, and ground and switch lead lengths short.


Fig A-Shown here are typical current and voltage waveforms for three common diode types (a) ( $V_{I N}=10 \mathrm{~V}, V_{\text {out }}=20 \mathrm{~V}, 2 \mathrm{~A}$ ). Long reverse-recovery times can cause significant additional heating in the diode or the power switch. The graphs of the diodes' turn-on spikes (b) emphasize the need for fast turn-on characteristics in applications that push the limits of switch-voltage ratings.

Power-switching parasitics can allow excessive transient voltages to appear in unexpected places.
the thermistor limits turn-on in-rush current. Start-up and soft-start circuitry are similar to that of Fig 1's, with some changes necessitated by the higher input voltage. The $220-\mathrm{k} \Omega / 1.24-\mathrm{k} \Omega$ divider prevents erratic operation at extremely low ac-line voltages ( 70 V ac); at such levels, the divider forces the LT1071's feedback pin to a low state, shutting down the circuit.

The high input voltage, typically 160 V dc, means that the LT1071's internal current limit is set too high to protect the regulator if the circuit's output gets shorted. $Q_{6}$ and associated components provide about 2 amps of current limiting. The LT1071's ground-pin current doesn't go directly to ground; instead, it flows through the $0.3 \Omega$ resistor, turning on $Q_{6}$ if current is too
high. The $22-\mathrm{k} \Omega / 50-\mathrm{pF}$ RC network filters noise, preventing erratic $Q_{6}$ operation.
$Q_{5}$, a power MOSFET, is in a cascode configuration with the LT1071 to withstand the necessary highvoltage switching. $Q_{5}$ has a 500 V voltage-breakdown rating. The switch circuit is similar to that of the one in Fig 1. The $50 \Omega$ resistor in the gate circuit combines with the gate capacitance to slow Q's's $^{\text {s }}$ transitions slightly, thus reducing high-frequency harmonics. Reducing the harmonics eases layout considerations. The transformer's damper network is borrowed from Fig 1; only the component values are refigured.
The $\mathrm{IC}_{1} /$ optoisolator feedback loop preserves the transformer's galvanic isolation and is also similar to


Fig 3-This switching supply operates directly from the 115 V ac line. Off-line operation is desirable because it obviates the need for large, inefficient $60-\mathrm{Hz}$ magnetic components and filter capacitors.

# Let us build 

## your first

## PCB Prototype.

## FREE.

That's right, and up to five copies. An exclusive offer from the industry leader.

Who qualifies? Anyone. Anyone, that is, who places an order for our PCB WorkSystem",' the complete printed circuit board development system that takes you from schematic capture through physical layout. We'll also give you free help from a qualified Tektronix Design Center. It's the kind of support you've come to expect from Tektronix.

It's all part of Tektronix Aided Engineering, an integrated software approach addressing each area of your product development cycle.

So use the handy coupon or call us today at 800-TEK-WIDE, ext. 1594, to get all the details on your free PCB prototype manufactured at our class "A" MRP certified plant in Forest Grove, Oregon. Hurry, this offer can't last forever.
*Place an order for our PCB
Wlace an order for our PCB December 18, 1987, and we will provide you with facilities, computers and consulting support to help you develop an approved printed circuit board design before you accept delivery of the WorkSystem. Up to 5 copies of your tirst unstuffed board will be manufactured. Subsequent board do not have to be manufactured at our PCB facility. All board designs must have prior Tektronix approval and there will be a per day fee for cancelled purchase orders.

Yes. I want a Free PCB Prototype. Send more information.

[^9]
## Title

Company

## Address

Phone
Tektronix/CAE Systems Division, P.O. Box 4600, MS 94/520, Beaverton, OR 97076. Or call 800/TEK-WIDE ext. 1594.

Off-line operation is desirable because it eliminates large, beavy, and inefficient $60-\mathrm{Hz}$ magnetic components and filter capacitors.
that of the one in $\mathbf{F i g}$ 1. Compensation values for $\mathrm{IC}_{1}$ and the LT1071 are different, reflecting this circuit's different gain-phase characteristics.

## Checklist will help

In conclusion, no matter whether you need to design a simple switching supply like those delineated in Part 1 or an isolated one like the supplies described here, your design will proceed more smoothly if you remember the following advice.

- Always consider inductive flyback effects. Are semiconductor-breakdown ratings adequate to withstand them? Will you need a snubber (damper) network? Consider all possible voltages and current paths, including the transient ones via semiconductor-junction capacitances.
- Account for all of the capacitors' operating conditions. Voltage ratings are the most obvious consideration, but remember to plan for the effects of ESR and inductance. These specifications can have a significant impact on circuit performance. In particular, an output capacitor with high ESR can make loop compensation difficult.
- Keep in mind that layout is vital. Don't mix signal, frequency compensation, and feedback returns with high-current returns. Arrange the grounding scheme to achieve the best compromise between ac and dc performance. In many cases, a ground plane may help. Account for the possible effects of stray inductor-generated flux on other components, and plan your layout accordingly.
- Analyze the semiconductor-breakdown ratings thoroughly, and allow for all conditions. Transient events usually cause the most trouble because they introduce stresses that are often hard to predict. Watch for the effects of feedthrough via semiconductor-junction capacitances. Such capacitances can permit excessive voltages for brief intervals at what is nominally a low-voltage node. Carefully study the breakdown, current-capacity, and switching-speed ratings on the data sheets. Ask yourself if the test conditions match your application; if you have any doubts, consult the manufacturer.
- Don't forget that the most common problem area with switching-supply designs is the inductor or transformer and that the most common difficulty involves saturation. Saturation can often result in destructive failures. An inductor or transformer becomes saturated when it can't hold any more


Fig 4-Using this test setup, you can observe the effects of saturation. The pulse generator drives $Q_{1}$, forcing current into the inductor. The diode/RC combination forms a typical load.


Fig 5-The voltage at $Q_{1}$ 's collector in Fig 4 falls when it turns on. (Trace $A$ is the pulse-generator output, and trace B is Q,'s collector.) Trace C, the inductor current, ramps up in a controlled fashion. When $Q_{1}$ goes off, the current falls and the inductor rings off.


## Cut design cycles down to

size. Compared with alternative solutions, Xicor 256K E2PROMs reduce design complexity and simplify interface tasks. They're fullfeatured, 5 V only nonvolatile devices, ideal for applications where field reprogrammability and ease of use are critical. In convenient, byte-wide 32 K organizations, these parts deliver effective byte write times of $78 \mu \mathrm{sec}$, in 64 -byte page mode operation. In addition, DATA Polling or Toggle Bit schemes can be used to detect the early completion of a write cycle.

## Safeguard data infegrity

 with Software Data Protection. To prevent inadvertent writing to the device during power-up, powerdown or any unexpected condition, Xicor's 256K E2PROMs include Soffware Data Protection - pioneered by Xicor. This JEDEC-approved feature eliminates the need for external hardware protection.
## Back your designs with

 Xicor. Our CMOS and NMOS E2PROMs score extra points for design freedom, too. They're volume-manufactured in JEDECapproved 28 -pin DIPs, and 32 lead LCC or PLCC configurations for surface mounting. Plus they come in commercial, industrial and military temperature ranges. And we back them with onsite technical design support.So if you're adding up the price and performance of 256 K E2PROMs, check with Xicor. We're the only supplier who can help you settle the score - in both CMOS and NMOS. Call (408) 432-8888 today, or write: Xicor, Inc., 851 Buckeye Court, Milpitas, CA 95035.


MAKES IT MEMORABLE

Layout is vital. Don't mix signal, frequen-cy-compensation, and feedback returns with bigh-curvent returns.


Fig 6-Compared with Fig 5, this scope photo shows a longer drive pulse, allowing more inductor current buildup. The current-ramp waveform is clean and controlled, meaning that the inductor has enough capacity.


Fig 7-Longer drive pulses engender some unpleasant results. The inductor current changes from the linear ramp shape of Fig 6 to a nonlinear slope. This curve shows rapidly increasing current, which indicates that the inductor is reaching saturation.
magnetic flux. As it arrives at saturation, it begins to look more resistive and less inductive. Under these conditions, only its dc copper resistance and the source's capacity limit the current flow.
Taking a look at the test circuit in Fig 4 will help to illustrate the importance of the previous advice. The pulse generator drives $Q_{1}$, forcing current into the inductor. The diode/RC combination forms a typical load. In Fig 5, the voltage at $\mathrm{Q}_{1}$ 's collector falls when it turns on (trace A is the pulse-generator output, and trace B is $\mathrm{Q}_{1}$ 's collector). Trace C, the inductor current, ramps up in a controlled fashion. When $Q_{1}$ goes off, the current falls and the inductor rings off.
In Fig 6, the drive pulse is longer, allowing more inductor-current buildup. This buildup requires that the inductor store more magnetic flux, but the ramp waveform is clean and controlled, indicating that the inductor has the necessary capacity.
Fig 7 shows some unpleasant surprises. The drive pulse is longer still, and the inductor current departs from its linear ramp shape and changes to a nonlinear slope. The nonlinear behavior starts between the third and fourth vertical divisions, and the curve shows rapidly increasing current. The inductor is becoming saturated. If the pulse width increases much more, the current will rise to a destructive level. You should be aware that some inductors saturate much more abruptly than this one.

## Reference

1. Williams, Jim, "Regulator IC speeds design of switching power supplies," EDN, November 12, 1987, pg 193.

## Author's biography

Jim Williams, staff scientist at Linear Technology Corp (Milpitas, CA), specializes in analog-circuit and instrumentation design. He has served in similar capacities at National Semiconductor Corp, Arthur D Little Inc, and the Instrumentation Development Lab at MIT. A former student of psychology at Wayne State University,
 Jim enjoys tennis, art, and collecting antique scientific instruments.

Article Interest Quotient (Circle One)
High 494 Medium 495 Low 496

# A COMPLETE SOLUTION TO YOUR INDUCTOSYN CONVERSION NEEDS 



## INDUCTOSYN TO DIGITAL CONVERSION SYSTEM

DDC's Inductosyn-to-digital converter (Model IDC-14542/44), dual matched Inductosyn preamplifier (Model IPA-15805), and quadrature power oscillator (Model OSC-15801) are all that is needed to utilize your Inductosyn in a digital system.

The IDC-14542 and IDC-14544 are high quality Inductosyn or resolver-to-digital converters whose custom monolithic chip design enables them to be packaged in a 36-pin hermetically sealed DDIP. Available in 12 or 14-bit resolutions, they have accuracies to $\pm 5.3$ minutes. The operating frequency range is 600 Hz to 11 kHz for 14 -bit units and 360 Hz to 22 kHz for $12-$ bit units. Inputs are transient protected. Digital outputs include count, major carry, and direction for pitch counting. An inhibit input and three-state output enable lines facilitate easy microprocessor interfacing. The use of a unique
control transformer algorithm yields highly accurate jitter-free data.

IPA-15805 is a dual channel Inductosyn preamplifier that amplifies the low level output of an Inductosyn to provide the drive needed for an Inductosyn-to-digital converter. Packaged in a small, 18 -pin hermetically sealed DDIP, the IPA-15805 is a high gain, matched gain and phase hybrid that can be used as is without trimming, or it can be trimmed externally in both gain and phase for higher accuracy. Close matching of internal gain resistors assures high common mode and noise rejection capability with high differential and common mode input impedance.

Also packaged in an 18-pin DDIP, the OSC-15801 is a quadrature power oscillator with two outputs $90^{\circ}$ out of phase. These outputs provide both the reference and quadrature signals simultaneously
for Inductosyn applications. With the use of two capacitors, the oscillator's outputs are pin-programmable in frequency from 20 kHz to 400 Hz . The reference output voltage is 8.8 Vrms at 20 kHz and can be scaled down with a single resistor.

All three of these units are available to MIL-STD-883 Rev. C and to the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. For more detailed information call Bill Cullum, DDC Manager of Applications Engineering. The toll-free number (outside New York State) is 800-DDC-1772.

[^10]

## ILC DATA DEVICE CORPORATION

HEADQUARTERS AND MAIN PLANT: ILC Data Device Corporation, 105 Wilbur Place, Bohemia, N.Y. 11716, 516-567-5600 TLX: (310) 685-2203, FAX: 516-567-7358 WEST COAST (CALIF.): WOODLAND HILLS, (818) 992-1772, TWX: 910-499-2674; SANTA CLARA, (408) 244-0831, TLX: 172775; HUNTINGTON BEACH, (714) 840-5723

## Suppress those



## nasty little surges.

## With Surgector" and GE-MOV ${ }^{*}$ surge suppressors.



Now, whether you're designing small consumer products, industrial controls, high-rel military and aerospace systems, or anything in between, we have a surge protection solution for you. Because if one of our GE-MOV varistors isn't exactly right for the job, then one of our Surgectors probably will be.

## Leader in Varistors.

We have the broadest line of varistors in the industry, with a range from 5 V to 3500 V , including the highest-energy MOV's in the industry (up to 70,000 peak amps and 10,000 joules).

They're widely used for incoming ac line protection in power supplies, clamping circuits and low voltage supply protection.


They're available in a variety of packages, including axial leaded, radial leaded, leadless surface mount, high-energy modules and connector-pin configurations. And they're all available for fast delivery.

## Inventor of Surgector devices.

Surgector devices respond rapidly and handle a lot of energy. So they're ideal for protecting
sensitive or expensive components from lightning strikes, load changes, switching transients, commutation spikes, electro-static discharge and line crosses.

## How they work.

Surgector devices combine a zener diode and an SCR into one reliable, cost-effective device.


At low voltages, the Surgector is "off," representing high forward impedance (only 50 nA leakage current). The instant clamping voltage is exceeded, the Surgector turns "on" and the zener immediately starts conducting. Within nanoseconds, the SCR turns on to handle heavy currents. Destructive surges are shunted to ground.

Once the surge passes, the device makes a fast transition back to the "off" state. You can choose from two-terminal, three-terminal or bi-directional devices.

## We'll help you decide.

To determine which of these powerful technologies is best for you, plug into our applications hotline and let our experts help you decide.

For more information, call toll-free 800-443-7364, extension 21. Or contact your local GE Solid State sales office or distributor.

## SCANBESS MAZCHASSIS: I'S A WRAP FOR YOUR VME PRODEC.



## Use of transimpedance amplifiers minimizes design tradeoffs


#### Abstract

Transimpedance amplifiers, unlike standard voltage-input designs, maintain constant bandwidth regardless of the gain setting. You can use these amplifiers in video-speed and RF circuitry without having to decrease the gain at high frequencies, while maintaining good dc performance and low power consumption.


## Alan Hansford, Analog Devices Inc

In video-speed and RF applications ranging from buffers for flash A/D converters to ultrahigh-speed sample/ hold amplifiers, you can use the transimpedance ampli-fier-a special type of operational amplifier-to enhance circuit performance. Transimpedance amplifiers offer several performance benefits over standard voltage-input amplifiers (see box, "Compare amplifier configurations").
The transimpedance amplifier's primary benefit is that its bandwidth is relatively independent of gain. For example, a hybrid transimpedance amplifier with a unity-gain bandwidth of 100 MHz will have a $95-\mathrm{MHz}$ bandwidth at a gain of 10 and a $75-\mathrm{MHz}$ bandwidth at a gain of 20. A monolithic transimpedance amplifier can deliver a $40-\mathrm{MHz}$ unity-gain bandwidth and still maintain a $30-\mathrm{MHz}$ bandwidth at a gain as high as 30 .

Small-signal bandwidths in excess of 40 MHz usually exact great dc-performance sacrifices in an amplifier. Many high-speed applications, however, still require low offset voltages, drift, and low power consumption. Such applications are made to order for transimpedance amplifiers: The AD9610 hybrid transimpedance amplifier, for example, specs a $\pm 0.3-\mathrm{mV}$ offset voltage, 5 $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ offset voltage drift, and $630-\mathrm{mW}$ typ power dissipation (see box, "Inside a transimpedance amplifier").

## Improving pulse-repeater performance

You can take advantage of transimpedance amplifiers in some specific circuit designs, such as pulse repeaters, fast flash converters, ultrafast S/H amplifiers, and subranging A/D converters. Fig 1 shows how you can use a transimpedance amplifier in a pulse-repeater design.

Large values of distributed capacitance develop signal losses in long cable runs inside systems. By placing a pulse repeater at appropriate intervals along the cable, you can recover a distorted signal and retransmit it at near-original quality. In contrast, simple analog amplification would amplify the cumulative distortion effects along with the original signal.

In the pulse-repeater circuit illustrated in Fig 1a, the noninverting stage of the transimpedance amplifier ( $\mathrm{IC}_{2}$ ) makes use of high gain and output limiting to create a square-wave output pulse, regardless of the shape of the input signal. When you configure $\mathrm{IC}_{2}$ for a gain of 10 , you'd normally expect low-level input signals

The transimpedance amplifier's primary benefit is that its bandwidth is relatively independent of gain.
to drive the output to full scale (either plus or minus). In this circuit, however, the output never reaches full scale, because two parallel diode strings are connected between ground and the output of $\mathrm{IC}_{2}$. The diode strings limit feedback current when the transimpedance amplifier's output exceeds the forward-conduction voltage.

The $66 \Omega$ feedforward resistor also limits feedback current and prevents oscillation. The $1700-\mathrm{pF}$ capacitor helps to stabilize the output waveform at the threshold's clipping level. The polarity of the input signal determines which of the two suggested divider networks you should use. The positive feedback through $\mathrm{R}_{\mathrm{F}}$ and R provides a small amount of hysteresis to


Fig 1-This pulse repeater recovers and retransmits a distorted signal at nearly its original quality. You can configure the pulse repeater for noninverting (a) or inverting (b) operation.
improve noise immunity and eliminate false switching.
The output of $\mathrm{IC}_{1}$ determines precise switching levels by providing $\mathrm{IC}_{2}$ with a low-impedance reference-voltage source. You should adjust the switching levels so that the pulse duration equals that of the original transmitted pulse.

You can also configure this circuit to operate in an inverting mode (Fig 1b). This pulse repeater operates as the noninverting circuit does, except for one differ-ence-the positive and negative clipping points equal the forward bias voltage of the diode strings. As in Fig 1a's circuit, in Fig 1b the clipping levels are still related to stage gain, and the hysteresis and switch-point settings are the same as before.

Transimpedance amplifiers can also benefit high-
speed, flash A/D-converter designs, which require in-put-buffer amplifiers that have high bandwidths and can drive large capacitances. Most monolithic amplifiers, in contrast, run out of usable bandwidth at about 50 MHz and can supply output currents of only 10 mA .

The overall performance of a high-speed conversion circuit depends on how well you match the input signal level to the input range of the A/D converter. Most flash converters operate over the 0 to 2 V analog input range. Normally, you can use a standard gain stage for lowlevel input signals. However, when the input signal is greater than the A/D converter's input range, you should use the circuit shown in Fig 2. In that circuit, the transimpedance amplifier $\left(\mathrm{IC}_{1}\right)$ provides attenuation and sufficient output current to drive a $150-\mathrm{MHz}$ flash


Fig 2-The overall performance of high-speed conversion circuitry, such as the flash $A / D$ converter shown here, depends on how well you match the input signal level to the input range of the $A / D$ converter. A hybrid transimpedance amplifier can readily provide the fast slew rates and high current required by a flash converter's capacitive input.

By using a 2-stage approach, you can build an S/H amplifier that has a fast acquisition time and long-term stability.

A/D converter $\left(\mathrm{IC}_{2}\right)$ that has an input capacitance of 17 pF . Although $\mathrm{IC}_{2}$ has a $150-\mathrm{MHz}$ encode rate, its small-signal analog bandwidth is 115 MHz , which is well within the speed range of the AD9610 transimpedance amplifier.
You select the value of the components in the voltagereduction network ( $\mathrm{R}_{\mathrm{X}}, \mathrm{R}_{\mathrm{Y}}$, and $\mathrm{R}_{1}$ ) to match the input signal level (which may be as high as $\pm 10 \mathrm{~V}$ ) to the 0 to 2 V input level of the flash $\mathrm{A} / \mathrm{D}$ converter. This component matching is a simple process because the AD9610 is unity-gain stable.

You'll also need to consider some other factors when designing this circuit. For example, you'll need a sub-
stantial ground plane under $\mathrm{IC}_{2}$, and you must pay extra attention to the three reference inputs ( $+\mathrm{V}_{\text {REF }}$, $\mathrm{REF}_{\text {MID }}$, and $-\mathrm{V}_{\mathrm{REF}}$ ). The $+\mathrm{V}_{\text {REF }}$ and $-\mathrm{V}_{\mathrm{REF}}$ inputs require a low-impedance driving source. You can improve the converter's 1-LSB integral nonlinearity by adjusting the ladder midpoint, $\mathrm{REF}_{\text {MID }}$. The reference circuit consists of a low-cost amplifier ( $\mathrm{IC}_{3}$ ), transistor $Q_{1}$, and a few resistors.
The flash A/D converter $\left(\mathrm{IC}_{2}\right)$ has a differential encode signal that requires a drive signal for both the Encode and the Encode pins. $\mathrm{IC}_{4}$ is a high-speed ECL comparator with differential inputs and complementary outputs. The Data and Overflow outputs can supply

## Compare amplifier configurations

The primary difference between standard voltageinput amplifiers and transimpedance amplifiers is that voltage-input amplifiers experience voltage feedback and transimpedance amplifiers have current feedback. In voltage-input amplifiers, internal parasities limit the amplifiers' upper performance level at high frequencies, and you can do little to overcome these effects. The voltage feedback also limits voltage-input amplifiers' bandwidth.

You can see the voltage-input amplifier's band-width-limitation problem by looking at a voltagefeedback amplifier configured for noninverting op-


Fig A-A problem in voltage-input amplifiers (a) is that bandwidth roll-off occurs as the closed-loop gain increases (b).
eration (Fig Aa). The circuit's operation is described by an equation that sums the currents at the inverting input and defines the relationship between the input voltages and output voltage:

$$
V_{\text {OUT }}=A\left(V_{A}-V_{B}\right) ; \frac{V_{B}}{R_{1}}+\frac{V_{B}-V_{\text {OUT }}}{R_{F}}=0,
$$

where $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{A}} \approx \mathrm{V}_{\mathrm{B}}$. After some rearranging and manipulation, these equations reduce to

$$
\frac{V_{\text {out }}}{V_{I N}}=\frac{A}{1+A \frac{R_{1}}{R_{F}+R_{1}}}=\frac{\frac{R_{F}+R_{I}}{R_{I}}}{\left(\frac{R_{F}+R_{I}}{R_{I}}\right) \div A+1}
$$

When you remember that $\left(R_{F}+R_{1}\right) / R_{1}$ equals the closed-loop gain ( $\mathrm{A}_{\mathrm{vcL}}$ ), and the open-loop gain,

$$
A(W)=\frac{A_{0}}{1+\frac{W}{W_{0}}}
$$

is actually the frequency-dependent term, the equation expands to

$$
\begin{equation*}
\frac{V_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}=\frac{A_{\mathrm{VCL}}}{\frac{A_{\mathrm{VCL}}\left(1+\frac{W}{W_{0}}\right)}{A_{0}}+1} \tag{1}
\end{equation*}
$$

output currents ranging to 20 mA . All the output levels are ECL compatible, and you should use proper ECL terminations ( $100 \Omega$ resistors tied to -2 V ) to avoid ringing and reflection.

This circuit has one other unusual feature- $\mathrm{IC}_{2}$ has two $\mathrm{A}_{\text {IN }}$ pins. You must drive these two pins symmetrically with connections of equal length. Otherwise, aperture-delay errors may degrade the converter's performance at high frequencies.

## Optimize an $\mathrm{S} / \mathrm{H}$ amplifier for speed

You can use a 2-stage approach (Fig 3) to build an S/H amplifier that has both a fast acquisition time and
long-term stability. The first stage accepts the signal quickly and allows the system to move on to the next channel. When you optimize the S/H amplifier for speed, however, you'll degrade voltage-drift performance over time. To keep the circuit from drifting, you can place a second $\mathrm{S} / \mathrm{H}$ amplifier after the high-speed circuitry. The combined circuit will have both longterm output stability and an extremely short (10-nsec) acquisition time.

The performance of Fig 3's circuit depends on the Schottky-diode ring, which is controlled by the switching network's forward or reverse biases. The circuit provides forward and reverse biasing by using the pulse

If $\mathrm{A}_{0}$ (the dc open-loop gain) is large in comparison with $\mathrm{A}_{\mathrm{VCL}}$ (the closed-loop gain), the closedloop gain dominates the response of the gain stage. As the frequency ( $\omega$ ) approaches the closed-loop gain-break frequency $\left(\omega_{0}\right)$, the denominator begins to increase, causing a proportional decrease in gain (Fig Ab).

The key point here is that, in $\mathbf{E q}$ 1, the frequen-cy-dependent term is multiplied in the denominator by the closed-loop gain. As the closed-loop gain increases, so does the frequency-dependent error. This gain-bandwidth product implies that for a sin-


Fig B-In transimpedance amplifiers (a), bandwidth is independent of closed-loop gain values (b).
gle-pole roll-off ( 20 dB /decade), you obtain a constant when you multiply the closed-loop gain by the bandwidth.

In contrast, the output voltage of a transimpedance amplifier (Fig Ba) is a function of the current entering the inverting input-a low-impedance point. The relationships shown in Fig B are summarized by the equation
$I+\frac{V_{B}-V_{\text {OUT }}}{R_{F}}+\frac{V_{B}-0}{R_{I}}=0 ; V_{\text {OUT }}=-A I$,
where $V_{I N}=V_{A} \approx V_{B}$.
When you assume that the transimpedance openloop gain is frequency dependent and note that $R_{F}+R_{I} / R_{I}$ is the closed-loop gain, you obtain

$$
\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}=\frac{\mathrm{A}_{\mathrm{VCL}}}{\frac{\mathrm{R}_{\mathrm{F}}\left(1+\frac{W}{W_{0}}\right)}{\mathrm{A}_{0}}+1}
$$

Although this result closely parallels that obtained with the voltage-input amplifier, the fre-quency-dependent term has one important differ-ence-you multiply the transimpedance roll-off by the value of the feedback resistor rather than by the closed-loop gain. Therefore, a transimpedance amplifier's bandwidth is constant for a constant feedback resistor-you can vary gain with little or no degradation in bandwidth (Fig Bb). Once you optimize the design for a given feedback resistor, the bandwidth will remain essentially unchanged.

The overall performance of a high-speed conversion circuit depends on how well you match the input signal level to the input range of the $A / D$ converter.
transformer to overcome the static voltage potential of the two voltage sources. When the ring is forward biased, the circuit is in the track mode, and the input signal will charge the hold capacitor. When the ring is
reverse biased and the diodes are off, the circuit switches to the hold mode and disconnects the input signals from the capacitor.

Amplifier $\mathrm{IC}_{1}$ provides high-speed buffering to drive

## Inside a transimpedance amplifier

The AD9610 is a transimpedance amplifier that has both inverting and noninverting input terminals as well as a low-impedance output stage. The current flowing in or out of the inverting input controls the output voltage. Split power-supply feeds power the input section and the output stage separately. In addition to the usual amplifier connections, the AD9610 package provides two external bias points to accommodate external decoupling needs. Two grounding pins, internally connected via the case, provide some inherent shielding.

The block diagram in Fig A is a conceptual model of the AD9610. Among the amplifier's key features are the buffered, high-impedance, noninverting terminal and the low-impedance $(20 \Omega)$ inverting input terminal. Any signal current in the inverting terminal leg will flow through the $20 \Omega$ impedance. The voltage created across the input impedance drives the ideal-amplifier stage that follows, resulting in a current-to-voltage output conversion.

As is the case with any real amplifier, the AD9610 does not have ideal input characteristics. Its offset-voltage and offset-current specs are $\pm 0.3 \mathrm{mV}$ and 5 $\mu \mathrm{A}$, respectively, and its noninverting bias-current drift is $\pm 30$ $\mu \mathrm{A}$. The voltage and current sources shown in Fig A account for the offset voltage and cur-
rent. The offset error is an output error in the noninverting-in-put-terminal buffer. The current source attached to the inverting terminal models the input bias current (bias currents flow in both input terminals, but the bias current in the inverting input is the most important).

The AD9610 also has an integral $1500 \Omega$ feedback resistor. This resistor partly controls the effects of any parasitic-body capacitance and lead inductance associated with discrete feedback components. In contrast, the $1-\mathrm{pF}$ parasitic-body capacitance of an external $1500 \Omega$ feedback resistor would limit an amplifier's bandwidth to 100 MHz max.

The AD9610's power-supply
feeds are split, so the output transistors have separate connections. This scheme allows you to use external resistors to limit output swing and current (the amplifier has a $\pm 50-\mathrm{mA}$ typ drive capability).

The noninverting input provides a voltage reference for the input stage. Unlike the inverting input, the noninverting terminal is a high-impedance node; therefore, you should drive it from a low-impedance source to minimize any unbalancing effects it might have on the inverting side. (A ground connection is an excellent low-impedance reference point.) Typically, invertinggain configurations have less overshoot than do noninverting configurations.


Fig A-The buffered, high-impedance, noninverting terminal and the low-impedance, inverting input terminal are key features of this transimpedance amplifier.


# 7 REASONS WHY... 

## BICC-VERO MAKES THE BEST VME BACKPLANES

You've already invested quality time and budget in building the very best VME computer system for your application.

Now, interconnect your components with the very best backplane. Select from the full range of sizes and configurations offered by BICC-VERO.

BICC-VERO supports their VME Backplanes with a full line of card frames, enclosures, and connectors. Ask for the details.


Call us or your BICC-VERO Distributor for complete information.

## VERO <br> BICC ELECTRONICS

BICC-VERO ELECTRONICS, INC.
1000 Sherman Avenue
Hamden, CT 06514
(203) 288-8001 TWX: 510-227-8890

Parasitic capacitances within a voltage-input amplifier limit the performance level at high frequencies no matter what you do.
a traditional $\mathrm{S} / \mathrm{H}$ amplifier $\left(\mathrm{IC}_{2}\right)$. Because it has a low value, the hold capacitor preserves the acquisition speed. However, the hold voltage does drift somewhat because of the effects of leakage current. You can minimize the leakage current by using a FET buffering stage to isolate the hold capacitor from the rest of the circuit. The high bandwidth and input impedance of the circuit make it ideal for ultrahigh-speed sampling applications.

A 2-stage approach can also improve the performance
of an $A / D$ converter. By using a high-speed, flash $A / D$ converter and subranging architecture, you can design a 12 -bit A/D converter with submicrosecond conversion speeds (Fig 4). The circuit in Fig 4 converts an analog input in two steps. First, a 7 -bit flash A/D converter directly converts the input signal. This 7 -bit signal is then loaded into a high-speed, 7-bit, 12 -bit-accurate D/A converter. Next, a difference amplifier $\left(\mathrm{IC}_{1}\right)$ subtracts the D/A converter's output from the analog input. For the second conversion, the resulting error


Fig 3-Fast acquisition time and low droop are key features of this sample/hold-amplifier circuit. The circuit uses a 2-stage approach, employing a transimpedance amplifier for the input stage.


Fig 4-To build a 12-bit A/D converter with submicrosecond conversion speeds, you'll have to use a 2-stage approach that employs a high-speed flash $A / D$ converter and a subranging architecture.

## 40-220 WATT POWER SUPPLIES ARE NOW EASY TO SELECT...

Simply find the output configuration you need. And call. It's that EASY.
WATTS MAIN CH2 CH3 CH 4 MODEL No. TYPE


## EASY TO QUALIFY

- UL, CSA, IEC 380/VDE 0806
- Replaceable internal fuse
- Full output to $50^{\circ} \mathrm{C}$
- FCC 20780 \& VDE 0871 level A
- 115/230 VAC selectable input
- Full power convection cooled


## IT'S EASY TO SEPARATE VENDORS.

 Just read on.TALK TECHNICAL. Get answers to your technical questions. Today. Talk to one of our Technical Sales Engineerslocated near you. Or call a member of our 40-220W Technical Staff. Who else offers such technical service?!
DELIVERY. we have a
National Sales Organization and a nationwide Distribution Network to get your unit in your hands-quickly.

TEST DATA. computer generated Test Data - furnished with every unit. The power supplies we ship you do work. You know it. We know it. The Test Data verifies it.
QUALITY. Everyone claims it. acdc electronics proves it with the industry's highest customer acceptance rate for over 30 years.


HARD to find a 40-220W power supply that works? Not any more. The 40-220 power supply you need is on the shelf. Tested. Ready for shipment. Certain to pass qualification. And priced competitively. Just call 619/439-4200.
How HARD is that?


## acits 

401 Jones Road, Oceanside, CA 92054.
TEL: 619/757-1880. TLX: 350227. FAX: 619/439-4243


## A Whole New Idea In VMEbus CPUs!

Start with a fast, real-time VMEbus CPU and add on what you need: VSB, SCSI, graphics, extra serial ports, custom I/O, or even expand into the next slot over your private bus.
Solutions just drop into place with the V68/32's expansion capability!

* 68020 processor.
* Full 32-bit master/slave VMEbus interface.
* 12.5, 16.0, 20.0 MHz with no wait states, 25.0 MHz with 1 wait state.
* Optional 68881/68882 co-processor.
* 1 Mb multiport DRAM with parity.
* 32 Kb to 512 Kb EPROM with 32 bit wide access.
* Sophisticated mail box communications.
* Two RS-232C serial ports.
* 16-bit counter/timer. And many more features! For fast information call: 800-426-2876 602-792-0969
incorporated
2430 N. Huachuca Dr. Tucson, AZ 85745
voltage is applied to a high-speed transimpedance amplifer $\left(\mathrm{IC}_{2}\right)$, which amplifies the signal by a gain of 32 . The converter digitizes the amplified signal to obtain the five LSBs.
The settling time of the $\mathrm{D} / \mathrm{A}$ converter and the amplifiers proves to be the speed-limiting factor in this type of converter. The difference amplifier in the circuit settles to within 0.5 LSB (of 7 bits) in less than 40 nsec (when the gain is -2 ). If you use a high-speed dielectrically isolated op amp instead of the complementary junction-isolated op amp (the AD842) shown in the circuit, long settling times could degrade the circuit's performance.
Although the error amplifier must have a higher gain than the difference amplifier does, both must have similar settling times. Therefore, a transimpedance amplifier is the best choice in this subranging design. $\mathrm{IC}_{2}$, a monolithic transimpedance amplifier configured for a gain of 32 , settles to 0.5 LSB in less than 100 nsec . The resistor values for the amplifier determine the bandwidth as well as the gain.
You can avoid saturation problems in Fig 4's circuit by switching $\mathrm{IC}_{2}$ 's input to ground during the first phase of the conversion. You can also avoid saturation problems by using low-capacitance Schottky diodes to clamp the high-impedance node (compensation pin) to the limiting voltages. Internally, a voltage follower lies in the path from the compensation pin to the output. Limiting the swing on the compensation pin, therefore, restricts the output swing and prevents saturation.


## Author's biography

Alan W Hansford is a marketing engineer at the Computer Labs Div of Ana$\log$ Devices (Greensboro, NC). In this position, he plans new products and provides market support. Alan has been with the company two years; he was previously employed at Harris Semiconductor. He holds a BSEE from the University of Virginia. His
 spare-time interests include architecture, furniture building, and competitive cycling.

Article Interest Quotient (Circle One) High 488 Medium 489 Low 490


## TOSHIBA CMOS










# Identical fit, form and function to the NMOS 2-80 you know and love. Why wait to upgrade? 

Identical twins. The only way you can tell them apart is that Toshiba's CMOS Z-80 takes less power, runs cooler, extends reliability and expands the temperature operating range. And, it's second sourced.

Our cmos Z-80 MPU and peripherals are interchangeable with the NMOS Z-80 family you've been using. 4 megahertz. Pinout compatible. Hardware compatible. Software compatible.

So there's no reason to wait to upgrade. Let us start delivering your CMOS Z-80s now, while you are completing the rest of your system design.

## TOSHIBA IS MPU POWER

Of course, the cMOS Z-80 is only one of Toshiba's extensive
line of MPUs. From 4-bit cmos and NMOS MICROS - of which we are the second largest manufacturer in the world - to our line of 8 -bit devices, including СмOS and NMOS 8048 and 8049 , as well as the popular 8085 family.

Toshiba is the power in MPUs, and one of the reasons is Toshiba's proven volume production capability. Capability that assures you of the product you need - when you need it.

So when you are designing in a $Z-80$, talk with the people with cmos Z-80 power. Talk with Toshiba.

| 8-BIT MICROPROCESSOR - CMOS Z-80 FAMILY |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Device | Description | Technology | Operating Current at $\mathbf{4} \mathbf{M H z}$ | Power- <br> Down <br> Current |
| TMPZ84C00 | 4MHz Z80A CPU | CMOS | 15 mA | $<10 \mu \mathrm{~A}$ |
| TMPZ84C30 | CTC: Counter/Timer Circuit | CMOS | 3 mA | $<10 \mu \mathrm{~A}$ |
| TMPZ84C20 | PIO: Parallel Input/Output Controller | CMOS | 2 mA | $<10 \mu \mathrm{~A}$ |
| T6497 | Clock Generator/Controller | CMOS | 2 mA |  |
| TMPZ84C40 | SIO: Serial Input/Output Controller | CMOS | 25 mA | $<10 \mu \mathrm{~A}$ |
| TMPZ84C10 | DMA: Direct Memory Access Controller | CMOS | 25 mA | $<10 \mu \mathrm{~A}$ |

TOSHIBA. THE POWER IN MPUs.
TOSHIBA AMERICA, INC.

[^11]
# From the company that truly knows both military and VME 

It took a company that knows both VME and military specifications to design and build the first fully militarized VMEbus boards. . . Plessey Microsystems. Only Plessey offers the totally VME-compatible PMV 68 family of modules for military environments. Processor boards. RAM, EPROM and EEPROM boards. Bubble memory. Even a board for interfacing the VME bus with the 1553B bus. Plus custom Mil VME capabilities.

## Full Mil Compliance

Each Plessey military VME board features MIL-STD-883C level B components to meet MIL-E-5400 (airborne), MIL-E-16400 (naval), MIL-E-4158 (ground mobile) and MIL-STD-810 (environmental) specifications. Other features include a
bonded aluminum thermal management layer, custom devices and extensive BITE facilities.

## Complete ATR Systems Packaging

 PMV 68 boards can be furnished separately or assembled into rugged, custom-configured ATR boxes.Plessey also offers a full range of commercial VME boards, software and development systems for immediate system development.

## From the One and Only Source for True Mil-Spec VME

Just call or write for all the details from the one company that truly understands both VME and military applications Plessey Microsystems. The ultimate supplier for Mil Spec VME.

## Plessey

## Microsystems

## USA

One Blue Hill Plaza Pearl River, NY 10965 Tel: (914) 735-4661 TWX: (710) 541-1512
9 Parker
Irvine, CA 92718
Tel: (714) 472-2586
Suite 600
2000 E. Lamar Blud.
Arlington, TX 76006
Tel: (817) 261-9988

## FRANCE

BP 74.7-9 rue Denis Papin 78914 Trappes Cedex
Tel: (1) 30.51.49.52
Telex: 696441

## GERMANY

D-6090 Rüsselsheim Bahnhofstraße 38 Tel: (061 42)68004 Telex: 17614293

## UNITED KINGDOM

Water Lane, Towcester
Northants NN127JN
Tel: (0327) 50312
Telex: 31628

# Eliminate the guesswork in analog-switch error analysis 

As the accuracy and speed of data-acquisition systems increase, analog-switch errors can consume increasing portions of the error budget. However, you can employ several circuit-design techniques to minimize the effects of device limitations.

## Stephen Moore, Siliconix Inc

When you employ solid-state analog switches in highresolution, high-accuracy data-acquisition systems, you'll need to predict the effect of several types of switch imperfections: leakage current, for example, as well as on-resistance variations induced by signal voltage. Moreover, when designing fast systems, you'll have to take into account the throughput limits engendered by the switches' speed, injected charge, and break-before-make time; similarly, you'll need to determine the amount of high-frequency current that will flow through an open switch because of the switch's off-state capacitance.

Fortunately, you can do more than simply determine the detrimental effects of the analog switches. You can follow a few practical guidelines that will help minimize the effects of the switch limitations on system performance.

Regardless of its speed, a data-acquisition system must first meet its specified dc accuracy. Unless you can make the analog switches drive a high-impedance load, like the noninverting input of a follower, achieving the required de accuracy will require you to account for the voltage drop caused by current flowing through switch on-resistance. Further, you will have to consider the variations in on-resistance caused by changes in input voltage, in power-supply voltage, and in temperature. If a diligent search fails to turn up a switch whose on-resistance is low enough under the worst combination of conditions, you will probably have to limit the analog signal swing.

Keep in mind, though, that you don't want to limit the swing unnecessarily; doing so would require additional gain following the switches. That extra gain could in turn introduce drift, noise, and nonlinearity. Many switch data sheets don't make it easy for you to determine the largest acceptable signal swing. You need to know the maximum and minimum values of on-resistance you will encounter for any range of input voltages you specify, yet the device data sheet may obscure that information or fail to provide it at all. In particular, for switches optimized for speed, and for which the typical on-resistance is low, you are likely to find the variation large compared with the typical value-a fact that may only become apparent if you take the trouble to add up numbers extracted from several curves (Fig 1).

Changes in input voltage, in power supply voltage, and in temperature can cause variations in on-resistance.


Fig 1-The way in which an analog switch's on-resistance varies with signal voltage is strongly influenced by the device manufacturing process. Silicon-gate CMOS devices such as the DG403 (a) exhibit low but nonlinear variation with signal voltage. On-resistance variation in monolithic BiFET switches like the SW-01 (b) is small and linear. DMOS devices like the DG536 multiplexer (c) exhibit large, nonlinear variation.

Illustrating on-resistance's effects, Fig 2a shows a programmable-gain amplifier (PGA) in which the analog switches are in series with the gain-determining resistors. In this circuit, a front end for a $41 / 2$-digit or 15 -bit ADC, not only must you trim each gain resistor to compensate for the 0 V -input on-resistance of the switches, you also must know the maximum and minimum values of switch resistance to predict gain change with temperature and signal level. (Gain change with signal level is called nonlinearity.)
The switches you select for such applications should have closely controlled on-resistance, as, for example, Siliconix's DGP Series CMOS analog switches do. At $25^{\circ} \mathrm{C}$ and with a $\pm 15 \mathrm{~V}$ power supply, DGP devices' total on-resistance variation over the $\pm 5 \mathrm{~V}$ analog signal range is less than $5 \%$ of the maximum 0 V -input onresistance. In the circuit of Fig 2a, if you use gaindetermining resistors larger than $200 \mathrm{k} \Omega$, (that is, 20,000 times the DGP201A's $10 \Omega$ max on-resistance variation), nonlinearity introduced by the switches will be less than $\pm 1$ count out of the $\pm 20,000$-count fullscale range of the $4 \frac{1}{2}$-digit ADC.
Fig 2 b shows another version of the PGA. At the expense of using a larger number of precision resistors -albeit of lower values-than the circuit in Fig 2a, this configuration provides better linearity and gain stability by placing the switches where all that flows through them is the op amp's input bias current and the leakage of the off switches. This total current is so small that the effects of switch on-resistance variation may safely be ignored. The circuit of Fig 2c combines low parts count with insensitivity to switch on-resistance, but the price is steep; adjusting any one of the four programmable gains affects the other three.
Several semiconductor manufacturing processes are used to produce analog switches. Each process yields devices with a different combination of characteristics. Fig 1 compares typical analog-signal-induced on-resistance variation of switches produced by three different process technologies. Table 1 lists performance areas in which devices fabricated by several technologies excel, and it lists the sacrifices in performance that had to be made to optimize specific characteristics.
Unless your system has a large number of channels, at room temperature leakage of off switches is unlikely to affect accuracy very much. But as temperature increases, leakage effects can become significant-especially if you are making high-resolution or highimpedance measurements. Remember that except for surface effects, leakage of silicon doubles for every $10^{\circ} \mathrm{C}$ temperature rise.


Fig 2-One of three programmable-gain-amplifier variations (a) places analog-switch on-resistance in series with gain-determining resistors. A second version (b) has greater parts cost, but linearity is unaffected by switch on-resistance variation. Although seeming to combine the virtues of the first two circuits, a third (c) is not recommended, because adjustment of any of the programmable gains affects all of the others.

TABLE 1-SWITCH-TECHNOLOGY PERFORMANCE TRADEOFFS

| TECHNOLOGY | $\begin{gathered} \text { P/N } \\ \text { EXAMPLE } \end{gathered}$ | PERFORMANCE FEATURE FEATURE | DYNAMICPERFORMANCE TRADEOFF |
| :---: | :---: | :---: | :---: |
| N-CHANNEL JFET MULTICHIP | DG181 | LOW CROSS- <br> TALK ( -70 dB AT 10 MHz ) | LIMITED SIGNAL RANGE $(-7.5$ TO $+15 \mathrm{~V})$ |
| P-CHANNEL JFET BiFET | SW-01 | $\begin{array}{\|c\|} \hline \text { LOW CROSS- } \\ \text { TALK }(-50 \mathrm{~dB} \text { AT } \\ 10 \mathrm{MHz}) \\ \hline \end{array}$ | SLOW SWITCHING ( $400 \mathrm{nSEC}_{\mathrm{t}}^{\mathrm{ON}}$ ) |
| CMOS (44V) | DG201A | LOW CHARGE INJECTION (20 pC) | SLOW SWITCHING ( $600 \mathrm{nSEC} \mathrm{t}_{\mathrm{ON}}$ ) |
| $\begin{aligned} & \text { CMOS (SILICON } \\ & \text { GATE) } \end{aligned}$ | DG271 | HIGH SWITCHING SPEED ( $50 \mathrm{nSEC} \mathrm{t}_{\mathrm{ON}}$ $t_{\text {OFF }}$ ) | LIMITED BANDWIDTH |
| D/CMOS (MONOLITHIC) | DG536 | WIDE BANDWIDTH; LOW CROSSTALK ( -70 dB AT 40 MHz ) | LIMITED SIGNAL RANGE ( 0 to 7.5 V ) |

In a conventional multiplexer, like the one shown in Fig 3a, the leakage of all off switches flows through the one on switch and its signal source. At $25^{\circ} \mathrm{C}$, even with a 5 -k $\Omega$ piezoelectric motion transducer connected to the multiplexer's input, the circuit's few nanoamperes of leakage would barely affect the 15 -bit-resolution, $\pm 1.6 \mathrm{~V}$-full-scale measurement. Raise the temperature by $60^{\circ} \mathrm{C}$-not an unreasonable rise in many pro-cess-control applications-and it's a different story; leakage may cause an offset of close to 10 counts. You can control this offset if you use a switch whose leakage is specified over the operating temperature range. For the DGP508A, Siliconix guarantees maximum leakage over the -40 to $+85^{\circ} \mathrm{C}$ industrial temperature range; in this example, the device's $20-\mathrm{nA}$ maximum leakage limits offset to less than one count.
When a multiplexer must handle a large number of channels and operate over a wide temperature range, it is sometimes appropriate to submultiplex, as shown in Fig 3b. By breaking up the multiplexer into smaller units whose outputs are themselves multiplexed, submultiplexing reduces the number of off channels that contribute leakage currents to the selected channel. Submultiplexing also breaks up the capacitance on the multiplexer's output bus, which improves settling time.
Whenever you make an analog switch part of a feedback network, you must consider how the switch's on-resistance affects the performance of the closed-loop system. In Fig 2a, a single-ended PGA illustrates the point. Fig 4 pictures a differential-input, single-endedoutput audio amplifier with three programmable gains -approximately 0,10 , and 20 dB . The amplifier's input is derived from a $600 \Omega$ balanced line on which capacitively coupled line-frequency-related hum appears superimposed on the desired signal. The amplifier's com-mon-mode rejection (CMR) reduces the hum at the output. Because gain accuracy is loosely specified, switch on-resistance itself is not especially important,

Switches optimized for high speed are likely to exhibit large variations in on-resistance.
but the on-resistance match is critical because it partially determines the CMR.

If the resistors are perfectly matched and the op-amp has infinite CMR, when the gain is set to 10 dB , the DGP201A's $10 \Omega$ max mismatch yields a CMR of 48.6 dB . To minimize the signal swing they experience, the switches in the feedback path are connected on the summing-junction side of the feedback resistors, thus minimizing the switches' signal-induced on-resistance variation-and, in turn, the distortion they introduce in the amplifier's output. The alternate location, near the amplifier output, should be used if it is important to limit the audible pop created by the switches' charge injection (that is, coupling of a portion of the switches' gate drive into the signal path via gate-to-channel capacitance) when you change gain. With one side of the switches connected directly to the output, most of the injected charge flows into the amplifier's output stage; very little of it produces an IR drop in a feedback resistor, so the pop is minimized.

Injected charge is just one of the factors you have to evaluate when considering the dynamic performance of data-acquisition systems. Switching time, break-be-fore-make time, settling time, channel-to-channel crosstalk, and off-state isolation are some of the others. None of these is solely a function of switch properties; all are strongly influenced by the surrounding circuits and the layout.

Data-acquisition systems that acquire time-varying analog signals usually contain sample/hold amplifiers. These circuits place many demands on analog switches.

Obtaining fast acquisition, low aperture uncertainty, low offset and pedestal errors, and low droop is a challenge to circuit designers. (For a definition of these terms, see box, "Sample/hold terminology needn't cause confusion.")
Fig 5 shows a sample/hold circuit that uses low-charge-injection switches and charge-injection compensation to minimize pedestal error. The pedestal error, also known as the hold step, is caused by transfer of charge onto the hold capacitor at switch turn-on and


Fig 4-To get adequate CMR from this differential-input to single-ended-output converter, you need matched on-resistance in the ana$\log$ switches.


Fig 3-Leakage that's insignificant at room temperature may increase to cause many counts of offset at maximum operating temperature (a). In large multiplexers, submultiplexing reduces leakage effects (b).
turn-off. Because $\mathrm{V}=\mathrm{Q} / \mathrm{C}$, if injected charge is 20 pC and the hold capacitor is 1000 pF , the pedestal is 20 mV .

By using the $50-\mathrm{pF}$ variable capacitor to inject an equal charge, derived from a signal that swings in a
sense opposite than that of the analog-switch gate drive, you can achieve a first-order cancellation of the step. However, the switch's gate-to-channel capacitance, through which the charge is transferred, is affected by the analog-signal level, so the cancellation

## Sample/hold terminology needn't cause confusion

Fig A illustrates most of the terms used to describe the performance of sample/hold amplifiers, also referred to as track/ hold amplifiers. Although difficult to illustrate, the terms aperture delay and aperture jit-ter-the two components of aperture time-deserve clarification, because they are widely misunderstood. Aperture delay and jitter are important if the input signal is changing at the instant the amplifier switches from track mode to hold mode, a situation common when rapidly varying signals are digitized.

As indicated in Fig A, aperture time begins when the hold command crosses the nominal threshold of the logic element that receives it in the amplifier and ends when the amplifier switches from track to hold. Aperture delay is aperture time $a v$ eraged over a large number of track/hold cycles during which the input signal repeatedly makes its maximum specified ex-cursion-asynchronously from the track/hold command.

Aperture uncertainty is the peak-to-peak variability in the aperture delay. Because, normally, no direct indication is available, the instant at which the track/hold transition occurs must be calculated from the voltage that appears at the track/ hold output just after the hold-


Fig A-Many of the waveform imperfections at a samplelhold amplifier's output result from the natiore of analog switches.
mode settling time. Uncertainty can be affected by input-signal characteristics (for example, voltage level and slew rate) and may be specified for signals whose rate of change does not exceed some maximum value. Aperture uncertainty is a key specification of track/hold amplifiers used to capture rapidly changing analog signals. It is the track/hold characteristic most likely to limit the maximum frequency of the signals that can be accurately digitized and reconstructed.

In many sample/hold circuits, aperture uncertainty is related to properties of the analog switch used for sampling. For example, if the circuit topology
is such that the voltage on a FET's source terminal-at the instant when the FET effectively ceases to conduct-depends on the analog-input-signal level, then the point on the track/hold control-logic waveform where analog-switch conduction ceases also depends on the input-signal level. Because the slew rate of the sample/hold control signal is finite, the exact point at which the switch ceases to conduct depends on the analog-signal level. Examples of switch properties that can affect aperture uncertainty are capacitance at the control input and the magnitude of the required logic-signal voltage swing.

Several semiconductor manufacturing processes are used to produce analog switches; each process yields a different combination of characteristics.


Fig 5-This high-performance sample/hold circuit uses injectedcharge cancellation to minimize pedestal error.
can be perfect only at one value of the signal voltage. The amount of charge a switch injects when you turn it on or off depends on the product of its gate-to-channel capacitance and the voltage swing at its gate. When you apply no more than the specified gate drive, Siliconix's DGP201A holds this product to a maximum of 50 pC .

In Fig 5, the circuit is in sample mode when the logic input is low (when $\mathrm{S}_{1}$ and $\mathrm{S}_{3}$ are on and $\mathrm{S}_{2}$ and $\mathrm{S}_{4}$ are off). An overall feedback loop is closed around the amplifier, so the hold capacitor, $\mathrm{C}_{2}$, charges to the input voltage through $\mathrm{S}_{3}$. When the logic input goes high, the circuit enters hold mode ( $\mathrm{S}_{1}$ and $\mathrm{S}_{3}$ open while $\mathrm{S}_{2}$ and $\mathrm{S}_{4}$ close). Although the overall feedback loop is now open, after transients settle, the sample/hold output voltage equals the voltage on the hold capacitor. When $\mathrm{S}_{2}$ conducts, it closes a local feedback loop around the input op amp, keeping its gain at 1. Closing $\mathrm{S}_{4}$ injects a charge onto $\mathrm{C}_{2}$ to null the pedestal. Because you can't control the swing at $\mathrm{S}_{4}$ 's gate, you adjust $\mathrm{C}_{1}$ to make the compensating charge exactly cancel that injected when $\mathrm{S}_{3}$ opens.

Turn-on and turn-off times of the DGP201A limit the acquisition and aperture times of this circuit and restrict throughput to a maximum of approximately 500 k samples/sec. Substituting a faster switch (for instance, the DG271, which has 52 nsec turn-on and turn-off times) makes the circuit capable of 5 M -sample/sec performance, but accuracy is reduced because of the faster switch's higher leakage; droop rate on the hold capacitor rises by a factor of four.

If you are acquiring signals whose frequency is greater than approximately 100 kHz , crosstalk can result from interchannel capacitance of multichannel


Fig 6-NMOS and DMOS channel lengths differ substantially. In an NMOS device (a), photolithographic definition determines channel length ( $L$ ). In an $n$-channel DMOS device, channel length is determined by the depth of subsequent diffusions (b).


Fig 7-The T switch configuration is useful at high frequencies. When series switches $S_{t}$ and $S_{J}$ are open, the shunt switch $S_{\&}$ grounds out signals fed through the capacitance of $S_{t}$.
switches and from input-to-output capacitance of switches in the off state. Your first line of defense is to understand which device fabrication technologies minimize this capacitance and select your switches accordingly. (If that approach doesn't yield adequate performance, it's time to investigate different circuit approaches.)

CMOS switches parallel n- and p-channel devices to achieve relatively constant on-resistance over the analog signal range. The capacitance across the parallel switches is higher than the capacitance across a single switch. DMOS (double-diffused MOS) FETs are better
high-frequency switches, not only because they use a single device, but because their channel length is determined by the difference in the depth of successive diffusions and not by photolithographic definition.


Fig 8-In this 16-channel multiplexer (a), T switches reduce feedthrough, and submultiplexing breaks up output capacitance. Singlechannel crosstalk is held to -60 dB at 100 MHz (b).

Compared with NMOS or CMOS, DMOS results in a shorter channel with less capacitance for a given onresistance (Fig 6).

Placing the switches in a T configuration minimizes crosstalk in high-frequency applications. Fig 7 shows three switches connected this way. When the composite T switch is on, the two series switches conduct and the shunt switch is open; when the composite switch is off, the series switches are open and the shunt switch conducts. When the input series switch is open, signals that feed through its off-state capacitance flow to ground through the shunt switch. In this way, the output series switch is called upon to block only a very small feedthrough signal. Careful use of this circuit technique permits design of multiplexers that handle $100-\mathrm{MHz}$ signals.

A new fabrication process, called D/CMOS, allows one chip to combine DMOS analog switches with CMOS control logic. The DG536 16-channel multiplexer shown in Fig 8a combines 16 DMOS T switches and control logic in a single device. Configuring the switches into two 8-channel banks and submultiplexing their outputs -the technique shown in Fig 3b-halves the output capacitance that any switch must drive. When several multiplexer outputs connect to a common point, the device's internal output switching even further reduces the capacitive load presented to the T switches. When all channels are off, you can use the switch labeled DIS to discharge the multiplexer's output bus capacitance, thereby minimizing the effect of the previously selected channel's voltage on your measurement of the currently selected channel's voltage. Fig $8 \mathbf{b}$ shows the low crosstalk produced by the T switches.

## Author's biography

Steve Moore is staff marketing engineer at Siliconix's IC Div in Santa Clara, CA. He has been at Siliconix for three years; prior to that he worked in both design and marketing at Precision Monolithics. Steve is interested in the performing arts: He is a member of the Society of Motion Picture and Television Engineers, and he com-
 poses, performs, and records rock music. His other leisure activities include backpacking and handball.

[^12]
## Hitachi's HD64180 Breeds Powerful New MPU Family

Thoroughbred horses are bred to be the best. Each successive generation refines and adds to the valuable traits of its ancestors. The same careful evolution also characterizes the growing Hitachi 180 family of high-integration 8-bit CMOS microprocessors. It started with the 64180 and now spans the range of general-purpose to application-specific.

The popular HD64180R and Z have earned the reputation of being the most powerful 8 -bit microprocessors available. Each gives you the performance of a sophisticated 16-bit design, while maintaining $100 \%$ code compatibility with Z80 and $8080^{*}$ families. Hitachi's HD64180R/Z simplify your high-performance designs and significantly reduce your system costs by integrating a multitude of powerful functions on chip, including an MMU, a twochannel DMAC, asynch ports, and much more.

The new 180-2TAT ${ }^{\text {mu }}$ device features even higher levels of integration, to become a complete single-chip microcontroller! It has the same CPU and capabilities of the HD64180R/Z, but adds 16 K of onetime programmable ROM (EPROM), 512 bytes of RAM, an analog comparator, an extra timer, and I/O ports. The ZTAT construction gives you Zero Turn-Around Time, so you don't need to wait for mask ROM devices-the very day you finish design development, you're in production.

The 180-ZTAT also has the same software performance that has made the HD64180R/Z such champions. Off-the-shelf Z80 and 8080 family software runs up to $50 \%$ faster. And when you use the enhanced instruction set and the capability of addressing 1 Mbyte of memory, it's a whole new horse race!

## Inherited

Hitachi's family of powerful thoroughbreds continues to grow. Soon we'll be announcing the 180-NPU (Network Processing Unit). This device combines a high-speed Multi-protocol Serial Communications Interface with the powerful 64180 CPU. Next, we'll have the 180 Standard Cell for incredible ASIC performance.

Complete 180-Family development support is available on the IBM-PC, DEC VAX, and HP64000* from Hitachi and leading third-party vendors (such as: Hewlett-Packard, Microtec Research, American Automation, Tektronix, and many others).

For more information on the growing 180-Family, contact your local Hitachi Sales Representative or Distributor Sales Office today.

Fast Action: To obtain product literature immediately, CALL TOLL FREE, 1-800-842-9000, Ext. 6809. Ask for literature number SB-105.
${ }^{\circ} \mathrm{Z} 80$ and 8080 are registered trademarks of Zilog Inc. and Intel Corporation, respectively; IBM-PC, DEC VAX, and HP64000 are registered trademarks of IBM Corp., Digital Equipment Corp., and Hewlett-Packard Corp., respectively.

Hitachi America, Ltd.
Semiconductor and IC Division
2210 O'Toole Avenue, San Jose, CA 95131
Telephone 1-408/435-8300
(0) HITACHI

We make things possible

## Performance



# MOVE UP . NEW LINE 

Prepare to be impressed. Meet the new line of high-performance plotters from Houston Instrument. ${ }^{\text {TM }}$ HI's sleek new DMP-60 series is designed to impress even the most demanding CAD professional.
Discover unprecedented flexibility-blended with ultra-fine resolution, speed, and software compatibility. Benefit from HI's rigorous standards for quality, reliability, and service. All at prices starting from \$4,695.*
Watch the DMP-60 series double as a scanner with HI's unique SCAN-CAD ${ }^{\text {Tw }}$ option. Quickly produce multicolored drawings when you use the Multi-Pen adaptor. Plot several originals-without tying up your PC when you add HI's buffer expansion board.
Select media as small as $8 \frac{1}{2} 2^{\prime \prime} \times 11^{\prime \prime}$ or as large as $36^{\prime \prime} \times 48^{\prime \prime}$. Load either DM/PL ${ }^{\text {TM }}$ or HP-GL 758X-compatible software. Then watch as your plotter quickly produces a drawing polished to a precise resolution of 5 ten-thousandths of an inch. Smile
 when you see smoothly formed circles, curves, and lettering.
Explore HI's host of support
programs including an overnight plotter-replacement service. And then relax, knowing that HI's new plotters rest on 27 years of engineering excellence.
Move up. To a fine, new line. From Houston Instrument. Begin by calling 1-800-444-3425 or 512-835-0900 or writing Houston Instrument, 8500 Cameron Road, Austin, TX 78753.
*U.S. suggested retail price.


## HOUSTON INSTRUMENT

A DIVISION OF MMETEK
Houston Instrument, SCAN-CAD, and DM/PL are trademarks of AMETEK, Inc.

# Use op amps to design optical position-sensing circuitry 

You can design a variety of op-amp circuits to condition optical position-sensing signals. Depending upon the special requirements, $S / N$ ratio, input-signal strength, and cost constraints of your application, you can use one or more of the configurations presented bere to implement your position-sensing circuitry.

## Jerald Graeme, Burr-Brown Corp

Now that low-cost photodiodes and lasers are widely available, the task of designing light-tracking and posi-tion-sensing circuits is greatly simplified. You can design a variety of op-amp circuits to condition the output of these light-source/sensor pairs. The circuits' differential capabilities define position in terms of signal differences.

In the simplest case, you can tell the relative distances of two photodiodes from a light source of known intensity by examining the diodes' output-current levels. This distance-measurement facility is often used in aligning machine tools and surveying as well as in other distance-measurement applications. The output signals from these photodetectors are often low-level commonmode signals that you must translate to differential, high-level signals for proper measurement.

Added complications arise for applications in which the signal strength of the light source is unknown: Surveying applications, for example, encounter environments in which the light source is distorted and,


Fig 1-The differential configuration of this op-amp/difference-amplifier combination limits coupled noise and also reveals the relative position of the photodiode detectors.
consequently, the signal level from the photodetector reflects not only the distance of the detector from the source, but also the disturbances in the intervening medium. To compensate for these variations, you can normalize the difference signals obtained from the photodetectors against the mean of the photodetectors' output signals, you can compress the signals, or you can use a linear array of detectors monitored by a maxi-mum-signal detector. These three basic approaches to photodiode signal conditioning are referred to as differential monitoring, signal compression, and maximumlevel detection.

## Differential monitoring

An instrumentation-amplifier configuration such as the one shown in Fig 1 effects a common-mode-rejection

To monitor more than one axis of position displacement, you need two or more photosensors for each axis being monitored.
ratio of greater than $10,000: 1$-a figure much better than the signal-level error caused by the responsivity mismatches of the photodiodes. This circuit obtains a distance measurement in the form of a voltage output whose value can be expressed as

$$
\mathrm{e}_{0}=\left(\mathrm{I}_{\mathrm{P}_{1}}-\mathrm{I}_{\mathrm{P} 2}\right) \mathrm{R}_{1} .
$$

The diode currents are first converted to voltages by the current-to-voltage converters constructed with op $\mathrm{amps} \mathrm{IC}_{1}$ and $\mathrm{IC}_{2}$. The output of the current-to-voltage converters is in common-mode form. All the light impinging upon each of the detectors is converted to a voltage. The difference in distance from the light source to the two detectors is the desired measurement; therefore, the difference in current between the two detectors is the signal of interest. The differential amplifier, $\mathrm{IC}_{3}$, provides this differential voltage function.

Errors caused by mismatches between the photodiodes will occur in the circuit's common-mode and differential signals. You can remove these error voltages by adding resistance in series with the differential amplifier's inputs. In effect, the added series resistance adjusts the common-mode rejection and relative signal gains in such a way as to counteract the effects of the diode mismatch. In addition, because the circuit has a grounded-cathode configuration, it can use monolithic dual photodiodes, which will, in turn, reduce the initial photodiode mismatch.

In a current-to-voltage converter, the dominant dc error generally results from the flow of the op amp's input bias current through the feedback resistance. You can normally compensate for that error by adding matching resistance in series with the op amp's noninverting input. In Fig 1's circuit, however, you don't need to compensate for the current-to-voltage converters, because the matched dual op amps act as current-to-voltage converters at the input. The de errors they produce follow the matching of the input bias currents and the high-value resistors.

The resulting equal output offsets from the amplifiers constitute a common-mode signal at the INA105 differential amplifier's input; the differential amplifier, naturally, rejects the signal. Matching accuracy for the components of Fig 1's circuit limits the output offset of the op amps to $100 \mu \mathrm{~V}$, which is comparable to the input offset errors of the op amps.

A noise assessment of the circuit requires a complex analysis, which has been carried out in detail for current-to-voltage converters (Refs 1 and 2). Increas-
ing the feedback resistance of these converters to the maximum practical level optimizes the $\mathrm{S} / \mathrm{N}$ ratio, because the signal gain increases along with the resistance while the noise increases only by the square root of the resistance. Note, however, that the large feedback resistances also act in combination with the high photodiode capacitances to produce elevated amplifiernoise gains. An alternative would be to capacitively bypass the large feedback resistors; however, that procedure would place noise optimization in direct conflict with signal bandwidth.

Fig 2 illustrates the interplay of the effects of the variation in feedback resistance upon the various gains: open loop, current-to-voltage, and noise gain. Fig 2a shows a model of a single current-to-voltage converter; it includes the photodiode capacitance ( $\mathrm{C}_{\mathrm{D}}$ ) and the stray capacitance $\left(\mathrm{C}_{\mathrm{S}}\right)$ that shunts the $\mathrm{R}_{1}$ resistor. The model includes the voltage noise of the op amp; the current noise of this circuit, as of other circuits that use FET op amps, is negligible.

The signal gain is actually transimpedance rather


Fig 2-The noise performance of Fig 1's circuit is dominated by the high noise-gain characteristic of the current-to-voltage converter modeled here ( $\boldsymbol{a}$ ); $\boldsymbol{b}$ is a plot of the circuit's noise, open loop, and transimpedance gains.
than voltage gain; nevertheless, it is shown on the same plot (Fig 2b) so that you can compare the bandwidths. The transimpedance gain falls off at 3.2 kHz for a $0.5-\mathrm{pF}$ stray shunt across a $100-\mathrm{M} \Omega \mathrm{R}_{1}$, which is far short of the op amp's unity-gain crossover frequency, $\mathrm{f}_{\mathrm{C}}$. To extend the signal bandwidth to $\mathrm{f}_{\mathrm{C}}$ in this circuit, you'd need to use a feedback resistor of less than 160 $\mathrm{k} \Omega$-a resistor value that would degrade the $\mathrm{S} / \mathrm{N}$ ratio. Unless the bandwidth is your overriding concern, therefore, you won't want to use such a low-value resistor.
If you use the high-value resistor, as recommended, to improve the S/N ratio in Fig 2's circuit, only the op-amp noise enjoys the gain benefit over the entire bandwidth of the op amp. The amplifier noise begins to climb at the break frequency of $\mathrm{R}_{1}$ and $\mathrm{C}_{\mathrm{D}}$ and climbs to a level defined by the ratio of $\mathrm{C}_{\mathrm{D}}$ to $\mathrm{C}_{\mathrm{S}}$, which is 100 in this case. The logarithmic compression of the graph may hide the extent to which noise dominates this circuit. The fact is, the major part of the amplifier bandwidth is in the upper frequency region, dominated by noise.
The preferred means of counteracting the noise's gain advantage in this circuit is to use post-filtering. Post-filtering preserves the $\mathrm{S} / \mathrm{N}$ ratio that you get from the high resistance values, and it limits the bandwidth of the op amp, thereby restricting the noise-gain bandwidth. The bypass capacitor would reduce the signal and noise bandwidths by the same amount. Another way to achieve the desired filtering is to bypass the last two resistors on the right in Fig 1 (to do so, of course, you must build your own difference amplifier). This approach requires you to match the circuit's net imped-
ances precisely; otherwise, the circuit's common-moderejection ratio will be severely degraded.

## Post-filtering reduces noise

The total output noise for the components shown in Fig 1 is $209 \mu \mathrm{~V}$ rms: $128 \mu \mathrm{~V}$ from the feedback resistors and $165 \mu \mathrm{~V}$ rms from the op amps. Post-filtering with a single pole at 3.2 kHz reduces the noise to $140 \mu \mathrm{~V}$ rms-nearly that of the resistors alone.
The differential circuit configuration of Fig 1 provides some immunity to such external noise sources as electrostatic discharge, electromagnetic interference, and radio-frequency interference. These noise sources are readily received by the high-impedance inputs of the photodiodes and their associated circuitry. At lower frequencies, the differential arrangement of the circuit rejects the common-mode signals injected by these noise sources.
The differential connection of Fig 1's circuit lies in the amplifiers, but you can also connect the photodiodes themselves in a differential manner (Fig 3a). This configuration offers much simpler circuitry, but it does cause some performance degradation in comparison with Fig 1's circuit. When the diodes are connected back to back across the amplifier's input, they deliver to the amplifier a signal equal to their difference current. Because the diode's voltage is held to zero by the op amp's inputs, the photodiodes are simply 2 -terminal current sources that are responsive to incident light. Fig 3a's circuit simplification is useful only in situations in which diode mismatches and rejection of externally induced noise aren't critical. You can't use the wellmatched monolithic dual photodiodes in this circuit


Fig 3-When you connect two photodiodes back to back, as in a, you obtain a differential input; b's circuit provides both differential-input and reduced-resistance levels.
because of their common cathodes. Neither can you compensate for the diodes' responsivity mismatch by adjusting amplifier gains. However, you can provide de compensation for the error by offsetting the normally grounded end of $\mathrm{R}_{2}$.

By making a minor modification to Fig 3a's circuit, you can obtain differential-amplifier benefits, as long as you're willing to accept a reduced bandwidth. If you place the photodiodes directly across the inputs of the op amp, as in Fig 3b, the diode difference current will flow in $\mathrm{R}_{2}$. Although $\mathrm{R}_{2}$ normally provides only dc error compensation, in this configuration it develops a signal voltage that doubles the circuit gain, allowing you to use half the resistance level that would normally be required to reduce the dc error due to amplifier input currents. This circuit further reduces noise because the voltage on $R_{2}$ is no longer impressed upon the diodes; the diodes' leakage currents are largely eliminated. The balanced impedances presented to the op amp's inputs


Fig 4-The circuit model (a) used to analyze the frequency response of Fig 3b's circuit yields the frequency response in $\boldsymbol{b}$.
lead to the rejection of coupled noise. Because $R_{2}$ is now a gain element, Fig 3b doesn't require the noiseremoving $0.01-\mu \mathrm{F}$ bypass capacitor that Fig 3 a uses.

A close analysis of Fig 3b, which is modeled in Fig 4a and illustrated in Fig 4b, reveals that the op amp's common-mode input capacitance causes a drop in the circuit's bandwidth. The common-mode input capacitance, $\mathrm{C}_{\mathrm{ICM}}$, shunts $\mathrm{R}_{2}$ and is six times the stray capacitance, $\mathrm{C}_{\mathrm{S}}$ (which is the bandwidth limit for Fig 3a's circuit). The lower resistance level of Fig 3b's circuit, however, reduces the effect of the increased capacitance-the net effect is that the bandwidth is reduced by a factor of 3 .

The frequency response of $\mathbf{F i g} \mathbf{3 b}$ 's circuit exhibits two plateaus instead of one. As the frequency increases, the gain of the circuit makes a transition from the transimpedance $\left(R_{1}+R_{2}\right)$ to $R_{1}$ because, with increasing frequency, $\mathrm{C}_{\mathrm{ICM}}$ shunts $\mathrm{R}_{2}$. The next level of response is caused by the shunting action of $\mathrm{C}_{\mathrm{S}}$, which shunts $R_{1}$ for the second roll-off.
Because Fig 3's circuits each contain only one cur-rent-to-voltage converter, not two, they exhibit better noise performance than does Fig 1's circuit: In Fig 3's circuits, the noise due to op amps and resistors is reduced by a factor of $\sqrt{2}$. The total resistance used in Fig 3's circuits is reduced to one-half that of Fig 1's, because the individual diode currents are not processed by separate resistors in Fig 3's circuits. Note, however, that in Fig 3's circuits, twice the diode capacitance is presented to the op amp's input, increasing noise gain peaking. The total output noise caused by the circuit is $184 \mu \mathrm{~V}$ rms. You can reduce this figure to $120 \mu \mathrm{~V}$ rms by using a single-pole filter set at the signal bandwidth.

A noise analysis of Fig 3b's circuit reveals that it's a good approximation to consider $\mathrm{R}_{1}+\mathrm{R}_{2}$ as shunted by the series combination of $\mathrm{C}_{\mathrm{ICM}}$ and $\mathrm{C}_{\mathrm{S}}$. The noise output of the circuit is $192 \mu \mathrm{~V} \mathrm{rms}$, which you can reduce to 125 $\mu \mathrm{V}$ by using a single-pole, $3.2-\mathrm{kHz}$ filter.

## Two-axis monitoring

To monitor more than one axis of position displacement, you need two or more photosensors for each axis being monitored. As you can see from the circuit shown in Fig 5, the extension of photosensor circuitry from a 1-dimensional system to a multidimensional system is generally straightforward. However, you need to be aware of a few special considerations. Not only must the diodes within each diode pair be well matched, but the pairs must also be well matched, because the ratio of $x$ and $y$ signals yields the direction angle in a system that
uses polar representation of position. This angle information is of predominant importance in tracking applications. Although signal magnitudes depend on the highly variable diode responsivity, interpair matching compensates for the ratio (of the two axes' signals) or angle information. The best way to achieve this interpair matching is to use monolithic photodiode arrays.

The placement of the diodes injects a further require-


Fig 5-The extension of photosensor circuitry from 1-axis to 2-axis monitoring is a straightforward process. The photodiodes are placed in a quadrature pattern, with pairs along each axis.
ment: The diodes must be thermally and spatially matched. Wider spacing of the diodes expands the diodes' detectable range, but also increases the probability of thermal mismatches among the diodes. Photodiodes typically have a response temperature coefficient of $1000 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. You can use a thermally conductive mounting to provide an isothermal base for the diodes, but a better alternative would be to use a monolithic array of diodes built on a common substrate and housed in a common package. Such arrays are ideal for laser-positioning applications, because the required spatial detection range is compatible with monolithic construction spacings.

## Normalized outputs

In all the preceding circuits, the generated signals indicate only the relative position of the light source with respect to the sensors. Absolute-displacement measurements require a light source of calibrated intensity. Errors in the calibration of the light source can be partially removed by tracking adjustments, but these errors provide the ultimate limit to distancemeasurement resolution.
To compensate for variations in intensity in both position-sensing and optical-tracking applications, you can normalize the difference signal you receive from the diode circuit. The simplest and most accurate approach to normalization is to use an analog divider, as Fig 6a illustrates. The divider, which is adapted for the monitor circuit in Fig 1, receives the difference signal directly from the normal monitor output. To derive the


Fig 6-You can use these circuits to adjust conditioning circuitry to the variations in light intensity at the input of a photosensor.

Absolute-displacement measurements re-
quire a light source of calibrated intensity.
summation signal, you add a voltage divider between the outputs of the current-to-voltage converters of $\mathrm{IC}_{1}$ and $\mathrm{IC}_{2}$. This signal sum drives the denominator input of the divider, providing the desired normalization. The output signal is proportional to the difference signal divided by the sum of the diode currents.

This circuit's dominant noise source is output noise introduced by the divider. Divider noise is a function of the magnitude of the divider's denominator signal. The noise is worst for this circuit at low signal levels; it reaches a maximum of 1 mV rms at the divider's minimum denominator level. The total output noise is $1.02 \mathrm{mV} \mathrm{rms}$. You can reduce the noise figure to $580 \mu \mathrm{~V}$ rms by using a filter with a cutoff frequency greater than 3.2 kHz .

The dynamic range of the detector circuit is limited by a combination of noise and the minimum input requirement of the divider. The minimum input signal required by the DIV100 divider shown in Fig 6a is 250 mV . The maximum input level that the divider can accept is 10 V , yielding a $40: 1$ dynamic range for the denominator signal. Above 10 V , the divider output


Fig 7-This simplified, normalized-response circuit doesn't allow you to use monolithic dual photodiodes to ensure close responsivity matching.
saturates; below 250 mV , divider errors dominate. These restrictions apply directly to the sum of the two photodiode currents; therefore, the maximum detectable variation in light intensity is also $40: 1$. The circuit has an overall gain of 4 , the analog divider has a gain factor of 10 , the voltage divider has a gain of $1 / 2$, and the DIV100's input resistance loads the voltage divider by a factor of 0.8 , yielding an overall gain of 4 .

## Use analog multiplier instead of divider

Another way to effect normalization of the circuit is to insert an analog multiplier in the feedback loop, as shown in Fig 6b. Multipliers are more readily available and cost less than dividers. Because the multiplier in Fig $\mathbf{6 b}$ is located in the feedback loop, its function is inverted: It acts as a divider (Ref 3). The divider's numerator produces a current in $R_{1}$ that can't be accepted by the op amp's input. As a result, the amplifier drives the multiplier's Y input, forcing the multiplier to supply the current through $R_{2}$ and thereby creating a voltage, at the multiplier's output, that's equal to $R_{2} / R_{1}$ times the original input signal. The multiplier feeds back signal $D\left(e_{\sigma} / 10\right)$ to $R_{2}$; this expression demonstrates the control that the denominator, or D signal, exerts over the circuit's transfer function.

When you use this multiplier-feedback method to obtain the division function, the bandwidth of the op amp and that of the multiplier will interact. The combination of the op-amp and multiplier roll-offs can contribute enough feedback phase shift to the circuit to make it oscillate. To avoid oscillation, make sure that one of the devices, either the op amp or the multiplier, has a much higher bandwidth than the other. Fig $\mathbf{6 b}$ uses a MPY634 multiplier, whose $6-\mathrm{MHz}$ bandwidth is well beyond that of the OPA111 op amp. The op amp creates a dominant feedback pole for all the levels of feedback gain provided by the multiplier. In the worst-case condition, when the signal at the multiplier's X input is at its 10 V full-scale level, the net phase shift through the feedback loop is merely the sum of phase shifts for the op amp and the multiplier; before the loop unitygain crossover frequency, it's not enough to cause oscillation.

You can reduce the complexity of the normalization circuit from the 5-device circuit of Fig 6 to the 3-device circuit shown in Fig 7. This configuration doesn't allow you to use common-cathode photodiodes, however, so you can't use well-matched, monolithic dual photodiodes.

An additional drawback to this configuration is that it

# YOUR Stan SOURCE FOR 7000 SERIES MICROCONTROLLERS 

You now have a primary source for TI's 7000 Series 8-bit NMOS microcontrollers. The GIM PIC ${ }^{\circledR} 7000$ Series. Distributor stock is available in quantity, right now, ready for immediate delivery on the ROMless version PIC 7000 and 7001 chips with -2 or -4 clock options.

|  | Texas <br> Instruments | GIM | Texas <br> Instruments |
| :--- | :--- | :--- | :--- |
| GIM $7000-2$ | TMS 7000 NL-2 | PIC 7040-2 | TMS 7040 NL-2 |
| PIC 70001-2 | TMS 7000 NA-2 | PIC 70401-2 | TMS 7040 NA-2 |
| PIC 7000-4 | TMS 7000 NL-4 | PIC 7040-4 | TMS 7040 NL-4 |
| PIC 70001-4 | TMS 7000 NA-4 | PIC 70401-4 | TMS 7040 NA-4 |
| PIC 7001-2 | TMS 7001 NL-2 | PIC 7041-2 | TMS 7041 NL-2 |
| PIC 70011-2 | TMS 7001 NA-2 | PIC 70411-2 | TMS 7041 NA-2 |
| PIC 7001-4 | TMS 7001 NL-4 | PIC 7041-4 | TMS 7041 NL-4 |
| PIC 70011-4 | TMS 7001 NA-4 | PIC 70411-4 | TMS 7041 NA-4 |
| PIC 7020-2 | TMS 7020 NL-2 | PIC 7000 Series microcontrollers are also |  |
| PIC 70201-2 | TMS 7020 NA-2 | available in ceramic packages. |  |
| PIC 7020-4 | TMS 7020 NL-4 |  |  |
| PIC 70201-4 | TMS 7020 NA-4 |  |  |

Millions of GIM PIC 7000 Series microcontrollers are already giving reliable performance in automotive, computer peripheral, communications, industrial and consumer applications.

So don't hold up your production line any longer. Call (602) 345-3287 and ask for Cindy for the location of the nearest GIM distributor. Or send us your code and tell us what your requirements are. Call or write to: General Instrument Microelectronics, 2355 West Chandler Blvd., Chandler, AZ 85224-6199, Atn: Emest Villicana.

GIM's PIC 7000 Series are pin-for-pin compatible with TT's. They're manufactured with the same high quality and reliability found in all GIM microcomputer chips. With GIM, response time and customer service are second to none. GIM can consistently deliver any quantity you require at a competitive price.


PIC is a registered trademark of General Instrument Microelectronics.

> The simplest and most accurate approach to normalization is to use an analog divider; a less-expensive method is to use an analog multiplier instead.
allows for the possibility of a latch condition. If, in a power-up sequence, for instance, the voltage presented to the amplifier's -X input is positive, the polarity of $\mathrm{IC}_{2}$ 's feedback will be reversed. This change in polarity creates a positive-feedback situation, which allows the circuit to latch. To avert this latch condition, you should capacitively couple the negative supply to the -X input.
The circuits discussed thus far derive differential, relative input signals from an optical signal source and provide normalization for those signals. The normalization offers a direct correction for variations in light intensity. However, you can also use two other signalconditioning techniques-signal compression and maxi-mum-level detection-to adjust to the variation in light intensity.

## Signal-compression techniques

You can use the voltage-mode output of the photodiodes (Fig 8) to achieve inherent signal compression. The voltage-mode output is characterized by a logarithmic response to light input. This response extends the dynamic range of the circuitry without requiring nor-


Fig 8-To provide an output that adjusts to a wide range of input signal levels, this circuit takes advantage of the inherent signal compression afforded by the voltage-output mode of the photodiodes.
malization techniques. The high resistance of the photodiodes limits the bandwidth of the circuit, because the signal swings must be impressed upon the large diode capacitance through the diode resistance. For the circuit shown, the diode capacitance is 50 pF and the resistance is $100 \mathrm{M} \Omega$, yielding a $32-\mathrm{Hz}$ bandwidth for the circuit.
Besides its limited bandwidth, another limitation of this circuit is that its offset error can amount to many millivolts at the op amp's input. These offset voltages dominate the dc error performance of the circuit. You can compensate for the offset errors by offsetting $D_{2}$ with the potentiometer and voltage divider shown in the circuit. The differential operation of the circuit eliminates most coupled noise.
Another method of adjusting to the wide dynamic range of optical signals is to use linear arrays to select the maximum signal level from among the receiving photodiodes (Fig 9). From this information, you can obtain the position of the signal source relative to the array.

In Fig 9's circuit, each amplifier is connected to a photodiode segment, and each of their inverting inputs


Fig 9-A linear array of photodiodes configured as in this illustration gives a TTL-high-level output signal for the photodiode with the highest incident light intensity.

# How to uncoverPWB defects with AugatsVIPs'sockets and this amazing inspection instrument. 

Wouldn't it be more efficient if you could spot PWB surface defects before the boards went to testing? Well, Augat has introduced a removable carrier for DIP, pin grid and custom footprints that makes it possible.

## Visual Inspection

Package Sockets. They work without an insulator. So you can tell by visual inspection-or in plain English, just by lookingwhether or not you've left any soldering voids where the contacts join the plated through holes. During manufacturing. Before testing.

Also, without an insulator, the airflow that keeps your device cool
is improved. And repairs are easier because each contact can be
repaired individually.
Plus, the VIP family of sockets can be made to any custom footprint easily and quickly to eliminate loose loading terminals.

Find out how else they can improve your designs and increase your success rate. Send

Augat. A company worth keeping an eye on.
Seeing is believing. Send me your VIP
socket family data sheets and demonstra-
tor showing how to help me cut down on
defects.
EDN 112687
Name
Title $\qquad$
Company
Street Address $\qquad$
| City _State $\qquad$
in the coupon for some eyeopening data sheets and a demonstrator.

The VIP family of sockets. More innovation that works from the people who listen to what you need.


## QUARTZ CRYSTALS FOR SURFACE MOUNT

 quartz crystals for surface mounting are tailored to advanced microelectronics requirements.

- Mountable by vapor phase or infrared solder reflow, or wave soldering at $260^{\circ} \mathrm{C}$ for 20 sec.
- Available in 16 mm tape, double pitch, on standard 7" reel (up to 1k pieces per reel)
- Frequency range from 10 kHz to 4 MHz and 8 MHz to 24 MHz .


212/505-5340
ETA INDUSTRIES, INC.
35 East 21st St.. New York. NY 10010 CIRCLE NO 14

is connected to the same feedback/sensing point. Each amplifier attempts to control the voltage at this common point; however, only one amplifier is able to do so, because of the blocking action of the signal diodes that are in series with the amplifier outputs. The amplifier with the highest input voltage (the greatest input signal from the light source) drives the sense point to a level above the level needed to maintain a satisfactory feedback condition for the other, lower-output-level amplifiers.
Because the feedback is no longer satisfactory for these amplifiers, their outputs are driven even lower, and the voltage divider converts all the outputs to TTL levels. The amplifier with the highest input level has a high TTL level, and all others present a TTL-low state.

EDN

## References

1. Graeme, J, "FET op amps convert photodiode outputs to usable signals," EDN, October 29, 1987, pg 205.
2. Noise Analysis of FET Transimpedance Amplifiers, Publication No AN160, Burr-Brown Corp, Tucson, AZ, 1987.
3. Wong, Y, and W Ott, Function Circuits: Design and Applications, McGraw-Hill, New York, NY, 1976.
4. Graeme, J, "Approximate the tangent function with a multifunction converter and an op amp," Electronic Design, February 15, 1977, pg 136.
5. Graeme, J, Designing with Operational Amplifiers: Applications Alternatives, McGraw-Hill, New York, NY 1977.

## Author's biography

Jerald G Graeme is manager of instru-mentation-components design at BurrBrown Corp (Tucson, AZ); he directs a linear-IC development group. He holds a BSEE from the University of Arizona and an MSEE from Stanford University. Jerry has eight patents to his credit, and he has authored many articles and books on op amps. His
 leisure pursuits include photography, woodworking, and scuba diving.

Article Interest Quotient (Circle One) High 491 Medium 492 Low 493

# Turn to the Masters of RFAmplifier Design 



RF Devices has the talent and the experience it takes. We are RF amplifier performance artists. With our palette of products and capabilities, we can meet your needs - from RF and microwave power transistors and hi-rel hybrids to complete UHF high-power modules and systems - from 100 KHz to 4 GHz , from under 1 W to 1 KW .

And not just with standard products. We team up with you to create special and original solutions - and every design bears our industry-leading figure of merit - power at frequency with low distortion.

We've developed RF linear hybrids featuring high gain, very high dynamic range and very low distortion. Our feedforward techniques in these hybrids are meeting demands for faster speeds in CATV systems and wideband LANs.
We're delivering the gain needed in
high-power cellular base stations with our power-combining and feed-forward technology. And, our high-voltage drivers with sub-three nanosecond rise time are reducing the cost of highresolution monitors and VLSI test equipment.

Your solution will have quality, reliability and manufacturability built-in right from the beginning, starting with

our own die design and wafer fab. And, with our high-volume production facility, you'll get a total capability that can handle your largest requirement.

Your challenge will bring out the best in us - and the RF amplifier that's just right for your design. Call us about your application at 213.536 .0888 and ask for RF Amplifier Solutions. Or write for our free brochure to TRW RF Devices, 14520 Aviation Blvd., Lawndale, CA 90260. Attn: RF Amplifier Solutions.

Let us paint you a masterpiece.
${ }^{\text {© }}$ TRW Inc. $1987-713$ A00887


TRW RF Devices Division

## Narrow your horizons.

Put your hard disk controller on a single chip.

Twenty chips and a board is too much hardware for a hard disk controller. Any engineer would agree. So we focused our attention on turning all that into a single chip: the Am9590 Hard Disk Controller.

The Am9590 can control up to 4 drives allowing for any mix of hard and floppy drives. It supports ESDI, ST506/412 or standard double density floppy disk interfaces. Use the Am9590 with its companion chip the Am9582 Disk Data Separator to design your current ST506 system and you've got an easy upgrade to ESDI system performance for the next generation. Or you could always start that next generation now with the Am9590 as a stand alone.
simple way of organizing sectors means that access time is bounded by drive capabilitiesnot controller limitations. And it leaves the CPU free to do the things it does best.

## On-board EDC.

The Am9590 even has onboard EDC. Select an error detection code (CRC-CCITT) or one of two error correction codes (Single or Double Burst Reed-Solomon). Or if you prefer, the Am9590 provides handshake interface to your own external ECC circuitry. All this adds up to maximum data integrity

And it's easy to use. A comprehensive high level command set (with command chaining) allows for independent operation without constant CPU intervention.

You can even shorten your design cycle with an evaluation


On-chip DMA with data mapping.
We gave the Am9590 onchip DMA with data mapping (which will come in handy when you're working with UNIX). Then we added dual on-board sector buffers to allow for Zero Sector Interleave.This
board, development software and a BIOS driver.

If all this sounds interesting, get in touch with us for more information. Once you've used the Am9590 Hard Disk Controller, you'll understand why the narrower view can be very broadening.

# "EDN NEWS IS AN IDEAL COMPLEMENT TO EDN MAGAZINE." 

Richard E. Amsterdam<br>President<br>Amsterdam Advertising Inc.


"Because our clients seek immediate sales, newspapers and tabloids seem an appropriate media choice," says Richard E. Amsterdam, president of Amsterdam Advertising Inc. in Reading, Massachusetts.
"But," he adds, "many of our clients want their ads to appear in prestige publications like EDN magazine.
"Well, now there's EDN News," he continues. "It's not only an attractive newspaper, but it also shares EDN magazine's market penetration. The two books comple-


Advertising in EDN News works for Amsterdam Advertising. It can work for you.

## EDN NEWS

Where Advertising Works

# EDN REPRINTS 

## You asked for it!



## A Designer's Guide to Linear Circuits-VOLUME I

This original, 186-page collection by Jim Williams offers a wealth of analog design information. It includes practical and efficient ways to use op amps, comparators, data converters, and other analog ICs, and discusses the theories behind all the design techniques presented.


## A Designer's Guide to Innovative Linear Circuits - VOLUME II

 The reader response to Volume I was so positive, that we're offering Jim Williams' latest analog design articles - from 1983 to 1986-in an all-new Volume II. An even bigger collection than before, Volume II is still written in the language of working engineers, but now covers the newest and more complex circuits and systems you asked for! 266 pages.
## The Latest from the Best!

You can buy the volumes separately, or as a set. Either way, you'll have all the latest information on the most sophisticated linear ICs ... from Jim Williams, one of the country's foremost linear-circuit designers.

## Mail coupon to:

EDN Reprints/EDN Magazine $\bullet$ Cahners Building • 275 Washington Street

- Newton, MA 02158-1630

Please send the following Designer's Guide(s):
copies of A Designer's Guide to CMOS ICs
$\square$ \$ 6.95 UPS $\square \$ 10.95$ non USA
copies of A Designer's Guide to Semicustom Integrated Circuits $\square \$ 6.95$ UPS $\square \$ 10.95$ non USA

Please print clearly. This is your mailing label.

NAME $\qquad$
TITLE $\qquad$
COMPANY $\qquad$
ADDRESS

CITY $\qquad$
STATE $\qquad$ ZIP $\qquad$

## The Fastest Growing Electronics Newspaper <br>  The Fastest Growing

# New Developments in RS232 Interfaces 

Robert Dobkin

New RS232 interface chips have been developed that offer significant advantages over older devices such as the 1488 and 1489. The new RS232 interface ICs improve speed, power, voltage supply requirements, and protection over older devices. Further, the new chips are easier to use, requiring fewer external components and may be turned off to a "zero" power supply current condition for use in battery powered systems.
The new RS232 drivers are implemented in a monolithic bipolar technology. A unique output stage was designed that provides large output swings, minimizing power supply voltage requirements, while retaining outstanding overload protection features. The outputs can be driven beyond the power supply voltage without drawing excessive current or forcing current back into the power supplies. Of course, current limiting is included to protect against short circuit conditions.
Initial consideration of technologies for implementing RS232 interfacing might include CMOS as a possible technology for this type of application. Power supply requirements are low, output voltage swing is high, and higher voltage CMOS technologies are available to allow operation up to $\pm 15 \mathrm{~V}$. Consideration of some of the problems associated with CMOS decreases its attractiveness for RS232 drivers.

Inherent in the CMOS structure, are diodes between the drain and source of the CMOS devices and the power supplies as is shown in Figure 1. A requirement of RS232 interfaces is the ability to withstand voltage applied to the output pins. With a CMOS output stage this is achieved with the inclusion of a 300 R resistor in series with the output. (The resistor is similar to the resistors included in older drivers.) It protects the interface chip, but still allows damage to other devices powered by the same supply.
A problem occurs when the output of a driver which is powered from the 5 V logic supply is connected to an external 12 V or 15 V source as is allowed by the RS232 specification. Ex-
ternal current flows through the $300 \Omega$ limiting resistor, through the diodes, which are a part of the CMOS structure, and into the power supply. This forces the power supply to 12 V or 15 V damaging the 5 V logic that is connected to the supplies. This problem can even cause latchup if the logic supply is off when external RS232 signals feed voltage into the supply. This problem did not usually exist in the past, because the RS232 interfaces were powered by separate $\pm 12 \mathrm{~V}$ supplies.
ESD damage is probably the most frequent cause of failure of interface chips. Bipolar devices are relatively rugged but still can be damaged by ESD. System requirements for ESD may be as high as 20kV. No IC can withstand that much voltage without external protection.

A requirement of the RS232 specification is the ability to withstand $\pm 25 \mathrm{~V}$ input signals. The CMOS LTC1045 which is used as an RS232 receiver has been designed to operate with external resistors in series with the input. These resistors allow very large voltage swings at the input pins and provide ESD protection to the IC. Using on-chip resistors precludes the use of the optimum ESD protection structures, so CMOS devices may be more sensitive to ESD destruction at their inputs.


Figure 1. CMOS Line Driver Showing Parasitic Diodes to the Power Supplies

The output stage of the bipolar drivers is shown in Figure 2. Opposed collector NPN and PNP transistors give the widest possible output swings. The PNP transistor will swing to within 200 mV of the positive supply while the NPN transistor with its associated Schottky diode will swing within about 900 mV of the negative supply. If the output voltage is forced above the positive supply the emitter base junction of the PNP transistor reverse biases, and no current flows into the supply. The device is unaffected by external voltage up to the breakdown voltage of the transistor. If the output is forced below the negative supply, the Schottky diode reverse biases and prevents external current flow into the chip. Capacitor C1 is used to control the output slew rate so that no frequency compensation components are required to meet the RS232 specification of $4 \mathrm{~V} / \mu \mathrm{s}$ to $30 \mathrm{~V} / \mu \mathrm{s}$.


Figure 2. New Bipolar Driver Output Stage
Typically the slew rate of these drivers is about $8-10 \mathrm{~V} / \mu \mathrm{s}$. This allows them to be used successfully up to about 64k baud. The output slew rate of the bipolar drivers is well controlled by an internal capacitor and relatively independent of load resistance or capacitance. The bipolar receiver is relatively straightforward utilizing a level detector with hysteresis to set the trip point. Nominally the trip point is set at about 1.5 V with 200 mV of hysteresis. The receivers go into a high output state with an open input. The receivers outputs are both TTL and CMOS compatible.

A recent advance in the drivers and receivers is on-chip power supply generation. Devices like the LT1080 and LT1081 include an oscillator, capacitive voltage doubler, and capacitive inverter to generate $\pm 9 \mathrm{~V}$ from the 5 V power supply. The charge-pump power supply generator requires only four $1 \mu \mathrm{~F}$ capacitors to generate RS232 communication levels from a 5 V logic supply. Figure 3 shows a typical hook-up for the LT1080. The on-chip power supply generators generate excess power over the LT1080 requirements, so another RS232 communication device such as the LT1039 can be powered from the same power supply generator. Table 1 gives typical performance of all Linear Technology driver/receiver devices for RS232 communication.


Figure 3. 5V Powered RS232 Driver/Receiver

Table 1. New Drivers and Receivers

| DEVICE | DRIVERS | RECEIVERS | SHUTDOWN | SUPPLY <br> GENERATOR | REMARKS |
| :--- | :---: | :---: | :---: | :---: | :--- |
| LT1030 | 4 |  | $X$ |  | Low Cost |
| LT1032 | 4 |  | $X$ |  | RS423 Compatible |
| LT1039 | 3 | 3 | $X$ |  |  |
| LT1039N16 | 3 | 3 |  |  | MC145406 Compatible |
| LTC1045 |  | 6 | $X$ |  | Micropower |
| LT1080 | 2 | 2 | $X$ | $X$ |  |
| LT1081 | 2 | 2 |  | $X$ | MAX232 Compatible |

## DESIGN IDEAS

## Open-loop servo adjusts shaft position

## James C Smith <br> NASA, Greenbelt, MD

By using digital techniques to control a stepper motor, Fig 1a's circuit lets you manually adjust the position of a remote shaft. (Fig 1b shows one possible application for the system. Others include the remote positioning of flow valves and leveling devices.)
The ICs and the stepper motor require a 12 V supply, which also drives a regulator chip $\left(\mathrm{IC}_{2}\right)$ that supplies 5 V to a digital potentiometer (not shown). This potentiometer generates 256 pulses for each revolution of its adjustment knob, producing the channel A and B quadrature square waves. These two signals enable flip-flop $\mathrm{IC}_{3}$ to decode the potentiometer's direction of rotation.
$\mathrm{IC}_{4}$ generates control signals for the stepper motor, and transistors $Q_{1}-Q_{4}$ supply the necessary drive current to the motor's windings. ( $\mathrm{IC}_{4}$ alone can supply 350 $\mathrm{mA} /$ phase to the motor. If your motor requires more
current, use the IC's data sheet to select an $R_{3}$ value that provides base drive appropriate to the external transistors you're using.)

Components $\mathrm{R}_{4}$ and $\mathrm{C}_{1}$ filter the supply voltage, $\mathrm{R}_{5}$ limits the motor current, and the 5 V zener diodes ( $\mathrm{D}_{1}-\mathrm{D}_{4}$ ) reduce voltage transients by providing a flyback path for motor current when a transistor turns off. Because the motor steps at the pulse rate of channel B, the motor rotation is proportional to the rotation of the potentiometer knob-for knob rotation below about $1 \mathrm{rev} / \mathrm{sec}$.

Unlike analog servo circuits, this system's positioning capability isn't affected by temperature or long-term component drift. Precision and resolution are limited primarily by the mechanical linkage between the motor and its load.

EDN

To Vote For This Design, Circle No 748


Fig 1-This shaft positioner converts the output of a digital potentiometer to signals suitable for driving a stepper motor.

# Simultaneous-addition algorithm saves time 

S Murugesan
ISRO Satellite Centre, Bangalore, India
An algorithm that performs computations in parallel is faster than one that uses a conventional counting method. For example, if you want to count the number of 16 single-bit inputs that are high (logic ones), you first compose a 16 -bit word in which each bit position corresponds to an input. In the conventional counting method, you then set a register to zero and left-shift the 16 -bit word 16 times, incrementing the register each time an overflow occurs. Although simple, this sequential process requires the $\mu \mathrm{P}$ to execute many timeconsuming instructions.

The algorithm of Listing 1 computes in parallel. The trick is to arrange the data bits in segments so you can
apply the 16 -bit add instruction without generating an overflow (carry bit). Sixteen-bit data, for instance, requires four steps.

Step 1 pairs off the data bits $a_{0}$ to $a_{15}$ with zeros so you can perform eight sums simultaneously. These are $a_{0}+a_{1}, a_{2}+a_{3} \ldots a_{14}+a_{15}$, which yields the eight 2 -bit results $\mathrm{S}_{1} \mathrm{R}_{1}, \mathrm{~S}_{2} \mathrm{R}_{2} \ldots \mathrm{~S}_{8} \mathrm{R}_{8}$.

Step 2 performs the four additions $\mathrm{S}_{1} \mathrm{R}_{1}+\mathrm{S}_{2} \mathrm{R}_{2} \ldots$ $\mathrm{S}_{7} \mathrm{R}_{7}+\mathrm{S}_{8} \mathrm{R}_{8}$, yielding the four 3-bit sums $\mathrm{V}_{1} \mathrm{U}_{1} \mathrm{~T}_{1} \ldots$ $\mathrm{V}_{4} \mathrm{U}_{4} \mathrm{~T}_{4}$. Finally, steps 3 and 4 execute sums that combine these 3 -bit numbers into the final 5 -bit number $E$, whose value is the number of inputs $\left(a_{i}\right)$ that are high.

EDN

To Vote For This Design, Circle No 749

## LISTING 1-SIMULTANEOUS-ADDITION ALGORITHM

## READ INPUT $A=a_{15} a_{14} \ldots a_{1} a_{0}$

OPERATION
STEP 1
$A_{1}=A N D A, 5555_{H}$
$A_{2}=$ SHR A
$A_{3}=A N D A_{2}, 5555_{\mathrm{H}}$
$B=A D D A_{3}, A_{1}$


STEP 2
$\mathrm{B}_{1}=\mathrm{AND} \mathrm{B}, 3333_{\mathrm{H}}$
$\mathrm{B}_{2}=$ SHR B, 2 BITS
$B_{3}=A N D B_{2}, 3333_{\mathrm{H}}$
$\mathrm{C}=\mathrm{ADD} \mathrm{B}_{3}, \mathrm{~B}_{1}$


STEP 3
$\mathrm{C}_{1}=\mathrm{C}_{\mathrm{L}}$ (LOWER BYTE OF C)
$\mathrm{C}_{2}=\mathrm{C}_{\mathrm{H}}$ (HIGHER BYTE OF C)
$\mathrm{D}=\mathrm{ADD} \mathrm{C} \mathrm{C}_{2}, \mathrm{C}_{1}$

| 0 | $\mathrm{~V}_{2}$ | $\mathrm{U}_{2}$ | $\mathrm{~T}_{2}$ | 0 | $\mathrm{~V}_{1}$ | $\mathrm{U}_{1}$ | $\mathrm{~T}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{~V}_{4}$ | $\mathrm{U}_{4}$ | $\mathrm{~T}_{4}$ | 0 | $\mathrm{~V}_{3}$ | $\mathrm{U}_{3}$ | $\mathrm{~T}_{3}$ |
| $\mathrm{Z}_{2}$ | $\mathrm{Y}_{2}$ | $\mathrm{X}_{2}$ | $\mathrm{~W}_{2}$ | $\mathrm{Z}_{1}$ | $\mathrm{Y}_{1}$ | $\mathrm{X}_{1}$ | $\mathrm{~W}_{1}$ |

STEP 4

$$
\begin{aligned}
& \mathrm{D}_{1}=\mathrm{AND} \mathrm{D}, \mathrm{OF}_{\mathrm{H}} \\
& \mathrm{D}_{2}=\mathrm{SHR} \mathrm{D}, 4 \mathrm{BITS} \\
& \mathrm{E}=\mathrm{ADD} \mathrm{D}, \mathrm{D}_{1}
\end{aligned}
$$

$|$| 0 | 0 | 0 | 0 | $Z_{1}$ | $Y_{1}$ | $X_{1}$ | $W_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | $Z_{2}$ | $Y_{2}$ | $X_{2}$ | $W_{2}$ |
| 0 | 0 | 0 | $e_{4}$ | $e_{3}$ | $e_{2}$ | $e_{1}$ | $e_{0}$ |

# PLD functions involve enabling outputs 

Michael Robinson<br>KLA Instruments Corp, San Jose, CA

Programmable-logic devices (PLDs) are useful for implementing complex logic functions, but their sum-ofproducts form limits the number of $O R$ terms available. The popular 16L8, for instance, provides only seven. You can implement a more complex function, (one containing eight or more OR terms), if the PLD has unused output pins.
One way is to break the function into two levels and feed back the first level's output as an input to the second level. Consider the "checkerboard function" of four variables (Fig 1) and its associated Karnaugh map, for example. You can split this function in two (Fig 2a). Because neither part contains more than seven OR terms, you can now implement the function in a 16L8as long as it has an unused output pin.
This approach restricts your output-pin assignments, though, because not all of the 16 L 8 's output pins feed back to the input array. What's more, the two logic levels double the propagation delay. You can avoid both disadvantages by using the 3 -state output-enable inputs to implement a function in parallel, on a single level.
Partitioning the function as shown in Fig 2b yields two sections with only four OR terms each. You externally connect the two outputs together; the variable A

```
IY = /A/B/C/D
        + AB/C/D
        +/AB/CD
        + A/B/CD
        + IA/BCD
        + ABCD
        +/ABC/D
        + A/BC/D
        ("") MEANS NEGATION; "+" MEANS LOGIC OR.)
```

(a)

(b)

Fig 1-This logic function (a) and associated Karnaugh map (b) contains eight OR terms, preventing you from directly implementing it with a PLD such as the $16 L 8$.


Fig 2-You can implement the Fig 1 function (a) on a 16L8 PLD by partitioning the function differently (b) and using the output-enable controls.
selects the appropriate output and disables the other (contention will not occur because the output-enable controls are complementary). This technique doesn't carry any delay penalty because the time it takes for a 16 L 8 (and similar PLDs) to enable or disable an output is the same as the propagation delay through the device. Your choice of output pins isn't restricted because there isn't any feedback involved.
You can generalize this technique by realizing that each variable in the output-enable equations corresponds to a binary partitioning of the Karnaugh map. Variable A divides the Karnaugh map for Fig 2b's logic equations into two halves, for example, and you therefore connect two outputs together.

For more complex functions, you can use two variables to divide the Karnaugh map into quarters, therefore tying together four of the outputs. The most complex function you can implement with a 16L8 requires the tying together of all eight outputs. Such a function can contain as many as 56 OR terms. EDN

To Vote For This Design, Circle No 750

# Fast algorithm computes square root 

Bruce Komusin<br>Fortune Systems International, Monte Carlo, Monaco

Listing 1 computes the "floor" of the square root of an unsigned 32 -bit number-that is, the largest integer whose square is equal to or smaller than the given number. Floating-point coprocessors can perform this operation, but 32 -bit processors may require too much time or memory space for the range of numbers in your application. The algorithm in Listing 1 makes this
computation faster than other methods for the 68000 $\mu \mathrm{P}$.
(Jim Cathey compared test results in Dr Dobb's Journal, \#118, August 1986. His test loop, executed on an Atari 520ST computer, calls the subroutine under test and then provides a sequence of values for computation. Each of his tests starts with N=0 and then increments by $\left(\left(\mathrm{N} / 2^{18}\right)+1\right)$ until N exceeds its 32 -bit range. The comparative results are as follows: Cathey's Newton subroutine, 439 sec; Cathey's bit-shift subroutine, 417 sec ; Listing 1, 228 sec. )

## LISTING 1-SQUARE-ROOT ALGORITHM

```
*****************************************************************************
* Motorola 68000 -- Unsigned 32-bit Integer Square Root routine.
*
* Enter: dO = N = unsigned 32-bit number
* Exit: dO = 32-bit square root of N. The high word is always 0000.
* do is the floor of the root; i.e. do squared is never > N.
* No registers are affected except do.
*****************************************************************************
```

SQRT:
$\begin{array}{lll}\text { move. } 1 & \text { d1, },-(a 7) & \text { save d1 } \\ \text { move. } 1 & \text { d2,-(a7) } & \text { save d2 }\end{array}$
******

* Compute the "first guess". Strategy:
* 
* 1. Find the most significant non-zero bit pair in N.
* (A bit pair is bits b,b-1 with b even.)
* 2. Define $i=b / 2$.
* 3. Create two numbers:
* $\quad N$ divided by $2^{\wedge}$ i (N shifted right i times), and
* 1 multiplied by $2^{\wedge} i \quad(1$ shifted left i times).
* 4. Average them to get guessl, the first guess.

```
    move.1 d0,dl dl = N from now on
    bmi.b Nbit3231 bit pair "32",31 is non-zero
    beq.b return if N=0, root is 0 too
    add.1 d0,d0 move bit b-1 to bit b
    or.1 dl,d0 "non-zero-ness" of pair b,b-1 now in b only
    moveq #15,d2 d2lo = b/2 = i for b=30 d2hi=0
guess:
    1s1.1 #2,d0
    dbcs d2,guess
    test next bit pair b,b-1 (b=30..0, even)
        until a non-zero pair is found
    move.1 dl,d0 do = N again
    1sr.1 d2,d0 do = N/2^i
    add.w #16,d2 d210= i+16 d2hi=0
```


## DESIGN IDEAS

## LISTING 1-SQUARE-ROOT ALGORITHM (Continued)

| bset.1 | d2,d2 |
| :--- | :--- |
| swap | d2 |
| add.w | d2,d0 |
| roxr.w | $\# 1$, d0 |

```
d2hi \(=2^{\wedge} i\)
\(\mathrm{d} 210=2^{\wedge} \mathrm{i}\)
extend, \(\mathrm{d} 010=\mathrm{N} / 2^{\wedge} \mathrm{i}+2^{\wedge} \mathrm{i} \quad\) (17 bits)
\(\mathrm{d} 0=1 / 2\left[\mathrm{~N} / 2^{\wedge} \mathbf{i}+2^{\wedge} \mathbf{i}\right]=\) guess 1
```


## ******

* Apply Newton's Method. Strategy:
* 1. Given guessl, apply twice the Newton iteration formula:
guess $(K+1)=1 / 2[\mathrm{~N} /$ guess $(K)+$ guess $(K)]$
* generating in turn guess2 and guess3.
* Guess3 will then be either the correct root, or one higher.
* 2. Square guess3.
* 3. Compare this with N. If higher, the root is (guess3)-1.

Otherwise the root is guess3.
newton:

| move. 1 | d1, d2 | $\mathrm{d} 2=\mathrm{N}$ |
| :---: | :---: | :---: |
| divu | d0, d2 | d21o $=N /$ guess $1 \quad \mathrm{~d} 2 \mathrm{hi}=$ junk |
| add.w | d2, d0 | extend, d010 $=N /$ guess $1+$ guess 1 (17 bits) |
| roxr.w | \#1, d0 | $\mathrm{d} 0=1 / 2[\mathrm{~N} /$ guess $1+$ guess 1$]=$ guess2 |
| move. 1 | d1, d2 | $\mathrm{d} 2=\mathrm{N}$ |
| divu | d0, d2 | d2lo $=\mathrm{N} /$ guess2 ${ }^{\text {d }}$ d2hi $=$ junk |
| cmp.w | d0, d2 | is $N /$ guess2 < guess2? (i.e. guess3<guess2) |
| bhs.b | return | no, so guess2 is the root |
| add.w | d2, d0 | extend, d010 = N/guess2 + guess2 (17 bits) |
| roxr.w | \#1, d0 | $\mathrm{d} 0=1 / 2[\mathrm{~N} /$ guess2 + guess2] = guess3 |
| move.w | d0, d2 | d210 $=$ possible root |
| mulu | d2, d2 | $\mathrm{d} 2=$ square of the possible root |
| cmp. 1 | d1, d2 | is this > N? |
| bls.b | return | no, so guess3 is the root |
| it: | \#1, d0 | yes, so (guess3)-1 is the root |
| rn: |  |  |
| move. 1 | (a7)+, d2 | restore d2 |
| move. 1 | (a7) + , dl | restore dl | rts

* For the case $N>$ or $=\$ 80000000$, compute guessl specially \& faster.

Nbit3231:
clr.w do
swap do do $=\mathrm{N} / 2^{\wedge} 16 \quad(\mathrm{~d} 0=\$ 8000$. FFFF)

* See if N is $\operatorname{FFFE} 0001$ or greater; if so, return FFFF.
* (We know that FFFF squared is FFFEO001.)
* This prevents overflow that would occur in the divide.


```
        LISTING 1-SQUARE-ROOT ALGORITHM (Continued)
    bhi.b newton if so, apply Newton's method
* At this point, we know N is FFFExxxx or FFFFxxxx, and do is FFFF.
    or.w dl,d2 d2lo = 0 implies N = FFFExxxx
    maturn dio = 0 implies xxxx = 0000
    bra.b dec it otherwise, root is FFFE
```

The subroutine is based on a variation of the wellknown Newton method, in which you feed a first estimate ( $K=1$ ) to the Newton equation

$$
\operatorname{GUESS}(\mathrm{K}+1)=\frac{1}{2}\left[\frac{\operatorname{GUESS}(\mathrm{~K})}{\mathrm{N}}+\operatorname{GUESS}(\mathrm{K})\right] .
$$

N is the given 32 -bit number. Guess 1 generates a better guess (guess2), with which you generate a better guess, and so on. This procedure converges on the exact root when you use pencil and paper or floating-point arithmetic.

For integer-only arithmetic, however, the procedure produces guesses that eventually bounce between two integers on either side of the desired root, unless N is a perfect square. Older algorithms use this behavior as an exit condition from the iteration loop: Deliberately choosing the first guess too large causes the subsequent guesses to be smaller, and the first guess in the sequence equal to or larger than the one before stops the iteration. You then throw away the last guess; the previous one is the desired floor root. Newton's method requires one to four iterations to obtain the correct
floor root for 32 -bit numbers.
Listing 1, though, recognizes that guess3 is either always correct or is one integer greater than the correct root. No conditional loops are necessary; the routine simply applies the Newton equation twice. To determine if guess3 is correct, the routine squares it-a faster operation than the Newton iteration-and checks whether the result is greater than N . If it isn't, guess3 is the answer; if it is, the answer is one integer less than guess3.

Listing 1 also includes a first-guess loop that saves time by performing special handling of numbers with values of $80000000_{\mathrm{H}}$ or larger (numbers for which the most significant bit is set). The routine computes guess 1 faster as a result and is also able to detect values of FFFE $0000_{\mathrm{H}}$ or greater (numbers that cause divide overflow if handled normally). For these large values, the routine then returns the root immediately without having to use Newton's equation.

EDN

To Vote For This Design, Circle No 747

# Circuit measures op-amp settling time 

James Butler and Peter S Henry<br>Precision Monolithics Inc, Santa Clara, CA

The Fig 1 test circuit is suitable for measuring the settling time of op amps and is simpler than other methods currently in use (Refs 1, 2, and 3). (Ed Note: The authors developed the idea of using batteries as a floating supply for the device under test (DUT) on their own, but Bob Pease and Ed Maddox also presented the idea in a 1971 article, in Teledyne-Philbrick's New Lightning Empiricist.)

The DUT is connected in a unity-gain configuration. Nine-volt batteries supply $\pm 18 \mathrm{~V}$ power to the DUT, and a pulse generator drives the virtual (false) ground formed by the junction of these supply voltages. You should connect decoupling capacitors ( $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ ) across the DUT and the supplies as in normal practice. (Fastsettling DUTs may require capacitor values larger than those shown.)

Schottky diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ clamp the DUT's output within 300 mV of ground, and the JFET buffer transistor $\left(\mathrm{Q}_{1}\right)$ minimizes capacitive loading. $\mathrm{IC}_{1}$, a fast hybrid


## improve circuit performance....\$12.95 <br> (6-49 qty)

Now available for the first time...IF bandpass filters that maintain constant 50-ohm impedance over their passband and stopband.
What are the significant advantages over conventional bandpass filters whose impedance and VSWR change drastically outside the bandpass region? For receivers, improved intermod performance. For wideband amplifiers, greater stability. For mixers, less spurious reflections and improved flatness of response. For oscillators, considerably better noise characteristics.
Housed in a hermetically-sealed package, only 0.4 by 0.8 by 0.4 in., the PIF-series IF bandpass filters meet MIL-STD-202 requirements, have a VSWR of 1.3 (typ), and are offered at IF center frequencies shown in the chart. For your design convenience, performance specs are provided at $20 \mathrm{~dB}, 10 \mathrm{~dB}, 1 \mathrm{~dB}$ rejection points within and outside the bandpass region.

Available for immediate delivery, the constant-impedance IF bandpass filters are priced at only $\$ 12.95$ (6-49 qty) and carry Mini-Circuits' one-year guarantee.

| MODEL | PIF-30 | PIF-40 | PIF-50 | PIF-60 | PIF-70 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Center Frequency $(\mathrm{MHz})$ | 30 | 42 | 50 | 60 | 70 |
| Bandpass $(\mathrm{MHz}) 1 \mathrm{~dB}$ max. | $25-35$ | $35-49$ | $41-58$ | $50-70$ | $58-82$ |
| Stopband $(\mathrm{Mhz}) 10 \mathrm{~dB}$ min. | $7-120$ | $10-168$ | $12-200$ | $14-240$ | $16-280$ |
| Stopband $(\mathrm{Mhz}) 20 \mathrm{~dB}$ min. | $2-210$ | $3-300$ | $3-350$ | $4-400$ | $5-490$ |

finding new ways setting higher standards

A Divis York $11235-0003$ (718) Corporation
PO. Box 350166, Brooklyn, New York Fax (718) 332-4661 Domestic and International Telexes: 6852844 or 620156

## DESIGN IDEAS

op amp, amplifies the buffer's output with a gain of $\left(1+R_{F} / R_{G}\right)$. Two more Schottky diodes, $D_{3}$ and $D_{4}$, clamp the circuit's output voltage to minimize the effect of saturation in the scope's input amplifier.

The resistor values shown produce an output that is $10 \times$ that of the DUT. This gain allows measurement of $1-\mathrm{mV}$ error signals ( $0.01 \%$ of a 10 V step), which in turn lets you use a digitizing oscilloscope-the HP54100A, for example, which has a maximum resolution of 10 $\mathrm{mV} /$ div.

The remaining components form an autozero circuit that reduces the relatively large $\mathrm{V}_{\text {os }}$ of $\mathrm{IC}_{1}$. By offsetting the bias voltage for $Q_{1}$, the components force the average output offset to less than $500 \mu \mathrm{~V}$ (the input offset voltage of $\mathrm{IC}_{2}$ ).

During testing, the DUT's output produces a 10 V step in response to each 10 V transition of the pulsegenerator signal and immediately slews back and settles at about the 0V level (Fig 2). The DUT output supplies load current through $\mathrm{R}_{\mathrm{L}}$ (via the pulse generator) as the waveform begins slewing. The load current then drops nearly to zero as the DUT's output voltage enters the $\pm 300-\mathrm{mV}$ clamp band set by $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$. By observing this voltage on an oscilloscope, you can measure op-amp settling times of less than 400 nsec, to within $\pm 0.01 \%$.

Note that $\mathrm{R}_{\mathrm{L}}$ doesn't load the DUT during its settling phase. To simulate a load in a real application, you may want to connect a resistor or RC network between the DUT's output and its virtual ground (connected to the noninverting input). Note also that ringing and long-


Fig 2-In this scope photo, the upper waveform is the pulsegenerator signal from Fig 1, and the lower waveform is the resulting output response of an OP-42 op amp.


Fig 1—By driving the op amp's supply voltages with a pulse generator, this circuit refers the op-amp output's settling waveform to ground for 10 V as well as -10 V output steps.


Fig 3-This digitizing-oscilloscope display shows the settling waveform of an OP-42 op amp, taken from an automated version of the Fig 1 test circuit. (Settling time, to within $\pm 0.01 \%$, is 792 nsec.)
settling tails on the pulse generator's waveform have a critical effect on measurement accuracy. The test setup allows the DUT's common-mode rejection (CMR) and power-supply rejection (PSR) to reject some of these aberrations, but the pulse generator should produce a clean waveform whose transitions are much faster than the DUT's slew rate. Your pulser may or may not produce such a signal without a $50 \Omega$ termination, for example.

You can automate your settling-time measurements by using a programmable, digitizing oscilloscope. First, observe the circuit output while triggering on either positive or negative edges of the input square wave. To reduce the effects of noise, you must set the scope so that it averages 20 to 30 readings for each data point. A controller will then read the data, starting at a point well beyond the DUT's expected settling time. The first few points establish the settled, dc output level, and the controller sets an error band around this level-say $\pm 0.01 \%$ (Fig 3). (For Fig 1's circuit, this band is $\pm 10$ mV , that is, 1 mV times the gain of $\mathrm{IC}_{1}$.) The controller then tests successive earlier data points until it encounters one outside the error band. The preceding point marks the end of the settling-time interval; the trigger signal marks the beginning.

EDN

## References

1. Harvey, Barry, "Take the guesswork out of settlingtime measurements," $E D N$, September 19, 1985, pg 177.
2. Precision Monolithics Inc, Settling-time test circuit, (OP-41 data sheet), Santa Clara, CA, June 1985.
3. Williams, Jim, "Settling-time measurements demand precise test circuitry," $E D N$, November 15, 1984, pg 307.

To Vote For This Design, Circle No 746

## Design Entry Blank

\$75 Cash Award for all entries selected by editors. An additional $\$ 100$ Cash Award for the winning design of each issue, determined by vote of readers. Additional \$1500 Cash Award for annual Grand Prize Design, selected among biweekly winners by vote of editors.
To: Design Ideas Editor, EDN Magazine
Cahners Publishing Co
275 Washington St, Newton, MA 02158
I hereby submit my Design Ideas entry.
Name


Social Security Number
(Must accompany all Design Ideas submitted by US authors)

Entry blank must accompany all entries. Design entered must be submitted exclusively to EDN, must be original with author(s), must not have been previously published (limited-distribution house organs excepted), and must have been constructed and tested.

Exclusive publishing rights remain with Cahners Publishing Co unless entry is returned to author or editor gives written permission for publication elsewhere.

In submitting my entry, I agree to abide by the rules of the Design Ideas Program.
Signed
Date $\qquad$
Your vote determines this issue's winner. All designs published win $\$ 75$ cash. All issue winners receive an additional \$100 and become eligible for the annual \$1500 Grand Prize. Vote now, by circling the appropriate number on the reader inquiry card.

## ISSUE WINNER

The winning Design Idea for the September 3, 1987, issue is entitled "Frequency divider generates $50 \%$ duty cycle," submitted by Andrzej Partyka of Ademco (Syosset, NY).

## NEW PRODUCTS

## INTEGRATED CIRCUITS



## CMOS GATE ARRAYS

- $1.3-\mu m$, double-level-metal CMOS technology
- Toggle rates to 175 MHz

The M6002X and M6003X Series $1.3-\mu \mathrm{m}$ CMOS gate arrays offer D-flip-flop toggle rates to 175 MHz . Their patented gate-isolation structure achieves a 47,000 -gate density on a die area that is 15 to $25 \%$ smaller than designs using oxide isolation. The gate-array family includes both conventional channel and variable-track master-slice architectures. The company's gate-array CAD system allows for on-chip configurable RAM and ROM. The typical access time for the memory cells is 15 to 25 nsec. Your designinterface options include Mentor

Graphics, Daisy, Valid Logic, and FutureNet development systems; you use the company's cell library. The library offers more than 80 TTL-equivalent macro functions, and more than 180 macro cells, such as gates, flip-flops, and buffers. The arrays are available in small-outline and plastic flat packages; in plastic leaded chip carriers for surfacemount applications; and in plastic DIPs, plastic shrink DIPs, and ceramic pin-grid arrays. They cost from $\$ 0.003$ to $\$ 0.01$ per gate, depending on production quantities, density and package.
Mitsubishi Electronics America Inc, Semiconductor Div, 1050 E Arques Ave, Sunnyvale, CA 94086. Phone (408) 730-5900.

Circle No 351

## A/D CONVERTERS

- Provide 8- or 10-bit, 15 - $\mu$ sec A/D
conversion
- Include an 8-channel analog
input multiplexer

The 8 -bit SDA0808 and the 10 -bit SDA0810 are CMOS monolithic A/D converters that incorporate an 8 channel analog input multiplexer.

Pin compatible with ADC-0808/0809 A/D converters, each converter operates from one 5 V supply and has an 8-bit, TTL-compatible, latched 3 -state output port. The SDA0810 provides its 10 -bit output in two sequential output bytes. The chan-nel-address inputs for the multiplexer are also latched. Operating on the successive-approximation principle,
the converters have a $15-\mu \mathrm{sec}$ conversion period and feature a temp-erature-stabilized differential comparator and sample/hold circuitry. They require an external 5 V reference voltage. The analog inputs accept signals in the 0 to 5 V range, and the total conversion error is $\pm 0.5 \mathrm{LSB}$, without any offset or gain adjustment required. Both devices are housed in 28-pin DIPs and are available in versions that operate over either -40 to $+85^{\circ} \mathrm{C}$ or -40 to $+125^{\circ} \mathrm{C}$. They dissipate a maximum of 15 mW . The SDA $0808, \$ 3$; the SDA0810, $\$ 5(1000)$.

Siemens AG, Zentralstelle fur Information, Postfach 103, 8000 Mu nich 1, West Germany. Phone (089) 2340. TLX 5210025.

Circle No 352
Siemens Components Inc, 2191 Laurelwood Rd, Santa Clara, CA 95054. Phone (408) 980-4500.

Circle No 379


## NETWORK CIRCUITS

- Octal line driver features 3-state output
- Octal line receiver is TTL/MOS compatible

The UC5170 octal-line-driver and UC5180 receiver ICs are designed for LAN applications where you need maximum densities and high levels of integration. The UC5170 features 3 -state outputs, low power consumption, and TTL/MOS-compatible inputs. Its slew rate is programmable. The UC5180 can with-
stand differential inputs of $\pm 25 \mathrm{~V}$. It's TTL/MOS compatible, and it features a reduced supply current of 25 mA . Both devices are available in either a 28 -pin DIP or a 28 -pin plastic leadless chip carrier. UC5170, $\$ 3.05$; UC5180, $\$ 3.12$ (OEM qty). Delivery, stock to eight weeks.

Unitrode Corp, 7 Continental Blvd, Merrimack, NH 03054. Phone (603) 424-2410.

Circle No 353


## SIGNAL TRANSMITTER

- Drives a 4- to 20-mA, 2-wire current loop
- Measures signals from RTDs and strain gauges
The AD693 provides a low-cost method of taking remote sensorbased measurements. It provides excitation for and measures signals from sensors such as RTDs (resistance temperature detectors) and strain gauges. You can power the device from the loop current or from a local supply whose output is set for a $4-$ to $20-\mathrm{mA}, 0-$ to $20-\mathrm{mA}$, or $12 \pm 8-\mathrm{mA}$ signal transmission. The device includes an instrumentation amplifier, a voltage-to-current converter, a voltage reference, an auxiliary amplifier, and application resistors. The stable 6.2 V voltage reference can supply 3.5 mA for sensor excitation, and the application resistors simplify sensor hookup by providing six pin-strappable ranges for $100 \Omega$ RTDs. The IC also provides pin-programmable, cur-
rent-span, and zero adjustments. In a 20 -pin ceramic DIP, $\$ 9.00$ (100). Delivery, 26 weeks ARO.

Analog Devices, Literature Center, 70 Shawmut Rd, Canton, MA 02021. Phone (617) 935-5565. TWX 710-394-6577. TLX 174059.

Circle No 354


DC/DC CONVERTER

- Operates directly from rectified $115 / 230 \mathrm{~V}$ ac lines
- Provides $15 \mathrm{~V}, 500-\mathrm{mA}$ dc output

The IR2100 dc/dc converter needs only three external components to form a complete 15 V dc, $500-\mathrm{mA}$ de/dc converter power supply that works directly from $115 / 230 \mathrm{~V}$ ac lines. The device is especially suited for bias-supply applications in switch-mode power supplies where only unregulated dc power is avail-able-an application that formerly required a bulky $60-\mathrm{Hz}$ transformer. Its other applications include instrumentation, motor control, office machines, and battery chargers for portable tools. The converter's internal frequency is set at 150 kHz in order to reduce the size of the magnetics. The recommended external components comprise a $4.7-\mathrm{mH}$ inductor, a $1-\mu \mathrm{F}$ capacitor, and a fastrecovery flyback diode. The IR2100A in a 5-pin TO-220 package, $\$ 9$ (1000). Production quantities are scheduled for the first quarter of 1988.

International Rectifier, 233 Kansas St, El Segundo, CA 90245. Phone (800) 223-7018; in CA, (213) 607-8969.

Circle No 355

## NPC

(Division of Seiko Watch Group) NPC is the technical pioneer and leader of I.C. manufacture of digital filters for CD players.

DIGITAL SIGNAL PROCESSING

- SM5831F

Digital Video Filter 4 to 8 tap variable FIR $\mathrm{f} \mathrm{clk}=15 \mathrm{MHz}$
Package: 64PIN FPP

- SM5828

4 Video Shift Registor 8 bit word, 1 to 128 variable step
$\mathrm{fclk}=20 \mathrm{MHz}$
Package: 24PIN DIP

- $\overline{\text { SM5805 }}$
$\triangle$ PCM Audio Digital Filter 121th order filter $\times 2 \mathrm{ch}$.
Package: 28PIN DIP
- $\overline{\text { SM5808 }}$
$48 \times 8$ bit Multiplier
$\dagger$ mac $=45 \mathrm{nS}$
Package: 48PIN DIP
- $\overline{\text { SM5810 }}$
$416 \times 16$ bit Multiplier
$\dagger \mathrm{mac}=65 \mathrm{nS}$
Package: 64PIN DIP/68PIN PGA
SPECIAL FUNCTION


## - $\overline{\text { SM6100 }}$

48 bit A/D Converter
Conversion time $2.1 \mu \mathrm{~s}$
No S/H required $\mu \mathrm{P}$-bus compatible Package: 20PIN DIP

## - $\overline{\text { PLL2001 }}$

4 PLL Frequency Synthesizer -
f in = up to 200 MHz
Package: 16PIN DIP

## - $\overline{\text { SC6433 }}$

4 B/W TV Camera Sync. Generator NTSC or CCIR
Packge: 22PIN DIP

## - SM8530B

IEC Bus Interface Controller Meets IEEE-488 (GP-IB)
Package: 40PIN DIP
For Technical Information,
Sample Requests and Orders
U.S. Sales Distributor:

## $\bar{Z}_{\text {SEPONIX }}$ Corporation

2151 O'Toole Ave.
Suite L
San Jose, CA 95131
TEL: (408) 922-0133
TOLL FREE: 1-800-237-4590
FAX: (408) 922-0137
TLX: 9102405802/SEPONIX USA


MOTOR-CONTROL IC

- For universal ac motors
- Uses a minimum of external components

The ZN410 motor controller performs all the functions necessary to control the speed of universal ac motors. The IC needs only six resistors, eight capacitors, and one diode as external components. It controls speed by comparing a potentiometer voltage with a voltage derived from an F/V converter that's proportional to the actual motor speed. It then amplifies the difference, or error voltage, and uses it to define the conduction angle of a triac, which is connected in series with the motor's supply voltage. The device is powered from the ac line through a limiting resistor or from a dc source. The ZN410 operates over 0 to $70^{\circ} \mathrm{C}$. It's available in a 16 -pin plastic DIP or a 16 -pin small-outline, surface-mount package. \$1.32 (1000). Delivery, stock to six weeks.

Ferranti Electronics Ltd, Fields New Rd, Chadderton, Oldham OL9 8NP, UK. Phone 061-624 0515. TLX 668038.

## Circle No 356

Ferranti Electric Inc, 87 Modular Ave, Commack, NY 11725. Phone (516) 543-0200. TLX 6852104.

$$
\text { Circle No } 380
$$

## ANALOG SWITCHES

- Low on-resistance
- Fast switching

The DG400 Series analog switches are built with the company's highvoltage silicon-gate CMOS process. The DG411 contains four independently operated, normally closed (logical zero is on) switches and is
pin compatible with the DG211. The DG412 has four normally open switches; the DG413 contains two switches in each logic configuration. The series is designed for use in precision S/H circuits. Each of the quad spst analog switches features $35 \Omega$ of on-resistance, a $250-\mathrm{pA}$ leakage current, and a $175-$ nsec switching speed. The switches are suitable for application in disk drives, industrial controls, instrumentation, and automatic test equipment. They cost $\$ 3.15$ in plastic DIPs, $\$ 3.85$ in small-outline packages, and $\$ 7.25$ in ceramic DIPs; MIL-STD-883 versions are $\$ 8.98$ (100). Delivery, four to eight weeks ARO.
Siliconix Inc, 2201 Laurelwood Rd, Santa Clara, CA 95054. Phone (800) 554-5565; in CA, (408) 9888000.

Circle No 357


## GaAs STATIC RAM

- Achieves cycle times of 2.5 and 3.5 nsec
- Includes registers and a writepulse generator

The 12GO14 256×4-bit static RAM has reduced its $3.0-$ and $5.0-\mathrm{nsec}$ cycle times to 2.5 and 3.5 nsec, respectively, resulting in a $400-\mathrm{MHz}$ cycle rate. Because of the chip's architecture, which includes on-chip registers and a write-pulse generator, the device is suitable for applications that store and process information in real time. The two versions are available in either leadless or leaded chip-carrier packages. 2.5-nsec 12G014-25, \$124.70; $3.5-$ nsec 12G014-35, $\$ 99.50$ (500).

GigaBit Logic, 1908 Oak Terrace Lane, Newbury Park, CA 91320. Phone (805) 499-0610. TLX 6711358.

Circle No 358


## Pressure sensors provide amplified output

140PC pressure sensors are individually calibrated and temperature compensated, then amplified so they can directly interface to control circuitry or A/D converters. They're ready to use, off-the-shelf.

These sensors provide a higher degree of accuracy than low level output products, and are interchangeable. PCB terminals exit on the opposite side of the ports. Optional 12 -inch, 24 guage colorcoded leadwires are also available.

For more information or a FREE catalog covering our full line of pressure sensors, write MICRO SWITCH, The Sensor Consultants, Freeport, IL 61032. Or call 815-235-6600.

CIRCLE NO 18


Up to 500 psi pressure sensor

The 240PC Series offers pressure sensing options ranging from -15 to 500 psi .

A rugged aluminum housing makes these sensors suitable for applications where durable packaging is required. Several types of internal O-ring seals are available for wide media compatibility with non-caustic fluids.

Accuracy comes from temperature compensating circuitry, computer-consistent calibration of null and full scale output, plus excellent repeatability. These sensors are amplified and fully signal conditioned.

For more information or a FREE catalog covering our full line of pressure sensors, write MICRO SWITCH, The Sensor Consultants, Freeport, IL 61032. Or call 815-235-6600.


At about $\$ 15$ a sensor, the 16 PC is the lowest cost method of sensing the differential pressure of liquids and highhumidity gases.

And while our new miniature sensor is economical, it's also very reliable. Thanks to the unique new chip mounting technique we use. It seals the sensing element so that moist media can be applied to both sides of the sensor chip.

Temperature compensation and on-chip laser trimming add to reliability as well, ensuring high stability over $0-5,0-15$ and $0-30$
pressure sensing ranges.
The 16PC Series is compatible with high volume circuit board assembly processes and is available in differential, gage and modular versions.

Applying technology innovatively is just one of the ways we can help you save money. To find out more, call us at 815-235-6600. Or write MICRO SWITCH. Freeport, IL 61032.

## Together, we can find the answers.

## MICROSWITCH

a Honeywell Division

## Macintosh'm II A/D, D/A, Dl/O



- 16 analog inputs
- 12-bit resolution
- Choice of 3 sample rates up to 100,000 samples/sec
-Automatic scanning
-Software programmable gain
- 2 analog outputs-12-bit resolution
- 8 digital inputs/outputs
- 3 counter/timers
- Optional high-performance DMA
- Real-Time System Integration (RTSI ${ }^{\text {PM }}$ ) timing capability between boards
- LabDriver ${ }^{\text {TM }}$ data acquisition software support for popular languages and LabVIEW ${ }^{\text {TM }}$ Software Construction System


CIRCLE NO 20

## VOICEBAND INVERTER

- Operates in the 300- to $3000-\mathrm{Hz}$ voiceband range
- Fixed-frequency inversion

The MX004 is a half-duplex, audiofilter array and frequency-inversion scrambler IC for mobile radio applications. It exchanges high and low frequencies in the $300-$ to $3000-\mathrm{Hz}$ voiceband and renders transmitted messages unintelligible to listeners using other systems. You can switch the single voiceband channel to either transmit or receive. Its highorder filtering permits the IC to operate with a continuous-tone con-trolled-squelch-system scheme and other subaudio-signaling schemes, and provides high-quality recovered audio. An on-chip clock generator controls the carrier and filter cutoff frequencies. For ease of interface with a $\mu \mathrm{P}$, you can address the logic inputs either serially or in parallel. In a plastic DIP, $\$ 10.46$ (1000).

MX-COM Inc, 4800 Bethania Station Rd, Winston-Salem, NC 27105. Phone (800) 638-5577; in NC, (919) 744-5050.

Circle No 359


## CCD IMAGERS

- Spec low-noise performance
- Transfer 5000 frames/sec in par-allel-output mode
The TK064/TK128 family of CCD imagers offers single- and multipleoutput versions that feature lownoise performance at high frame rates. The TK128PR, for example, has a noise spec of $<50$ electrons at 5000 frames $/ \mathrm{sec}$. Depending on the
speed required, the devices' frametransfer rate varies from 500 frames/sec in serial-output mode to 5000 frames/sec in parallel-output mode. The wide dynamic range of the devices $(20,000$ to 1$)$ is constant even at the high parallel-frametransfer rates. The image sizes range from $64 \times 64$ to $64 \times 128$ pixels and offer both front and back illumination. The company claims that the imagers have good quantum efficiency at blue and UV wavelengths, and that they exhibit excellent optical flatness and mechanical rigidity. You can obtain demonstration boards to evaluate the devices' performance in a system. TK064M-1F (a $64 \times 64$-pixel, single-output device) $\$ 250(10,000)$.
Tektronix Inc, CCD Marketing, Box 500, M/S 59-420, Beaverton, OR 97075. Phone (800) 835-9433, ext 100; in OR, (503) 627-5457.

Circle No 360

## MULTIPLYING DAC

## - $\pm 0.5-L S B$ max differential nonlinearity <br> - 125-nsec settling time

The VC512 12-bit multiplying DAC maintains a settling time of 125 nsec while providing what is essentially 13 -bit accuracy with its $\pm 0.5$-LSB max differential nonlinearity. The settling-time specification includes the propagation delay through the device. The multiplying feature, combined with D/A-conversion capabilities, allows you to use fewer components in such complex dataacquisition and display applications as graphics displays and other highspeed A/D data-conversion tasks. The device delivers an 8 -mA output, and you can modulate the multiplying reference current at $8 \mathrm{~mA} / \mu \mathrm{sec}$. From $\$ 38.70$ for plastic leaded chip carriers to $\$ 125$ for surface-mount military packages (100).

VTC Inc, 2401 E 86th St, Bloomington, MN 55420. Phone (612) 8515200.

Circle No 361


## TIME SOURCE

- Synchronizes the calendar clocks of networked VAX computers
- Generates signal from Coordinate Universal Time

The VAX Time Source synchronizes the calendar clocks of networked VAX computers. The timing device is synchronized to the world time standard, Coordinated Universal Time (UTC), as transmitted by the National Bureau of Standards (NBS). It generates a signal within 10 msec of the UTC standard, and will run on any VAX computer using DEC's VMS operating system. Its hardware consists of an analog AM receiver and a $\mu \mathrm{P}$-based signalprocessing section. It has a crystalcontrolled dual-conversion receiver, which monitors the five NBS frequencies. The device interfaces with the computer through an RS-232C port and a TTL-level output. It includes turnkey VMS software that sets the system calendar clock at power-up, accounting for the time zone and the computer's location. If the computer clock drifts, the software maintains a log of the variance between the source and the VAX system clock; the software triggers an alert for the system manager upon achieving a selectable limit. The device makes adjustments for daylight-saving time and automatically resets itself after a power outage. The unit runs from 115 V ac at 10 W and weighs $31 / 2 \mathrm{lbs}$. $\$ 1495$.

Precision Standard Time Inc, 105 Fourier Ave, Fremont, CA 94539. Phone (415) 656-4447.

Circle No 362

## GRAPHICS BOARD

- Provides VME Bus systems with $1280 \times 1024$-pixel color displays
- Displays as many as 256 colors from a palette of 16.8 million
Featuring two AMD QPDM quad pixel data-flow manager ICs and a frame buffer with 2 M bytes of dualported video RAM, the doubleEurocard OPAC graphics board provides you with a high-resolution graphics subsytem for VME Bus systems. The board allows you to simultaneously display as many as 256 colors from a palette of 16.8 million on a $1280 \times 1024$-pixel resolution display with a refresh rate of 60 Hz . By cascading three OPAC boards together, you can operate with 24 bits/pixel, theoretically allowing you to simultaneously dis-

play all 16.8 million colors. By using VME Bus broadcast data transfers, you can program all the QPDMs in parallel; therefore, increasing the color resolution does not slow down the board's graphics operations. Graphics commands to the board are queued in a 1 k -byte onboard FIFO buffer, relieving the host processor of waiting while the board becomes available for the next graphics command. Software support for the
Find the small change:

| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| :--- | :--- | :--- | :--- | :--- |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19639 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |
| 2.19640 | 2.19640 | 2.19640 | 2.19640 | 2.19640 |

TThe 197 Microvolt DMM detects the small change-one part in 220,000 -for small change: ${ }^{\mathbf{5} 20}$. And you can automate with its IEEE-488 option. Find out how to get a big change in your measurement capabilities. Call the Keithley Product Information Center:

board includes the company's QPAC software development tools, and high-level graphics packages (for example, GKS). Less than DM 6000 for a version with one QPDM and 1M-byte of RAM; less than DM 10,000 for a version with two QPDMs and 2M bytes of RAM.
Eltec Elektronik GmbH, Gali-leo-Galilei-Strasse 11, 6500 Mainz 42, West Germany. Phone (06131) 50630. TLX 04187273.

Circle No 363


## VOICE MODULE

- Produces voice-quality communications at 9600 bps
- PC board contains $\mu$-law codec

The low-bit-rate voice digitizer LBRV Codec Module produces voice-quality communications. The pc board contains a $\mu$-law codec that digitizes an analog voice input. A compression algorithm, based on a combination of TDHS (time domain harmonic scaling) and APC-DBA (adaptive predictive coding/dynamic bit allocation), achieves a selectable $9600-$ or $12,000-\mathrm{bps}$ bit rate. It allows you to send 12 real-time voice channels or a mix of voice and synchronous or asynchronous data over a 56k-bps DDS (digital data service) circuit or over a DS-0 channel in a T1 circuit. The unit contains a signal processor, pre-emphasis and de-emphasis filters, and a dual-port USART. A 4 -wire voice I/O interface with 150 -msec 1 -way throughput delay provides full-duplex oper-
ation. Other features include remote command diagnostics and SDLC bit-oriented protocol compatibility with frame error detection. The device enables a $1200-\mathrm{bps}$ asynchronous data channel and two real-time voice channels to transmit signals over one $19,200-\mathrm{bps}$ modem. $\$ 400$ (1000).

Advanced Compression Technology, 31368 Via Colinas, Suite 104, Westlake Village, CA 91362. Phone (818) 889-3618.

Circle No 364


OPTICAL DATA ENTRY

- Data-entry system recognizes variable typestyles
- Consists of a handheld scanner and an expansion board
The TransImage 1000 optical dataentry system for the IBM PC/XT, PC/AT, or $100 \%$-compatible computers can recognize typeset and text. The system reads characters from fixed-pitch, proportionally spaced, typeset, typewritten, near-letter-quality, and laser-generated documents. It can recognize variable character sizes and typestyles. It consists of a handheld scanner with user-definable function buttons and a single-slot PC expansion board with menu-driven software. A recognition engine in the expansion board has a $10-\mathrm{MHz} 68000 \mu \mathrm{P}$ and custom gate-array chips to achieve a $40-\mathrm{cps}$ recognition rate. $\$ 2595$.
TransImage Corp, 910 Benicia Ave, Sunnyvale, CA 94086. Phone (800) 227-1817; in CA, (408) 7334111.

Circle No 365


## PRINTER

- 9-pin dot-matrix printer has 180-cps draft mode
- Handles 1-step loading of single sheets

The 182 Plus 9-pin dot-matrix printer offers bidirectional print speeds of 180 cps in high-speed draft mode, 120 cps in utility mode, and 30 cps in near-letter-quality mode. Frontpanel buttons select print mode as well as 10,12 , or 17 characters $/ \mathrm{in}$. A paper-handling feature allows 1 -step loading of single sheets of paper. You can pin feed labels and continuous forms from the rear or bottom of the printer, and an optional tractor handles forms with as many as four parts. Print-style options include enhanced, superscript, subscript, and double-width characters, as well as underlining. The 9.9-lb printer can produce bit-image graphics and charts having resolutions as high as $288 \times 72$ dpi. It is available with a parallel or serial interface with IBM or Microline emulation. $\$ 319$.

Okidata, 532 Fellowship Rd, Mount Laurel, NJ 08054. Phone (609) 235-2600. TWX 710-897-0792.

## Circle No 366

## PEN PLOTTERS

- Feature axial pen speeds to 32 ips on 16 sizes of media
- Have 0.0005-in. mechanical resolution

Designed for the PC-based CAD market, DMP-60 Series pen plotters draw on paper, vellum, and polyester film using fiber-tip pens, dispos-
able technical pens, refillable liquidink pens, and roller-ball pens. The DMP-61 produces drawings on 16 sizes of media, from $81 / 2 \times 11 \mathrm{in}$. to $24 \times 36$ in.; it has 32 -ips max axial pen speed and 4 g max axial acceleration. The DMP-62 accommodates 23 sizes of media, from $81 / 2 \times 11$ in. to $36 \times 48$ in.; it features 24 -ips max axial pen speed and 2 g max axial acceleration. Both models have $0.0005-\mathrm{in}$. mechanical resolution and $\pm 0.002$-in. same-pen repeatability. They each have a $68000 \mu \mathrm{P}$, which allows them to do closed-figure-area fills and arc-based fonts with fills. Both plotters feature RS-232C interfaces and ten character sets; a Kanji character set is optional. The single-pen plotters also have a 6 -pen changer option. DMP-61, \$4695; DMP-62, \$6495.

Houston Instrument, 8500 Cameron Rd, Austin, TX 78753. Phone (512) 835-0900.

Circle No 367


## TRANSPUTER CARD

- Provides a T414 or T800 Transputer in VME Bus systems
- Use as CPU or gateway to multiple Transputer systems
The BBK-V2 double-Eurocard CPU board for VME Bus systems is based on a $20-\mathrm{MHz}$ T414 or T800 Transputer. The board has 2M bytes of RAM, which is dual ported to both the Transputer and the VME Bus. The Transputer also has direct access to the VME Bus for 8-, 16-, or 32 -bit VME Bus data transfers using 24- or 32 -bit addressing. You can program the board's address modifier decoding via soft-
ware. You can also install as much as 1M byte of onboard EPROM-resident firmware. Four serial Transputer links, operating via RS-422 drivers at a data rate of 20 M bps, allow you to link the BBK-V2's Transputer to other Transputer systems or subsystems via as much as 10 m of cabling. To trasmit over longer Transputer links, you can jump-er-select the links to operate at 10 M or 5 M bps. The VME Bus interface has a VME Bus interrupt handler and interrupt generator, and includes support for DMA operations and multiprocessor VME Bus environments. Software development for the board is supported by the Occam parallel programming language and by C, Pascal, and For-tran- 77 compilers. DM 8900 .

Parsytec GmbH, Juelicher Strasse 338, 5100 Aachen, West Germany. Phone (0241) 1822275. TLX 8329659.

Circle No 368


## MICROCONTROLLER

- 1-board controller contains 8-MHz CMOS Z80 $\mu$ P
- Programs developed using 5 V supply and CRT terminal
The SBS-1100 single-board $\mu \mathrm{C}$ is designed for industrial-control applications. The board contains an 8-MHz CMOS Z80 $\mu \mathrm{P}$; an 8-channel, 10-bit A/D converter; 32 digital I/O lines; 28 k or 96 k bytes of static RAM; an EPROM/EEPROM programmer; and a battery-backed cal-


## QUICK-Memorize this list:

| 175.69 | 18.905 | 1.7868 | 171.67 | 143.98 |
| :--- | :--- | :--- | :--- | :--- |
| 1.6523 | 153.47 | 15.097 | 132.69 | 185.36 |
| 17.546 | 185.98 | 16.264 | 1.3789 | 1.6243 |
| 154.52 | 19.090 | 15.778 | 197.35 | 16.230 |
| 188.58 | 129.34 | 174.58 | 19.875 | 1.9465 |
| 1.3876 | 101.09 | 16.790 | 1.9721 | 1.6759 |
| 1.7566 | 18.236 | 1.7805 | 198.67 | 189.20 |
| 187.43 | 17.647 | 152.78 | 189.36 | 17.654 |
| 18.347 | 16.154 | 1.5737 | 18.745 | 195.86 |
| 17.961 | 1.8497 | 15.876 | 191.60 | 17.949 |
| 16.975 | 186.67 | 175.87 | 15.134 | 145.87 |
| 1.8264 | 13.478 | 16.783 | 16.598 | 157.83 |
| 15.783 | 1.1654 | 136.56 | 11.387 | 1.6781 |
| 15.786 | 118.75 | 158.70 | 114.36 | 17.169 |
| 11.080 | 1.1342 | 178.67 | 10.287 | 1.6085 |
| 1.2136 | 1.8514 | 10.562 | 1.2905 | 191.70 |

TThe 175 Autoranging DMM can-up to a hundred readings, and it determines minimum and maximum values. Five functions and a lot more-for ${ }^{\mathbf{s}} 449$. IEEE-488 and battery options, too. QUICK-Call the Keithley Product Information Center:

endar clock. The external interfaces include two RS-232C ports, a keypad port, a display port, and an expansion port. A resident ROM contains 20 k bytes of a multitasking Basic language called CAMBasic. Using a 5 V power supply and a CRT terminal, or an IBM PC/XT or PC/AT with the vendor's SmartLink, you can develop, debug, and store programs on the board. The CAMBasic command set contains multitasking and interrupt-handling features for real-time environments such as the AutoLog command, which can acquire and store 5000 analog samples/sec. 28k-byte version, $\$ 396$ (100).

Octagon Systems Corp, 6510 W 91st Ave, Westminster, CO 80030. Phone (303) 426-8540. TLX 4931919.

Circle No 369


PROJECTION SYSTEM

- Locks onto horizontal scan rates of 15 to 50 kHz
- 650-lm peak light output for large screens
The ECP 3000 3-lens video projection system is suitable for video and low-end CAD environments. It provides a high brightness level ( $650-\mathrm{lm}$ peak light output) for large screens (from 5 to 25 ft ). It has circuitry that automatically locks onto horizontal scan rates of 15 to 50 kHz . A linear nondifferential video amplifier accommodates digital clock rates of 130 MHz and has a $3-\mathrm{dB}$ bandwidth of 60 MHz . The horizontal retrace time is $4 \mu \mathrm{sec}$, and vertical retrace time is $300 \mu \mathrm{sec}$. Hybrid optics provide an optical resolution of 1200 pixels. F1.0 hybrid lenses are color-
corrected and have a separate adjustment for corner focusing of either flat or curved screens. The system has a battery-backed $\mu \mathrm{P}$ and memory to store setups for 28 input sources. An IR remote-control system handles full-zone digital convergence and on-screen display. The system comes with one RGB input module and operates with data or graphics terminals. $\$ 14,995$. Delivery, 60 days ARO.

Electrohome Lim, 809 Wellington St N, Kitchener, Ontario, Canada N2G 4J6. Phone (617) 894-3100.

Circle No 370


19-IN. MONITOR

- $1280 \times 960$-pixel resolution for the Macintosh SE
- Seven times larger than the standard Macintosh screen

The Viking 1 large-screen monochrome monitor is suitable for desktop publishing on the Macintosh SE computer. The $19-\mathrm{in}$. monitor features $1280 \times 960$-pixel resolution with a noninterlaced $66-\mathrm{Hz}$ refresh rate. Images are seven times larger than those on the standard Macintosh screen and display one full page or two facing pages. Three desktoppublishing modes include an Extend mode, which extends the image to the Macintosh SE, allowing a larger image to be displayed and to be vertically scrolled; a Magnify mode, which magnifies whatever the cursor is pointing to on the large screen; and a WYSIWYG (what-you-see-is-what-you-get) mode, which lets the Macintosh SE display the document at exact print size. A
hardware screen saver turns off the screen after a selected interval. Monitor with a plug-in controller card, software, a manual, and a $6-\mathrm{ft}$ cable, $\$ 1995$.

Moniterm Corp, 5740 Green Circle Dr, Minnetonka, MN 55343. Phone (612) 935-4151. TLX 753626.

Circle No 371


## DIGITIZERS

- Available with 0.005- or 0.010in. positional accuracy
- Allow you to connect a menu tablet and terminal

The HR46T-Worktop digitizing panels are suitable for incorporation into CAD workstations or existing desktop systems. They come in two versions with positional accuracies of 0.005 and 0.010 in . ( 0.127 and 0.25 mm ). You can have the color and surface texture matched to your individual requirements. The digitizers have an active digitizing area of $46 \times 26$ in., which is suitable for continuous digitizing of A1 or larger documents. The units connect to a host via an RS-232C, IEEE-488, or parallel interface, and they are compatible with most CAD software packages. The devices are supplied with a control unit that allows you to connect a dedicated menu tablet and a video display unit or PC to the digitizer, while still using only one host computer port. $£ 4800$ for the 0.005 -in.-accuracy version; $£ 3600$ for the 0.010 -in.-accuracy version.

Terminal Display Systems Ltd, Lower Philips Rd, Whitebirk Industrial Estate, Blackburn, Lancashire BB1 5TH, UK. Phone (0254) 676921. TLX 635693.

Circle No 372


## I/O CARD

- Provides analog and digital I/O for the Apple II, II+, and IIe
- Features 2.5-usec A/D-conversion time for 8 -bit resolution
The Data I/O 8 analog and digital interface card for the Apple II, II + , and IIe computers has eight analog input channels with frequency bandwidths from dc to 10 kHz . Its ADC facilitates digital conversion of analog voltages from 0 to 5.10 V into 8 -bit data in $2.5 \mu \mathrm{sec}$, whereas its 8 -bit DAC converter drives eight analog output channels in the range of 0 to 5.10 V . Three 8 -bit digital input ports comprise the 24 TTL digital inputs. Similarly, three 8 -bit output data latches comprise the 24 TTL digital outputs. The digital outputs can drive 10 LSTTL loads. You can use Basic commands to read from or write to the card. Its analog inputs are dc protected to $\pm 30 \mathrm{~V}$ and are protected against transients to $\pm 150 \mathrm{~V}$. The card comes with four cables and a $40-\mathrm{pg}$ manual. $\$ 295$.
Naylor Industries, Box 33187, Indianapolis, IN 46203. Phone (317) 783-6049.

Circle No 373

## COMMUNICATIONS CARD

- Provides VME Bus systems with a variety of protocol emulations
- Has driver and spool software available for Unix System V
The SICC-BSC double-Eurocard communications card for VME Bus systems handles a variety of bisynchronous communications protocols. The board allows you to access vari-
ous emulations including IBM-2780, -3780 and -3270, and Siemens-8315/ 8418 and 8160/9750. The board handles, as much as possible, all the communications protocol requirements, including data-link control, insertion and deletion of control characters, assembly and disassembly of data blocks, data-block transmission and reception, and error handling. High-level commands, issued from a VME Bus host CPU, allow you to control the data-link and transfer-data function, as well as perform initialization, diagnostic, and statistical-evaluation functions. The board supports serial communications at data rates as high as $19,200 \mathrm{bps}$ via an X. 21 interface that is routed through its P2 connector. All the necessary control firmware is ROM resident on the board. A software driver and an RJE (re-mote-job-entry) spool administration software package are available for the board in a Unix System V
operating-system environment. The company will undertake integration into other operating systems. The SICC-BSC board costs approximately DM 6800; the RJE spool system with 3780 emulation costs approximately DM 9600 .
Stollmann GmbH, Max-BrauerAllee 81, 2000 Hamburg 50, West Germany. Phone (040) 3890030. Teletex (17) 403226.

Circle No 374

## SCSI ADAPTER

- Contains a message-passing coprocessor
- Provides asynchronous SCSI transfer rates to $1.5 M$ bytes $/$ sec
The Rimfire 2500 Multibus II SCSI host-bus adapter board occupies one slot and conforms to the doubleheight Eurocard form factor. It can support as many as seven SCSI devices compatible with the ANSI


## Go easy on your cal lab:

All of your Model 175 and 197 DMMs can be calibrated automatically-without the need to access internal test points. Even if they're not equipped with the IEEE-488 interface option. All it takes is the Model 1755 Calibration Interface (below). You'll be saving your calibration lab manager his most critical asset-time.

Get day-in, day-out high performance and reduce instrument
 maintenance. Call the Keithley Product Information

Center: (216) 248-0400.


Keithley Digital Multimeters KEITHLEY

X3.131-1986 specification. Its Western Digital WD33C92 SCSI controller chip provides asynchronous and synchronous transfer rates of 1.5 M and 4 M bytes/sec, respectively. The device's floppy-disk-drive interface supports four single- or doublesided, single-, dual-, or quad-density disk drives. A message-passing coprocessor facilitates unsolicited and solicited message passing over the system bus. Solicited data transfer across the Multibus II bus can be burst at 32 M bytes/sec. A 256 k -byte buffer decouples the SCSI and mes-sage-passing activity. The board also supports the Multibus II Built-In-Self-Test (BIST). You can order drivers for iRMX 286 and the Unix System V operating system. $\$ 2495$.

Ciprico Inc, 2955 Xenium Lane, Plymouth, MN 55441. Phone (612) 559-2034.

## Circle No 375



## LASER PRINTER

- 12 pages/minute with $300 \times 300$ dot/in. resolution
- Printer life is 600,000 pages, extendable to 1.2 million

The PageLaser12 laser printer has a print speed of 12 pages/minute. Long-lasting consumables such as toner, developer, and drum contribute to a product life of 600,000 pages; an optional service kit can extend the product life to 1.2 million pages. The company manufactures
all accessories; these include as many as three trays for paper, a standard 250 -sheet bin, an optional 500 -sheet bin, and an optional envelope feeder. Other accessories include an output collator for sorting and universal trays that are adjustable for statement-, letter-, or legalsized sheets. The standard onboard memory is 512 k bytes; 1.5 M bytes of memory is optional. The printer produces text and graphics with $300 \times 300-$ dot/in. resolution. Prestige Elite, Courier 10, and Line Printer fonts are resident; HP LaserJet-compatible fonts can be downloaded from disk. $\$ 3699$.

Toshiba America Inc, Information Systems Div, 9740 Irvine Blvd, Irvine, CA 92718. Phone (800) 4577777; in CA, (714) 380-3000.

Circle No 376

## COMPUTER

- Runs 32-bit Unix System V release 3.1
- Based on $80386-\mu$ P chip

The 6386 WGS 32 -bit personal computer is based on the Intel $80386 \mu \mathrm{P}$ chip and runs 32 -bit Unix System V release 3.1 applications concurrently with MS-DOS applications. A feature called DOS Supervisor runs as many as eight MS-DOS applications simultaneously. It will also run OS/2 applications when they become available. A $16-\mathrm{MHz}$ desktop model accommodates as many as 20 simultaneous users, and a $20-\mathrm{MHz}$ floorstanding model, called the 6386 E (Extended) WGS, serves a network of as many as 32 users. The desktop model is available in four configurations: a single floppy-disk-drive unit and units with hard disks of 40 M , 68 M , and 135 M bytes, respectively. Each desktop unit has 1 M byte of RAM, expandable to 48 M bytes. The floor model features a 135 M byte hard disk and 2 M bytes of RAM, expandable to 64 M bytes. The computer supports CGA (color graphics adapter), EGA (enhanced graphics adapter), VGA (video
graphics adapter), and AT\&T graphics and has a 101-key PC/ATcompatible keyboard. An RS-232C serial port and a Centronics compatible parallel port are standard. From $\$ 4899$ to $\$ 10,395$.
AT\&T, 1 Speedwell Ave, Morristown, NJ 07960. Phone (800) 2471212.

Circle No 377


## GRAPHICS CARDS

- Allow PCs to drive $800 \times 560$ pixel display monitors
- Are compatible with EGA and CGA monitors

The TT786-B5 and TT786-B20 are graphics cards for IBM PC, PC/XT, $\mathrm{PC} / \mathrm{AT}$, and compatible computers that support the $800 \times 560$-pixel display resolution of NEC MultiSynch and similar monitors. Both boards are fully compatible with CGA monitors, and, with the capability to display 16 colors from a palette of 64 colors, are also compatible with EGA monitors. The boards are based on the Intel 82786 graphics processor, which provides hardware windows, and a high-level graphics instruction set that includes BitBlt and CharacterBlt commands. The TT786-B5 has a 512 k -byte display memory; the TT786-B20 has a 2 M byte display memory. Software support for the boards includes drivers for AutoCAD, Microsoft Windows, and Digital Research's GEM, and a port of Turbo Pascal Graphix. TT786-B5, £450; TT786-B20, £750.
Tektite Ltd, 9 Coolhurst Rd, London N8 8EP, UK. Phone 01-341 2468. TLX 269441.

Circle No 378

## NEW PRODUCTS

## COMPONENTS \& POWER SUPPLIES

## SEALED SWITCHES

- Handle loads ranging to 10A
- Offer -25-m $\Omega$ max contact resistance

P3 Series rectangular-shaped pushbutton switches are completely sealed at both the front and back of the panel. The devices handle loads ranging from computer level to 10 A . Contact resistance is $<25 \mathrm{~m} \Omega$. The switches feature a contact-wipe design that helps break contact welds and maintain low contact resistance. They have a $0.25-\mathrm{in}$. front-panel projection and a $1.125-\mathrm{in}$. rear-panel projection, including the $0.25-\mathrm{in}$. quick-connect terminals. These snap-in mounted switches are available in NO , NC, and dpdt configura-

tions. $\$ 4.59$ (100). Delivery, four to six weeks ARO.

Otto Controls, 2 E Main St, Car-
pentersville, IL 60110. Phone (312) 428-7171. TLX 722426.

Circle No 381


## DISPLAY

- Includes drive electronics and controller
- Character generator can store two 128-character sets

The APD-256M026-1 is a 256 -character dot-matrix plasma display that comes with drive electronics and a controller. The unit operates in a serial or parallel mode and provides eight lines of 32 characters each. Each 0.26 -in., $5 \times 7$ dot-matrix character has a 5 -dot underbar that you can use as a visible cursor or lower-case descender. The display features a $100-\mathrm{fL}$ brightness level and a $150^{\circ}$ viewing angle. The integral $4 \mathrm{k} \times 8$-bit EPROM character
generator can store two 128-character sets including 128 ASCII characters and an alternate set of 128 programmable characters. The display is also available in a version that interfaces with CRT controllers. $\$ 730$ (100).

Dale Electronics Inc, 2064 12th Ave, Columbus, NE 68601. Phone (402) 564-3131.

Circle No 382

## SOLID-STATE RELAY

- Rated for 0.5 A at 600 V
- Requires only 5-mA control current

The Power Mini Series relay is rated for 0.5 A at 600 V . The device can handle 12A surge currents and features a back-to-back SCR design that meets NEMA ICS 2-230 noiseimmunity specifications. Precision zero-cross switching provides gains in EMI and RFI elimination while controlling loads over the frequency range of 20 to 500 Hz . The input control levels are TTL and CMOS compatible. The GaAlAs IR LED
input circuitry requires only 5 mA of drive current. Optical isolation ranges from 2500 to $3750 \mathrm{~V} \mathrm{rms}$. 6 -pin DIP, $\$ 3$ (1000).

Theta-J Corp, 107 Audubon Rd, Wakefield, MA 01880. Phone (617) 246-4000.

Circle No 383


OPTICAL SWITCHES

- Available with transistor or Darlington-type outputs
- Come in a variety of package styles

Slotted optical switches are available with transistor (Series MOC70) and Darlington-type (Series MOC71) outputs. The MOC70 units come in six different packages; the MOC71 units are available in five package versions. Three current
transfer ratio (CTR) ratings are available for each series: The MOC70 Series has CTRs ranging from 0.15 to 0.6 mA , and the MOC71 Series offers a range from 2.5 to 8 mA min. Turn-on/turn-off times for the devices spec at $20 / 80 \mu$ sec and $120 / 500 \mu \mathrm{sec}$, respectively. $\$ 1.35$ to $\$ 1.75$ (1000). Delivery, stock to 10 weeks ARO.

Motorola Inc, Semiconductor Products Sector, Box 52073, Phoenix, AZ 85072. Phone (602) 2443818.

## Circle No 384



## PGA SOCKETS

- Feature chamfered entry to ease package insertion
- Have -55 to $+100^{\circ} \mathrm{C}$ operating range

IC93 Series, low-insertion-force, production-type, pin-grid-array sockets feature chamfered entry to ease package insertion and have standoffs to facilitate pc-board cleaning. The low-profile devices are designed to accommodate the full range of PGA packages, including custom and semicustom footprints. They have polyphenylene sulphide bodies and phosphor bronze contacts with gold-over-nickel plating. The units' operating range spans -55 to $+100^{\circ} \mathrm{C}$. For a 68 -lead unit, $\$ 3.48$ (1000). Delivery, stock to five weeks ARO.
Nepenthe Inc, 2471 E Bayshore Rd, Palo Alto, CA 94303. Phone (415) 856-9332.

Circle No 385


## POWER SUPPLIES

- Are UL recognized and CSA certified
- Feature input EMI filters

Mustang Series power supplies comprise 34 models and offer power levels to 150 W . The enclosed supplies have UL recognition and CSA certification. All models have a typical efficiency of 70 to $75 \%$ and feature an input EMI filter, inrushcurrent limiting, output-voltage adjustment, and built-in overload protection. Their line regulation, from low to high line, equals $0.4 \%$, and no-load to full-load regulation equals $0.8 \%$. All models provide a holdup time of 20 msec min . $\$ 59.50$ (1000).

Computer Products Inc, 2900 Gateway Dr, Pompano Beach, FL 33069. Phone (305) 974-5500. TWX 510-956-3098.

Circle No 386


## BUS COUPLER

- Is suitable for use in token-ring LANs
- Conforms to IEEE-802.5 requirements

Conforming to all the requirements of IEEE-802.5, the type 1638 isolating transformer is suitable for coupling the TMS380 token-bus controller chip-set into IBM token-ring

LANs. It is equally suitable for use with any Manchester-encoded datatransmission system that operates at a data rate of between 1 and 4 MHz . The coupling transformer is housed in a UL $94 \mathrm{~V}-0$ 8-pin DIP case that has leadouts on a 0.1 -in. pitch and $0.3-\mathrm{in}$. pin-row spacing. It is available with conventional through-hole pins or with gull-wing leadouts for surface mounting. $\$ 5.90$ (1000).

Newport Components Ltd, Tanners Dr, Blakelands North, Milton Keynes MK14 5NA, UK. Phone (0908) 615232. TLX 825621.

Circle No 387


## HEAT SINKS

- Designed to cool TO-3 devices
- Handle 25 W in forced-air applications

Designed to cool TO-3 power semiconductors, Series 5021-24 heat sinks can handle as much as 25 W in forced-air applications. Because the fins are staggered, heat dissipates directly into the atmosphere instead of being transferred to an adjacent fin. Air circulates freely from all sides for maximum cooling. The devices are available in four heights ranging from 0.5 to 1.25 in . With an input of 6 W , the $1.25-\mathrm{in}$. unit has a $10^{\circ} \mathrm{C} / \mathrm{W}$ thermal resistance under natural convection. Made of aluminum alloy, the devices are available in gold chromate and black, red,
bronze, or blue anodized finish. 1-in. model, $\$ 0.34$ (1000).

Aavid Engineering Inc, Box 400, Laconia, NH 03247. Phone (603) 528-3400.

Circle No 388


## DISPLAY

- 100-ft readability
- Horizontally or vertically stackable

The SP-432 gas-discharge display features six 2 -in.-high, 7 -segment characters. It includes decimal points and commas in each position, with colons following the second and fourth positions, and a plus or minus sign included with the most significant digit. A $150^{\circ}$ viewing angle and a $90-\mathrm{fL}$ brightness level make this neon-orange display readable at distances ranging to 100 ft . The display is vertically or horizontally stackable and comes with single-in-line flexible leads. $\$ 51.55$ (100).

Babcock Display Products Inc, 1051 S East St, Anaheim, CA 92805. Phone (714) 491-5121. TLX 249646.

Circle No 389

## POWER SWITCHES

- Designed for use in harsh environments
- UL, CSA, VDE, and SEV approved
Designed for use in harsh environments, Series 22 shock-proof power switches meet IP 65 standards; their chemical-resistive case meets IP 20 standards. Insulated rear connections prevent inadvertent contact. The self-cleaning, doublebreak, snap-action contacts are available in four configurations. The

devices are rated for 12 V ac $/ 50 \mathrm{~mA}$ $\min$ or 380 V ac $/ 10 \mathrm{~mA}$ max, and have a dielectric strength rating of 2000 V ac between all terminals and ground. A variety of illumination options are available: midget grooved T-1 $13 / 4$ lamps ranging from 6 to 60 V , or T-1 $3 / 4$-type LEDs in 6,12 , 24 , or 48 V ratings with a choice of red, yellow, or green colors. You can choose between translucent or transparent lenses. All switches are UL, CSA, VDE, and SEV approved. From $\$ 6.25$. Delivery, four to six weeks ARO.
EAO Switch Corp, 198 Pepe's Farm Rd, Milford, CT 06460. Phone (203) 877-4577.

Circle No 390

## FIBER TRANSCEIVER

- Operates at data rates of 20M to 50 M bps
- Includes data encoder and decoder circuitry

The P35-8858 is a fully integrated fiber-optic transceiver module operating at data rates of 20 M to 50 M bps. It is suitable for use with fiberoptic links as long as 600 m in LANs, digital telephone exchanges, and PABX equipment. The module interfaces to the optical fiber via twin expanded-beam fiber-optic connectors incorporated into standard DIN-41612 edge connectors. The module includes Manchester biphase data encoders and decoders in its transmitter and receiver sections, respectively, and it drives the
Ready to use, 32-bit, integrated
VECTOR-PAC* system enclosures with
combined J1/J2 backplane, power
supply and cooling fans, assembled
in a fully accessible, removable
sub-rack. Plug in your cards and go.

|  | MASSIVE |
| :---: | :---: |
|  | BUSBAR POWER |
|  | DISTRIBUTION |
|  | 3U-9U, 5-21 slot, |
|  | J1/J2 backplane |
|  | 175-450 watt pow |
|  |  |
|  | dard and |
|  |  |
|  | custom models. |



A complete range of low priced separate products to meet your individual specific requirements (with device manufacturers' approvals).

```
C41 up to 1 M bit EPROMs E9C 8 gang EPROM \& editing E12C gang/set EPROM 1011 Bipolar PLD (logic) 1012 Bipolar PROM / EPROM 1013 set EPROM (to 32/40 pin) 1014 EPLD \& CMOS PLD
```

Options cover single chip micros, simulators, PLCC, IBM/VAX remote drivers and ELAN LOG/iC compilers. Ask for our DEMO DISKS.
in Europe
CB (0293) 510448
A (0222) 835646
B (02) 2416460
D (089) 780420
E (01) 4054213
F (014) 8632828
I (02) 6120041
I (02) 2440012

IRL (01) 501845 NL 017720143221 N (02) 846210 SF 1001592602 SF (00) 6926022
 CH (01) 7414644
fiber with a high-radiance, $850-\mathrm{nm}$ LED. It is available for throughhole or surface-mounting to a pcboard. From $\$ 350$ (100). Delivery for volume quantities, 60 days ARO.

Plessey Optoelectronics Ltd, Wood Burcote Way, Towcester, Northants NN12 7JS, UK. Phone (0327) 51871. TLX 312428.

Circle No 391
Plessey Three-Five Group, 9630 Ridgehaven Ct, San Diego, CA 92123. Phone (619) 571-7724. TWX 910-322-1347.

Circle No 392


## MIXERS

- 8 - to 26-GHz operating bandwidth
- Can be mounted directly on coplanar and microstrip circuitry
Models DCMX4-8, DCMX8-12, DCMX12-18, and DCMX18-26 provide radio-frequency/local-oscillator (RF/LO) coverages of 4 to 8,8 to 12 , 12 to 18 , and 18 to 26 GHz , respectively. The units, which are supplied with removable surface-mount-assembly (SMA) connectors, can be mounted directly on coplanar and microstrip circuits. All models have a de to $2-\mathrm{GHz}$ IF bandwidth and a $20-\mathrm{dB} \min$ LO-to-RF isolation. The RF-port VSWR is more than 2.5:1 from 6 to 18 GHz . The conversionloss performance ranges from 7 to 8.5 dB with LO injection levels of 7 to 10 dBm . Without the removable SMA connectors, the mixers measure $0.5 \times 0.5 \times 0.2$ in. $\$ 470$ to $\$ 725$. Delivery, 90 days ARO.

RHG Electronics Laboratory Inc, 161 E Industry Ct, Deer Park, NY 11729. Phone (516) 242-1100. TWX 510-227-6083.

Circle No 393


## ENCLOSURES

> - Available in desktop or rackmount versions
> - Accommodate power supplies and disk drives

Offered in desktop or 19-in. rackmount versions, these VME Bus enclosures are available in $3 \mathrm{U}, 4 \mathrm{U}$, 6 U , and 9 U sizes. The 3 U unit will accept as many as 5 VME boards; the 6U enclosures can accommodate as many as 21 boards. The systems come in three depths- $13,16.25$, and 21 in . You can mount a power supply and your choice of drive mechanism at the front of the enclosure; fans mounted on the rear panel have standard cutouts for various connectors. From $\$ 350$.

Elma Electronic Inc, 41440 Christy St, Fremont, CA 94538. Phone (415) 656-3400.

Circle No 394


## RECTIFIERS

- Deliver 44 A in TO-3P package
- Come in a center-tapped configuration

40 CPQ 050 and 40 CPQ 060 dual-die center-tapped, Schottky diode rectifiers deliver 44A at the center tap in versions rated for repetitive peak reverse voltages of 50 or 60 V . The devices are configured with two
anode input pins and a single cathode center-tapped output pin that is connected to the base plate. The rectifiers have a 525A nonrepetitive surge-current rating, a $25-\mathrm{mA}$ peak reverse-current rating (at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ ), $0.6^{\circ} \mathrm{C} / \mathrm{W}$ per junction junction-to-case thermal resistance, and a -40 to $+125^{\circ} \mathrm{C}$ operating range. The forward voltage drop measures only 0.63 V per junction at $25^{\circ} \mathrm{C} .40 \mathrm{CPQ} 050, \$ 6.41 ; 40 \mathrm{CPQ} 060$, $\$ 6.58$ (100). Delivery, eight weeks ARO.

International Rectifier, 233 Kansas St, El Segundo, CA 90245. Phone (213) 607-8837.

Circle No 395


## RELAYS

- Handle 20A loads
- Have 100,000-operation lifetime

OZF Series relays incorporate pcboard coil terminals and 0.187 -in. quick-connect load terminals to facilitate field wiring in automotive, appliance, and process-control applications. UL recognized, the spst miniature relays can switch 20A at 120 V ac or 28 V de and have a 100,000 -operation lifetime at full load. Coil voltage ratings range from 3 to 48 V dc, and the relays are available in standard and sensitive versions. Wide insulation spacing provides $5-\mathrm{kV}$ ac dielectric and $10-\mathrm{kV}$ surge-resistance ratings. The contact material is silver cadmium oxide. $\$ 2.15$ (1000). Delivery, eight
to 12 weeks ARO.
Original Electric Manufacturing Co Inc, 123B Lincoln Blvd, Middlesex, NJ 08846. Phone (201) 2715770.

Circle No 396


POWER SUPPLY

- Designed for small analog systems
- Operates to $50^{\circ} \mathrm{C}$ without derating

Designed for small analog systems, the Model 22-100 power supply has a dual-tracking $\pm 15 \mathrm{~V} / \pm 100-\mathrm{mA}$ output. The pc-board-mountable unit has $\pm 0.02 \%$ line and load regulation and $2-\mathrm{mV}$ max output noise. The output is factory set to within $\pm 0.5 \%$ of nominal output and uses foldback current limiting for shortcircuit protection. The unit can operate with case temperatures of $50^{\circ} \mathrm{C}$ without derating. Two mounting kits are available: Model MK015 features an edge connector, and Model MK08B has a barrier strip. Model 22-100, \$83; MK015, \$30; MK08B, $\$ 23$.
Calex Mfg Co Inc, 3355 Vincent Rd, Pleasant Hill, CA 94523. Phone (415) 932-3911. TLX 269888.

Circle No 397


NEED PLUGBORDS WE'VE GOT 'EM

VECTORBORD ${ }^{\bullet}$ Plugboards

For most microcomputers
and for general purpose
applications. Ask for Vector
products at your local
electronic store or distributor.


Call or send for 1988 Catalog
VECTOR ELECTRONIC COMPANY
12460 Gladstone Avenue
Sylmar, Ca 91342
818/365-9661 FAX 818/365-5718
800/426-4652 In CA
800/423-5659 Outside CA

## CAE \& SOFTWARE DEVELOPMENT TOOLS

## DSP SOFTWARE

- Provides progressive instruction on DSP functions
- Runs on IBM PCs and compatibles

ILS Starter is a subset of the full ILS (Interactive Laboratory System) DSP package. The software runs on an IBM PC/XT or compatible with 640 k bytes of RAM, a math coprocessor, a hard disk, and a Color Graphics Adapter (CGA), Enhanced Graphics Adapter (EGA), or a Hercules graphics card. The menu interface provides a structured environment that helps you select specific DSP operations, specify operation options and parameters, and store, in data sets, the data requested by the menu interface. A primer manual, Getting Started with $I L S$, guides you through a variety of DSP operations. A command user interface provides more proc-

essing options than the menu interface and lets you use standard ILS commands to specify DSP operation. You can employ the package with IBM's DACA boards or with high-speed data-acquisition hard-
ware from Data Translation. $\$ 495$.
Signal Technology Inc, 5951 Encina Rd, Goleta, CA 93117. Phone (800) 235-5787; in CA, (805) 6833771. TWX 910-334-3471.

Circle No 398

## SIMULATION MODEL

- Lets you simulate the Am29000 32-bit $\mu P$
- Provides advanced troubleshooting aids
The Am29000 SmartModel is a simulation model of the Am29000 32-bit $\mu \mathrm{P}$ from Advanced Micro Devices (Sunnyvale, CA). The model lets you perform simulations that verify both hardware and software designs. It also lets you check for violations of timing requirements (such as setup and hold times or minimum pulse widths) and analyzes usage conditions such as I/O protocols and initialization parameters. Whenever the model detects an error condition, it emits a detailed error message that allows you to pinpoint the time, location, and nature of the problem. It is currently available for use on Mentor Graphics systems; versions for other
systems are in development. \$6900.
Logic Automation Inc, Box 310, Beaverton, OR 97005. Phone (503) 690-6900.

Circle No 399

## FILTER-DESIGN PROGRAM

- Lets you design and analyze passive filters
- Handles any filter type with as many as 21 poles
The LCFIL stand-alone, menudriven filter-design program runs on IBM PCs and compatibles or on the Apple Macintosh. You can design highpass, lowpass, and bandpass filters that have as many as 21 poles, and you can specify Butterworth, Cauer, Chebyshev, and Bessel response characteristics. The program computes filter magnitude, phase, and delay characteristics, and provides both normalized
and actual component values. An optional signal-processing module that works with LCFIL analyzes and plots the transient response of your filter design. The vendor provides optional drivers for CGA-, EGA-, and Hercules-compatible graphics adapter boards, and for as many as 30 different plotters. $\$ 95$.
BV Engineering, 2200 Business Way, Suite 207, Riverside, CA 92501. Phone (714) 781-0252.

Circle No 400

## PARTS LISTER

- Builds simple or customized parts lists
- Lets you load output files into a Dash schematic

The Enhanced Part List Utility software package lets you build either a simple parts list, showing quantity, part name, and location
designator of each part, or a customized list with additional information supplied by the operator. The area-translator utility can format the parts-list output files (or any ASCII file) into a FutureNet area file that you can load directly into a FutureNet Dash schematic. The $\$ 95$ program runs on IBM PCs and compatibles; registered users can upgrade their earlier versions to the Enhanced version for $\$ 45$.

CAE Utilities, 14819 Sherman Way, Suite 8, Van Nuys, CA 91405. Phone (818) 989-3308.

Circle No 401

## SCHEMATIC CAPTURE

- Provides schematic capture and logic simulation
- Lets you generate artwork on a printer
EE Designer version 1.7 is a PCbased software package for sche-

matic capture, logic simulation, pcboard design, and artwork generation. This version is enhanced by a graphics kernel that lets you define trace widths, pad sizes, and D-code settings for Gerber photoplotting. The router now offers orthogonal-snap and dou-ble-snap modes for improved schematic routing. The package contains a symbol library with corresponding cross-reference files; the plotfile feature lets you write your own device drivers so that you can generate prototype-quality artwork on an Epson-compatible, dot-matrix printer. You can direct output to pen plotters, photoplotters, numeri-
cal-control drill tapes, and laser printers that can use the HPGL graphics language. $\$ 995$; upgrade to version 1.7 for current users, $\$ 200$.

Visionics Corp, 343 Gibraltar Dr, Sunnyvale, CA 94089. Phone (408) 745-1551.

Circle No 402

## ANIMATION SOFTWARE

- Controls lighting and motion path
- Provides real-time wireframe preview of animation sequences
The Topas (3-D object processing and animation) Animator is a professional keyframe animation program that lets you animate model attributes including position, orientation, size, warp, color, transparency, camera position, and zoom factor, as well as light position, color, and intensity. It lets you define and edit keyframes and time

controls, and provides script file management. You can obtain a wireframe preview of your animation script on your microcomputer display. The package includes the Topas Pro-Modeler and 3-D image builder and editor that let you create images on your microcomputer or capture them from standard videotape equipment. You can add as many as nine light sources and render the image to obtain $512 \times 512$-, $1024 \times 1024$-, or $2048 \times 2048$-pixel resolution; you can store the resulting image in the TGA format used by the AT\&T Targa display board with which the software operates. You'll need an AT\&T PC6300+ or an IBM PC/AT or compatible equipped with 640 k bytes of RAM, a 10 M byte or larger hard disk, and DOS 2.0 or a later version. You must also have 8 M bytes of RAM on a memory board that is compatible with the Lotus-Intel-Microsoft EMS extend-ed-memory specification, an AT\&T

Targa or Vista display board, and a mouse or digital input pad. $\$ 11,995$.

AT\&T, Graphics Software Labs, 10291 N Meridian, Suite 275, Indianapolis, IN 46290. Phone (317) 8444364.

## Circle No 403

## SCANNER UTILITY

- Allows you to display and store images captured by a scanner
- Lets you edit individual pixels or complete images

The GEM Scan utility package controls image scanners from Canon, Princeton, Hewlett-Packard, and other vendors. The program runs on an IBM PC or compatible with at least 512 k bytes of RAM and a hard disk. The package lets you bring an image into memory via the scanner, after which you can manipulate individual pixels or transform the image in various ways without diminishing
the $300-$ dot/in. resolution. When finished, you can send the customized image directly to an output device, save it on disk, or import it into a document that you're processing. You can execute GEM Scan directly from DOS or from graphical interfaces such as the vendor's GEM Desktop or Microsoft's Windows. $\$ 95$.

Digital Research Inc, Box DRI, Monterey, CA 93942. Phone (408) 649-3896.

Circle No 404

## UNIX FOR 80386

- Makes full use of the extended 80386 instruction set
- Based on Unix System V Release 3 for the 80386
The System V/386 multitasking, multiuser version of Unix System V Release 3 is designed specifically for use on 80386 -based personal com-

puters. It provides 80286 compatibility, dynamic buffer allocation, shared libraries, a link kit that allows user-installable device drivers, and demand-paged virtual-memory management. The kernel provides record and file locking; it can make full use of an 80387 math coprocessor and includes an emulator for systems without an 80387 . System administration features are menudriven, and the system has an extensive on-line help facility. An optional DOS-Merge module allows you to execute DOS programs under Unix while running Unix application programs. For computation-intensive jobs, an 80386 -based machine running System V/386 can accommodate as many as eight users; in less-demanding applications, as many as 33 users can share the same computer. Two versions are available: run-time system, $\$ 199$; full software-development and textprocessing system, $\$ 799$; DOSMerge module, $\$ 395$.

Microport Systems Inc, 10 Victor Square, Scotts Valley, CA 95066. Phone (800) 722-8649; in CA, (800) 822-8649. TLX 249554.

Circle No 405

## ACTIVE FILTER

- Lets you combine different filters for analysis
- Provides manual or automatic polelzero pairing

The enhanced Active Filter Design version 3.0 lets you design all-pass active filters and calculate component values for designs that use National MF-10 switched-capacitor filter ICs, as well as the Reticon ICs handled by previous versions of the program. Version 3.0 also allows you to examine the phase delay of a filter design. The interactive graphics feature lets you analyze both the impulse and the step response of your design, and you can see the effect of cascading several filters (which may be of different types). You can select Butterworth, elliptic, Chebyshev, or Bessel response
characteristics for designs that use voltage-controlled voltage-source, multiple-feedback, biquadratic, state-variable, or switched-capacitor techniques. A Spice file-conversion utility converts output files to the Berkeley 2G. 6 format that is directly usable by most versions of the Spice simulator. To run Active Filter Design, you'll need an IBM

PC, PC/XT, PC/AT, or compatible computer equipped with at least one floppy-disk drive, at least 350 k bytes of RAM, and DOS 2.0 or later. Active Filter Design 3.0, \$525; Spice file-conversion utility, $\$ 125$.
RLM Research, Box 3630, Boulder, CO 80307. Phone (303) 4997566.

Circle No 406

## THE 60A IS MORE THAN A LOGIC PROGRAMMER.



At $\$ 2495^{*}$, the 60A Logic Programmer is a very affordable way to get into logic. This high-quality programmer supports nearly 300 of the most popular PLDs. And its flexible architecture lets you buy only what you need today and upgrade tomorrow.

Now the 60A is more than a dedicated logic programmer. With support for 120 popular EPROMs, it is the most versatile programmer in its price range. To switch from PLDs to EPROMs, simply change adapters. With the 60A, your PC, and Data I/O's family of compatible software tools, you can build a complete
logic development system right at your desk. ABEL™, the industrystandard logic design software, lets you describe your circuits using any combination of boolean equations, truth tables, or state diagrams. Then add PROMlink ${ }^{\text {TM }}$, interface and file management software, to control programming from your PC.
For just $\$ 2495$, the 60A gives you logic programming and a lot more.

1-800-247-5700 Dept. 549


## PULSE GENERATOR

- Has repetition rate variable from 0 to 25 MHz
- Features 0.3- to 2-nsec rise times

You can vary the output of the AVMM-2-C pulse generator from 0 to 5 V and use it to trigger TTL, or you can switch on an internal adjustable dc offset and use the unit to trigger ECL circuits. You can get units with positive, negative, or dual (positive and negative) output. You can adjust the repetition rate from 0 to 25 MHz , the pulse width from 0.5 to 10 nsec , and the rise time from 0.3 to 2 nsec . A synchronous output with a variable delay aids in scope triggering. As an option, you can get units with inputs to which you can apply dc voltages for remote control of output ampli-
tude, pulse width, and offset voltage. The $4 \times 8 \times 12$-in. units operate from $110 / 220 \mathrm{~V}$ at 50 or $60 \mathrm{~Hz} . \$ 2238$ to $\$ 3148$. Delivery, 60 days ARO.

Avtech Electrosystems Ltd, Box 5120 Station F, Ottawa, Ontario, Canada K2C 3H4. Phone (613) 2265772. TLX 0534591.

Circle No 407

## DISTURBANCE ANALYZER

- Measures environmental and power conditions
- Accepts five plug-in modules simultaneously
Along with making many ac-line related measurements, the 626A disturbance analyzer can monitor humidity, dc voltages, radiated RF , temperature at multiple points, and sequences of events on as many as eight channels. You can install as many as five plug-in modules that enable the unit to monitor singlephase and polyphase ac voltage, current, and power; the harmonic distortion of ac current; the magnitude and duration of ac-voltage sags and surges; and the magnitude, direc-

tion, and duration of ac-current impulses. Because the unit records the time of occurrence of all the phenomena that it detects, you can use its output to correlate malfunctions in the unit under test (UUT) with power and environmental disturbances. A 3-phase graphics module stores "pictures" of power-line disturbances to simplify determination of the cause of and remedy for malfunctions in the UUT. You can print the pictures on an optional graphics printer or on an external dot-matrix printer. Mainframe, $\$ 4200$; plugins, from $\$ 550$.

Dranetz Technologies Inc, 1000 New Durham Rd, Edison, NJ 08818. Phone (201) 287-3680.

Circle No 408

## CALIBRATORS

- Provide dc and ac voltage, current, and resistance
- Use your PC as system controller

3000 K Series precision calibrators use your IBM PC or compatible as an IEEE-488 controller. Their output ranges from 100 nV to 1200 V dc; 100 nV to 1000 V ac, 0.001 Hz to 100 $\mathrm{kHz} ; 100 \mu \Omega$ to $2000 \mathrm{M} \Omega$; and 100 nA to 20 A . Their resolution is 0.5 ppm of range; they have a basic accuracy of 10 ppm for a year following calibration by a standards lab. You can set their output at zero or reverse polarity with a single keystroke. When you program a volt-

age of 200 V or more, the units automatically switch their output to a set of high-voltage terminals and illuminate a lightning-bolt warning symbol on their front panels. Software included with the units allows you to store calibration procedures
for all of your instruments. From $\$ 9700$.

California Instruments Corp, 5125 Convoy St, San Diego, CA 92111. Phone (800) 356-2244; in CA, (800) 821-1634.

Circle No 409


## 60-MHz SCOPE

- Digitally displays measured quantities on screen
- Also displays control settings

The LBO-2060 displays two channels, each of which has a $60-\mathrm{MHz}$ bandwidth and sensitivity adjustable from $0.5 \mathrm{mV} /$ div to $5 \mathrm{~V} /$ div. It can also display the sum of or difference between the inputs. By positioning a pair of cursors on one or two waveforms, you can obtain an on-screen digital display of the difference in voltage or the elapsed time between the two points, the frequency of a signal, or the phase difference between a pair of signals. On-screen digital displays also indicate the settings of the front-panel controls, including the trigger conditions. The unit has dual timebases and allows alternate triggering. $\$ 1490$.

Leader Instruments Corp, 380 Oser Ave, Hauppague, NY 11788. Phone (516) 231-6900. TWX 510-227-9669.

Circle No 410

## ANALYZER

- Displays voltage and impedance magnitude vs frequency
- Has built-in tracking generator

The Model FSAP Spectnet displays voltage vs frequency, impedance magnitude vs frequency, and trans-fer-function magnitude vs frequency , thus combining the functions of a spectrum analyzer and a scalar network analyzer in a single instrument. It covers frequencies from 50 kHz to 1.8 GHz and includes a built-
in tracking generator. You can use it to display the frequency response of passive and active networks. The 3 -color display is annotated with voltage, impedance, and frequency scales appropriate to the measurement you are making. When you are setting up a test, menus appear on screen to define soft-key functions. You can store seven complete test


# TWO INDUSTRY STANDARDS FOR LOGIC DEVELOPMENT: 



For a limited time only, you'll save $\$ 500$ on Data I/O®'s 60A Logic Programmer and ABEL ${ }^{\text {TW }}$ logic design software* when you purchase them as a system.

Together, these high performance tools give you all the support you'll need to design and program today's most popular PLDs. ABEL lets you describe your circuits using any combination of boolean equations, truth tables or state diagrams. And the 60A, with its flexible architecture, accommodates your changing device needs. It's the most versatile programmer in its price range.

* MS/DOS version only.

Data I/O is your single source for logic development. More engineers turn to us for logic design tools because we provide the total solution. And now, with this special offer for a complete logic development system priced at just $\$ 3495$, no other manufacturer makes it easier to get into programmable logic. But hurry! This offer expires December 31, 1987.

## CALL NOW

1-800-247-5700
Dept. 514
DATA I/O
setups in internal memory, program the instrument via a built-in IEEE488 interface, and produce hard copies of screen displays on an external printer. Model FSAP, \$17,900; Model FSAL, which lacks network analysis capability, $\$ 14,900$. Delivery, 90 days ARO.

Rohde \& Schwarz-Polarad Inc, 5 Delaware Dr, Lake Success, NY 11042. Phone (516) 328-1100. TWX 510-223-0414.

## Circle No 411

## IC DIAGNOSTIC SYSTEM

- Includes scanning electron microscope
- Compares internal voltages with predicted values

The IDS 5000 integrated diagnostic system permits designers of ICs and hybrid circuits to investigate circuit performance and debug devices at the individual circuit-element level,

something that designers of boardlevel products have always been able to do. A scanning electron microscope (SEM) provides a micrograph of the chip under test on the workstation monitor. The contrast of conductors displayed in the picture responds to voltage changes within the chip. The system can be linked to the computer containing the design database, and a splitscreen display can simultaneously

# ACCURACY THAT SURVIVES THE TORTURES OF TESTING. 



Heat, cold, shock, vibration. The new 211 is designed to take the extremes and still deliver extreme accuracy.
Featuring a Bendix connector, the 211 offers $0.1 \%$ F.S. accuracy and exceptional insensitivity to
 temperature variations. Sealed in a welded stainless steel case for harsh test environments, the 211 offers external zero and span adjustments, excitation from 12 to 28 VDC, and
high level output for a wide variety of pressure ranges.

Contact us now for more information on the 211 and our entire family of high performance, cost effective pressure sensors.

Call 1-800-25SETRA; in MA, call (617) 263-1400. Telex 4430243. Or write Setra Systems, Inc., 45 Nagog Park, Acton, MA 01720.
And it's from

show, in addition to the SEM picture, the logic equations that serve as the design input, the output waveforms produced by a logic simulator, and the layout produced by a CAE router. $\$ 495,000$. Delivery, 60 days ARO.
Schlumberger/ATE, Advanced Products Group, 1601 Technology Dr, San Jose, CA 95110. Phone (408) 437-5000. TWX 910-338-0558.

Circle No 412


IEEE-488 EXTENDER

- Links two buses via as much as 4000 ft of fiber-optic cable
- Allows 14 local and 14 remote devices

The Extender-488/F transmits and receives at 115 k bps. A fiber-optic link provides electrical isolation between the local and remote devices. With the exception of parallel polling, operation is transparent to the IEEE controller. Speed requirements of parallel polling preclude this mode from operating transparently; in parallel poll mode, the controller performs two polls and discards the data from the first. $\$ 995$.

IOtech Inc, 23400 Aurora Rd, Cleveland, OH 44146. Phone (216) 439-4091. TWX 650-282-0864.

Circle No 413

## ANALYZER/EMULATOR

- Displays register contents, I/O line, and port data
- Includes stimulus generator and EPROM programmer
While you are debugging your program, the Unilab 8600 presents a continuously updated display of register contents, as well as 48 channels

Text continued on pg 287
EDN November 26, 1987

## TEST \& MEASUREMENT INSTRUMENTS

max of data on I/O lines and ports. It will also display the contents of a range of memory that you define. It communicates with the host com-puter-an IBM PC or compatiblevia a parallel bus and provides a 2730 -cycle-deep trace buffer. The unit includes a stimulus generator and an EPROM programmer. You can obtain a program performance analyzer as an option. $\$ 2990$.

Orion Instruments, 702 Marshall St, Redwood City, CA 94063. Phone (800) 245-8500; in CA, (415) $361-$ 8883.

Circle No 414


VIDEO GENERATORS

- Deliver pixels at 1.6 GHz
- Modular design allows user configuration

You can configure the 8700 Series modular video generators as standalone instruments, to work under the control of an ATE system, or to be controlled by your IBM PC or compatible computer. You can select from nine video interface modules, four of which provide analog and digital output, four of which provide analog output only (both 50 and $75 \Omega$ ), and one of which provides a 1-bit digital output that can handle rates as high as 1.6 GHz . In the stand-alone and ATE versions, the mainframe incorporates a 68000 based $\mu \mathrm{C}$ with a 640 k -byte disk drive, as much as 2 M bytes of video RAM, and as much as 1M byte of program memory. The vendor now furnishes on disk all information that might be subject to change during the life of the instrument, so you no longer have to program EPROMs to customize the software.

A stand-alone unit configured with the maximum video and program memory and a $400-\mathrm{MHz}$ analog output, $\$ 21,500$. Delivery, eight weeks ARO.
Quantum Data, 2111 Big Timber Rd, Elgin, IL 60123. Phone (312) 888-0450. TLX 206725.

Circle No 415


## PROGRAMMER

- Programs multiple EPROMs with the same or different data
- Works with terminal or integral 25-key pad and LCD display
You can use the S125-EG as a set EPROM programmer or as a gang duplicator. It programs 16 - or 32 -bit-word sets. It will duplicate eight (16 optional) devices from internal RAM or from a master. You can download 512 k bytes of data (1M byte optional) into internal RAM via the device's RS-232C port. The unit's built-in 25 -key keyboard and 32-character LCD display allow you to operate it in a stand-alone mode. Its RS-232C port lets you connect it to an external terminal or to an IBM PC or compatible running either Promsoft or Promlink software. A second RS-232C port is optional. The unit performs self-test routines; it detects empty or failing sockets and devices inserted upside-down. It saves default parameters in 2 k bytes of nonvolatile RAM. As an option, it can support 40-pin $\mu \mathrm{Ps}$ and 3 -voltage EPROMs. $\$ 995$.
Bytek, Instrument Systems Div, 1021 S Rogers Circle, Boca Raton, FL 33487. Phone (800) 523-1565; in FL, (305) 994-3520. TLX 4998369.

Circle No 416

Macintosh'" IEEE-488
 and Macintosh Plus

High performance plug-in boards for Macintosh II NuBus, and Macintosh SE bus

- Transfer rates up to 1 M bytes/sec with optional DMA capability

Industry standard GPIB software for conventional languages as well as LabVIEW ${ }^{\text {TM }}$ Software Construction System

- Data Acquisition for Macintosh II:
-Analog I/O: NB-MIO-16
-Digital I/O: NB-DIO-24,
NB-DIO-32F
-Analog Out: NB-AO-6
-DMA/Timing: NB-DMA-8-G

NATIONAL INSTRUMENTS

The Leader in IEEE-488


CIRCLE NO 32


SAS BI-Metal Switch

- Operated by $1 / 2^{\prime \prime}$ dia. bimetal disc
- Good for 100,000 cycles
$-5^{\circ} \mathrm{C}$ to $175^{\circ} \mathrm{C}$ in $5^{\circ}$ increments - Large or small quantities available - Many non-standard terminal configurations offered at no extra cost
- U.L., C.S.A. Approved
- Competitively priced

SAH Hermetic Bi-Metal Switch
-Hermetically sealed T -05 case allows wave soldering

- Good for 10,000 cycles
-PC board mountable
-30 $0^{\circ} \mathrm{C}$ to $120^{\circ} \mathrm{C}$ in $10^{\circ}$ increments
- Large or small quantities available
- U.L., C.S.A. Approved
- Competitively priced

MTS Reed Switch
-Hermetically sealed in glass

- Low contact resistance ( 100 Milliohms or less)
-3,000,000 operations at a full rated load
- Smaller size for faster response
-. $5^{\circ}$ to $115^{\circ} \mathrm{C}$ in $5^{\circ}$ increments
-Tight reset tolerances
-U.L. Approved
-Competitively priced
All three switches available in normally open and normally closed configurations.
Call or write for your free temperature control manual and engineering sample.
MIDWEST
C OMPONENTS
1 NC .
Midwest Components, Inc.
P.O. Box 787

1981 Port City Boulevard
Muskegon, MI 49443
(616) 777-2602 FAX 616-773-4307

## DIP ADAPTER

- Supports additional 158 PLDs
- Includes support for 20- and 24-pin 10-nsec devices
The 303A-011A generic DIP adapter version 3 works with the vendor's 29B Universal Programming System. It adds support for Altera's EP300, EP310, EP320, and EP600; for Advanced Micro Devices' 29M16/ MA16; for Monolithic Memories' 20-pin CMOS and 24 -pin 10-nsec devices; and for Texas Istruments' 20 -pin 10 -nsec devices. It also supports the latest-spec versions of all devices from Lattice. The adapter incorporates both continuity- and functional-test capability. It permits you to invoke a continuity check on each device pin before programming begins. To invoke a functional test, you specify stimulus vectors, and the programming system applies them sequentially to the inputs of the programmed device; the system monitors the outputs for the expected results. Before you test a device, you can preload its internal registers with data of your specification. \$2495.

Data I/O Corp, 10525 Willows Rd NE, Redmond, WA 98073. Phone (206) 881-6444. TLX 152167.

Circle No 417

## SOLDERABILITY TESTER

- Provides PC-based solderability testing of components
- Has software for through-hole and surface-mount devices
In conjunction with the company's Must wetting-balance solderability tester and an IBM PC/XT, PC/AT, or compatible computer, the Must-mate-100 and -200 software packages allow you to test the solderability of electronic components. Mustmate-100 lets you test conventional leaded components; Mustmate-200 allows you to test surface-mount components. An adapter kit, which modifies the solderability tester to suit surface-

mount components, is supplied with the Mustmate-200. Mustmate-100 tests leaded components according to IEC-68-2-54, DIN-32-506, MIL883C, and IPC-5-805. You can recall test conditions for each component from disk by entering a code number into the computer. The solderability tester is then automatically configured via its IEEE-488 interface as the evaluation parameters are entered into the computer's memory. At the end of a series of tests, you can display or print out test data and force/time curves, with automatic identification of components which don't meet your solderability requirements. The Mustmate-200 package provides similar facilities for surface-mount components. PC add-ins required to run the software packages include a CEC PC-488-IEEE interface card and a Hercules monochrome graphics card. Each package, $£ 750$.

Multicore Solders Ltd, Kelsey House, Wood Lane End, Hemel Hempstead, Hertfordshire HP2 4RQ, UK. Phone (0442) 233233. TLX 82363.

Circle No 418
Multicore Solders Inc, Cantiague Rock Rd, Westbury, NY 11590. Phone (516) 334-7997. TWX 510-222-5185.

Circle No 419

# 号DN PRODUCT MART 

This advertising is for new and current products.

## Please circle Reader Service number for additional information from manufacturers.

##  <br> Current support for: Z80B Z80H <br> Coming Up!!! <br> Microprocessor support for: <br> | 8085 | 6512 | $65 C 102$ |
| :--- | :--- | :--- |
| $80 C 85$ | $65 C 02$ | $65 C 112$ |
| NSC800 | 65 C 12 | HD64180 | <br> 6502 <br> IN-CIRCUIT PC EMULATORS <br> Plug-in emulators for your PC. The only emulator in the world that plugs directly into the PC card cage. <br> Real-time emulators provide powerful debug capability at full clock speed.

RELATIONAL MEMORY SYSTEMS, INC.
P.O. Box 6719

San Jose, California 95150
TO ORDER BY PHONE CALL
(800) 448-4880 CA (408) 356-1210

CIRCLE NO 325
Low-Cost
In-Circuit Emulators!
NEW! 68010
68000 Z80 Z80+ 80858088 NSC800

- Real time or single step execution.
- Small enough to plug into $\mu \mathrm{P}$ socket.
- RS-232 interface to terminal or PC.
- Up/download HEX/S-record files.
- Hardware or software break points.
- $\$ 550$ to $\$ 1995!$ -

Nicolet son- icolet (62-6538) or 608-273-5008

CIRCLE NO 328

## PAL®/PLA DESIGN APPLICATION HANDBOOK \$24.95

A Comprehensive Textbook on Theory and Hands-on Design Implementing Programmable Logic. PAL is a registered trademark of MMI.


From A Name You Can Trust
LOGICAL DEVICES INC.
1321 N.W. 65 th Place
Ft. Lauderdale, FL 33309
1-800-331-7766 (305) 974-0967
Telex 383142 Fax (305) 974-8531
CIRCLE NO 326
25MHz 48 CHANNEL PC-BASED LOGIC ANALYZER \$1595.00


48 Channels@ $25 \mathrm{MHz} \times 4 \mathrm{~K}$ word deep 16 Trigger words/16 trigger sequence Automatic set-up and loading of symbol tables Symbolic disassembly of microprocessors Storage and recall of trace data to disk
65 K Pass/Delay Counter
16 Channel Waveform Display
Disassembles available for:

| 8088 | Z80 | 6801 |
| :--- | :--- | :--- |
| 8086 | 8085 | 6303 |
| 68000 | 6502 | 8031 |
|  |  | NCI |

6438 UNIVERSITY DRIVE HUNTSVILLE, AL 35806 (205)837-6667

CIRCLE NO 329

## FREQUENCY SYNTHESIZER



- Complete $0.02 \mathrm{~Hz}-30 \mathrm{MHz}$
( 50 MHz optional) synthesizer.
- Requires no external filters, coils or other components.
- CMOS inputs and outputs.
- 5 volt operation.

SINGLE QUANTITIES \$195
Ask about our EXPERIMENTER'S KIT that includes our 23 -page Manual, Synthesizer, and working DEMO BOARD for only \$295.
ANALYTIC INSTRUMENTS Dept-EDN1
9995 Monroe Dr., Suite 205
Dallas, TX 75220 (214) 357-3882
CIRCLE NO 327


LeCROY MODEL 9100 HIGH SPEED
CUSTOM WAVEFORM GENERATOR
LeCroy's new Arbitrary Function Generator features an output rate of up to 200 megapoints $/ \mathrm{sec}$ to permit the generation of wide bandwidth custom waveforms not previously possible with simple digital techniques. The 9100 offers 2 channels, 10 V output range, 5 nsec risetime, 350 KB of non-volatile waveform storage and 64 KB of high speed operating memory. Standalone operation as either a standard function generator or pulse generator is built in. Easy-to-use waveform creation software is MS-DOS compatible. Price, $\$ 8900$ (U.S.A.), plus options.

LeCROY CORPORATION, 700 Chestnut Ridge Rd. Chestnut Ridge, NY 10977-6499 (914) 578-6020

To advertise in Product Mart, call Joanne Dorian, 212/463-6415

THE WIDEST RANGE OF DIGITAL SIGNAL PROCESSING TOOLS AVAILABLE...


DSP Development Systems:

- TMS32020 \& TMS320C25 Dev't Systems
- DSP-16 Real Time Data Acquisition Processor (TMS32020/C25)
- 77230 Development System (NEC $\mu$ PD77230)
- ADSP2100 Development System
- DF-1 Dataflow Processor (NEC $\mu$ PD7281)

DSP Applications Systems:

- 77230 Co-Processor (NEC $\mu$ PD77230)
- 2-Channel \& 4-Channel Data Acquistion Voice Systems:
- $\mu$ PD77763/64 Speech Recognizer/Synthesizer
- Speech Synthesis Module


## SPECTRUM SIGNAL PROCESSING INC

Boston: 1-800-323-1842 or 890-3400
USA, West: 1-800-663-8986
In Canada: (604) 438 - 7266
CIRCLE NO 340


DF-1 DATAFLOW PROCESSOR
DSP development \& applications with world's first dataflow chip. Four 10MHz NEC $\mu$ PD7281 Dataflow Processors, 20 MIPS ALU power, 20 MIPS Flow Control $64 \mathrm{k} \times 18$ RAM, PC access via $\mu$ PD9305 MAGIC chip, DMA interface with PC's controller. Complete with menu-driver DFOS monitor program, 'C' Library Assembly language drivers, demo software. US \$1,495


TMS 320C25 DSP DEVELOPMENT SYSTEM
IBM-PC based DSP development system for TI's TMS320C25. With 16 -bit 50 KHz A/D \& D/A, sample and hold, $16 \mathrm{~K} \times 16$ RAM ( 35 ns ) expandable to 128 K on board, I/O expansion. Supports multi-board applications. Debug monitor provides single-step, breakpoints, and full speed operation. US $\$ 2,595$. TI's Macro Assembler/Linker avail sep. US \$395.


77230 DSP DEVELOPMENT SYSTEM
DSP development for NEC $\mu$ PD77230 (CMOS 32 bit floating point DSP). IBM-PC plug-in board with $\mu$ PD77230, COMBO/CODEC with on-chip A/D, D/A, anti-aliasing \& reconstruction filters, prototype area, $12 \mathrm{~K} \times 32$ RAM expand. to 48 K on-board, 4 MHz seria I/O interface. Complete EDSP Dev't S/Ware: debug monitor, Signal Generator, 'C' Library, Plotter. US $\$ 1,995$


CIRCLE NO 344

SYNCHRONOUS/ASYNCHRONOUS RS-422, RS-485, RS-232, CURRENT LOOP

SYNCHRONOUS COMMUNICATION

- 1 Mbaud data transfer rate
- DMA facility
- Byte sync, SDLC. HDLC
- RS-422, RS-485, RS-232

ASYNCHRONOUS COMMUNICATION

- Single/dual port option
- Selectable interrupt
- Selectable interrup
- Address selectable

CIRCLE NO 347


## STARLAN LOCAL AREA NETWORKS BUS COUPLING TRANSFORMERS

AIE Magnetics introduces new transformers for coupling Manchester encoded data at 1 MHz data rate to a 92 ohm twisted pair bus in conformance to IEEE Standard 802.3 1BASE5. Used for both transmit and receive functions, these transformers provide the DC isolation and high voltage safety required between the bus and the LAN controller or transceiver circuitry.

Vemitron Corporation
(Passive Components Group)
AIE Magnetics * Beau Products * VRN International 2801 72nd Street North
St. Petersburg, FL 33710 813/347-2181
CIRCLE NO 342


VMEbus CPUs -
100\% MOTOROLA MVME COMPATIBLE LOW COST PLUG-IN REPLACEMENTS Quantity One Pricing

- TVME 1611 (MVME 117-3 Compatible) Up to 4 MB DRAM
- TVME 1612 (MVME 110-1 Compatible)

System Control at 8 or 10 MHz

- TVME 1613 (MVME 110-1 Compatible)

Up to 1 MB Shared DRAM
TL Industries, Inc.
Toledo, OH 43619
Call Now - Toll Free 1-800-227-8144 or 419-666-8144
CIRCLE NO 345


To advertise in Product Mart, call Joanne Dorian, 212/463-6415


STOP NOISE IN PGA, LCC PACKAGES
PGA MICRO/Q decoupling capacitors provide low-inductance, high-frequency noise decoupling for PGA, LCC packages on complex board layouts. Fit under PGA or LCC sockets use no extra board space. Choose from many pinout configurations. Rogers Corp., 2400 S. Roosevelt St., Tempe, AZ 85282. 602/967-0624.

CIRCLE NO 349

## DISPRO' DIGITAL FILTER DESIGN

SOFTWARE FOR IBM ${ }^{\text {m" }}$ PC,-XT,-AT AND COMPATIBLES
The DISPRO tamily of digital filter design and evaluation software provides the broadest range of capabilities at affordable prices.

- Complete filter type coverage: select from standard IIR and FIR forms, or FIR with arbitrary magnitude response shapes.
- Full user control: no hidden decisions. Allows exhaustive exploration of performance vs. complexity tradeoffs
- Coefficient formats: 32 -bit floating point, 2 to 24 bit integer. Superior graphics: total user control over plotting scales Single-key initiation of hardcopy output of any graphics screen.

DISPRO V1.5 - The complete system: IIR \& FIR $\$ 295$ design, time and frequency domain analysis and evalua- $\$ 295$ tion. Full modelling of IIR filter operation in fixed-point
arithmetic, with spectral analysis of input and output. $\$ 1150$ arithmetic, with spectral analysis of input and output.
Available in modular form.
ARBITFIR/PM - Create arbitrary passband and stopband shapes for equiripple linear-phase FIR designs. Ac\$295 epts numerical as well as analytical shape specifications.
ARBITFIR/FSW - The techniques of trequency sampling and window design are combined with a high evel of graphics flexibility to develop completely arbitrary
magnitude response shapes for linear-phase FIR filters.
CODEGEN/320 - Interface with DISPRO filter design files to generate source code for the TMS320 family
of DSP processors. $\$ 95$

## SIGNIX Corporation

9 Pelham Island Road. Wayland, MA 01778 (617)358-5955 DISPRO Sottware the choice of DSP designers worlowide since 1983 Requires DOS $3 \times 256 \mathrm{~K}$ memory, CGA or EGA Graphics 8087

CIRCLE NO 752


UNIVERSAL EPROM PROGRAMMER KIT FROM \$95!

- On board power supply, 110/220 VAC
- Menu selection; No personality modules;
- Built in monitor for easy I/O debugging:
- User friendly softw; Full tech. support;
- Detailed 50 page manual with schematics
- Quick pulse alogrithm: 27256 under 60 sec
- All $24 / 28$ pin parts to 1 Mbit; CMOS; EEPROMS;
- Micros: $8741,48,48 \mathrm{H}, 49,49 \mathrm{H}$ \& CMOS
- IBM-PC, Apple, CPM or Unix driver;

Autobaud RS232

- Offset/split Hex, Binary, Intel \& Motorola 8, 16 \& 32 bit files, 2 board cased unit \$495!

Call today for datasheets!! B\&C MICROSYSTEMS
355 WEST OLIVE AVE., SUNNYVALE, CA 94086 Ph: (408) 730-5511

VISA \& MC
CIRCLE NO 755

Adapted for test measurement or continuous monitoring in tough environments - rugged, solid state pressure sensors simplify your dynamic measurement task and lower your cost per channel. For full information, call or write us today.
*Integrated Circuit Piezoelectric

PCB PIEZOTRONICS, INC. 3425 Walden Avenue Depew, NY 14043-2495 716-684-0001

CIRCLE NO 350

\$95 8751 PROGRAMMER
UPA8751 converts any programmer into an 8751 programmer. Production programming of 8751 s is fast and cheap with your gang programmer and one or more UPA8751s. Use the UPA8751 to copy protect your code by programming the 8751 security bit Price \$95 UPS Ground shipping included.
Logical Systems also provides development tools and services. We carry Simulators and CrossAssemblers. For information call or write:

Logical Systems
6184 Teall Station
Syracuse, NY 13217 USA
(315) 478-0722 Telex: 6973150 EJB

CIRCLE NO 753


## KEY TO PCAD" ${ }^{\text {m }}$ SOFTWARE

- Hardware decoder for all PCAD ${ }^{\text {™ }}$ software
- 100\% protocol compatible with PCAD ${ }^{\text {TM }}$ security device
- Used through system RS232-C input port
- Also provides RS232-C input for your mouse
- One PC-WIZZ decoder per PC/XT/AT enables it to run all PCAD ${ }^{\text {TM }}$ software
- Price: only $\$ 995$., shipping included
- 90 day warranty

PC-WIZZ SYSTEMS, INC
P.O. BOX 2190 , HARVARD SQ

CAMBRIDGE, MASS. 02238
1-800-363-8022
$P C A D^{T M}$ is a trademark of Personal CAD Systems, Inc. CIRCLE NO 756


## LOW COST

LINEAR IC TESTER M-750
Provides DC/AC functional test and parametric measurement for most operational amplifiers and voltage comparators. "GO/NO GO" functional test, checks DUT's closed loop stability, level swings and gain bandwidth. $41 / 2$-digit auto ranging, auto unit display offers fast and easy measurement up to ten different parameters. RS-232C \& IC handler interface. Price: $\$ 2,495$
Information Scan Technology, Inc. 487 Gianni St.
Santa Clara, CA 95054
(408) 988-1908

CIRCLE NO 751
High quality ond Prompt delivery
send in your speciol designs and specifications to Hoplex,
one of Taiwan's Leading Manufacturers.

honlex industrial co. LTD.
ADD: NO. 3 LANE 10 . PIENG HO RD. CHUNG HO CITY TAIPEI HSIEN. TAIWAN ROC
FAX: (10212235739 CABLE HSUCH TAIPEI
TEL (02) 2235737.8 TELEX: 27722 JOENUNC
CIRCLE NO 754


## NOW - MINIATURE AT

 QUARTZ CRYSTALS- $32.0 \mathrm{MHz}-28.0 \mathrm{MHz}-24.0 \mathrm{MHz}$
- $20.0 \mathrm{MHz}-16.0 \mathrm{MHz}-14.328 \mathrm{MHz}$

■ $12.0 \mathrm{MHz}-11.0592 \mathrm{MHz}-10.0 \mathrm{MHz}$

- SURFACE MOUNTABLE OR WITH LEADS
- MIL TEMP RANGE AVAILABLE
- RUGGED CERAMIC PACKAGING
- CLOSE TOLERANCE \& LOW DRIVE CURRENT

THE ONLY NAME YOU NEED TO REMEMBER IN QUARTZ CRYSTALS AND CRYSTAL OSCILLATORS IS STATEK!

STATEK CORPORATION
512 N. Main St., Orange, CA 92668
(714) $639-7810$

Made in the U.S.A. - Ship from stock

## RELAY Engineering Manual



Send for the latest 44-page Relay Engineering Manual from Deltrol - Packed with useful information on reliable general purpose, magnetic-latching, and time-delay relays - Light, medium and heavy duty power loads, including Appliance and Industrial-rated units.

2745 S. 19th St. Milwaukee, WI 53215 Phone 414/671-6800 4306 controls / Telex 2-6871

CIRCLE NO 776


Frequency synthesizers produce precision frequencies, governed by a high-stability frequency standard. With easy, fast remote programming, they are vital in advanced measurement or production systems and serve as standalone test equipment. Properties, specs, applications + prices of the PTS 040, 160, 250 +500 are given. Data sheets on 2 new units, the PTS 120 and 160/250 Delta are included. Programmed Test Sources, Inc. 9 Beaver Brook Rd., P. O. Box 517, Littleton, MA 01460 (617-486-3008)

CIRCLE NO 779


## SCSI BUS INTERFACE MODULE

The SBSxSCSI provides the industry standard SCSI interface (ANSI X3T9.2) on a singlewidth SBX module. Intel iSBX ${ }^{\top M}$ multimodule (IEEE P959 I/O Bus) compatibility assures you of a reliable connection to your host board. A software driver example is available to simplify programming.
Call or write for more information
Single Board Solutions, Inc.
20045 Stevens Creek Blvd.
Cupertino, CA 95014
(408) 253-0250

CIRCLE NO 782


GP-IB, HP-IB CONTROL FOR YOUR PC, PC/AT and IBM PERSONAL SYSTEM/2 $\mathbf{2}^{\text {™ }}$

- Control instruments, plotters, and printers
- Supports BASIC,C,FORTRAN and Pascal.
- Fast and easy to use. Thousands sold

Software library. Risk free guarantee.
 Capital Equipment Corp. 99 South Bedford St. Burlington, MA. 01803 FREE demo disk. Call (617) 273-1818

CIRCLE NO 777
DC-DC CONVERTER PULSE TRANSFORMER


Our DC-DC converters, pulse transformers \& band pass filters is now complete with excellent functions. We also supply chake coils, linearity coils, toroidal coils, coupling transformers, and others. Send for details today!

CHIP COILS being developed

ABC TAIWAN ELECTRONICS CORP No. 422, Sec. 1, Yang Fu Rd., Yangmei 32627 Taoyuan, Taiwan, R.O.C. Fax: (03) 4755503 Tel: (03) 4788088 , Telex: 32379 ABCEC

## CIRCLE NO 780

## Don't Burn, Shoot, or Blow Program with the EP-1 <br> EPROM PROGRAMMER


\$349 並

- Free PCDOS software or RS-232 to any computer
- Reads, Programs, and copies over 250 EPROM's and EEPROM's from AMD, Intel, SEEQ, TI, Fujitsu, Hitachi, Toshiba, and 21 others.
- 2716-27512, 27011, 25XX, 28XX, 87XX, 687XX, Including CMOS and -A suffix.
- Programs 87C51, 8749, 8741A, 8742 and other microcontrollers with optional heads
- Splits 16- and 32-bit files
- Generates and checks checksums
- Batch mode operation works with Make.
- Reads and Generates Intel, Motorola, Tekhex, Straight hex, and binary files.
- 30 day money back guarantee
- UV Erasers from $\$ 34.95$.

CALL TODAY FOR MORE INFORMATION
BPMCROSSSIEMS
10681 Haddington, \#190 / Dept. E1
Houston, Texas 77043
(800) 225-2102 (713) 461-9430 Telex: 156147 CIRCLE NO 783


## SBX ANALOG I/O.

The RBX388 has 16 S.E. or 8 diff. analog inputs and 8 analog outputs, all on a single width SBX module of approx. 10 sq . inches. 12 bit resolution on both inputs and outputs. Resistor programmable gain for inputs. Several jumperable ranges for outputs. Onboard microprocessor provides optional continuous automatic scanning of inputs. Can replace two or more modules of many of our competitors.

ROBOTROL CORP.
16100 Caputo Drive, Morgan Hill, CA 95037 (408) 778-0400

CIRCLE NO 778


6800-Family Development Software
Combine our software and your editor for a powerful development system. Our C-Compilers feature a complete implementation (excluding bit fields) of the language as described by Kernigan \& Ritchie and yields 30-70\% shorter code than other compilers. Our Motorola-compatible Assemblers feature macros and conditional assembly. Linker and Terminal Emulator are included. Wintek Corporation, 1801 South St., Lafayette, IN 47904. (800) 742-6809 or (317) 742-8428

CIRCLE NO 781

## "D" SIZE PLOTTER

$\$ 2295^{00}$
RETAIL
\$169500
INTRODUCTORY OFFER

- Model PC 3600
- Repeatability $.001^{\prime \prime}$
- Speed at $7^{\prime \prime}$ Per Second
- Vacuum Paper Hold Down
- High Resolution Circles: Suitable for PCB Artwork
(415) 490-8380 ZERICON 4423 ENTERPRISE ST. • FREMONT, CA 94538

FROM A PERSONAL COMPUTER TO A PERSONAL CONTROLLER.
 ..FOR \$195.00 - For PC XT/AT or compatibles - Routines, sequences and terminology similar to $\mathrm{HP}-85$ Won't 'hang up' bus during use - BASICA, assembly language, Microsoft \& Lattice C and compiled basic support packages available
Need additional information on pricing, volume discounts, or technical information? Call us toll free at (800) 227-7317

In Ohio (216) 349-3444.



FREE Demo Disk: 1-800-553-9119 CHEMA's success is the talk of the CAE industry and thousands of satisfied SCHEMA owners know why. Incredible speed, ease of use, and power have made SCHEMA a best-selling schematic capture program for engineering professionals the world over. Now, SCHEMA II is available. SCHEMA II sells for $\$ 495$ and sup. ports most common IBM PC/XT/ AT configurations. Please call today for a free SCHEMA II demo disk.
OMATION
CIRCLE NO 788
OEM188 SBC DEVELOPMENT SYSTEM FOR PRODUCT APPLICATIONS


The OEM188 - designed to bring your product to market in the fastest possible time - through the most productive software development environment available \& cost effective hardware.

- The OEM188 boots MS-DOS or CP/M-86. Write your program in Assembler, Forth, Basic, C, Fortran or Pascal.
- ROM your code. The EPROM programmer is onboard
and fully integrated into the hardware and software.
- Develop your code quickly with Vesta's ROMmed Develop your code quickly with Vest
languages designed for control tasks.
Size $8^{8 \prime} \times 88^{\prime \prime}$. FDC for 4 drives, Dual UART with RS-232, TTL and RS-422 I/O, Bus - IBM, Printer port, Watchdog, Battery backed real time clock and up to 256 K static RAM/ROM. Programmer interface - terminal. Various $1 / 0$ boards available. Prices starting as low as $\$ 329$ each
VESTA TECHNOLOGY, INC.• 7100 W. 44th Ave. •Suite 101
Wheatridge, C0 80033 - (303)422-8088 • VISA \& MC



## Great Designs Start With Tango-Schematic.'. Just \$495.

Designs quickly come to life with Tango-Schematic's easy-to-use drawing editor and extensive component libraries. Features four line types, four text sizes, repeat and block functions, unique built-in word processor. Includes DRC, BOM, Wire List, Net List outputs and crisp plots, prints, or laserprints. The perfect front end to our popular
Tango-PCB and Tango-Route board design systems.
For IBM PC/XT/AT/PS2. Just \$495. Full-function Demo Package: $\$ 10$. Order toll-free 800 433-7801. VISA/MC Thirty-day money back guarantee
ACCEL Technologies, 7358 Trade St., San Diego, CA 92121 Outside N., S. America contact HST Technology (Australia) Phone: 61-02-34-8499 FAX: 61-02-23-8771

CIRCLE NO 787


CIRCLE NO 789


PATCHMG - CABLE TASSEMBLIES - CONNECTOPS

RF CONNECTORS AND CABLE ASSEMBLIES
Trompeter Electronics' revised 72-page catalog covers over 33 families of RF connectors and cable assemblies. Connectors and their accessories are presented in bayonet, threaded, or patching types to fit coaxial, twin-axial, or triaxial cables. They are shown in subminiature, miniature, and standard sizes. Included are 8 technical pages to help select cable. Trompeter Electronics, 31186 LaBaya Drive, Westlake Village, CA 91359. (818)707-2020.


Glide Through PCB Design.
TangoPCB" ${ }^{\text {create the toughest board designs }}$
with powerful layout software that's a snap to use. Function-rich Tango-PCB supports eight layers, 1 mil grid, OrCAD ${ }^{\prime \prime}$ or Schema" netlist input, print/plot/ photoplot output, and more.
TangoRoute"
Get impresive completion rate and remarkable speed with Tango-Route, a four layer, eleven pass autorouter. Just \$495 each.
For IBM PC/XT/AT/PS2. Compare features and you'll buy Tango. Or try full-function Demo Package, just $\$ 10$. Order toll-free: 800 433-7801. VISAMC. Thirty-day money back guarantee.
ACCEL Technologies, 7358 Trade St., San Diego, CA 92121
CIRCLE NO 787


## Schematic-Capture Software from Wintek

Create and revise schematics quickly and simply with HiWIRE ${ }^{\text {a }}$ and your IBM PC. With a click of the mouse button, select a symbol from our extensive library; with a few more clicks, add connecting wires. Netlist, bill-of-materials, and smARTWORK ${ }^{\circledR}$ cross-checking utilities included HiWIRE is $\$ 895$ and comes with a 30 -day money-back guarantee. Credit cards accepted.

## Wintek Corp. <br> 1801 South St., Lafayette, IN 47904 (800) 742-6809 or (317) 742-8428

CIRCLE NO 790


NOW - THE SQXO CRYSTAL OSCILLATOR -24 PIN CLCC OR TO. 5

- CMOS OR TTL COMPATIBLE HYBRID CIRCUIT
$\square$ SIZE ONLY $.4^{\prime \prime} \times .4^{\prime \prime} \times .06^{\prime \prime}$
- MIL TESTING AVAILABLE
- FREQUENCY RANGE OF 10 kHz to 2 MHz ■ SHOCK RATING IS 250 g to $5,000 \mathrm{~g}$ - LASER TUNING AFTER ASSEMBLY

THE ONLY NAME YOU NEED TO REMEMBER IN QUARTZ CRYSTALS AND CRYSTAL OSCILLATORS IS STATEK! STATEK CORPORATION
STATEK 512 N . Main St., Orange, CA 92668 (714) 639-7810

Made in the U.S.A.

To advertise in Product Mart, call Joanne Dorian, 212/463-6415


IEEE488
\$145 LOW COST PC/XT/AT INTERFACE FOR IEEE-488 (GPIP/HPIB)

- SHORT CARD FOR PC/AT/XT \& COMPATIBLES
- 1 OF 6 INTERRUPT LEVELS
- 1 OF 2 DMA CHANNELS
- UP TO 4 BOARDS/COMPUTER
- CONTROLLER/TALKER/LISTENER
- QUANTITY DISCOUNTS
- COMPATIBLE WITH MOST SOFTWARE PACKAGES

Call today for datasheet!

B\&C MICROSYSTEMS
355 West Olive Ave., Sunnyvale, CA 94086
Ph: (408)730-5511 Fax: (408)730-5521 Visa \& MC
CIRCLE NO 95

## 8051 28

 Super8 . COMPILER* Call today for a FREE technical bulletin * MICRO COMPUTER CONTROL
P.O. Box 275 - Hopewell, NJ 08525 USA Telex 9102404881 MICRO UQ FOR IMMEDIATĖ ACTION CALL
(609) 466-1751

CIRCLE NO 98

## 8051 <br> 8048

SIMULATORS - CROSS ASSEMBLERS - PRO GRAMMERS - SIM51 and SIM48 Software Simulators run on IBM-PC, CP/M-80, MS-DOS Designed for validation \& debugging application software. Simulation includes all on chip functions plus expansion chips. $\$ 250$, one year FREE updates. Formats: PC-DOS 2.x DSDD, CP/M-80 $8^{\prime \prime}$ SSSD, many $51 / 4 "$ formats. Cross Assemblers and EPROM pgmrs also available. Logical Systems Corp. 6184 Teall Station, Syr., NY 13217 (315) 478-0722

## locical Systems

## Analog Circuit Simulation

A full featured SPICE based simulator runs on the IBM PC with interactive Input and Output


PRE SPICE, \$200.00: Interactive control, Monte Carlo Analysis, Optimization, libraries and parameter evaluation. IS_SPICE, $\$ 95.00$ : Performs AC, DC and Transient analysis Intu_Scope, \$250.00: Displays, manipulates and plots data. Programs are not copy protected, come with a 30 day money back guarantee and require PC with 640K RAM, fixed disk, coprocessor and CGA or EGA or Hercules graphics.

| intuSOft | P.O. BOX 6607 <br> San Pedro, CA 90734-6607 <br> Tele: (213) 833-0710 |
| :--- | :--- |
| inter |  |

## CIRCLE NO 96



CIRCUIT ANALYSIS FOR APOLLO \& PC
ECA-2, a high performance analog circuit simulator, is
now available on Apollo - with improvements over the outstanding features of our PC version.

```
    AC, DC, Transient
    Fourier, Temperature
```

    Worst-case, Monte-Carlo
    Full nonlinear simulator
Full nonlinear simulat
Interactive or batch
Macro models
Improved graphics
Larger circuits than PC
Faster simulations
Detailed 393 page manual
User friendly
Fully supported
Update service available
Money back guarantee
ECA-2 Apollo $\$ 3000$. Apollo Evaluation Kit $\$ 380$.
ECA-2 IBM PC/XT/AT \$675. PC Evaluation Kit $\$ 95$
Call 313-663-8810 For free demo
T/ Tatum Labs, Inc.
1478 Mark Twain Court
Ann Arbor, M1 48103
CIRCLE NO 99


PC BOARD TRACE AMMETER
Solve your next printed circuit test or analysis problem twice as fast by measuring trace currents in addition to voltages
The IEX-1500 uses a single four-point probe to measure 0 to 1500 milliamps DC with 1 milliamp resolution in un-cut PCB traces. It does not depend on in-line resistors, field measurements or knowledge of trace resistance.
Operation is as simple as placing the probe on the trace and reading the current.

CALL FOR RISK FREE TRIAL: (904)-335-7730


WAYNE ENGINEERING 5426 NW 32ND STREET GAINESVILLE, FL 32606

CIRCLE NO 102


SAMTEC EXPANDS INTERCONNECT PRODUCT OFFERING Samtec has expanded with significant new product offerings among all of its basic product lines
As examples:
In its precision lead socket strip line, a new extra low profile socket strip provides a high reliability socket when mounted that stands only . $083^{\prime \prime}$ bove the printed circuit board
New .025" square post headers include triple row designs as well as $.100^{\prime \prime}$ and $.200^{\prime \prime}$ centerline spacing. New $.445^{\prime \prime}$ and $.480^{\prime \prime}$ tail length ptions are also available.
Mating . $025^{\prime \prime}$ square post box connectors are available in top, dual, and horizontal entry. They are available in single or double row with up to 50 contacts per row.
Eight pages of standard pattern pin grid array sockets have been added as well as many new dip socket styles.
For more information and a free catalog contact:
SAMTEC, INC.
P.O. BOX 1147, New Albany, IN 47150 U.S.A.

PHONE: (812) 944-6733 FAX: (812) 948-5047 TELEX: 333-918
CIRCLE NO 97

Join Forces
Combine your
larger ads with
EDN Product Mart ads
for a total
marketing program.
EDN Product Mart

CIRCLE NO 100


AUTOROUTER USES
ARTIFICIAL INTELLIGENCE TECHNIQUES
AutoPCB 3.1 is a professional quality, PC-based PCB design system. No co-processor board is required. It features schematic capture, interactive part placement and route editing, and includes AutoROUTE, a powerful autorouter that uses artificial intelligence techniques to identify optimal routing patterns, such as the S turn and C patterns shown above, as part of the routing process. All layers of multilayer boards are routed simultaneously (up to 24). Post processors for photoplotters and drill tapes are available. A large, 4500 component part library lets you start designing boards immediately. A 30-day, full refund guarantee is provided.

PRO. LIB, Inc.
624 E. Evelyn Ave., Sunnyvale, CA 94086
Tel. (408) 732-1832, FAX 408-732-4932
CIRCLE NO 103

> Rental instruments cataloged
> This 1987-88 catalog lists test equipment available for rental from major instrumentation companies such as Hewlett-Packard, Tektronix, and Intel. The $30-\mathrm{pg}$ booklet comprises an equipment listing and an index of manufacturers. Among the product types included are analyzers, meters, generators, oscilloscopes, desktop computers, and telecommunications instruments. Rental terms and conditions and toll-free numbers of the nearest distributors are given.

> Genstar Rental Electronics Inc, 6307 DeSoto Ave, Suite J, Woodland Hills, CA 91367.

Circle No 420


## Listing of test and measuring instruments

In its 1987 short-form catalog of test and measuring instruments, the manufacturer presents spectrum and modulation analyzers; scalar analyzer systems; microwave sweepers, microwave signal sources, and microwave counters; and power sensors and power meters. The 4-color publication also describes whitenoise test sets; mobile/cellular radio test sets; transceiver test systems; TV test systems; and GPIB adapters.

Marconi Instruments, 3 Pearl Ct, Allendale, NJ 07401.

Circle No 421


## Help for configuring automatic test systems

Covering relay switching from dry circuit to approximately 100 W configurations, A Guide to Signal Switching in Automated Test Systems is designed to help personalcomputer users automate testing and provide faster data acquisition than was previously possible with manual systems. It discusses how switches affect overall measurement, how to control noise, how to make connections, and how to analyze errors. Sample applications and system models complement the information.

Keithley Instruments Inc, 28775 Aurora Rd, Cleveland, OH 44139.

Circle No 422

## Reference book covers nickel alloys

The $140-\mathrm{pg}$ publication entitled Nickel Alloys for Electronics is useful in evaluating and designing nickel alloys. Numerous graphs and tables supplement explanations of physical and mechanical properties; a special section is devoted to nickel electroplating. Other sections cover semiconductor packaging, leadframe and glass-sealing alloys, reference data on nonmetallic materials, nickel, copper-base connector and spring alloys, and stainless steel alloys.

Nickel Development Institute, 7 King St E, Toronto, Ontario, Canada.

Circle No 423

## Voltage references for A/D converters detailed

Application Note DS15AN1 explains the use of voltage references with the manufacturer's CS501X Series A/D converters and CSZ511X Series S-to-Z converters. Included are reference design considerations, suggested reference circuits, and a design example. Graphs and tables highlight the text.

Crystal Semiconductor Corp, Box 17847, Austin, TX 78760.

Circle No 424


## Custom MMICs

 and digital ICs presentedThis 6 -pg brochure, Gallium Arsenide Custom and Semicustom Integrated Circuits, describes how custom MMICs (monolithic microwave ICs) and digital ICs are designed. The pamphlet summarizes the company's various program services and the 1 - and $0.50-\mu \mathrm{m}$ fabrication processes. It also provides examples of custom circuits.
Harris Microwave Semiconductor, 1530 McCarthy Blvd, Milpitas, CA 95035.

Circle No 425

## Catalog summarizes Z-System software

The 20-pg Z-Catalog lists various configurations of the Z-System (an operating system for Z80-, Z280-, and HD64180-based microcomput-

## C MODULA 2 PASCAL

## Cross-Compiler Systems

- High performance, fieldproven software development systems producing extremely compact, fastexecuting, ROMable output code.
- Each cross-development package includes:
- C, Modula 2, or Pascal Cross-Compiler
- Macro Relocating CrossAssembler
- Object Code Librarian
- Object Module Linker
- Hexadecimal Format Loader [S-Records, Intel Hex, TEK Hex]
- Standalone Support Library [EPROMable, with full floating point support]
- All languages can be intermixed with assembly language
- Targets supported:

```
6301/03 6801/03 6809 68HC11 68000/08/10/12 68020/881/851 32000/32/81/82
```

- Available for following hosts: VAX: VMS/UNIX/ULTRIX PDP-11: UNIX/TNIX/VENIX 68000: UNIX System V
PC,XT,AT: MS-DOS
PowerNode: UTX/32

UNIX: TM of AT\&T Bell Labs
VAX, VMS, PDP-11, ULTRIX
TM of Dig. Equip. Corp
TNIX: TM of Tektronix Inc
VENIX: TM of VenturCom
PowerNode: UTX/32: TM of Gould Inc

INTROL CORPORATION
647 W. Virginia Street Milwaukee, WI 53204 [414] 276-2937 FAX: [414] 276-7026
ers), together with related utility programs, software-development tools, books, and a biweekly newsletter for Z-System users. The catalog provides brief descriptions of the software's features as well as the available hardware on which the system runs.
Echelon Inc, 885 N San Antonio Rd, Los Altos, CA 94022.

Circle No 426


## Guide details optoelectronics products

The 45-pg, 4-color Optoelectronics Product Guide is a combination data book/selector guide that provides electrical and optical characteristics, package outlines, and pinout specifications. It also describes product features and applications. It's divided into sections covering visible lamps; single- and multipledigit displays; integrated displays; custom capabilities; infrared emitters and detectors; and optocouplers.

Three-Five Semiconductor Inc, Box 111, Tempe AZ 85282.

Circle No 427

## Disk speeds selection of power transistors

Specs in Secs is a catalog on a disk that contains information on more than 1600 bipolar power transistors and power MOSFETs plus more than 3500 cross-references. It requires an IBM PC or compatible

with a 384 k -byte RAM. The disk communicates with you in any of five user-selectable languages. In the bipolar-transistor category, you can specify characteristics for breakdown voltage, collector current, power dissipation, polarity, package, price, and 10 other parameters. The TMOS (T-configuration MOS) power-MOSFET category contains breakdown voltage, drain current, $\mathrm{r}_{\mathrm{DS}(O N)}$, power dissipation, package, price, and seven other parameters. The disk is available for $\$ 2$ by requesting DK101/D.

Motorola Semiconductor Products, Literature Distribution Center, Box 20924, Phoenix, AZ 85063.

## INQUIRE DIRECT



## Catalog of linear ICs and hybrid circuits

The company's 20-pg catalog sums up its range of linear ICs and custom and standard hybrid circuits for the military and industrial markets. It includes specifications and diagrams of the company's power interface

## LITERATURE

products for computer peripheral equipment, as well as switch-mode power-supply circuits, linear voltage regulators, power interface circuits, and Darlington transistor arrays. In addition, it features a parts list cross-referenced by product type and package type, and includes representative and distributor listings.

Silicon General, 11861 Western Ave, Garden Grove, CA 92641.

Circle No 429


Guide to semiconductors
The vendor's 1987 catalog is a $33-\mathrm{pg}$ publication that covers the company's lines of semiconductor products. It includes sections on MOSFETs, transistors, diodes and rectifiers, SCRs, bipolar generalpurpose ICs, and charge-coupled device sensors.
Toshiba America Inc, Semiconductor Products Div, 2692 Dow Ave, Tustin, CA 92680.

Circle No 430

## Booklet covers bench and ATE instruments

The $20-\mathrm{pg}$ short-form catalog, Excellence in Instrumentation, presents more than 20 instruments, grouped by applications, which are suitable for both bench and ATE requirements. The listings include signal generators, synthesized oscillators, spectrum/network analyzers, RF voltmeters and power meters, test receivers, sweep generators, vector analyzers, and mobile-com-
munications test sets.
Rohde \& Schwarz-Polarad, 5 Delaware Dr, Lake Success, NY 11042.

Circle No 431

## Memory and $\mu$ Pak products featured

This short-form catalog provides information about the company's line of static RAMs and $\mu$ Pak products. It includes military monolithic static RAMs as well as high-density and high-performance memory modules. Besides specifications and package information, the $20-\mathrm{pg}$ brochure contains descriptions of the vendor's part-numbering system and military manufacturing processes.

Electronic Designs Inc, 42 South St, Hopkinton, MA 01748.

Circle No 432

## Catalog features test equipment

The company's 52 -pg, 4 -color catalog describes digital multimeters, oscilloscopes, telecommunications test equipment, function generators, and frequency counters. Along with specifications and color photographs of each product, it includes a section that illustrates the company's digital temperature-measuring instruments.
Beckman Industrial Corp, 3883 Ruffin Rd, San Diego, CA 92123.

Circle No 433

## Rental catalog

The $48-\mathrm{pg}$ Electronic Instruments Rental Catalog, Vol 25, lists a broad selection of general-purpose test equipment that you can rent, lease, or buy. The book also contains a manufacturer/model index.
Continental Resources Inc, 175 Middlesex Tpk, Bedford, MA 01730.

Circle No 434


## BUSINESS/CORPORATE STAFF

## EDN's <br> CHARTER

EDN is written for professionals in the electronics industry who design, or manage the design of, products ranging from circuits to systems.

EDN provides accurate, detailed, and useful information about new technologies, products, and design techniques.

EDN covers new and developing technologies to inform its readers of practical design matters that will be of concern to them at once or in the near future.

EDN covers new products

- that are immediately or imminently available for purchase
- that have technical data specified in enough detail to permit practical application
- for which accurate price information is available.

EDN provides specific "how to" design information that our readers can use immediately. From time to time, EDN's technical editors undertake special "hands-on" projects that demonstrate our commitment to readers' needs for useful information.

EDN is written by engineers for engineers.

275 Washington St
Newton, MA 02158
(617) 964-3030

F Warren Dickson
Vice President/Publisher
Newton, MA 02158
(617) 964-3030

Telex 940573
Diann Siegel, Assistant

## Peter D Coley

VP/Associate Publisher/
Advertising Sales Director
Newton, MA 02158
(617) 964-3030

Ora Dunbar, Assistant/Sales Coordinator

## NEW ENGLAND

John Bartlett, Regional Manager
Chris Platt, Regional Manager
199 Wells Ave
Newton, MA 02159
(617) 964-3730

## STAMFORD 06904

George Isbell, Regional Manager
8 Stamford Forum, Box 10277
(203) 328-2580

NEW YORK, NY 10011
Daniel J Rowland, Regional Manager
249 Vest 17h
(212)463-6419

PHILADELPHIA AREA
Steve Farkas, Regional Manager
487 Devon Park D
Suite 206
Wayne, PA 19087
(215) 293-1212

## CHICAGO AREA

Clayton Ryder, Regional Manager
Randolph D King, Regional Manager Cahners Plaza
1350 E Touhy Ave, Box 5080
Des Plaines, IL 60017
(312) 635-8800

DENVER 80206
John Huff, Regional Manager
44 Cook St
(303) 388-4511

DALLAS 75243
Don Ward, Regional Manager
9330 LBJ Freeway
Suite 1060
(214) 644-3683

SAN JOSE 95128
Walt Patstone, Regional Manager
Bill Klanke, Regional Manager
Philip J Branon, Regional Manager
James W Graham, Regional Manager
(408) 243-8838

LOS ANGELES 90064
LoS AN J Stillman Ir
Charles J Stillman,
12233 W Olympic Blvd (213) $826-5818$

## ORANGE COUNTY/

SAN DIEGO 92715
Jim McErlean, Regional Manager
18818 Teller Ave, Suite 170
Irvine, CA
(714) 851-9422

PORTLAND, OREGON 97221
Pat Dakin, Regional Manager Walt Patstone, Regional Manager 1750 SW Skyline Blvd, Box 6 (503) 297-3382

UNITED KINGDOM/BENELUX
Jan Dawson, Regional Manager
27 Paul St
London EC2A 4JU UK
44 01-628 7030
Telex: 914911: FAX: 01-628 5984

## SCANDINAVIA

Stuart Smith
27 Paul St
London EC2A 4JU UK
01-628 7030
Telex: 914911; FAX: 01-6285984

## FRANCE/ITALY/SPAIN

## Alasdair Melville

27 Paul St
London EC2A 4JU UK
01-628 7030
Telex: 914911; FAX: 01-628 5984
WEST GERMANY/SWITZERLAND/AUSTRIA
Wolfgang Richter
Sudring 53
7240 Horb/Neckar
West Germany
49-7451-7828; TX: 765450

## ISRAEL

Elan Marketing Group
13 Haifa St, Box 33439
Tel-Aviv, Israel
Tel: 972-3-268020
TX: 341667
EASTERN BLOC
Uwe Kretzschmar
27 Paul St
ondon EC2A 4JU UK
01-628 7030
Telex: 914911; FAX: 01-628 5984
FAR EAST
Ed Schrader, General Manager
18818 Teller Ave, Suite 170
rvine, CA 92715
(714) 851-9422; Telex: 183653

## TOKYO 160

Kaoru Hara
Dynaco International Inc
Suite 1003, Sun-Palace Shinjuku
8-12-1 Nishishinjuku, Shinjuku-ku
Tokyo 160, Japan
Tel: (03) 366-8301
Telex: J2322609 DYNACO

## AIWAN

Acteam International
Marketing Corp
F, No 43, Lane 13
Kaang Fu South Rd
Maipei, Taiwan ROC
760-6209 or 760-6210
Telex: 29809
FAX: (02) 7604784
KOREA
Korea Media Inc
Rm 110, A-11 Bldg 49-4
Hoihyundong $2-\mathrm{Ka}$, Chung-Ku
CPO Box 2314 , Seoul, Korea
Tel: 82-2-755-9880
Telex: K26249
SINGAPORE
Cheny Tan Associates
1 Goldhill Plaza
No 02-01
Newton Rd
Singapore 1130
Tel: 2549522
Telex: RS 35983 CTAL
PRODUCT MART
Joanne Dorian, Manager
New York NY 1001
(212) 463,645

CAREER OPPORTUNITIES/
CAREER NEWS
Roberta Renard
National Sales Manager
103 Eisenhower Parkway
Roseland, NJ 07068
(201) 228-8602

Janet O Penn
Eastern Sales Manager
103 Eisenhower Parkway
Roseland, NJ 07068
(201) 228-8610

Dan Brink
Western Sales Manager
18818 Teller Ave
Suite 170
Irvine, CA 92715
(714) 851-9422

Diann Siegel
Boston Sales Representative
Newton, MA 02158
(617) 964-3030

Maria Cubas
Production Assistant
(201) 228-8608

## Cahners Magazine Division

William Platt, President
Terry McDermott, Executive Vice Presiden
Frank Sibley, Group Vice President
Tom Dellamaria, VP/Production \& Manufacturing

## Circulation

Denver, CO: (303) 388-4511
Sherri Gronli, Group Manager
Eric Schmierer, Manager

Reprints of EDN articles are available on a custom printing basis at reasonable prices in quantities of 500 or more. For an exact quote, contact Joanne R
Westphal, Cahners Reprint Service, Cahners Plaza
1350 E Touhy Ave, Box 5080, Des Plaines, IL 60018.
Phone (312) 635-8800.

Signal Processing: Signals, Filtering, and Detection, by Nirode C Mohanty. 664 pgs; $\$ 59.95$; Van Nostrand Reinhold Co, New York, NY, 1987. Phone (212) 254-3232.

This book covers the principles of signal processing including signal analysis, probability, random signals and systems, and filtering and detection theory. It features examples geared toward computer implementation of various algorithms for physical problems encountered in electronic information processing. Individual chapters cover linear, analog, and digital transforms; matrix theory; and estimation and filtering methods. The book also contains extensive coverage on detection theory and sequential and nonparametric detection methods.

Microwave Components, Devices and Active Circuits, by Paul F Combes, Jacques Graffeuil, and Jean-François Sautereau. 246 pgs; $\$ 37.95$. John Wiley \& Sons Inc, New York, NY, 1987. Phone (201) 4694400.

This text presents both a conceptual overview and a detailed analysis of microwave circuits. It features precise formulas for the design of passive elements, giving quantitative specifications for many semiconductor microwave circuits. The book also includes the general principles of detection, mixing, amplification, and oscillation, as well as a discussion on noise and the limitations of power.

High Power Switching, by Ihor M Vitkovitsky. 304 pgs; $\$ 54.95$. Van Nostrand Reinhold Co, New York, NY, 1987. Phone (212) 254-3232.

Along with descriptions of switching devices and methods that meet the requirements of high-energy pulsed systems, this book explains the design and performance of switches capable of handling
more than a billion watts of pulsed energy. Included is physical and design information on gas-insulated spark gaps, solid dielectric switches, liquid dielectric switches, exploding wires or fuses, explosively assisted circuit breakers, and vacuum and low-pressure closing switches.

Monomode Fiber-Optic Design With Local-Area Long-Haul Network Applications, by Donald G Baker. 490 pgs; $\$ 64.95$; Van Nostrand Reinhold Co, New York, NY, 1987. Phone (212) 254-3232.

This reference book compares monomode/multimode technologies and describes applications from

## Multi-Channel Filter for Data Acquisition Systems



The Model 9016 makes filtering easy

Expandable-Up to 16 channels
Configurable-Choice of filter trans-
fer functions

- Butterworth
- Elliptic

Bessell

- Linear phase

Simple-Menu driven operation Agile-Fine tuning from 0.1 Hz to 102.4 kHz
Adaptable-Pre- and post gain to 40 dB

For more information, please call us at
617-374-0761.

Efficient-Non-volatile memory stores up to 8 set ups per channel
Conversational-80 character display for front panel operation, and
HELP messages
Programmable-By keypad or
bus-standard
parallel or
IEEE-488
both a systems and a component viewpoint. It presents several state-of-the-art applications: monomode sensor operation; monomode-cable plant design, using various components; circuit-design techniques for transmitters and receivers; integrated fiber-optic design and fabrication; and angular division multiplexing.

Theory and Design of Adaptive Filters, by John R Treichler, C Richard Johnson Jr, and Michael G Larimore. 342 pgs; \$34.95; John Wiley \& Sons Inc, New York, NY, 1987. Phone (201) 469-4400.

This reference discusses three categories of adaptive filters: adaptive finite-impulse-response (FIR) filters, adaptive infinite-impulse-response (IIR) filters, and adaptive property-restoral filters. For the use of FIR filters, the authors present the most popular analytical tools
and a collection of design guidelines; for the use of adaptive propertyrestoral and the IIR filters, they focus on theoretical foundations and suggested applications. The text includes a detailed description of the purpose and motivation of adaptive filtering in three practical signalprocessing problems.

The Viewport Technician, by Michael Brian Bentley. 496 pgs; $\$ 24.95$; Scott, Foresman and Co, Glenview, IL, 1987. Phone (312) 729-3000.

This reference is useful for designing, developing, and coding software that you can port from one system to another. The book covers data structures, utility routines, program language, graphics interfaces, and source-code organization. It gives a technical comparison of the following computers: Amiga with Intuition; Atari ST with GEM;

IBM with GEM or Windows; Macintosh; and Apple IIGS. The author includes numerous charts, graphs, and tables.

Electronics of Measuring Systems, by Tran Tien Lang. 318 pgs ; \$61.95; John Wiley \& Sons Inc, New York, NY, 1987. Phone (201) 4694400.

This book emphasizes the practical aspects of the use of both analog and digital electronic devices in measuring systems. Approximately 100 applications are discussed, including some specialized measurement and control systems.

Robotics, Industrial Drives, Railways, U.P.S., Welding Machines COUNT on LEM MODULES


Manufactured by Liaisons Electroniques Mecaniques, SA.; Switzerland.


Power MOSFET Makers


HOT NEWS OF PRODUCTS, TECHNOLOGY, AND CAREERS

# Article-writing programs load perks-and pressure-on engineers 



Deborah Asbrand, Associate Editor

Once considered the also-rans of a company's publicity efforts, tradepress articles have recently been recognized as a cost-effective means of publicity. The successful publication of articles has become an important and much-pursued goal of pub-lic-relations teams. But much of the responsibility for preparing technical articles falls squarely on a company's engineers, who provide the technical expertise. And, although more companies are using cash awards, prizes, commemorative plaques, and recognition ceremonies to entice their engineers into writing articles, it is still not clear when engineers are supposed to find the time to write.
Formerly, a company trying to promote its product and image looked on its engineers' magazine bylines and conference participation as freebies. Most efforts to boost product recognition and corporate visibility took the form of advertising campaigns. But as competition in the electronics industry came to a head in the late 1970s and early

1980s, companies sought more creative, less obvious ways of promoting themselves.

Now, technical articles, because of their potentially large audiences, have become firmly entrenched features of most public-relations and corporate self-promotion strategies. "It's an important part of building image in the minds of our customers and others in the industry," says Nancy Teater, press-relations manager for Hewlett-Packard's Electronics Instrument Group in Palo Alto, CA. And, what's more important, she adds, "it's a lot cheaper than advertising."

## Cost-effective benefits

Indeed, the cost advantages of article publication versus advertising have motivated many companies to refocus their publishing goals in recent years. "We took a hard look at where we wanted to spend our money," says John Hamburger, manager of product public relations for Advanced Micro Devices (Sunnyvale, CA). Whereas his com-
pany once paid engineers for articles published in any journal or magazine, it now pays only for those articles published in a dozen trade magazines selected for their large circulation and breadth of coverage.

Magazine bylines also offer something that money can't buy: credibility. "Reading an article about one of our products means much more to a design engineer than seeing our ads does," says Laura Maguire of United Technologies Microelectronics Center (UTMC), a Colorado maker of military components. Debra Seifert, marketing communications manager of Tektronix's Laboratory Instruments Div (Beaverton, $O R$ ), says that research done by her department confirms this belief. "Technical articles always come out high on the list of places engineers turn to when they're looking for information on new products."

The opportunity to reach existing and potential customers is another factor that has led an increasing number of companies to add weight to their technical-article programs.

## PROFESSIONAL ISSUES

Analog Devices' technical publicity manager, Al Haun, says that technical articles disseminate application tips for his company's component products. What's more, he says, the articles keep the company's name in the limelight.

## Cash benefits for engineers

Despite the involvement of public relations and marketing personnel, a company's publishing activity, of necessity, centers on its engineers. To encourage engineers to squeeze time out of their already busy schedules, nearly all large companies offer their employees a variety of honoraria and other incentives. Consumer-product companies, for example, offer their engineers merchandise from various product lines. Financial incentives include matching the magazine's payment or making a cash award calculated on a per-page basis.

Some companies lavish attention on their engineers-cum-writers in the hopes of attracting more of them. At Tektronix's Laboratory Instruments Div, for example, engineers receive cash awards for each article that they publish with a $\$ 500$ cap per article. During quarterly division meetings, the general manager awards each published engineer a check and a polished pewter stein engraved with the engineer's name, the article's title, and its publication date. The company also inscribes each author's name on a plaque that hangs in the facility's conference room.

## Publishing pays

Some corporations establish honorary organizations for published authors. Signetics, of Sunnyvale, CA, grants its published authors membership in the Signet Society-in addition to the $\$ 100$ to $\$ 300$ per page that it pays in cash awards. Motorola Semiconductor (Phoenix, AZ) began its Silver Quill program in

1979; under the program, published engineers qualify for cash payments, honorary plaques, mention in the corporate newsletter, and attendance at recognition banquets.

Among the most generous programs are those sponsored by National Semiconductor (Santa Clara, CA) and by components-manufacturer Burr-Brown (Tucson, AZ). National Semiconductor pays $\$ 250$


The increasing pressure on engineers to write articles is causing some to ask if engineering has become a publish-or-perish profession.
per published page, with a $\$ 3000$ cap. Burr-Brown's Golden Quill program pays $\$ 500$ to $\$ 650$ per published page to authors of articles that appear in any of 100 approved journals.
Before initiating the Golden Quill program in 1984, Burr-Brown wasn't "getting the output" it wanted, says Fran Bria, marketingservices manager. Bria won't divulge how much money Burr-Brown has paid out through the program, but he credits the financial incentive with helping the company get two dozen articles published each year-a success rate that he believes renders the program economi-
cal. "We feel that a page of published editorial is roughly equivalent to one page of advertising," he says.

## Red-carpet treatment

For prolific writers who can turn out several articles per year, companies are more than willing to pull out the stops. "If you find someone who's ready to roll-who's a good engineer and a good writer-you need to throw some sort of mantle over them and treat them like gold,"says Bill Sharpe, a PR specialist at Hewlett-Packard's Ft Collins, CO, Technical Systems Sector.
The companies most able to offer such treatment and, generally, to support publishing efforts are large companies. Therefore it isn't surprising that many of the bylines that appear in trade magazines belong to engineers who work for such companies. Smaller companies, though, are also beginning to fund authorincentive programs. UTMC, a 7 -year-old company with 500 employees, recently increased its per-page cash awards from $\$ 100$ to $\$ 300$ and added a $\$ 1000$ bonus for engineers who write or coauthor five technical articles in one year.
Even start-up companies, for whom time is precious, find the stamp of legitimacy that accompanies a published article well worth their efforts. "When something you write is published, it's in the same size type as an article by a large company," says Larry Manieri, vice president of sales and marketing for Sequence, a 3 -year-old, San Jose, CA, maker of waveform digitizers. "It makes a small company seem larger than it is. It bolsters your image and makes you credible."

## Publish or perish

Before engineers can receive any perquisites, however, they must somehow find the time to write. And the increasing pressure on en-

## PROFESSIONAL ISSUES

gineers to do so is causing some to ask if engineering has become a publish-or-perish profession.

Some companies consider writing an optional, after-hours project. Bria says that Burr-Brown requires its author-engineers not to let their writing interfere with their engineering assignments. "We ask them to do the writing on their own time," says Bria. "We feel it's a voluntary effort for which we reward them amply."

Other companies, however, consider writing part of an engineer's job and a condition for advancement. "If you're going to go to the rank of division fellow-which is equivalent to a vice president-one criterion is that you become a published author, a spokesperson for the company and the industry," says Analog Devices' Haun. Haun concedes that such a requirement poses a challenge, because "engineers are already working 10 to 12 hours a day."

Tektronix, too, requires that its top-ranking engineers be published. "To get to the highest level of engineering, you have to become an expert in your field," says Seifert. "To prove that [you've done so], you have to assemble all of the work that you've published."

## Balancing assignments

Even at those companies that require their engineers to write, however, engineering managers prefer to see engineers expend their creative energies on design problems rather than writing tablets. Although Tektronix requires that engineering managers approve any writing assignments that engineers take on, Seifert says the continuing time tug-of-war "can be very tricky."

Changing industry conditions are tempering writing policies at some companies. Hewlett-Packard, for example, is in the midst of some
corporate soul searching over its publishing procedures. Historically, the company has taken a dim view of competitors' author-incentive programs; its divisions offered some form of remuneration, but the rewards were meager compared with the liberal offerings of other employers.
Financial incentives for writing are "controversial to an old-line engineering company" like HewlettPackard, where writing has been considered part of an engineer's job, rather than an optional activity, says Sharpe.
Yet Sharpe says the company is now considering changing its policies in response to new developments in the engineering environment. "The research and development lab a few years ago was much more academic, not quite as tightly tied to return-on-investment as it is now," he says. "We've seen a tightening of the reins on an engineer's time." And as a result, Sharpe says, there's been "an erosion of some of the more creative efforts" such as writing.
To shore up publishing activity at one Hewlett-Packard sector, Sharpe is conducting a pilot program that provides leadership for the writing projects and offers cash awards, plaques, and letters of recommendation to engineers who participate.
For all their efforts, though, some companies see a dark side to the high visibility that engineers receive from articles that carry their byline. Says Scott of Signetics: "You get someone who's very good, and the first thing you know, someone's looking [to hire] him, so there is a liability to this."

EDN

## Article Interest Quotient (Circle One)

High 518 Medium 519 Low 520


## PEARSON

Wide Band, Precision


With a Pearson current monitor and an oscilloscope, you can measure pulse or ac currents from milliamperes to kiloamperes, in any conductor or beam of charged particles, including those at very high voltage levels.
This monitor is physically isolated from the circuit. It is a terminated current transformer whose output voltage precisely follows the current amplitude and waveshape. A typical model gives an amplitude accuracy of $+1 \%,-0 \%, 20$ nanosecond rise time, droop of 0.5\% per millisecond, and a 3 db bandwidth of 1 Hz to 35 MHz . Other models feature 2 nanosecond rise time, or a droop as low as 1\% per second.

Whether you wish to measure current in a conductor, an electron device, or a particle accelerator, it is likely that one of our off-the-shelf models (ranging from $1 / 2^{\prime \prime}$ to $10^{3 / 4^{\prime \prime}}$ ID) will do the job. We also provide custom designs to meet individual specifications.

Contact us and we will send you engineering data.

## PEARSON ELECTRONICS,INC.

1860 Embarcadero Road Palo Alto, Calif. 94303 , U.S.A. Telephone (415) 494-6444 Telex 171-412

## CAREER OPPORTUNITIES

| 1988 Editorial Calendar and Planning Guide |  |  |  |
| :---: | :---: | :---: | :---: |
| Issue Date | Recruitment Deadline | Editorial Emphasis | EDN News |
| Jan. 7 | Dec. 14 | Computers \& Software, Communications ICs | Closing: Dec. 21 |
| Jan. 21 | Dec. 30 | Microprocessors, Software, Components | Mailing: Jan. 14 |
| Feb. 4 | Jan. 14 | Semicustom ICs, Computers \& Peripherals | Closing: Jan. 21 |
| Feb. 18 | Jan. 28 | Materials \& Hardware, CAE, Power Sources | Mailing: Feb. 11 |
| Mar. 3 | Feb. 11 | Communications, CAE, High-Speed Logic |  |
| Mar. 17 | Feb. 25 | Graphics, Filters, Software/CAE | Closing: Mar. 3 <br> Mailing: Mar. 24 |
| Mar. 31 | Mar. 10 | Power Semiconductors, Memory/Graphics, Fiber Optics |  |
| Apr. 14 | Mar. 23 | Communication Technology Special Issue, Communication Systems | Closing: Mar. 31 |
| Apr. 28 | Apr. 7 | Software, Industrial Computers, Interface ICs | Mailing: Apr. 21 |
| May 12 | Apr. 21 | Analog Technology Special Issue, Analog Converters | Closing: Apr. 28 |
| May 26 | May 5 | CAE, Software, Sensors/Transducers | Mailing: May 19 |
| June 9 | May 19 | CAE, Analog ICs, Test \& Measurement | Closing: May 29 |
| June 23 | June 2 | Data Communications, DSP, Components | Mailing: June 16 |
| July 7 | June 14 | Product Showcase-Vol. I, Power Sources, Software | Closing: June 23 |
| July 21 | June 30 | Product Showcase-Vol. II, CAE, Test \& Measurement | Mailing: July 14 |
| Aug. 4 | July 14 | Sensors \& Transducers, Analog ICs, Graphics | Closing: July 21 |
| Aug. 18 | July 28 | Military Electronics Special Issue, Displays, Military ICs | Mailing: Aug. 11 |
| Sept. 1 | Aug. 11 | Instruments, Op Amps, Computers \& Peripherals |  |
| Sept. 15 | Aug. 25 | Data Acquisition, Data Communications, Digital ICs | Closing: Sept. 1 <br> Mailing: Sept. 22 |
| Sept. 29 | Sept. 8 | DSP, Graphics, Optoelectronics |  |
| Oct. 13 | Sept. 22 | Test \& Measurement Special Issue, Instruments, Computers \& Peripherals | Closing: Sept. 29 |
| Oct. 27 | Oct. 6 | CAE, Computers \& Peripherals, Integrated Circuits, Wescon '88 Show Preview | Mailing: Oct. 20 |
| Nov. 10 | Oct. 20 | Programmable Logic Devices, Integrated Circuits, Test \& Measurements, Wescon '88 Show Issue | Closing: Oct. 27 |
| Nov. 24 | Nov. 3 | Microprocessor Technology Directory Graphics, CAE | Mailing: Nov. 17 |
| Dec. 8 | Nov. 16 | Product Showcase-Vol. I, Power Sources, Software | Closing: Nov. 21 |
| Dec. 22 | Dec. 1 | Product Showcase-Vol. II, Computers \& Peripherals, Test \& Measurement | Mailing: Dec. 15 |

## Call today for information:

East Coast: Janet O. Penn (201) 228-8610
West Coast: Dan Brink (714) 851-9422
National: Roberta Renard (201) 228-8602

## Software Engineers:

## Our Advanced Satellite Communications Programs Demand Your Expertise In Real-Time.

The Software Systems Laboratory of Fortune-50 Raytheon's Equipment Development Laboratories, located in Marlboro, MA, is the focal point for the Division's software capability. As a result, we are involved in essentially every Equipment Division program at some level.

We are currently seeking qualified professionals at a variety of levels-from individual contributors to task management/group leader positions-to assume responsibilities in the development of advanced satellite communications systems for DoD. Software Engineers experienced with FORTRAN77, C and Ada, are needed to design, code, document and test real-time software. Applications include:

## Message Buffering and Routing <br> - Satellite Acquisition and Communications Protocols <br> - Operator Interface <br> - Built-in Test Control <br> - Antenna and Modem Control <br> - Simulation Software -scenario generation <br> -real-time control -data reduction <br> - Formal Test Procedure Generation and Test Conduct

Our development methodology includes the use of PDL, design and code walk-throughs and MILSTD 1679 or 2167 documentation.

To qualify, you must have a BS in Computer Science, Math, Physics or Electrical Engineering; 3+ years' related experience. U.S. Citizenship required.

Raytheon offers competitive salaries, many com-pany-paid benefits as well as a Savings and Investment Plan. If interested, please send resume to:

Ann Loven, Dept. EDN, Raytheon Company, Equipment Development Laboratories, 528 Boston Post Road, Sudbury, MA 01776. An Equal Opportunity Employer.

# TPS Engineers Sr. System Engineers Sr. System IV\&V Engineer Mechanical Design Engineers Electro-Optics Sr. Systems Engineers 

This is your opportunity to become associated with an organization offering a rare combination of immediate challenge and future commitment. Right now, GE technical professionals are redefining today's most sophisticated ATE system technologies. At the same time, GE technical professionals are developing concepts and designing the systems which will determine the direction ATE technology will take in the decades to come.

ELECTRO-OPTICS SENIOR SYSTEMS ENGINEER-Responsible for directing sub-contracting activities including the design, development and testing of ATE subsystems necessary to test gimbaled/EO systems and INS systems. These systems should include visible imaging detector systems, IRST systems, HUDs/monitors/indicators, stabilized platforms and inertial navigation systems. Applicants should have a BS in Engineering, Math or Physics with a minimum of 10 years experience in the design, analysis, integration and testing of electrooptical systems. These systems should include infrared imaging/detection systems, visible imaging/detection systems, laser designators/range finders/FAC receivers and HUDs/monitors/indicators.
SENIOR SYSTEM IV \& V ENGINEER- Perform systems engineering for real time, scientific, and special purpose software systems involving special architecture, components, software techniques and applications. Requirements include a BS in Engineering, 10-15 years experience in the development of automatic test systems, and proficiency in high order and simulation languages. Demonstrated expertise in hardware/software design validation and verification is essential. A background in Navy avionics maintenance and a knowledge of VAX VMS, UNIX, DBMS, C, PASCAL, ADA, ATLAS, and/or DSDS would be assets.
SENIOR SYSTEM ENGINEER-This position provides support on major system engineering programs with particular emphasis in the areas of requirements analysis, conceptual/system design, trade studies, and system integration and test. Requirements include a BS in Engineering with a minimum of 10 years ATE hardware/software design integration and test/calibration experience. The ability to handle project management responsibilities and a knowledge of ATE user environment are necessary. Experience with digital, analog and RF/IF systems design and test program set development would be a significant asset.
MECHANICAL DESIGN ENGINEER- Performs mechanical development of modular automatic test equipment stations and system/subsystem mechanical design. You will also analyze system parameters and provide design input for system cooling, acoustic noise suppression, dynamic loading, and EMI/RFI suppression. Requirements include a BS in Engineering, ATE design experience, and a knowledge of fluid flow and structural analysis software associated with Apollo work stations.
TPS ENGINEERS (Entry-Senior Levels)- Responsible for performing testability analysis, WRA and SRA data analysis, test strategy generation, circuit simulation, detail TPS and interface design, station integration and customer selloff. Requirements include a BSEE and previous TPS development experience for all positions above entry level. An MSEE, experience in an advanced TPS development environment and a knowledge of ATPG and analog circuit simulation would be an asset.
U.S. citizenship is required.

GE offers a competitive salary and benefits package as well as continued opportunities for both management and technical development. For immediate consideration, please forward your resume to: GE, Department EDN-51, 110 Wynn Drive, Huntsville, AL 35805.

GE Automated Systems Department


# VISIBILITY: ZERO 

## And vertigo is affecting the pilot's judgement. Design a flight control system to control the situation and ensure the pilot's safety.

This is just one of the challenges faced and overcome by the engineering teams at Lear Astronics Corp., the Free World's leading supplier of military flight controls.
As the developer of equipment to control some of the world's most sophisticated aircraft, we are pioneers in the newest "safety-of-flight" technologies, which protect the pilot under hostile conditions. We're also involved in a wide range of other microprocessor-based applications, in the areas of Advanced Avionics, Self-Repairing Flight Controls, and Remotely Piloted Vehicles.
The challenge. The reward. The future. At Lear Astronics Corp., it's yours in one of the following positions.

## Avionics Systems Project Engineers

Will be involved in project engineering efforts for design and development of digital, processor based military avionic equipment. Responsible for technical, schedule and cost performance for engineering programs.
Flight Control Systems Engineer
Responsible for definition of fly-by-wire and fly-by-light flight control systems. Must be familiar with redundant systems, hardware and software system level design, aircraft interfaces and busses, and V\&V. BSEE and 5 years experience.

## Sr. Mechanical Engineer

Requires minimum BSME, and 5 years experience in engineering/design of linkages, cockpit control devices, electro-mechanical servos, sensors and related intricate mechanisms relative to flight control systems. Must be familiar with Mil-specs, avionics design integrity, and have awareness of human factors. Experience with CAD Unigraphics II highly desirable.

## Electronic Design Section Manager

Will allocate resources and manage engineers and technicians. Requires solid analog and digital circuit design background and experience with Mil-specs, microprocessors and power supplies.

## Advanced Technology Engineers

We have a continual need for engineers experienced in New Product Development. Prefer advanced engineering degree and $4+$ years experience designing/developing modern avionics systems and/or advanced technology systems. Positions require knowledge of digital avionics, systems design, hardware/software, sensing, advanced computers, Al or RF.

We offer excellent compensation and benefits, plus our desirable Santa Monica location and professional, personalized relocation assistance. For consideration, send resume and salary history to: Chuck Doyle, Dept. H05, Lear Astronics Corp., 3400 Airport Ave., Santa Monica, CA 90406. (213) 452-6745. Equal Opportunity Employer.

LEAR ASTRONICS CORP.


## SONAR ENGINEERS

Home in on an extraordinary career at GE Government Electronic Systems Division. If you are an engineer with the ability to create sophisticated Sonar systems, there is tremendous future within range.
Our Undersea Systems Department is a recognized leader in ASW technology for Surface Ship and submarine based systems. We continue to expand our technology and program base through our reputation for delivering quality products and well funded IR\&D programs.
As ASW technology continues to grow, you owe it to yourself to grow with the leader.
Additional positions are available. For prompt response forward your resume to: GE-Government Electronic
Systems Division,
Code EDN, Box 4840,
CSP-4-48, Syracuse, NY 13221


The Future Is Working At General Electric

Senior Systems Engineers
opportunities currently exist in:

- Large Scale Combat Systems Analysis;

Design \& Development

- Acoustics development
- Algorithm development
-Sensor systems design \& development -Control systems engineering
- Signal/data processing design


## Senior Software Encineers <br> opportunity to advance if you're

 experienced with:- Real time software development
- Architecture and design of embedded programmable processors (68000 or similar processor)
- Top down structured design in ADA or Fortran (UYK-43 desirable)
- Software Quality Assurance in
accordance with MIL-S-52779
-Configuration Management in accordance with MIL-S-483


## Senior Hardware Encineeris

help design the future by working in:

- Advanced architecture and design
-CMOS gate array development
- Power supply design
- Analog or digital circuit design (board and component level)
- Transmitter design


## Senior Test \&

## Evaluation Specialists

with experience in:
-Detailed test plan development

- Facilities layout
- Top level test documentation
- Subcontract management
U.S. Citizenship Required-minorities, females, handicapped and Vietnam Era Veterans encouraged to apply. No agencies please


# dontleta <br> GREAT OPPORIUNITY SUIP BY 

## ENGINEERING <br> (HW/SW)

Top Producer in the largest personnel network system currently has openings for ALL Engineering and computer professionals. Over 200 offices through the U.S. and Canada. All fees, interview and relocation expenses are borne by our client companies. Please call or submit your resume to:

RIKER PERSONNEL
8790 Purdue Road, Suite E
Indianapolis, IN 46268
(317) 875-9911

## THE EDN MAGAZINE/EDN NEWS

## Recruitment

 PackageThe most cost-effective way to reach the most professionals!

EDN reaches more than 137,000 engineers and engineering managers, the largest circulation in the electronics field. EDN News reaches EDN's U.S. circulation of more than $121,500$. And, when you place equivalent space in both the Career Opportunities section of EDN, and the Career News section of EDN News in the same month, you'll get a $1 / 3$ discount off the EDN News rate!
EDN MAGAZINE/EDN NEWS Where Advertising Works.


## ENGINEERING OPPORTUNITIES WITH EMERSON ELECTRIC'S GOVERNMENT AND DEFENSE GROUP



- SOFTWARE DESIGN ENGINEERS
- SYSTEMS PROGRAMMER
- RELIABILITY/MAINTAINABILITY ENGINEERS
- RADAR SYSTEMS ENGINEERS (ON-GOING PROJECTS)
- DIGITAL DESIGN
- POWER ELECTRONICS DESIGN

We are looking for a select group of professionals to work on major government and defense contracts awarded to Emerson Electric. Diverse projects are available for individuals who meet our professional and educational standards. All disciplines listed will work out of our facility in St. Louis. Candidates considered qualified must have a BSEE, BSEET, BSCS degrees or higher as specified.

## SOFTWARE DESIGN ENGINEERS

Real-time signal processing software development experience in 6809, 68000, and 68020 microprocessors. Additional positions require experience in the design and development of Test Systems software and application of systems. All positions require experience in one of more of the following systems or languages: VAX/VMS, 1750A, FORTRAN, C, Ada, JOVIAL, FORTH, Assembly languages, and ATLAS.

## SYSTEMS PROGRAMMER

Responsibilities will include monitoring, developing and controlling the system software on DEC-20, VAX. Also responsible for the operation of the system and an Interconnecting Ethernet Local Area Network. Minimum of 3 years experience in progressive software and hardware, with recent experience in computer operating systems. BSCS/BSEE required.

## RELIABILITY/MAINTAINABILITY ENGINEERS

Perform reliability and maintainability related analysis of electronic and mechanical systems. Prepare proposal and program plan inputs. Interface with design, components, failure analysis, logistics, and test engineering personnel. Requires minimum of 3 to 10 years electronic circuit analysis and preparation of reliability related analysis. Must be familiar with reliability and maintainability MIL-Specs and program requirements.

## RADAR SYSTEMS ENGINEERS

(ON-GOING PROJECTS)
Provide system analysis, performance tracking, integration, and test of airborne and ground based radar systems. Interface with customer and provide flight test support of installed radar system. Minimum of 10 years or more experience in radar systems is required. Specific experience in the areas of coherent airborne radar TF/TA, or millimeter wave radar is highly desired. Minimum BSEE Physics or Math background required and MSEE desired.

## DIGITAL DESIGN

Digital processor design, analysis, and simulation. Assist system engineering in finalizing system requirements documents. Carry design through analytical phase into hardware testing and debug. Requires minimum of 3 years experience; background in CAE equipment, signal processing, and computer architectures desired.

## POWER ELECTRONICS DESIGN

Design, debug, test, and documentation of switch mode, power electronics, and other complex analog circuits.
Requires 5 years experience in switch mode and power electronics performing under closed loop control.
For prompt consideration, send your confidential resume to:
Al Kaste
Mail Station 4335 - Dept. EDN
Electronics and Space Division
8100 W. Florissant Avenue
St. Louis, MO 63136
An equal opportunity employer. U.S. citizenship is required.


EMERSON ELECTRIC CO.
Government \& Defense Group

To help you advance your career. Placement Services, Ltd. has formed the EDN Databank. What is the Databank? it is a computerized system of matching qualified candidatas with positions that meat the applicant's professional needs and desires. What are the advantages of this new service?

- It's absolutely free. There are no fees or charges.


## IDENTITY

Name
Home Address:
$\qquad$

POSITIONDESIRED

Duties and Accomplishments: Industry of Current Employer:

Reason for Change:

Job Titie:

Duties and Accomplishments:

# EDN <br> Databank 

## Professional Profile

## Announcing a new placement service for professional engineers!

- The computer never forgets. When your type of job comes up, it remembers you're qualified.
- Service is nationwide. You'll be considered for openings across the U.S. by PSL and it's affiliated offices.
- Your identity is protected. Your resume is carsfully screened to be sure it will not be sent to your company or parent organization.
- Your background and career objectives will periodically be reviewed with you by a PSL professional placement person.
We hope you're happy in your current position. At the same time, chances are there is an ideal job you'd prefer if you know about it. That's why it makes sense for you to register with the EDN Databank. To do so, just mall the completed form below, along with a copy of your rasume, to: Placement Services, Ltd., Inc.


## PRESENT OR MOST RECENT EMPLOYER

Parent Company Your division or subsidiary: Location (City, State)
Home Phone (include area code): __Business Phone if O.K. to use :

| EDUCATION | Major Field | GPA | Year Degree <br> Earned | College or University |
| :--- | :--- | :--- | :--- | :--- |
| Degrees (List) |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |


$\qquad$
Employer: _____ From:___ Toity: $\quad$ Type of Industry: __ Salary: ___ ___
Division:

COMPENSATION/PERSONAL INFORMATION

| Years Experience | Base Salary | Commission | Bonus | Total Compensation |  | Asking Compensation |  | Min. Compensation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Date Available | I Will Travel |  |  | $\square$ Iown my home. How long? |  |  |  | Irent my home/apt. $\square$ |
| $\square$ Employed | $\square$ Self-Employed | $\square$ Unemployed |  | $\square$ Married | $\square$ Single |  | Height | Weight |
| Level of Security Clearance |  | $\square$ U.S. Citizen | $\square$ Non-U.S. Citizen |  | My identity may be released to: Any employerAll but present employer |  |  |  |

## "OUR THIRD-PAGE ADS IN EDN MAGAZINE AND EDN NEWS PULL BETTER THAN OUR OTHER ADS ELSEWHERE."

Charles E. Altschul Vice President, Marketing Modutec Inc.

Chuck Altschul can say that with authority.
As vice president of marketing at Modutec Inc., a manufacturer of analog and digital panel meters, he has set up a lead tracking system with Inquiry Technology of Rhode Island. The system tells him precisely which ads work best.
"It's right there in black and white: $18 \%$ of our leads come from EDN magazine and EDN News, and the highest percentage of sales also comes from them.


Advertising in EDN magazine and EDN News works for Modutec Inc.

It can work for you.


Where Advertising Works
"In fact, our Big-Little ${ }^{\text {m" }}$ DPM production has increased tenfold. Much of the increase is attributable to our consistent advertising program in the two publications."
Chuck Altschul recognizes the power of EDN magazine and EDN News. "Based on what we're seeing, we'll expand the size of our ads in up. coming issues."

## ADVERTISERS INDEX

| ABC-Taiwan Electronics | 2 | LeCroy Corp |  |
| :---: | :---: | :---: | :---: |
| ACCEL Technologies Inc | 293 | Linear Technology Corp | 245-246 |
| ACDC Electronics | 213 | Logical Devices Inc | 289 |
| Advanced Micro Devices | 12-13, | Logical Systems Corp | 291, 294 |
|  | 240-241 | LSI Logic Corp | 35-42 |
| Aeroflex Laboratories Inc | 69 | Magnesys | 81 |
| AIE Magnetics | 290 | Maxim Integrated Products |  |
| Airpax Corp/Frederick Div | 151 | Mentor Graphics Corp | 10-11 |
| AMP Inc | 94-95 | MetaLink Corp | 112 |
| Amperex Electronic Corp* | 43 | Micro Switch* | 258, 259 |
| Analytic Instruments | 289 | Microcomputer Control | 294 |
| Applied Microsystems Corp | 14-15 | Microtek Lab** | 20 |
| Artech Books | 136 | Midwest Components | 288 |
| Augat-Interconnection Systems | 237 | Mini-Circuits Laboratories | 26-27, |
| Bayer AG* | 58-59 |  | 253, 314 |
| BBS Electronics | 293 | Monolithic Memories Inc | 16-17 |
| B\&C Microsystems | 291, 294 | Motorola Microcomputer Div | 46-47 |
| BEI Computer Products Div | 273 | Motorola Semiconductor |  |
| BICC-Vero Electronics Inc | 93, 211 | Products Inc | 19, 51-53 |
| BP Microsystems | 292 | National Instruments | 260, 287 |
| Burr-Brown Corp | 141 | National Semiconductor |  |
| CADdy Corp | 238 | Corp . . . . . . . . . . . . 116 | 188-189 |
| Capital Equipment Corp | 292 | NCl | 289 |
| Computer Vision | 119 | NCR Corp |  |
| Connor Peripherals | 127 | NEC Corp | 128 |
| Cotronic* |  | Nicolet | 289 |
| Cybernetic Micro Systems | 34 | Nicolet Test Instruments Div |  |
| Cypress Semiconductor | 54 | Northwest Instrument System |  |
| Data I/O Corp . . . . . . . . C4 | 75, 277, | Nova Sensor |  |
| Data Translation Inc | 120 | OKI Semiconductor | 28-29 |
| Deltrol Controls | 292 | Omation Inc | 293 |
| Design Computation Inc | 290 | Omnibyte Corp | 107 |
| Digital Equipment Corp* | 58-59 | Orion Instruments | 105 |
| EG\&G Reticon |  | Otto Controls |  |
| Elan Digital Systems | 270 | Oyster Terminals | 215 |
| Electrocube Inc |  | PC Wizz Systems Inc | 291 |
| E-T-A Circuit Breakers | 293 | P-Cad | 108 |
| ETA Industries In | 238 | PCB Piezotronics Co | 291 |
| Ferranti Semiconductors | 123 | Pearson Electronics | 303 |
| Frequency Devices | 299 | Philips Elcoma Div** | 242-243 |
| Fujitsu Microelectronics Inc* | 97-99 | Philips Test \& Measuring |  |
| General Instrument | 235 | Instruments Inc** |  |
| GE/RCA Solid State . . . 86-87, | 202-203 | Plessey Microsystems | 115, 218 |
| Gould Semiconductor* |  | Plessey Optoelectronics** |  |
| Heurikon Corp |  | Precision Monolithics Inc | 190 |
| Hitachi America Ltd** | 226-227 | Pro-Lib Inc | 294 |
| Ho Chien Enterprise Co** | 43 | Pro-Log Corp |  |
| Honlex Industrial Co Ltd | 291 | PTS Communications | 292 |
| Houston Instrument | 228 | Qua Tech Inc | 290 |
| ILC Data Device Corp | 201 | Ready Systems | . 132-133 |
| Infoscan Technology Inc | 291 | Rekco Inc | 300 |
| Inmos Corp . . . . . . . . . . . 166 | 6-167, 173 | Relms | 289 |
| Intel Corp . . . . . . . . . . 146-147 | , 184-185 | Robotrol | 292 |
| Intergraph Corp | 72-73 | Rogers Corp | 90, 291 |
| International |  | Samsung Semiconductor* | . 142 |
| CMOSTechnology Inc | 111 | Samtec Inc | 294 |
| International Rectifier | C3 | Scanbe, Unit of Zero Corp | 204 |
| Introl Corp | 296 | Seagate Technology . . . . 16 | 163, 165 |
| Intusoft | 291 | Sealtron Inc/an HCC |  |
| I/O Inc | 214 | Industries Co | 152 |
| ITT Cannon |  | Seponix | 257 |
| John Fluke Manufacturing Co | Inc* . . 6 | Setra Systems | 278 |
| Keithley Instruments ....261, | 263, 265 | SGS Semiconductor Corp | 279-286 |
| Kepco Inc | 175-180 | Siemens AG** . . . . . . . 83 | 226-227 |
| Key Tronic |  | Siemens Corp* | 83-85 |



## Recruitment Advertising

Emerson Electric ..... 309
GE Federal \& Electronic ..... 306
GE Gov't Elec Systs ..... 308
GEC Astronics ..... 307
Raytheon EDL ..... 305
Riker Personnel ..... 308*Advertiser in US edition**Advertiser in International edition

[^13]
## Beware of the hidden costs of foreign sourcing

As American companies face further competition from foreign companies that seem to offer lower quotes for comparable products, US purchasing managers need to be aware of the hidden costs of sourcing abroad, according to a study by the economic-consulting firm of Quick, Finan, \& Associates (QF\&A) (Washington, DC). Although this report was compiled for the National Tooling and Machining Association (NTMA), similar purchasing cautions apply to the electronics industry as well. The consultants found that disregarding hidden costs can be especially significant with foreign sources. In some instances, the difference in cost between domestic and foreign sources vanishes when hidden costs and complications are considered.

In a hypothetical 2 -stage buying decision, purchasing managers first rate their sources according to the quality and responsiveness of the likely suppliers. But these characteristics are difficult to quantify, so once a supplier passes this test, quoted price dominates the second stage of the decision.

Because of the fierce competition between domestic and overseas companies for contracts with USbased customers, the NTMA will fight foreign sourcing by educating potential customers about hidden costs. NTMA President Matthew Coffey believes the association's forging of this "self-help" program is a more appropriate and constructive response than turning to Washington for protection. QFA believes the approach could critically modify purchasing patterns as well as reinforce the position of US shops involved.

Professional books and journals have long recognized and discussed the problems that hidden costs pose for purchasing decisions. Experts have defined geographic location,

the distance between supplier and purchaser, as a critical consideration during periods of rapidly shifting production priorities. Important, too, are transportation alternatives, inventory costs and controls, and the supplier's quality controls. A given supplier's reserve capacity should not be ignored, and its general flexibility, or ability to respond to emergency and rush shipments, should not be forgotten.
Foreign sourcing intensifies some of these problems and adds others. As geographic distances increase, a supplier's flexibility and general responsiveness to special situations is likely to lessen. Transportation alternatives also become more complicated. The turnaround time for repairs and modifications can lengthen as well. If purchasing agents and engineers want to visit sites abroad to evaluate them, hidden costs include their time and transportation. And, obviously, communications costs rise in foreign-sourcing situations.
There are other hidden costs peculiar to foreign sourcing. Quoted prices, for example, don't include customs duties. Financing may require international processes involv-
ing extra fees and paperwork. If a supplier cites a price in a foreign currency, the purchasing agent should consider possible fluctuations in the foreign-exchange rate. In terms of the contracts themselves, QFA points out that some European and Asian suppliers demand annual contracts with specific monthly shipments, whereas US suppliers are more flexible.

Different interpretations of technical, industrial, and business terms can defy the talents of the best translator. In the US, for example, "first shot" means ready to sample and inspect; in other countries, the term often refers to a stage at which many critical features are uncompleted.

Quantifying all these hidden costs is a tricky problem. Some US companies have successively monitored the hidden costs for domestic sourcing; the principles they've employed can be useful in evaluating foreign suppliers as well. Three possible techniques involve evaluating the performance of suppliers according to the varied importance of their characteristics, evaluating by linear averaging, and evaluating by costratio methods.
 temperature range, in a rugged package ...that's Mini-Circuits' new MAN-amplifier series. The MAN-amplifier's tiny package (only 0.4 by 0.8 by 0.25 in .) requires about the same pc board area as a TO-8 and can take tougher punishment with leads that won't break off. Models are unconditionally stable and available covering frequency ranges 0.5 to 500 MHz and 0.5 to 1000 MHz , and NF as low as 2.8 dB .

Prices start at only $\$ 13.95$, including screening, thermal shock $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$, fine and gross leak, and burn-in for 96 hours at $100^{\circ} \mathrm{C}$ under normal operating voltage and current.

Internally the MAN amplifiers consist of two stages, including coupling capacitors. A designer's delight, with all components self-contained. Just connect to a dc supply voltage and get up to 28 dB gain with +9 dBm output.

The newMAN-amplifier series... another Mini-Circuits' price/performance breakthrough.



# THE FIRST PROGRAMMER WITH A SINGLE SITE FOR EVERY DEVICE. 

## NEW UNISITE 40 HANDLES LEADINGEDGE DEVICES WITH SPEED AND EASE.

Now you can program and test the latest programmable devices and packages, fast and accurately - all in a single site. The first true universal pin drivers support any device of a given package type in the same site. The UniSite ${ }^{T M} 40$ 's single DIP socket handles any device up to 40 pins, including PLDs, PROMs, IFLs, FPLAs, EPROMs, EEPROMs, and microcontrollers. The same site accommodates the most popular PLCCs and SO packages. A 16-bit processor, coupled with custom ICs and high-speed RAM, set new speed records for programming and testing

## TIMELY ACCESS TO TOMORROW'S

## DEVICES. With universal pin driver

 electronics hardware, device-specific instructions can be loaded from one
$31 / 2^{\prime \prime}$ micro-diskette. When new devices are introduced, you simply load a new master diskette, and the UniSite 40 is quickly updated.

MENUS MAKE PROGRAMMING EASY.
Use your cursor to select any function. Menus prompt you step-by-step and HELP messages assist you
throughout operation. A built-in listing of devices speeds part selection. The UniSite 40 can even save your most frequently used parameters for instant recall.

## SHORTCUTS SPEED SETUP. More fre-

quent users can bypass menus and zoom directly to specific operations by selecting key commands. Special software commands, like the ones in our QuickCopy ${ }^{\top}{ }^{M}$ mode, are also available to streamline your programmer operation.

DESIGN FREEDOM FOR TOMORROW.
Call today and get the design freedom only the UniSite 40 can provide.

1-800-247-5700
Dept. 804


[^0]:    OS-9 is a trademark of Microware Systems Corporation. MTOS

[^1]:    - Total capacity of 10,000 gates
    - Integrated schematic editor
    - Fast assembly language routines
    - Standard parts library of 200 types
    - Event-driven timing simulator CIRCLE NO 64

[^2]:    MICRO-LOGIC II is a registered trademark of Spectrum Software.
    Hercules is a registered trademark of Hercules Computer Technology
    IBM is a registered trademark
    of International Business Machines, Inc.

[^3]:    GE/RCA/Intersil Semiconductors
    These three leading brands are now one leading-edge company.
    Together, we have the resources - and the commitment -
    to help you conquer new worlds.

[^4]:    Source: Electronics Purchasing magazine's survey of buyers

[^5]:    Series 32000 is a registered trademark of National Semiconductor Corp. VAX is a registered trademark of Digital Equipment Corp. UNIX is a registered trademark of AT\&T Bell Labs VRTX is a registered trademark of Hunter \& Ready Corp. © 1987 National Semiconductor Corp.

[^6]:    Notes: (1) Throughput shown is per D/A channel. Aggregate throughput is 260 kHz . (2) Simultaneous Sample and Hold A/D

[^7]:    HARDWARE $\qquad$

    From TI: XDS development system (\$5500). It provides in-circuit emulation, target-system debug (with breakpoints and logic-state trace), and RS-232C link to host computer or terminal. EVM evaluation board (\$795) provides in-circuit emulation, programs 77C42 and EPROMs, and has serial interface to standard terminals. Piggyback devices accept 2764 and 27128 EPROMs. SE70CP160 CMOS piggyback device supports prototyping for 70 C 20 and $70 \mathrm{C} 40 \mu \mathrm{Cs}$. SE70CP162 supports prototyping for 70C42.

[^8]:    HARDWARE

    From 3rd parties: Step Engineering (Sunnyvale, CA) offers new lowercost PC XT/AT-based Microstep microcode development station (\$3695). It consists of plug-in card for PC containing 25-nsec RAMs to simulate a $128 \times 4 \mathrm{k}$-bit microcode ROM plus debug/control software. It would be used in conjunction with Step's Metastep Microprogram language ( $\$ 3000$, or $\$ 6195$ bundled with Microstep). Step's full-fledged Step-40 is expensive ( $\$ 25$ to $\$ 30$ ), but it has $10-\mathrm{nsec}, 512 \times 64 \mathrm{k}$-bit microcode ROM. Hardware tools also available from HiLevel Technology (Tustin, CA) and others.
    For ASIC: Silicon compilers for members of 2900 family (2901, 2910 2913 and 2940) are in VLSI Technology's compiler library ( $\$ 25,000$ ).

[^9]:    Name

[^10]:    Inductosyn is a trademark of Farrand Control Corp.

[^11]:    
     Sol Ren
    
    
    
    

[^12]:    Article Interest Quotient (Circle One) High 497 Medium 498 Low 499

[^13]:    This index is provided as an additional service. The publishe does not assume any liability for errors or omissions

