


The LMC600I ~ Input current guaranteed to 25 Femto Amps max. @ $25^{\circ} \mathrm{C} \sim$ Low voltage offset of $350 \mu \mathrm{~V}$ max. $\sim$ Low voltage offset drift of $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max. $\sim$ Rail-to-rail output swing $\sim$ Vnoise @ 1 kHz of $22 \mathrm{nV} / \sqrt{\mathrm{Hz}} \sim$ Designed and guaranteed to operate over the temperature range $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right) \sim$ Available in PDIP and metal can packaging. ~ Call 1-800-NAT-SEMI, Extension 273 for ordering information and a free product sample kit.


The World's Lowest Input Current Op-Amp


The same old wave of analog $I / C S$ won't arm you to meet the challenges of the digital future.
Because, from wireless communications to personal systems to multimedia, today's emerging markets are demanding dramatically different analog thinking. That's why National Semicondiond werld class integration, functionality and performance to help you to design world-class products. So, the next time your the same old wave. a call Or simply turn the page. And see for yourself why we're
17

$\square$
50\%
50\%
50\%
50\%
50\%
5. Arrow
5. Arrow
5. Arrow
5. Arrow
5. Arrow
48\%
48\%
48\%
48\%
48\%


Arm yourself with Samtec 2 mm and $.050^{\prime \prime}$ micro interconnects: the weapons you need to conquer surface mount and through-hole board space challenges. for our Space Wars Battle Kit, including new Full Line Solution Guide.
 IT SOLUTIOIS IS SUDUーII SOLUTIONS

## the world's largest selection 2 KHz to 10 GHz from $\$ 2^{95}$

With over 300 standard models, from 2-way to 48-way, $0^{\circ}, 90^{\circ}$ and $180^{\circ}$, 50 - and 75 -ohms, covering 2 KHz to 10 GHz , Mini-Circuits offers the world's largest selection of off-the-shelf power splitter/combiners. And, with rapid turnaround time, we'll also supply "special" needs, such as wider bandwidth, higher isolation, lower insertion loss and phase matched ports.

Available for use in military and commercial requirements, models include plug-in, flat-pack, surface-mount, connectorized standard and custom designs. New ultra-miniature surface mount units provide excellent solutions in cellular communications, GPS receivers, Satcom receivers, wireless communications, and cable systems.

All units come with a one-year guarantee and unprecedented "skinny" sigma unit-to-unit and production run-to-production run repeatability. All catalog models guaranteed to ship in one week. Mini-Circuits ... dedicated to exceed our customers' expectations.


## INTRODUCING THE WORLD'S FASTEST FPGA.

Introducing the pASIC380 FPGA family. It brings Cypress's welldeserved reputation for high-speed parts to FPGAs. Utilizing advanced 0.65 micron anti-fuse technology, the new pASIC380 family is a full $50 \%$ faster than any competitive part. Its unconstrained interconnect ensures phenomenal performance

WELL, IT WAS HERE A SECOND AGO.
and allows $100 \%$ gate utilization even with fully automatic place and route. This also means minimal timing variability. And, as part of the comprehensive UltraLogic ${ }^{\mathrm{mx}}$ family, pASIC380 is supported by Warp ${ }^{\text {m }}$ VHDL open design tools. What could possibly be easier? See for yourself, fast! Call the pASIC380 FPGA data sheet hotline at 1-800-858-1810, Dept. C4F.
*In Europe, fax requests to the above Dept. at (32) 2-652-1504 or call (32) 2-652-0270. In Asia, fax requests to the above Dept. at1-415-940-4343. UltraLogic and Warp are trademarks of Cypress. © 1994 Cypress Semiconductor, 3901 North First Street, San Jose, CA 95134, Phone 1-408-943-2600.



On the cover: New video ICs produce images on a PC that have the resolution and motion quality of television video. See Gary Legg's Special Report, beginning on pg 38. (Photo courtesy Cirrus Logic Inc)

# New chips give PCs TV-quality video 

If you think video on a desktop computer has to mean small images and jerky motion, think again. The latest video chips can fill a PC's entire screen, or any part of it, with smooth, realistic motion. -Gary Legg, Senior Technical Editor

## The right $\mu \mathbf{P}$ simplifies using induction motors to propel electric cars

Induction motors are inexpensive and reliable. Controlled by an appropriate $\mu \mathrm{P}$, a PWM inverter powered by a single battery can generate waveforms that appear to such motors as the 3 -phase, vari-able-voltage, variable-frequency sine waves they need for speed con-trol.-Jeff Baum and Ken Berringer, Motorola Inc

## DEsIGN Ideas

## PLDs implement delay lines

## Peripherals race to catch up with today's CPUs

## Tichnology Updates

The performance marathon among CPUs, memories, and peripherals is heating up, severely straining parallel interconnecting pathways. To relieve the tension, many system designers are considering highspeed serial interconnecting links.-John Gallant, Technical Editor

Continued on page 7
EDN ${ }^{\text {® }}$ (ISSN 0012-7515, GST Reg. \#123397457) is published 38 times per year, bi-weekly with one additional issue per month, by Cahners Publishing Company, A Division of Reed Publishing USA, 275 Washington Street, Newton, MA 02158 1630. Robert L. Krakoff, Chairman and Chief Executive Officer; Timothy C.' O'Brien, Executive Vice President/Finance and Administration; Michael Wisner, Senior Vice President/General Manager, Boston Division; Michael Wisner, Vice PresiAdministration; Michael Wisner, Senior Vice President/General Manager, Boston Division; Michael Wisner, Vice President/Publishing Director. Circulation records are maintained at Cahners Publishing Company, 44 Cook Street, Denver,
CO 80206-5800. Telephone (303) 388-4511. Second-class postage paid at Denver, CO $80206-5800$ and additional mailing offices. POSTMASTER: Send address changes to EDN ${ }^{\text {o }}$, PO Box 173377, Denver, CO 80217-3377. EDN ${ }^{\text {® }}$ copyright 1994 by Reed Publishing USA. Rates for non-qualified subscriptions, including all issues: US, $\$ 140.00$ one year, $\$ 238.00$ two year; Canada, $\$ 209.00$ one year, $\$ 355.00$ two year (includes $7 \%$ GST, GST\# 123397457); Mexico, $\$ 195.00$ one year, $\$ 332.00$ two year; Foreign surface $\$ 245.00$ one year, $\$ 417.00$ two year; Foreign air expe
 ed, single copies are available for $\$ 10.00$ US and $\$ 15.00$ foreign. Please address all subscription mail to EDN ${ }^{\text {e }}, 44$ Cook Street, Denver, CO 80206-5800. EDN® is a registered trademark of Reed Properties Inc., used under license.
(Printed in USA)

## Nothing stacks up like our new interface chip.



Now computer designers can downsize and simplify PCMCIA power management in all application types.

A smaller PCMCIA interface.
Our highly integrated monolithic Si9710CY interface switch eliminates many external components - reducing system size and improving reliability.

## A more efficient PCMCIA solution.

This PCMCIA rev. 2.1 compatible IC has on-resistance as low as $150 \mathrm{~m} \Omega$, the industry's lowest, for improved tolerance on the output voltages. And its low $1-\mu \mathrm{A}$ leakage current significantly extends battery life.

A simpler Plug and Play design.
The Si9710CY, by eliminating up to seven power discretes and drivers, simplifies the design task and reduces design cycle time.

Get more efficient host adapter designs.
Contact your local Siliconix/ TEMIC sales office. Or call our toll-free hot line and ask for more technical information. 1-800-554-5565, ext. 915.

## Siliconix <br> A Member of the Temic Group

2201 Laurelwood Road, Santa Clara, CA 95054 Fax: 408-970-3995, Attn. 915

Home Office
275 Washington St, Newton, MA 02158
EDN Bulletin Board: (617) 558-4241
MCl : EDNBOS
Phone (617) 558-plus 4-digit extension below
Fax (617) 558-4470
To send a message to an EDN editor via
Internet, add "@MCIMAIL.COM" to his or her MCl address.

## Publisher

Jeffrey Patterson -4454

## Editor-in-Chief

Steven H Leibson -4214

## Managing Editor

Joan Morrow Lynch -4215
Gary Legg, Senior Technical Editor-4404 Charles Small, Senior Technical Editor-4556 MCI: EDNSMALI
Dan Strassberg, Senior Technical Editor-4205 MCI: EDNSTRASSBERG
John A Gallant, Technical Editor - 4666
Frances T Granville, Senior Associate Editor-4344 James P Leonard, Senior Associate Editor -4324 Erin Haskell, Associate Editor -4333
Gillian A Caulfield
Manager of Art and Editorial Production -4263
Patricia Shaughnessy, Production Editor-4206
Ken Racicot, Senior Art Director - 4708
Chinsoo Chung, Associate Art Director -4446
Doug Conner, Technical Editor
Atascadero, CA: (805) 461-9669
fax: (805) 461-9640; MCI: EDNDCONNER
Richard A Quinnell, Technical Editor
Aptos, CA: (408) 685-8028
MCI: EDNQUINNELL
David Shear, Technical Editor
Corvallis, OR: (503) 754-9310
MCI: EDNSHEAR
Anne Watson Swager, Technical Editor
Wynnewood, PA: (215) 645-0544
MCI: EDNSWAGER
Ray Weiss, Technical Editor
Woodland Hills, CA: (818) 704-9454
MCl : EDNWEISS
Brian Kerridge, Technical Editor
22 Mill Rd, Loddon
Norwich, NR1 4 6DR, UK
(508) 528435; fax (508) 528430

MCI: EDNKERRIDGE
EDN Asia, Mike Markowitz, Editor
Cahners Asia Limited
19th Floor, Centre Point
181-185 Gloucester Rd, Wanchai, Hong Kong
Phone (852) 838-2666; fax (852) 575-1690

## Contributing Technical Editors

Robert Pease, Don Powers, Dave Pryce, Bill Travis

## Assistant to Editor-in-Chief

Kathy Leonard -4405
Editorial Services
Helen Benedict, Senior Secretary -4681
Marketing \& Business Director
Deborah Virtue - 4779
Marketing Communications
Jean Graham, Promotion Specialist-4698

## Production

Andrew Jantz, Group Manager -4372
Karen Banks, Production Manager -4441
Kelly Brashears, Production Assistant -460

## EDN Products

301 Gibraltar Dr, Box 650
Morris Plains, NJ 07950
Phone (201) 292-5 100
Fax (201) 292-0783

## Group Publisher

Terry McCoy, Jr
Associate Publisher
Steven P Wirth, (201) 292-5100, ext 380
Editorial Director
Richard Cunningham, (702) 648-2470
Editor-in-Chief
Bruce Bennett, (201) 292-5100, ext 390
Managing Editor
Carol Coleman, (201) 292-5100, ext 330
Production Manager
Sheila Rodgers, (201) 292-5100, ext 287

## Customer Service Manager

Jen Brinkman, (201) 292-5100, ext 322
Design Director, Art Director
John M Angelini, Beverly Blake

March 31, 1994
Continued from page 5

## Tichnology Updates

## Blending gate arrays with dedicated circuits sweetens ASIC development

Special-function gate arrays are a cross between the gate-array and the standard-cell approach to a semicustom ASIC design. They inherit advantages from each parent.-Richard A Quinnell, Technical Editor

## EdTORIAL

## The C-Quad phone

How can products take advantage of converging computer, communications, and consumer technologies? More on the C-Quad market from EDN.-Steven H Leibson, Editor-in-Chief

## New Products

Embedded Systems ..... 65
Microprocessors ..... 67
Integrated Circuits ..... 73
Test \& Measurement ..... 76
Components ..... 80
Power Sources ..... 82
Boards \& Buses ..... 84
Computers \& Peripherals ..... 85
Electronic Design Automation ..... 86

## Departments

News Breaks............................................................................ 10
Career Opportunities ..... 90
Business Staff ..... 92
EDN's International Advertisers Index ..... 94

# Our new RF pro to tough standards. 



## CISPR

|  |  |
| :---: | :---: |
| - -2 a | c |



I/Q IN PHASE/ QUADRAIURE

## ducts measure up Most of all, yours.



If you're racing to keep pace with new test and measurement requirements, relax. You'll have more time for solving real problems with our new RF lineup. Because we meet your needs like never before.

Here's why. We've partnered with two other leading manufacturers of T\&M equipment used worldwide. Rohde \& Schwarz in Europe. And Advantest in Japan. We distribute and support each company's microwave and RF instruments here in the USA just like they're our own.

Which means you can now turn to a single reliable source for all the equipment you need. Spectrum analyzers offering unmatched value in every frequency range. Network analyzers combining leading technology with low-cost automation. Signal sources to handle a wide variety of modulation formats. Even EMI solutions to meet all certification as well as pre-compliance testing needs.

These are proven tools in the aerospace, in everyday service. Suffice it to say they meet a lot of tough standards. Including yours.

Take the measure of our new RF lineup: return the card for a free selection guide with key specifications. Or call 1-800-426-2200, Ext. 203.

## Tektronix

# EDN-NEWSBREAKS 

## IBM's portable PowerPC workstation rivals the power of a desktop

 many desktop workstations. The $6.9-\mathrm{lb}$ N40 runs AIX, IBM's version of Unix, on a $50-\mathrm{MHz}$ PowerPC processor.

The N40's 9.5 -in. TFT active-matrix screen displays 256 colors. You can view a $1280 \times 1024$-pixel image in piecemeal fashion with pan and zoom features or all at once on an external monitor. (Initial information from IBM does not specify how many pixels the portable's own screen can display simultaneously.) A Trackpoint II pointing device in the cen-
ter of the keyboard eliminates the need for a mouse.

Main memory for the N40 ranges from 16 to 64 Mbytes, and a 340 -Mbyte removable disk drive is standard. The computer has ports for Ethernet, a SCSI-2 floppy-disk drive, a mouse, a keyboard, and Appletalk printers. Personal Computer Memory Card International Association (PCMCIA) slots allow future connection to token-ring networks, ISDN, and wireless adapters. An external battery pack provides four hours of operation; IBM has not yet disclosed the operating time with the N40's internal battery. The N40 sells for $\$ 11,995$.-by Gary Legg

IBM Corp, White Plains, NY. (Call local IBM office for more information.)

Circle No. 452

## AnyLAN silicon springs to market

AT\&T Microelectronics, in conjunction with Hewlett-Packard Co, has developed a chip set that implements the 100 VG AnyLAN standard for $100-$ Mbps local-area networks (LANs). The standard, recently adopted by the IEEE as IEEE-802.12, uses four pairs of unshielded twisted-pair wire to carry data and handles token-ring or Ethernet data packets. It uses a demand-priority protocol to ensure timely handling of information, such as real-time video.

The chip set, designated the Regatta 100 , includes a transceiver, a mediaaccess controller (MAC), an EISA/ISA system interface, and a repeater. The MAC device provides both the 100 VG AnyLAN and a $10-\mathrm{Mbps}$ Ethernet MAC layer, allowing boards implemented with the chip set to connect with
either LAN structure. The repeater handles the demand-priority protocol and allows creation of a managed hub as large as 90 ports. The chip set is due out in May and costs $\$ 75$ for a node-adapter set and $\$ 285$ for a 6 -port hub set.
—by Richard A Quinnell
AT\&T Microelectronics, Allentown, PA, (800) 372-2447.

Circle No. 453

## 4-channel DSO takes 5 G samples/sec in real time

A DSO that acquires signals in real time at 5 G samples $/ \mathrm{sec}$ is more than fast enough to raise eyebrows. Nevertheless, 5G samples/sec isn't the industry's fastest acquisition rate. And a 1GHz bandwidth in such a scope, though very high, is also not the highest in a real-time DSO. But combine those specs in a unit that has four channels, a
display width.

The P6245 1-GHz active FET probes that Tektronix is offering with the TDS 684A also break new ground. They are small enough that you can squeeze all four onto a square cluster of posts on $0.1-\mathrm{in}$. centers. That spacing is close (the probes are much smaller than other active probes of comparable bandwidth), but the pins of surface-mount ICs are even closer. For probing such fine-pitch parts, Tektronix now offers flexible fan-shaped Capton adapters that you solder to the ICs under test. The adapters, which cost from $\$ 20$ to $\$ 45$, provide posts that easily accommodate the probes.
-by Dan Strassberg
Tektronix Inc, Beaverton, OR, (800) 426-2200.

Circle No. 454
LeCroy Corp, Chestnut Ridge, NY, (800)-453-2769.

Circle No. 455
Hewlett-Packard Co, San Jose, CA,
(800) 452-4844.

Circle No. 456

## Premiere workstationbased math package gets an upgrade

For nearly a quarter of a century, developers have been refining and improving Macsyma, the symbolicnumeric mathematical software that took its name from the Massachusetts Institute of Technology's project MAC (for multiple-access computing; the name predates the Apple Macintosh by more than 10 years). Because of its long history with a discerning community of scientists and engineers, Macsyma has acquired a reputation for robustness.

For years, Macsyma ran only on minicomputers and then on workstations. Several years ago, the current publisher, Macsyma Inc, put a major effort into developing a version for PCs. Users of Unix workstations can now obtain the benefits of that work; the publisher has updated Macsyma for Unix (and related operating systems) with features first made available on the PC version. In addition to an extensive on-line help system and a new 2volume manual, release 418 contains improvements in such areas as integration, trigonometric simplification, linear algebra, solution of ordinary and partial differential equations, simplification of Bessel functions, computing with inequalities, and numerical analysis. The publisher has also reduced prices and has adopted a "square-root" policy for multiple-user licenses. A sin-gle-user license for a SPARC 10 workstation costs $\$ 999$ ( $\$ 699$ for academic institutions). A 25 -user floating license costs five times as much.
-by Dan Strassberg
Macsyma Inc, Arlington, MA, (800) 622-7962.

Circle No. 457

## Logic-analysis systems wear workstation's clothing

Just because a product looks like a workstation doesn't mean that it is one. Tektronix's new TLA 510 and TLA 520 systems look like workstations, com-


No, it's not a workstation, it's a logic analyzer. Tektronix's 100-channel TLA 510 ( $\$ 18,000$ ) and 200-channel TLA 520 $(\$ 33,000)$ perform state analysis to 100 MHz and timing analysis to 400 MHz .
plete with 14-in., high-resolution color displays. Appearances can be deceiving, however; the TLA 510 and TLA 520 are logic analyzers. The TLA 510 $(\$ 18,000)$ offers 100 channels; the TLA $520(\$ 33,000)$ offers 200 . Both systems perform state analysis to 100 MHz and timing analysis to 400 MHz . They offer 16 -state, $100-\mathrm{MHz}$ real-time triggering with two 32 -bit counter/timers. More than 100 processor-specific development tools are available, including ones for the Pentium and Intel's forthcoming P54C. In the base configurations, both systems provide a memory depth of 8 k frames. As shipped, all of the systems include the hardware to expand the memory depth to 512 k frames, but you have to pay to enable it. Expansion costs per 100 channels are 32 k frames, $\$ 4000$; 128k frames, $\$ 8000$; and 512 k frames, $\$ 12,000$. A $50-\mathrm{MHz}$ patterngeneration option costs $\$ 7920$; a soft-ware-performance-analysis option costs $\$ 1500$.-by Dan Strassberg

Tektronix Inc, Beaverton, OR, (800) 426-2200.

Circle No. 458

## Popular PC buses pairing off

The popularity of the Peripheral Component Interconnect (PCI) and Personal Computer Memory Card International Association (PCMCIA) buses for PCs has triggered the development of bus bridges. At least two compa-nies-Cirrus Logic and Intel-have created PCI-to-PCMCIA controller ICs, and others are extending the two expansion buses to other popular structures.

The Cirrus CL-PD6729 (\$24 (1000)) controls two fully independent PCMCIA sockets that can run at 3.3 or 5 V operating voltages. The Intel 82092AAA ( $\$ 19(10,000)$ ) can control as many as four PCMCIA sockets, two using internal buffers and two using external buffers. The sockets are logically independent, but pairs must run at the same supply voltage. The device also provides a local-bus IDE interface for as many as four drives.

Other companies are expanding the PCI and PCMCIA buses in other directions. For example, Sun's SPARC Technology Business subsidiary is creating the STP4020QFP PCMCIA-to-SBus bridge. The device handles two PCMCIA cards of any type and allows use of these peripherals in SPARC-compatible workstations. On the PCI side, IBM France and the CETIA subsidiary of Thompson-CSF have begun development of a PCI-toVME bridge. The companies plan to ship the device in early 1995.
-by Richard A Quinnell
CETIA, Toulon, France, (33) 94.08.80.00. Cambridge, MA, (617) 6217062.

Circle No. 459
Cirrus Logic, Fremont, CA, (510) 623-8300.

Circle No. 460
Intel Corp, Folsom, CA, (800) 5484725.

Circle No. 461
SPARC Technology Business, Mountain View, CA, (415) 960-1300.

Circle No. 462

## Aris bundles three multimedia packages for less than \$30

Aris Entertainment has announced WinTutor 3.1, a multimedia tutorial CD-ROM for Windows 3.1. Aris is initially selling the product in a $\$ 29.95$ bundle that includes the company's MPC Wizard 2.0 and WorldView. Separately, MPC Wizard and WorldView sell for $\$ 14.95$ and $\$ 39.95$, respectively. The company plans to continue to offer the three products as a bundle until Microsoft Corp announces the next version of Windows (4.0), according to Diane Heppting, Aris cofounder.

WinTutor 3.1 provides 10 interac-

## SHORTS

Duracell batteries to power Compaq portable computers. A new line of standard-size Duracell batteries will power Compaq Computer Corp's family of Contura Aero subnotebook computers. The DR19 battery will come with Compaq's 486SX-based monochrome model; Duracell will offer the DR31 as a longer-lasting option. The DR19 and DR31 NiCd batteries provide four and six hours of battery life, respectively; they cost $\$ 99$ and $\$ 169$, respectively. Duracell International Inc, Bethel, CT, (203) 796-4654.

Circle No. 468
Mathletes get a piece of the $\Pi$. The winners of next month's Mathcounts state championships will go on to the national finals in Washington, DC, in May. There, they'll vie for $\$ 31,000$ in scholarships, trips to Space Camp in Huntsville, AL, a PC, and calculators. Mathcounts is a joint effort of business and education to promote and reward excellence in junior-high mathematics. Sponsors include the National Society of Professional Engineers, the CNA Insurance Companies, the Cray Research Foundation, the General Motors Foundation, the Intel Foundation, Texas Instruments Inc, the National Council of Teachers of Mathematics, and the National Aeronautics and Space Administration. Mathcounts, Alexandria, VA, (703) 684-2828.

Circle No. 469
Fax from your flight. Avtech and GTE Airfone (Oak Brook, IL, (708) 572-1800) have developed an airborne facsimile service, which will become available on some major airlines in March. The system couples GTE's GenStar digital-telecommunications system with Avtech's AvFax airborne fax terminal. It provides users with voice, docu-ment-fax, and data-fax capabilities via the AvFax or their own laptop PCs or portable fax machines. Avtech Corp, Seattle, WA, (206) 634-2540.

Circle No. 470
tive, progressively more advanced lessons that let users master the basics of using Windows. Each lesson finishes with a quiz and a practice session. One of the other two titles in the bundle, MPC Wizard 2.0, combines 100 Mbytes of Windows 3.1 video and sound drivers with a collection of multimedia clips. The other title, WorldView, offers 100 color photographs of outer space (from the NASA), new-age music, and 25 runtime videos. Aris products are available through retail outlets, including CompUSA, Egghead Software, Fry, and Software Etc.
-by Fran Granville
Aris Multimedia Entertainment Inc, Marina Del Rey, CA, (310) 798-7875.

Circle No. 463

## Tutorials and technical sessions at SunWorld

IDG World Expo's Sun User Group miniconference will occur jointly with SunWorld '94 Conference and Exposition, scheduled for June 13 to 18 at the Moscone Center in San Francisco. The Sun User Group miniconference offers approximately 30 technical sessions, including "An Overview of Perl Programming," "Spring Operating System Technical Overview," and "The Adaptive Communications Environment." In addition, six day-long classes cover topics such as Perl, responding to security incidents, and internetworking with Transfer Control Protocol/Internet Protocol (TCP/IP) and Unix.
-by Jim Leonard
Sun User Group, IDG World Expo, Framingham, MA, (508) 879-6700.

Circle No. 464

## Free software prevents network break-ins

In response to a rash of recent breakins on the Internet information network, Cygnus Support has released Cygnus Network Security (CNS) software, a stable, tested version of Kerberos network security software. (Software engineers at the Massachusetts Institute of Technology, Cambridge, MA, developed Kerberos.)

CNS works by preventing passwords
from traveling over the Internet in clear text. Kerberos uses data-encryp-tion-standard (DES) encryption to validate a user's password at a local machine rather than send it via network to a remote machine, thus blocking intruder access.

Cygnus is offering CNS for free; CNS binaries are available for Unix systems such as SPARC, DECstation, HP 700, and Sun-3. The software is not currently available for PCs or Macintosh systems.-by Jim Leonard

Cygnus Support, Mountain View, CA, (415) 903-1401. Circle No. 465

## Access the Internet via Windows

WinNET Mail and News version 2.0 from Computer Witcheraft Inc lets users access the Internet information service from a PC running Microsoft Windows version 3.1. The only other equipment required is a $300-\mathrm{bps}$ to 14.4 kbps, Hayes-compatible modem. The product lets users omit having to use terminal emulators, Unix command prompts, character-oriented menus, or obscure commands. The service provides instant account registration and automated news subscriptions. WinNET rates are $\$ 8 /$ hour with a monthly minimum fee of $\$ 9.95$.
-by Fran Granville Computer Witcheraft Inc, Louisville, KY, (502) 589-6800. Circle No. 466

## Fingerless gloves offer wrist relief

Proper hand positioning on a keyboard is essential for avoiding Carpal Tunnel Syndrome. To ensure proper positioning, MouseMitt International offers a fingerless glove called the Keyboarder. It holds and supports your wrist as you type, and it provides padding to protect the carpal bones when your wrist is resting on the work surface. The gloves come in a variety of sizes and colors and cost $\$ 19.95 /$ pair.
-Richard A Quinnell
MouseMitt International, Scotts Valley, CA, (408) 335-9599.

Circle No. 467

# Analyze Signal Integrity 



In keeping with MicroSim's commitment to provide the best in desktop EDA, we now provide Polaris as one of the tools you can include when building your custom Design Center EDA system. Polaris is our signal integrity analysis tool for extracting transmission line, parasitic capacitance, and coupling values from printed circuit board (PCB) layouts. Extracted values are then applied to circuit simulations in PSpice, providing for analysis of crosstalk, reflection, and delay effects in the circuit design.

Until recently, most digital designers could ignore transmission line effects in their designs because gate delays and noise margins of the most commonly used devices were large enough to withstand signal degradation due to transmission line effects. As gate delays and noise margins for components decrease, designs become more susceptible to
transmission line effects in the layout. Transmission line effects in high-speed designs can render a design inoperable. When you customize your Design Center system to include Polaris, you get the ability to verify that your circuit will perform to specification after the layout is created and before boards are manufactured, thus reducing the overall cost of the design.

Polaris features automatic extraction from layout, a more efficient field solving algorithm than with traditional finite element analysis, efficient and accurate simulation of board parasitic data, ideal and real waveforms, realistic drive and receiver models, full circuit behavior, and more.

Call today for more information about Polaris for signal integrity analysis, in addition to other Design Center products.

## MicroSim Corporation

## The Desktop EDA Company

# BERCOCONNECOR THEFAST LANETOMARKI 





# CONCIRTRENTIESEN AND MANUFAGIURING 



# Bancodesicis inw in: BUIDS ANWMIE:IE 

Berg state-of-the-art capabilities speed customer designs from concept to market. For example, using finite-element analysis, designs are broken down into thousands of elements. Then, the design is subjected to simulated stress to identify and eliminate structural weaknesses. Optimal designs are achieved in hours or days instead of weeks. Physical prototypes and verification can now begin earlier and finish earlier.
Concurrent design and manutacturing accelerates the process even further, assuring that the design is manufacturable, optimally.


Now pre-production can get off to an earlier start; Berg can scale up to, say, 50,000 units, anywhere and then manufacture anywhere. France, The Netherlands, Japan, Taiwan, Singapore, Korea, India or the U.S.
If you're in a time bind on a new design, call Berg for a faster start. It's what Berg does every day: refining the lever of capability that has produced industry standards such as Metrals, the standard for Futurebus +; Micropax ${ }^{\text {" }}$, the first complete 0.025 inch connector system; and industry-compatible PCMCIA. Berg Electronics, 825 Old Trall Rd., Etters, PA. 17319-9769.


## CALL US ANYWHERE IN THE WORLD YOU CHOOSE TO WORK.








## Team Dy

Sourcing used to be simple. The buyer and the design engineer got together for a few minutes. And that was it.

## No more!

Now, virtually all of the make or break purchases for DRAMs and other major ICs in companies with over \$10M in sales* are the result of a crossfunctional team dynamic. And remember, no company has a bigger commit-
ment to team dynamics than Hyundai.
Hyundai knows the engineer needs better performance from the technology. Production must have qualified, readily obtainable parts. Purchasing has to get the best possible price and delivery. And management must build a long term strategic partnership with suppliers to obtain a superior competitive advantage.

Our new 16 Mbit dynamic RAMs are one more example of our dedication to the needs of the new team dynamic. We're committed to your success and the success of your cross-functional buying team through Hyundai's commitment to quality, reliability, manufacturing capability and value added pricing.

Your Hyundai DRAM Source Guide

| Size | Part | $\begin{aligned} & \text { Speed } \\ & \text { ns } \end{aligned}$ | Refresh Cycles/ms | Production |
| :---: | :---: | :---: | :---: | :---: |
| 16M $\times 1$ | HY5116100 HY5117100 | 60/70/80 | $\begin{aligned} & 4096 / 64 \\ & 2048 / 32 \end{aligned}$ | now |
| $4 \mathrm{M} \times 4$ | HY5116400 HY5116410 HY5117400 HY5117410 | 60/70/80 | 4096/64 4096/64, WPB 2048/32 2048/32, WPB | now |
| $2 \mathrm{M} \times 8$ | HY5116800 HY5116810 HY5117800 HY5117810 | 70/80 | 4096/64 <br> 4096/64, WPB <br> 2048/32 <br> 2048/32, WPB | Q4'94 |
| 1Mx16 | HY5116160 HY5116260 HY5118160 HY5118260 | 70/80 | 2CAS, 4096/64 <br> 2CAS, 4096/64, WPB <br> 2CAS, 1024/16 <br> 2ट्CAS, 1024/16, WPB |  |

All availiable in standard and low power versions. Packages include SOJ, TSOP II, reverse TSOP II.


New 16 Mbit DRAMs, designed with team dynamics in mind.

Evaluation samples of Hyundai DRAMs organized $16 \mathrm{M} \times 1,4 \mathrm{M} \mathrm{x} 4$ are available now. Coming soon are DRAMs organized $1 \mathrm{M} \times 16$ and $2 \mathrm{M} \times 8$. And many will operate off of a 3 volt source too

Hyundai's new DRAMs feature speeds of 60,70 , or 80 ns . Immediately available, the HY5116100 and HY5117100 are organized 16 M x 1 and provide 4096 refresh cycles per 64 ms and 2048 refresh cycles per 32 ms , respectively. New $4 \mathrm{M} \times 4$ parts include the HY5116400, with 4096 refresh cycles per 64 ms , the HY5116410 with write-per-bit capability, and the HY5117400 and write-per-bit capable

HY5117410 offering 2048 refresh cycles per 32 ms .

All parts are available in standard and low power versions, dissipating 495 mW operating at $60 \mathrm{~ns}, 440 \mathrm{~mW}$ at 70 ns , and 385 mW at 80 ns . Other features include operation from a single $5 \mathrm{~V} \pm 10 \%$ power supply, TTL compatible inputs and outputs, fast page mode operating, multi-bit test capability, read-modify-write capability, and CAS-before-RAS, RAS-only, as well as hidden refresh. Packages include standard 24/28 pin plastic, TSOP II, and reverse TSOP II. TSOP will be available soon.

These new parts are products of Hyundai's 0.55 micron CMOS process, at one of
the most advanced electronics manufacturing plants in the world. So if purchase of 16 Mbit DRAMs is on your agenda, and you don't want to get caught short the way some did on 4 Mbit, start the team dynamics now.

## Free 199416 Mbit DRAM Data Book.

Yours for the asking. Please phone, fax, or write for your copy today. Phone (408) 473-9274. Fax (408) 473-9370. Address Hyundai Electronics America, 166 Baypointe Parkway, San Jose, CA 95134.

## Committed to your Success.

## 486 VMIbus PC Performance and Power from Ville

## The C-Quad phone



Jesse H. Neal
Editorial Achievement Award 1990 Certificate, Best Editorial 1990 Certificate, Best Series 1987, 1981 (2), 1978 (2), 1977, 1976, 1975

American Society of Business Press Editors Award 1991, 1990, 1988, 1983, 1981

How many times have you heard someone say: "Hold on; I'll try to transfer you, but if I lose you...?" The reason for this problem with business phones is simple: Most telephone sets connected to PBX systems still employ the traditional 12-button Touch-Tone keypad AT\&T introduced in the early 1960s. I can think of no other electronic market in which we settle for 30 -year-old user interfaces. Most business phones available today do not take advantage of the tremendous technological innovation that has occurred over the past two decades. However, it's relatively easy for me to quickly conjure an advanced technology phone for this editorial, to illustrate how such a product might look in the C-Quad market. (For more information about the C-Quad market-named for the convergence of the computer, communications, and consumer markets-please see my editorial in the previous issue of EDN.)

First and foremost, let's fix the phone's user interface. The biggest advance we can make is to give the phone a display and a better input device. A small alphanumeric LCD with a touch-sensitive overlay would provide a tremendous boost to the operation of a phone. It could display the extension or phone number of incoming calls (using caller ID); it could display user prompts at any stage of a call so that you don't need to remember how to transfer a call, how to set up a conference call, or how to pick up a call within your calling zone; and it could provide a menuing system for more complex operations.

These more complex operations are the
bane of any individual or company. For example, phone-number formats vary from country to country, and it's often more difficult than necessary to make international calls. A phone with a display can easily give you calling directions for any location on the planet and tell you the time of day at that location to boot. Equally important, a phone with an alphanumeric LCD can display a list of your frequently called phone numbers for easier dialing.

This advanced phone should be connected to a far smarter PBX or central-office switch. The entire telephone directory of the United States is now available on a halfdozen CD-ROMs. The business directory fits onto just one CD-ROM. A phone with a display can provide you with a window into those directories.

In fact, this sort of telephone system has been available for years in France. It's called the Minitel, and it has become very successful, not just as a communications device but as a money-making information source and as a replacement for paper telephone directories. Minitel employs a CRT instead of an LCD and has a full keyboard instead of a touchscreen. Functionally, however, it provides the same capabilities as the advanced phone I propose. Minitel is but one excellent example of the C-Quad market's enormous potential. Time and again, the worldwide market has established that it is willing to pay well for education, communications, and entertainment. Successful C-Quad products such as Minitel will directly target these needs and wants.



Steven H Leibson Editor-in-Chief

Send me your comments via fax at (617) 558-4470, or on the EDN Bulletin Board System at (617) 558-4241, 300/1200/2400 8,N,1. From the Main System Menu, enter ss/soapbox and select W to write us a letter.

## The Winning Hand

## DT's esop.... Your Ace In The tolder

IDT adds the Quarter-Size Outline Package (QSOP) to complete its winning hand of surface-mount packages for its high-speed FCT Logic family. With products available in TSSOP, QSOP, SSOP, and standard SOIC packages, IDT now offers the industry's widest line of high-density packaging for both Octal and Double-Density logic.

## Dramatic Space Savings!

At half the length and width of industry standard SOIC packages, the new QSOP package is the most compact Octal package available. In addition to the area savings, the new package is only 0.0645 inches high, making it ideal for low profile applications.

The Fastest 5 V and 3.3V Logic
IDT's Logic family is the highest performing, lowest power bus interface solution. Available in a wide variety of 5 V and 3.3 V functions, and speed grades from 6.5 ns to 3.2 ns ( $\mathrm{t}_{\mathrm{pd}}$ max), IDT's FCT Logic family supports all levels of performance at competitive prices.

## Quiet, Low-noise Outputs

IDT's FCT Logic is offered in a variety of low-noise output drive configurations to minimize ground bounce and to match

## Compact IDT FCT Logic Packaging

| Package | Ordering <br> Coide | Pin-Pitch <br> $(\mathrm{mm})$ | Area <br> $\left(\mathrm{mm}^{2}\right)$ | Length <br> $(\mathrm{mm})$ | Width <br> $(\mathrm{mm})$ | Height <br> $(\mathrm{mm})$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| OSOP | Q | 0.635 | 52.1 | 8.7 | 3.9 | 1.6 |
| 20-pin | PY | 0.650 | 56.0 | 7.2 | 5.3 | 1.9 |
| SSOP | PY |  |  |  |  |  |
| 20-pin |  |  |  |  |  |  |

specific design requirements. Output configurations include: standard TTL-compatible high drive and very low-noise balanced drive with source terminating resistors.

## Call Today!

Call or FAX IDT today and receive a QSOP cross reference guide, sample package card, Logic Design Guide and Logic Data Book. Add IDT's Logic to your handyou'll be the winner!


Integrated Device Technology, Inc.

## HIGH-SPEED SERIAL BUSES

# Peripherals race to catch up with today's CPUs 

JOHN GALLANT, Technical Editor



The performance marathon among CPUs, memories, and peripherals is heating up, severely straining parallel interconnecting pathways. To relieve the tension, many system designers are considering high-speed serial interconnecting links.

In the early 1980s, slow CPUs were the limiting factor to system processing; peripherals and memory interfaces were faster. But since the mid-1980s, all that has flip-flopped: Now, the bottleneck for transferring data has shifted from CPUs to I/O devices. Today, CPUs typically run at 50 MHz and fasterspeeds that strain or exceed the capacity of communication pathways to memory and I/O devices. As a result, system designers trying to match CPU speeds are looking toward high-speed serial buses to extend computer memory and I/O bandwidths.

To extend the bandwidth of parallel buses, designers must increase clock rates and widen data paths. However, these solutions entail high power consumption, increased real estate, high cost, increased crosstalk, and decreased noise immunity due to skew factors and the large-groundbounce effects of many lines switching at once. A high-speed serial bus transmits data over a single path, which eliminates many of these potential problems, providing that the electrical connection can handle the fast data rates.

One way designers are increasing memo-
ry and I/O bandwidth is by using the Auto-Bahn-the VMEbus's answer to high-speed serial communications. PEP Modular Computers created the AutoBahn for 3U VMEbus cards. The AutoBahn uses two littleused lines on the P1 connector, B21 and B22, defined as a serial clock and a serial data line for low-speed communications. AutoBahn develops a differential $50 \Omega$ transmission line on these two lines to transfer data initially at 200 Mbytes/sec ( 1.6 Gbps ) using positive-ECL-compatible (PECL) transceivers. In the future, transfer rates will reach 400 Mbytes/sec (3.2 Gbps).

AutoBahn is part of the VMEbus extension, which also adds VME64 and source-synchronized block-transfer (SSBLT) capability to an IEEE-1014-compatible VMEbus. In February 1993, several companies, including Motorola Semiconductor, formed the AutoBahn Consortium to develop an ECL gate array, called the Spanceiver (serial-parallel transceiver) to transfer data over AutoBahn. The Spanceiver employs Motorola's Mosaic V ECL-in-Picoseconds-Lite technology.

The Spanceiver has a 16 - or a 32 -bit TTL parallel interface, which the chip serializes


IEEE defines P1394 as a global I/0 standard to interconnect asynchronous devices and to support a guaranteed bandwidth for real-time applications, such as audio and video.
for transmission at PECL levels. The same single-chip Spanceiver, on other boards in the same backplane converts the serial data back into 16 - or 32 -bit parallel data for the receiving board. The chip inserts a synchronization bit, which guarantees a transition at the start of each transmitted byte. An on-chip phase-locked loop, which employs an off-chip crystal reference, detects the synchronization bit to maintain timing accuracies.


The Fibre Channel defines an intelligent interconnection scheme, called a fabric, to connect devices. A port only has to manage a simple point-to-point connection between itself and the fabric.
nects modules on different backplanes.

The cable medium allows 16 physical connections, each as long as 4.5 m . Using the cable medium in nodebranching and daisychaining topologies enables the connection of workstations, harddisk drives, printers, cameras, CD-ROMs, and scanners. An inexpensive multiconductor cable employs six shielded, twisted-pair wires. The cable dedicates two differential lines for data and two as a strobe line. The other two lines are 8 to

## VMEbus performs arbitration

The AutoBahn employs the VMEbus arbitration and data-transfer buses to control the flow over the serial data link. The VMEbus's address bus transfers source and destination address information to a potential receiving node. The AutoBahn then transfers data over the serial bus to the node in blocks, which must start on a 32 -byte boundary.

A simplex connection, which transfers 1-way data point-to-point, is the easiest transfer method and lets systems transfer large blocks of graphics data. A duplex configuration containing multiple parties on the bus is more complicated. In this configuration, the VMEbus must establish a bus master and slave during arbitration. If a channel is busy, the slave must notify the requester that the slave cannot comply with the request.

On 3U VMEbus cards, the only line available to signal a busy channel is the bus-error (BERR) line. However, the use of BERR as a notification line creates a problem: It signals that a serious error has occurred in the VME system. To use BERR, system software must be able to discover if BERR is signaling a serious system failure or a busy channel. Because of this drawback, designers are considering other notification methods, such as semaphores and token passing.

Although PEP developed AutoBahn to give 3U VMEbus boards a midlife
spark, 6 U VMEbus implementations provide a wider range of possibilities. A 6 U implementation can use the RETRY line on the P2 connector to notify a busy signal instead of the BERR line. The RETRY line requires less software work. In addition, designers can construct multiple AutoBahn serial buses on the undefined pins of rows A and C of the P 2 connector to create multichannel architectures.

Until August 1994, AutoBahn Spanceivers will be available through the AutoBahn Consortium. Thereafter, all Spanceiver sales will be through Motorola Semiconductor. Membership in the AutoBahn Consortium gives you early access to five first-run production Spanceivers during the second quarter of 1994 for $\$ 30,000$. Executive members can purchase additional Spanceivers for $\$ 250$ each in small quantities.

## Cable and backplane standard

One more avenue designers are exploring to increase parallel-bus bandwidth is the P1394 standard, another high-speed serial bus. A committee within the IEEE is currently developing the P1394 standard. Based on Apple Computer's FireWire technology, the P1394 standard defines a hierarchical bus topology comprising serial backplane buses that connect to a cable medium via bus bridges. The serial backplane buses provide a lowcost alternative for parallel backplane buses, and the cable medium intercon-

40 V -dc power lines having 1.5 A capacity for driving the physical layer of each node. This method lets you insert live cables onto the bus without damaging the network.

P1394 transmits data at 98.304 , 196.608 , and 393.216 Mbps over the cable medium. All higher speeds must be backward-compatible with lower speeds. Backplanes, which can have as many as 63 nodes, have data rates that depend on the logic circuitry employed. A TTL serial backplane bus transfers data at 24.576 Mbps , and a backplane-transceiver-logic (BTL) or ECL serial backplane transfers data at 49.152 Mbps. The bus bridge that connects a backplane to the cable medium must accommodate the rate differences.

Unlike AutoBahn, the P1394 standard provides arbitration and source and destination information directly over the serial bus. The bus automatically assigns node addresses, removing the requirement for ID switches. The standard also defines a transmission protocol comprising three stacked layers and a serial bus-management function that employs IEEE-1212-compatible control and status registers.

## Protocols describe transfers

In the P1394, a software-transaction layer defines a request-response protocol to perform the bus transaction. A link layer provides a confirmation of reception to the transaction layer and provides addressing data checking and
data framing. The physical layer translates the logical symbols used by the link layer into electrical signals on the serial bus media.

The transmission protocol adds header information to data packets on the serial bus. The protocol allows for direct transactions, lock subcommands, and split transactions on the bus. The bus can transmit data asynchronously or isochronously. Isochronous-data transmission occurs at regular intervals to guarantee a fixed latency for real-time applications, such as multimedia. Texas Instruments has a licensing agreement with Apple Computer to develop a 2 -chip set for the link and physical layers of the P1394 standard. That chip set should be available in the second quarter of 1994.

Gaps separate each data packet on the serial bus, giving each node an opportunity to arbitrate for the bus. Isochronous access has highest priority, and a fair arbitration protocol prevents any node from monopolizing the entire asynchronous bandwidth of the bus. In addition, the protocol can give urgent access to nodes operating on a backplane serial bus. Draft copies of the P1394 standard are available from the IEEE Computer Society, 1730 Massachusetts Ave NW, Washington, DC 20036, or phone (202) 371-0101.

Moving up the performance curve is the Fibre Channel. The ANSI X3T9.3 committee chartered the Fibre Channel working group in 1988 to develop an interconnection standard for bidirec-


The IEEE-P1394 serial-bus standard describes a hardware and firmware communication protocol to provide data transfer over a hierarchical serial backplane and interconnecting-cable topology.
tional point-to-point serial data communications between workstations, mass-storage subsystems, and peripherals. The requirements are ambitious. The Fibre Channel transfers data at 133 to 1062 Mbps on a single fiber over distances as long as 10 km . Because information can flow in both directions simultaneously, users can transmit on one fiber and separately receive data on another fiber.
The Fibre Channel's interconnection fabric operates similarly to that of a
switched telephone exchange, where a user dials an address (node) and connects to another address (node) on the fabric. The fabric uses crosspoint switches to provide a choice of multiple paths between nodes. Fibre Channel allows 16 million nodes on a single fabric, whereas a SCSI parallel bus allows only 16 nodes that must be within feet of each other.

Transmission over the Fibre Channel is isolated from the control protocol, so that users can implement dif-

## Looking ahead

All of the high-speed serial buses this article discusses are still under development. The current activity for AutoBahn is to establish a reliable physical layer on the VMEbus. However, Ray Alderman, CEO at PEP Modular Computers, outlines a wide range of possibilities for AutoBahn. One possibility is to add arbitration and source and destination headers directly over the serial bus using carrier-sense multiple-access/collision detection (CSMA/CD) coding. Alderman envisions that using multiple channels on rows $A$ and $C$ of the $P 2$ connector will provide multidimensional computer architectures, similar to hypercubes on a VMEbus backplane using multiple AutoBahns as a media.

The P1394 standard is still in the proposal stage and, as such, is not yet an official IEEE standard. The committee has finished most of the work, however, and Jonathan Zar, business manager of the FireWire project at Apple, expects the
proposal to go out for final bids in May. The goal for P1394 is to keep node costs less than $\$ 15 /$ node. One specification that still needs definition is the bus bridge that interfaces a backplane serial bus to the cable medium, both of which operate at different data rates. In addition, the committee is developing a SCSI serial-bus protocol (SBP), which will define how the P1394 serial bus will transport SCSI functions.

The ANSI working group has finalized and put out for second public review all FC-PH layers of Fibre Channel. Early applications for Fibre Channel are for Redundant Array of Inexpensive Disks (RAID) disk drives and clusters of computers. Development continues on FC-4 to transport other protocols, including asynchronous-transfer mode (ATM), Fiber Data Distributed Interface (FDDI), High-Performance Parallel Interface (HIPPI), SCSI-3, Ethernet, Token Ring, and the Transfer Control Protocol/Internet Protocol (TCP/IP), over Fibre Channel.

## HIGH-SPEED SERIAL BUSES

ferent topologies, such as point-topoint links, rings, multidrop buses, and crosspoint switches. Whether the fabric is a circuit switch, an active hub, or a loop is irrelevant because the fabric, not the Fibre Channel node, is responsible for the topology's station management.

The Fibre Channel defines a multilayer stack of protocols, not unlike network protocols, but not conforming directly to OSI layers. The Fibre Channel Physical (FC-PH) standard comprises three lower levels: FC-0, FC-1, and FC-2. The lowest layer, FC-0, specifies the physical characteristics of the media, transmitters, receivers, and connectors. The media can be fiber optics for high-speed long ranges or copper for lower-speed shorter ranges. FC-1 defines an 8B/10B encoding/ decoding scheme in which 10 bits represent 8 bits of real data. IBM has a patent on the scheme, and the $25 \%$ overhead of using 10 bits of transmission to transfer 8 bits of data causes a maximum transfer rate of $100 \mathrm{Mbytes} / \mathrm{sec}$ (200 Mbytes for 2-way transmission) at 1062 Mbps .

FC-2 defines the Fibre Channel's transport mechanism. This layer manages rules for placing data, frame headers, cyclic-redundancy-check error detection, and frame delimiters into packets for Fibre Channel's packetswitched services. Because Fibre Channel is hardware-intensive, it relies on the frame header to trigger actions. At 1062 Mbps , the Fibre Channel cannot make decisions in microcode fast enough. Fibre Channel also puts no limit on the size of transfers between applications.

The ANSI working group is still developing two upper layers for Fibre Channel. The FC-3 layer will provide common services, such as striping to achieve higher bandwidths and multicasting to deliver a single transmission to multiple destinations. FC-4 will provide a seamless integration to other data-communication protocols, such as asynchrounous-transfer mode (ATM), Fiber Data Distributed Interface (FDDI), High-Performance Parallel Interface (HIPPI), SCSI-3, Ethernet, Token Ring, and the Transfer Control Protocol/Internet Protocol (TCP/IP), to communicate directly over Fibre Channel.

## For free information...

For free information on the high-speed serial buses discussed in this article, circle the appropriate numbers on the postage-paid Information Retrieval Service card or use EDN's Express Request service. When you contact any of the following manufacturers directly, please let them know you read about their products in EDN.

Apple Computer Inc Cupertino, CA (408) 996-1010 Circle No. 304

## Applied Micro

## Circuits Corp

San Diego, CA
(619) $450-9333$

Circle №. 305
AutoBahn Consortium
Scottsdale, AZ
(602) 483-7100

Circle №. 306

## Fibre Channel

 AssociationAustin, TX
(800) 272-4618

Circle №. 307

| Motorola Inc | Texas Instruments Inc |
| :--- | :--- |
| Mesa, AZ | Dallas, TX |
| (602) 898-5734 | (214) $997-3426$ |
| Circle No. 308 | Circle No.310 |
| PEP Modular Computers |  |
| Scottsdale, AZ |  |
| (602) 483-7100 |  |
| Circle No. 309 |  |

## Super Circle Number

For more information on high-speed serial buses available from all of the vendors listed in this box, you need only circle one number on the postage-paid reader service card.

Circle No. 311

To accommodate a wide range of communications needs, Fibre Channel defines three classes of service. Unlike with FDDI or other ring-type LANs, each class can use as few as two nodes on the fabric. Class 1 is a circuitswitched, dedicated, physical channel. When a host and a peripheral use Class 1 to connect, they make their connection path unavailable to other hosts or peripherals. As a result, Class 1 has the nickname "selfish mode" and is an ideal method to use when the time to make a connection is short or data transmissions are long.

Class 2 is a connectionless, frameswitched link, which provides guaranteed packet delivery with an acknowledgement on receipt. If Class 2 cannot make the delivery due to congestion, it gives the sender a busy signal and immediately tries again. Similar to traditional packet-switched systems, Class 2 systems do not have a dedicated path between two devices, providing a wider-link bandwidth.

Class 2 service is ideal for data transfers to shared mass-storage systems that are some distance from several workstations. An optional Intermix mode reserves a dedicated Class 1 connection but also allows connectionless traffic to share the link if there is available bandwidth.

Class 3 is a connectionless service,
similar to Class 2, that sends data to multiple devices attached to the fabric but does not confirm receipt. The transfer, or datagram, is most practical when the time to make a connection is short. Class 3 service is useful for real-time broadcasts, in which timeliness is key, and information not received has little value.

Distance is the greatest factor influencing connection time. It takes an electrical signal about $10 \mu \mathrm{sec}$ to travel 3 km . To establish a logical connection for Class 2 service requires a signal to make a round trip of $20 \mu \mathrm{sec}$ before transfer can begin, whereas Class 3 service can make the connection in $10 \mu \mathrm{sec}$.

For designers interested in developing Fibre Channel nodes, Applied Micro Circuits Corp offers a Fibre Channel chip set to perform high-speed serial data transmission over fiberoptic or coaxial cable. The interfaces conform to the ANSI X3T9.3 Fibre Channel specification. The S2039 and S2040 transmitter pairs cost from $\$ 78$ to $\$ 225$ (1000).

EDN
You can reach Technical Editor John Gallant at (617) 558-4666, fax (617) 5584470.

Article Interest Quotient
(Circle One)
High 597 Medium 598 Low 599

## Congratulations, Apple, on a day we've both looked forward to seeing.



IBM Microelectronics On March 14th Total Technology Solutions Apple launched Power Macintosh ${ }^{\text {™ }}$ systems, a family of personal computers using our revolutionary, RISCbased PowerPC ${ }^{\text {TM }}$ microprocessors. As a member of the PowerPC alliance with Apple and Motorola, we're proud to see such tangible proof that our vision has become a reality. Yet
while IBM is delighted to celebrate today, we're still determined to anticipate tomorrow. With products, applications and support designed to make PowerPC microprocessors, and the systems they run, the future of computing. It's a challenge IBM Microelectronics ${ }^{\text {TM }}$ Division and Apple welcome. In fact, we look forward to it.


## Rides Any Bus. <br> PCnet-PCI



## Presenting The PCnet" Family: Software-Compatible Ethernet Controllers That Address All Of Your Bus Needs.

Here's a prime example of how to get along with everyone - with the PCnet Ethernet controller family from Advanced Micro Devices. PCnet controllers are compatible with the most popular PC bus architectures, the most popular Network Operating Systems (NOS), and the entire controller family uses the same driver for each NOS.

It's the Ethernet controller family NOS vendors are already quite familiar with. In fact, it's vendor certified as $100 \%$ compatible with operating systems like NetWare, Windows NT," LAN Manager, and LANtastic.

What's more, the PCnet family uses a high performance Bus Mastering architecture, for higher throughput and lower CPU utilization.

## Talks To Any Driver.



Plus, your designs require no extra memory, saving you board space, money, and power. For additional power savings, PCnet devices support two power-down modes for notebook and green PC designs.

Virtually any design will love the PCnet controllers, since they're available now in VL, PCl , and jumperless Microsoft Plug and Play ISA versions. And our new PCnet-SCSI combines both high performance Ethernet and SCSI capabilities.

For more information on the PCnet family, call AMD ${ }^{\circ}$ today. Soon your next PC will be talking to everyone.


D

## Advanced Micro Devices CIRCLE NO. 46

# STICK THIS IN YOUR 



If you stick our microcontroller with in-system reprogrammable Flash memory in your socket, you'll end your nightmares.

Nightmare 1: You just finished your prototype. You want to show it to the boss before he goes home. All you need is to tweak the microcontroller (87C51) a little. Whoops: the ultraviolet erase takes 30 minutes. He's gone.

Nightmare 2: You run manufacturing. You're in production with several microcontroller-based systems, and your company just got an unexpected order for one of them. Whoops: you're out of the right pre-

programmed microcontroller (80C51), and it'll be weeks to get more. You lost the business.

No whoops with Atmel. Stick our Flash-based microcontroller, the AT89C51, in your socket and go. Change code in the 4 K memory instantly or on the fly. One microcontroller fits all - and it hits speeds of 24 MHz .

We'll pay for the proof. Call or fax us on
 your letterhead and we will send you the kit including a free Atmel microcontroller. Then stick it in your 80C51 socket and sleep like a baby.

# Blending gate arrays with dedicated circuits sweetens ASIC development 

RICHARD A QUINNELL, Technical Editor



Special-function gate arrays are a cross between the gate-array and the standard-cell approach to a semicustom ASIC design. The gate arrays inherit advantages from each parent.

Approaching the design of a semicustom ASIC was once simple. You picked a gate array for low development cost and quick turnaround. For top performance and the greatest density, you took the standard-cell approach. The distinction between the two methods, however, has blurred, creating a third alternative: the special-function gate array (SFGA).

The SFGA, a hybrid approach to semi-custom ASIC design, combines a mass of undedicated gates with blocks of predesigned circuits (Fig 1), which are typically too large or too slow when implemented in gate logic. Memory is one such circuit that has been available since 1990 as a special-purpose block within a gate array. Implemented in raw gates, a block of memory may be three times the size of an equivalent predesigned block.

SFGAs are available in predesigned and customer-designed forms. A predesigned SFGA, like conventional gate arrays, is one that a manufacturer designs and fabricates through all process steps but the final interconnections. You pay for just the metal-mask-layer design. Then the manufacturer quickly fabricates your circuit from a stock master slice. Such devices suit a class of applications that have common need for the special function. These predefined circuits are typically blocks of memory or PLLs that configure into final form simply through the interconnecting wiring. Other functions are possible, however, where there is a broad enough


You cannot create the special function in the corner of this Motorola array with gates alone. It is an analog PLL that operates at 125 MHz.
base of applications that need the function. For example, Texas Instruments' TGB2000E series gate arrays include highspeed BiCMOS multiplexing and demultiplexing circuits in addition to CMOS sea-ofgates arrays. The devices are for telecommunications applications that, due to the data rates involved, need the speed of bipolar circuits as well as the lower power demands of CMOS. The BiCMOS circuits serve as specialized I/O ports that convert high-speed data to multiple lower-speed data streams that the CMOS array can handle. By working only with the metal layers, you implement your logic in the CMOS array and wire the multiplexers into the structures your data interface needs.

With customer-designed SFGAs, you customize a gate array by adding blocks from a hard macro library to the array matrix (see Table 1). The macro may be memory, a microprocessor, a serial port, or virtually any other function that can be created in the same process used in fabricating the sea of gates.
SFGAs offer several advantages over pure gate-array and stan-dard-cell designs. The embedded function in SFGAs is smaller and faster than that of a gate-equivalent design. The size and speed improvements translate into lower unit cost due to smaller die size and better performance in the final design.

Also advantageous, SFGAs are able to include a function on their ICs that you cannot implement using gates alone. However, implementing this function still retains the

## SPECIAL-FUNCTION GATE ARRAYS

development-time benefits of the gatearray approach. The Motorola H4C+ series, for example, integrates an ana$\log$ PLL with its base array. Using a standard gate array with a separate PLL increases part count. Having the two parts separated also reduces performance because of the additional signal delays the packaging causes.

The development time and cost required to use an SFGA depends on its type. Predesigned versions retain the development advantages of their gatearray parent. Customer-designed types require development of a complete mask set, just as standard-cell designs do. For designs needing quick turnaround, the predesigned types seem the best choice. Unfortunately, they are relatively scarce.

For users, the major problem with predesigned SFGAs is a mismatch between the special function on the base wafer and the users' needs. With predefined blocks of embedded memory, for example, you may have more memory on chip than necessary, so you pay for features that you don't need. Manufacturers do not want to offer a wide range of choices; if they guess what you require, they may guess wrong and have to pay for an inventory of master slices that go unused.

Because of potential mismatches, some manufacturers avoid the SFGA market until high-volume applications with clearly defined needs arise. To circumvent the mismatch, most SFGA


Fig 1-Special-function gate arrays float islands of dedicated circuits in the sea of gates. The dedicated circuits typically handle functions that are too large or too slow when implemented in gates.
manufacturers offer only the customerdesigned devices. Unfortunately, these cost more to develop.

Most ICs require at least 14 lithography masks during fabrication at a cost of $\$ 1000$ to $\$ 3000$ per mask. Gate-array users need only to develop the final three to four masks to complete a design. All the users of the base array share the costs of the remaining masks. With a customer-defined SFGA, a user pays for a full set of masks.

Customer-designed SFGAs also lose some of gate arrays' quick-turnaround benefits because you cannot draw from the vendor's stock of partially complet-
ed gate-array wafers. Instead, the manufacturer has to fabricate your silicon from scratch. You might infer, then, that a customer-designed SFGA is no better than a full standard-cell design. The customer-designed SFGA has development-time advantages, however , and represents a lower risk than the standard-cell approach.

The advantages of SFGAs are a result of their ability to catch most of a design's uncertainties, errors, and changes. Designers will have defined their circuit's basic structure and content several weeks before finishing the design and simulation. With that basic

## Looking ahead

Customer-designed special-function gate arrays (SFGAs) offer some time and risk advantages over standard-cell designs. However, since customer-designed SFGAs cost much more to develop than pure-gate-array designs, the market for the customer-designed devices is limited. Manufacturers estimate that SFGAs account for about $10 \%$ of dollars shipped in the ASIC market.

Predesigned SFGAs, on the other hand, duplicate the development-cost advantages of pure arrays and seem a welcome alternative for designers. But few manufacturers are making predesigned units because of the risks involved in their manufacture. If the manufacturer makes the wrong choices, it could waste its entire development effort. Because the overall SFGA market is small, many ASIC manufacturers are taking a wait-and-see stance before they offer predesigned products. Even then, they will offer only those products that have high-volume applications. For the moment, such
applications include clock generation for PCs, data recovery, telecommunications, and designs with embedded memory.

Customer-designed units, then, will dominate the SFGA offerings for now. The number of offerings will continue to grow, but not rapidly. Customer-designed SFGAs offer only a few advantages over conventional gate arrays, and improvements in conventional array technology and in CAE tools that create soft macro blocks will erode those advantages.

One direction SFGA technology could take that would accelerate its acceptance among designers is the embedding of special functions into field-programmable gate arrays instead of conventional gate arrays. Several manufacturers are pursuing this approach. Process incompatibility between the embedded function and the programmable logic, however, has so far made the approach too expensive. Don't look for it soon.

## EDN-TEchnology Update

| Table 1-Special-function gate arrays |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Company | Part no. | Process | No. of gates | Functions available | Costs |  |
|  |  |  |  |  | NRE | Unit |
| AMCC Circle No. 329 | $\begin{aligned} & \hline \text { Q24P008 } \\ & \text { Q2POPO10 } \\ & \text { Q20PO25 } \\ & \text { Q20M100 } \\ & \hline \end{aligned}$ | $1.0-\mu \mathrm{m}$ BiCMOS $1.0-\mu \mathrm{m}$ Bipolar 1.0- $\mu \mathrm{m}$ Bipolar $1.0-\mu \mathrm{m}$ Bipolar | $\begin{array}{\|l\|} \hline 800 \\ 800 \\ 2000 \\ 10,000 \end{array}$ | PLL <br> PLL <br> PLL <br> High-speed RAM | $\begin{aligned} & \hline \$ 40,000 \\ & \$ 58,000 \\ & \$ 64,000 \\ & \$ 88,000 \\ & \hline \end{aligned}$ | \$20 (plastic) $\$ 80$ (ceramic) $\$ 125$ (ceramic) $\$ 500$ (ceramic) |
| $\begin{aligned} & \hline \text { AMI } \\ & \text { Circle No. } 330 \end{aligned}$ | AMIBG | $0.8-\mu \mathrm{m}$ CMOS | 2000 to 450,000 | RAM, 80C51, FIFO, 6502, DMA, others | \$65,000 | \$25 |
| Fuiitsu <br> Circle No. 331 | $\begin{aligned} & \text { CE31 } \\ & \text { CE51 } \\ & \hline \end{aligned}$ | $0.8-\mu \mathrm{m}$ CMOS $0.5-\mu \mathrm{m}$ CMOS | 3200 to 207,000 <br> 34,000 to 754,000 | High-speed RAM, multiplier, PCI buffer High-speed RAM, PLL | $\begin{array}{\|l\|l} \hline \$ 20,000 \\ \text { to } \$ 100,000 \\ \$ 65,000 \end{array}$ | Not provided Not provided |
| Motorola Circle No. 332 | H4C <br> H4C Plus | $0.7-\mu \mathrm{m}$ CMOS $0.6-\mu \mathrm{m}$ CMOS | 18,000 to 318,000 28,000 to 178,000 | SRAM to 256 kbits, JTAG logic in I/O Analog PLL, SRAM, JTAG JTAG logic in I/O, highspeed I/O (GTL, CMTL, PCI, PECL), mixed $3 / 5 \mathrm{~V}$ power | $\$ 110,000^{1}$ $\$ 110,000^{1}$ | \$29 (PQFP) <br> \$36 (PQFP) |
| NEC Electronics Circle No. 333 | CMOS-8 <br> CMOS-8L <br> CMOS-8LCX <br> ECL-8 BiCMOS-8 | $0.6-\mu \mathrm{m}$ CMOS <br> $0.5-\mu \mathrm{m}$ CMOS (3.3V) <br> $0.5-\mu \mathrm{m}$ CMOS <br> (3.3V) <br> ECL <br> $0.5-\mu \mathrm{m}$ BiCMOS | 11,000 to 233,000 <br> 11,000 to 627,000 <br> 40,000 to 486,000 <br> 23,000 and 67,000 <br> 250,000 | Digital PLL, GTL I/O, compiled RAM, 24-mA I/O, clock tree As above with 5 V protected I/O As above with CrossCheck testability BiCMOS RAM, Analog PLL, 8 -nsec RAM, GTL I/O | Not provided <br> Not provided <br> Not provided <br> Not provided <br> Not provided | $\$ 6$ to $\$ 50$ <br> $\$ 6$ to $\$ 50$ <br> $\$ 6$ to $\$ 50$ <br> \$233 to \$770 <br> $\$ 440$ |
| Oki <br> Semiconductor <br> Circle No. 334 | MSM92S <br> MSM91S | $0.8-\mu \mathrm{m}$ CMOS <br> $0.8-\mu \mathrm{m}$ CMOS | 5000 to 132,000 (usable gates) <br> 2800 to 62,000 | Compiled memory, PLL, UART, 82Cxx, SCSI controller, PCI controller, PCMCIA controller, JTAG I/O As above | Not provided <br> Not provided | $\$ 13$ to $\$ 15$ <br> \$19 to \$21 |
| Texas Instruments Circle No. 335 | TGB2000E | $0.7-\mu \mathrm{m}$ BiCMOS |  | 1-GHz I/O, high-speed MUX/DEMUX |  |  |
| Toshiba Circle No. 336 | TC160E/ TC163E TC180E TC183E | $0.8-\mu \mathrm{m}$ CMOS $^{2}$ <br> $0.5-\mu \mathrm{m}$ CMOS $^{2}$ | $\begin{aligned} & 210,000 \\ & \text { (usable) } \\ & 339,000 \end{aligned}$ | RAM, PLL, RAMBUS interface cell As above | Not provided <br> Not provided | Not provided <br> Not provided |
| Vitesse Semiconductor Circle No. 337 | FX | $0.6 \mu$ GaAs | 20,000-350,000 | RAM, registers, PLL content-addressable memory, divider, floating-point, pulseformatter, counter, timing generator, timing vernier | \$60,000 | \$150-\$250 |
| VLSI Logic Circle No. 338 | VGC750 <br> VGC650 VGC450/3 <br> VGT350/3 | $0.5-\mu \mathrm{m}$ CMOS <br> $0.6-\mu \mathrm{m}$ CMOS $0.8-\mu \mathrm{m}$ CMOS <br> $1.0-\mu \mathrm{m} \mathrm{CMOS}$ | 15,000 to 614,000 <br> 15,000 to 614,000 4000 to 232,000 <br> 3000 to 133,000 | Compiled RAM, PLL, <br> SCSI, PCI, GTL, <br> JTAG I/O, Flex array ${ }^{3}$ <br> As above <br> Compiled RAM, GTL, <br> PCI, PECL, JTAG I/O, <br> Flex array ${ }^{4}$ <br> Compiled RAM <br> Flex array ${ }^{5}$ | Not provided <br> Not provided Not provided <br> Not provided | Not provided <br> Not provided Not provided <br> Not provided |

Notes: ${ }^{1}$ Special I/O, JTAG, and PLL built in. An additional $\$ 45,000$ NRE for fully-diffused functions such as memory.
${ }^{2}$ TC163 and TC183 offer mixed $3 / 5 \mathrm{~V}$ operation.
${ }^{3}$ Flex array options include datapath compiler, PLL, delay-locked loop, and ROM compiler.
${ }^{4}$ Flex array options include Note ${ }^{3}$ options plus multiplier compiler and multiplier/accumulator.
${ }^{5}$ Flex array options include RAM, ROM, and datapath compilers.

## EDNPIECHNOLOGY UPDATE

## SPECIAL-FUNCTION GATE ARRAYS

definition in hand, you can initiate production of the SFGA base wafer with an uncommitted array. The base wafer will be available for adding the final metal layers once the design is complete. This action can cut weeks off the development cycle of a standard-cell approach, which can't undergo fabrication until final simulation.

The SFGA approach not only speeds a design to prototype, but also involves less financial risk because designers can accommodate last-minute design changes in the logic array. Thus, a mistake or a last-minute specification change affects only the metal layers, not the entire mask set. Mistakes and changes also do not make obsolete any stock of unmetallized base wafers. Similarly, an SFGA allows you to make production design changes quickly and with minimal cost. You can even reuse an SFGA base wafer on similar projects to spread NRE over several designs.

## SFGA limitations

The SFGA approach has drawbacks, however. For example, the resulting design is less dense than a full stan-dard-cell approach. Further, a corelimited design causes the SFGA to have greater unit cost in production. If it is pad-limited, you should check to see if a pure gate-array design fits in the space circumscribed by the pads. If it will,
the density benefits of embedding a special function are lost.

Also, SFGAs can take longer to place and route metal traces than do conventional gate arrays. Manufacturers estimate that this step takes 50 to $100 \%$ longer with SFGAs because it is difficult to place traces across the specialfunction area. Because the special function has fixed I/O points between the function and your circuit, the place and route may be awkward.

If you pursue the SFGA approach, you should discuss several issues with potential suppliers. For instance, find out how the vendor characterizes the combination of a function block and the gate array. Production of nearly any semiconductor involves slight process adjustments (tweaks) to improve yield or performance of the design. Thus, even when using the same base process, manufacturers may have fabricated gate arrays and functional block designs under different conditions before characterization, resulting in errors in simulation models. If available, sample silicon containing that core embedded in an array can eliminate that risk by providing a real-world check.

Another topic to investigate when evaluating potential suppliers is the level of design support they provide. Check if the vendor has tools specifically for the design of an SFGA. Also, make sure the vendor provides design
support for the functional blocks you choose. Vendors sometimes license high-level blocks from other sources. Thus, they can fabricate and test designs using that block but may not be able to resolve problems when embedding the block into an array.

Design flexibility is another consideration. Some vendors have only a few functional blocks you can embed in an array. There may also be restrictions on the placement of blocks within an array or the size array available for modification. A limited selection of array sizes may not be a disadvantage, however. If you have predefined base arrays, the vendor can provide standardized test fixtures. Using a random-sized array means that you'll pay for your own custom test fixture.

Finally, consider the future. As process lithography improves, so does circuit performance. If you plan on taking advantage of those improvements, be sure that your vendor has plans to move its offerings, including both the array matrix and the special functions you embed, to the new lithography.

You can reach Technical Editor Richard A Quinnell at (408) 685-0504, fax (408) 685-0504 and then press the star key.

Article Interest Quotient (Circle One)<br>High 593 Medium 594 Low 595

## For free information.

For free information on the special-function gate arrays discussed in this article, circle the appropriate numbers on the postage-paid Information Retrieval Service card or use EDN's Express Request service. When you contact any of the following manufacturers directly, please let them know you read about their products in EDN.

Applied Micro Circuits Corp
San Diego, CA
(800) $755-2622$

Circle No. 318
American Microsystems Inc
Pocatello, IDx
(208) 233-4690

Circle No. 319
Fujitsu Microelectronics Inc
San Jose, CA
(408) 456-1260

Circle No. 320
Motorola ASIC Div
Chandler, AZ
(602) 814.4157

Circle No. 321
NEC Electronics
Mountain View, CA
(800) 366.9782

Circle No. 322

## Oki Semiconductor

Sunnyvale, CA
(408) $720-1900$

Circle No. 323
Texas Instruments Inc
Denver, CO
(800) 477-8924

Circle No. 324
Toshiba America Electronic Components
Sunnyvale, CA
(800) 879.4963

Circle No. 325
VLSI Technology
San Jose, CA
(408) $434-3000$

Circle No. 326

## Vitesse

Camarillo, CA
(805) 388-3700

Circle No. 327


## Honal We:Sunch The Majiact

Smaller package sizes demand smaller modular jacks--and no modjack is smaller than Molex's 42878 series. With a profile that's $20 \%$ lower than standard topentry jacks, you save space in a wide range of applications. Jack contacts are available in standard 50-microinch gold plating, or economical 15 or 30-microinch thicknesses, and are plated after stamping, eliminating bare edges in critical areas.

##   Top Fitry Moujarad Avilible

Each low-profile top-entry modjack undergoes three functional tests, including on-line hipot testing, to help ensure high reliability. The 42878 series meets FCC 68.5 and UL 1863 requirements. An optional hightemperature $94 \mathrm{~V}-0$ plastic
housing permits through-hole mounting with surface-mount capability, while an optional solderable retention clip provides even more secure mechanical retention to the PC board.

Expand your design opportunities with Molex's new 42878 series low-profile top entry modular jack. Contact Molex for a FREE copy of our Top-Entry Vertical Modular Jack brochure.

Bringing People \& Technology Together, Worldwide ${ }^{\text {SM }}$
$\qquad$

# We not only have a ton of these, 

Intel Flash Memory is shipping in high gear. Our factory capacity is up. Our prices are coming down. And we're leading the industry in flash technology.

The shortage is over. With three flash factories now on line, Intel can support both your immediate and long-term needs. In fact, our sub-micron process

Intel Flash Memory Factory Output

in each factory allows us to provide multiple sources for our flash products to ensure delivery. What's more, our new capacity is so huge, we'll Intel Flash Component Pricing Trend ${ }^{*}$ outsupply all other
 flash manufacturers. Combinedt

We're also growing the market by driving down flash prices, making Intel Flash


## but now you'll also save a ton.

Memory a viable option for virtually any new design. In fact, since Q4 '93, we've dropped prices by as much as 31 percent. And by the end of the year, the volume price for our $120 \mathrm{~ns}, 8 \mathrm{Mb}$ FlashFile ${ }^{\text {Tu }}$ devices will be as low as $\$ 20$.

This is an opportune time to get the design wheels rolling, too. Because you can now purchase one hundred 8 Mb devices for just $\$ 25$ each.

With chips from 256 Kb to 32 Mb , to PCMCIA Flash Cards and ATA Flash Drives, Intel also gives you
by far the broadest, most technologically advanced line of flash products in the industry.

So if you're ready to load up on flash memory, call 1-800-879-4683, ext. 101 for complete information. Because Intel is more than ready to deliver.

## intel.

## New chins give PCs



Photo courtesy Cirrus Logic

If you think video on a
teskttop computer has to mean small images and jerky motion, think again. The latest video chips can fill a PC's entire screen, or any part of it, with smooth, realistic motion.

If you've been unimpressed with PCbased video, it might be time for a second look. The video you've seen so far has probably filled only a fraction of a PC's screen while jerking along at maybe 15 frames/sec, producing an annoying strobelike effect. PC video is dramatically improving, though, thanks to some new video ICs. These chips produce images with the size, the resolution, and the motion quality of television video, the apparent standard of acceptable quality for most people (see box, "TV on a PC").

PC video's quality improvements reflect the innovative merger of video and graphics. For example, dual-port RAMDACs accept both graphics and digital video data and merge the two to make a "video-in-a-window" display. In addition, new video-processor ICs that work with the RAMDACs (or directly with graphics-accelerator chips) provide a computing boost that dramatically improves video's image and motion quality. Some RAMDACs even perform some video processing themselves.

## Easy video upgrades

Dual-port RAMDACs make it especially easy to upgrade a graphics-subsystem design to include video. All you have to do is add a connector for the input of digital video data (for example, from an NTSC decoder or from imagedecompression software or hardware) and replace a conventional RAMDAC with one of the dual-port versions. The dual-port RAMDACs include Video

## TV-qualilty video

## bify Lebs, fellof techilght editor

CacheDACs from Brooktree and MediaDACs from Pixel Semiconductor (a subsidiary of Cirrus Logic). With $135-\mathrm{MHz}$ pixel-clock rates, they can generate $1024 \times 768$-pixel displays with 24 -bit color at high refresh rates.

It takes video processing, though, to make PC video perform up to users' expectations. Without hardware assist, video on even a powerful Pentium-based computer is limited to small images, jerky motion, or both.

Although dual-port RAMDACs contain some video-processing hardware, separate video processors add more. For example, RAMDACs from Brooktree and Pixel can perform color-space conversion (video's YUV format to a graphics system's RGB), and the Brooktree Bt885 (Fig 1) can also perform some video-image resizing, or scaling. Video processors perform these tasks and others, and their scaling is more sophisticated. Companies with recently introduced video processors include ATI Technologies, AuraVision, IBM Microelectronics, Intel, Pixel, S3, Trident, Tseng Labs, VideoLogic, Weitek, and XTechnology (Xtec).

At the most basic level, designs with dual-port RAMDACs use an approach called DAC-attach, in contrast to the memory-attach approach (Fig 2). In a DAC-attach design, a dual-port RAMDAC multiplexes digital video and graphics data to a display device. Multiplexing occurs pixel by pixel, with either a video or a graphics pixel converted to analog, depending on previously speci-
fied overlay coordinates or color keying. (In color keying, video pixels replace a block of graphics pixels that the application has generated in a particular color and denoted as an overlay area.) In memory-attach implementations, video and graphics both connect to the same frame-buffer memory. The Shared Frame Buffer Interface (SFBI), a proprietary implementation by ATI Technologies and Intel, is perhaps the best known of these.

There is no shortage of variations on these schemes, however, with the main goal being a shared frame buffer without memory attachment. This scheme saves the cost of redundant memory but avoids some of the complications of
memory attachment. It requires a graphics processor with a video port, several of which are now-or soon will be-available.

To avoid incompatibilities in PCvideo products, the Video Electronics Standards Association (VESA) has created two specifications that address short- and long-term issues. The VESA Advanced Feature Connector (VAFC) helps add video capability to graphics subsystems by providing a standard interface between video and graphics (Fig 3). The VESA Media Channel, also called VM Channel (VMC), addresses latency requirements for real-time performance and allows the connection of multiple multimedia devices (Fig 4).


Fig 1-Dual-port RAMDACs accept both graphics and digital data and merge the two for display. As shown here in Brooktree's Bt885, they can also perform some video-processing functions.

## PCVideo

VAFC-compatible products-for example, Pixel's CL-PX2085 MediaDAC (Fig 5) -are just now starting to become available; VMC has not yet been fully implemented.

The newly specified VAFC extends the old VGA Feature Connector. The 8bit VGA implementation is suitable for 256 colors on $640 \times 480$-pixel displays, but it is inadequate for higher-resolution and "true-color" displays. VAFC provides a 16 - or 32 -bit data path with 75 - or $150-\mathrm{Mbyte} / \mathrm{sec}$ data transfers, respectively.

Physically, VAFC comprises an 80pin connector and some circuitry for clocks and sync signals. The circuitry is relatively uncomplicated and goes inside a chip-a RAMDAC or a video IC, for example-to create a VAFCcompatible interface. VAFC's main benefits are the ease and the low cost of making graphics designs "video enabled" and compatible with products from numerous companies.

VESA specifies both a "baseline" implementation of VAFC, primarily for compatibility with older graphics designs, and an "extended" implementation, for higher performance. An extended implementation of VAFC requires a dual-port RAMDAC that allows asynchronous input of video and graphics. These devices capture video

(b)

Fig 2-In a DAC-attach video implementation (a), the video and graphics subsystems have separate frame buffers. Video and graphics data merge for display in a special RAMDAC that has separate video and graphics ports. In a memory-attach implementation (b), the video and graphics subsystems connect to a shared frame buffer.
input in a FIFO buffer, decoupling it from the graphics pixel clock. Pixel's CL-PX2085 MediaDAC (with VAFC) is FIFO-based, as are the CL-PX2080 MediaDAC and Brooktree's Bt885 Video CacheDAC (without VAFC).

## Video requirements simplified

Extended VAFC's asynchronous operation frees the input video from


Fig 3-The VESA Advanced Feature Connector (VAFC) provides a standard interface between a video subsystem and a graphics subsystem's dual-port RAMDAC. The 16- or 32-bit VAFC has a much higher bandwidth than the old 8 -bit VGA Feature Connector.
graphics' more stringent resolution requirements, permitting use of video data in any of its various lower-resolution native formats. The video frame buffer thus requires less memory, and the video-input channel requires lower bandwidth. In addition, the video data can enter the RAMDAC at any time, even during the graphics subsystem's blanking intervals.

When low-resolution video merges with higher-resolution graphics, however, the video image requires scaling to a larger size. Otherwise, you would be substituting video data for graphics data pixel by pixel, and the video image would fill only a small part of your display. For example, a $320 \times 240$-pixel small-image format (SIF) image, which is commonly used in PC video, would fill only about $10 \%$ of a $1024 \times 768$-pixel display. More generally, a video image must be scalable up or down to fill as much or as little of a display as a computer user desires.

The new video processors use pixel interpolation for scaling, thus yielding enlarged images that are smooth and natural-looking. In contrast, pixel replication-an earlier and simpler technique-simply duplicates certain pixels in the enlarging process, producing images with a blocky, mosaic-like appearance. Pixel interpolation can't add detail that an original image doesn't have, but modest magnification
yields images that most people find acceptable. Video chips typically provide a maximum of four times greater expansion, although images start to look a little fuzzy after about two and one-half times.
Some limited sealing is possible without a video processor, as in Brooktree's Bt885 Video CacheDAC. The Bt885 performs horizontal upscaling and provides support for vertical upscaling by an external device.
Video processors can also scale down images, shrinking them into less space to fit multiple images on a screen. Pixel's CL-PX2070 video processor, for example, provides four video windows, but some processors allow multiple windows only by overlaying a large video image with a smaller one. Typically, a video processor can scale an image down to $1 / 128$ of its original size.

## Versatile video processors

Other functions performed by video processors may include color-space conversion and dithering. In color-space conversion, video data (usually YUV) becomes graphics data (RGB). Dithering enables the display of image-quality color on systems not designed for


Fig 4-The VESA Media Channel, also called VM Channel, allows video and graphics subsystems to share a frame buffer. It also addresses latency requirements for real-time performance and allows the connection of multiple multimedia devices.
imaging-for example, the display of 24 -bit true color, with a palette of 16 million colors, on a system designed for 8 -bit color, or a palette of 256 colors.

Increasingly, video processing occurs in coprocessor chips that connect directly to graphics chips. IBM

Microelectronics' Video Integration Processor, for example, is implemented in special versions that attach to S3's Vision964 graphics accelerator and to Xtec's AGX016.
In Xtec's alternative shared-framebuffer approach, a special bus con-

## TV on a PC

Television picture quality isn't very good, but we're used to it. We usually watch TV from across a room, and standard TV resolution is fine at that distance. Watching a tabletop TV from 12 ft away is roughly equivalent to looking at a wallet-sized photograph at arm's length. If you replace the photograph with a digital image, you won't need many pixels to represent it.

But most video on PCs, until now, has not measured up even to TV quality. PC-video images have been less detailed-perhaps $320 \times 240$ or only $160 \times 120$ pixels-and we see them up close, where resolution takes on extra importance. You could get around resolution limitations by displaying a very small image-in fact, hardware limitations practically mandated a small image-but that's not satisfactory to most users, either.

What does seem to be satisfactory is plain old TV. In North America, a TV display uses 525 horizontal scan lines, of which 485 have picture content. Resolution within a scan line varies, but it is usually adequate to distinguish at least 300 vertical lines. Distinguishing 2300 lines requires 600 pixels. Thus, a $600 \times 485$-pixel display-or, conveniently, a VGAformat $640 \times 480$ display-provides acceptable resolution for PC video (Ref 1).

Because we see PC-video images up close, we accept smaller images than we would on a TV. For example, a 9-in.
(diagonal) image on a PC, when seen from a typical distance of 2 to 3 ft , corresponds to a $27-\mathrm{in}$. TV viewed from 6 to 9 ft . You can make the image larger on a PC, but then you might perceive a lack of sharpness.

We're not accustomed to jerky motion on a TV, and we don't want it on a PC, either. Anything less than about 30 frames $/ \mathrm{sec}$ produces a flickering effect. We also want realistic color, which, by most accounts, requires 24 bits/pixel for images in RGB format or 16 bits/pixel for YUV format. With fewer bits/pixel, an image loses subtle gradations in color and shading.

The latest video ICs, notably video processors and coprocessors, have the computing power to produce TV-quality images on a PC. They provide the necessary frame rates for realistic motion; they accommodate enough bits/pixel for realistic color. They do fudge a little in making images as large as we want, but the results are usually acceptable.

Video chips must enlarge small images to fill a display space, and they accomplish this task by interpolating between pixels in the input image to produce additional pixels for the output. Typically, they start with a digitized image of $320 \times 240$ pixels (sometimes $160 \times 120$ ) and scale it to $640 \times 480$ or larger. Images that result from 2 -times scaling look fairly good; 4 -times scaling produces rather soft images.

## PCVideo

nects the AGX016 graphics accelerator to the vision coprocessor and, optionally, to additional multimedia coprocessors (Fig 6). Access to the bus, which Xtec calls the AGX bus, is via the AGX016, which contains a bus controller. Bus-arbitration logic eliminates timing difficulties that would otherwise occur when the graphics accelerator and a coprocessor simulta-
neously attempt to access the shared frame buffer. The AGX bus is an open architecture, according to Xtec, and is available to third parties without a licensing fee.

A benefit of the Xtec scheme, according to the company, is that it saves board space and cost. Because it eliminates interconnections between coprocessors and the frame buffer that
must also exist between the graphics chip and the frame buffer, coprocessors can fit in 84-pin packages instead of more expensive 208-pin devices.

Save memory: Share a frame buffer
Another approach that saves cost links Oak Technology's OTI-107 graphics chip with Brooktree's Bt885 Video CacheDAC. The two chips work togeth-

## Manufacturers of products for PC video

For free information on products for PC video, such as those described in this article, circle the appropriate numbers on the postage-paid Information Retrieval Service card or use EDN's Express Request service. When you contact any of the following manufacturers directly, please let them know you read about their products in EDN.

AT\&T Microelectronics
Berkeley Heights, N
(800) 372-2447
(800) 553-2448 in Canada

Circle No. 356
ATI Technologies Inc
Thornhill, ON, Canada
(416) $756-0718$

Circle No. 357
AuraVision
Fremont, CA
(510) $440-7180$

Circle No. 358
Avance Logic
Fremont, CA
(510) 226-9555

Circle No. 359
Brooktree Corp
San Diego, CA
(619) 452.7580

Circle No. 360
C-Cube Microsystems
Milpitas, CA
(408) 944.6300

Circle No. 361
Chips \& Technologies Inc
San Jose, CA
(408) 434.0600

Circle No. 362
Cirrus Logic Inc
Fremont, CA
(510) $623-8300$

Circle №. 363
GEC Plessey Semiconductors
Maidstone, Kent, UK
(793) 518510

Circle No. 364
IBM Microelectronics Inc
Somers, NY
(800) 426-0181

Circle No. 365

## Infotronic SpA

Milan, Italy
(2) $647-2441$

Austin, TX
(512) $345-9646$

Circle No. 366

Integrated Information Technology Inc Santa Clara, CA
(408) 727-1885

Circle No. 367

## Intel Corp

Santa Clara, CA
(408) 765-8080

Circle No. 368
Iterated Systems Inc
Norcross, GA
(404) $840-0310$

Circle No. 369
LSI Logic
Milpitas, CA
(408) 433-8000

Circle No. 370
Matrox Electronics
Systems Ltd
Montreal, PQ, Canada
(514) $685-2630$

Gircle No. 371
Mediamatics Inc
Santa Clara, CA
(408) 496-6360

Circle No. 372
Media Vision
Fremont, CA
(510) $770-8600$

Circle No. 373
Motorola Inc
Tempe, AZ
(602) 897.3615

Circle No. 374
National Semiconductor
Santa Clara, CA
(800) 272-9959

Circle No. 375
NCR Microelectronics
Dayton, OH
(800) $334-5454$

Circle No. 376
Oak Technology Inc
Sunnyvale, CA
(408) 737.0888

Circle No. 377

Orchid Technology
Fremont, CA
(800) $767-2443$

Circle No. 378
Philips Semiconductors
Sunnyvale, CA
(408) 991-2000

Circle No. 379
Pixel Semiconductor Plano, TX
(214) 985-2282

Circle No. 380
SGS-Thomson
Microelectronics
Phoenix, AZ
(602) $867-6259$

Circle No. 381
Sierra Semiconductor
San Jose, CA
(408) 263-9300

Circle No. 382

## S3 Inc

Santa Clara, CA
(408) 980-5400

Circle No. 383

SuperMac Technology Inc
Sunnyvale, CA
(408) $541-6100$

Circle No. 384
Texas Instruments Inc
Dallas, TX
(800) 477-8924, ext 4500

Circle №. 385
Trident Microsystems Inc
Mountain View, CA
(415) 691.9211

Circle No. 386
Tseng Labs
Newtown, PA
(215) $968-0502$

Circle No. 387
Videologic
Cambridge, MA
(617) 494.0530

Circle No. 388

## Weitek Corp

Sunnyvale, CA
(408) $738-8400$

Circle No. 389

## Western Digital

Irvine, CA
(714) 932-5000

Circle No. 390
Xing Technology Corp
Arroyo Grande, CA
(805) 473-0145

Circle No. 391
XTechnology Inc
Santa Clara, CA
(408) $986-5000$

Circle №. 392
For information about technical standards for PC video and multimedia, contact the following organizations.

PCI Special Interest Group
Hillsboro, OR
(503) 696 -6111

Circle No. 393
Video Electronics Standards
Association
San Jose, CA
(408) 435-0333

Circle No. 394

## VOTE . . .

Please also use the Information Retrieval Service card to rate this article (circle one):
High Interest 589
Medium Interest 590
Low Interest 591

## Super Circle Number

For more information on PC-video products available from all of the vendors listed in this box, you need only circle one number on the postagepaid reader service card.

Circle No. 395

## EDN-SpECIAI REPORT

er with a single frame buffer that holds both graphics and video data in only 1 Mbyte of memory. Yet, the graphics and video data are separate; one type does not destructively overlay the other.

The key to this implementation is in the storing of video data in an unused part of the memory. The frame buffer for an 8 -bit ( 256 -color), $1024 \times 768$-pixel graphics subsystem requires only $75 \%$ of the 1 Mbyte of memory found on lowcost VGA boards. The remaining $25 \%$ holds two 16 -bit, $320 \times 240$-pixel windows of video data stored in YUV format, and, because YUV doesn't replicate luminance information as RGB does, the displayed video images are equivalent to 24 -bit RGB true color. The Bt885 converts the video to RGB as it goes to the display.

No matter how video and graphics data merge, a larger problem involves additional multimedia data, such as audio. Ultimately, then, different types of data need to move around in a system at very high rates. For these high-bandwidth transfers, a multimedia bus is necessary.

Two buses are competing to handle multimedia data-the VMC and a form of the Peripheral Component Interconnect (PCI) bus. The PCI implementation is a secondary bus, created atop a regular PCI bus with a PCI-to-PCI bridge chip. The purpose of both VMC and the secondary PCI bus is to handle only multimedia devices; they're distinct from the VESA-local (VL) and PCI-local buses that computers use to connect other types of peripheral devices.

## Multimedia bus needed

Although the VL bus and a primary PCI bus have the necessary bandwidth for multimedia data, they do not specifically address multimedia's stringent latency requirements. VMC is designed for multimedia problems, such as synchronizing video with audio. PCI is not, but its backers say that a dedicated, secondary PCI bus can handle multimedia just fine. In any case, neither VMC nor PCI is yet ready for multimedia, although many of the pieces are in place.

VMC is a better technical solution than PCI, say some PC-video marketers, but that doesn't necessarily guarantee


Fig 5-Chips that are compatible with the VESA Advanced Feature Connector (VAFC), such as this CL-PX2085 MediaDAC from Pixel Semiconductor, provide a standard link to other components.


Fig 6-A special bus in Xtec's AGX016 graphics accelerator lets a video subsystem share the graphics frame buffer via the graphics chip. This approach avoids the replication of frame-buffer connections in a memory-attach implementation, thus allowing use of an 84pin video processor instead of a more typical 208 -pin device.
its success. With the powerful backing of Intel, PCI's creator, a secondary PCI bus could yet prevail.

EDN

## References

1. Plamondon, Robert and Saul Altabet, "Video Power White Paper," Weitek Corp, Sunnyvale, CA, 1993.
2. Yassaie, Hossein and Michael Eskin, "VESA Advanced Video Interface Committee (VAVI) Standard Proposals," Video Electronics Standards Association, San Jose, CA, 1993.
3. Myers, Ben, "Future Trends in the

Computer Graphics Industry: the Next Wave of Graphics Hardware and Software," Matrox Electronics Systems Ltd, Montreal, PQ, Canada, 1993.
4. Legg, Gary, "PCI local bus gathers momentum," EDN, February 3, 1994, pg 25.

You can reach Senior Technical Editor Gary Legg at (617) 558-4404; fax (617) 558-4470.

Article Interest Quotient
(Circle One)
High 589 Medium 590 Low 591

## 1RELESS

DESIGN SOLUTIONS

## Now, You Can Design

## Focusing On The Issues

## Portable Communications Products

With the demand for integrated data, graphics, voice and video transmission capabilities, designing products for the subscriber side of wireless will require IC-level products with wide data bandwidths, low power, CODEC capobilities and exiremely high on-chip integration. And because of user location and wireless infrastructure limitations, satellite uplink capabilifies will be required.

## Infrastructure

As the number of wireless users continues to grow, so also will the demand for seamless communications capabilities regardless of user location. This may require the development of multiple close-range microcells $\mathrm{<}$ <a few hundred meters) deployed around fast and flexible macrocell base stations. These base stations will need a great deal of computing power, bandwidth and soffware-driven intelligence.

## Distribution

In 1993, the U.S. FCC allocated portions of the 2 GHz and 900 MHz bands of the electromagnetic spectrum for PCS and narrowband PCS respectively. As spectrum allocation and usage continues, users will benefit from new, lower-cost services.


# Across The Spectrum. 

Wireless technology is permeating business and personal communications globally, driving portable product size and performance to totally new levels.

For OEMs, this means designing products that can operate across the spectrum. It means integrating more functions into single-chip solutions so that more features and applications can be designed into smaller and lower-power end products.

Mitsubishi has already begun RF integration onto single-chip GaAs MMICs for PCS applications, replacing 10 to 12 discrete components with a single, 3.4 V transmitter device. We developed battery recharge ICs with 10-bit A/D accuracy and on-chip DSP; PLLs with on-board prescalers;
 .10 iller on chip.
For microcell base station applications,
Mitsubishi has integrated a laser diode, transmitter, receiver and support circuitry into a single, plug-and-play transceiver device.

Mitsubishi has also addressed the single-chip challenge by developing synchrotron-based production facilities to drive submicron silicon technology to the $0.25 \mu \mathrm{~m}$ level and lower.

For more information on the wide range of Mitsubishi products for wireless, and to receive a free wall chart, Guide to ICs and Components for Wireless Applications, call 1-(800)-886-4088

RF \& Microwave Devices 3.3V DRAMs with enhanced power management for "green" projects


Mitsubishi MCU with on-board dot matrix LCD controller


Smart battery recharge ICs

PCMCIA/JEDEC standard and custom memory cards

CIRCLE NO. 48

## How to stay out of the rough in surface mount technology.



## 1111



Surface mount interconnects are a whole new game in technology. And as in most new games, a little help from the pros makes life easier. Each surface mount application presents its own problems requiring a unique solution. Our experience in design and manufacturing can help guide you through the options, giving you a clearer understanding of what you can (and can't) do to integrate surface mount interconnects into existing or new products.
We'll show you the variations in form you can choose from - from through-hole compatibles to new, ultra-fine-pitch SMT products. We'll make sure the contact configuration and foot design you choose are right for the physical requirements of your system. We'll help determine optimum holddown type,
based on how your product will be assembled and used. And we'll show you how the right combination can answer design needs and fit successfully into production. We offer the manufacturing technology you need, too: our products are designed for either automated pick-and-place or robotic application. They're available in tape and reel packages (including EIA-481), tubes, and trays to meet manufacturing requirements. In fact, the packaging, tooling, and feeder modules we offer can all be tailored to your unique assembly environment.

Want more help? We'll also move you ahead in your design efforts, keep you up-to-the-minute on new advances, and simplify your design process. Full technical information, catalog sheets, and 2 D and 3 D models of many product lines are available in CDROM format to shorten your design cycle.

# The right $\mu \mathrm{P}$ simplifies using induction motors to propel electric cars 

Jeff Baum and Ken Berringer, Motorola Inc

## Induction motors are inexpensive and reli-

 able. Controlled by an appropriate $\mu P$, a PWM inverter powered by a single battery can generate waveforms that appear to such motors as the 3-phase, variable-voltage, variable-frequency sine waves they need for speed controlIn electric vehicles (EVs), ac induction motors can provide variable speed at low cost. The most common method for controlling induction motors uses a 3 -phase ac voltage-source inverter with sine-wave PWM. Because the motor's speed and acceleration depend on amplitude as well as frequency, the inverter must produce sine waves of variable voltage and frequency. A single microcontroller can provide control functions while generating PWM waveforms in which the modulation is sinusoidal.

Motorola's MC68332 (332) is particularly well-suited to controlling induction motors. The 332 is built around the CPU 32, a 32-bit core whose instruction set is almost identical to the MC68020's. A new table-look-up-and-interpolation (TBL) instruction, performs linear interpolation between points in a look-up table. You can use TBL to generate very precise sine waves from a relatively small table.

The 332 also contains a time-processor unit (TPU), a dedicated microcoded processor that handles time-related tasks. One of its microcoded primitives, synchronous PWM (SPWM), generates three PWM waveforms for the induction motor. These waveforms have the same period, independently varying pulse widths, and well-controlled time relationships among phases.

The TPU limits the minimum and maximum pulse widths, the minimum offset between waveforms, the worst-case latency, and the update coherency. This article describes an algorithm for generating sine waves of variable voltage and frequency by lowpass filtering or integrating a rectangular

[^0]"pulse" waveform produced by switching a fixed-voltage dc source on and off. The CPU handles all calculations and periodically updates the TPU output waveforms. This article also presents relationships among such algorithm parameters as PWM frequency and sine-wave voltage resolution.

## EVs-a 100-year history

Early EVs used dc motors and SCR choppers to control motor speed. Both the motors and the control circuits limited EV performance. Brush arcing limits the speed range of brushed dc motors, requiring the use of a transmission with its associated losses. Many EVs have used series- or shuntwound motors, which require complex excitation circuits to allow regenerative braking.

Brushless, permanent-magnet dc motors are used in many low-power applications. Electric vehicles might use large brushless dc motors, but such motors would likely be larger and heavier than induction motors of comparable horsepower. Also, the cost of the perma-


Fig 1-You control the speed of an ac motor by controlling the ac power frequency. At low frequencies, you must reduce the applied voltage. Once the voltage reaches the system limit, applying higher frequencies makes the motor turn even faster-provided that it can withstand the higher speeds. In this mode, represented by the horizontal portion of the curve, the motor can deliver the same power at all speeds.
nent magnets makes brushless dc motors more expensive.
A variety of applications have employed 3-phase ac induction motors for many years. They are readily available in a wide range of sizes from $1 / 4$ to more than 1000 hp . In the 1960s, the advent of large bipolar power transistors made it possible to build variable-speed systems using conventional induction motors. Complexity and cost limited these drives to industrial applications whose need for variable speed was acute. Also, the low switching speeds of the larger power semiconductors limited the drives' operating frequencies to the audible range. Although the audible noise of a large vari-able-speed drive might be acceptable in a noisy industrial environment, it is undesirable in a consumer vehicle.

Because of their low switching frequency and abrupt switching, SCR choppers produce large amounts of acoustic and electrical noise. Conventional bipolar devices run at higher frequencies ( 5 kHz ) but still operate within the audible range. The recent development of high-speed insulatedgate bipolar transistors (IGBTs) allows large variable-speed drives to operate at 20 kHz . This is a substantial improvement over drives built from conventional bipolar devices.

## The EV market is about to explode

EVs provide a potentially large consumer market for vari-able-speed induction-motor drives. The California legislature has mandated the production of EVs by 1998. Although the exact configurations of motor type, transaxle, and battery voltage are still subject to much debate, other requirements are quite clear. A practical EV will have an inverter or inverters capable of supplying 50 to 100 kW at high switching frequencies. The most promising approach is a highspeed ac induction motor and a 3-phase IGBT inverter.

Induction motors normally operate from three nearly sinusoidal voltages, $120^{\circ}$ apart. Originally, these motors


Fig 2-Conceptually, you can create sinusoidal PWM by connecting the ungrounded end of a ground-referenced load to one of two equal-magnitude, opposite-polarity supplies whenever a carrier's instantaneous voltage exceeds the modulating sine wave's instantaneous voltage.
operated at constant frequencies and voltages (for example, 60 Hz and 230 V ac). Induction motors are not synchronous machines; they run at less than synchronous speeds. The difference (in effect, the slip frequency) depends on the load and the applied voltage. Induction motors are relatively inexpensive to manufacture. The rotor, a copper squirrel cage within laminations, does not require expensive permanent magnets. Because 3 -phase induction motors deliver constant, nonpulsating power and present a balanced inductive load to the power source, they are ideal for transmitting large amounts of power.

To run an induction motor at variable speeds, you must vary the sine-wave frequency. To keep the motor's magnetic structures from saturating, which would reduce efficiency and could allow destructively large currents, you must also vary the applied voltage. Two common methods of controlling the motor speed are constant voltage-over-frequency control (constant V/F) and closed-loop, or vector, control.

Vector control has many advantages for EV applications: It uses a current-feedback loop that limits motor currents and protects the power devices. A closed-loop speed control can provide a controlled acceleration profile. In fact, you can program a closed-loop system to make an EV "feel" exactly like an internal-combustion vehicle, with all of its idiosyncrasies. Nevertheless, because of the complexity of vector control, the rest of this article deals only with simpler control methods. The principles of sine-wave generation also apply to vector control based on algorithms in which voltage and frequency are outputs.
The simplest form of ac-motor speed control is open-loop constant V/F. A conventional ac motor is usually rated at a specific voltage and frequency, such as 230 V ac and 60 Hz . If you hold the voltage-to-frequency ratio constant, the motor produces a constant maximum torque. For example, if you operate a $230 \mathrm{~V} 60-\mathrm{Hz}$ ac motor at 115 V ac and 30 Hz , it produces the same torque at about half the speed. Because it functions open loop without any speed feedback, this system allows slip. Usually the slip frequency is fairly low, allowing the use of open-loop control in many variable-speed applications. If the load torque is a well-defined function of speed, you can characterize the actual motor speed as a function of the applied voltage and frequency.

To improve the speed range, many constant-V/F controllers also operate in a constant-power region. Even when the output voltage reaches the system's maximum, the frequency can increase further. Because the voltage doesn't increase, the maximum torque decreases, and the maximum output power remains constant. Thus, a motor can produce half as much torque at twice the speed. Fig 1 shows a plot of voltage and frequency for a constant-V/F controller with a constant-power region. This curve characterizes a motor rated at $3 / 4 \mathrm{hp}$ and 1800 rpm , at a nominal line voltage of 230 V ac and 60 Hz . You must not operate conventional ac induction motors beyond their rated speed unless you are sure that they can sustain the higher speeds without damage to their rotors or bearings. Motors for high-speed operation are often smaller and less expensive than conventional motors. Therefore, EVs that use small high-speed motors can be smaller, lighter, and less expensive than vehicles that use conventional motors.

## CONTROLLING AC-MOTOR SPEED

Today, the most common ac-motor inverter is a hardswitched, 3 -phase PWM circuit. PWM drives apply a train of fixed-amplitude, high-voltage, high-frequency pulses to the motor and vary the duty cycle, or pulse-high time. The average voltage over each cycle is then the peak-to-peak voltage times the duty cycle. A variable-voltage, variable-frequency sine wave pulse-width modulates the duty of each phase. This simple principle allows a fixed-voltage power supply to generate variable-frequency, variable-amplitude, 3 -phase sine waves.

The actual voltage applied to the motor is a constantly changing train of pulses. The motor currents are nearly sinusoidal, however, because the motor's inductance and back EMF limit the high-frequency ripple current. In effect, the motor inductance integrates the applied voltage minus the motor's back EMF. As a result, even though the applied voltage contains a large high-frequency component, the motor dissipates little high-frequency power.

$$
\begin{gathered}
\mathrm{V}=\mathrm{L} \cdot \mathrm{dI} / \mathrm{dt} \\
\mathrm{I}=(1 / \mathrm{L}) \mathrm{S}(\mathrm{~V}-\mathrm{EMF}) \mathrm{dt} .
\end{gathered}
$$

Integrating over one PWM period produces the high-frequency ripple current. The motor resistance also has some effect on the motor current, especially at low speeds.
It is easiest to envision a system using a bipolar power supply and motor windings grounded at one end. In other words, you can visualize the supply as producing equal positive and negative voltages and the inverter as connecting the winding's ungrounded end to the positive supply, the negative supply, or neither. In fact, the battery voltage is unipolar, and the motor's 3 -phase windings are usually "delta" connected. That is, each inverter drives one end of two windings. At any instant, a winding is connected in one of four ways: a) both ends at $\mathrm{V}_{\mathrm{C}}$, the supply voltage-no current flows; b) both ends at ground-no current; c) end A at $\mathrm{V}_{\mathrm{C}}$ and end B grounded-current flows from A to B ; or d) end B at $\mathrm{V}_{\mathrm{C}}$ and end A grounded-current flows from B to A.

You can best understand the generation of sine-wave PWM waveforms by superimposing a sine-wave signal on a triangle or sawtooth carrier. When the carrier's amplitude is higher than the sine wave's instantaneous value, the output level is high, as Fig 2 illustrates.

You can use analog methods to generate PWM waveforms by using a variable-frequency sine-wave oscillator, a fixedfrequency carrier-wave oscillator, an analog multiplier, and a comparator.

## $\mu \mathrm{P}$ directly implements PWM

An EV motor-drive waveform generator should accurately control speed by providing a high-resolution approximation of 3 -phase sine waves and by smoothly varying the sinewave voltage and frequency. A more elegant approach than the preceding scheme eliminates the analog sine wave by performing all calculations in the discrete-time domain. This approach provides the most accurate control over the effective sine-wave amplitude and frequency. A single microprocessor generates all three PWM signals and provides control functions, communications, and a user interface. This article describes an ac drive system that uses Motorola's MC68332 microcontroller ( $\mu \mathrm{C}$ ).


Fig 3-This diagram illustrates the algorithm the authors used to implement sinusoidal PWM in a system based on the 32-bit MC68332.

A $\mu \mathrm{C}$ can produce logic-level pulses; by varying the duty cycle of a square wave, a $\mu \mathrm{C}$ can implement pulse-width modulation. In a typical 8-bit $\mu \mathrm{C}$ such as Motorola's MC68HC11, interrupt-driven or polling schemes cause logic-level transitions on a given output pin that produce PWM waveforms having a specific pulse width and period. On the occurrence of a predetermined timer-match condition, the pin state makes the appropriate transition, and the CPU calculates the next low-high and high-low transition times. This waveformgeneration method requires CPU overhead to create each of the desired signal's rising and falling edges. Because ac induction-motor control requires three PWM signals, this technique imposes a service time that severely limits the maximum PWM frequency a $\mu \mathrm{C}$ can produce. Such software latency is highly undesirable because it results in PWM frequencies within the audible range.

The 68332's modular 32-bit architecture includes intelligent on-chip peripheral subsystems. For motor-drive systems, this $\mu$ C's critical features are the TPU, the TBL instruction, and the ability to operate at 16.78 MHz .

The TPU has 16 channels, TP0 through TP15, which operate independently of each other. Any channel can perform any of the TPU's time functions. The TPU also contains microcoded primitives for performing complex time-related functions, such as motor control and pulse-width modulation. Once the CPU writes the necessary parameters for a timefunction algorithm to a TPU channel, the TPU runs
autonomously. It requires CPU intervention only to alter previously written parameters.

For the PWM example above, once you assign the desired high time, period, and reference addresses to a TPU channel's parameter block, the corresponding pin for that channel outputs the desired waveform. To perform PWM, you can have the TPU interrupt the CPU and have it calculate and write a new high time (that is, pulse width) to a particular parameter block. Most $\mu \mathrm{Cs}$ require a CPU interrupt for each PWM-signal logic transition. In contrast, the TPU calculates all of the rising and falling transition times and affects the output pin accordingly without CPU intervention. It requires CPU overhead only to alter the current duty cycle (that is, to write new high times). Besides avoiding interrupt and polling latencies, the TPU offers greater speed because its primitives are implemented in microcode. In addition, the 68332 's $16.78-\mathrm{MHz}$ system clock provides $240-\mathrm{nsec}$ timing resolution. This resolution is twice that of the HC11's gener-al-purpose timer. A subsequent section discusses the effects of this timing resolution.
The TBL instruction works with signed (TBLS) or unsigned (TBLU) data. This instruction lets you use a data table of up to 257 points and get 65,536 values of the function represented by the data points. In other words, the instruction performs an 8-bit table look-up and an 8-bit interpolation between consecutive data entries.

## TPU performs timing-related tasks

Five TPU channels implement this sine-wave-generation algorithm. A single channel producing a $50 \%$-duty-cycle square wave with a period of $50 \mu \mathrm{sec}(20 \mathrm{kHz})$ acts as a master timing channel. Each sample of the resultant sine waves has a finite duration before the next sample is produced. The master channel controls the sine-sample update rate and aligns the other TPU channels' signal timing. Another channel uses the input-transition counter (ITC) primitive. This channel counts the rising logic-level transitions at its input pin and, with the master timing channel, provides the means for updating the sine-wave samples at designated intervals.

Three TPU channels execute the SPWM primitive. This TPU protocol allows specified timing relationships among PWM channels. Among its benefits, synchronizing each PWM waveform to the master channel allows coherent updating of PWM parameters. Each TPU channel implements the overall sine-wave-generation motor-control algorithm.

Originally, we chose to have 21 samples represent a sinewave cycle. Each sample of the sine function translates into a particular high time for the PWM waveforms. The following equations determine the pulse widths (high times) for each of the three PWM phases.

PWMA $=((\mathrm{V} \cdot \sin \theta+1) / 2) \cdot \mathrm{PER}$, PWMB $=\left(\left(\mathrm{V} \cdot \sin \left(\Theta+240^{\circ}\right)+1\right) / 2\right) \cdot \mathrm{PER}$, $\operatorname{PWMC}=\left(\left(\mathrm{V} \cdot \sin \left(\Theta+120^{\circ}\right)+1\right) / 2\right) \cdot \mathrm{PER}$,


Fig 4-Although the actual PWM voltage waveforms scarcely resemble sine waves, the current that flows in the motor windings is nearly sinusoidal because the inductance and back EMF of the motor windings filter out the high-frequency components. If you simulate this effect by integrating or lowpass filtering the PWM signals, you obtain these near-perfect 3 -phase sine waves.
where: V is the voltage amplitude of the sine wave, $\theta$ is the angle of the sine function, PER is the period of the PWM waveforms.
Expanding the expressions above shows that two terms are summed to provide the desired pulse widths. One term provides a constant $50 \%$ duty cycle (that is, PER/2); the other can vary at most from a -50 to a $+50 \%$ duty cycle (restricted by voltage, V). The second term accounts for the desired phase relationship and provides amplitude modulation of the sine wave via voltage multiplication. This technique achieves duty cycles of 0 to $100 \%$.

For a fixed number of 21 samples per sine-wave cycle,

$$
\Theta=\mathrm{i}\left(360^{\circ} / 21\right),
$$

where $\mathrm{i}=0,1,2,3, \ldots 20$.
The $\mu \mathrm{C}$ stores the 21 values of the sine function as data in a look-up table (LUT). The rate of stepping through the LUT and of computing new pulse-width values determines the resulting sine-wave frequency. The algorithm sine-wave modulates the high times of the three PWM signals that drive the transistor bridges. The motor integrates the voltages to produce sine-wave currents.

We have modified this simple method to better drive the motor over the desired voltage and frequency range. The ability to vary the number of samples per sine cycle, to update all PWM parameters coherently, and to use a simple interface for speed control are some of the enhancements to the algorithm.
Because $\mu \mathrm{Cs}$ operate in the digital domain, they must construct sine waves from discrete values. Thus, a $\mu \mathrm{C}$ produces a staircase approximation of a sinusoid. As a result, you must consider the effect of sample duration, or step size, on motor performance.


Fig 5-The motor drive has five major sections: the ac power-line interface (a), a power supply (b), miscellaneous circuits (c), a dead-time circuit for each phase (d), and a gate-drive circuit for each phase (e). This demonstration implementation is powered from the single-phase $60-\mathrm{Hz}$ ac line. In a real EV, sections (a) and (b) would change somewhat to incorporate the large battery and the associated charger.

The simple algorithm uses a constant number of samples (21) per sine cycle and varies the duration of each step to create sine waves of different frequencies. To produce the lowest frequency, the $\mu \mathrm{C}$ had to produce 21 steps per cycle, each approximately 48 msec wide. Producing the highest frequency requires $400-\mu$ sec-wide steps. One rule of thumb requires that the step size be less than or equal to half of the motor's stator time constant. As estimated from the inductance of the motor, the stator time constant is $500 \mu \mathrm{sec}$. Therefore, the step size should not exceed 250 $\mu s e c$. Even for the best-case example above ( $400 \mu \mathrm{sec}$ for a sine frequency of 120 Hz ), the 21-sample method does not result in efficient motor control.

To produce the frequencies of interest using a constant number of samples and an acceptable step size, you would need a data table of at least 4000 values. Not only does this approach demand an undesirable LUT length, it may not work for producing a frequency of 120 Hz , which would require $40002-\mu$ sec steps.

A more desirable approach to sine-wave frequency control is to use a constant step duration of $250 \mu \mathrm{sec}$ or less and to vary the number of samples that represent the sine wave. You can implement a frequency-dependent number of sine samples by using a different-length LUT for each sine frequency. For frequencies at $1-\mathrm{Hz}$ increments (over the range of 1 to 120 Hz ), you would need 120 LUTs with lengths ranging from 33 to 4000 values. Obviously, this would waste memory and require tedious data entry. An alternative is to use a single LUT of reasonable length ( 257 values or less) with the 332's TBLS instruction.

The argument of the TBLS instruction is a word-size operand in which the upper byte is a pointer to an entry in the LUT and the lower byte determines how far to interpolate between pairs of entries. By clever manipulation of the TBLS operand, you can create virtual LUTs of varying size from a single fixed-length data table.

## Now, let's make (sine) waves

The code developed for this task consists of a main program that initializes some parameters, branches to two subroutines that configure the TPU and queued-serial-module (QSM) subsystems of the 332, and loads the interrupt vectors for the ITC and serial-communications interface (SCI) inter-rupt-service routines (ISRs). This sine-wave-generation scheme is interrupt driven. As mentioned, the master timing channel outputs a $20-\mathrm{kHz}$ square wave. This channel serves as the input to another TPU channel, initialized as an inputtransition counter that generates a CPU interrupt after every fifth timing-channel rising edge.

Because the timing channel has a $50-\mu$ sec period, ITC interrupts occur at $250-\mu \mathrm{sec}$ intervals ( $1 / 2$ the stator time constant). Each time the interrupt is serviced, the CPU writes a new


Fig 6-Much of the circuitry of the demonstration 3-phase, variable-voltage, variable-frequency PWM inverter fits on this medium-sized pc board.
high time to the three SPWM outputs. By making the CPU-provided high times be values of a sine function, you can produce a sinemodulated PWM signal. Thus, the ITC ISR and the sine-function LUT are the heart of this algorithm. Producing three such PWM waveforms, each shifted by $120^{\circ}$ relative to the others, produces 3 -phase power.

On entering the ISR, the CPU writes the three phase-high times calculated during the previous ITC interrupt service to the appropriate TPU PWM channels. The ISR's calculations implement the equations in the initial-algorithm section above. The flow chart in Fig 3 illustrates the duty-cycle computations that produce sine-modulated PWM waveforms. The entries in the LUT are 256 scaled values of the sine function. The numbers are scaled by 1024 so that all operations can use integer arithmetic. The actual table values have been halved to satisfy the pulse-width equations while avoiding an extra division operation in the ISR. You can download a complete source-code listing from either the $E D N$ or Motorola bulletin-board system.
Fig 4 shows a set of 3 -phase sine waves generated for a desired speed of 3600 rpm . These signals are indeed at full voltage and 120 Hz , as the speed characteristic of Fig 1 predicts. You can observe high-quality sine-wave voltages through direct integration (that is, lowpass filtering) of the SPWM outputs. A simple user interface demonstrates speed control. A user varies the voltage and frequency of the sine waves by specifying " f " for faster or " s " for slower. The protocol displays the demonstration motor's correct speed (in revolutions per minute) on the screen. The sine-wave frequency changes occur smoothly, without abrupt voltage changes.
Hardware provides ac-motor control. First, a single phase was tested with the $\mu \mathrm{C}$ and an inductive load. A complete 3phase inverter was then built for demonstration purposes (Fig 5). Most of it resides on one pe board (Fig 6). The single-phase $60-\mathrm{Hz}$ ac line powers this version. In a real EV, the inverter would, of course, include a large battery and a charger.
Although the circuit accurately generates high-resolution 3 -phase sine waves, it has several limitations. The TPU microcode service time imposes a constraint on the minimum and maximum pulse widths the SPWM primitive can produce. Approximately 1900 and 1300 nsec were the minimum high and low times, respectively. This limits the maximum duty cycle to approximately $94 \%$. To prevent the possibility of inaccurate high times, which could occur as a result of TPU latency, each SPWM TPU channel is offset from the previous channel by $2.4 \mu \mathrm{sec}$.

The PWM frequency determines the voltage resolution of the sine waves. For a $20-\mathrm{kHz}$ PWM frequency, the period is $50 \mu \mathrm{sec}$, or 210 counts of the TPU time base ( $240 \mathrm{nsec} /$ count). Because the PWM duty cycle corresponds to sine-wave voltage amplitude, the voltage resolution is limited to 210 levels. Thus, the voltage resolution is approximately $0.5 \%$ of the full-

## EDN-Desien Feature

## CONTROLIING AC-MOTOR SPEED

scale voltage. Higher resolution would provide better lowlevel sine waves at very low motor speeds. However, to take advantage of the higher resolution, the bandwidth of the entire inverter must be higher than 4 MHz .

You can use custom microcode to implement future improvements to the sine-wave algorithm. Using two adjacent channels per phase allows updating the rising edge before the occurrence of the falling edge and vice versa. This will permit minimum high and low times of 240 nsec (one timer count). You can also use microcode to center the pulses with respect to each other. This would allow further reduction of the high-frequency ripple current, an important consideration with low-inductance motors. You can implement coherent updating of all TPU variables in microcode, as well.
With the simple user interface and open-loop control you can quickly get a system up and running. A large motor for an EV requires a current loop to protect the power devices and the motor from destructive currents. To provide smooth response, you should use a position encoder and control loop. Vector control would optimize the flux vectors inside the motor, resulting in the highest possible efficiency.

EDN

## Acknowledgment

We would like to thank Dr Allan Plunkett, AC Drives Technology, for his contributions to the final algorithm. His inputs were essential for a thorough understanding of the details involved in sine-wave PWM generation. We wish to extend out
gratitude to Peter Pinewski, Motorola Semiconductor Products Sector, for his assistance throughout the development of the MC68332 code.

## Authors' biographies



Jeff Baum holds a BSEE from the University of Illinois, Urbana, and an MSEE from the University of Arizona, Tucson. He is a systems engineer with Motorola's semiconductor product sector in Phoenix, AZ, where he has worked for more than five years. He has helped to develop solid-state power modules, embedded microcontrollers, and solid-state sensors. His hobbies include hiking and mountain biking.


Ken Berringer, who holds a BSEE from the University of Florida, Gainseville, has also worked for Motorola's semiconductor product sector in Phoenix for more than five years. His title is Senior System Engineer. Berringer's duties involve the design of motor-control circuits and intelligent power modules. His leisure activities include playing the guitar, running, and swimming.

Article Interest Quotient (Circle One)
High 585 Medium 586 Low 587

## Modular Keyboard Solutions <br> 



RK 90 short-travel keyboard with NEMA 13 sealing


RF 15/19 flat-panel switch and indicator modules


CIRCLE NO. 64

Industrial Electronic Engineers, Inc. has joined forces with Rafi $\mathrm{GmbH} \& \mathrm{Co}$. to provide a unique modular approach to high performance data entry keyboards.
Our Keyboard Team offers a wide range of modular switches and keyboards with excellent design flexibility, high quality construction and reliability. We can provide cost-effective custom panels and keyboard assemblies based on standard switch modules and indicators. Whether you need sealed full-travel data entry type keyboards or rugged flat panel assemblies with selective illumination and interchangeable legends, we have the solutions.
IEE also provides completely integrated data entry and display assemblies utilizing our full line of standard flat panel displays. IEE is a company uniquely qualified to satisfy all of your man-machine interface needs. For catalogs or further details please call, fax or write to us.


INDUSTRIAL ELECTRONIC ENGINEERS, INC. 7740 Lemona Avenue
Van Nuys, California 91409-9234
Tel (818) 787-0311 Ext. 418 • Fax (818) 901-9046

Superior
on-resistance at 4.5 V .
At a minimum of
30 milliohm $\mathrm{R}_{\mathrm{DS}}$ (oN) at
$4.5 \mathrm{~V} \mathrm{~V}_{\mathrm{GS}}$, our new family of
N -and P-channel MOSFETs
features superior on-
resistance. And that leads to

## THE PATH OF

 LEAST RESISTANCE.
significant power savings in low-voltage designs. The
industry's only true logic-
level, surface-mount power
MOSFETs also give you
higher drain current output
and very high cell density.
They're ideal for battery-
powered applications,
including notebook computers
and mass storage systems.


To find the MOSFET that
best fits your needs,
call 1-800-272-9959
for a free S0-8 Power Manage-
ment Design Selection Guide.
And lower your resistance
to switching at 4.5 V .

## All This.




## For This. \$4.30

## The LTC1257. Complete 12-Bit Serial SO-8 DAC.

Using a 12 -bit DAC is now easier than ever! The new LTC1257 is a complete 12-bit DAC in a very small 8 -pin SO package. No external components are needed. And the price may be the easiest thing of all! Included is an output buffer amplifier, a 2.048 V voltage reference and an easy to use cascadable three-wire serial interface.

The power supply current is a very low $350 \mu \mathrm{~A}$ typ. when using a 5 V supply. Excellent differential non-lin-earity-less than $1 / 2$ LSB-guarantees monotonicity and makes the LTC1257 ideal for control and adjustment applications. And you get flexibility-the single supply voltage can go from 4.75 to 15.75 volts and you
can override the internal reference to extend the output range as high as $0-12$ volts.

The DAC's small size and low power consumption make it ideal for battery powered systems. And with the cascadable serial interface, applications using multiple DACs are a breeze. So if you want to reduce your system cost and complexity, the LTC1257 is a natural choice. Parts are available in 8-pin SO packages or 8-pin DIP. Pricing in 1000 -up quantities starts at $\$ 4.30$. For more details, contact Linear Technology Corporation, 1630 McCarthy Blvd., Milpitas, CA 95035/408-432-1900. For literature only, call 1-800-4-LINEAR.

# PLDs implement delay lines 

Trevor J Preston, Astromed, Cambridge, England

PLDs such as the Altera MAX5000 family can easily generate asynchronous delays and pulses with an edge-toedge timing resolution of 8 nsec . Newer families can go even faster. The devel-opment-system simulator allows you to quickly and accurately design and predict the timing of the required delay patterns. However, you must be careful when chaining logic together to generate longer delays because the logic synthesizer can sometimes synthesize out gates and produce delays much shorter than you expect. Fig 1's schematic for an EPM5016 device illustrates the principles of generating a range of delays; Fig 2 shows the simulator's output.

The delay equals the sum of the following: input-pad-and-buffer delay, the output-pad-and-buffer delay, and the logic-array delay. (Even when no logic is used, the signal must pass through the logic array.) For large MAX devices, there may also be a program-mable-interconnect delay. Depending on the speed of the device, this mini-


Fig 2-Chaining no (DELAY_0), one (DELAY_1), and two inverters (DELAY_2) together produces the same delay because the synthesizer automatically reduces redundant logic. Using macrocells instead of inverters produces longer delay times.


Fig 1-Chaining fogether PLD blocks produces varying delays, but you must take steps to outsmart the development-system simulator, which automatically removes redundant logic.
mum delay can range from 15 to 20 nsec . The shortest delay possible occurs when an input pin connects directly to an output pin, as in DELAY_0. DELAY_1 includes a single inverter in its path. Although DELAY_2 chains two inverters in the attempt to lengthen the delay time, the resultant signal in Fig 2 has no additional delay. The logic synthesizer has cleverly synthesized out the redundant logic to produce a signal identical to DELAY_0 and DELAY_1, and the delay remains unchanged.
To produce additional delay, you have to force the synthesizer to use an additional logic block by including two macrocells (MCELLs), the result of which is signal DELAY_3. The Maxplus compiler never synthesizes a macrocell out of the circuit. Even so, the synthesizer is clever enough to synthesize out the two inverters in DELAY_4's path if it detects redundant logic embracing a macrocell. DELAY_5 shows the delay of three logic blocks plus the I/O delay, DELAY_6 shows the delay produced by a positive edge-triggered monostable, and DELAY_7 results from a positive and negative edge-triggered monostable. EDN BBS /DI_SIG \#1387 EDN

## EDN-Desien Ideas

## DAC and $\mu \mathbf{P}$ implement hardware window generator

Sergey Velichko, Extended Systems, Boise, ID

A typical DSP system first converts an analog signal to digital, then performs windowing, and finally does a fast-Fouri-

## Listing 1-Hamming window digital-codes

```
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
ham -Hamming window
hamming-array for Hamming window digital codes,
n -window length
maxN -maximum DAC digital code (for 12-bit DAC
    maxN}=4095
void ham(unsigned int *hamming, int n, unsigned int maxN)
{
int i;
double factor;
factor = 8.0*atan(1.0)/(n-1);
for (i = 0;i< n;i++)
    hamming[i] = maxN * (0.54-0.46* Cos(factor*i));
}
END OF LISTING for DI #1386
```

er transform. However, you can accelerate this process by swapping the converting and windowing steps and implementing the windowing in hardware. The multiplying DAC in Fig 1 performs the windowing of an input signal and produces the following output signal, where the digital code N ranges from 0 to 4095:

$$
\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {IN }}(\mathrm{N} / 4096 .
$$

The DAC7545 and 80C51 can easily implement an appropriate window function that ranges from 0 to 1 . The 80 C 51 simply stores the digital codes for the window function (Hamming, Hanning, triangle, for example) and writes these codes to the DAC. $\mathrm{IC}_{1 \mathrm{~A}}$ is simply a front-end buffer. The DAC connects with $\mathrm{IC}_{1 \mathrm{~B}}$ for unipolar operation, and $\mathrm{C}_{1}$ prevents glitches. You may want to add an inverter in the system to compensate for the fact that this circuit inverts $\mathrm{V}_{\text {IN }}$. A low output from the NAND gate enables the system's ADC. Listing 1's C program produces digital codes that implement the Hamming window. EDN BBS /DI_SIG \#1386

EDN
To Vote For This Design, Circle No. 314


Fig 1-Instead of performing windowing in software, this circuit's multiplying DAC and $\mu \mathrm{P}$ perform hardware windowing.

## LC oscillator has 1\% THD

Gary Sellani, Maxim Integrated Products, Sunnyvale, CA

At the heart of many oscillators is a parallel-resonant LC tank circuit whose impedance is infinite at the resonant frequency of $1 / 2 \pi \sqrt{ } \mathrm{LC} \mathrm{Hz}$. Infinite impedance implies an absence of parallel damping resistance, so once an ideal tank circuit starts oscillating, it should continue indefi-
nitely. An actual tank circuit, of course, has parasitic resistances that dissipate energy, causing the oscillations to die out. You can counteract this effect by adding a "negative" resistance, which cancels the net parallel parasitic resistance. Fig 1a's circuit uses a wideband transcon-
ductance amplifier to synthesize negative resistance easily.
This circuit connects the positive input of the amplifier, a MAX436, to its output and its negative input to ground. With this configuration, applying a positive voltage to the output causes current to flow out of the amplifier in proportion to the applied voltage. The circuit acts like a resistor whose current flows in the opposite direction; hence, the negative value. Note the equivalent circuit in Fig 1b.

The source impedance of the amplifier's current-source output, a minimum of $2.5 \mathrm{k} \Omega$, is compatible with load resistances that range from 50 to $300 \Omega$. The load resistance in this circuit, $R_{2}$, is $47 \Omega$ and should be much smaller than the tankcircuit parasitics, yet larger in absolute value than the amplifier's negative resistance. $\mathrm{R}_{1}$ sets the negative resistance in terms of the amplifiers' transconductance, $g_{m}=8 / R_{1}$, where factor 8 is inherent in the amplifier.

The negative resistance value is, therefore, equal to the value of $R_{1} / 8$, which must be less than $R_{2}$. Choosing $47 \Omega$ for $R_{2}$ yields $R_{1}<8 \times R_{2}=376 \Omega$. A reasonable value for $R_{1}$, therefore, is $301 \Omega$. As intended, the parallel combination of negative resistance, which is $-R_{1} / 8$ or $-37.6 \Omega$, and a positive $R_{2}$ of $47 \Omega$ yields a negative resistance of $-189 \Omega$ that shifts the oscillator's complex-conjugate pole pair to the right half plane.

By itself, the combination of tank circuit and regenerative
element-the negative resistance-simply drives the output amplitude to saturation. To achieve steady oscillation, the circuit needs an amplitude limiter. $R_{3}$ serves that purpose and appears, in parallel with $\mathrm{R}_{2}$, only when the amplitude is sufficient to turn on $\mathrm{D}_{1}$ or $\mathrm{D}_{2}$.

Then, excluding the diode resistance, the net parallel resistance is a positive value of $63 \Omega$-two parallel $47 \Omega$ resistors in parallel with -37.6-that damps oscillation by shifting the pole pair to the left half plane. Thus, the circuit achieves amplitude stability by allowing the pole pair to toggle between positions slightly to either side of the j $\omega$ axis.

The oscillator, whose tank circuit consists of a mica capacitor and an air-core inductor, has an output frequency of 9.3 MHz . You can trim the output frequency to any reasonable value, but above 10 MHz , the layout should include short connections and a ground plane. The output power spectrum for Fig 1 indicates that the major source of THD is a third harmonic below -40 dB , which is less than $1 \%$. After you apply power, the oscillator requires approximately $350 \mu \mathrm{sec}$ to reach its final amplitude. EDN BBS /DI_SIG \#1392 EDN

To Vote For This Design, Circle No. 315


Fig 1—This parallel-resonant $L$ C tank circuit uses a wideband fransconductance amplifier to create a negative resistance to cancel the tank's parasitic resistances.

## Low-cost converter drives fluorescent tubes

## Steven C Hageman, Calex Manufacturing Co, Concord, CA

In the last few months, several designers have published circuits for cold-cathode fluorescent-tube (CCFT) power supplies, and a specialized power-supply IC is also now available. However, a significant number of CCFT applications don't require the complexity and expense of a dual-FET resonant
approach. Applications such as electronic night-lights, backlights for industrial equipment, such as gas pumps or signs, simply can't justify the cost of building a resonant supply. The low-cost circuit in Fig 1 produces a small, very reliable drive for many of the smaller CCFT tubes.


## In Crystals and Oscillators.

Selection means choice and convenience. You can be confident you'll find just what you need for your application. With Ecliptek crystals and oscillators.
Uncompromising quality standards and competitive pricing you can rely on.
Plus fast delivery to help you meet your deadlines.
We put crystals and oscillators in a whole new light. See EEM 1993/94 for technical details. Or call 714-433-1200.


The Crystal and Oscillator Specialists

## eDN-Desick Ideas

Initially, $Q_{1}$ 's emitter drives the gate of MOSFET $Q_{2}$ high, turning $Q_{2}$ on. Current then ramps up through $T_{1}$, which acts more like an inductor than a transformer. When the current through $\mathrm{T}_{1}$ and $\mathrm{Q}_{2}$ reaches approximately $0.62 / \mathrm{R}_{\mathrm{S}} \mathrm{A}$ (approximately 1 A for this design), $\mathrm{Q}_{3}$ turns on. The $\mathrm{Q}_{3}$ 's collector pulls the $Q_{1}$ 's base and $Q_{4}$ 's gate toward ground and causes programmable unijunction (PUT) $Q_{4}$ to fire. When $Q_{4}$ fires, it acts like an SCR and quickly drives the gate of $Q_{2}$ to ground.
At this point, the energy stored in $\mathrm{T}_{1}$ 's primary winding transfers to the secondary and causes the tube to ignite. $Q_{4}$ stays latched until $\mathrm{T}_{1}$ releases all of its energy to the tube. The current in $\mathrm{T}_{1}$ then reverses in a slightly resonant ring and flows back through $Q_{2}$ 's body diode, causing $Q_{2}$ 's gate to go slightly negative. Because of $Q_{2}$ 's stray capacitance, the anode of $Q_{4}$ then also goes negative, causing it to unlatch and release the gate of $\mathrm{Q}_{2}$ for another cycle.
With the component values in Fig 1, the converter oscillates at a frequency of approximately 30 kHz . The circuit runs with inputs from 10 to 20 V dc and draws 170 mA at 15 V . The value of $\mathrm{R}_{1}$ controls the brightness of the CCFT. Substituting a smaller value than $0.62 \Omega$ increases the energy in $\mathrm{T}_{1}$ and causes the tube to glow more brightly. Additionally, pulling the ON/OFF pin to ground turns off the circuit.
This basic circuit can drive larger tubes if you scale up the power by increasing the energy-storage capability of $\mathrm{T}_{1}$ (using a larger core) and by using a higher-power MOSFET. The design for $\mathrm{T}_{1}$ in Fig 1 is good for a maximum peak current of approximately 1.4A. EDN BBS /DI_SIG \#1391 [om

To Vote For This Design, Circle No. 316


NOTES: $T_{1}$ DESIGN:
P14/8/1-3C85-A160 CORE
PRI: 33 TURNS, AWG 31
SEC: 350 TURNS, AWG 39
Fig 1-This low-cost cold-cathode fluorescent-tube power converter produces a small, very reliable drive for many of the smaller tubes.

## AMPITESS 0.5 to 2000 W 'z

## 

Both inside and out, the high level of performance you've been looking for in a broadband, plug-in amplifier is right here in Mini-Circuits value priced MAN series...featuring gain to 28 dB , reverse gain greater than 40 dB and power output as high as +15 dBm ! These unconditionally stable units are built incredibly tough to meet full MIL-specs and packaged in miniature $0.4^{\prime \prime} \times 0.8^{\prime \prime} \times 0.25^{\prime \prime}$ hermetically sealed metal casings. Inside,
the MAN amplifiers consist of 2 stages including coupling capacitors and can withstand operational temperatures from a frigid $-55^{\circ} \mathrm{C}$ to a scorching $+100^{\circ} \mathrm{C}$ ! MAN amplifiers are available from stock starting at the small price of just \$13.95. But, don't just read about this impressive list of features ...call Mini-Circuits and put the power of MAN amplifiers to work for you today!
Mini-Circuits...we're redefining what VALUE is all about!

|  | Freq. Range | Gain |  |  |  |  |  |  |  | Max. Output |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model | $f_{L}$ to $f_{U}$ | min. flatness* | PWR** | NF typ. | Isol. typ. | DC PWR | Price $\$$ ea. |  |  |  |  |  |  |
|  | $(\mathrm{MHz})$ | $(\mathrm{dB})$ | $(+/-\mathrm{dB})$ | $(\mathrm{dBm})$ | $(\mathrm{dB})$ | $(\mathrm{dB})$ | $(\mathrm{V} / \mathrm{mA})$ | $(10-24)$ |  |  |  |  |  |
| MAN-1 | $0.5-500$ | 28 | 1.4 | 8.0 | 4.5 | 41 | $12 / 60$ | 13.95 |  |  |  |  |  |
| MAN-2 | $0.5-1000$ | 18 | 1.5 | 7.0 | 6.0 | 37 | $12 / 85$ | 15.95 |  |  |  |  |  |
| MAN-1LN | $0.5-500$ | 28 | 1.4 | 8.0 | 2.8 | 42 | $12 / 60$ | 15.95 |  |  |  |  |  |
| MMAN-1HLN | $10-500$ | 10 | 0.8 | 15.0 | 3.7 | 16 | $12 / 70$ | 15.95 |  |  |  |  |  |
| MAN-1AD | $5-500$ | 16 | 1.0 | 6.0 | 7.2 | 50 | $12 / 85$ | 24.95 |  |  |  |  |  |
| MAN-2AD | $2-1000$ | 9 | 0.7 | -2.0 | 6.5 | 33 | $15 / 22$ | 22.50 |  |  |  |  |  |
| MAN-11AD | $2-2000$ | 8 | 1.5 | -3.5 | 6.5 | 27 | $15 / 22$ | 29.95 |  |  |  |  |  |

* Midband $10 f_{L}$ to $f_{U} / 2,+/-0.5 \mathrm{~dB}$ ** At 1 dB compression point $\wedge$ Case height 0.3 inch


## NEC NEWSCOPE



## THE VR4400'm RISC PROCESSOR:

## IDEAL PLATFORM FOR WINDOWS NT. ${ }^{\text {™ }}$

The Windows NT operating system has extraordinary potential. It offers the power, reliability and openness to launch a new era in business and high-end personal computing.

But this potential can only be realized if microprocessors provide the superior performance which Windows NT demands.

NEC's response to the challenge is the $V_{R} 4400$ - a 64-bit processor based on MIPS ${ }^{\circledR}$ RISC architecture.

Running at 150 MHz internally, it delivers 94 SPECint92 and 105 SPECfp92. Third-party benchmarks indicate that the $V_{\mathrm{R}} 4400$ runs Windows NT nearly twice as fast as Pentium. ${ }^{\text {TM }}$

The $\mathrm{V}_{\mathrm{R}} 4400$ comes in two versions. The standard $\mathrm{V}_{\mathrm{R}} 4400 \mathrm{PC}$ features an on-chip floating point unit and separate 16 K -byte instruction and data cache. The high-end $V_{R} 4400 \mathrm{MC}$ supports a secondary cache of up to 4 M bytes and a
multiprocessing system, in addition to offering all standard functions. Three internal speeds are available for both versions $-100,133$ and 150 MHz .

NEC's 64-bit RISC processor is already driving the world's most powerful workstation. While providing excellent price/performance, the $V_{\text {R }} 4400$ allows users to run existing DOS and W indows 3.1 applications software under the new NT operating system.

In addition to microprocessors, NEC also offers chip sets, advanced DRAMs and TFT color LCD screens to support the next generation of personal computing.

All trademarks are property of their respective holders.

## VR4200 ${ }^{\text {TM }}$ RUNS WINDOWS NT FOR NOTEBOOK PCs.

NEC has the industry's broadest line of 32- and 64-bit RISC microprocessors. Our latest offering is the 64-bit $V_{R} 4200$, which delivers $V_{R} 4000$ performance at $1 / 5$ th the cost.

With performance of 55 SPECint92 and 30 SPECfp92, the $\mathrm{V}_{\mathrm{R}} 4200$ is powerful enough to build desktop capabilities into notebook computers running Windows NT.

The $80 \mathrm{MHz} \mathrm{V}_{\mathrm{R}} 4200$ also offers a cost-effective RISC solution for designers of low-end workstations, X-terminals and diverse embedded applications.

The VR4200 incorporates $16 \mathrm{~K}-$ byte instruction cache and 8 K -byte data cache. Implemented with a 0.6micron CMOS process, it runs on 3.3 V and consumes only 1.5 W . The $V_{R} 4200$ is available in a low-cost 208-pin plastic QFP or 179-pin ceramic PGA.

[^1]

## TFT

## ACTIVE-MATRIX

 COLOR LCDs.Liquid crystal displays (LCDs) are becoming more brilliant, colorful and versatile. NEC believes the greatest advances will be made in thin-film-transistor (TFT), active-matrix color LCDs. We're committed to TFT LCDs because they give users clear advantages in display quality and

performance.
For notebook PCs, we're massproducing a 24 cm (9.4-inch) display which offers an optimum balance between brightness, power consumption, size and weight. It displays 4,096 colors with $640 \times 480$ pixels, consumes 8 W , measures 12.5 mm deep and weighs 680 g . 24 cm displays were pioneered by NEC and have now become the de facto standard for notebook PCs. For handheld terminals and measuring equipment, we offer a high-resolution 17 cm ( 6.5 -inch) display. It features 640 x 480 pixels arrayed at a 0.207 mm pitch on a display area about half the size of 24 cm model. The 17 cm screen displays 4,096 colors, consumes 5 W and weighs 360 g . It has already been designed into high-end measuring equipment such as FFT analyzers.

## 16M SYNCHRONOUS DRAMs.

Microprocessor speeds are soaring while DRAM access speeds are not. To break the bottleneck, NEC is introducing a new species of ultra-fast DRAMs.

Operating at 100 MHz external clock, our 16M Synchronous DRAMs eliminate CPU wait states.
PC designers gain a quantum leap in system speed and workstation designers save by eliminating costly cache SRAMs.

The new DRAMs provide a minimum cycle time of 10 ns ( 100 MHz ). The maximum data transfer rate for a $\times 16$ device is 200 M bytes/sec with a 3.3 V power supply. Our Synchronous DRAMs are designed with 3-stage pipeline architecture and fully meet JEDEC standards.

We offer a wide choice of 16 M Synchronous DRAMs. Clock-speed versions are $66,75,83$ and 100 MHz . Bit organizations are $\mathrm{x} 4, \mathrm{x} 8$ and x 16 .

## TCP/IP

What does the future of embedded
systems networking look like? Users could
PROTOCOL EMBEDDED NETWVORKING support all present and future networking protoSNA cols without re-writing application code.

Developers could utilize low-cost, off-the-shelf protocols and device drivers, integrating them in

## NetWare

hours or days instead of weeks or months. Supporting industry standards, it would scale to fit embedded spaces and offer speed attuned to X. 25 high-performance real-time computing. The future is here now. OpEN ${ }^{\text {TM }}$ - Open protocol Embedded Networking - delivers a universal connec-

OSI tion between pSOSystem ${ }^{\mathrm{TM}}$ applications and the entire connected world... name your acronym.

OpEN is open - and only pSOSystem

## ATM

has it. To get the full OpEN story, call us at $800-543-\mathrm{pSOS}$, fax 408-980-0400 or e-mail scg_sales@isi.com today.

## AppleTalk

## EDN-New Producis <br> EMBEDDED SYSTEMS

# Tools tame device with four DSPs and RISC $\mu \mathbf{P}$ 

Many potential DSP applications require more power than has previously been available on a single chip. By stuffing 4 million transistors on a chunk of silicon, Texas Instruments has significantly increased the chip's computing power. The MVP (Multimedia Video Processor, or TMS320C80) includes four 32 -bit DSPs along with a RISC $\mu \mathrm{P}$ that has a floating-point unit, a transfer controller, a video controller, and some common memory.

A set of DSP development tools helps you control the chip. The MVP tools include simulators, a debugger, a C compiler, an executive, a library of DSP
and multiprocessing primitives, and an algebraic assembler.
The debugger allows you to debug the multiprocessor chip in a high-level language and runs in a Windows-based environment. A debug manager controls multiple debuggers to coordinate the multiple processors. On-chip emulation, which is accessed through a JTAG port, takes $9 \%$ of the MVP's silicon.

A device simulator provides a view of the five on-chip processors; you can independently view and manipulate each processor. A system-level simulator lets you verify system performance and compatibility with system devices.

The MVP device executive serves as a task scheduler. It works in conjunction with the on-chip transfer controller and manages communication between the processors.

Separate C compilers for the RISC $\mu \mathrm{P}$ and the DSPs work with a common linker to create a single executable. The algebraic assembler accepts algebraic equations and creates assembly code. An expanding DSP-primitive software library comes with the $\$ 30,000$ tool kit.

Texas Instruments, Denver, CO. (800) 477-8924, ext. 4500.

Circle No. 396
For more information on the chip itself, see pg 67 .

## Small SBC, small price

The Z-180-based Little Star singleboard computer (SBC) costs $\$ 195$; measures $4 \times 5$ in.; and includes 16 protected digital inputs, 14 digital outputs, up to 512 kbytes of EPROM and SRAM, and two serial ports. A PC-based integrated development system for pro-

gramming the board in C costs $\$ 195$. For $\$ 295$ you can buy the Little Star inside an enclosure with a built-in $2 \times 20$-character LCD and a 12 -key keypad. A switching power supply accepts 9 to 36 V dc and can provide up to 750 mA at 5 V dc for external use.
Z-World Engineering, Davis, CA. (916)
757-3737.
Circle No. 397

## EPROM emulator handles serial communication

The Em4 EPROM emulator lets you communicate with your target $\mu \mathrm{P}$ via the EPROM socket. It interfaces to a PC via a parallel printer port. The interface to the target is entirely through EPROM reads. The target $\mu$ P reads locations in the EPROM space. The emulator decodes these reads and sends the appropriate data to the PC.

Using the two serial links, you can examine the internal registers of the target $\mu \mathrm{P}$ when used with a debugger. You download programs under development to the SRAM in the emulator via the parallel port. An external BNC input allows other test equipment to cause a breakpoint.. The Em4 emulates 24-, $28-$, 32 -, 40 -, and 42 -pin EPROMs in 8 and 16 -bit modes with up to 16 Mbits of memory. £695 for 1-Mbit version; £1495 for 16-Mbit version.
Crash Barrier Ltd, Wellingborough, Northants, UK. (0)933-224366.

Circle No. 398

## Integrated tool kit includes real-time kernel

Precise Solution is a Windows-based integrated development environment for Motorola 680X0/3XX $\mu$ Ps. It includes a C compiler, a real-time executive, an RTOS-aware debugger, a simulator, and communications and ICE support for $\$ 10,000$.

You can use the debugger (PassKey/MQX) via a serial or an Ethernet link between the host and the target or via background-debug mode. When using the background-debug-mode option on $683 \mathrm{XX} \mu \mathrm{Ps}$, you don't consume any of the target resources. The PassKey/TASK debugger works with ICEs from Embedded Support Tools Inc (Canton, MA).

Intermetrics Microsystems Software Inc, Cambridge, MA. (800) 356-3594.

Circle No. 399

## VxWorks RTOS gets networking products

WindNet adds to VxWorks' existing networking capability, which includes TCP/IP, sockets, SLIP, UDP, telnet, rlogin, ftp, tftp, rsh, bootp, proxy arp, RPC, and NFS. The new WindNet SNMP (Simple-Network-Management Protocol) is based on technology from SNMP Research (SNMP is a networkmanagement standard). WindNet is based on STREAMS, a standard framework for networking protocols. WindNet operates with any STREAMScompliant protocol. For specific networking needs, a variety of protocol sets will be available. From $\$ 3000$.
Wind River Systems Inc, Alameda, CA. (510) $748-4100$.

Circle No. 400

## Ada moves to fixed-point military DSP

Ada is available for fixed-point DSP applications; it works with the Texas Instruments SMJ320C50A, a military version of the C5X fixed-point DSP family.

Tartan also has Ada compilers for the C3X and C40, which allows you to use the same development package for fixedand floating-point DSPs. You have to learn only one set of tools. Ada runtimes can be small, ranging from 500 bytes to 24 kbytes. $\$ 28,000$.

Tartan, Monroeville, PA. (412) 8563600.

Circle No. 401
—David Shear

# The Harris HighSpeed Stgal Proceesing Seminar. How East Can You Process A New Idea? 

Hold on to your hat. Harris has pulled together the latest in high speed signal processing and packed it into an information-rich seminar that will make your head spin. In just a half day we'll brief you on the latest in video processing, A/D conversion, communications ICs, digital IF processing, and more. You'll get an overview of the 100 hot new Harris products. And you'll walk away with the data you need to make smarter design choices. And it's free. How's that for getting up to speed?


Look For A Seminar In Yoir Area.

| - Albuquerque, NM April 26 | - Ottawa, Canada April 6 |
| :---: | :---: |
| - Boston, MA April 15 | - Phoenix, AZ April 27 |
| - Chicago, IL April 12 | - Portland, OR May 4 |
| - Cleveland, OH April 14 | - Rochester, NY April 14 |
| - Dallas, TX April 6 | - Salt Lake City, UT May 18 |
| - Denver, C0 May 17 | - San Diego, CA April 28 |
| - Fairfield, NJ April 26 | - San Gabriel Valley, CA |
| - Ft.Lauderdale, FL | May 12 |
| $\text { May } 4$ | - San Jose, CA May 20 |
| April 27 | - Seattle, WA |
| - Houston, TX April 5 |  |
| - Kansas City, KS April 7 | County, CA May 13 |
| - Los Angeles, CA May 11 | - Tampa, FL May 3 |
| - Minneapolis, MN April 13 | - Toronto, Canada April 5 |
| - Montreal, Canada April 7 | - Trumbull, CT April 13 |
| - Orlando, FL May 5 | - Woodland Hills, CA May 10 |



To register call 1-800-4-HARRIS, ext. 7192 For a complete schedule by fax, call Harris AnswerFAX at 407-724-3818 and request document $\# 7066$.

# Motorola $\mathbf{6 8 3 3 2} \mu \mathrm{P}$ targets $\mathbf{6 0 0}$-dpi, $8-\mathrm{pg} /$ minute printers 

Only a few years ago, engineers prided themselves on their skills in designing 68000 s into a wide range of applications. Memory-bus design of 68000 s was considered an art. Those days are gone. These days, most designers want to minimize hand design by getting as complete a chip solution as possible. Fewer chips mean lower cost. Motorola's 68332 is a designer's dream; it minimizes design effort and delivers a lowend ( $8-\mathrm{pg} /$ minute), moderate-resolution (600-dpi) printer. A custom variation of the 68000 powers the popular HP 4 L LaserJet printer.

The 68332 integrates two processors on a chip-a 16/32-bit 68EC000 control CPU and a specialized RISC graphics processor (RGP). The 68000 serves as the printer controller, interfaces to the external world, and sets up the display list for RGP processing. A system-integration module minimizes 68332 design-in time. It provides a programmable interface for PROM, ROM, and I/O, and it supplies eight chip selects for decoding and a DTACK* strobe.

An on-chip DMA controller enables an external peripheral to move bursts of font data or to display lists to DRAM, bypassing the 68000 's control CPU. The

## Motorola 68332 16/32-bit $\mu \mathbf{P}$ for printers

- 16-, 20-MHz clock
- 68EC000 (32-bit registers, 16-bit ALU, data path) acts as system controller
- Graphics unit: RISC engine interprets display list, builds bit map
- Print-engine Video Controller ships bit map to print engine
- Supports print banding, multiple printdescription languages: HP PCL, Post-
Script, MS-Windows Printing system
- DRAM controller for display memory
- DMA controller passes data to DRAM
- ROM, PROM, I/O controller
- 8 -bit parallel port (to 2 Mbytes $/ \mathrm{sec}$ )
- 160-pin PQFP
- $\$ 17.95(10,000)$, May production

68000's CPU executes from PROM on the 68EC000 bus. The RGP executes from DRAM and has its own controller. The RGP has a high processing throughput: Most RGP instructions involve multiple data accesses enabling data throughput to approach memory bandwidth.

The 68332 has two halves: a 68000 that handles system control and sets up display-list processing and an on-chip graphics unit that provides print processing. The graphics unit includes the RGP, the Print-engine Video Controller (PVC), and a DRAM controller.


A highly integrated chip, the Motorola 68332 combines a 68 -kbyte CPU and a PROM/EPROM controller with a graphics engine to generate printer images.

The RGP interprets the display list and produces a page image, which the PVC then passes to the print engine. The graphics unit handles display lists or banded display lists to build a page image. Banded printing significantly reduces hardware costs by breaking a page image into horizontal bands. With banding, the memory must store only part of a page at any time, reducing image memory by one-fourth to ${ }^{1 / 20}$. Motorola engineers worked with Peerless Systems Corp to tailor the 68332 for banded printing and to run Peerless printing software.-Ray Weiss

Motorola Microprocessor and Memory Technologies Group, Austin, TX. (214) 891-2154.

Circle No. 346

## TI multiprocessor chip peaks at 2 billion operations/sec

DSP processing will never be the same. TI's new Multimedia Video Processor (MVP) delivers breakthrough peak performance topping 2 billion operations/ sec. How? TI has integrated four DSP CPUs and a 32 -bit RISC CPU with a fast crossbar memory ( 50 kbytes) and memory and video controllers-all on a single chip.
Multiprocessing is the order of the day with the MVP. Each of the five processors-four parallel DSPs and a 32-bit RISC with its own FPU (floatingpoint unit)-execute independently and concurrently. A unique high-speed crossbar connects the CPUs with 25 2kbyte blocks of dedicated SRAM. Any processor can access any SRAM block, although five blocks are dedicated to each CPU.
The chip supports high processor throughput. Each CPU has its own internal instruction cache: 2 kbytes for the DSPs and 4 kbytes for the RISC CPU. The RISC CPU also has 4 kbytes of data cache. The DSP processors get their data from their dedicated SRAM blocks through the crossbar. An access takes a cycle. The CPUs can achieve apparent single-cycle execution by executing out of their own instruction

# EDN-New Products <br> MICROPROCESSORS 

caches and accessing crossbar memory.
The DSP CPUs follow in the DSP architecture tradition: They each have three zero-overhead loop controllers for X,Y MAC computations. They also have two 32 -bit paths to the crossbar memory for concurrent $X, Y$ variable/constant access. Interestingly, the DSP CPUs use a 64 -bit-wide instruction word with three major subfields for specifying the operation and the $\mathrm{X}, \mathrm{Y}$ addressing. They have a 32 -bit ALU and a $16 \times 16$-bit or two $8 \times 8$-bit multipliers. Additionally, the DSP CPUs support bit-field and pixel processing and word packing.

The 32-bit RISC CPU has some special features. It has an integrated 64bit FPU, which shares a common $31 \times 32$-bit register file with integer processing. The registers are scoreboarded to minimize register contention. The CPU has a basic 32 -bit instruction word. A long immediate instruction does a second access to the instruction cache or memory for an immediate value. Unlike in standard RISC architectures, the instruction word is not a single fixed-field format. Additionally, memory accesses are not confined to an optimized fixed-word access; a transfer controller interfaces to external memory and has a dynamically resizable bus.

The FPU includes a single-precision floating-point multiplier and a doubleprecision floating-point adder. It also supports vector processing with builtin vector operations and four accumulators to hold interim vector results. Both the CPU main integer path and the FPU units are pipelined. The CPU has a 3 -stage pipeline. A single-precision floating-point multiply typically completes in three cycles; a double-precision floating-point add, four cycles. FPU operations start out of the main integer pipeline.

The MVP goes beyond standard DSP/ $\mu$ Ps: It has more than just CPUs and memory. The MVP has its own onchip I/O and memory controller-the Transfer Controller (TC). The TC provides an adaptive memory interface with automatic byte alignment, as well as both linear and X,Y (frame-buffer) addressing. It supports DRAM, VRAM (video RAM), and SRAM. The MVP also has a video controller to minimize design for video applications. This con-

## TI Multimedia Video Processor chip-TMS320C80

$16-, 50-\mathrm{MHz}$ clock 2 billion operations/sec
4 million transistors, $0.5-\mu \mathrm{m}$ CMOS

- 3 -input, 8 -, 16 -, 32-bit ALU
- 16316- or 838 -bit multiply
- 64-bit instruction word
- 2-kbyte instruction cache
- Three zero-overhead loop controllers
- Bit-change detect in word
- Pixel and bit-filed operations
- Two address units (local, global).
- Two 32-bit crossbar data interfaces
- One 64 -bit instruction crossbar interface
32-bit RISC CPU
- 4-kbyte instruction cache
- 4-kbyte data cache
- 64-bit FPU
- 3132 -bit register file
- Scoreboarded for IU and FPU
- Supports vector processing
- 64 -bit data, 32 -bit instruction
- Memory interface (to crossbar) Crossbar memory
- Direct access for all CPUs, TC
- 25 2-kbyte RAM blocks
- Five 2 -kbyte blocks per CPU
- Any CPU can address any memory block
- Up to 15 parallel accesses/clock cycle
- Up to three accesses/cycle for DSP CPUs
- Round-robin priority settles access contention
JTAG test and emulation unit
- JTAG test port
- Links all CPUs
- Background mode control of CPUs
- Integrated debugging: one breakpoint stops all CPUs
- Acts as I/O controller
- 400-Mbyte/sec peak off-chip transfer rate
Transfer controller
- Links CPUs, crossbar to external memory
- DRAM/SRAM/VRAM interfaces
- Linear $X, Y$ addressing
- 64-bit, dynamic bus sizing
- 400-Mbyte/sec max transfer rate


## Video controller

- Two Frame Timers with its own clock, generates horizontal, vertical
- Frame timers for capture or display
- VRAM control
- Automatic byte alignment

Big or little Endian operation
3 V ( 5 V I/O), 305-pin CPGA
$\$ 300$ to $\$ 400(10,000)$ sampling
troller supports two video frames (all video signals). It also has a special serial register transfer controller for transferring VRAM frame memories through the TC.-Ray Weiss

Texas Instruments Inc, Semiconductor Group, Houston, TX. (800) 477-8924, ext 4500.

Circle №. 347
For more information on develop ment tools, see pg 65.


TI's Multimedia Video Processor, the TMS320C80, integrates four DSP processors, a 32-bit RISC and 50 kbytes of SRAM on a single chip. It delivers a new level in DSP and computing performance that can tackle computation-intensive applications in real-time compression/decompression for video, image, and audio processing. It can tackle problems that now require arrays of DSPs and $\mu$ Ps.

4OKI'S ADVANCED CODECS

| OKIPartNo. | Voltage | Coding | Package |
| :--- | :--- | :--- | :--- |
| MSM7533 | 5 Volt | PCM | SOP |
| MSM7541 | 3 Volt | PCM | TSOP |
| MSM7543 | 5 Volt | PCM | TSOP |
| MSM7566 | SVolt | PCM | TSOP |
| MSM7560 | 5 Volt | ADPCM | SOP |
| MSM7570/90 | 5 Volt | ADPCM | TSOP |
| MSM7570L/GOL | SVolt | ADPCM | TSOP |

## 

Introducing OKI's Advanced CODEC'

ALL ROADS LEAD TO OKI when it comes to CODECs. Our cost-effective, feature-rich telecom family delivers state-of-the-art solutions: Single-rail, low-power 3 V and 5 V products. Popular industry standards, including $\mu$-law and A-law, F.711-726 for PCM and ADPCM applications. Space-saving TSOPs. Plus immediate delivery. COMPREHENSIVE CAPABILITIES.
Why settle for middle-of-the-road? With OKI, you choose from a broad range of top-of-the-line CODECs-designed to meet the most advanced wireless requirements. FAST TO MARKET. Take the easy street to design success with OKI's full line of telecom ICs. To get OKI's CODEC white paper, call $1-800-0 \mathrm{KKI}-6388$ and ask for Pkg No. 021. Or return the attached reply card.

## OKI <br> Semiconductor

785 North Mary Avenue Sunnyvale, CA 94086-2909 Phone: 408-720-1900 Fax: 408-720-1918

People-to-People Technology


# EDN-New Products 

## INTEGRATED CIRCUITS

# High-voltage ICs displace magnetic components for electronic ballasts 

Electronic-ballast circuits have remained one of the last domains of discrete, transformer-based designs that suffer from a number of liabilities: These circuits can't self-start, they have slow switching times, and they use labor-intensive components such as toroidal current transformers. These circuits are also expensive to manufacture in large quantity and aren't amenable to dimming.

These limitations coupled with the need for more efficient lighting systems (the cost of power conservation is much less than that of building new power plants) and the availability of power MOSFET switches, which have inherent efficiency advantages, have created a push for efficient, low-cost, and small driver ICs.
International Rectifier's IR2155 selfoscillating power MOSFET/insulatedgate bipolar-transistor (IGBT) gate driver is the first in a family of power ICs tailored to electronic ballasts for fluorescent lighting, partly because of its small size (8-pin DIP) and low cost (\$1.96 (100) and $\$ 0.98(50,000))$. And, it is the most recent addition to the company's general family of MOS gate drivers. These power ICs can drive low- and high-side MOSFETs or IGBTs from logic-level,
ground-referenced inputs. The IR2155 also suits high-frequency switch-mode power supplies and motor drives.

The IC integrates a number of noteworthy features: an integrated highside driver that replaces the discrete transformer drive circuits, an on-chip self-starting oscillator that eliminates additional control circuitry, and an onchip shunt regulator that generates 15 V from the high-voltage bus via a low-wattage dropping resistor. Because of the on-chip regulator, the IC can operate without a bias supply directly off the rectified line voltage. The company produces the IC using a process that can integrate high-voltage structures with CMOS circuits.

The chip produces clean drive waveforms that minimize power MOSFET switching losses. These reduced losses allow designers using the IC to either downsize the power MOSFET or dispense with the heat sink. The internal oscillator is similar to the 555 timer, and the frequency is equal to $1 /\left(1.4 \times R_{t} \times C_{t}\right)$.

The output drivers feature a high-pulse-current buffer stage and an internal dead time of 1200 nsec for minimum driver cross-conduction. This dead time is compatible with dv/dt-
snubbed circuits to operating frequencies of 100 kHz . Rated for 600 V , the IR2155 is appropriate for all off-line $120 / 240 / 277 \mathrm{~V}$-ac ballasts, even those that include electronic power-factor correction.

Other notable features are respective output rise and fall times into a $1000-$ pF load of 80 and 40 nsec . The chip has a $\pm 50 \mathrm{~V} / \mathrm{nsec} \mathrm{dv} / \mathrm{dt}$ immunity, a $120-\mu \mathrm{A}$ typical start-up supply current, a typical quiescent current of $500 \mu \mathrm{~A}$, a maximum $V_{C C}$ start-up current of $250 \mu \mathrm{~A}$, and undervoltage lockout.

A companion driver, the IR2111 (\$1.58 (1000)), is identical to the IR2155 except that it doesn't include the internal oscillator and regulator. You can use this IC with the IR2155 to implement a full-bridge 160 W fluorescent ballast and other H-bridge circuits for larger power supplies. The IR2111 also comes in an 8 -pin DIP, and SOIC versions will be available by the middle of the year.

At that time, the company also will release devices similar to these ICs but with ballast wattage ratings below 40 W and with $100-\mathrm{mA}$ output-source and sink currents.-Anne Watson Swager International Rectifier, El Segundo, CA. (800) 245-5549.

Circle №. 403


The 8-pin IR2155 MOS gate driver and surrounding circuitry that together implement an electronic ballast (a) take approximately $1.5 \times 4.25$ in. of board space (b). The circuit drives a 13 to 40W fluorescent lamp from a 115 to 230 V -ac input. (Ask for Design Tips \#DT94-3 for details of board, schematic, and parts list.)

## EDN-Naw Products

INTEGRATED CIRCUITS

BiCMOS PWM controller runs on low power. The UCC3570 BiCMOS PWM controller features an $85-\mu \mathrm{A}$ start-up current, a $1-\mathrm{mA}$ run current for off-line operation, and the ability to drive a 1 A MOSFET gate at frequencies up to 500 kHz . The device implements voltage feed-forward and responds to wide line-voltage variations without noise sensitivity. $\$ 2.10$ (1000). Unitrode Integrated Circuits Corp, Merrimack, NH. (603) 424-2410.

Circle No. 405

## FREE INFO, FREE POSTAGE

Use our postage-paid reader-service cards to get more information on any of these products.
Inverting switching regulators are $\mathbf{8 5 \%}$ efficient. The MAX774 delivers -5 V at up to 1 A with inputs from 3 to 16.5 V . The MAX 775 delivers -12 V at up to 0.5 A with inputs from 3 to 9 V . The MAX776 delivers -15 V at up to 0.4 A with inputs from 3 to 6 V . The devices'
efficiency stems from a low quiescent current, which is a maximum of $100 \mu \mathrm{~A}$ and from a current-limited pulse-fre-quency-modulated control scheme. This scheme provides the benefits of PWM converters without high supply currents. The devices come in 8 -pin DIPs and SOICs; prices start at $\$ 2.20$ (1000). Maxim Integrated Products, Sunnyvale, CA. (408) 737-7600.

Circle No. 406

## 12-bit ADC samples at $800 \mathbf{k H z}$.

The ADS7810 ADC contains a clock, an S/H amplifier, a 2.5 V reference, a parallel $\mu \mathrm{P}$ interface, and 3 -state output drivers. The manufacturer guarantees the sampling rate over the extended industrial temperature range of -40 to $+85^{\circ} \mathrm{C}$. S/N ratio plus distortion is a minimum of 70 dB , maximum integral nonlinearity is $\pm 0.5 \mathrm{LSB}$, maximum differential nonlinearity is $\pm 0.9 \mathrm{LSB}$, and maximum power dissipation is 250 mW . The device comes in a 28 -pin DIP, SOIC, or die form; prices start at $\$ 29.45$ (100). Burr-Brown Corp, Tucson, AZ. (602) 746-1111.

Circle №. 407


Step-down converters squeeze power from batteries. The MAX639/MAX640/MAX653 family of preset or adjustable $5,3.3$, and 3 V , respectively, dc-to-dc converters achieves efficiencies of $94 \%$ over a wide 2 - to 225 mA output-current range. The input range is 4 to 11.5 V , and dropout voltage is 0.5 V . Quiescent current is $10 \mu \mathrm{~A}$. The devices come in 8-pin DIPS and SOICs; prices start at $\$ 2.95$ (1000). Maxim Integrated Products, Sunnyvale, CA. (408) 737-7600.

Circle №. 408

5-MHz amplifiers operate from $\mathbf{3 V}$ supplies. The single OP-183 op amp and its dual counterpart, the OP-283, feature complete characterization data for operation from 3,5 , and $\pm 15 \mathrm{~V}$ supplies. The manufacturer guarantees 3 V operating parameters, such as maxi-

## EDN-Nsw Products

INTEGRATED CIRCUITS

mum input offset voltage of 1 mV , maximum offset current of $\pm 50 \mathrm{nA}$, and maximum input bias current of 600 nA . Using a 3 V supply, the op amps handle 1.5 V input swings and provide $260-$ V/mV large-signal voltage gain with 104 dB of common-mode rejection. Supply current is 1.5 mA /amplifier, and voltage noise density is $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. Full-power bandwidth is 50 kHz , and $0.01 \%$ settling time is $1.5 \mu \mathrm{sec}$. The devices come in 8 -pin DIPs and SOICs, and prices begin at $\$ 1.58$ and $\$ 2.39$, respectively. Analog Devices, Wilmington, MA. (617) 937-1428. Circle №. 409

## Video multiplexers switch at 150

MHz. The LT1203 and LT1205 fastswitching multiplexers have low crosstalk of over 90 dB from de to 10 MHz . The 1203 ( $\$ 2.73$ (1000) for DIPs and $\$ 2.96$ for SOICs) is a 2 -input, 1 -output device in an 8 -pin package; the $1205(\$ 5.06)$ is a dual version with four inputs, and two outputs in a 16 -pin SOIC. Both parts have a minimum input impedance of $1 \mathrm{M} \Omega$ while driving a $1-\mathrm{k} \Omega$ load, eliminating the need for input-buffer amplifiers. A disable function puts the devices in a highimpedance state, which allows you to short the outputs together and run the ICs in parallel. Video characteristics include gain flatness of 0.1 dB to 30 MHz and differential gain and phase of $0.02 \%$ and $0.02^{\circ}$, respectively. The supply range is $\pm 5$ to $\pm 15 \mathrm{~V}$. Linear Technology Corp, Milpitas, CA. (408) 4321900.

Circle No. 410

## 6-bit ADC can sample at 100 MHz .

 The MN5909 CMOS flash ADC samples twice as fast as the company's MN5906 at a guaranteed minimum of 85 MHz . When operating from a 5 V supply, the ADC typically dissipates 200 mW . S/N ratio plus distortion is 30 dB min , and spurious-free dynamic range is 35 dB while sampling at 85 MHz and converting $10-\mathrm{MHz}$ input signals. Maximum integral and differential nonlinearity errors are $\pm 1$ and $\pm 3.4$ LSB, respective-ly. The manufacturer guarantees no missing codes. In 20-pin DIPs and SOICs, the converter costs $\$ 19.25$ (1000). Micro Networks, Worcester, MA. (508) 852-5400.

Circle No. 411

Dual differential amplifier has 5 GHz power gain bandwidth. The HFA3102 long-tailed pair-transistor array contains two npn differential amplifiers with tail transistors. The array suits single-balanced mixers and

AGC circuits for RF or first-IF amplifiers, multipliers, and local oscillators. The $\$ 2.66$ (1000) IC in a $14-$ pin SOIC is pin-compatible with NEC's UPA102G but has a higher transistor-cutoff frequency of 10 GHz . Current gain is 70 and matches transistor-to-transistor within $\pm 10 \%$. The noise figure for each transistor is 3.5 dB . Collector cutoff current is 10 nA , and collector leakage current is $<0.01 \mathrm{nA}$. Harris Semiconductor, Melbourne, FL. (800) 442-7747, ext 7154.

Circle No. 412


# EDN-NEw Products <br> TEST \& MEASUREMENT 

## ARBs bring a new level of interactivity to waveform definition

Defining the custom waveforms output by DAC-based arbitrarywaveform generators (ARBs) has always been tedious and time-consuming. Generators from such vendors as Analogic (Peabody, MA), Fluke Corp (Everett, WA), Pragmatic Instruments (San Diego, CA), and Wavetek (San Diego, CA) began to address the problem several years ago. Numerous software packages, including a new oneTektronix's WaveWriter-also help you perform the task.

But none of these products goes quite as far as new generators from LeCroy and Tektronix. These ARBs, which include large CRTs that make them look just like DSOs, let you define waveforms interactively, starting from such sources as equations, sketches, or signals imported from a DSO. With the new generators, you can try out signals on a unit under test and tweak the signals until the unit reveals its secrets.

LeCroy's 2-channel LW420 $(\$ 18,950)$ outputs up to 400 M samples/sec from 256 k -sample/channel memories. The generator's output bandwidth is 100 MHz . A single-channel version, the LW410, sells for $\$ 13,945$. Both units give you the option of 1 M sample/channel waveform memories. Tek's AWG $2040(\$ 19,995)$ outputs $1 G$ sample/sec on one channel from a 4 M -sample memory. The company's 4-channel AWG 2005 (\$9995) outputs 20 M samples/sec from memories that hold 64 k samples/channel.

Although earlier generators had wave-form-definition capa-
bilities, engineers have customarily used PCs to perform this task off-line. If you use an IEEE-488 or an RS-232C interface, you can link a PC running a waveform-definition package to an ARB that has only minimal definition capabilities. You can then try out and tweak your waveforms much as if you were using one of the new generators. Tek and LeCroy insist, however, that many users find it too cumber-
some to use both a PC and a generator for waveform definition. According to the instrument companies, these users want the definition capabilities in the generator, and the vendors believe that their new products provide the functions necessary to take the pain out of the definition process.

Waveform definition has been plagued by several problems you're unlikely to think of until you have to define a waveform. Many generators require the length of the data set that defines a waveform to be a multiple of eight samples. The LeCroy units allow ensembles that have any integral number of samples up to the memory depth. Modifying a waveform often results in changing the length of the sample set. To keep the repetition rate of the output waveform constant, you must tweak the clock rate to compensate. With the LeCroy and Tek generators, you needn't think about such details.

Both vendors' generators provide extensive waveform-editing capabilities. As with a word processor, you can edit in either insert or overstrike modes. In overstrike mode, your changes replace portions of the original waveform; the insert mode adds points between points that you choose. LeCroy also touts an undo feature that keeps you from losing your work if things go awry during your editing session.

One specification of the
Looking exactly like the vendor's Scopestation 140 DSO, LeCroy Corp's LW420 and 410 output arbitrary waveforms at 400 M samples $/ \mathrm{sec}$. Like the Scopestation, the generators include PC motherboards.

LeCroy generators and Tek's higher speed unit at first seems impossible: Both vendors claim 100 -psec edgeplacement resolution. Yet, all of these generators have a minimum clock period much longer than 100 psec- 2500 psec for the LeCroy units; 1000 psec for the AWG 2040. The secret lies in the fact that the generators produce an analog output. If you realize that an edge is actually a ramp defined by several points, you discover that you can position an edge with greater precision than you might have thought possible.

Both vendors' generators incorporate a lot of high technology. The LeCroy units include a $33-\mathrm{MHz}$ 80486DX PC mother-board with 16 Mbytes of RAM and a 130 -Mbyte hard. drive (a 240 -Mbyte hard drive is optional). The LeCroy generators store data initially in a 4 -byte/point floating-point format. DSP algorithms that run on the CPU chip's numeric coprocessor reduce the data to the 8 -bit form that drives the output DAC. These algorithms perform a host of functions. For example, they filter the data to limit the signal bandwidth or slew rate, and they allow you to define waveforms in the frequency domain by specifying amplitude and phase relationships among the component frequencies.

It seems likely that in the future these vendors will produce less expensive generators that incorporate the new units' advanced output features but lack their waveform-definition capabilities. EEs in test development and design need generators that include the definition features. Organizations such as production-testing facilities need the definition capabilities much less; test departments are in the business of using waveforms, not of defining them. The LeCroy and Tek products let design and test-development engineers define waveforms and then transfer them to lower cost generators through floppy-disk drives or network connections.-Dan Strassberg
LeCroy Corp, Chestnut Ridge, NY, (800) $453-2769$.

Circle №. 301
Tektronix Inc, Beaverton, OR, (800) 426-2200.

Circle No. 302


Piher's new highly compact cermet trimmers are ideal for applications where space is restricted and component size is critical; their nominal body size is only $1 / 4^{\prime \prime}$ in all dimensions. And, they are available directly from stock.

You can order these trimmers in either horizontal or vertical adjustment in an ohmic range of $100 \Omega$ to $1 \mathrm{M} \Omega$, on tape for automatic insertion, or in bulk. Contact us if you would like to have samples, product literature or more information.

PII-EA
A LEMEGGITT Co.

903 Feehanville Drive Mt. Prospect, IL 60056 Telephone: 708/390-6680 Toll-Free: 800/323-6693 Facsimile: 708/390-9866

CIRCLE NO. 4


## Kilaunches


new ASICs

Introducing a fleet of high-speed, $0.5 \mu \mathrm{~m}$ or $0.8 \mu \mathrm{~m}$, three-layer metal ASICs designed to meet a range of voltage needs. 3V, 5V, 3V/5V. Our ultra highdensity $0.5 \mu \mathrm{~m}$ MSM10R Sea of Gates offers over half a million gates for low-power portable and workstation applications. For mixed $3 \mathrm{~V} / 5 \mathrm{~V}$ applications, choose our MSM33S $0.8 \mu \mathrm{~m}$ SOGs.

Need cell-based macrocell technology at 3 or 5 Volts? Try our $0.8 \mu \mathrm{~m}$ MSM92S. RISK-FREE DESIGN. OKI offers clock tree macrocells with $\leq 0.5 \mathrm{~ns}$ clock skew and $\mathbf{9 9 \%}$ fault coverage using scan-path design for ATVG. For product information and OKI's Clock Skew and Scan-Path Application Notes, call 1-800-0K1-6388 and ask for Pkg 085.


## OKI

Semiconductor

785 North Mary Avenue Sunnyvale, CA 94086-2909 Phone: 408-720-1900 Fax: 408-720-1918

People-to-People Technology

# EDN-Nsw Products <br> <br> TEST \& MEASUREMENT 

 <br> <br> TEST \& MEASUREMENT}

## FREE INFO, FREE POSTAGE

Use our postage-paid reader-service cards to get more information on
any of these products.
Adapter allows simultaneous testing of up to 32 PCMCIA cards. Each PCM4 accommodates four type II or III PCMCIA cards. As many as eight of the units connect to one PC; each adapter interfaces via a full-length ISA-bus card. The PCMCIA sockets support cards that operate from 3.3 or 5 V . Each socket's data lines are separately buffered and protected from short-circuit damage. Near each socket are red and green LEDs that indicate whether the card under test passed or failed. $\$ 1850$. FarPoint Communications, Lancaster, CA. (805) 726-4420.

Circle №. 423

Data-acquisition units connect to PC parallel ports. As many as 15 $5.5 \times 1.75 \times 7.5-\mathrm{in}$., $2-\mathrm{lb}$ DataShuttles connect to one parallel port of a PC. Each of the units includes eight analog inputs with a choice of 12 - or 16 -bit resolution, eight digital I/O channels, and a counter/timer. GUI software is included. When you use the units to measure temperature, you can expect reading errors as low as $0.005^{\circ} \mathrm{C}$. From $\$ 995$. Strawberry Tree Inc, Sunnyvale, CA. (408) 736-8800.

Circle No. 424

Antivirus system includes software and hardware. The PC Defender ( $\$ 119.95$ ) comprises three elements: Scan and Clean software, a bootmonitor card that fits in an 8 -bit ISAbus slot, and an illegal-activity monitor, which loads as a DOS device driver but also works under Windows V3.1. You can use the Scan and Clean software to immunize files against future virus infestations. American Megatrends Inc, Norcross, GA. (404) 263-8181.

Circle No. 425

## Windows data-acquisition-board drivers support 32-bit applica-

 tions. DriverLinx V2.0 is a series of multiuser, multitasking drivers that run under Windows 3.x and work with boards from six vendors. The software is compatible with both the Win 32s API (a subset of the Windows NT API) and Watcom's proprietary Windows extensions. $\$ 395$; upgrade for current users, $\$ 49$. Scientific Software Tools Inc, Paoli, PA. (215) 889-1354.Circle No. 426

VXIbus systems test SDH and SONET network elements. The VX4610 module and the SX4610 system permit comprehensive production testing. The $\$ 40,000$ module is compatible with software for the vendor's recently announced CTS 710 and 750 SONET and SDH test sets. The $\$ 55,000$ system includes a 13 -slot VXI mainframe. Options add $52-$-, $155-$-, and $622-\mathrm{Mbps}$ optical signal interfacing and DS-1/DS3 and E1 tributary testing. Tektronix Inc, Beaverton, OR. (800) 426-2200.

Circle No. 427


Tiny 4-channel data logger accepts plug-in signal conditioners. The self-configuring, battery-powered MicroDataLogger accepts signal conditioners for temperature, humidity, pressure, light level, ac and dc current, power, luminance, occupancy, and rotational velocity, among other parameters. The logger stores 16,00012 -bit readings per channel. An internal realtime clock time-stamps the data. < $\$ 1000$. Architectural Energy Corp, Boulder, CO. (303) 444-4149.

Circle №. 428

RF power meter measures to 26.5 GHz. The Rohde \& Schwarz NRVS measuring heads are fully characterized at the factory and never need adjustment. Within each head is an EPROM containing the calibration data, including frequency response and temperature sensitivity. Both diode and thermal sensors are available. \$2330; delivery, six weeks ARO. Tektronix Inc, Beaverton, OR. (800) 4262200.

Circle No. 429

New $\mu$ P speeds 5G-sample/sec, 2channel portable DSO's command processing. The 9360 now includes a $33-$ $\mathrm{MHz} 68030 \mu \mathrm{P}$. The new processor speeds up most operations on the 600-MHz-bandwidth real-time scope by a factor of 2 to 3 . There is no increase in the $\$ 12,490$ price. LeCroy Corp, Chestnut Ridge, NY. (914) 425-2000. Circle No. 430


- Manufactured and tested to MIL-T-27
- Frequency range 20 Hz to 250 KHz
- Available from 100 milliwatts to 3 watts
- Impedance from 20 ohms to 100 K ohms
- Operating temperature $-55^{\circ} \mathrm{C}$ to $+130^{\circ} \mathrm{C}$
- Low profile .2" ht.

PICO surface mount units utilize materials and methods to withstand extreme temperature $\left(220^{\circ} \mathrm{C}\right.$ ) of vapor phase, I.R., and other reflow procedures without degradation of electrical or mechanical characteristics.


See EEM or send direct
for Free PICO Catalog. Call toll free 800-431-1064 in NY call 914-699-5514 FAX 914-699-5565


Electronics, Inc.
453 N. MacQuesten Pkwy., Mt. Vernon, N.Y. 10552 CIRCLE NO. 17

Broadband mixer covers 200- to $\mathbf{3 0 0 0}-\mathrm{MHz}$ range. The RMS-30 broadband mixer covers 200 to 3000 MHz . The surface-mount device's all-ceramic housing measures $0.25 \times 0.31 \times 0.275 \mathrm{in}$. The units can pass MIL-M-28837. \$6.95 (50). Mini-Circuits, Brooklyn, NY. (417) 335-5935.

Circle No. 440

Power MOSFETs suit low-voltage applications. A line of low-voltage, low-power ( $\mathrm{R}_{\mathrm{DS}(O N}$ ) MOSFETs come in hermetic, isolated TO-254, TO-258, and TO-257 metal packages. The maker screens all units to MIL-S-19500, TX, TXV, and "S" levels. $\$ 34.50$ to $\$ 43.05$ (100). Omnirel Co, Leominster, MA. (508) 534-5776.

Circle No. 441


Adapter converts quad-flatpack ICs to pin-grid-array devices. An adapter for 196-lead plastic quad flatpacks (PQFPs) 486 CPUs converts them into 169-lead PGA (pin-grid-array) devices. The adapter has an FR-4 glassepoxy base and measures 1.6 mm square and 1 mm thick. The combination of the PQFP 486 CPU and adapter is less expensive than a PGA 486 CPU. $\$ 10$ (1000). TelTec Inc, Minneapolis, MN. (612) 854-9177.

Circle No. 442

## Compact electrolytic capacitors

 have high capacitance. The SI series of electrolytic capacitors measures 22 mm in diameter $\times 20 \mathrm{~mm}$ long. The snap-in devices are available in values from $47 \mu \mathrm{~F}$ to 33 mF ( $\pm 20 \%$ ) and voltage tolerances from 16 to 450 V dc. Their operating range is -40 to $+85^{\circ} \mathrm{C}$, and load life is 2000 hours ( $\pm 12$ hours) at their maximum rated voltage. $\$ 1.59$ to $\$ 10(10,000)$. NTE Electronics, Bloomfield, NJ. (201) 748-5089.Circle No. 443

## FREE INFO, FREE POSTAGE <br> Use our postage-paid reader-service cards to get more information on any of these products.

Capacitor networks come in 4- to 14-pin configurations. The 900 Series of capacitor networks suit bypassing, filtering, coupling, and terminating applications for ICs. The capacitors can be bused or isolated. Delivery is eight weeks ARO for nine stock configurations. Isolated, \$0.86; bused, $\$ 1.43$ (500). Bourns Inc, Logan, UT. (801) 750-7200.

Circle No. 444

Nonexplosive separation nut provides safe release of hardware in critical applications. The Model 9421-2 nonexplosive separation nut, a space-grade $0.25-\mathrm{in}$. fastener, permits separating hardware in 20 msec with very low shock and no debris, contaminants, or pollution. Each nut contains two redundant electromechanical actuators. You can reset the nut using no special safety or handling restrictions. The nut carries the 5000-lb mating load of $1 / 4-28 \mathrm{UNF}$ bolts. Operating temperatures range from -238 to $+250^{\circ} \mathrm{F} . \$ 2495$ (25); delivery is two weeks ARO. G\&H Technology, Camarillo, CA. (805) 4840543.

Circle No. 445

Tiny switch combines pushbutton with slide action for small, portable devices. The model MMPS101 switch measure 0.276 in. wide $\times 0.472 \mathrm{in}$. long $\times 0.079 \mathrm{in}$. high. The surface-mount switch's single button works as both a single-pole momentary pushbutton switch and a 1-pole, 3position (maintained) slide switch. The switch body has seven 0.04 -in. terminals and two pc-board projecting bosses. The switch's contact rating for both the pushbutton and slide contacts is 200 mA at 4 V de from -10 to $+60^{\circ} \mathrm{C}$. The switch body is high-temperature PPS and has molded-in, gold-plated copperalloy contacts, a rigid stainless-steel frame, and a $6 / 6$ nylon actuator. $\$ 2.59$ (1000). MORS/ASC, Wakefield, MA. (617) 246-1007.

Circle No. 446

IR thermocouple requires no power. The model IRt/c IR sensor has a $10: 1$ field of view. The device can measure the temperature of a $1-\mathrm{in}$. spot from a distance of 10 in . Its temperature ranges from -50 to $>+3000^{\circ} \mathrm{F}$. The device is intrinsically safe and exceeds
all applicable NEMA standards. $\$ 199$ (single sample). Exergen Corp, Newton, MA. (617) 527-6660. Circle No. 447

Passive network tightens up PCMCIA fax-modem cards. The IPEC series of thin-film network integrates 16 passive components in a monolithic chip. The components assist Personal Computer Memory Card International Association (PCMCIA) fax-modem cards in meeting international EMI/RFI specs. The series comprises three standard resistor/capacitor values. $\$ 2.30$ to $\$ 3(10,000)$; delivery, six to eight weeks ARO. California Micro Devices Corp, Milpitas, CA. (408) 263 3214.

Circle No. 448

RF coaxial connectors feature quick-change design fo wattmeters. A line of quick-change RF $7 / 16$ is compatible with a wide variety of multilevel wattmeters and is available in male and female configurations. Suitable for high-power testing and monitoring, the connectors meet DIN 47223 and IEC 169.4 requirements. The connectors feature $50 \Omega$ impedance, low VSWR up to 7 GHz , and a voltage rating of 2.7 kV . Male, $\$ 135$; female, $\$ 65$. Tru-Connector Corp, Peabody, MA. (508) 532-0775.

Circle No. 449


PTC thermistors make dandy selfregulating heaters. Positive-temper-ature-coefficient (PTC) thermistors combine a heater and thermostat in one ceramic material. Because of their high temperature coefficient of resistance, these devices respond to temperature changes by automatically adjusting their power dissipation, maintaining a nearly constant body temperature over a wide ambient-temperature range. Configurations include chips and disks with no leads as well as special configurations with patterned holes. An application note is available. Standard devices cost $\$ 0.20$ to $\$ 1$ in large quantities. Keystone Carbon Co, St Marys, PA. (814) 781-4444.

Circle №. 450

## Panseonic

 cobegeoopref

- Cilip Ceramic Capaciion
- Chifp Iantalum Capacitors
- Timmer Potentiometers
- Electrolytic Capacitors
- Chip Resistors
- Chip "ZNRs"
- Switches
- LEDs

Call, wite or fex for your FREE CATALOC today!


Qunlty Electronic Componens, Stperior Service 1-800-344-4539


[^2]See EEM or send direct for Free PICO Catalog. Call toll free 800-431-1064 in $N Y$ call 914-699-5514 FAX 914-699-5565

## FREE INFO, FREE POSTAGE

Use our postage-paid reader-service cards to get more information on
any of these products.
Nickel metal-hydride cell is available in "prismatic" form. The model HHF80T nickel metal-hydride (NiMH) cell comes in rectangular, or "prismatic," form, permitting more densely packed batteries than possible with

cylindrical cells. The cells measure 17 mm long $\times 6.1 \mathrm{~mm}$ wide $\times 67 \mathrm{~mm}$ high. The cells have a nominal output voltage of 1.2 V and a nominal capacity of 760 mAhr. \$8 (500 to 1000). Panasonic Industrial Co, Secaucus, NJ. (800) 8483979.

Circle No. 432

SIP bridge rectifiers streamline assembly and save space. Three pc-board-mounted, 3-ф, full-wavebridge rectifiers suit inverters, servo motors, and HVAC applications. The devices' ratings are 20 A at 800 V $(\$ 10.15), 30 \mathrm{~A}$ at $800 \mathrm{~V}(\$ 11.05)$, and 30 A at 1600 V ( $\$ 13.50$ ). Delivery is 16 to 18 weeks ARO. Toshiba America Electronic Components Inc, Irvine, CA. (714) 455-2000.

Circle No. 433

Supply takes $\mathbf{5 0 \%}$ less space than conventional models. The model SPA-125, a fully enclosed off-line 125 W switcher supplies 56 V dc. The device lets you parallel multiple units to achieve $n+1$ redundancy in the front end of a distributed-power system. The unit has Class B EMI filtering, thermal protection, remote on/off, and a powerfail signal. The unit also recharges a 48 V backup battery. MicroEnergy Inc, Longwood, FL. $\$ 178$ (100). (407) 8312000.

Circle No. 434

## Integrated switching-regulator family conserves pc-board space.

 A family of integrated switching regulators includes three models that are pin-compatible with linear regulators. The PT5100 offers $3.3,5$, and 12 V outputs. The dual 1A PT5600/7500 is a dual-output version of the company'sstandard 1A models. The PT6100 exhibits $90 \%$ efficiency, comes in a 12 pin SIP, and has adjustable outputs. PT5100, \$11.90; PT5600, \$19.90; PT6100, $\$ 14.90$ (100). Power Trends, Batavia, IL. (708) 406-0900. Circle No. 435

Bulk supplies fit three to a rack. The model LT1700 universal-input converter provides 400 W at 56 V dc. The unit comes in a $4 \times 5 \times 7$-in. package. It features transient suppression, filtering, control, and shock and vibration immunity. You can parallel three units in one 5.25 -in. rack. The supply operates at up to $71^{\circ} \mathrm{C}$ without forced air or heat sinks. The unit has a negative temperature coefficient for safe battery charging. Holdup time (when powering the company's de/de converters) is 75 to $300+$ msec. $\$ 1036$ (one); delivery, six weeks ARO. Melcher Inc, Chelmsford, MA. (508) 256-1812.

Circle No. 436


NiMH batteries hold 40\% more juice than NiCd batteries. The DR19 and DR31 nickel metal-hydride (NiMH) batteries last $40 \%$ longer than comparably sized NiCd batteries. The DR19 is a $10.8 \mathrm{~V}, 1500-\mathrm{mAhr}$ battery in a $9 \times 4 / 5 \mathrm{~A}$ package. The DR31 is a $10.8 \mathrm{~V}, 2400-$ mAhr battery in a $9 \times 4 / 3$ A package. DR19, \$99; DR31, \$169. (retail). Duracell International Inc, Bethel, CT. (203) 796-3281.

Circle №. 437

## Inverters power CCFT backlighting

 of dual-scan color LCDs. The L360B series of cold-cathode fluorescent-tube (CCFT) inverters work with the Sharp LM64C08P and the Hitachi LMG972/XUFC dual-scan color LCDs. The inverters measure $120 \times 20 \times 13$ mm . The inverters accept inputs from 10.8 to 13.2 V dc. Output is 1600 V -ac rms for the Sharp LCD and $1300 \mathrm{~V}-\mathrm{ac}$ rms for the Hitachi LCD. Typical output current is $4.8-\mathrm{mA}$ rms. Both inverters offer brightness control. The manufacturer's factory is IS09001 approved. $\$ 20$ (OEM quantities). Xentek Inc, San Marcos, CA. (619) 471-4001.Circle №. 438

# A radical shift in thinking about high power diode lasers. 




Here's some food for thought: A fast-growing selection of high power diode lasers and related components from Opto Power. All with aggressive OEM pricing, easy integration, instant availability, and lifetime guarantees to meet your individual needs.

Already, our diode lasers are fueling the creative juices of people like you the world over. Sparking ideas in such applications as medical/dental therapy and surgery, marking, cutting, soldering and industrial heat treatment, optical read/write, graphic arts/printing, ranging/ LADAR, and many, many more. Not to mention

breakthrough applications that are being defined even as you read this.

Now the question is, how can Opto Power diode lasers expand your possibilities? Provide more elegant solutions to real world problems? Revive that "impossible design" you've had sitting on the back burner? Or perhaps provide the creative impulse for something entirely new?

To make it all very easy, we offer several levels of integration. Think of them as "building blocks" - a varied selection of electrical, thermal and optical components that satisfy all levels of technical expertise. Each at the lowest prices ever seen in the industry.

| $\$ 390 *$ | 1-watt CW output <br> Part \# OPC-A001-808-CT |
| :--- | :--- |
| $\$ 1,000^{*}$ | 1-watt CW fiber delivery <br> Part \# OPC-A001-810-FC |
| $\$ 2,850 *$ | 20-watt CW output <br> Part \# OPC-A020-798-CS |
| $\$ 5,2500^{*}$ | 15-watt CW fiber delivery <br> Part \# OPC-A015-830-FC |
| $\$ 18,500$ | Turnkey 15-watt CW fiber delivery <br> system (1-9 quantity price) |

*Quantities of 50 to 99
So start thinking about all the things you can do with high power diode lasers. Because now, the only limit is your imagination. For more information on our family of high power diode laser products, call or write Opto Power Corp., 15251 E. Don Julian Rd., City of Industry, CA 91745. Phone (818) 369-6886, Fax (818) 369-4812.

# EDN-NEW PRODUCTS BOARDS \& BUSES 

Module brings $\mathbf{1 6 - b i t}$ timers to PC/104. The PMC-CTC module provides six 16 -bit counter/timers in a PC/104 module. The timers are independent, each with its own buffered clock running as fast as 10 MHz . The timers are capable of providing frequency or event counting, time interval measurements, pulse marker or square-wave generation, or 1 -shot simulation. The module uses 5 mW of power and operates over an extended temperature range. $\$ 125$. WinSystems Inc, Arlington, TX. (817) 274-7555.

Circle №. 349

STEbus board features 386SX. The SCIM386T board puts a 16 - or $25-\mathrm{MHz}$ 386SX processor on the STEbus with a mezzanine expansion capability. The board runs a DOS-like real-time operating system that allows use of PC-compatible development tools. The board has sites for as much as 4 Mbytes of DRAM, an EPROM socket, a parallel and two serial ports, and a keyboard interface. Graphics display is provided through the mezzanine bus card. $<£ 500$. Arcom Control Systems Ltd, Cambridge, UK. (0)258-840999. Circle No. 350

## FREE INFO, FREE POSTAGE

Use our postage-paid reader-service cards to get more information on any of these products.

## SVGA and flat-panel display come

 to STD-32. The ZT8982 card operates in both STD and STD-32 bus systems. It provides both a graphics and keyboard interface with switching technology that allows it to service several processors simultaneously. The card contains 1 Mbyte of video memory and provides SVGA display capability with hardware acceleration of Windows functions. ZT8982 also drives monochrome and color STN and TFT flatpanel displays. \$595. Ziatech Corp, San Luis Obispo, CA. (805) 541-0488.Circle №. 351

S-bus cards speed networking. The SunATM and SunFastEthernet boards offer high-speed networking links. The ATM board provides a 155 Mbps data rate over optical fiber (\$1295) or UTP wire (\$995). It provides AAL5 service of ATM over a SONET
physical interface. The Ethernet board (\$795) provides a media-independent interface and can handle 10 - or $100-$ Mbps CSMA/CD protocol Ethernet traffic. Sun Microsystems Computer Corp, Mountain View, CA. (415) 9601300.

Circle №. 352

Interface Module. A \$1350 interface module from Ziatech, the ZT 88 CT 93 , now allows direct connection between GE FENUC's Genius I/O products and the STD-32 bus. Ziatech Corp, San Luis Obispo, CA. (805) 541-0488.

Circle No. 353

VME card provides four PCMCIA slots. The RM230 provides slots for four PCMCIA (Personal Computer Memory Card International Association) cards in a 6U VME board. The slots provide two independent PCMCIA blocks, allowing differing PCMCIA types to be used together. The card accommodates up to 256 Mbytes of memory and can accept fax/modem or Ethernet interface cards. From $\$ 580$ Ramix Inc, Chatsworth, CA. (818) 3496772.

Circle No. 354


Aleph Reed Relays embody our own precision switches with state-of-the-art contact materials such as rhodium, mercury, ruthenium and palladium. Get the Aleph Edge!

- Industry standard and custom configurations
- Low coil power; high speed; high insulation resistance
- SIP, DIP and Surface Mount packages
- RF, current sensing, high voltage, low TEMF \& others Write, Call or Fax for detailed engineering idea kit.
(818) 365-9856 • (800) 423-5622 • FAX (818) 365-7274


## Eclipse-The Ultimate Universal Programmer



## EDN-New Products

## COMPUTERS \& PERIPHERALS

SPARCstation 10 system includes graphics accelerator board. The Marixx ds Graphics Station, a fully configured, desk-side SPARCstation 10compatible system, comes with graphics for Solaris 1.1 or 2.3 preloaded on the hard drive. The system includes a Viking $50-\mathrm{MHz}$ SuperSPARC $\mu \mathrm{P}$ with a 1-Mbyte external cache, a TGX200 graphics accelerator board ( $1920 \times$ 1080-pixel resolution), and a 2 -Mbyte video RAM. It also includes 64 Mbytes of RAM, a 2-Gbyte internal hard drive, an internal CD-ROM, a $19-\mathrm{in}$. color monitor, a floppy drive, a keyboard, and an optical mouse. $\$ 28,115$. Aries Research, Fremont, CA. (510) 659-1544.

Circle No. 340

## Removable-media subsystem

 stores 256 Mbytes. The SyQuestbased HammerDisk PE 250 cartridge subsystem, a SCSI-2 removable-media drive, stores 256 Mbytes. The drive is compatible with 105 -Mbyte data cartridges used with the manufacturer's other subsystems. Other features include a $13.5-\mathrm{msec}$ average seek time, a $2.4-\mathrm{Mbyte} / \mathrm{sec}$ sustained transfer rate, a 4-Mbyte/sec burst transfer rate,
## FREE INFO, FREE POSTAGE <br> Use our postage-paid reader-service cards to get more information on any of these products.

a $3600-\mathrm{rpm}$ rotational speed, and a 100,000 -hour MTBF rate. $\$ 899$. FWB, San Francisco, CA. (415) 474-8055.

Circle No. 341

## Software allows easy upgrades to

PA-RISC. Two software packages, HP Basic/UX for the HP 9000 Series 700 platform and HP Basic Plus, lets users upgrade to the PA-RISC computer technology without sacrificing their familiar programming environment. HP Basic/UX for Series 700, Model E2046A, costs $\$ 1600$; HP Basic Plus for Series 300 and 700, Model E2165A, costs $\$ 350$. Hewlett-Packard, Palo Alto, CA. (800) 452-4844, ext 8044.

Circle No. 342

Graphics cards offer increased speeds over Sun GX cards. The TGX100 and TGX120 graphics accelerators extend the company's Turbo GX
series and increase speed to two to three times the performance of standard Sun GX cards. The two cards have respective resolutions and refresh rates up to $1152 \times 900$ pixels at 76 Hz and $1280 \times 1024$ pixels at 76 Hz . Both are single-slot, 8-bit color, single-buffered cards and are compatible with all SPARCstations. The TGX100, with 1 Mbyte of RAM, costs $\$ 1595$; the TGX120, with 2 Mbytes, costs $\$ 2200$. Integrix Inc, Newbury Park, CA. (805) 375-1055.

Circle No. 343

CD-ROM travels with portable PCs. The Reno Personal CD-ROM Player, a double-speed, external CD-ROM drive for computers or audio CDs operates with NiCd batteries or an ac power source. As a CD-ROM player, the drive connects to a PC via a SCSI connection. The package includes the player and a docking connector. Features include data-transfer rates up to 306 kbps , access speeds of $<180 \mathrm{msec}$, and a $64-$ kbyte buffer memory. $\$ 399$ to $\$ 549$. Media Vision, Fremont, CA. (510) 7708600.

Circle No. 344

## TAKE THE MAJOR LEAGUE CHALLENGE:

We Ship On Time Or Your Order Is FREE


When you need quality connectors in a hurry, or your current supplier balks, call the Major League "Bullpen" at 1-800-STADIUM. (1-800-782-3486) Our All-Star staff has over 35 years experience. Major League will ship your parts on time... or they're on us!

Don't wait for the bottom of the ninth, ask for your FREE Major League Electronics catalog today.

 Phone 812-944-7244 • Fax 812-944-7268 *Agent/Distributor inquiries welcome.

# AFFORDABLE Thin Film Chip Resistors? Look at the Specifications: 

affordable thin film precision \& stability
$0.1 \%$ \& 0.5\% R-value tolerance standard

- $\pm 25$ to $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ TCR

0402, 0603, and 0805 package size
E-24 to E-96 series in stock

- thin film performance at thick film prices!

Manufacturer


Susumu Co., Ltd.
14 Umamawashi-Cho, Kamitoba
Minami - Ku, Kyoto, Japan 601
075 671-7371, Fax 075 671-7374

## EDN-NEW Products



Signal-integrity-analysis tools suits board-level designs. BoardSpecialist includes the BoardScan and PCB Greenfield signal-integrity tools. BoardScan, a pc-board screener, identifies critical nets violating specified design limits. PCB Greenfield is a transmission-line-verification tool for signal integrity, crosstalk, and time delays. BoardSpecialist Plus adds a third tool, Phidias, to the package. Phidias is a software tool for creating behavioral models used by BoardScan and PCB Greenfield from component-data-book information. BoardSpecialist costs $\$ 31,500$, and BoardSpecialist Plus costs $\$ 37,000$. Quantic Laboratories Inc, Winnipeg, Manitoba, Canada. (204) 942-4000.

Circle No. 414

Generator automates library development. The Paradigm library tool set automates the development of the vendor's Paradigm XP and XP libraries from standard ASIC formats. The tool set includes three software packages: the VeriFE Verilog-to-Zycad format translator, the Libertee library compiler, and the Certifi library verifier. VeriFE costs $\$ 15,000$, and Libertee comes bundled with Certifif for $\$ 15,000$. Zycad Corp, Fremont, CA. (510) 6234400.

Circle No. 415

## Math package is available on the

 Macintosh. Matlab Version 4 is now available for the Apple Macintosh. The software combines extensive computational features with 3-D object-oriented visualization capabilities. Prices start at $\$ 1695$. The MathWorks, Natick, MA. (508) 653-1415.Circle No. 417

Low-cost automatic place-androute IC-layout tool provides faster and denser layouts. According to the manufacturer, L-Edit/SPR Version 4.0 provides layout-optimiza-
tion routines that offer an order of magnitude improvement in layout time and up to $25 \%$ higher layout densities than the previous version. The software also accommodates designs with twice as many elements as the old software. LEdit/SPR Version 4.0 starts at $\$ 995$ for PCs, $\$ 1495$ for Macintosh systems, and $\$ 2995$ for Unix workstations. Tanner Research, Pasadena, CA. (818) 7923000.

Circle No. 416

Viewer simplifies graphical debugging of Verilog designs. The RTL-Spreadsheet viewer displays block diagrams of designs, including dynamic data values, as you run a simulation. The program comes with the company's Magellan software. Prices start at $\$ 1995$. System Science Inc, Palo Alto, CA. (415) 812-1800.

Circle №. 418

## REVISIONS

ProCAD Advanced for Windows version 2.0 performs schematic capture and pc-board layout. Prices start at $\$ 320$. Interactive CAD Systems, (408) 970-0852. Circle No. 419
Release 1.2 of MultiProx, Comdisco's multiprocessor code-development system, generates C code that runs $30 \%$ faster than the earlier version. Multiprox 1.2 costs $\$ 15,000$. Comdisco Systems, (415) 5745800.

Circle №. 420
VHDL for PLD designers supports IEEE-1164 standard. Version 1.1 of VHDL-Direct, an option to ABEL-5, adds IEEE-1164 support. The new standard, an extension of IEEE-1076, adds a common set of data types for simulation. The VHDL 1076 standard doesn't include multivalued logic to represent cases, such as high impedance, strong and weak signal strengths, and don't-care states. Before the new standard became available, each VHDL simulation vendor defined its own system of data types, resulting in design-portability problems between simulators. VHDL-Direct runs on PCs and costs $\$ 1995$. ABEL-5 costs \$1995. Data I/O, Redmond, WA. (206) 881-6444.

Circle No. 421

## EDN

## PRODUCT MART

This advertising is for new and current products.
Please circle Reader Service number for additional information from manufacturers.


The Most Flexible
EPROM Emulator You Can Get Today

- Emulates up to eight 4-Megabit EPROMS through one standard serial port
- Downloads 2-Megabit programs
seconds
- Examine and modify individual bytes or blocks.

Incredible Technologies, Inc.
Viss, Mastercard and American Express Accepted
Order Now - Ir's Easy
Call (708)870-7027 or Fax (708)970-0120
For Moro Information

## ITAdvin



PILOT-U84 Universal Programmer The Leader in New FPGA Support - Altera MAX 7064, 7128 - Xilinx 1736D,1765D etc

- Intel FX-740, FX-780; 87C196 KD,KR,JR,MC etc - Moto 68HC711D3, E9; 68HC705 C8,C9,P9 etc - WSI PSD-4XX,-5XX,PAC,SAM • Atmel 29 C 040 etc - AMD MACH435, 29F040, 16R8-4 - Lattice pLSI etc - All packages to 256 -pin: PLCC, PGA, QFP,TQFP,SOIC For immediate support, please call 800-627-2456 FAX: (408) 736-2503

CIRCLE NO. 231
UNIVERSAL/GANG PROGRAMMERS


FLEX. 700
40 pins from $\$ 845$ 48 pins from $\$ 945$
TUP. 4001300
\$745/\$575
As FLEXible as your needs are:

- Supports EPROM, FLASH, PLD, FPGA, GAL, MPU, ...in DIP, PLCC, SOP, QFP, PGA
- Expandable from 40 pins to 256 pins and to 4 or 8 sockets for gang programming
- Universal 44, 68, \& 84 pin PLCC modules.
- Free software updates via BBS.
- Programming algorithms approved by IC Manufacturers


44388 S. GRIMMER BLVD., FREMONT.CA 94538 Tel: (510) 623-8859
Fax: (510) 623-9925

## DECISION

## IS YOURS!

as to who gives you the best value? 5 DAY TURN SERVICES:


CIRCLE NO. 232


## IMAGINE IF YOUR PRODUGT COULD TALK!



V8600 text-to-speech synthesizer

- Converts plain ASCII text into speech ("talking printer") - Requires only a single 5V supply and speaker
- Unlimited vocabulary-no custom recording necessary - Programmable pitch, rate, tone, volume, etc.
- Text, character, phonetic, tone and PCM modes
- Microprocessor, serial and printer interfaces
- Use in telecom, robotics, monitoring systems, etc.
- Less than $\$ 100$ in OEM quantities
- ISA, PC/104 and stand-alone versions available

FREE V8600 DATA BOOK USA Ph: 2063553800 Fac 3551098
 USA Ph: 20635533000 Fax 355109 RC Systems, inc - 1609 England Avenue - Everett, WA 98203 USA

## CIRCLE NO. 236

## HiWIRE II

Schematic and PCB Software


With support for expanded and extended memory, HiWIRE II can handle your most demanding schematic and PCB designs. The unique HiWIREII editor allows you to display and edit schematics and PCBs simultaneously, using the same commands for each. HiWIRE II is \$995 and is guaranteed.

## TV WYIVTRE ${ }^{\text {® }}{ }^{\text {B }}$ Wintek Corporation <br> WINTBE Lafayette, IN 47904 <br> Lafayette, IN 47 (317) 448-1903

## 1-800-742-6809

## CIRCLE NO. 239

Windows Schematic Capture to PCB Layout Single System Dynamic Integration 5995


Before Spending a lot of money on 80's tech. PADS, Protel, P-CAD etc, You should take a look at our 90's Dynamic "One CAD Solution"-Schematic capture, PCB, two sided SMT,Autorouter, Mechanical drafting ... Antegrated Schematic, PCB, \& Mech. drafting Real time Pin/Gate swap \& Cross Probe, lu Res. Real time Fwd \& Bkwd Annotation, Network, etc NOCAD,PADS,PCAD,AutoCAD,Protel, etc Compt No Limits!!. Incentive disent to other CAD users Full function eval. kit with complete manuals (4Bks) $\$ 100.00$ (Creditable towards purchase) Interactive CAD Systems, P.O. Box 4182 Santa Clara, CA 95056. (408) 970-0852, FAX: (408) 986-0524

## Powerful

 PLD and CPLD design: \$1995ABEL", the industry-standard universal PLD design tool, now gives you more power for less:

- New StateCAD" graphical entry option lets you draw state machines
- VHDL - Direct" for full VHDL design entry and synthesis
- New fitter support includes AMD ${ }^{\text { }}$ MACH, Altera ${ }^{\text {® }}$ MAX, and Lattice ${ }^{\omega}$ pLSI devices
To order call 1-800-3-DataI0 EXT. 602


CIRCLE NO. 237


Signal and Power Contacts
Y Series discrete pins and sockets provide current ratings from 2.5 to 500 amps , mechanical life in excess of 100,000 cycles and .04 to 8 milliohms contact resistance. Sockets include the Hypertac ${ }^{\circledR}$ low force contact system. Printed circuit board, ring terminal, and solder cup terminals are available.

FOR ADDITIONAL INFORMATION, CONTACT: HYPERTRONICS CORPORATION
16 Brent Drive, Hudson, Massachusetts 01749 (800) 225-9228 [In Mass. \& Canada (508) 568-0451] FAX: (508) 568-0680
CIRCLE NO. 240

## PCB RUSH SERVICE Proto Manufacturing

24 hour Multi/Rigid<br>左 10 day std delivery<br>A Design \& CAM<br>Laser Plotting<br>㳯 LPI/DFSM<br>Mil GF \& GI<br>Nice People<br>Dial (800) PCB-RUSH<br>Sun Circuits Incorporated 5124 Calle del Sol<br>Santa Clara, CA 95054<br>(408)727-7784 fax (408)727-0347 BBS/Modem (408) 988-3591

## A Complete Line of Development Boards, Programmers and In-Circuit Emulators

## NEW . . .NEW . . .NEW...NEW..

DS-186 - In-Circuit Emulator for
80C186/8/XL/EA/EB/EC, V40/50 8086/8 and other $\mu \mathrm{Cs}$
*** NEW ADDRESS IN THE USA*** Call today for your free demo and software update
Toll Free: 1-800-833-4084
7 EDGESTONE CT
FLORISSANT, MO 63033
TEL: 314-830-4084
FAX: 314-830-4083

## CIRCLE NO. 238



CIRCLE NO. 241

## Consistency

 is key> to the power of EDN Product Mart

## Looking for BIG results?

## CIRCLE NO. 245



Find out how you can break through the clutter to get big results for a small price, by placing a 4-color ad in EDN Product Mart. Call Joanne Dorian at (212) 463-6415 for details.

PROTOTYPING ADAPTORS


## BY THE HUNDREDS

- Quad Flat Pack, PGA, PLCC
- DIP, ZIP, LCC, and more
- Soldertail or wirewrap pins
- Support all popular wire wrap panel types
- Gold pins and machined sockets for highest quality
- Quick turnaround customs

Try
T1 (612) 431-7025; FAX (612) 432-8616

CIRCLE NO. 246

iceMASTER In-Circuit Emulators From \$851

- Easy to learn \& use
- Windowed interface -
user configurable
- Real-time and non-
intrusive
- Support for structures, arroys, unions and pointers - Irace buffer with advanced searching capabilities.
- Fast serial (RS-232) link to any PC, even laptops.
- Brood support of derivative devices/interchangecble probe cards
- Rerital and 10 -day trials ovailable.
- Call today for free demo disk
(800) 638-2423
${ }^{1} / 4$ MetaLink
Metalink Europe GmbH

Metolink Corporation
Phone: (602) 926-0797
Fox (602) 926 -1198

CIRCLE NO. 249

Miniature 4½ Digit DPM


Housed in a $2.2^{\prime \prime} \times 0.9^{\prime \prime} \times 0.6^{\prime \prime}$ component-size, fullyencapsulated, plastic case, the DMS-40PC/LCD comes with a $4 k$ digit LED/LCD display that is offered in red, green, yellow, orange and amber. Signal input configurations include $\pm 2, \pm 20$ and $\pm 200 \mathrm{Vdc}$. All models feature high-impedance differential inputs, autozero capability and autopolarity indication using highly stable reference circuits. All operate from +5 V . Low-power models draw 35 mA . Decimal point place ment is user selectable and TTL compatible. Optional serial BCD output, overrange, display hold, polarity, busy pin allow direct interfacing to digital I/O boards and/or $\mu$ P's. Price $\$ 67$ (@ 100 pcs.)

Datel, Inc.
11 Cabot Blvd., Mansfield, MA 02048 USA Tel. (508) 339-3000 Fax. (508) 339-6356

## CIRCLE NO. 247

## 200Ms Digital Oscilloscope



Starting at \$1799 with Probes \& Software
200 MSa /s Sampling Rate up to 128K Samples/Channel PC-BASED INSTRUMENT
2 Analog Channels (2ch. Oscilloscope)
8 Digital Channels (8ch. Logic Analyzer) 125 MHz Single Shot Bandwidth

Call (201) 808-8990
Link Instruments
369 Passaic Ave, \#100, Faifield, NJ 07004 fax: 808-8786
CIRCLE NO. 250



MAGAZINE
1994 Editorial Calendar and Planning Guide

| Issue | Issue <br> Date | Ad Deadline | Editorial Emphasis |
| :---: | :---: | :---: | :---: |
| EDN <br> Magazine | Apr. 14 | Mar. 29 | -Embedded Systems <br> - Bonus Distribution <br> to Embedded <br> Systems Conference East <br> - Computer Boards \& SBCs |
| EDN <br> Magazine | Apr. 28 | Apr. 12 | -Controlling the <br> World <br> -Disk/Tape Drives <br> -EDA, IC's, <br> Software |
| EDN <br> Magazine | May 12 | Apr. 25 | - ASIC and <br> Computer Magazine Issues <br> -Resistors and Capacitors |
| EDN <br> Magazine | May 26 | May 10 | - Bonus Distribution <br> to DAC Show <br> - Affirmative <br> Action/ Diversity <br> -Tools and <br> Systems Issues |
| EDN <br> Magazine | June 9 | May 23 | -DSP and Analog <br> -Transistors and <br> Diodes <br> - Bonus <br> Distribution: <br> DSPx Show |
| EDN <br> Magazine | June 23 | June 6 | -Pervasive Computing <br> - Meters |

## To advertise in EDN Careers call Jackie Daniels Classified Manager 1-800-603-4859

## Electric VEHICle Motor Control

CURTIS/PMC, a division of Curtis Instruments, a small global company in business for over 30 years, is a world leader in transistorized and microcontroller based speed controllers for electric vehicles. Increased product demand has created a need for the following professionals:

## Engineer/Research

We are seeking an engineer to research, build and test motor controller concepts Candidates should have a strong generalist background having research design experience in magnetics (DC Permanent Magnet and Series Motors) and switchmode power supplies, a BSEE plus 5 years of hands-on commercial product design experience and basic principal understanding of thermal and mechanical properties related to electronic products. Please specify in a cover letter the development efforts you have undertaken related to motor design and power electronics.

## Engineer/R\&D Lab

Lead the centralized lab interfacing with manufacturing and R\&D engineering. BSEE (or equivalent), 5-10 years' proven electronic construction, test, debug and prototyping experience, analog circuitry background, mechanical knowledge. People and project leadership strengths essential.

## Engineer/Analog

Develop electronics products from concept through production. Qualifications include a BS or MS in Electrical Engineering coupled with at least five years of handson design experience in a commercial product development environment. Background with analog circuit design and switchmode power electronics essential. Must have proven project management skills, strong analytical ability, interpersonal and organizational skills, and a solid work history.
Located approximately one hour East of San Francisco (away from commuter congestion), we offer employer paid medical, dental, disability and life insurance, tuition assistance, profit sharing and $401(\mathrm{~K})$ plan. Relocation assistance also provided. Send or fax resume INDICATING POSITION DESIRED, to: Human Resources Dept., CURTIS/PMC, 6591 Sierra Lane, Dublin, CA 94568. (FAX) 510-833-8777. Equal opportunity employer m/f/d/v.

CURTIS Pint
A DIVIION OF CURTIS INSTRUMENTS, INC.

## Looking for Qualified

 Engineering Professionals? Turning to

## will Make Your Search Easier.

 call: Jackie Daniels Recruitment Classified Manager 1-800-603-4859

IOWA K KOBMIDWEST MIDWEST

## RF DESIGN ENGINEERS

MSEE/BSEE, Experience levels to $10+$ years RF/Microwave circuit design, HF to 3.0 GHz Areas of interest are: receivers, transmitters power amplifiers, frequency synthesizers, mod ulation/demodulation, spread spectrum, DSP implementation of radio functions. Multiple openings with several of my Midwest client companies.

DON GALLAGHER, MSEE
Gallagher \& Brei Associates 1145 Linn Ridge Rd., Mount Vernon, IA 52314 (319) 895-8042 • Fax (319) 895-6455

To place your advertisement in

## CARER OPPORTUNITIES

for


Magazine call: 1-800-603-4859

## EDN Databank

The EDN Databank is a computerized system of matching qualified candidates with positions that meet the applicant's professional needs and desires.

- It's absolutely free. There are no fees or charges.
- Service is nationwide. You'll be considered for openings across the U.S. by PSL and it's affiliated offices.
- Your identity is protected. Your resume is carefully screened to be sure it will not be sent to your company or parent organization.

We hope you're happy in your current position. At the same time, chances are there is an ideal job you'd prefer if you knew about it. That's why it makes sense for you to register with the EDN Databank. Just mail the completed form below, along with a copy of your resume.

## IDENTITY

Name
Home Address
City__ State___ Zip___

Home Phone (Include Area Code)

## PRESENT OR MOST RECENT EMPLOYER

Parent Company $\qquad$
Your Division or Subsidiary
Location (City/State)

## EDUCATION

| Degrees | Major | GPA | Year | College |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
|  |  |  |  |  |

## A CAREER PLACEMENT SERVICE AT NO COST TO EDN READERS... POSITION DESIRED EXPERIENCE <br> Present or most recent position <br> From To To_Title <br> Duties and Accomplishments Industry of Current Employer

## Reason for change

## PREVIOUS POSITION

Job Title $\qquad$ Employer From ___ City___ State Division $\qquad$ Type of Industry
Salary $\qquad$ Duties \& Accomplishments

## COMPENSATION/OTHER INFORMATION

Years Experience $\qquad$ Base Salary $\qquad$ Commission Bonus $\qquad$ Total Compensation $\qquad$ Asking Compensation Min. Compensation $\qquad$ Date Available $\qquad$
$\square$ Employed $\square$ Self-Employed $\square$ Unemployed $\square$ U.S. Citizen $\square$ Non-U.S. Citizen I will travel... $\square$ Light $\square$ Moderate $\square$ Heavy $\square$ WILL RELOCATE $\square$ WILL NOT RELOCATE $\square$ OTHER
My Identity may be released to: $\square$ Any Employer $\square$ All but present Employer MAIL TO:

265 S. Main Street, Akron, OH 44308 216/762-0279

## EDN-BUSINESS STAFF

EDN Headquarters
275 Washington St
Newton, MA 02158
Fax: (617) 558-4470

## Publisher

Jeffrey Patterson
(617) 558-4454

Maria McGrath, Assistant (617) 558-4346

Advertising Sales Director
Paul Rothkopf
(617) 558-4651

Marketing/ Business Director Deborah Virtue (617) 558-4779

Promotion
Jean Graham (617) 558-4698

## Production Staff

Andrew A Jantz, Group Manager (617) 558-4372

Karen Banks, Manager (617) 558-4441

Kelly Brashears, Assistant (617) 558-4601

## Contracts

Muriel Murphy,
(617) 558-445

Circulation: Denver, CO
Denise Garcia,
(303) 398-7694

## Custom Publishing Services

Patricia Tyler, Director
(617) 558-4526
fax: (617) 558-4470

Reprints of EDN articles are available on a custom printing basis at reasonable prices in quantities of 500 or more. For a quote, phone Ellen Sandram, Cahners Reprint Service at (708) 390-2773.

## NETHERLANDS/

NORTHWEST GERMANY
(NIELSEN 1, 2, 5, 6, 7)
Albert Ticheler
Tel: 31-40-41-37-27
Fax: 31-40-42-04-30

## CENTRAL/

SOUTHWEST GERMANY
(NIELSEN 3A, 3B)
Franz Fleischmann
Tel: 4969-42-2951
Fax: 49-69-421288

## FRANCE/

BELGIUM
Alain Faure
Tel: 33-1-4629-4629
Fax: 33-1-4093-0337

## HONG KONG

Adonis Mak
Tel: 852-838-2666
Fax: 852575 1690/
8525751967

## JAPAN

Kaoru Hara
Tel: (81-3) 3389-1822
Fax: (81-3) 3389-1761

## KOREA

Jeong-gwon Seo
Tel: 82-2-752-4392
Fax: 82-2-752-4394

## SINGAPORE/

## MALAYSIA

Hoo Siew Sai
Tel: 65-738-0122
Fax: 65-738-2 108

## AUSTRALIA

Alexandra Harris-Pearson
Tel: 61-2-299-5677
Fax: 61-2-299-6178

## TAIWAN

Parson Lee, John Shih
Tel: 886-2-7114833
Fax: 886-2-7415110

## PRODUCT MART

Joanne Dorian
Tel: (212) 463-6415
Fax: (212) 463-6404

## INFO CARDS/ <br> LITERATURE LINK

Melissa Bachman
Tel: (617) 558-4282
Fax: (617) 558-4328
RECRUITMENT
Kim Fogarty
Tel: (617) 558-4216
Fax: (617) 558-4328

## TELEMARKETING SALES

Judy Telander
Tel: (310) 826-5818
Fax: (310) 207-1067
Direct Mail Service:
(708) 390-2361

## Cahners

Magazine Division
Robert Krakoff,
President, CEO,
Cahners Publishing
Michael Wisner,
Senior VP/General Mgr,
Boston Div
Tom Dellamaria,
Senior VP/Production \&
Manufacturing

## Look whos'sumning with the pack



Compaq has joined Duracell in leading the charge for the advancement of standard sized rechargeable batteries for portable computers.
We're not merely keeping the pace. We're setting it. In fact, standard sized DURACELL® Nickel-Metal Hydride Rechargeable Batteries last up to 40\% longer than ordinary nickel cadmium batteries. And for the new Compaq Contura Aero subnotebooks, that means as much as four to six hours of battery life with the DURACELL DR19 and DR31.

The DR19 and DR31 are two in a family of four standard sized DURACELL Rechargeable Batteries designed for a wide variety of portable computers. This way, retailers can carry fewer battery sizes, while consumers enjoy longer battery life and the convenience of worldwide availability.
The race to mass market is on. And Duracell is working harder to keep your portable computers running longer.

# EDN-INIERNational Adverisers Index 

| Company Pa | Page Circle |  | Company | Page Circle |  | Company | Page Circle |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AMP Inc | 46-47 | 49 | Intel Corp | 34-37 |  | Samtec Inc | 2 | 31 |
| Accutrace | 87 | 232 | Interactive CAD Systems | 88 | 242 | Sierra Circuits | 87 | 235 |
| Advanced Micro Devices | 26-27 | 46 | International Rectifier ES | C3 | 78 | Signal Transformer | C4 | 79 |
| Advin Systems | 87 | 231 | Ironwood Electronics | 89 | 246 | Siliconix | 6 |  |
| Aleph International | 84 | 19 | Linear Technology | 56 | 66 | Stag Programmers | 84 | 26 |
| Atmel Corp | 28 |  | Logical Devices | 89 | 253 | Sun Circuits | 88 | 243 |
| Berg Electronics | 14-15 | 34 | Major League Electronics | 85 | 27 | Susumu Co Ltd | 85 | 28 |
| Condor DC Power Supplies 88 |  | 241 | Metalink Corp | 89 | 249 | Tektronix Inc | 8-9 | 33 |
| Cypress Semiconductor | 4 |  | MicroSim Corp | 13 | 150 | Telebyte Technology | 86 | 29 |
| Data I/O Corp | 88 | 237 | Mini-Circuits | 3 | 32 | Tribal Microsystems | 87 | 234 |
| Datel Corp | 89 | 247 |  | 61 | 69 | VME Microsystems | 18 | 37 |
| Digi-Key Corp | 1 | 30 | Mitsubishi Electronics |  |  | Vicor Corp | 72 | 73 |
|  | 81 | 75 | America Inc | 44-45 | 48 | Wintek Corp | 88 | 239 |
| Duracell Inc | 93 | 77 | Molex | 33 | 47 | Zenith Electronics Corp | 77 | 9 |
| Ecliptek Corp | 60 | 1 | NEC Corp | 62-63 |  | Zworld Engineering | 87 | 233 |
| Harris Semiconductor | 66 | 71 | National Semiconductor | C2 |  |  |  |  |
| Hypertronics | 88 | 240 | Oki Semiconductor | 55 |  |  |  |  |
| Hyundai Electronics America16-17 |  | 36 |  | 69-70 |  |  |  |  |
| IBM | 25 | 39 |  | 71 | 72 |  |  |  |
| IEE | 54 | 64-65 |  | 78 | 74 |  |  |  |
| Illinois Capacitor | 74 | 2 | Opto Power Corp | 83 | 76 |  |  |  |
| Imaging Technology | 75 | 3 | Pico Electronics | 79 | 17 | Recruitment Advertising |  |  |
| Incredible Technolgy | 87 | 230 |  | 82 | 17 | This index is provided as an additional service. The publisher does not assume any liability for errors or omissions. |  |  |
| Integrated Device Technology 20 |  | 38 | Piher International | 77 | 4 |  |  |  |  |  |
| Integrated Systems Inc | 64 | 70 | RC Systems | 88 | 236 |  |  |  |  |  |

# More Pease, Please! 

Because so many of you have asked for Pease, we've put all 12 parts of the Troubleshooting Analog Circuits series published in EDN into one handy reference source.
Bob Pease, senior scientist in industrial linear-IC design at National Semiconductor Corp and world-renowned ana-log-circuit designer, developed this 101pg collection of articles.
Don't miss this exclusive reprint. Learn about troubleshooting analog circuits as only Bob Pease can tell it. This reprint is yours for only $\$ 26.70$ (USA) or $\$ 29.95$ (non-USA).*

Part $1-$ Troubleshooting is more effective with the right philosophy
Part $2 \bullet$ The right equipment is essential for effective troubleshooting
Part $3 \bullet$ Troubleshooting gets down to the component level
Part $4 \bullet$ A knowledge of capacitor subtleties helps solve capacitorbased troubles
Part $5 \bullet$ Follow simple rules to prevent material and assembly problems
Part $6 \bullet$ Active-component problems yield to painstaking probing
Part $7 \bullet$ Rely on semiconductor basics to identify transistor problems
Part $8 \bullet$ Keep a broad outlook when troubleshooting op-amp circuits
Part $9 \bullet$ Troubleshooting techniques quash spurious oscillations
Part $10 \bullet$ The analog/digital boundary needn't be a never-never land
Part $11 \bullet$ Preside over power components with design expertise
Part $12 \bullet$ Troubleshooting wrap-up

Credit Card Number Signature $\qquad$ Exp date $\qquad$
Name $\qquad$ Title $\qquad$ Company $\qquad$
Address $\qquad$ City State $\qquad$ Zip
Mail coupon to: Cahners Reprint Services, E Touhy Ave, Des Plaines, IL 60018 USA; or call (708) 390-2777 or (800) 523-9654; or fax your order to (708) 390-2779.
*USA CURRENCY ONLY

# SMD Power. 

## Or where to find the widest selection of power SMDs at the lowest cost/amp.



Small as they are, our power SMDs save you more than just board space. They save you time. And money. With the best price-performance ratio from the widest choice of SMDs available.

All off the shelf. All under one roof. And valuepriced at the lowest cost/amp. From HEXFET ${ }^{\text {® }}$ power MOSFETs and IGBTs to their drivers, the IR2100 Series. And, of course, Schottkys.

You'll find no other power SMDs so closely matched in features and capabilities. But don't take our word for it. Send for our "SMD Power Pak" by fax. Or call. 310-322-3331, ext. 2529.

You'll be surprised at what you save.


Available now at key IR distributors.

## We made our High Power Transformers <br> Signal's new High Power International Transformers, 200VA to 3.5 kVA , they're your passport to worldwide acceptance. <br> Our new MPI and HPI transformers share the same high



BUY DIRECT: (516) 239-5777 $\star$ Fax: (516) 239-7208
Signal Transformer, 500 Bayview Ave., Inwood, NY 11696
*For dimensional drawings, schematics, or any other additional questions you might have, please contact our Engineering Dept.
performance and volumetric efficiency. Our unique insulating and construction techniques provide high isolation (4000V RMS Hipot), low leakage, and compliance with international safety standards. Here are other features that deserve a closer look: $\star$ Regulation: $7.5 \%$ or better (dependant on VA rating)
$\star$ Low leakage current for medical applications
$\star 5$ mils thick copper Faraday shield reduces common mode noise
$\star$ Shield terminated to handle high currents
$\star$ MPI's-incorporate Faston/screw type shock proof terminals * HPI's-incorporate Euro style screw terminals
$\star$ MPI's-operate at: $100 \mathrm{~V}, 115 \mathrm{~V}, 200 \mathrm{~V}, 215 \mathrm{~V}, 230 \mathrm{~V}-50 / 60 \mathrm{~Hz}$ $\star$ HPI's-operate at: $100 \mathrm{~V}, 115 \mathrm{~V}, 215 \mathrm{~V}, 230 \mathrm{~V}-50 / 60 \mathrm{~Hz}$ * MPI's-approvals pending: UL 506, CSA 22.2 \# 66 and VDE 0805 (IEC 950)
$\star$ HPI's-approved to UL 506, CSA 22.2 \# 66, and VDE 0550. Approval pending: TUV IEC 950
$\star$ MPl's-constructed with Class B materials $\left(130^{\circ} \mathrm{C}\right)$
$\star$ HPI's-constructed with Class H materials $\left(180^{\circ} \mathrm{C}\right)$

| MULTI-PURPOSE INT'L SERIES <br> VA SIZE (400VA) <br> OUTPUT VOLTAGE (SERIES CONNECTED) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVAILABLE IN STANDARD VOLTAGES: <br> $10 \mathrm{~V}, 12 \mathrm{~V}, 16 \mathrm{~V}, 20 \mathrm{~V}, 24 \mathrm{~V}, 28 \mathrm{~V}, 36 \mathrm{~V}, 40 \mathrm{~V}, 48 \mathrm{~V}, 230 \mathrm{~V}$ <br> FOR CUSTOM VARIATIONS CALL OUR ENGINEERING DEPARTMENT |  |  |  |  |  |  |
| Part No. | VA | Secondary |  |  |  | $\begin{aligned} & \text { 1-9 Pcs } \\ & \text { Price } \end{aligned}$ |
|  |  | Series |  | Parallel |  |  |
| $\begin{aligned} & \text { MPI-200-10 } \\ & \text { THROUGH } \\ & \text { MPI-200-230 } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 200 \\ \cdots \\ 200 \\ \hline \end{gathered}$ | 10Vct. @ 20.0A 230VCt. @ 0.87A |  | $\begin{gathered} 5 \mathrm{~V} @ 40.0 \mathrm{~A} \\ \ldots \ldots \\ 115 \mathrm{~V} @ 1.74 \mathrm{~A} \\ \hline \end{gathered}$ |  | \$ 85.00 |
| $\begin{aligned} & \text { MPI-250-10 } \\ & \text { THROUGH } \\ & \text { MPI-250-230 } \end{aligned}$ | $\begin{aligned} & 250 \\ & \cdots \\ & 250 \\ & \hline \end{aligned}$ | 10Vct. @ 25.0A 230Vct. @ 1.1A |  | $\begin{gathered} 5 \mathrm{~V} @ 50.0 \mathrm{~A} \\ 115 \mathrm{~V} @ 2.2 \mathrm{~A} \end{gathered}$ |  | 90.00 |
| $\begin{aligned} & \text { MPI-300-10 } \\ & \text { THROUGH } \\ & \text { MPI-300-230 } \end{aligned}$ | $\begin{gathered} 300 \\ \ldots \\ 300 \end{gathered}$ | $\begin{gathered} 10 \mathrm{Vct} \text { @ } 30.0 \mathrm{~A} \\ 230 \mathrm{Vct} \text { @ 1.3A } \end{gathered}$ |  | $\begin{gathered} 5 \mathrm{~V} @ 60.0 \mathrm{~A} \\ \cdots \\ 115 \mathrm{~V} @ 2.6 \mathrm{~A} \end{gathered}$ |  | 96.00 |
| $\begin{aligned} & \text { MPI-400-10 } \\ & \text { THROUGH } \\ & \text { MPI-400-230 } \end{aligned}$ | $\begin{gathered} 400 \\ \cdots \\ 400 \\ \hline \end{gathered}$ | 230Vct. @ 1.74A |  | 115V @ 3.48A |  | 111.00 |
| $\begin{aligned} & \text { MPI-650-10 } \\ & \text { THROUGH } \\ & \text { MPI-650-230 } \end{aligned}$ | $\begin{gathered} \hline 650 \\ 650 \\ \hline \end{gathered}$ | 10Vct. @ 65.0A <br> 230Vct.@2.8A |  | 5 V @ | 30.0 A -9.6 A | 145.00 |
| $\begin{aligned} & \text { MPI-900-10 } \\ & \text { THROUGH } \\ & \text { MPI-900-230 } \end{aligned}$ | $\begin{gathered} 900 \\ \cdots \cdots \\ 900 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { 10Vct. @ 90.0A } \\ & \text { 230Vct. @ } 3.9 \mathrm{~A} \end{aligned}$ |  | $\begin{gathered} 5 \mathrm{~V} @ 180.0 \mathrm{~A} \\ 115 \mathrm{~V} @ 7.8 \mathrm{~A} \end{gathered}$ |  | 162.00 |
| Mechanical Dimensions |  |  |  |  |  |  |
| Size | L | W | H | ML (mtg)* | MW (mtg)* | WGT |
| 200VA | $\begin{gathered} 3.750^{\prime \prime} \\ 95.3 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 4.203^{\prime \prime} \\ 106.6 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 3.720^{11} \\ 94.5 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 3.250^{\prime \prime} \\ 82.6 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 2.800^{\prime \prime} \\ 71.1 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{aligned} & 6.22 \mathrm{lbs} \\ & 2.82 \mathrm{~kg} \\ & \hline \end{aligned}$ |
| 250VA | $\begin{gathered} 4.125^{\prime \prime} \\ 104.8 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 3.898^{\prime \prime} \\ 99.0 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 4.000^{\prime \prime} \\ 101.6 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 3.625^{\prime \prime} \\ 92.1 \mathrm{~mm} \end{gathered}$ | $\begin{array}{r} 2.601^{\prime \prime} \\ 66.1 \mathrm{~mm} \\ \hline \end{array}$ | $\begin{aligned} & 6.76 \mathrm{lbs} \\ & 3.07 \mathrm{~kg} \end{aligned}$ |
| 300VA | $\begin{gathered} \hline 4.125^{\prime \prime} \\ 104.8 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 4.223^{\prime \prime} \\ 107.3 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 4.0000^{\prime \prime} \\ 101.6 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 3.625^{\prime \prime} \\ 92.1 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 2.915^{\prime \prime} \\ 74.0 \mathrm{~mm} \end{gathered}$ | $\begin{aligned} & 7.80 \mathrm{lbs} \\ & 3.54 \mathrm{~kg} \end{aligned}$ |
| 400VA | $\begin{gathered} 4.125^{\prime \prime} \\ 104.8 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 4.805^{\prime \prime} \\ 122.0 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 4.000^{\prime \prime} \\ 101.6 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 3.625^{\prime \prime} \\ 92.1 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 3.505^{\prime \prime} \\ 89.0 \mathrm{~mm} \end{gathered}$ | $\begin{aligned} & 9.82 \mathrm{lbs} \\ & 4.46 \mathrm{~kg} \\ & \hline \end{aligned}$ |
| 650 VA | $\begin{gathered} 5.250^{\prime \prime} \\ 133.3 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 4.430^{\prime \prime} \\ 112.5 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 4.800 " \\ 121.9 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 4.500^{\prime \prime} \\ 114.3 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 3.415^{\prime \prime} \\ 86.7 \mathrm{~mm} \end{gathered}$ | $\begin{gathered} 14.83 \mathrm{lbs} \\ 6.73 \mathrm{~kg} \end{gathered}$ |
| 900VA | $\begin{gathered} 5.250^{\prime \prime} \\ 133.3 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 5.197^{\prime \prime} \\ 132.0 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 4.800^{\prime \prime} \\ 121.9 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 4.500 " \\ 114.3 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 4.205^{\prime \prime} \\ 106.8 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 19.84 \mathrm{lbs} \\ 9.01 \mathrm{~kg} \end{gathered}$ |
| HPI SERIES |  |  |  |  |  |  |
| Part No. | VA | Secondary |  |  |  | 1-9 Pcs |
|  |  | Series |  | Parallel |  | Price |
| $\begin{aligned} & \text { HPI-20 } \\ & \text { HPI-27 } \\ & \text { HPI-35 } \end{aligned}$ | $\begin{aligned} & 2000 \\ & 2750 \\ & 3500 \end{aligned}$ | $\begin{aligned} & 230 V @ 8.7 \mathrm{~A} \\ & \text { 230V@12.0A } \\ & \text { 230V@ } 15.2 \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 115 \mathrm{~V} @ 17.4 \mathrm{~A} \\ & 115 \mathrm{~V} @ 24.0 \mathrm{~A} \\ & 115 \mathrm{~V} @ 30.4 \mathrm{~A} \end{aligned}$ |  | $\begin{array}{r} \$ 368.00 \\ 398.00 \\ 450.00 \end{array}$ |
| Mechanical Dimensions |  |  |  |  |  |  |
| Size | L | W | H | ML (mtg)* | MW (mtg)* | WGT |
| 2000VA | $\begin{gathered} 7.500^{\prime \prime} \\ 190.5 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 5.600 " \\ 142.2 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 6.560^{\prime \prime} \\ 166.6 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 5.750^{\prime \prime} \\ 146.1 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 4.350 " \\ 110.5 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{aligned} & 41.3 \mathrm{lbs} \\ & 18.71 \mathrm{~kg} \\ & \hline \end{aligned}$ |
| 2750VA | $\begin{gathered} 7.500^{\prime \prime} \\ 190.5 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 6.230^{\prime \prime} \\ 158.2 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 6.560^{\prime \prime} \\ 166.6 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 5.750^{\prime \prime} \\ 146.1 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 4.980^{\prime \prime} \\ 126.5 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{aligned} & 48.0 \mathrm{lbs} \\ & 21.77 \mathrm{~kg} \end{aligned}$ |
| 3500VA | $\begin{gathered} 7.500 " \\ 190.5 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 7.330^{\prime \prime} \\ 186.2 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 6.560 " \\ 166.6 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 5.750^{\prime \prime} \\ 146.1 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{gathered} 6.080^{\prime \prime} \\ 154.4 \mathrm{~mm} \\ \hline \end{gathered}$ | $\begin{array}{r} 62.4 \mathrm{lbs} \\ 28.30 \mathrm{~kg} \\ \hline \end{array}$ |




[^0]:    

    The software listings in this article are available on EDN's computer bul-letin-board system (BBS). Phone (617) 558-4241 with modem settings $300 / 1200 / 24008, N, 1$. Access the /freeware SIG and specify the (r)ead option followed by a (k)eyword search for "MS706." You can also download the listings from a BBS run by the authors' employer, Motorola Inc. Access that BBS at (512) 891-3733. Modem settings are the same as for the EDN BBS.

[^1]:    The VR 4200 was developed jointly with MIPS Technologies, Inc.

[^2]:    The availability of DUAL ISOLATED OUTPUTS creates cost and space savings in many applications.
    Fully safeguarded for over voltage, over temperature and continuous short circuit protection, these FIXED Hi-Frequency units minimize technical problems.
    With output voltages from 3.3 VDC to 100 VDC, four distinct input ranges and the choice of single or dual outputs plus the capability of Parallel Operation, as standard features, your circuit designs can be optimized.
    Assembled in the U.S.A. with PICO quality components, these hi density units allow the most stringent mechanical, electrical and environmental requirements.

