
# ANN ARBOR



Nanua

echnical

# TABLE OF CONTENTS

205305 E-Case 210000 D-Case

CASE	1-1
MONITOR BOARD Theory of Operation Setup Procedure Troubleshooting Guide Replacement Parts	2-1 2-6 2-9 2-13
LOGIC BOARD Theory of Operation Replacement Parts	3–1 3–13
KEYBOARD	4-1
ACCESSORIES Computer Cable Printer Cable	5–1 5–2
DRAWINGS 201185 Monitor Board 201197 Terminal Board 201199 I/O Board	

The terminal is supplied in two different case configurations: the Ann Arbor E-Case (see drawings 205305) and D-Case (see drawings 210000). The two cases differ only in size and esthetics. The electronics within them (Monitor board and Logic board) are identical.

### INSTALLATION ACCESS

In both cases, access for installation is via an access door at the rear of the case. All connections to the terminal are made behind this door (see User Guide, Checkout and Installation). No connectors protrude from the back to be knocked loose, damaged, or occupy extra space. The door safely clamps the cables as they issue from the case. Any excess cable lengths may be stored within the case for a neater installation.

### MAINTENANCE ACCESS

Access for installation is perfectly safe to un-trained personnel. Neither the CRT nor hazardous portions of the circuitry are accessible through the access door.

Access for maintenance is NOT SAFE for untrained personnel. The CRT is made of glass and will implode if broken. The Monitor board generates voltages up to 17KV and portions of its circuitry operate with a "hot" ground.

ACCESS FOR MAINTENANCE SHOULD BE ATTEMPTED ONLY BY QUALIFIED TECHNICAL PERSON-NEL.

In the E-Case, access for maintenance is by removal of the rear hood. Place the unit with its screen down. Remove the access door, and unplug the P1connector (horizontal white connector below the keyboard connector). Remove the two screws at the side of the hood (that attach it to the bezel) and lift it free. Steer the P1-connector so that it doesn't catch on the Logic board. This exposes the Monitor board for debug. To expose the Logic board, remove the four screws attaching it to the hood and lay it in the bottom of the hood (or other insulated surface), and re-connect P1.

In the D-Case, access for maintenance is by removal of the top cover. Remove the four screws from the base and lift off the cover. This exposes both the Monitor and Logic boards for debug.

### CASE

# BOARD REPLACEMENT

To replace the Logic board, unplug the P1 connector (and the keyboard and I/O cables if plugged in), and remove the four screws attaching it to the hood (E-Case) or frame (D-case).

To replace the Monitor board:

1. Unplug the CRT socket.

2. Detach the anode cap. Use a grounded screwdriver under the rubber cap, shorting out the pins (to discharge any residual high voltage that might be present). Squeeze the pins together slightly to release the cap from the tube.

3. Unplug the yoke connectors, RED/BLK near the front of the board, YEL/GRN near the back of the board.

4. Detach the GND spring at the top and bottom of the tube.

5. Remove the four screws attaching the board to the frame.

6. Unplug the in-line Power and Contrast pot connectors.

Reverse the procedure to install the new board. After installing a new Monitor board, the setup procedure (given in the Monitor section) should be followed.

### THEORY OF OPERATION

The Monitor board contains the monitor electronics, and the power supply for both the Monitor and the Logic boards.

The Monitor board consists of six sections:

- 100 Power Supply
- 200 Vertical Deflection circuit
- 300 Video Drive circuit
- 400 Horizontal Deflection circuit
- 500 CRT Bias network
- 600 Bell circuit

The Monitor board drawings (see drawings 201185) consist of three sheets. Sheet #1 is an Assembly drawing of the board showing component locations. Component designations carry their section number. Sheet #2 is a Schematic drawing of the 100 and 600 sections of the board. Sheet #3 is a Schematic drawing of the 200 through 500 sections of the board.

The sections are described below in reference to their Schematic drawings.

### 100 POWER SUPPLY

A switch-mode power supply is used to provide good efficiency over a wide range of incoming line voltages. Elimination of the line transformer eliminates display "swim" when used on off-frequency lines. By synchronizing the switching with the horizontal sweep rate, any switching noise that might be coupled into the display is masked in the horizontal blank period.

INPUT CIRCUIT. The incoming line voltage is full-wave rectified by a diode bridge D100 and stored (at about 160VDC) in capacitor C108. F100 and S100 fuse and switch the AC line. Capacitors C100, C103, C111, C112 provide filtering of the line. Thermistor RT100 limits the surge current during a cold start. C104, C105, C106, C107 reduce diode switching transients. R101 is a bleeder to discharge C108 following power off.

SWITCHING CIRCUIT. The voltage on C108 is impressed across a switching transformer T100 and a switching transistor Q105. When Q105 is on, T100 charges from C108. When Q105 is turned off, the collapsing magnetic field dumps the energy stored in T100 into the secondary windings. The induced voltages are rectified and filtered to provide the required DC supplies. D112, R116, C135 form a snubber network that protects Q105 during turn-off.

SWITCHING REGULATOR CIRCUIT. One of the secondary windings (pins 5, 6) is rectified and filtered (through D104, R110, C130) to form a control voltage. This voltage feeds a switching regulator circuit, consisting of IC100 and Q101-104. This circuit operates at the horizontal sweep rate of the monitor, and controls the on-time of Q105 so as to maintain the voltage constant with varying line and load.

The control voltage at C130 is divided through R112, RV100, R127 to about 2 volts and fed into the comparator input (pin 4) of IC100. C141, R133 provide

AC feed-forward compensation across the divider for improved ripple rejection. Within IC100, the control voltage is compared against a 2-volt internal reference, and an error voltage generated at pin 5.

The error voltage is divided and filtered by R132, R131, C128 and applied to the base of Q102. R132, R131 set the maximum on-time of Q5 to about 60% of the horizontal sweep time. Q102 buffers the error signal through R135 into the pulse-width modulator input (pin 8) of IC100. R136 sets the minimum on-time of Q105 to about 15% of the horizontal sweep.

The output of IC100 (pin 1) is a square wave having a frequency determined by the input at pin 7 and a duty cycle determined by the input at pin 8. At pin 7, R122, C138 set a free-running oscillator frequency slightly lower then the horizontal sweep rate. The oscillator is then locked to the horizontal sweep by an input from the flyback transformer T401 coupled through C139 to the base of Q101.

Q103, Q104 amplify the square wave and provide push-pull drive to the base of Q105. At normal line, Q105 should be on about 1/3 of the horizontal sweep time. When the line drops or the load increases, the on-time increases. When the line rises or the load decreases, the on-time decreases.

START-UP CIRCUIT. The regulator circuits are powered (through R143, D111, C127, C126) from the same winding as the control voltage is derived. At initial turn-on, this supply is not active. A start-up circuit (Q108-110) provides power to the regulator circuits during this period.

At turn-on, the voltage across C108 is impressed across R103 and zener D113, providing a 24-volt reference to the start-up circuit. C109 charges through R102. When the voltage across C109 builds sufficiently, Q108 turns on, turning on Q109 and Q110. C109 discharges through Q110 into the 30-volt supply, powering the regulator. When the voltage across C109 drops sufficiently, Q108 turns off, turning off Q109 and Q110, and the process repeats, if required, as the voltage across the control winding builds.

CURRENT LIMITING. A current-limit circuit (Q107, Q106, Q111, Q100) protects the switching circuit during turn-on, or shorts on any of the secondary voltage supplies.

The average current through the switching circuit is monitored by R117, C136 in the emitter of Q105. This signal is filtered and divided through R130, C145, R138, R140 to the base of Q107. Q107 is normally off, and Q100 holds the enable input of IC100 low (about 1.2V).

If the average current becomes excessive, Q107 turns on. This turns on Q111 which discharges C143, and (through Q100) pulls the enable input of IC100 high (above 2V). This disables the comparator, causing the on-time of Q105 to pull back to its minimum setting. The secondary voltages drop back, the overcurrent signal drops back, and Q107 and Q111 turn off.

Because C143 is discharged, Q100 cannot immediately re-enable the comparator. Rather, as C143 charges, the voltage at pin 3 slowly drops, the on-time of Q105 slowly increases, and the secondary voltages come up gradually. If the short persists, Q107 will again turn on, and the regulator will pull back and try again. However, during each Q111 on-period, C146 is being charged through D101 and R158. If the short persists through several trys (ie, it is a "hard" fault), the voltage across C146 will become large enough to turn Q106 on. This latches the supply into a pulled-back state, and can be relieved only by powering down and correcting the fault.

### 200 VERTICAL DEFLECTION CIRCUIT

The vertical deflection circuit is shown at the top of sheet 3. It accepts vertical sync pulses from the logic board and controls the Y-axis of the CRT.

IC200 is the vertical oscillator. R204, R202, C202 set a free-running oscillator frequency slightly lower than the vertical sweep rate. The oscillator is then locked to the vertical sweep by the sync pulses from the logic board.

The oscillator output (pin 6) is a sawtooth waveform developed across C202. C202 is charged (through R202, R204) while the sync pulse input (pin 5) is high, and discharges (through R204) when the input goes low. Zener D200 in the 12V supply stabilizes the waveform against power supply variations.

Q207 is a Darlington amplifier/buffer. It has a high input impedance so as not to load down the charging of C202, and provides a low impedance source of the sawtooth waveform to Q200. RV200 in the emitter of Q207 provides for vertical height adjustment.

Q200 and Q201 form a differential amplifier that compares the generated sawtooth with a signal related to the current actually flowing through the yoke (R224) and the voltage across it (R214). The signal is modified by low-pass filter R210, RV202, and C208 to provide for linearity adjustment of the vertical sweep.

Q202 buffers the output of the differential amplifier and drives the output transistors Q203 and Q204. The transistors are biased by the network R213, D201, R219, R217, R218, and the emitter resistors R216, R220.

During trace time, the transistors drive the yoke with a positive-going ramp from about -2V to +2V. C213 is charged to about 24V through R221 and D202. The retrace generator Q205 is biased off by R222, R223, C214.

When vertical retrace occurs, Q205 is turned on (through C214, R223). This pulls the plus side of C213 to -12V, which pulls the yoke (through Q204) to about -36V, resulting in a fast (about 400 microsecond) vertical retrace.

300 VIDEO AMPLIFIER 500 CRT BIAS NETWORK

The video amplifier is shown at the lower-left of sheet 3. It accepts video and blanking signals from the logic board and, in conjunction with the CRT bias network, controls the Z-axis of the CRT.

Q300, Q301 form a non-inverting video amplifier with a gain of 1 to 1.5. TTLlevel video from the logic board is ac-coupled into the amplifier through C313. C302 adds a little leading-edge peaking to the video for better character definition. RV300 sets the amplifier gain (and is the external 'brightness' control).

Q303 sets the black-level of the video at the input to the amplifier. It is turned on during horizontal retrace, by a pulse coupled from the flyback transformer T401 (pin 8), and gates in a voltage, set by the black-level adjustment RV300, to control the charge on C313, holding the black-level constant regardless of signal input.

Q305, Q304 form a cascode amplifier that drives the CRT. L300 provides additional video peaking. D300 (in series with the 70V supply) ensures CRT cutoff at power-down to avoid phosphor burn.

Q302 pulls the input to the amplifier to GND (video off) in response to a video-blanking signal from the logic board, if provided.

In the CRT, the video amplifier drives the cathode. G1 (control grid) bias is set by R502, RV500, R501. G2 (accelerating anode) bias is set by R503, R504.

### 400 HORIZONTAL DEFLECTION CIRCUIT.

The horizontal deflection circuit is shown at the lower right of sheet 3. It accepts horizontal sync pulses from the logic board and controls the X-axis of the CRT.

IC400 is the horizontal oscillator. RV403, R414, C409 set the free-running oscillator frequency. The horizontal flyback pulse is shaped into a sawtooth and coupled to pin 4 of IC400 through the network R410, R413, C401, C402. Horizontal sync is differentiated and coupled to pin 3 by R400, C400. Pins 3 and 4 are the inputs of a phase comparator which produces an output voltage proportional to the phase difference between the sync and sawtooth inputs at pin 5. R412, C408 filter the voltage, and R411 couples it to pin 7 to provide dynamic control of the oscillator frequency and phase. The oscillator output (pin 1) is a square-wave at the horizontal frequency, having a duty cycle determined by R401, R402. The output is buffered by Q400 and transformer-coupled through T400 to the base of Q401.

When Q401 is on, the flyback transformer T401 charges from the 70V supply. When Q401 is turned off, the collapsing magnetic field looks into a parallel resonant circuit consisting of C410 and the circuit containing the horizontal winding of the yoke (L405). The energy stored in T401 is dumped rapidly into the yoke circuit, causing the beam to "flyback" to the left edge of the screen.

When the voltage across the circuit trys to ring back through zero, D400 conducts and the yoke circuit gradually discharges, sweeping the beam toward the center of the screen. When the beam nears the center of the screen, Q104 takes over, actively continuing the sweep and re-charging T401.

Some of the energy stored in T401 is dumped to other loads.

- a) Flyback pulse feedback to the horizontal oscillator and the -70V supply.
- b) Flyback sync pulse to the switching regulator (winding A, B)
- c) Filament power for the CRT (winding 7, 8)
- d) 500V supply for the CRT focus and G2-bias circuits (D401)
- e) 17KV anode supply for the CRT (D403)

The other components in the yoke circuit provide correction for the sweep. L406 is a variable inductor that provides for horizontal width adjustment. L407 is an adjustable saturable reactor that compensates for non-linearities at the end of the sweep due to yoke resistance. C415 provides "S" correction at the extreme ends of the scan.

The G4 (focus) grid of the CRT is set by RV400 for best focus at the center of the screen. A dynamic focus circuit (Q402) permits this focus to be maintained over the full sweep. The voltage developed across C415 forms a parabola across the sweep. An adjustable amount of this voltage may be picked off by RV401, and added to the DC level set by RV400. SETUP PROCEDURE

EQUIPMENT REQUIRED.

a) Line-isolated variable AC supply (Variac) with current meter

b) Voltmeter

c) Oscilloscope with 100X probe

SETUP PROCEDURE.

1. Preset all controls to mechanical center, except:

a. RV300 (contrast) full counter-clockwise (minimum contrast)

b. RV301 (black-level) fully counter-clockwise from rear (minimum drive)

2. Connect monitor to isolated supply with voltage turned down to zero.

3. Turn on monitor and variac. Adjust the voltage up slowly, making sure that the switching supply starts. Adjust to 120VAC if no problems occur.

4. If the raster comes up too bright, adjust RV500 (brightness) so that raster is just on.

5. Adjust RV202 (vertical linearity) and RV200 (vertical height) for approximately 7" height.

6. Adjust L406 (horizontal width) for approximately 10" width. (Note: On high sweep rate units, L406 may be shorted out by a jumper on the back of the board, for maximum width. If it is necessary to reduce the width, remove this jumper.

7. Adjust RV100 (B+) for 70VDC at junction of R105 and C117. Check the +12V, -12V, +5V, -5V supplies for proper levels. (The latter 3 supplies may be as much as 1V high as there is no logic board load.)

8. Check that the CRT filament voltage (brown leads of the CRT socket) is between 5.9 and 6.7VAC. If outside of this range, the filament dropping resistor (R428) should be changed in the range 2.7 to 4.7 ohm, 1 watt.

9. Turn off the monitor. Connect the logic board. Turn on the monitor.

10. Check the unit for proper operation:

a. Adjust RV403 (horizontal hold) for horizontal pull-in, if needed.

b. Check that raster is locked-in vertically.

c. Check that video is present. (May require adjustment of brightness and contrast controls. Adjust for normal level.)

d. Re-adjust height (approx 7") and width (approx 10") if needed.

11. Reset the 70V supply, and check all supplies for proper levels. Fill the screen with characters. If the logic board provides for both 'bright' and 'dim' characters, use 'bright'. Reduce the line voltage slowly. The line current will increase (from about 0.5A) to a level which causes the overcurrent protection circuit to attempt to shut down the supply. Check that this 'trip point' occurs between 0.65A and 0.9A line current. Reset the line voltage to 120VAC.

12. Short out TP1 (horizontal sync) with a short clip-lead. Adjust RV403 for horizontal free-running frequency. Remove clip-lead. Horizontal should pullin to sync. Video should be phased on raster so that there is no fold-over.

13. Connect oscilloscope to TP2 (CRT cathode). Set vertical on DC at 20V (p-p) per division. Set horizontal sweep at horizontal rate (or vertical rate if logic board generates only vertical blanking).

14. Set up contrast, brightness, and black-level.

a. With RV300 (contrast) at minimum, adjust RV301 (black-level) so that the black-level of the video signal (see diagram) is at 60VDC. (Caution: Do not mis-adjust this control, as over-dissipation of the video amplifier Q304 may result.)



b. Turn the contrast control to maximum. The video output should be capable of 40V (p-p) from black level to peak white without compression.

c. With the contrast set for normal level, adjust RV500 (brightness) so that the background level is slightly blacker than black. If the unblanked raster is not black, or if very little reserve control remains, the brightness range of RV500 may be adjusted by changing R501 in the range 56K to 82K ohm, 1/2 watt.

d. Turn the contrast control to minimum. The characters must still be visible (but should be dimmer than a normal setting). If the character brightness is too high, the brightness control may be adjusted slightly to bring the brightness level down. (Caution: Under no circumstances should turning the contrast control to minimum result in a completely blank display. At maximum contrast, this will cause the video amplifier to compress and cause streaking of the displayed video.

15. Adjust RV200 and RV202 (vertical height and linearity), if needed.

16. Adjust L406 and L407 (horizontal width and linearity), if needed.

17. Check the display geometry of the CRT and yoke. Re-centering of the display may be done if it improves the geometry. If the display is not acceptable, magnets may be moved or changed, but they should always be glued in place in the liner pockets provided.

18. Re-adjust the vertical height and linearity, and the horizontal width and linearity, for proper aspect ratio (about 7" H x 10" W). (Note: To adjust horizontal linearity, turn the biasing magnet in L407 until the left side of the raster just stops moving toward the center of the screen. At the same time, the right side will be moving toward the outside edge of the screen. The correct effect is to compress the left side and stretch the right.)

19. Adjust the dynamic focus as follows:

a. Connect oscilloscope to TP3. Set vertical on DC, 100V per division.


b. Adjust RV401 (dynamic focus) so that there is no dynamic correction.

c. Adjust RV400 (focus) for best focus at the center of the screen. Note the DC voltage required.

d. Adjust RV400 for best focus in the upper-left corner of the screen. Again, note the DC voltage required.

e. Adjust RV401 so that the amplitude of correction (at TP3; see diagram) is the difference between the voltage readings noted above.

f. Again, adjust RV400 for best center focus. The upper-left corner should now be in focus.



| Horizontal retrace |

20. The monitor is now set up properly.

### TROUBLESHOOTING

The following is intended to provide troubleshooting hints in the various sections of the Monitor board, based on an understanding of the previous sections. It is not intended to be an exhaustive troubleshooting procedure.

### 100 POWER SUPPLY

1. No raster; no power supply voltages.

a. Check fuse. If open:

1) Check Q105 for short. If Q105 is shorted, check also R117.

2) Check D100 for short.

3) Check C108 for short.

b. Check voltage at D111. If the power supply is trying to start, the voltage will rise toward 30V, fall back to about 6V, and repeat. If it is not trying to start

1) Check that C108 charges to about 160VDC.

2) Check that D113 provides 24V reference.

3) Check the start-up circuit (Q108, Q109, Q110, C109).

c. Disconnect the secondary loads from T100, one at a time starting with +70V, to see whether a heavy load or short in the secondary is causing the supply to current limit and shut down. If lifting a secondary permits the supply to come up, troubleshoot to the section causing the overload.

d. Check Q105 for low resistance. Also check R117 for high resistance (which will cause the current-limit circuit to sense an overload).

e. Check the switching regulator circuit (IC100).

f. Check the current-limit circuit (Q107, Q106, Q111, Q100).

g. Check for oscillator input at IC100 pin 7 (Q101, C138).

h. Check for faulty Q102, Q103, Q104.

# 200 VERTICAL DEFLECTION

1. No vertical deflection.

a. Check for output from vertical output circuit (Q203, Q204). If no output, check for signal at output of previous stages (Q202, Q200/201, Q207, IC200). The output of Q200/201 is a square wave at the vertical rate. All others are of sawtooth waveshape.

b. Check yoke circuit.

2. Reduced height.

a. Check vertical height adjustment (RV200).

b. Check for low B+ voltage (+12V).

c. Check for low gain in one of the vertical stages.

3. Poor linearity (top or bottom compressed).

a. Check linearity adjustment (RV202).

b. Check diff amp (Q200/201).

c. Check vertical output (Q203/204).

4. Loss of vertical sync.

a. Check for sync pulse from Logic board. If not present, troubleshoot to Logic board.

b. Check vertical oscillator (IC200).

### 300 VIDEO DRIVE

1. No video; raster OK.

a. Check for video signal from Logic board. If not present, troubleshoot to Logic board.

b. Check for signal at base of Q305. If not present, check video circuit (Q300, Q301, Q302, Q303).

c. Check for signal at TP2. If not present, check video drivers (Q304, Q305).

d. Replace CRT.

2. No video; raster brightness too high.

a. Check for short, or improper bias, in video drivers (Q304, Q305).

- 3. Weak video; raster and video present, but poor contrast.
  - a. Adjust brightness (RV500), contrast (RV300), and black-level (RV301). See Setup procedure.

b. Check video amp (Q300, Q301) and contrast control circuit.

- c. Check black-level clamp circuit (Q303).
- d. Check video drivers (Q304, Q305) for leakage or low gain.
- e. Replace CRT.
- 4. Brightness level variations

a. Check CRT video and grid inputs for corresponding variations in voltage.

- b. Replace CRT.
- 5. No raster; power supply and high voltage OK.
  - a. Check filament voltage.
  - b. Check brightness adjustment (RV500) and bias of G1.
  - c. Check bias at G2 and G4.
  - d. Replace CRT.

### 400 HORIZONTAL DEFLECTION

1. No raster; no high voltage.

a. Check for +70V. If not present, disconnect pin 3 of T401 (flyback). If this allows +70V to come up, look for shorted Q401 or diode in the collector circuit of Q401.

b. Check for output from the horizontal oscillator (IC400 pin 1). If not present, check pin 7 for sawtooth signal (at the free-running oscillator frequency). If no signal, check for bad C409, RV403. Check pin 6 for +8V. If not present, check for +12V supply or shorted C403. If all OK, replace IC400.

c. Check for input to base of Q401. If not present, check Q400, T400.

d. Check for pulse at collector of Q401. If not present, replace Q401. Note: If there is a signal at the collector, but not the proper level or waveform, check for faulty flyback, yoke, or component in the yoke circuit.

e. Check for open high-voltage rectifier (D403).

2. Reduced horizontal scan.

a. Check base drive at Q401. If not OK, check oscillator (IC400) and drive (Q400, T400) circuits.

b. Check yoke and yoke series components.

3. Loss of horizontal sync.

a. Check for sync pulse from Logic board. If not present, troubleshoot to Logic board.

b. Check horizontal oscillator (IC400).

4. Loss of horizontal sync or drift after warmup.

a. Check for faulty C409, C403, or other capacitor in the oscillator circuit.

b. Check horizontal oscillator (IC400).

5. Blooming raster (large raster; low high voltage).

a. Check for proper drive at base of Q401.

b. Check for shorted high-voltage rectifier (D403).

c. Check for bad retrace cap (C410) or S-cap (C415).

6. Compressed characters at right side of raster.

a. Check for proper drive at base of Q401.

b. Check for phase problem at IC400 pin 4.

c. Check the linearity coil (L407).

d. Check the other yoke series components.

# REPLACEMENT PARTS.

The Monitor board is built in 115VAC and 230VAC versions. Where part differences exist, the 230VAC parts are identified by the label #2.

# REPLACEMENT BOARDS

210402A S/A MON BD 8500 (115VAC) 210403B S/A MON BD 8598 (230VAC) #2

# INTEGRATED CIRCUITS

Z100	180113	IC MC1391P
Z200	180104	IC 555
Z400	180113	IC MC1391P
Z600	180104	IC 555

# TRANSISTORS

Q100	170035	XSTR	MPSA70
Q101	170035	XSTR	MPSA70
Q102	170027	XSTR	MPSA20
Q103	170028	XSTR	MPSU05
Q104	170032	XSTR	NSDU56
Q105	170040	XSTR	SJE2319
Q105#2	170041	XSTR	MJ12004
Q106	170027	XSTR	MPSA20
Q107	170027	XSTR	MPSA20
Q108	170035	XSTR	MPSA70
Q109	170027	XSTR	MPSA20
Q110	170027	XSTR	MPSA20
Q111	170035	XSTR	MPSA70
Q200	170027	XSTR	MPSA20
Q201	170027	XSTR	MPSA20
Q202	170031	XSTR	92PU57
Q203	170034	XSTR	2N5496
Q204	170033	XSTR	2N6109
Q205	170032	XSTR	NSDU56
Q207	170024	XSTR	MPSA13
Q300	170027	XSTR	MPSA20
Q301	170035	XSTR	MPSA70
Q302	170027	XSTR	MPSA20
Q303	170035	XSTR	MPSA70
Q304	170037	XSTR	MPSU03
Q305	170036	XSTR	2N3704
Q400	170032	XSTR	NSDU56
Q401	170038	XSTR	2N6308
Q402	170039	XSTR	BUX86
Q600	170035	XSTR	MPSA70
Q601	170027	XSTR	MPSA20

DIODES

D100	160064	BRIDGE VS447
D100#2	160066	BRIDGE VS847
D101	160004	DIODE 2N4148
D102	160004	DIODE 2N4148
D103	160004	DIODE 2N4148
D104	160041	DIODE BY206
D105	160041	DIODE BY206
D106	160046	DIODE MR810
D107	160053	DIODE MR850
D108	160046	DIODE MR810
D109	160046	DIODE MR810
D111	160041	DIODE BY206
D112	160042	DIODE BY208
D113	160043	DIODE 1N4749
D200	160062	DIODE 1N5236
D201	160048	DIODE 1N4448
D202	160033	DIODE 1N4003
D203	160033	DIODE 1N4003
D300	160038	DIODE 1N4004
D301	160004	DIODE 1N4148
D400	160044	DIODE MR818
D401	160044	DIODE MR818
D402	160041	DIODE BY206

RESISTORS (All rstrs 1/4W unless specified)

RV100	150929	TMPT 100
RV200	150926	TMPT 10K
RV202	150925	TMPT 5K
RV 301	150925	TMPT 5K
rv400	150922	POT 2M
RV401	150926	TMPT 10K
RV403	150925	TMPT 5K
RV500	150934	TMPT 250K
R100	150106	RSTR 68K
R100#2	150098	RSTR 33K
R101	150315	RSTR 150K 1/2W
R101#2	150323	RSTR 330K 1/2W
R102	151304	RSTR 22K 2W GL
R102#2	151302	RSTR 47K 2W GL
R103	151301	RSTR 15K 3W GL
R103#2	151302	RSTR 47K 3W GL
R105	151101	RSTR 4.7 1W GL
R110	150034	RSTR 68
R112	150081	RSTR 6.2K
R113	151306	RSTR 180 2W GL
R113#2	150544	RSTR 330 1W
R114	150022	RSTR 22
R114#2	150034	RSTR 68
R115	150231	RSTR 47 1/2W
R116	151300	
R116#2	150302	RSTR 47K 3W GL (2 in parallel)

		-
D117	151303	RSTR 2.6 1W GL
R117		
R117#2	151500	RSTR 5.0 3W GL
R118	150271	RSTR 2.2K 1/2W
R119	150048	RSTR 270
R120	150562	RSTR 1K 1W
R121	150114	RSTR 150K
R122	150090	RSTR 15K
R123	150048	RSTR 270
R124	150058	RSTR 680
R126	150130	RSTR 680K
R127	150052	RSTR 390
R128	150108	rstr 82k
R129	150090	RSTR 15K
R130	150062	RSTR 1.0K
R131	150100	RSTR 39K
R132	150086	RSTR 10K
R133	150054	RSTR 470
R134	150050	RSTR 330
R135	150062	RSTR 1.0K
R136	150126	RSTR 470K
R137	150038	RSTR 100
R138	150088	RSTR 12K
R139	150078	RSTR 4.7K
R140	150084	RSTR 8.2K
R141	150086	RSTR 10K
R142	150239	RSTR 100 1/2W
R143	150167	RSTR 2.2
-		
R144	150498	RSTR .47 1W
R145	150223	RSTR 22 1/2W
R146	150090	RSTR 15K
R147	150086	RSTR 10K
R148	150167	RSTR 2.2
R151	150098	RSTR 33K
R152	150122	RSTR 330K
R153	150014	RSTR 10
R157	150090	RSTR 15K
R158	150094	RSTR 22K
R159	150134	RSTR 1.0M
R200	150251	RSTR 330 1/2W
R202	150114	RSTR 150K
R203	150064	RSTR 1.2K
R204	150062	RSTR 1.0K
R205	150038	RSTR 100
R206	150062	RSTR 1.0K
R207	150102	RSTR 47K
R208	150062	RSTR 1.0K
R209	150086	RSTR 10K
R210	150073	RSTR 3.0K
R212	150062	RSTR 1.0K
R212	150002	RSTR 10
R214	150106	RSTR 68K
R215	150235	RSTR 68 1/2W
R216	150197	RSTR 1.0 1/2W
R217	150253	RSTR 390 1/2W
R218	150253	RSTR 390 1/2W

R219	150018	RSTR 15
R220	150197	RSTR 1.0 1/2W
R221	150253	RSTR 390 1/2W
R222	150074	RSTR 3.3K
R223	150052	RSTR 390
R224	150197	RSTR 1.0 1/2W
R225	150259	RSTR 680 1/2W
R226	150235	RSTR 68 1/2W
R300	150223	RSTR 22 1/2W
R301	150215	RSTR 10 1/2W
R302	150070	RSTR 2.2K
R303	150038	RSTR 100
R305	150086	
R306	150090	RSTR 15K
R307	150050	RSTR 330
R310	150070	RSTR 2.2K
R311	150074	RSTR 3.3K
R312	151400	RSTR 1.2K 3W GL
R314	- 150038	RSTR 100
R315	150062	RSTR 1.0K
R317	150050	RSTR 330
R318	150036	RSTR 82
R319	150042	RSTR 150
R320	150042	RSTR 150
R321	150066	RSTR 1.5K
R322	150030	RSTR 47
R323	150046	RSTR 220
R324	150040 150056	RSTR 120
R325	150056 150028	RSTR 560 RSTR 39
R326 R328	150020	RSTR 22K
R330	150086	RSTR 10K
R331	150132	RSTR 820K
R333	150050	RSTR 330
R400	150066	RSTR 1.5K
R401	150069	RSTR 2.0K
R402	150071	RSTR 2.4K
R404	150042	RSTR 150
R405	150064	RSTR 1.2K
R406	150054	RSTR 470
R407	150538	RSTR 100 1W
R408	150239	RSTR 100 1/2W
R410	150084	RSTR 8.2K
R411	150110	RSTR 100K
R412	150078	RSTR 4.7K
R413	150038	RSTR 100
R414	150086	RSTR 12K
R415	150195	RSTR 0.5 1/2W
R416	150239	RSTR 100 1/2W
R418	150215	RSTR 10 1/2W
R419	150622	RSTR 330K 1W
R420	150062 150098	RSTR 1.0K
R422 R423	150098	RSTR 33K RSTR 680
R423 R424	150319	RSTR 220K 1/2W
11767	170213	NOTH CLOR I/CW

	150331 150315 150327 150506 150311 150110 150086 150070 150305 150315 150351 150351 150082 150117 150075 150075 150075 150106 150086 150263		680K 1/2W 150K 1/2W 470K 1/2W 4.7 1W 100K 1/2W 100K 2.2K 56K 1/2W 150K 1/2W 150K 1/2W 150K 1/2W 4.7M 1/2W 6.8K 200K 3.6K 3.6K 3.6K 68K 10K 1K 1/2W
R606	150263	RSTR	1K 1/2W
R607	150086	RSTR	10K

# CAPACITORS

C100	140701	CPTR	.33MF 125V
C100#2	140702	CPTR	.33MF 300V
C103	140115	CPTR	5000PF 3KV CD
C104	140112	CPTR	1000PF 1KV CD
C105	<b>1</b> 40112	CPTR	1000PF 1KV CD
C106	140112	CPTR	1000PF 1KV CD
C107	140112	CPTR	1000PF 1KV CD
C108	140417	CPTR	300MF 200V EL
C108#2	140418	CPTR	150MF 450V EL
C109	140409	CPTR	470MF 50V EL
C111	140115	CPTR	5000PF 3KV CD
C112	140115	CPTR	5000PF 3KV CD
C116	140412	CPTR	150MF 100V EL
C117	140505	CPTR	.22MF 630V MY
C118	140413	CPTR	1000MF 16V EL
	140414	CPTR	2200MF 10V EL
C122	140415	CPTR	470MF 10V EL
C124	140413	CPTR	1000MF 16V EL
C126	140404	CPTR	100MF 50V EL
C127	140112	CPTR	1000PF 1KV CD
C128	140112	CPTR	1000PF 1KV CD
C129	140112	CPTR	1000PF 1KV CD
C130	140405	CPTR	4.7MF 50V EL
C132	140200	CPTR	220PF 1KV TS
C133	140200	CPTR	220PF 1KV TS
C134	140507	CPTR	2MF 50V MY
C135	140705	CPTR	2200PF 600V PP
C135#2	140712	CPTR	.001MF 2KV PP
C136	140404	CPTR	100MF 50V EL
C137	140416	CPTR	100MF 16V EL
C138	140018B	CPTR	6800PF 33V PS

03/08/82 PAGE 2-17

C139	140208	CPTR	680PF 1KV CD
C140	140112	CPTR	1000PF 1KV CD
C141	140420	CPTR	10MF 50V EL
C142	140403	CPTR	3.3MF 50V EL
C142 C143	140403		
-	-	CPTR	
C144	140508	CPTR	.01MF 100V MY
C145	140112	CPTR	1000PF 1KV CD
C146	140403	CPTR	3.3MF 50V EL
C200	140503	CPTR	.001MF 100V MY
C202	140013	CPTR	.22MF 100V MY
C204	140405	CPTR	4.7MF 50V EL
C205	140421	CPTR	470MF 16V EL
C206	140416	CPTR	100MF 16V EL
C208	140405	CPTR	4.7MF 50V EL
C209	140403	CPTR	3.3MF 50V EL
C210	140201	CPTR	270PF 1KV TS
C211	140404	CPTR	100MF 50V EL
C213	140404	CPTR	100MF 50V EL
C214	140406	CPTR	1MF 50V EL
C215	140421	CPTR	470MF 16V EL
C300	140416	CPTR	100MF 16V EL
C301	140410	CPTR	10MF 100V EL
C302	140407	CPTR	
-			
C305	140202	CPTR	39PF 1KV TS
C306	140508	CPTR	.01MF 100V MY
C307	140209	CPTR	330PF 1KV CD
C308	140710	CPTR	47MF 16V EL
C310	140015	CPTR	
C311	140403	CPTR	3.3MF 50V EL
C313	140709	CPTR	2.2MF 50V EL
C400	140200	CPTR	
C401	140014	CPTR	
C402	140502	CPTR	.033MF 100V MY
C403	140419	CPTR	220MF 16V EL
C404	140408	CPTR	22MF 16V EL
C405	140107	CPTR	5000PF 1KV CD
C406	140112	CPTR	1000PF 1KV CD
C407	140015	CPTR	6800PF 100V MY
C408	140406	CPTR	1MF 50V EL
C409	140018B	CPTR	6800PF 33V PS
C410	140700	CPTR	8200PF 1.2KV PP
C411	140200	CPTR	220PF 1KV TS
C414	140112	CPTR	1000PF 1KV CD
C415	140600	CPTR	.82MF 200V PC
C416	140107	CPTR	5000PF 1KV CD
C410 C417	140107	CPTR	5000PF 1KV CD
C419	140505	CPTR	.22MF 630V MY
C421	140504		.047MF 400V MY
		CPTR	
C422	140014	CPTR	.1MF 100V MY
C501	140205	CPTR	.02MF 1KV CD
C502	140505	CPTR	.22MF 630V MY
C600	140503	CPTR	.001MF 100V MY
C601	140130	CPTR	.047MF 16V CD
C602	140422	CPTR	3.3MF 50V EL

CR600	070051	TRANSDUCER	
L300	131029	COIL 8.2uH	
L302	131028	COIL 220uH	
L406	131073	WIDTH COIL	
L407	131072	LIN COIL	
T100	131036	XFMR 110V	
T100#2	131037	XFMR 220V	
т400	131041	HVDR XFMR	
T401	131070	FLYBK 18.6	
	210400	S/A TUBE 4N071	(P4 CRT w/ yoke)
	210401	S/A TUBE 39N071	(P39 CRT w/ yoke)

LOGIC

The Ambassador logic board is composed of two PC cards. P/N 210303 is the main logic board (see drawings 201197). Sheets #1-3 are Schematic drawings of the board. Sheet #4 is an Assembly drawing showing component locations. P/N 210304 is a daughter board that mounts on the main logic board. It contains the I/O circuits and some non-volatile memory (see drawings 201199). Sheet #1 is a Schematic drawing of the board. Sheet #2 is the Assembly drawing.


A block diagram of the logic is shown on the next page. The theory of operation that follows is organized around this diagram. Each section of the description references the applicable sheet of the schematic.

LOGIC DIAGRAM

LOGIC

I

THEORY OF OPERATION



# MEMORY ADDRESSING (201197 sht 3).

The memory decoder (9D) divides the 16-bit memory address space into 4 equal (16K byte) segments. See memory map below. A second decoder (9E) further subdivides the low-order segment into 4K-byte segments as shown.

0000-0FFF	PROM #1 (3F)
1000-1FFF	PROM #3 (6F)
2000-2FFF	PROM #2 (5F)
3000-3EFF	Not used
3F00-3FFF	4x4 Register (7B)
4000–43FF	Non-volatile RAM (16H,18H)
4400-47FF	Scratch RAM (17H,19H)
4800 <b>-</b> 7FFF	Not used
8000-83FF	Not used
8400-87FF	Scratch RAM (8F)
8800-BFFF	Not used
COOO-FFFF	Display RAM (3E,4E,5E,6E,7E,8E)

PROM READ (201197 sht 3). Three ROM/PROM locations (6F, 5F, 3F) are provided. They are shown configured for 2732 PROMs (4K bytes each). They contain the Z80 program. See Manual Suplement for description.

4x4 REGISTER READ/WRITE (201197 sht 1). The register file (7B) is a 4-nybble RAM which controls the line counter (see TIMING CIRCUITS). In conjunction with the control latch (which controls the vertical counter), it provides the Z80 with control of the number of data lines displayed on the screen.


NON-VOLATILE RAM READ/WRITE (201199 sht 1). Two 1K x 4-bit CMOS RAM locations (16H, 18H) are provided. These locations are powered by a 3V lithium battery to provide the Z80 with non-volatile memory for storage of the terminal's setup parameters (ie, variables that must be retained through power off and power outages). A CMOS gate (20E) provides orderly power on/off to the CMOS RAM, as well as generating the master power-clear reset (PC\*) to the rest of the logic following power-on.

SCRATCH RAM READ/WRITE (201197 sht 3). Two 1K x 4-bit (17H, 19H) and one 1K x 8-bit (8F) static RAM locations are provided. They are used by the 280 for working storage.

DISPLAY MEMORY READ/WRITE (201197 sht 2). The display memory is composed of six 16K x 1-bit dynamic RAMs (3E, 4E, 5E, 6E, 7E, 8E) organized as 2 (sequential) addresses per character (12 bits- 7 bits for character, 5 for character rendition). See diagram. Read/write control of the memory is multiplexed between the raster timing counters and the Z80 through four multiplexers (1E, 2E, 1D, 2D). The counters control the memory during the visible raster; the Z80 during video blank.

The high-order address bytes address display lines (up to 64 lines). The low-order bytes address (half-) characters within the line (up to 80 characters). The lines are not necessarily displayed in sequence on the screen. Address DA at the end of each line contains a pointer to the next line to be displayed. During the visible raster, it is automatically read into a latch (4D) and routed back through the multiplexers as the high-order bytes of the next read address. During video blank, the locations may be read/written by the Z80 to provide fast edting, scrolling, etc.

The memory is automatically refreshed as the data are read out to the display. As each (half-) character is read, its entire column is refreshed. The loworder addresses A0 through D9 and DC through FD are not used (and not refreshed) by the terminal. (Note: Low-order addresses FE and FF are refreshed, but are not used as additional Z80 memory since any read/write to low-order addresses E0-FF causes latch 4D to be loaded. Location DA contains the pointer to the next line. Location DB contains data relative to line status.)



# I/O ADDRESSING (201197 sht 3).

The I/O decoder (9E) divides the 8-bit I/O address space into four equal parts: USARTO enable (UEO\*), USART1 enable (UE1\*), keyboard enable (RKB\*), and control latch enable (WCN\*).

00-3F USARTO (16F) 40-7F USART1 (18F) 80-BF Control Latch (1B) CO-FF Keyboard Latch (11H)

USART READ/WRITE (201199 sht 1). The USARTs (16F, 18F) are Signetics 2651s. USARTO services the printer port; USART1 services the computer port. The Z80 reads/writes data and status/control from/to the USARTs at the I/O addresses shown below.

USARTO	USART1	I/O OPERATION
00	40	Read Receive Holding Register
01	41	Write Transmit Holding Register
02	42	Read Status Register
03	43	Write SYN1/SYN2/DLE Registers
04	44	Read Mode Registers 1/2
05	45	Write Mode Registers 1/2
06	46	Read Command Register
07	47	Write Command Register

CONTROL LATCH WRITE (201197 sht 1). The control latch (1B) is a one-to-eight non-inverting decoder with latched outputs. It is written from DB7 (the data bus MSB). It is used for internal control functions as shown.

ADR	1B-	CONTROL FUNCTION
80	4	SET VC2. Addresses 80, 82, and 84 preset the vertical
		counter each frame to control the number of data
		lines displayed on the screen.
81	.9	BELL INITIATE. O turns on the bell through flip-flop
	-	1A and holds it on. 1 turns it off.
82	6	SET VC4.
83	11	INTERLACE ENABLE. O enables non-interlaced display by
-		holding the frame flip-flop 2A reset. 1 enables
		interlaced display by permitting it to toggle.
84	5	SET VC3
85	10	BLINK TIMING. O blanks the video of the characters
		tagged for blink rendition. 1 unblanks them.
86	7	BLANK VIDEO. 0 blanks the video. 1 unblanks it.
87	12	RESET VC. 0 resets the vertical counter and holds it
•		reset. 1 releases it to count.

KEYBOARD READ (201197 sht 3). The keyboard contains an array of mechanical switches interconnected as a matrix of 12 rows by 8 columns. The rows are addressed through two decoders (11F, 12F) with the addresses shown. The state of the keys in the addressed row are read back through a latch (11H).


Hex	DB							
Address	0	1	2	3	4	5	6	7
F2	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$	{ [	А	В	с	D	E	F
F3	G	н	1	J	к	L.	м	N
F4	0	Р	Q	R	S	т	U	v
F5	w	х	Y	Z	$\sim$ ,	,, ,		Pause
F6	Move Up	! 1	@ 2	# 3	S 4	% 5	∧ 6	& 7
F7	* 8	( 9		:	< ,	+ =	>.	? /
F8	Enter	ø		Move Down	) Ø	SSA 1	↓ 2	ESA 3
F9	← 4	Home 5	→ 6	T-Clr 7	↑ 8	T-Set 9	Reset	Setup
FA	PF1	PF2	PF3	Back Space	PF4	Break	PF5	PF6
FB	Del	PF7	PF8	PF9	PF10	PF11	PF12	Erase
FC	Edit	Line Feed	Delete	} _	Insert	Print	Return	Send
FF	Caps Lock	Space Bar	← Tab →	Ctrl	Esc	Shift	Shift	$\mathbf{X}$

### LOGIC - THEORY OF OPERATION


### TIMING CIRCUITS (201197, sht 1).

The timing circuits provide a time base for the terminal over 2 video frames (for interlaced operation) in increments of the dot clock (one dot time on the screen). They provide horizontal and vertical sync to the monitor, timing and blanking to the video generation circuits, and miscellaneous logic signals.

CHARACTER COUNTER. The character counter (12C, 11C) counts dot times modulo 10 to define a 10-dot-wide character field. The gate (11B) ensures that the counter comes up in a legal state.



HORIZONTAL COUNTER. The horizontal counter (1C, 2C) counts character fields (CC4\*) modulo 99 to define the scan line at 99 character counts wide. The visible portion of the scan line contains 80 character counts; the counter reads 00 (left-most character field) to 4F (right-most character field). At the end of count 4F, the counter is synchronously preset to ED (ie, -19) to provide 19 character counts for horizontal retrace. The horizontal sync (HS\*) for the monitor is decoded at counts F1 through F8.



LINE COUNTER. The line counter (6B) counts scan lines in groups of from 2 to 9 lines as determined by the 4x4 register file (7B). The last line in each group is marked by the signal LOF\* (LC count 0), at the end of which the counter synchronously presets to the next value read from the register. The value preset is 17 minus the number of scan lines required in the group. The number of scan lines required is a function of whether the monitor is being driven non-interlaced or interlaced and the vertical position of the sweep.

During non-interlaced operation:

7B-4/5 = 1/0 during the top portion of each character field and the 1st portion of vertical blank. Output from the register during this period is the number of scan lines in the bottom portion of the character field and the 2nd half of vertical balnk (=8).

7B-4/5 = 0/0 during the bottom portion of each character field (except the last scan line of the last character line) and the 2nd portion of vertical blank. Register output is the number of scan lines in the top portion of the character field (=2, 3, 4, 5, 6, 7, or 8).

7B-4/5 = 0/1 during the last scan line before vertical blank. Register output is the number of scan lines in the 1st half of vertical blank (=3, 4, or 5).

During interlaced operation:

7B-4/5 = 0/0 during the visible raster (except the last scan line) and the 2nd portion of vertical blank. The output of the register during this period is the number of scan lines in the character field (=5, 6, 7, or 8).

7B-4/5 = 0/1 during the last scan line in the visible raster. Register output is the number of scan lines in the 1st portion of vertical blank (=3, 4, or 5).

7B-4/5 = 1/0 during Frame 0 sync. Register output is the number of scan lines in the 2nd portion of Frame 0 vertical blank (=8 or 9).

7B-4/5 = 1/1 during Frame 1 sync. Register output is the number of scan lines in the 2nd portion of Frame 1 vertical blank (=8 or 9).

VERTICAL COUNTER. The vertical counter (2B, 3B) counts the groups of scan lines (LOF\* from the line counter) to define the frame (ie, one vertical sweep through the raster). The low-order counter (3B) counts mod 4 (9-A-B-C) during the visible portion of the raster and mod 2 (3-4) during vertical blank. The high-order counter (2B) counts mod 16 but is preset at the end of count F to a value determined by the control latch (1B). The value preset is 15 minus half the number of (non-interlaced) data lines displayed. The minimum number of lines displayable is 18 and the maximum is 30. During interlaced display, an additional flip-flop (2A) is toggled at the end of count F4 to define frame count 0 or 1. Vertical sync is decoded by a flip-flop (2A) as count F3 (frame 0) or count F3 delayed by one-half scan line (frame 1).

00	HC Count 4F	ED FF	
First Data Line	(Top portion)		<u>X9</u>
	(Bottom portion)		<u>XA</u>
			XB XC I
			1
	•	Horizontal Retrace	n
	Visible Raster	zontal	 VC Count
		Hori	
× .			
			   F9
		-	FA
Last Data Line	(Top portion) (Bottom portion)		FB FC
			F3
١	/ertical Retrace – –	davida deputa Grand 1. Odrian	
			F4

VIDEO GENERATION (201197 sht 2). The video generation circuits are shown at the bottom of sheet 2. The data to be displayed (stored as half-characters, ie, 2 addresses per character, in display memory) are read into the video generation circuits during video unblank (ie, during the active raster). A full data line of characters are read through the circuits during each scan line.

The first half of each character is read into a latch (6D) near midcharacter-time (at the end of CC count 5). The second half of the character is read into another latch (4C) at the end of the character time (at the end of CC count 9). Simultaneously, the first half is copied from latch 6D into a third latch (7D) providing the full 12-bit-wide character in parallel during the following character time.

The character portion of the data (6 bits from latch 4C and 1 bit from latch 7D), form the high-order 7-bits of address to the character generator ROM (6C). The ROM contains a dot-matrix representation of each displayable character (up to 128) in an (up to) 8 x 8 font. The 3 low-order bits of address are derived from the line counter and determine which of the 8 lines of the font are required. During CC count 7, this line is strobed into the video shift register (8C) to be shifted out in synchronism with the dot clock (CP\*) as video.

While the character portion of the data is being decoded through the ROM, the rendition portion is held in latch 7D. At the same time as the font line is strobed into the video shift register, this data is copied from latch 7D to a fourth latch (8D) where it is held for one character time to operate on the video bit stream coming from the register to effect the specified rendition.

A logic 1 from pin 7 (of latch 8D) specifies "blink". It permits a firmwaregenerated timing signal to pass through a gate (13D) to selectively inhibit/enable passage of the video bit stream through a gate (11B).

A logic 0 from pin 12 specifies "security". It inhibits passage of the video through a gate (11B), preventing its display.

A logic 1 from pin 2 specifies "reverse". It inverts the video through a gate (12D) causing display of a black image on a green background.

A logic 1 from pin 10 specifies "underline". The multiplexer (9D) gates it with two timing signals that limit it to the last scan line of the character field, which is then OR'ed into the video through a gate (13D).

A logic 0 from pin 5 specifies "bold". It is delayed one dot time through a flip-flop (12E) to line it up with the video which has been re-clocked through the other flip-flop (12E), and controls a resistor divider which increases the video amplitude at the base of the video drive transistor (Q2).

The video is then passed to the monitor electronics, with the separately derived horizontal and vertical syncs, for display on the screen.

MNEMONICS

*	Not (Indicates active low.)
BLE	Blink Enable
CAS*	Column Address Strobe
CCO-CC4	Character Count 0 thru 4
CP*	Clock Pulse
CS4*	Chip Select 4
CS8*	Chip Select 8
CTS	Clear To Send
CUB 81	Column Unblank 81
DBO-DB7	Data (bus) Bit 0 thru 7
DCAS*	Display Column Address Strobe
DE	Display Enable (Video Blank)
DLUB	Delayed Line Unblank
DRAS*	Display Row Address Strobe
DRE*	Display Ram Enable
DSR	Data Set Ready
нсо-нсб	Horizontal Count 0 thru 6
HOV	Horizontal Overflow
HS*	Horizontal Sync
IEN	Interlace Enable
INT*	Interlace Enable Interupt (Indicates to Z80 that I/O needs to be serviced
TWI	following instruction currently being executed.)
IORQ*	Input/Output Request (Indicates that lower half of address
TOW	bus holds a valid I/O address for read or write by Z80.
KRO*-KR7*	It is generated when an interupt is being acknowledged.)
KS	Keyboard Receive 0 thru 7 Keyboard Strabe (Fer use with encoded keyboard input)
	Keyboard Strobe (For use with encoded keyboard input.)
KSLO*-KSL7*	Keyboard Send Line 0 thru 7
LC1–2 LOF*	Line Count 1 and 2
	Last Of Field
LUB*	Line Unblank
M1*	Machine Cycle 1 (Indicates that Z80 is in machine cycle 1
MLC4-6	or the fetch cycle.)
	Multiplexed Line Count 4 thru 6
MREQ*	Memory Request (Indicates that the address bus holds a valid address for memory read or write.)
NIMT #	Non-Maskable Interupt (Has higher priority than Interupt.)
NMI* PC	Power on Clear (Initial reset.)
RADRO-6	Ram Address 0 thru 6
RAS*	Row Address Strobe
RCLD*	Row Count Load
RCLE	Row Count Load Enable
RD*	
	Read (Indicates that Z80 wants to read memory.)
RDBO-5	Ram Data (bus) bit 0 thru 5 Remistra Frable 2000
RE3*	Register Enable 3000
RFSH*	Refresh (Indicates that the lower 7 bits of the address bus
	contains a refresh address for dynamic memory. This operation
DKD#	automatically takes place during the fetch cycle.)
RKB*	Read Keyboard
RTS	Ready To Send
RW*	Read/Write
RWR*	Ram Write
RXD	Received Data

TXD UEO-1*	Transmitted Data USART Enable 0 and 1
VC0-3	Vertical Count 0 thru 3
VS*	Vertical Sync
VUB*	Vertical Unblank
WCN*	.Write Contol Latch
WR*	Write (Indicates Z80 wants to write memory or I/O.)
ZADRO-15	Z80 Address 0 thru 15
ZADS	Z80 Address Strobe
ZCAS	Z80 Column Address Strobe
ZCLK*	Z80 Clock
ZRAS*	Z80 Row Address Strobe

# REPLACEMENT BOARDS

210303D	S/A	LGC	BD	9700
210304E	S/A	LGC	BD	9900

# INTEGRATED CIRCUITS

Z1A	180096	IC 74LS74
Z1B	180121	IC 74LS259
Z1C	180090	IC 74LS161
Z1D	180108	IC 74LS258
Z1E	180108	IC 74LS258
Z1F	180211	IC Z80A
Z2A	180096	IC 74LS74
Z2B	180090	IC 74LS161
Z2C	180090 180108	IC 74LS161 IC 74LS258
Z2D Z2E	180108	IC 74LS258
ZZE Z3A	180071	IC 74LS250
Z3B	180090	IC 74LS161
Z3E	180203	IC TMS4116-20
Z3F	180223	IC 2732
Z4C	180091	IC 74LS174
Z4D	180091	IC 74LS174
Z4E	180203	IC TMS4116-20
Z5A	180095	IC 74LS00
Z5B	180114	IC 74LS157
Z5D	180115	IC 74LS367
Z5E	180203	IC TMS4116-20
Z5F	180224	IC 2732
Z6A	180124	IC 74LS27
Z6B	180090	IC 74LS161
Z6C	180226	IC ROM 508A
Z6D	180091	IC 74LS174
Z6E	180203	IC TMS4116-20
Z6F	180224	IC 2732
Z7A	180086	IC 74LS10
Z7B	180127	IC 74LS170
Z7D	180091	IC 74LS174
Z7E	180203	IC TMS4116-20
Z8F	180227	IC 4016
Z8A	180087	IC 74LS32
Z8B	180096	IC 74LS74
Z8C	180097	IC 74LS166
Z8D	180091	IC 74LS174
Z8E	180203	IC TMS4116-20
Z9A	180085	IC 74LS08
Z9B	180087 180117	IC 74LS32 IC 74LS139
Z9D ZOF	180117	IC 74LS139
Z9E Z10A	180123	IC 74LS139 IC 74LS02
Z10A Z10H	180123	IC 74LS02 IC 74LS02
Z11B	180086	IC 74LS10
Z11B	180096	IC 74LS74
4110	100090	

17 4 4 7	100100	τa	
Z11D	180126		74LS51
Z11E	180114	IC	74LS157
Z11F	180125	IC	74LS145
Z11H	180122	IC	74LS374
Z12B	180071	IC	74LS04
Z12C	180092	IC	74LS175
Z12D	180116	IC	74LS86
Z12E	180096	IC	74LS74
Z12F	180125	IC	74LS145
Z13C	180096	IC	74LS74
Z13D	180095	IC	74LS00
Z13E	180085	IC	74LS08
Z14D	180129	IC	75189A
Z14F	180102	IC	75188
Z15D	180071	IC	74LS04
Z15F	180102	IC	75188
Z16F	180209	IC	2651
Z16H	180205	IC	D444
Z17H	180204	IC	2114
Z18D	180124	IC	74LS27
Z18F	180209	IC	2651
Z18H	180205	IC	D444
Z19H	180204	IC	2114
Z20E	180128	IC	4011

# TRANSISTORS

Q1	170027	XSTR	MPSA20
Q2	170027	XSTR	MPSA20
Q101	170027	XSTR	MPSA20

## DIODES

D1	160004	DIODE	1N4148	
D3	160055	DIODE	TVS505	
D4	160055	DIODE	TVS505	
D5	160055	DIODE	TVS505	
D6	160056	DIODE	12V	
D7	160055	DIODE	TVS505	
D9	160055	DIODE	TVS505	
D101	160065	DIODE	1N4734A	5V
D102	160004	DIODE	1N4148	
D103	160004	DIODE	1N4148	
D104	160004	DIODE	1N4148	
D105	160004	DIODE	1N4148	
D106	<b>1</b> 60004	DIODE	1N4148	
D107	160055	DIODE	TVS505	

# RESISTORS (All rstrs 1/4W)

RV 1	150925	TMPT	5K
RV101	150909	TMPT	50K

R1	150068	RSTR	1.8K
R2	150100	RSTR	39K
RZ R3	150086	RSTR	10K
R4	150086	RSTR	10K
R5	150086	RSTR	10K
RÓ	150022	RSTR	22
R7	150022	RSTR	1.0K
R8	150034	RSTR	68
R10	150034	RSTR	220
R11	150040	RSTR	6.8K
R12	150082	RSTR	6.8K
R12	150082	RSTR	6.8K
R14	150082	RSTR	6.8K
R15	150082	RSTR	6.8K
R16	150082	RSTR	6.8K
R17	150082	RSTR	6.8K
R18	150082	RSTR	6.8K
R19	150082	RSTR	10K
R19 R20	150086	RSTR	10K
R20 R21	150086	RSTR	10K
R22	150050	RSTR	330
R23	150050	RSTR	10K
R101	150100	RSTR	39K
R101	150100	RSTR	39K 1.0K
R102 R103	150002	RSTR	15K
R103	150090	RSTR	100K
R104 R105	150134	RSTR	1.0M
R105 R106	150134	RSTR	200K
R100	150058	RSTR	680
R112	150086	RSTR	10K
R112 R114	150086	RSTR	10K
R115	150082	RSTR	6.8K
R116	150002	RSTR	10
R117	150034	RSTR	68
R118	150038	RSTR	100
R122	150086	RSTR	100 10K
R124	150086	RSTR	10K
R124 R125	150082	RSTR	6.8K
R125	150002	RSTR	10
R120	150014	RSTR	68
R127	150034	RSTR	100
R120	120020	USIN	100

# CAPACITORS

C1	140210	CPTR	120PF 1KV CD
C3	140101	CPTR	68PF 1KV CD
°C5	140200	CPTR	220PF 1KV TS
C6	140130	CPTR	.047MF 16V CD
C8	140106	CPTR	820PF 1KV CD
C9	140106	CPTR	820PF 1KV CD
C10	140130	CPTR	.047MF 16V CD
C11	140130	CPTR	.047MF 16V CD
C12	140130	CPTR	.047MF 16V CD
C13	140130	CPTR	.047MF 16V CD

C14	140130	CPTR	.047MF 16V CD
C15	140130	CPTR	.047MF 16V CD
C16	140130	CPTR	.047MF 16V CD
C17	140130	CPTR	.047MF 16V CD
C18	140130	CPTR	.047MF 16V CD
C19	140130	CPTR	.047MF 16V CD
C20	140130	CPTR	.047MF 16V CD
C21	140130	CPTR	.047MF 16V CD
C22	140130	CPTR	.047MF 16V CD
C23	140130	CPTR	.047MF 16V CD
C24	140408	CPTR	22MF 16V EL
C25	140408	CPTR	22MF 16V EL
C26	140130	CPTR	.047MF 16V CD
C27	140130	CPTR	.047MF 16V CD
C28	140408	CPTR	22MF 16V EL
C29	140130	CPTR	.047MF 16V CD
C30	140130	CPTR	.047MF 16V CD
C31	140408	CPTR	22MF 16V EL
C101	140200	CPTR	220PF 1KV TS
C102	140406	CPTR	1MF 50V EL
C103	140405	CPTR	4.7MF 50V EL
C104	140200	CPTR	220PF 1KV TS
C105	140200	CPTR	220PF 1KV TS
C106	140130	CPTR	.047MF 16V CD
C107	140130	CPTR	.047MF 16V CD
C109	140130	CPTR	.047MF 16V CD
C123	140130	CPTR	.047MF 16V CD
C125	140130	CPTR	.047MF 16V CD
C126	140130	CPTR	.047MF 16V CD
C127	140130	CPTR	.047MF 16V CD
C128	140408	CPTR	22MF 16V EL
C129	140408	CPTR	22MF 16V EL
C130	140408	CPTR	22MF 16V EL

## OTHER

X1	132024	XTAL 18.414MHZ
X101	132021	XTAL 5.068MHZ
	070050	BATTERY 3V LITHIUM

Page 3-16

KEYBOARD. The Ambassador keyboard is composed of several mechanical switch arrays. The switches are interconnected in a 12-row by 8-column matrix (see diagram) and routed by an integral flat-cable to the Keyboard connector on the Logic board. The microprocessor on the Logic board scans the keyboard by addressing the rows and reading the columns to determine which keys are depressed (see Logic board description). The keyboard contains no electronics except for blocking diodes at several of the bottom-row switch positions. The keyboard is supplied in both E-case ( $p/n \ 210269$ ) and D-case ( $p/n \ 210256$ ) packaging.

## KEYBOARD LAYOUT

ET	SETUP	PF1	PF2	PF	-3	PF4	PF5	PF6	PF7	PF8	PF9	PF10	PF11	PF12	ERASE	EDIT	DELETE	INSERT	PRINT	SEND
c	! 1	@ 2	1		\$ 4	% 5	^ 6	& 7	* 8	(	) Ø	<u> </u>	+ =	Ň	1	BREAN	<	T-CLR 7	1 - 8	T-SET 9
TA	в	٩	w	E	F	۲	т	Y	υ	1	0	P	( C					← 4	номе 5	$\rightarrow$ 6
IL .	CAPS LOCK	A	s	C	5	F	G	н	J	к	- L	:;	11	RET	URN	DEL		ssa 1	↓ 2	esa 3
SE	SHIF	т	z	x	С		/ 1	в М	J N			>	?	SHIFT	MOVE UP	MOVE DOWN			ø	ENTER
																	-			
			$\begin{array}{c c} c & l & @ \\ \hline c & 1 & 2 \\ \hline \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \\ \\ \\ \\ \\$	$\begin{array}{c c} c & l & @ & \# \\ \hline 1 & 2 & 3 \\ \hline \\ \\ \hline \\$	$\begin{array}{c c} & 1 & @ & \# \\ \hline & 1 & 2 & 3 \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \\ \\ \\ \\ \\ \\$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

SWITCH	INTERCONNECT.	Closure	at	the	designated	switch	positions	is	sensed	
across	the designated	Keyboard	con	necto	or pins.					

Conn Pin	w	х	Y	z	АА	BB	сс	DD
т	$\times$	{ [	A	В	С	D	E	F
S	G	н	1	J	к	L	м	N
N	0	Ρ	Q	R	S	т	υ	v
м	w	x	Y	z	∿ ∖	" '	;	Pause
L	Move. Up	! · 1	@ 2	# 3	\$ 4	% 5	∧ _ 6	& 7
к	•	(	-	;	<	+	>	?
J	Enter	ø		Move Down	) gi	SSA 1	↓ 2	ESA 3
н	4	Home 5	→ 6	T-Cir 7	↑ 8	T-Set 9	Reset	Setup
F	PF1	PF2	PF3	Back Space	PF4	Break	PF5	PF6
E	Del	PF7	PF8	PF9	PF10	PF11	PF12	Erase
D	Edit	Line Feed	Delete	) 2	Insert	Print	Return	Send
А	Caps Lock	Space Bar	← Tab →	Ctrl	Esc	Shift	Shift	$\boxtimes$

KEYBOARD CONNECTOR (Plug side shown)

B-D-F-J-L-N-R-T-V-X-Z-BB-DD A-C-E-H-K-M-P-S-U-W-Y-AA-CC --- Cable ---

#### ACCESSORIES

## COMPUTER CABLE

The Computer cable (p/n 210225) configures the terminal as RS232 Data Terminal Equipment (DTE) for interface with RS232 Data Communications Equipment (DCE) such as a computer, modem, coupler, etc. The small connector plugs into the lower connector (P4) on the Logic daughter board (Communications I/O port).

CONNECTORS (wiring side shown)

	****	-Key
Pt	B-D-F-J-L	
	А-С-Е-Н-К	

Pe 13--12--11--10--9--8--7--6--5--4--3--2--1 25--24--23--22-21-20-19-18-17-16-15-14

#### INTERCONNECT

Pt COLOR Pe SIGNAL

- A BRN 20 DATA TERMINAL READY. Control output from terminal. The terminal holds this line in the 'on' condition.
- B GRN 3 RECEIVED DATA. Data input to terminal.
- D RED 5 CLEAR TO SEND. Control input to terminal. An 'off' condition on this pin causes the terminal to disable or suspend transmission. An 'on' condition causes it to enable or resume transmission. The terminal recognizes no connection at the interface (ie, open) as an 'on' condition.
- E BLU 4 REQUEST TO SEND. Control output from terminal. The terminal holds this line in the 'on' condition.
- K BLK 7 SIGNAL GROUND.
- L WHT 2 TRANSMITTED DATA. Data output from terminal.

### PRINTER CABLE

The Printer cable (p/n 210163) configures the terminal as RS232 Data Communication Equipment (DCE) for interface with RS232 Data Terminal Equipment (DTE) such as a printer. The small connector plugs into the upper connector (P5) on the Logic daughter board (Printer I/O port).

CONNECTORS (wiring side shown)

****	-Key
B-D-F-J-L	
А-С-Е-Н-К	


Pe 1--2--3--4--5--6--7--8--9--10--11--12--13 14-15-16-17-18-19-20-21-22--23--24--25


#### INTERCONNECT

Pt


Pt COLOR Pe SIGNAL


- A BRN 6 DATA SET READY. Control input to the printer. The terminal holds this line in the 'on' condition.
- B GRN 2 TRANSMITTED DATA. Data output from the printer. The terminal recognizes DC3 as a command to disable or suspend printing and DC1 to enable or resume printing. It ignores all other codes.
- D RED 20 DATA TERMINAL READY. Control output from the printer. An 'off' condition on this pin causes the terminal to disable or suspend printing. An 'on' condition causes it to enable or resume printing. The terminal recognizes no connection at the interface (ie, open) as an 'on' condition.
- E BLU 8 CARRIER DETECT. Control input to the printer. The terminal holds this line in the 'on' condition.
- K BLK 7 SIGNAL GROUND.
- L WHT 3 RECEIVED DATA. Data input to printer.





PAR						
117	Ŕ	REVISION	DATE	DRN	снк	۶ NG
T	2	CT (CH37) a	1 20 80			, NG
0	3	FITE WALLELY, PIEL WAT 224. RIAO WAT IOK, R145 WAS 25W	رو، ور ا			h
ł		SEE SHT 3	5 a 40	55	-	int
F		RUC WAS CAR FILL WAS FILL.	-19-8.	5. E		10
1	1	FILE (130V OFTION) WAS 214,2W	S-2AL	ن ف		s,t∙
r.	2	REVISED BELL OFTION	5-200-Pji	G£		Ç d







		DAD	TNU	MBER							
		PAR		HUCK	- 2	0119	97 B			-	
CLK		LET A	R I			C8,C9.		DATE 10+13-80	DRN G.S.	СНК	ENG JR
CAS*		A	2		XI WA	S 16.666	<b>.</b>	2-2-01			JR
		A	3		ADDED	R23,		3-24-01	65		76
RASX		÷			C8,C9	REVISION WERE 82	20pf.	8-6-81	G.S.		JR
CØ CØ <b>≭</b>					J 16, J2:	5.J26 MC	IVED.	-			
C   <del>*</del> CZ											
C2 <b>*</b>											
C4 <b>*</b>											
P <del>X</del>											
DLUB											
lov _UB <del>X</del>											
								•			
HS <b>*</b>											
cø											
IC I											
C 2 IC 3											
IC4 IC5											
106											
UB 81											
E3 <b>*</b>											
BELL ENABLE						-					
LE											
C2											
C I OF <b>X</b>											
CLE											
Ε											
V5 <b>*</b>											
MI#											
VUB ¥	UNLESS OTHERWISE SPECIFIED:	PRO	RIFTA	RY NOTIC	E: THIS DOC	UMENT CON	TAINS PROPR	ETARY INFOR	MATIC	N OF	ANN
	DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY	ARBO INFO	or ter Rmatk	rminals ( On shall	NCORPORATE BE PUBLISH	ed and neith Hed, reprod	IER THE DOC UCED, COPIEI	UMENT NOR S D, DISCLOSE	aid Pr D or L	oprie Jsed	TAR) FOR
	APPLIED OR PLATED FINISHES	WRIT	PURPO	JFLO	ON OF A DUL	ISIDERATION C	ED REPRESEN	TATIVE OF SA		MPA	NY.
	.X =± .XX =± .XXX =±	D	<b>A</b> T E	3-13-	-80			7-2-80			
LC4	.XXX=± ANGLES=± CHAMFER=±	⊢'	BY				ECH ENGR	ELEC ENG		PRO	ved ,
LC5	REMOVE ALL BURRS AND SHARP EDGES RADII AND FILLETS .010 TO .020	] ·	<u>_</u>	ERN	INALS	ANN ARBOR,	MICHIGAN 4	3103 • 313-66	3-8000	-	
LCG	DO NOT SCALE THIS DRAWING	F		T	ERM	INAL	BD				
- NI	MATERIAL	L	-								-
N	FINISH	sız		ART NUN	MBER	201	197 E	3			
		SCA	_		WT.			SHEET 1	OF	4	

SHEET / OF 4

SCALE \_\_\_\_\_ WT \_\_\_\_\_



TELEDYNE POST



TOLERANCES	NAME	JFLOWERS			JR	
.xx=±	DATE 3-13-80 7-2-80 BY DRAWN CHECKED MECH ENGR ELEC ENGR TERNINALS INC B175 JACKSON ROAD - ANN ARBOR, MICHIGAN 48103 - 313-66 TERMINAL BD.		7-2-80			
.XXX=± ANGLES=±	BY	DRAWN	CHECKED	MECH ENGR	ELEC ENGR	APPRO
CHAMFER=±	c		ROR			
REMOVE ALL BURRS AND SHARP EDGES RADH AND FILLETS .010 TO .020	-	FERMINA	LSINC.	DR, MICHIGAN 4	8103 • 313-663-	8000
DO NOT SCALE THIS DRAWING	-	TF	RMIN	AL B	<b>[</b> ]	
MATERIAL	<u>t</u>	1.	1 ( 10( 1 1 1		υ.	
				المادية والمتقول والمراجع المراقع	COMPANY OF A DESCRIPTION OF A DESCRIPTIO	
		PART NUMBER	~ ~		r.	
EINISH -	nf		20	1197	H,	

	<b>e</b> <sup>7</sup>	PART NUMBER 2011978	No. of the second se
		LET R REVISION	DATE DRN CHK ENG
		A I ADDED C8,C9 A 2 XI WAS IG.GGG MHZ.	10-15 00 00.
2 3		A 2 J23 WAS HI. A 3 ADDED R23	2-2-81 G.S. JR 3-24-81 G.S. JR
		B JI6, J25, J26 MOVED	8-6-81 6.5. JR
(3) [A] [ZA] [3A] (5A] [6A] [7A] [8A] [9A] [(0A] [X] [0] ] (0A] [X] [0] [0A] [X] [0A			
$C \longrightarrow \begin{bmatrix}  C  &  C  $			
$D \begin{bmatrix} 1D \\ 2D \\ 3\overline{1} \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 4D \\ 5D \\ 6D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 7D \\ 8D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 8D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 8D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7D \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\ 7D \\ 7D \\ 7D \\ 7\overline{1} \end{bmatrix} \begin{bmatrix} 1D \\ 7D \\$			-
1 2 3 4 5 6 7 8 9 10 11 12 13			
	UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES	PROPRIETARY NOTICE: THIS DOCUMENT CONTAINS PROPR ARBOR TERMINALS INCORPORATED AND NEITHER THE DOCI	UMENT NOR SAID PROPRIETARY
	AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES	INFORMATION SHALL BE PUBLISHED, REPRODUCED, COPIEL ANY PURPOSE OTHER THAN CONSIDERATION OF THIS DOCU WRITTEN PERMISSION OF A DULY AUTHORIZED REPRESEN	D, DISCLOSED OR USED FOR MENT WITHOUT THE EXPRESS
	TOLERANCES .X =±	NAME G S	JR
	.xx=± .xxx=±	DATE 6-24-80 BY DRAWN CHECKED MECH ENGR	7-2-80 ELEC ENGR APPROVED
	ANGLES = ± CHAMFER = ±		
	REMOVE ALL BURRS AND SHARP EDGES RADII AND FILLETS .010 TO .020	TERMINALS INC	8103 • 313-7 <b>69-09</b> 28
	DO NOT SCALE THIS DRAWING	TERMINAL BI	D.
	MALERIAL	+	


SIZE PART NUMBER

FINISH


201197 B

\_\_\_\_


SHEET 4 OF 4



		2011000				
LET	R	REVISION	DATE	DRN	СНК	ENG
A	١	ADDED RI12, R122. DELETED R113, R123.	10-1-80	G5.		JR
А	2	SEE SHT I	3-5-81	G.5		Z
Α	3	SEE SHT I	4-20-81	G.S.		¥.
A	4	SEE SHT I	5-14-81	G.S.		JR
в		SEE SHT I	9-3281	G.S		JR



UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES	PROPRIETARY NOTICE: THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF ANN ARBOR TERMINALS INCORPORATED AND NEITHER THE DOCUMENT NOR SAD PROPRETARY INFORMATION SHALL BE PUBLISHED, REPRODUCED, COPIED, DISCLOSED OR USED FOR ANY PURPOSE OTHER THAN CONSIDERATION OF THIS DOCUMENT WITHOUT THE EXPRESS WRITTEN PERMISSION OF A DULY AUTHORIZED REPRESENTATIVE OF SAID COMPANY											
TOLERANCES	NAME	MOM			JR							
.xx=t	DATE	6-30-30			7-2-80							
.X X X = ± ANGLES = +	BY	DRAWN	CHECKED	MECH ENGR	ELEC ENGR	APPROVED						
CHAMFER=± REMOVE ALL BURRS AND SHARP EDGES RADII AND FILLETS .010 TO .020		TERMINALS INC. 107 JACKSON ROAD + ANN ARBOR, MICHIGAN 48103 + 313-769-0926										
DO NOT SCALE THIS DRAWING	ŀ		T/0	ROAR	)							
MATERIAL	I/O BOARD											
FINISH	size C	PART NUMBER	2011	99 B								
	SCALE	WT			SHEET 2	OF 2						



UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES	PROPRIETARY NOTICE: THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF AN ARBOR TERMINALS INCORPORATED AND NEITHER THE DOCUMENT NOR SAID PROPRETAR INFORMATION SHALL BE PUBLISHED REPORTINGED, COPIED DISCLOSED OR USED FOI
AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES	INFORMATION SHALL BE PUBLISHED, REPRODUCED, COPIED, DISCLOSED OR USED FOI ANY PURPOSE OTHER THAN CONSIDERTATION OF THIS DOCUMENT WITHOUT THE EXPRESS WRITTEN PERMISSION OF A DULY AUTHORIZED REPRESENTATIVE OF SAID COMPANY.
TOLERANCES .X =± .XX =±	NAME         G.5         DS           DATE         2-23-79         6.4472         6.4479
.x x = ± ANGLES = ± CHAMFER = ±	BY DRAWN CHECKED MECH ENGR ELEC ENGR APPROVED
CHAMFER≃ ± REMOVE ALL BURRS AND SHARP EDGES RADII AND FILLETS .010 TO .020	TERMINALS INC. TO JACKSON ROAD + ANN ARBOR, MICHIGAN 48103 + 313769-0926
DO NOT SCALE THIS DRAWING	E-CASE (600)
MATERIAL	· ·
FINISH	size Part NUMBER 205305A


PART NUMBER


LETR

205305A

DATE DRN CHK ENG

REVISION






	PARINU	MBER	2053(	D5A		
	LET R		REVISION		DATE	DRN CHK ENG
3						
4						
a .						
				-		
UNLESS OTHERWISE SPECIFIED	PROPRIETA	RY NOTICE: THIS	DOCUMENTO	ONTAINS PROPP	NETARY INFORM	AATION OF ANN
DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY	ARBOR TEF	RMINALS INCORPO ON SHALL BE PUI OSE OTHER THAN	DRATED AND NE BLISHED, REPRO	THER THE DOC DUCED, COPIE	UMENT NOR SA D, DISCLOSED	ID PROPRIETARY OR USED FOR
APPLIED OR PLATED FINISHES TOLERANCES	WRITTEN I NAME	G.S.	DULY AUTHOR	ZED REPRESEN	TATIVE OF SAI	D COMPANY.
±= X. ±= XX. ±= XXX.	DATE	3-22-79	Taltit			6-4-79
.XXX=± ANGLES=± CHAMFER=±	BY	DRAWN	CHECKED	MECH ENGR	ELEC ENGR	APPROVED
REMOVE ALL BURRS AND SHARP EDGE RADII AND FILLETS .010 TO .02	S . –	ERMINA 107 JACKSON RO	LEINC	DR, MICHIGAN	18103 • 313-769	-0926
DO NOT SCALE THIS DRAWING		E-CAS				<u></u>
MATERIAL	Ŧ	,,,,		~		
		ART NUMBER	20	5305,	Δ	
FINISH	D		20			

PART NUMBER

GRN YEL

RED

BLK



· · · · · · · · · · · · · · · · · · ·	PARTI	210000 B				
L	ET R	REVISION	DATE	DRN	СНК	ENG
f	в -	DELETED CONNECTOR PANEL ADDED CONTROL PANEL	1-22-81	G2.		

PROPRIETARY NOTICE: THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF ANN ARBOR TERMINALS INCORPORATED AND NEITHER THE DOCUMENT NOR SAID PROPRIETARY INFORMATION SHALL BE PUBLISHED, REPRODUCED, COPIED, DISCLOSED OR USED FOR ANY PURPOSE OTHER THAN CONSIDERATION OF THIS DOCUMENT WITHOUT THE EXPRESS WRITTEN PERMISSION OF A DULY AUTHORIZED REPRESENTATIVE OF SAID COMPANY.

TERMINALS INC 6175 JACKSON ROAD + ANN ARBOR, MICHIGAN 48103 + 313-663-8000

210000B

S/A D CASE 700

NAME G.S.

DATE 6-16-80

SIZE PART NUMBER

Q. R. R.

7-2-80 BY DRAWN CHECKED MECH ENGR ELEC ENGR APPROVED


205117A	CON	N	вкт
210003A	S/A	K-	CABLE

UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES

REMOVE ALL BURRS AND SHARP EDGES RADII AND FILLETS .010 TO .020 DO NOT SCALE THIS DRAWING

MATERIAL

FINISH



PAR	1. N		11. I.S. 1			
LET	R	REVISION	DATE	DRN	СНК	ENG
в	-	ADDED PROVISION FOR CONTROL PANEL ACCESS DOOR	1-22-80	GS.		

UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES	PROPRIETARY NOTICE: THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF AN ARBOR TERMINALS INCORPORATED AND NETHER THE DOCUMENT NOR SALD PROPREDA INFORMATION SHALL BE PUBLISHED, REPRODUCED, COPIED, DISCLOSED OR USED FOI ANY PURPOSE OTHER THAN CONSDERATION OF THIS DOCUMENT WITHOUT THE EXPRESS WRITTEN PERMISSION OF A DULY AUTHORIZE REPRESSINTATIVE OF SALD COMPANY.						
TOLERANCES	NAME	G.5.		Q.X.N.			
.xx=±	DATE	6-20-80		7.2.80			
.XXX=± ANGLES=±	BY	DRAWN	CHECKED	MECH ENGR	ELEC ENGR	APPROVEI	
CHAMFER=±	6						
REMOVE ALL BURRS AND SHARP EDGES RADII AND FILLETS .010 TO .020	. 617	5 JACKSON ROA		DR, MICHIGAN 4	8103 • 313-663-1	3000	
	· 617	5 JACKSON ROA	D . ANN ARBO			3000	
RADII AND FILLETS .010 TO .020	. 617	5 JACKSON ROA	D . ANN ARBO	SE 7		3000	
RADII AND FILLETS .010 TO .020 DO NOT SCALE THIS DRAWING	- 617	5 JACKSON ROA	D . ANN ARBO			3000	
RADII AND FILLETS .010 TO .020 DO NOT SCALE THIS DRAWING	. 617	5 JACKSON ROA	D-CA		00	3000	

SCALE / 2 WT ----

SHEET 2 OF 2



6175 Jackson Road Ann Arbor, Michigan 48103

Phone: (313) 663-8000 Telex: 810 223-6033

Printed in U.S.A.