



5/29


Clocking w/ NRZ or NRZ_I gives most margin since sample in middle of bit cell.



In the 8530:




So if use \overline{TRxC} as transmit clock by programming Transmit Clock = BR Gen O/P and \overline{TRxC} = Transmit Clock at Widget end, then data transmission from **Widget → MAC** will work as shown above and in timing below:




This should work fine since \overline{TRxC} is delayed by a similar amt to TxD (same D/R chips & cable), and worst case RxD to \overline{TRxC} setup is 243ns and ϕ_{ms} is spec.

For **MAC → Widget**:




$$t_{su \text{ min}} = 1085 - (250 + 300 + 250) = 285 \text{ ns } \underline{OK} \checkmark$$



A = High Speed Direct Connect
 B = ABUS




SI	Sφ	f
A/B	DTRCA	
0	0	CHB (ABUS) Normal Tx, Rx
0	1	CHB (ABUS) DIAG Tx, Rx
1	0	CHA (HS) Norm Tx, Rx
1	1	CHA (HS) DIAG Tx, Rx




7/24



6/27 READ FROM SCC (DRW = L0):




WRITE TO SCC (DRW = HI)



6/25

PAL State Machine Design:



Maps do not include transition from ⑤ → ⑥ on DS-DMA

	00	01	11	10
00	①	①	2	①
01	-	-	3	3
11	-	-	5	5
10	-	-	4	4

f₀ = 0

	00	01	11	10
00	1	1	⑤	⑤
01	-	-	-	-
11	-	-	-	-
10	-	-	5	5

f₀ = 1

	00	01	11	10
00	000	000	010	000
01	-	-	100	100
11	-	-	001	001
10	-	-	110	110

	00	01	11	10
00	000	000	001	001
01	-	-	-	-
11	-	-	-	-
10	-	-	001	001

f_φ = φ

f_φ = 1


$PSTRB = F_2 = \overline{f_2} f_1 + f_2 \overline{f_1} \overline{f_\phi} + \overline{f_2} \overline{f_1} \cdot f_\phi \cdot DS + f_2 \cdot \overline{f_1} \cdot f_\phi \cdot DS$

$F_1 = \overline{f_1} \cdot \overline{f_\phi} \cdot DM \cdot WREQ + f_2 \overline{f_1} \overline{f_\phi}$

$F_\phi = f_2 f_1 + \overline{f_1} \cdot f_\phi \cdot DM$

All ANDed w/ POK ≠ DMA
so can reset w/ DMA = φ

P33 SM: (for SCC reads only)



Need to hold P33 low until PSTRB to guarantee 1 clock cycle width because spec is 175m min.

	00	01	11	10
0	0	0	-	1
01	-	0	0	-
11	-	0	0	-
10	-	1	1	1

$DRW = \overline{f_2} \cdot \overline{f_1} \cdot \overline{f_\phi}$
 $f = P33 = (WREQ \cdot DM + f \cdot PSTRB) \cdot DMA$ [Matches eqn from state dig.]
 No race or hazard conditions since all input changes are orderly.

PAL16R4
 SCCPAL
 APPLEBUS
 7/31/84 REVO

PCLK MSEL1 MSEL0 DML POK WREQ ZRW DSL SECTDNL GND
 /OEL /P33 /DCL /DRWI /FO /F1 /PSTRB /RD /~~W~~VCC

$$WR = PSTRB \cdot DRWI + /ZRW \cdot DSL \cdot MSEL1 \cdot MSEL0 + /POK$$

$$RD = /DML \cdot MSEL1 \cdot MSEL0 \cdot DRWI + ZRW \cdot DSL \cdot MSEL1 \cdot MSEL0 + /POK$$

$$PSTRB = /PSTRB \cdot F1 \cdot POK \cdot MSEL1 \cdot MSEL0 + PSTRB \cdot F1 \cdot FO \cdot POK \cdot MSEL1 \cdot MSEL0 +$$

$$/PSTRB \cdot F1 \cdot FO \cdot DSL \cdot POK \cdot MSEL1 \cdot MSEL0 + PSTRB \cdot F1 \cdot FO \cdot DSL \cdot POK \cdot MSEL1$$

$$\cdot MSEL0$$

$$F1 = /F1 \cdot FO \cdot DML \cdot WREQ \cdot MSEL1 \cdot MSEL0 \cdot POK + PSTRB \cdot F1 \cdot FO \cdot MSEL1 \cdot MSEL0 \cdot POK$$

$$FO = PSTRB \cdot F1 \cdot POK \cdot MSEL1 \cdot MSEL0 + /F1 \cdot FO \cdot DML \cdot POK \cdot MSEL1 \cdot MSEL0$$

$$DRWI = ~~/F1 \cdot FO \cdot PSTRB \cdot ZRW \cdot DSL \cdot POK \cdot MSEL1 \cdot MSEL0~~ + DRWI \cdot DSL \cdot POK$$

$$DCL = MSEL1 + MSEL0 + /MSEL1 \cdot MSEL0 \cdot DRWI \cdot F1 \cdot FO$$


$$P33 = /WREQ \cdot DML \cdot MSEL1 \cdot MSEL0 \cdot POK + P33 \cdot PSTRB \cdot MSEL1 \cdot MSEL0 \cdot POK +$$

$$MSEL1 \cdot SECTDNL \cdot POK + MSEL0 \cdot SECTDNL \cdot POK$$

$$* /MSEL0 + MSEL0 \cdot WREQ \cdot POK$$

Make sure DM is high when ~~starting~~ DRWI - otherwise a DMA cycle will (may) start

h5_rpadc flowchart:



8/7

h₂-rpach

receives a high speed packet from host using Z8 handshake lines P33 and P34 (P34 is DM). Data is transferred directly from the SCC chip to RAM via the host DMA channel in the gate array. A hardware state machine implemented in a PAL synchronizes the Z8 handshake signals to the SCC DMA signal (WREQ) and the gate array DMA channel (PSTRB).

- INPUTS:
- 1) rcv buffer pointer in VERF
 - 2) Widget mode number stored in SCC
 - 3) timeout value for packet reception in RCvD: # of 2.56 μ s time increments
 - 4) lqg-only bid in bus_stat 1 for 1 byte reception

- OUTPUTS:
- 1) bus_stat 1: msg-rcvd if packet is received without a timeout
 - 2) bus_stat 3: scc_timeout if routine hangs and takes a dead man interrupt
 - 3) bus_stat 4:

rcv_err_set	if	overflow detected,
dc-rcv_err	if	no error
rcv_timeout	if	timeout before incoming pkt detected
scc_errcon	if	one occurs.

REGISTERS:

- | | | | |
|-------|---|------|--------------------------------------|
| r0-13 | : IO Ports | rCvD | : timeout value for packet detection |
| r4 | : temp | VERF | : ptr to rcv buffer in RAM. |
| r5 | : temp | | |
| r6 | : mask for DM active | | |
| r7 | : used for software timer in wait 1st char loop | | |
| r8: | | | |
| r9: | | | |
| rA: | | | |
| rB: | | | |

hs_rpack:

; init wrkg registers:

```
srp #wrk_dctr. ; wrkg set φ
ld !r6, #Dm ; Dm mask
clr !r7 ; init software timer
```

hs_rcvstrt:

```
or !r2, #ZF_SCC ; Msel1 to !r1: ZF ↔ SCC
ld !r1, #errres ; byte o/p
ld @!!r4, !r1 ; point to rwl
; error reset to unlock
; FIFO & clr status bits
ld !r1, #dma_rcv + dma_en + rcv_inten ; enable WRKφ for
; rcvr, and rcv int on
; special cond. (eof)
```

```
ld @!!r4, !r1
ld !r1, #sw3rcv
ld @!!r4, !r1
ld !r1, #rcven
ld @!!r4, !r1 ; enable rcvr.
ld P3m, #P3m-Dm10 ; Dm = o/p
or !r3, !r6 ; Dm = 1
and !r2, #FFF-Drwl_SccW ; set DRW = φ (SCC → RAM)
and !r2, #FFF-Msel1-Mselφ ; Msel1 = φ, φ (DMA on)
ld !r1, !dmaxbflo ; get start adrs low byte
ld @!!dmaxbf, !r1 ; P1 = byte o/p; Pφ = A8-11
ld Pφ1m, #Pφ1m-bi ; P1 = byte I/P
```

; set up for T1 deadman timeout

```
clr Pre1
clr T1
ld Tmr, #Int-Out ; stop T1
or Procen_ctrl, #sccinten ; flag for int. routine
```

; now check for char. already in when we're not ready

```
tm !r3, #P33L ; or diag. mode:
jr nz, hs_stdma ; char. already in?
tm Procen_stat1, #sccdiag ; no. if taken
jr nz, hs_rcvrdg ; branch to
```

; char was already in and not diag mode if get here, so restart rpack

```
or !r2, #ZF_SCC ; Msel1 = 1, 1
ld !r5, #3 ; loop counter to clr FIFO
; ZF → SCC
```

hs_rcv_clr:

```
ld Pφ1m, #Pφ1m-bo ; point to scc rd buffer
ld !r1, #sw8buf ; scc → ZF
ld @!!r4, !r1 ; read scc buffer
ld Pφ1m, #Pφ1m-bi ; 3 times
ld !r1, @!!r4 ; back to beginning
djnz !r5, hs_rcv_clr
jr hs_rcvstrt
```

hs_stdma:



2/7

hs-rpack (cont)

hs-wlatch:

```

ld P3m, #P3m-Dmhs ; set hs mode to enable DMA
tm !r3, !r6 ; Dm low?
jr } hs-got1st
dec !r7 ; bump timer
jr nz, hs-wlatch
decw !!rc ; dec large timer
jr nz, hs-wlatch
or bus_stat4, #rcv_timeout
jp hs-rcv-exit

```

hs-got1st:

```

ld !r5, !r1 ; complete 1st byte hs
or Tmr, #T1_CntEn + T1_Load ; start 18 ms decd timer
ei

```

hs-rcvlp:

hs-wchar:

```

ld !r5, !r1 ; 2nd byte hs & all even bytes
tm !r3, !r6 ; Dm low?
jr nz, hs-wchar ; Wait for 3rd byte (odd bytes)
ld !r5, !r1 ; 3rd and all odd byte hs complete
swap !r5 ; timing for blind read
decw bytet/2a ; adjusted for 1st two bytes
; needs to be (n-2)/2, n=#bytes
; but works for 1 byte: rcv@value = 1

```

```

jr nz, hs-rcvlp
di
or !r2, #ZF_SCC ; Msel = 1, 1
ld Pflm, #Pflm-bo ; P1 = O/P
ld !r1, #sr1str
ld !r4, !r1 ; point to sr1
ld Pflm, #Pflm-bi ; P1 = I/P
ld !r1, @!r4 ; read sr1
ld !rc, !r1 ; save status while next FIFO
ld Pflm, #Pflm-bo ; back to O/P
ld !r1, #err2
ld !r4, !r1 ; err. reset to clr rcv int & FIFO
and !r2, #FFF-Msel1 ; Msel to 0, 1; ZF ← RAM
ld Pflm, #Pflm-Zbs ; P1 = ZR bus.
ld P3m, #P3m-DmP ; DM pulse mode for RAM
ld !r2, #Drwl_sccW ; DRW = 1
tm !rc, #eof ; check error cond's.

```

now check error cond's

hs_eof:

hs_no_ovr:

hs_rcv_exit:



```

or z, hs_eof ; no eof error
or bus_stat3, #dc-rcvfail
tm !rc, #ror
jr z, hs-no_ovr
or bus_stat3, #rorerr
tm !rc, #crc
jr z, hs-rcv-exit
or bus_stat4, #scc_crcerr
and Procem-ctrl, #FFF-scc/hten
swap #wrk_dctr
ret

```

8/2

hstpack flow chart:



h_s-tpack

Transmits a packet at high speed using 28 handshake lines P33 and P34 (P34 is DM output). Data is taken directly from RAM and transferred to the SCC via the host DMA channel in the gate array. The handshake lines P33 and P34 synchronize the incoming data to the DMA channel. A diagnostic mode or lap-only transfer will transmit one byte only (plus CRC) to implement a fast handshaking protocol between the host and disk.

- INPUTS:
- 1) xmt buffer pointer in rERF
 - 2) $\text{bytecount}/2 - 2 = \text{bytct}/2a = \text{len}$ transmission of
 \wedge bytecount divided by 2, adjustment for \wedge 1st pair of bytes,
 (paired in bytecnt; to (rA rB)
~~(due to coding of first character transmission). Adjust~~
 - 3) sccdiag bit in bu-stat1
 - 4) lap-only bit in bu-stat1 to signify a single byte xfr

- OUTPUTS:
- 1) bu-stat1: msg-sent; set if transmission complete
 - 2) bu-stat3: scc-timout set if interrupt before xmtn completes
 or deadman timer (T1)

REGISTERS:

rφ-r3	: IO PORTS	rA rB	: bytct/2a value
r4	: temp	rC	:
r5	: "	rD	:
r6	: Mask for DM active	rERF	: pointer to xmt buffer in RAM
r7	:		
r8	:		
r9	:		

hs_tpack:

; init working registers:

```

srp # wrk_dcsys ; wrky set  $\phi$ 
ld !r6, # Dm ; setup Dm mask
; set up ports  $\phi$ , 1 for Z8  $\rightarrow$  scc and init scc for xmt
or !r2, # Z8-scc ; Msel5 = 1,1
ld P $\phi$ 1m, # P $\phi$ 1m-bo ; P1 output p $\phi$ -3 adrs 8-11
ld !r1, # sw1i-d ; pt to sw1
ldc @!!r4, !r1 ; r4r5 are don't cares
ld !r1, # dma_xmt + dma-en ; enable WREF for xmt
ldc @!!r4, !r1

```

; now enable xmt and RTS for driver if not diag

```

ld !r5, # xmten
tm bus_stat1, # sccdiag
jr z, hs_en_driver
and !r5, # $FF - RTS - DTR ; RTS, DTR off for diag.

```

hs_en_driver:

```

ld !r1, # sw5xmt
ldc @!!r4, !r1 ; pt to sw5
ld !r1, !r5
ldc @!!r4, !r1 ; enable xmt, also RTS, DTR
; if not DIAG.

```

```

ld !r1, # rtere
ldc @!!r4, !r1 ; reset tx crc gen in sw  $\phi$ 
; now setup scc interface logic (PAL16R4 in discrete version) and Z8 modes
; for DMA xfer. Note that flags should now be xmitting on cable.

```

```

ld P3m, # Dmco ; Dm = O/P on Port 3
or !r3, # Dm ; set Dm = 1 to inhibit PAL st mod.
and !r2, # $FF - DrwL-sccW ; set DRW =  $\phi$  temporarily
; to disable RAM OE to
; avoid bus fight w/ Z8.
and !r2, # $FF - Msel1 - Msel $\phi$  ; set Msel to  $\phi$ ,  $\phi$  to
; enable DMA in GA & PAL
ld !r1, !dmaxbf10 ; set up to load RAM starting adrs
ldc @!!dmaxbf, !r1 ; r1 should be a don't care, but
; set it to adrs 10 to be safe
ldc !r5, @!!r4 ; Do a read to set DRWE = 1
; in PAL
ld P $\phi$ 1m, # P $\phi$ 1m-bi ; set Port 1 to input
or !r2, # DrwL-sccW ; set DRW for RAM  $\rightarrow$  scc:
; enable RAM onto Z8 bus

```

```

; We're now ready to start DMA xfer - only thing remaining is to set P3m
; for handshake mode. DM currently set hi to inhibit PAL State Machine from
; starting a 'write scc' sequence.

```

; Set up dead man timer with T1:

```

clr Pr1 ; max value
clr T1 ; "
ld Tmr, # Int_Out ; stop T1
or Procen_ctrl, # sccinten ; set up flag for interrupt output

```

hs-tpack (cont.)

; Now check for diagnostic or lap-only transmit (both one-byte transmits):



bus-stat1, # sccdiag + lap-only

n3, xmt_1byt
Tmr, #T1-CntEn + T1-Load

P3m, #P3m-Dmhs

; start 18 ms timer
; enable dead man tmr interpt.
; set handshake mode to
; begin DMA xfr - byt 1 out now
; do a read to cause extra
; scc write for rtvrd byte
; in RAM - under SM control
; complete hs for byte 1
; allow time for SM to xfr byt 2
; in sync w/ (ahead of) tx byte temp
; Dm low?
; sync to beginning of hs
; complete hs for byt 3: odd byte
; delay for blind write
; bump cntr and delay some more
; wire past byt 3 -> tx SR so
; it's safe to complete hs for byt 4
; do it at top of loop
; back to sync up to byt 4
; starting out in Tx SR, and so on!

13 lde !r5, @!!r4

ld !r5, !r1

hop

6 ld !r5, !r1 ; complete hs for byt 2
10 tm !r3, !r6 ; and sub request even bytes

12/10 jr n3, hs-wbufemp

6 ld !r5, !r1

8 swap !r5

10 decw bytet/2a ; value = (n-2)/2
ld !r5, !r1 ; incl. crc
n: # bytes, min=4

hs-xmtlp :
hs-wbufemp :

12/10 jr n3, hs-xmtlp
di done w/ xfr so dis. ints.

hs-xfrend:

; Now wait for crc and flgs to xmt while setting up to disable xmttr
ld P3m, #P3m-DmP
or !r2, #z8-scc
ld PΦ1m, #PΦ1m-bo
ld !r4, #hs-crc-flgs
; wait for crc and flgs.

hs-wp-end:

; turn off xmttr and DMA and driver
djnz !r4, hs-wp-end
ld !r1, #sw2i-d
lde @!!r4, !r1
ld !r1, #dma-init
lde @!!r4, !r1
ld !r1, #sw5xmt
lde @!!r4, !r1
ld !r1, #xmtinit
lde @!!r4, !r1

; point to sw3
; clean WREQ on SCC

; pt to sw5

; shut off RTS, xmttr

; now restore normal z8 -> RAM mode
and !r2, #FFF-Msel1
ld PΦ1m, #PΦ1m-zbs
or bus-stat1, #msg-sent
; set Msel's to 0,1
; z8 -> RAM
; set good status

srp
ret

Don't forget
xmt_1byt

xmt_1byt:


ld P3m, #P3m-Dmhs

lde !r5, @!!r4

jr hs-xfrend

; xfr byte and set rtvrd in sw
; go to xfr end point to wrap up
; single byte xfr

hs_tpack timing:



Looks OK \rightarrow Always one byte ahead of data going out so tx buffer is full and always syncs up with beginning of byte transmission in tx shift register.

Note that by putting ld after jr in loop, can prevent an erroneous DMA cycle from occurring via the PAL since DM will be set hi under ZP control to complete the last sequence in PAL SM, i.e. allow transition from ⑤ to ①.



7/2

Timing loops:

rpack:

Basic wait_char loop: (bank ϕ is working set)


wait_char: 6 tm !r3, !rx ; rx = \$10 for DM
 12/10 jr n3, wait_char

Best case sync time is 16 cycles = $4.34 \mu s = \frac{1}{2}$ byte time

Worst case sync time is $6 + 12 + 6 + 10 = 34$ cycles = $9.22 \mu s = 1.06$ byte time


So sync time looks like

FIFO INPUT:



Since you have a 3-byte FIFO, won't lose BYTE N+1, but want to get in a known place (in time) for blind reads:

Wait slightly $> \frac{1}{2}$ byte time for next read (N+1) so Best Case sync will be guaranteed to read N+1, and Worst Case sync will be approx. in center of N+1:



Code:

```
wait_char: 6 tm !r3, !rx
           12/10 jr n3, wait_char
           6 ld !r5, !r1 ; read P1: stores N -> RAM
           6.5  $\mu s$  nop
           6 nop
           6 nop
```

This gives $2.16 \mu s$ of margin for A and $8.68 - 7.04 = 1.64 \mu s$ for B.

Could center it better if used two ^{dummy} swaps instead of nop's, e.g.

```
5.96  $\mu s$  8 swap !r5
        8 swap !r5
```

which gives $1.62 \mu s$ margin (A) and $8.68 - 6.5 = 2.18 \mu s$ for B

So 1st case is better centered by 20 ns (using nop's)

For subsequent ^{blind} reads, need to delay a complete byte time to maintain A & B margins, or $8.68 \mu s = 32.0295$ cycles

\Rightarrow use 4 nop's or 6 cycle instructions + swap (8) = 32 cycles.

But only need to do a blind read every other byte:



According to my calculations, a blind read ratio of $\frac{1}{2}$ would work;

```


i.e., w-c: 6 tm 1r3, 1rx
          12/10 jr n3, wait-char
          6 ld 1r5, 1r1
          10 decw bytcnt/2
          12/10 jr n3, w-c
    
```

Avg. loop time for $\frac{1}{2}$ is

$$\left[\frac{(6+12+6+10)+(6+10)}{2} + (10+12) \right] \frac{1}{2} + 6$$

$$= 8.00 \mu s < 8.68 \mu s \text{ byte time.}$$

Now for an example situation,



A & B are best & worst case sync times, Code for $\frac{1}{2}$ is :

```

A2R or B2R - hs-rcvlp: 1d 1r5, 1r1
                  w-c: 6 tm 1r3, 1rx
A or B - 6 jr n3, w-c
          8 ld 1r5, 1r1
          8 swap 1r5
A1 or B1 - 10 decw bytcnt/2
          6 ld 1r5, 1r1
          12/10 jr n3, hs-rcvlp
    
```

Annotations for the code:

- * (A = 4.34 μs = $\frac{1}{2}$ byte time; B = 9.22 μs = 1.06 byte time)
- (A₁ - A = B₁ - B = 24 cycles = 6.51 μs)
- ; complete hs for N-1 (even byte), N+1, N+3, etc.
- ; complete handshake for N (odd byte), N+2, etc.
- ; dummy instr to get 8 cycles.
- ~~complete handshake for N+1~~
- Put at top of loop to avoid xfr'g an extra byte
- (disable DM before completing last hs to avoid spurious DMA cycle in PAL)

Note:

A or B = A₂ or B₂ ; A₁ or B₁ = A₃ or B₃ ; etc.
(even) (odd)

- 1) Since A_{2R} is reached before byte N+2 arrives, this case is OK.
- 2) B_{2R} = ready to look for N+2 → syncs up in best case time (A_{2R}), so B₂ is reached within N+2 as shown.
- 3) B₃ = ready to read N+3 ; falls in N+3 ; B_{4R} is reached just after start of N+4.

Since B_{4R} - N+4 (start) < B_{2R} - N+2 (start), looks like we're catching up to the data. But it might be possible to do a blind read at the wrong time --

But it's impossible to do a blind read at the wrong time because that would require B_{2n} (B₁, B₂, B₄, etc) to fall between the start of a byte and point (A - 2.16 μs), which would force a blind read B_{2n+1} (B₁, B₃, B₅, etc.) of the same byte read at B_{2n}. This is impossible since even bytes are always synchronized and therefore must be read between A and B. The delay A₁ - A for the blind read then guarantees that the next byte will be at TOS before the blind read.

Note that scheme fails if FIFO is partly full when you start, because



rpack (cont.):

Although don't have time to poll a timer and wait for 1st char, can do a dead man timer interrupt after 1st char is received, just by the 'or Tmr, #TI_CntEn + TI_Load'. Prt and TI can be set before the 'wait_1st char' loop is started; also ei can be set which will also allow for servo interrupts. The 10 cycle 'or Tmr' instruction can replace the 'decw bytecnt/2' and then can fall into the wait_char loop - bytecnt/2 then is 1 less since 1st two bytes are read in-line: (compensates for 2 CRC bytes at end - i.e., bytecnt/2 is actual bytecnt/2)

```


      setup
      ...
      clr Prt          ; set max values
      clr TI          ; for TI
      ld Tmr, #Int_Out ; stop TI
      ei              ; enable int's for rpack & servo
wait_1stchar:
      tm r3, !rx
      jr n3, wait_1stchar
      ld !rs, !r1      ; read 1st char
      swap !rs
      or Tmr, #TI_CntEn + TI_Load ; start TI ; 18 ms timeout
hr_recv:  ld !rs, !r1      ; complete hr for 2nd char and subsequent even chars.
wait_char: tm r3, !rx
          jr n3, wait_char
          ld !rs, !r1      ; complete hr for odd chars.
          ...

```

Also, eof status (crc, overrun) should be available after last char is read if interrupt on special condition is used (WK1) since this interrupt locks the FIFO, preserving RPL status.

Example of blind read failing when not in sync with data
(due to a long software timeout loop):

FIFO Input:



But this works since you're reading byte 1 at A, not byte 2 - so 2 doesn't get read twice.

Looks like blind reads will work fine even if not initially in sync with data (i.e. FIFO partially filled) because the loop is faster than data rate which means FIFO will get unloaded and eventually the loop will sync up with an incoming byte to an empty FIFO.

However, initial wait_char loop (wait_1stchar) has to be fast enough to not have FIFO overflow in the worst case:

From before, worst case sync time in wait_1st char loop was $23.3\mu s = 2.6875$ bytes $<$ 3 byte FIFO which is OK. However, to simplify the code and still use T1 for dead bus timeout after 1st char is received, use a software timing loop instead of T1 in wait_1st char loop. Then T1 can be set up for the dead bus timeout before the wait_1st char loop is entered and Tmr and ei set to start dead bus timeout after 1st char received as described earlier.

Code follows:

```

:
:
clr   Pre 1           ; set max value
clr   T1              ; for T1
ld    Tmr, #Int_Out  ; stop T1
or    Procen_ctrl, #scinlen ; set interrupt flag if got a packet

```

7/31 (cont.)

wait_1stchar:

```

6   tm      !r3, !rx
12/10 jr     z, got_1st
6   dec     !rt
12/10 jr     nz, wait_1stchar
10  decw   !!rc
12/10 jr     nz, wait_1stchar
      or     bus_stat4, #rcv_timeout
      jr     rcv_exit
  
```

got_1st:

16 cycles instead of normal 18 OK

```

10  ld      !r5, !r1 ; read 1st byte -> RAM
      or     Tmr, #T1_CntEn + T1_Load ; start 18ms timer
6   ei
  
```

hs_rcvlp:

wait_char:

```

10  ld      !r5, !r1 ; read 2nd byte -> RAM
      tm      !r3, !rx
      jr     nz, wait_char
      ld      !r5, !r1 ; read 3rd byte & all odd bytes.
      swap   !r5
      decw   bytecnt/2 ; adjusted for 2 bytes above
10  ld      !r5, !r1
      jr     nz, hs_rcvlp
  
```

rcv_done:

[Disable DM to complete SM sequence and stop further DMA xfer]
 ⋮

Worst case sync time in wait_1stchar loop is

$$6 + 10 + 6 + 10 + 10 + 12 + 6 + 12 = 72 \text{ cycles} = 19.512 \mu\text{s} = 2.248 \text{ bytes OK}$$

$$\text{Timeout loop using !rt is } 6 + 10 + 6 + 12 = 34 \text{ cycles} = 9.22 \mu\text{s}$$

So for $rt = \phi$, get 2.36ms timeout. Max timeout of loop is

$$2^{16} (!rc) \times 2.36 = 154 \text{ sec. so this is very adequate.}$$



7/31 (cont)

Other new equates -

bytcnt/2a
 wrk-dctr
 → PΦIm_bo
 PΦIm_zbs

PΦIm_bi

P3m-DmP

P3m-Dmio

P3m-Dmhs

.equ \$ΦX

.equ \$ΦΦ

.equ PΦ-Φ3-Adr + PΦ-47-Out + Stack-In + P1-Out

+ Mem-Ext ; P1 output, PΦ Address, extended mem tng;
 .equ PΦ-Φ3-Adr + PΦ-47-Out + Stack-In + P1-Adr (used for Z8 ← SCC)
 ; P1 adr/data, normal mem tng.

.equ PΦ-Φ3-Adr + PΦ-47-Out + Stack-In + P1-In
 + Mem-Ext ; P1 input, PΦ Address, ext. mem tng,
 ; (used for Z8 ← SCC and SCC DMX xfr)

.equ BΦ-7-Ser + B1-6-Io + B2-5-Io + B3-4-Idm
 + Totem-Pol + Par-Off

; P3m for Z8 ↔ RAM (Dm = P1 sed)
 .equ BΦ-7-Ser + B1-6-Io + B2-5-Io + B3-4-Io
 + Totem-Pol + Par-Off

; P3m for Dm = 1 or Φ
 .equ BΦ-7-Ser + B1-6-Io + B2-5-Io + B3-4-Hs
 + Totem-Pol + Par-Off

; P3m for Dm and P33 handshake

adjusted for transmission of 1st 2 bytes
 ; register set Φ bytcnt ÷ 2 variable
 ; working set for direct connect

Note: change all working register equates to wrk set Φ.

hs_crc_flg

.equ \$Φ8

; constant for waiting for crc + stop
 ; at end of hs-track

Applebus timing using 8530:

tpack: OK since can reset TxU latch after 1st byte is written without changing the pointer bits (wrf automatically selected after any read or write)

rpach:

Current code -

```
wait_char:   lde !rC, @!!sccstsφ
            tm   !rC, !rY
            jr   z, wait_char
```

char_rdy:

```
lde !rD, @!!scc_stφ
lde !rφ, @!!scc_rbuf
lde @!!rcvbuf, !rφ
incw rcvbuf
tm   !rD, !rS
jr   z, wait_char
```

Code modified for 8530 - use P33 to get char_rdy status

```
wait_char:   10 tm   Port3, #P33
            12/10 jr   n3, wait_char
```

char_rdy:

```
13 lde @!!rcontrol, !rx
13 lde !rD, @!!rcontrol
13 lde !rφ, @scc_rbuf
13 lde @!!rcvbuf, !rφ
10 incw rcvbuf
6 tm   !rD, !rS
12/10 jr   z, wait_char
```

; D/C low, wrf default, rx = φ1 point to rr1
; rcontrol forces D/C 10 - read rr1 sts
; get data

Sync time best case = 20 cycles ; word case = 10 + 12 + 10 + 10 = 42

Proam time = 80 cycles

Best case loop time = 100 cycles = 27.13 μs < 34.37 μs min byte time
Worst " " " = 122 " = 33.1 μs < 34.37 μs " " "

So will work.

Changes are that need \overline{wrf} line returned to $\overline{zφ}$ on P33 when MSEL1, φ are in $\overline{zφSEL}$ mode (φ, 1), and only return \overline{SECDN} when MSEL1, φ = $\overline{SEφSEL}$ = (1, φ)

6/14


Connect 8530 D7-Dφ to XD7-XDφ & PSTRB & R \overline{RW} (= \overline{RC} to SCC)

Use MSEL2, φ = 1,1 which is Z8 ↔ Apple code for programming the SCC. Noting that W245 driver is enabled for 1,1 and direction determined by R \overline{RW} , and that address counters are loaded for writes regardless of MSEL lines, can generate \overline{SCCSEL} via address lines w/ I/O/MEM high and \overline{DM} low. For reads from SCC, can set up \overline{SCCSEL} address and just do reads w/ \overline{CP} low or high; $\overline{E/D} = \overline{DMA} = \overline{DTRAX}$

$\overline{E/D} = \overline{DMA} \cdot \overline{ZRW}$

Access time thru Gate Array buffer: 50m typical, 90m w.c.


For RD,



From Z8611 spec $t_{dDS(DI)}_{min} = 200m$ for 8mHz clock & no extended timing. With 7.37MHz clock, change in 3 clock periods + 1 SCLK time are added = $(10.5m)3 + 271m = 302.5m$.

$\therefore t_{dDS(DI)} = 200 + 302.5 = 502.5m > 375m$ OK

For WR,



Check Data setup to WR ↓ w/ Zilog

WR low width = $160 + 3(10.5) + 271 = 461m > 390ns$ spec on 8530 OK

However WIData to WR ↓ setup time of 90ns in 8530 spec is not met since $90 > 60.5 + PALtpd_{min}$. Should be OK if SCC data is latched on WR ↑ and >390m overlap is guaranteed, which. But SCC Data latched on WR ↓ so 1de alone won't work.

