

Peripheral Serial Buffer

- PSB-02 Logic Description
- PSB-05 Technical Reference
- PSB-15 Standard Modification
- PSB-20 Schematic





APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	12/19/75	

PSB

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts	
CHECKER	DRAWING TITLE	
ENGINEER <i>Shede 751219</i>	PSB LOGIC DESCRIPTION	
APP'D FOR REL. <i>Shede 751219</i>	SIZE A	DRAWING NO. PSB-02
APP'D (CUSTOMER)	SCALE	REV A SHEET OF



SUE 4502 SERIAL I/O CONTROLLER

MAINTENANCE BULLETIN M4502

Includes Program Wiring For:

SUE 4630 TELETYPEWRITER CONTROLLER

SUE 4640 ALPHANUMERIC DISPLAY CONTROLLER

CONTENTS

<u>Title</u>	<u>Page</u>
Introduction	1
Drawings and Parts Lists	1

LIST OF ILLUSTRATIONS

<u>Figure</u>		<u>Page</u>
1	SUE 4502 Functional Block Diagram	2
2	SUE 4502 Input/Output Timing	3

SUE 4502 SERIAL I/O CONTROLLER

MAINTENANCE BULLETIN

PSB

INTRODUCTION

This bulletin contains a logic description of the SUE 4502 Serial I/O Controller. A functional block diagram of the 4502 is shown in figure 1 and input-output timing is shown in figure 2. The functional block diagram is keyed to the logic diagrams in this bulletin by the number in the upper left-hand corner of each block. This number indicates the logic diagram sheet on which the logic, that corresponds to the block, is represented.

SUE 4502 can be programmed by jumpers to accommodate a number of serial I/O devices. With program wiring installed, SUE 4502 becomes a specific device controller that carries a model number in the 4600 series. Refer to the program wiring indicated in the parts lists near the end of this bulletin for the following device controllers:

SUE 4630 Teletypewriter Controller PL2001002138-10


SUE 4640 Alphanumeric Display Controller PL2001002138-11

All program plugs on the 4502 are indicated in the logic diagrams (LD2001002138 sheets 1 through 11 of 11) and can be located by referring to Circuit Card Assembly, PSB Serial Buffers, drawing number 2001002138.

DRAWINGS AND PARTS LISTS

This is a list of the drawings and parts lists included in this bulletin.


<u>Title</u>	<u>Mnemonic</u>	<u>Drawing Number</u>	<u>Sheets</u>
Serial Buffer Circuit Card	PSB	2001002138-1	1
Serial Buffer Logic Diagram	PSB	LD2001002138-1	1 thru 11
Serial Buffer Parts List	PSB	PL2001002138-1	2, 3, 4, 8
Serial Buffer Parts List	PSB	PL2001002138-10	5, 8
Serial Buffer Parts List	PSB	PL2001002138-11	6, 8



PSB

Figure 2. SUE 4502 Input/Output Timing

Serial Buffer Circuit Card (PSB)
2001002138-1, Rev. F, Sheet 1




PSB

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTORS ARE IN OHMS, ±2%, 1/4W.
2. ALL NON-POLARIZED CAPACITORS ARE 0.1UF, +80%, -20%, 50V.
3. ALL POLARIZED CAPACITORS ARE 33UF, ±20%, 10V.
4. INTEGRATED CIRCUIT PACKAGE TYPE DESIGNATIONS ARE ABBREVIATED. FOR COMPLETE PART NUMBER SEE PARTS LIST. (REFERENCE LIST ON DRAWING 9001800200.)
5. INTEGRATED CIRCUIT PACKAGE POWER PINS ARE:
 (8 PIN ICP) PIN 4 0V, PIN 8 +5V; (14 PIN ICP) PIN 7 0V, PIN 14 +5V, EXCEPT T33 PIN 5 +5V, PIN 10 0V, 8242 AND H103 PIN 4 +5V, PIN 11 0V; (18 PIN ICP) PIN 8 0V, PIN 16 +5V, EXCEPT BDR PIN 7 AND 8 0V, PIN 16 +5V, P154 PIN 8 0V, PIN 15 +5V, H106 PIN 5 +5V, PIN 13 0V; (24 PIN ICP) PIN 12 0V, PIN 21 +5V.

- 6 +5V CONNECTOR PINS ARE: P1-A16, A28, A29, A51, B16, B28, B29, B51.
- 7 0V CONNECTOR PINS ARE: P1-A1, A2, A15, A40, A54, A55, B1, B2, B15, B40, B54, B55; J1-A10, B10.
- 8 +15V CONNECTOR PINS ARE: P1-A3, A4, B3, B4.
- 9 -15V CONNECTOR PINS ARE: P1-A52, A53, B52, B53.



ADDRESS PROGRAM PLUG


ADDRESS BIT	FROM	CONNECT TO	
		BINARY 0	BINARY 1
4	J6-2A	J6-1A	J6-3A
5	J6-2B	J6-1B	J6-3B
6	J6-2C	J6-1C	J6-3C
7	J6-2D	J6-1D	J6-3D
8	J6-2E	J6-1E	J6-3E
9	J6-2F	J6-1F	J6-3F
10	J6-2G	J6-1G	J6-3G
11	J6-2H	J6-1H	J6-3H

BUS ACCESS LOGIC FOR CPU INTERRUPT (LD Sheet 2)

A request for a CPU interrupt is placed on line BCNS-P. If the Select line is false (high) and the Select and On-Line flip-flops are reset, the Request flip-flop (BRQ) sets, placing a service request on one of lines SRL1, 2, 3 or 4 on the INFIBUS. Program plug J7 is used to select the Request line and program plug J9 is used to implement the Select line. The Select line going true ANDed with the Precedence Chain pulse (PCDA-P) sets Select flip-flop, BSL, which generates SACK and inhibits the Precedence Chain pulse from propagating down the bus (BIHP-N). When the Strobe (STRA-P) goes false, the On-Line flip-flop (BOL) sets causing the device number to be gated on to the INFIBUS via BOLA-P and BONE-N; and Strobe STRB-N to be asserted after a 50-nanosecond delay. Receiving the Strobe (STRA-P true) resets the Select flip-flop. While the On-Line flip-flop is set, receiving a DONE sets the Off-Line flip-flop (BOF). Receipt of a QUIT at that time sets the Abort flip-flop (BAB) which resets the On-Line and Select flip-flops. The trailing edge of the DONE resets the On-Line flip-flop. Resetting the On-Line flip-flop resets the Off-Line flip-flop.

Signals BOLA-P and BONE-N are true while the On-Line flip-flop is set. The 50-nanosecond ON Strobe allows the device number to be placed on the bus and to settle out.

PSB



Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 2 of 11

ADDRESS RECOGNITION LOGIC (LD Sheet 3)

The three 8242 integrated circuit chips are implemented to match the eight programmable bits (A04A-P thru A11A-P) of the address bus. These eight bits, and bits A12A-P thru A15A-P equal to a ONE, comprise the 4502 address. DN01-P thru DN11-P are the programmable lines from plug J6 on sheet 11 that are programmed to the 4502 device number.

Delay is built into strobe circuit STRC-P (i. e. values of R19 and C6) to allow the match signal enough set-up time at the J input of flip-flop AMA before the strobe arrives at the T input. This delay assures address recognition even if the strobe and the address arrive at the BTA simultaneously.

Address bits A01A-P, A02A-P and A03A-P are decoded to address the three registers in the 4502.

<u>Register</u>	<u>AB03</u>	<u>AB02</u>	<u>AB01</u>	<u>Address Signal</u>
Status	0	0	0	ASUS-P
Control	0	1	1	ACNT-P
Data	1	0	0	ADTA-P


Signal AILA-N is true (low) when any address other than one of the register addresses occurs on lines A01A-P, A02A-P, and A03A-P. AILA-N is false (high) when the address of one of the three registers is on the lines. Lines MPXA-P and MPXB-P drive the data multiplexers shown on LD sheet 11.

MPXA = Device Number + Status

MPXB = Device Number + Control

<u>MPXB-P</u>	<u>MPXA-P</u>	<u>Register Selected</u>
0	0	Data
0	1	Status
1	0	Control
1	1	Device Number

PSB



Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 3 of 11

READ/WRITE CYCLE TIMING (LD Sheet 4)

Address match signal AMAS-P, propagates through three 50-nanosecond delay lines, DL1, DL2, and DL3. For a write cycle, RITA-P is true and APLE-P is a 60-nanosecond pulse occurring approximately 60 nanoseconds into the cycle. If one of the three controller registers is addressed, AILA-N is high and flip-flop ADN is set which allows generation of ADUN-N, the Done pulse. The Done pulse is generated approximately 120 nanoseconds after AMAS-P goes true. The Done pulse width is a function of Delay Line DL3 and the propagation delay inherent in inverter ADNA-N.


APLE-P is used to: load the control register via gate ALDC, load the data register via gate AOCK, reset the controller via gate ACLA, and clear control logic during a Read of the data register via gate RCBA.

When the 4502 is operating with a block transfer adapter (BTA), data register strobe BTDR-N goes low with receipt of BT2A-N (in the output mode), and goes high when a Done is received (BDNA-P). The low-to-high transition is the strobe. Data is taken at the leading edge of Done because it is not guaranteed valid at the receiving device on the trailing edge of Done.

BTDI-N performs the same function for BTA input operations as RCBA-N does for PDT input mode functions.

Gate BDIN-P, the data out strobe for the INFIBUS gates the device number (BOLA-P), gates data, control, or status during address recognition read cycle, and gates data during BTA input transfers.

PSB



Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 4 of 11


ASYNCHRONOUS RECEIVE/TRANSMIT CONTROL LOGIC AND DATA SHIFT REGISTER (LD Sheets 5 and 6)

When the controller is in the input mode, RNIN-N is high and TNOT-N is low. Clock CLCK-P is 16 times faster than the incoming data. Data on the line is initially a ONE making RDTR-N low. Flip-flop RST sets on a ONE-to-ZERO change of the incoming data. Once set, RST enables the counter clock (TR). Seven counts later the data is checked again to be low (start bit). If still low the transition was a valid Start bit and the Shift Enable flip-flop (RSE) is set. At the end of the eighth count (State 7), data is shifted into the shift register and once every sixteen counts thereafter until the correct number of data bits is shifted into the data register. After all the data is shifted into the register, DSTS-P goes true. DSTS and State 6 reset the Shift Enable flip-flop. After RSE resets with the next clock, RST and counter reset TR permitting another start bit to be detected and a new character to be assembled. If the data coming into the controller is not a ONE (RDTR-N high) when DSTS-P is true, the Format Error flip-flop (RFE) sets. If the data coming in is a ONE (stop bit) (RDTS-P high), the Buffer Full flip-flop (RBF) sets.

The correct number of data bits received is determined as follows: When the Shift Enable flip-flop sets, the shift register is cleared (all ZEROS) via RCBC-N and the Start Bit cell DST is cleared via TRST-N. Data is inverted when received and right-shifted into the 74198 register. Since a data ZERO is shifted into the register as a ONE and the register starts out as all ZEROS, the first ONE to be detected in cell DST is the Start bit (zero data bit - first bit received of each character). The Start bit being the first bit of each character indicates that the remaining bits are data. For eight-bit data, the data shifts through all eight cells of the shift register. For five-bit data, the data shifts right through the five most significant positions of the register and from DO3S-P to the Start cell, DST. The cells not used contain ZEROS.

When the data is read out of the data register, RBF is reset via BTDI-N for a BTA master cycle, or via RCBA-N for a PDT slave cycle. If the data is not

PSB



Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 5 of 11

read out before new data starts to shift into the register, the Over-run flip-flop, ROR, sets.

When the controller is in the output mode, initially the data buffer register is empty and the Buffer Empty flip-flop, TBE, is set to a ONE. When data is loaded into the data register via AOCK-N for a PDT slave cycle or via BTDR-N for a BTA master cycle, the Buffer Empty flip-flop is reset. The next State 7 ANDed with clock time causes flip-flop TST to set. One clock time later, flip-flop TSE, the Transmitter Shift Enable flip-flop, sets to a ONE and TST resets. TST high causes the Start bit DST to be cleared to a ZERO. Data is shifted right each counter State 7 from then on until the data register, including Stop bit cells DP1 and DP2 contain ZEROS (except for the least significant bit used which is a ONE). When this occurs, DAGN-P goes true causing the Shift Enable flip-flop to be reset as the last Stop bit is shifted into DST. TBE goes true as TSE resets indicating a request for more data.


The number of Stop bits per character is selected by program plugs J11 and J13. When the data register is loaded, pulse TCBE-N is generated setting either one or two of bits DP1 and DP2. As data is shifted right, ZEROS are shifted into DP2.

For data containing less than eight bits, the most significant bits of the data register are used. For example: five-bit data uses bits D07S, D06S, D05S, D04S, D03S but not D02, D01, D00. Data shifts through these low-order bits but also shifts out of D03S-P into DST. The decode for all ZEROS and ONE is ZEROS on DP2, DP1, D07S-D02S and a ONE in D03S-P. Program plug J14 selects the number of bits per character and connects the decode.

Gate DATA-P is the transmitted data line going to the interface drivers. Data goes out either through DST in the output mode or is looped from the receiver (RDTR-N) if Input-with-Echo is used, RLOP-P.

Signal TSFT-P inhibits the address recognition logic if a Write Data Register instruction is received while data is being transmitted.

PSB




Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 6 of 11

CLOCK LOGIC (LD Sheet 7)

The four counter integrated circuits divide down the 25-megahertz clock on the INFIBUS, CLKA-N, to a frequency that is sixteen times the desired data rate. Counter T197 first divides the 25 megahertz frequency by 2, 4, 8, or 16 and this signal, CCDA-N, clocks a programmable 12-bit counter. The 12-bit counter is preset to a count and counts up to all ONES. When it reaches the all ONES condition, CPST-N goes true and on the next CCDA-N the counter presets. The highest order bit that changes from a ZERO to a ONE and back again, is connected to CLCK the Controller Clock Line. The preset is the two's complement of the count. For example, to get the frequency for 110 Baud, the data bit time is 9.09 milliseconds. A sixteen-times clock has a period of 0.568 milliseconds. If a divide-by-four or 160 nanosecond clock is used, then the count in decimal is $\frac{568,000}{160} = 3,551$. Converted to hexadecimal, this count $3,551_{10} = DDF_{16}$ and its two's complement is 221_{16} — the programmed preset.

The table on sheet 7 shows how to program plugs J10, J12, J15, J16, and J17 for the most popular data rates. Rates above 4800 are possible but pads located at U73 pins 12, 13, and 14 must be connected to gate CLCK.

PSB



Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 7 of 11

CONTROL LOGIC (LD Sheet 8)

The data modem automatic answer logic is shown on the top one-third of LD sheet 8. Control signal, Terminal ready (J1-A5), is required to enable type 103A2 and 202C data sets to enter the data mode. The automatic call answer logic works in the following manner.

The Data Set Ring Indicator signal goes high each time the telephone circuit rings as shown in figure 1. This clears control flip-flop TRR, turns on the Terminal Ready driver signal, and starts the five-second one-shot timer TRT when the Type 804 control unit answers the call and holds ring indicator (J1-A7) low. The data set supplies a positive on indication, Clear-To-Send (J1-A9), when the carrier signal of the calling data terminal is detected. This enables gate TCTA-N to pass transmitter clock pulses through the gate to the low input of one-shot TRT. These clock pulses continually retrigger the one-shot, holding it on, thus holding the Terminal Ready signal on. Failure to receive the Clear-To-Send signal (for example number dialed by a non-data terminal user) from the data set, inhibits retriggering TRT and causes the Terminal-Ready signal to be off in approximately 5 seconds. This sets TRR that releases the Terminal-Ready holding signal, and the line disconnects after the caller hangs up. The line is also disconnected similarly at the end of a data call when the Clear-To-Send signal drops as the remote calling terminal goes on hook.





Figure 1. SUE 4502 Automatic Answer and Disconnect Timing

When used for manual call answering, hard-wired terminals, with non-dial-up 103F or 202D dedicated line communications, and CRT terminals, J5-2A is connected to J5-1A forcing the Terminal Ready signal to remain on at all times. The Clear-To-Send signal, when false, is used to inhibit initiation of a CPU interrupt in output mode and to inhibit the PDT status bit on output. In this way the 4502 can be placed in the output mode with interrupts and can wait for the computer to be called by a remote terminal. When the automatic answer sequence is complete, TDRY-P goes high, the PDT status bit goes true, and a CPU interrupt is generated. The interrupt indicates the start of the output transmission. If placed in the input mode, when the computer is called, receipt of the incoming data generates an interrupt.

RS232-C drivers (75150 integrated circuit components) require -12 volts. The power supply shown in the center of LD sheet 8 converts +15 volts to +12 volts.

Shown on the bottom one-half of LD sheet 8 are the Teletypewriter (TTY) data driver, TTY paper tape reader relay driver, and the TTY data receiver. Of the three RS232-C receivers two are fail-safe receivers — Clear-To-Send and Data Set Ring Indicator. The data receiver does not use failsafe feature, therefore, it has a wide hysteresis loop.



Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 8 of 11

ADDRESS BUS DRIVERS/RECEIVERS (LD Sheet 9)

Gate BTRQ is the PDT status logic that also drives BT1A-N, the Data Transfer Request line. The gate is true when in the input mode (RINS-P) and the data register is full (RRFS-P), or when in the output mode with the device ready (TAOK-P) and the data register empty (TBES-P).


BCN is the CPU Interrupt Service Need flip-flop that initiates an interrupt when set. BCN is set by the PDT status line if jumper J8-1 is connected to J8-2 (BTA not used with 4502), by an error (RERA), or by a request from the BTA (BT4A-N). BCN is reset by an Abort condition (BABR-N), a Done is received when on line (BSOF-N), or by a reset (ARES-N).

Error line RERA-N drives BT3A-N going to the BTA. Two error conditions activate gate RERA: overrun (RORR-N) and format error (RFER-N).

RSIN-P is the input mode decode received from the INFIBUS: bit 0 = 1, bit 1 = 0. TSOT-P is the output mode decode from the INFIBUS: bit 0 = 1, bit 1 = 1.

LD sheet 9 also shows the Address Bus Receivers. AB01-N through AB15-N are the INFIBUS address lines and A01A-P through A15A-P are the receiver address lines.

PSB



Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 9 of 11

CONTROL REGISTER (LD Sheet 10)

The control register is loaded during an address recognition cycle when a MOVW operation to the control register address is executed.


RLPR-N	Loop or echo bit
BALS-P/ BALR-N	Allow/inhibit interrupts
RINS-P	Input mode, receive
TOTS-P/ TOTR-N	Output mode, transmit
TRSR-N	Output of control flip-flop for driving Request-To-Send line
RRDR-N	TTY Paper Tape Reader enable

TRAC-N is the OR of the input and output mode bits that mean Not Idle.

TAOK-P = Output Device Ready. RLOP-P true for input mode and echo bit set.

Gate RFON-P, when true, triggers one-shot RPT which remains on for 40 to 50 milliseconds. This pulse turns off the relay drive circuit shown on LD sheet 8, turning off the relay in the Teletypewriter. This turns on the reader long enough to advance one frame. Emptying the data register (RBFR-N true) triggers the one-shot again advancing the tape one more frame.

PSB




Serial Buffer Logic Diagram (PSB)
LD2001002138-1, Rev. C, Sheet 10 of 11

DATA BUS DRIVERS/RECEIVERS AND MULTIPLEXERS (LD Sheet 11)

Plug J6 is the device number program plug on which the 4502 Controller device address is encoded. Bits DB00-N thru DB15-N are the INFIBUS data lines and D00A-P thru D15A-P the data lines from receivers. Components U56, U58, U67 and U78 are the data multiplexers that provide 1 to 4 selection of status, control, or data outputs to the data lines.

PSB



SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002138-1		PSB-CKT CARD ASSY		USED ON SUE 4502	1
002	001	0001		1001004752-1		PRINTED WRG BD, PSB			2
003	000								3
004	002	0001		RL07S390G		RESISTOR	MIL-R-22684/1	R2,7 .5 IS	4
005	002	0001		RL07S221G		RESISTOR	MIL-R-22684/1	R3,9 .5 IS	5
006	003	0001		RL07S472G		RESISTOR	MIL-R-22684/1	R30,34,32 .5 IS	6
007	002	0001		RL07S151G		RESISTOR	MIL-R-22684/1	R14,23 .5 IS	7
008	004	0001		RL07S152G		RESISTOR	MIL-R-22684/1	R17,19,15,24 .5 IS	8
009	001	0001		RL07S621G		RESISTOR	MIL-R-22684/1	R22 .5 IS	9
010	002	0001		RL07S470G		RESISTOR	MIL-R-22684/1	R1,13 .5 IS	10
011	001	0001		RL07S511G		RESISTOR	MIL-R-22684/1	R21 .5 IS	11
012	001	0001		RL07S181G		RESISTOR	MIL-R-22684/1	R31 .5 IS	12
013	002	0001		RL07S393G		RESISTOR	MIL-R-22684/1	R11,10 .5 IS	13
014	002	0001		RL07S242G		RESISTOR	MIL-R-22684/1	R5,6 .5 IS	14
015	003	0001		RL07S431G		RESISTOR	MIL-R-22684/1	R18,37,36 .5 IS	15
016	004	0001		RL07S680G		RESISTOR	MIL-R-22684/1	R28,25,26,27 .5 IS	16
017	010	0001		RL07S102G		RESISTOR	MIL-R-22684/1	R41,33,29,12,16, 20,35,38,39,40 .5 IS	17
018	002	0001		RL07S122G		RESISTOR	MIL-R-22684/1	R4,8 .5 IS	18
019	000								19
020	F 002	0001		1005000041-1		TRANSIPAD		(T05)	20
021	F 033	0001		8001300101-1		CAPACITOR		C1,2,3,4,7,8,12, 13,14,15,17,18, 19,21,22,26,27, 28,29,30,31,C33 THRU C44	21
022	003	0001		8001300311-2		CAPACITOR		C9,20,23 .8 IS	22
023	001	0001		8001300308-1		CAPACITOR		C24 .65 IS	23
024	002	0001		MTP-337M010P1C	90201	CAPACITOR	MALLORY CAP. CO.	C10,11 1.00 IS	24
025	003	0001		8001300333-2		CAPACITOR		C5,25,32 .80 IS	25
026	001	0001		8001300309-2		CAPACITOR		C16 .65 IS	26
027	000	0001				CAPACITOR		C8,45,46,47 .25 IS NOTE 211	27
028	001	0001		2N5354		TRANSISTOR		Q1	28
029	E 001	0001		8001200001-1		TRANSISTOR		Q2	29
030	002	0001		2N2905		TRANSISTOR		Q3,4	30
031	000	0001							31
032	E 004	0001		8001100001-1		DIODE		CR1,2,3,4 .5 IS	32
033	001	0001		1N749A		DIODE, ZENER		CR5 .5 IS	33
034	000								34

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
035	E	003	0001	8001400001-1		TRANSFORMER, PULSE		T1, 2, 3	35
036		000							36
037	F	135	0001	10050007E-1		PIN, TERMINAL		NOTE 210	37
038	F	002	0001	801800072-1		ICP		U23, 71 (7400)	38
039	F	002	0001	8001800076-1		ICP		U13, 51 (7404)	39
040		000							40
041	F	003	0001	8001800099-1		ICP		U64, 65, 68 (7474)	41
042	F	001	0001	8001800110-1		ICP		U42 (7493)	42
043	F	006	0001	8001800042-1		ICP		U15, 16, 17, 33, 37, 55 (74H00)	43
044	F	005	0001	8001800044-1		ICP		U4, 5, 38, 44, 50 (74H04)	44
045	F	003	0001	8001800046-1		ICP		U24, 26, 47 (74H10)	45
046	F	004	0001	8001800047-1		ICP		U34, 43, 46, 52 (74H11)	46
047	F	003	0001	8001800048-1		ICP		U3, 6, 27 (74H20)	47
048	F	003	0001	8001800049-1		ICP		U1, 21, 75 (74H21)	48
049	F	003	0001	8001800054-1		ICP		U25, 54, 66 (74H51)	49
050	F	001	0001	8001800057-1		ICP		U2 (74H54)	50
	F	003	0001	8001800069-1		ICP		U32, 62, 63 (74H103)	51
052	F	001	0001	8001800070-1		ICP		U53 (74H106)	52
053		004	0001	8001803126-1		ICP		U31, 41, 57, 74 (7408)	53
054	F	001	0001	8001803134-1		ICP		U76 (7425)	54
055		002	0001	SN > 150P	01295	ICP	TEXAS INSTR INC	U11, 12	55
056	F	001	0001	8001800055-1		ICP		U35 (74H52)	56
057	F	001	0001	8001803204-1		ICP		U29 (74S15)	57
058	F	004	0001	8001803165-1		ICP		U56, 58, 67, 78 (74153)	58
059	F	001	0001	8001803194-1		ICP		U80 (74197)	59
060	F	003	0001	8001803173-1		ICP		U72, 73, 79 (74163)	60
061	F	001	0001	8001803181-1		ICP		U48 (74175)	61
062	F	001	0001	8001803155-1		ICP		U22 (74123)	62
063	F	001	0001	8001803195-1		ICP		U77 (74198)	63
064	F	001	0001	8001803121-1		ICP		U45 (74H74)	64
065	F	001	0001	8001803203-1		ICP		U49 (74S11)	65
066		002	0001	SN75452P	01295	ICP	TEXAS INSTR INC	U10, 61	66
067		001	0001	SN75154N	01295	ICP	TEXAS INSTR INC	U14	67
068		003	0001	N8242A	18324	ICP	SIGNETICS	U7, 18, 28	68
069	F	001	0001	8001803212-1		ICP		U36 (74S112)	69
070		010	0001	8001800123-1		ICP		U8, 9, 19, 20, 30, 40, 59, 60, 69, 70 (BDR)	70

PSB


SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
071	F 004	0001		8001600008-1		DELAY LINE, FIXED		DL1,2,3,4 (50NS)	71
072	001	0001		3428-1002	26066	CONNECTOR, RT ANGLE	3M CO	J1 20 CONTACT RECEPTACLE	72
073	A/R	0001		SN60/SN63		SOLDER	00-S-571		73

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002138-10		PSB-CKT CARD ASSY		USED ON SUE 4630	1
002	001	0001		2001002138-1		PSB-CKT CARD ASSY			2
003	F 075	0001		9003400417-7		WIRE, INSULATED		30AWG APPROX INCH REQD	3
004	REF	0001		LD2001002138-1		LOGIC DIAGRAM, PSB			4
005	005	0001		9003400417-1		WIRE, INSULATED		30AWG APPROX INCH REQD	5
WIRE LIST									
FROM TO FIND NO.									
J13-2A J13-1A 3									
J13-2B J13-1B 3									
J11-2A J11-1A 3									
J11-2B J11-1B 3									
J14-2A J14-3A 3									
J14-2B J14-3B 3									
J14-2C J14-3C 3									
J14-2D J14-1D 3									
J10-2A J10-1A 3									
J10-2B J10-1B 3									
J10-2C J10-3C 3									
J10-2D J10-1C 3									
J10-2E J10-1E 3									
J10-2F J10-1F 3									
J10-2G J10-3G 3									
J10-2H J10-1H 3									
J12-1A J12-2A 3									
J15-1C J15-2C 3									
J16-2A J16-3A 3									
J16-2B J16-3B 3									
J16-2C J16-3C 3									
J16-2D J16-1D 3									
J3-2 J3-1 5									
J2-3 J2-2 5									

PSB

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTE:			200
201	A/R	0001		LECP1049-17		MARKING (IDENTIFY).			201
202	REF	0001				AREA TO BE FREE OF SOLDER.			202
203	REF	0001				TOTAL WARP AND TWIST SHALL NOT EXCEED .010/INCH IN GENERAL AREA AND .005/INCH IN CONNECTOR AREA.			203
204	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NO. ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS.			204
205	REF	0001				MAXIMUM COMPONENT HEIGHT (SIDE 1) .395 MAXIMUM.			205
206	REF	0001				PROTRUSION (SIDE 2) .075 MAXIMUM.			206
207	REF	0001				SQUARE PAD AND/OR STRIPE DENOTES CATHODE END OF DIODE.			207
208	REF	0001				MAXIMUM COMPONENT CONFIGURATION DEPICTED ON FACE OF DRAWING. FOR ACTUAL USAGE SEE APPLICABLE PARTS LIST.			208
209	REF	0001				SQUARE PAD AND/OR DOT DENOTES PIN 1 OF ICP.			209
210	REF	0001				TRIANGLE SYMBOL DENOTES TERMINAL PIN LOCATION.			210
211	REF	0001				06,45,46,47 AND LOCATIONS ARE RESERVED FOR FUTURE DESIGN.			211

PSB




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	12-16-74	
		B	ECN 0116	2-19-75	SJ/DAF
		C	ECN 0257	8-19-75	JSS

PSB

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:		 Bolt Beranek and Newman Inc. Cambridge Massachusetts	
DRAFTSMAN <i>SJ/DAF</i>			
CHECKER		DRAWING TITLE PSB TECHNICAL REF	
ENGINEER <i>James P. ...</i>			
APP'D FOR REL <i>James P. ...</i>	SIZE A	CODE IDENT NO.	DRAWING NO. PSB-05
APP'D (CUSTOMER)	SCALE	REV C	SHEET 1 OF 7




Teletype Interface

Status - address FXX0

Control - address FXX6

PSB



Switches - none

Jumpers

Address Recognition

Address Bit	From	Connect To	
		0	1
4	J6-2A	J6-1A	J6-3A
5	J6-2B	J6-1B	J6-3B
6	J6-2C	J6-1C	J6-3C
7	J6-2D	J6-1D	J6-3D
8	J6-2E	J6-1E	J6-3E
9	J6-2F	J6-1F	J6-3F
10	J6-2G	J6-1G	J6-3G
11	J6-2H	J6-1H	J6-3H
12*	J18-01	J6-1H	J6-3H

* if A12 mod is installed

BUS SERVICE LEVEL

Level	Connect J7 and J9	
	From	To
1	1A	2A
2	1B	2B
3	1C	2C
4	1D	2D
None	J9-1A - J16-3A	

NUMBER OF STOP BITS

Number of Stop Bits	Connect	
	From	To
ONE	J13-2A	J13-1A
	J13-2B	J13-3B
	J11-2A	J11-3A
	J11-2B	J11-1B
TWO	J13-2A	J13-1A
	J13-2B	J13-1B
	J11-2A	J11-1A
	J11-2B	J11-1B

B U S

P	Processor Bus	Remove jumper from J28-1 J18-4
I	M, I/O, or M/I Bus	Connect jumper from J28-1 J18-4

Number of Data Bits Per Character

DATA BITS	CONNECT	
	FROM	TO
FIVE	J14-2A	J14-1A
	J14-3A	J14-4A
	J14-3B	J14-4B
	J14-3C	J14-4C
SIX	J14-2A	J14-3A
	J14-2B	J14-1B
	J14-3B	J14-4B
	J14-3C	J14-4C
SEVEN	J14-2A	J14-3A
	J14-2B	J14-3B
	J14-2C	J14-1C
	J14-3C	J14-4C
EIGHT	J14-2A	J14-3A
	J14-2B	J14-3B
	J14-2C	J14-3C
	J14-2D	J14-1D

PSB

DATA RATE	J10									J12				J17	J15				J16			
BAUD	FROM	2A	2B	2C	2D	2E	2F	2G	2H	1A	1B	1C	1D	1	1A	1B	1C	1D	2A	2B	2C	2D
74.2	TO	1A	3B	1C	3D	3E	1F	3G	3H	2A	--	--	--	--	--	2B	--	--	1A	3B	3C	1D
110	TO	1A	1B	3C	1D	1E	1F	3G	1H	2A	--	--	--	--	--	--	2C	--	3A	3B	3C	1D
300	TO	3A	1B	3C	1D	3E	3F	3G	1H	--	2B	--	--	--	--	--	2C	--	1A	3B	1C	2D
600	TO	3A	1B	3C	1D	3E	3F	3G	1H	--	2B	--	--	--	--	--	--	2D	1A	3B	1C	3D
1200	TO	3A	3B	3C	1D	3E	1F	3G	3H	--	--	--	2D	--	--	--	2C	--	1A	3B	1C	1D
1800	TO	3A	3B	3C	3D	1E	1F	3G	1H	--	--	--	--	2	--	--	2C	--	3A	1B	1C	1D
2400	TO	3A	3B	3C	3D	1E	3F	1G	3H	--	--	--	--	2	--	--	2C	--	1A	1B	1C	3D
4800	TO	3A	3B	3C	3D	1E	3F	1G	3H	--	--	--	--	2	--	--	--	2D	1A	1B	1C	3D
9600	TO	3A	3B	3C	3D	3E	1F	3G	1H	--	--	--	--	*	--	--	--	2D	1A	1B	1C	1D

Data Rate

*J17-1 to U73:12

Receive Data Mode

Mode	Connect	
	From	To
TTY	J3-2	J3-1
RS232	J3-2	J3-3

PSB

Auto Answer

Connect	
From	To
J2-2	J2-1
J4-2	J4-3
J5-1B	J5-2B

CRT

Connect	
From	To
J2-2	J2-1
J5-1A	J5-2A

Data Terminal
always ready

Auto answer and CRT are
not well understood.

Inhibit Device Not Ready
Connect J2-2 to J2-3

BTA Not Used with PSB
Connect J8-1 to J8-2

Inhibit "Data Set Ring Indicator"
into PSB, and force "Terminal
Ready" out of PSB
Connect J5-1A to J5-2A

Socket


J1	A1	SEND DATA (EIA)
	B1	
	A2	REQUEST TO SEND (EIA)
	B2	
	A3	
	B3	SEND DATA + (CURRENT LOOP)
	A4	
	B4	SEND DATA - (CURRENT LOOP)
	A5	TERMINAL READY (EIA)
	B5	RECEIVE DATA IN + (CURRENT LOOP)
	A6	
	B6	RECEIVE DATA IN - (CURRENT LOOP)
	A7	DATA SET RING INDICATOR (EIA)
	B7	PTR BUFFER FULL + (CURRENT LOOP)
	A8	RECEIVE DATA IN (EIA)
	B8	PTR BUFFER FULL - (CURRENT LOOP)
	A9	CLEAR TO SEND
	B9	
	A10	GROUND
	B10	GROUND

APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	5-7-74	
		B	ECN 0116	12-16-75	ST/DRF
		C	ECN 0257	8/18/77	JSS/DRF
		D	ECN 297	6/7/78	E.C.
		E	ECN 352	2/27/79	L.S.

PSB

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:		 Bolt Beranek and Newman Inc. Cambridge Massachusetts	
DRAFTSMAN <i>ST/DRF</i>			
CHECKER		DRAWING TITLE PSB MODIFICATION STND	
ENGINEER <i>J.C. 760123</i>			
APP'D FOR REL <i>J.C. 760123</i>	SIZE A	CODE IDENT NO.	DRAWING NO. PSB-15
APP'D (CUSTOMER)	SCALE	REV E	SHEET 1 OF 10



PSB Assembly (Modification)

1. This applies to Lockheed PSB's (BBN #254) of all revision levels,

PSB

2. Parts needed:

<u>BBN#</u>	<u>QTY</u>	<u>ITEM</u>
2	4	ULB pin
3	2	14-pin socket (T,I _s)
4	1	16-pin socket (T,I _s)
61	1	D38642N (BDR)
83	1	8N7474
130	1	CIT=10 TAG
181	1	6-32 X 1/4 nylon screw
206	1	8N74815
300	1	double-sided tape (ft)

3. Install plastic tag showing board type and serial number.
4. Drill 1/8" hole centered on the "A" in "PIA1" near the upper right corner of the board, using a sharp drill bit. Check for a short between +5 and ground.
5. Cut the trace between U29:09 and U30:14 on the solder side of the board, as shown in Figure 2.
6. Cut the trace leading from U56:11 to a pad on the component side (see Figure 1). Install a wirewrap pin in the pad. This will be referred to as J47:1.

7. Carefully pull out the rightmost leg of R18 (see Figure 1). Install a wirewrap pin in the hole. This pin will be referred to as J2B:1. Wrap the lead of R18 around the base of the pin and solder it.
8. Install wirewrap pins in the leftmost and rightmost pads of the row between U20 and U30. The leftmost pin is J18:01 and the rightmost is J18:04 (see Figure 1). Also install a wirewrap pin in pad adjacent to U73:12.
9. Place pieces of double-sided tape in the locations marked U8A, U9A, and U47A in Figure 1.

Remove the plastic shields from the bottoms of the three I.C. sockets and bend their leads slightly outward. Mount the two 14-pin sockets in locations U8A and U47A, with notches toward the left. Mount the 16-pin socket in U9A in the same way. Be sure that the socket leads are not touching any neighboring I.C.'s.

Install the BDR in U9A, the 74S15 in U8A, and the 7474 in U47A.

10. Cut and lift the leads at U28:05 and U28:06.
11. Make the following connections:
 - a. Jumper U29:09 to U29:10 on the solder side of the board (see Figure 2).
 - b. See Figure 1 for locations of the following:


(Note: Connections to U9A, U8A, and U47A should be made by handwrapping and soldering to the leads of the sockets. Connections to other I.C.'s should be made by soldering through the holes shared by the I.C. leads if possible. If not possible, they should be made by soldering directly to the I.C. leads. Connections to fingers should be soldered onto the part of the finger which is not gold-plated. Connections to pins should be wire-wrapped.)


- | | |
|---------|---------|
| U9A107 | U9A108 |
| U9A115 | U20108 |
| U9A108 | U9A115 |
| U9A112 | U8A101 |
| U9A114 | U8A102 |
| U9A103 | U8A113 |
| U9A101 | U8A109 |
| U8A110 | U8A111 |
| U8A109 | U8A110 |
| U8A108 | U8A112 |
| U9A116 | U9116 |
| U8A114 | U8116 |
| U8A107 | U19108 |
| U47A105 | U56111 |
| U47A103 | U36109 |
| U47A101 | U47A104 |
| U47A104 | U58113 |
| U47A114 | U47114 |

U47A:07	U57:07
U9A:05	P1:20
U9A:06	P1:09
U9A:10	P2:20 (route through drilled hole)
U9A:09	P2:09 (route through drilled hole)
U30:14	U28:06 (solder to lifted lead)
J18:01	U28:05 (solder to lifted lead)
J18:04	U8A:12
J47:1	U47A:02
J14:2A	J14:3A
J14:2B	J14:3B
J14:2C	J14:3C
J14:1D	J14:2D
J8:1	J8:2
J2:2	J2:3
J5:1A	J5:2A

12. This modification allows for recognition of either 16-bit or 20-bit addresses, latches the state of the PDT bit to allow proper function if parity is used, and configures the card with proper formats and control options (8bits per character, no BTA, no device not ready, always assert terminal ready).

PSB STANDARD MODIFICATION







JUMPER
CUT HERE


FIG 2


PSB





PSB





APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION		


PSB

A


➔ SEE PSB-Ø2

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:			Bolt Beranek and Newman Inc. Cambridge Massachusetts	
DRAFTSMAN <i>12/8/75 M</i>			DRAWING TITLE PSB SCHEMATIC	
CHECKER		DRAWING NO. PSB-2Ø		
ENGINEER <i>See 6751226</i>				
APP'D FOR REL <i>See 6751226</i>		SIZE A	CODE IDENT NO.	SHEET 1 OF 1
APP'D (CUSTOMER)		SCALE	REV	


▲



Internal Power Supply

PS1-02 Logic Description

PS1-20 Schematic




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	2/19/75	

PSI

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:		Bolt Beranek and Newman Inc.	
	DRAFTSMAN <i>H 12/19/75</i>		Cambridge Massachusetts	
	CHECKER	DRAWING TITLE PS1 - LOGIC DESCRIPTION		
	ENGINEER <i>S. D. ...</i>			
	APP'D FOR REL	SIZE A	CODE IDENT NO.	DRAWING NO. PS1 - Ø2
APP'D (CUSTOMER)	SCALE	REV A	SHEET	OF



SUE 5951 INTERNAL POWER SUPPLY

MAINTENANCE BULLETIN M5951

TABLE OF CONTENTS

	<u>Title</u>	<u>Page</u>
Introduction		1
Description		1
Installation		4
Power Supply Circuits		4
General Circuit Description		4
Detailed Circuit Description		7
Input Line Filter		7
Full-Wave Bridge Rectifier		7
Surge-Current Limiter		7
Indicating Light		9
Power Inverter		9
Astable Multivibrator		12
Line Regulator		15
Flip-Flop		15
Service Regulator (Internally-Used Reference Voltage and Voltage-to-Constant Current Converter		15
Rectifier and Input Choke Filter Stages (To the Output Regulators		20
Regulators and Pass Elements (Output Regulators)		20
Overload and Short-Circuit Protection		20
Overvoltage Protection		23
Line Fail Detection		23
Line Frequency Signal		23
Maintenance		27
General		27
Recommended Test Equipment		27

TABLE OF CONTENTS (continued)

	<u>Title</u>	<u>Page</u>
Calibration and Testing		28
Overvoltage Threshold Test		28
Output Voltage Adjustment to Nominal		29
Current Limiter Test		29
Line Fail Pulses Test		31
Line Frequency Signal Test		32
Trouble Analysis		32
Repair Techniques		35
Checking Semiconductors and Capacitors		36
Drawings and Parts Lists		37

LIST OF ILLUSTRATIONS

<u>Figure</u>	<u>Title</u>	<u>Page</u>
1	SUE 5951 Power Supply	2
2	SUE 5951 Power Supply, Rear View	3
3	SUE 5951 Power Supply Block Diagram	7
4	Power Supply Input Stage (preceding Power Inverter)	8
5	Power Inverter Circuit	10
6	Power Inverter Timing	11
7	Astable Multivibrator (20 KHz Clock) Circuit	13
8	Astable Multivibrator Idealized Waveforms	14
9	Line Regulator Circuit	16
10	Line Regulator Timing Diagram, Idealized	17
11	Power Inverter Drive Circuit	18
12	Service Regulator Circuit	19
13	Regulator and Current Limiter Circuit (Typical)	21

LIST OF ILLUSTRATIONS (continued)

<u>Figure</u>	<u>Title</u>	<u>Page</u>
14	Overvoltage/Short-Circuit Regulator-Output- Current Plot	22
15	Overvoltage and Temperature Protection Circuit	24
16	Line-Failure Circuit Block Diagram and Signal Waveforms	25
17	Line-Frequency Circuit and Signal	26

LIST OF TABLES

<u>Table</u>	<u>Title</u>	<u>Page</u>
1	Recommended Test Equipment	27
2	Overvoltage Threshold Check	28
3	Output Voltage Adjustments	30
4	Current-Limiter Check.	30
5	Power Supply Trouble Analysis Guide	33

SUE 5951 INTERNAL POWER SUPPLY

MAINTENANCE BULLETIN M5951

PSI

INTRODUCTION

This bulletin contains general and detailed information about the SUE 5951 Internal Power Supply. See figures 1 and 2. The power supply mounts internally in a SUE 7910 chassis and plugs into the INFIBUS. The 5951 supplies +15 volts at 7 amperes, +5 volts at 38 amperes, and -15 volts at 3 amperes to operate up to 16 SUE circuit cards depending on computer system configuration.

DESCRIPTION

The power supply chassis is 7.0-inches wide, 14.25-inches long, 6.25-inches high, and weighs approximately 14.5 pounds. AC line power of 105-125 volts, 47-63 Hz is applied through a 31-inch, 3-conductor power cord with a straight blade power plug (NEMA 5-15P). The power supply is protected by a 10-ampere fuse (3AB-10) mounted in the front panel. A light emitting diode (LED) visible, through the POWER ON opening in the front panel, lights when ac power is applied. DC output voltages, control signals, and common ground connections are made through plug P1 attached to the rear of the power supply.

Power consumption of the 5951 at the following levels, for outputs specified, is:

<u>AC Line</u>	<u>I_{in} (amperes)</u>	<u>P_{in} (watts)</u>
105 v	8.6	780
115 v	8.3	800
125 v	8.0	820




Figure 1. SUE 5951 Power Supply

PSI




Figure 2. SUE 5951 Power Supply, Rear View

INSTALLATION

SUE 5951 is installed into the right-most position of the SUE Computer chassis from the module insertion end, so that plug P1 on the power supply engages the matching receptacle on the INFIBUS. With all power to the cabinet off, install the power supply as follows:

- a. Remove the bezel, unsnap the control panel and swing the panel to the open position.
- b. Slide the 5951, in upright position, into the right-most slots of the computer chassis. Route the power supply ac cord, with chassis ground wire attached, through the aperture in the lower right-hand corner of the computer chassis.
- c. Apply sufficient pressure on the power supply front panel so that plug P1 engages, completely, its mating receptacle in the disconnect block on the INFIBUS. Engage and tighten the screw (6-32 x 2-1/2 inch) in the disconnect block to secure the connection. Do not over-tighten.
- d. Insert the power supply ac plug into one of the receptacles on the SUE 2201, 2202 or 2205 Power Distribution Units. If a SUE Power Distribution Unit is not included in the cabinet, the ac power plug may be connected into any ac convenience outlet in the cabinet or to the 115-volt, primary ac source.
- e. Connect the attached ground wire on the power supply ac cord to the dual spade, male-type ground stud mounted on the computer chassis.
- f. Swing the control panel closed and replace the bezel to complete the installation.

POWER SUPPLY CIRCUITS

Circuit components are contained on the power supply chassis and on two printed circuit cards — Converter and Control Assembly (CCA) and Inverter Regulator Output (IRO). Simplified schematic and timing diagrams are shown throughout the descriptions that follow. A detailed schematic diagram (SD2003000430) is located near the end of this bulletin.

GENERAL CIRCUIT DESCRIPTION (See Figure 3)

The power supply consists of an a-c to d-c rectifying circuit that drives an inverter operating at approximately 10 KHz. Output from the inverter provides a-c power to three, functionally-independent, regulated d-c output sources




Figure 3. SUE 5951 Power Supply Block Diagram

(+15, +5 and -15 volts). Each series regulator type output circuit is composed of a pass-transistor stage and a section containing output-voltage monitoring, and a reference and feedback amplifier connected in a closed loop arrangement so that regulated output voltages are maintained over a specified load-current range. Each output is adjustable by means of a screwdriver control (figure 2).

Each of the three output circuits has overload/short-circuit current protection in the form of fold-back limiting whereby load-current is reduced to only a small fraction of the maximum value existing at the time the malfunction occurs. In addition, each output circuit contains overvoltage protection circuitry that, when energized, activates a thyristor (SCR). When the SCR is activated, an internally-used reference voltage is removed and with it the base drive to the transistor inverter stage resulting in shutdown of the power supply.

Input voltage is stepped down via an auxiliary transformer operating at 50/60 Hz line frequency. The stepped-down voltage is supplied after rectification to a coarse-regulated, fixed-output, voltage-type series regulator that produces an internally-used reference voltage.

Inverter-transformer outputs are coarse line-regulated. This is accomplished by controlling the base-drive current of the inverter transistors. e.g., an increase in line voltage results in these transistors conducting for a shorter length-of-time. Control circuitry to drive the inverter stage consists of multi-vibrator, line-voltage sensing, flip-flop, and inverter base-drive circuits. Integrated circuits as well as discrete components are used to perform the various functions.

A thermostat in the power supply serves a dual purpose:

1. Operating ambient temperature is monitored continuously. When excessive temperatures occur, the power supply is shut down.
2. Case temperature of most pass transistors (being critical items) is also monitored continuously. Thus, the thermostat protects power supply circuits and also protects system operation during any component malfunction.

Reverse diodes across each series regulator output prevent polarity reversal from exceeding approximately two volts.

Line failure logic pulses (PWST) and a line frequency signal (LFRQ) are generated for use by the SUE Bus Controller Unit (BCU). PWST pulses provide early warning signals for the BCU when line voltage drops below a threshold level. PWST signals cause a priority interrupt to the highest program level and direct the controller to perform a data protection sequence in ample time before DC power fails. Line frequency signal circuitry provides pulses at the a-c line frequency for use as required by the user.

DETAILED CIRCUIT DESCRIPTION

Detailed descriptions of major circuits of the power supply are contained in the following subparagraphs. Partial circuit illustrations are provided, but, where circuits are functionally identical, only one is described. Appropriate timing diagrams are also provided. Detailed circuits for the power supply are indicated in schematic diagram SD 2003000430.

INPUT LINE FILTER. - A symmetrical T-type filter (figure 4) reduces voltage spikes and noise signals generated in the power supply during the switching process in the Power Inverter stage. These voltage spikes and noise signals are reduced to an acceptable level to prevent them from entering the a-c power lines.

FULL-WAVE BRIDGE RECTIFIER. - Conventional full-wave bridge rectifier circuitry is used to convert 115-volt 60 Hz line power into an unregulated d-c voltage to power the power inverter.

SURGE-CURRENT LIMITER. - Power resistors R01 and R02 limit a-c input power surge currents into the power supply. To minimize power dissipation of resistor R02 during steady-state, a thyristor (SCR) is connected in parallel with this resistor. A resistor-capacitor type network forms a part of the thyristor gate circuit and retards the firing of Q05 until the inrush current magnitude has reached a safe value.




Figure 4. Power Supply Input Stage (Preceding Power Inverter)

INDICATING LIGHT. -An indicator (Light Emitting Diode) that illuminates when the supply is energized, can be observed through a hole in the cover on the front of the power supply. The LED no longer lights when a-c power is removed from the power supply.

POWER INVERTER. - The power inverter is essentially an oscillator operating in a quasi square-wave mode whereby the unregulated d-c input voltage is converted into three a-c voltages (figure 5). Square-wave generation is accomplished by transistors Q01 and Q02, and transistors Q03 and Q04, respectively, connected in parallel to accommodate input-current requirements under maximum load-current conditions. Emitter resistors R13 and R14 are equalizing resistors for these transistor pairs.

Switching action of the inverter transistors occurs in the following manner. Rectified and filtered line voltage is applied between the center tap of transformer T01 primary and the common node of resistors R13 and R14. When base current is supplied to one of the two transistor pairs, that particular pair is driven into saturation and the other pair to the cutoff state. When Q01 and Q02 are driven into saturation, the voltage at A is approximately at ground potential (figure 5). Since the voltage between A and B is the d-c input voltage, the voltage at C with respect to A is twice the input voltage because of autotransformer action of T01 thereby applying a reverse voltage across transistors Q03 and Q04. During the time interval that transistors Q01 and Q02 are conducting, input power is transferred from primary to secondary windings. Removal of base-drive current to Q01 and Q02 causes both transistors to become cutoff and since temporarily base drive has not been supplied to transistor pair Q03 and Q04, there is no transfer of input power from primary to secondary windings of transformer T01.

PSI





Figure 5. Power Inverter Circuit



PSI

Figure 6. Power Inverter Timing

Various waveforms for the power inverter stage are shown in figure 6. These waveforms indicate that at different time intervals, a similar action occurs when transistors Q03 and Q04 receive base-drive current from current transformer T1 (on the CCA card), and consequently saturate. Again, input power is transferred from primary to secondary windings whereby transistor pair Q01 - Q02 is maintained at cutoff. A slightly negative emitter-to-base voltage applied to any transistor pair in cutoff, assures no collector-current flow through that pair. This voltage is derived from the R3 resistor and C1 capacitor combination in the base-drive circuit.

ASTABLE MULTIVIBRATOR. - Circuitry for the 20 KHz clock (50 microsecond cycle time) is shown in figure 7. Selection of the RC-timing circuits is such that transistors Q4 and Q5 are conducting successively for time intervals of 40 microseconds and 10 microseconds, respectively.

Operating voltage for this circuit is derived from an internally-used series regulator (transistor Q9 and associated zener diode CR22).

Astable multivibrator detailed operation can be explained by examining details occurring during any one cycle. When Q5 is maintained in the conducting state as a result of current through R14, and Q4 is non-conducting as a result of a reverse bias voltage from C5, waveforms are as shown in figure 8. Capacitors C4 and C5 charge to the voltage across them. Different values for C4 and C5 cause non-equal time intervals during which these capacitors are charged or discharged. For correct operation, capacitor C4 must be fully charged before any change-of-state occurs. C4 charges through the parallel resistance of R13 and Q3. A voltage of $V_{Q3E} - V_{Q5E}$ is developed across C4. During this time, capacitor C5 also charges to a voltage of $V_{REF} - V_{CEQ5 SAT}$. As soon as C5 charges to a sufficient voltage to forward bias Q4, Q4 starts conducting and thereby brings the Q4 collector voltage down. This voltage drop is coupled through C5 to the base of Q4 and exponentially stops Q4 conduction. This





Figure 7. Astable Multivibrator (20 KHz Clock) Circuit



5950-M08-72

Figure 8. Astable Multivibrator Idealized Waveforms

process is regenerative and proceeds rapidly until Q4 conducts and Q5 is non-conducting. Initial conditions again exist but the states of both transistors have interchanged. Transistor Q3 has one sole function, to act as a pulse-sharpener for pulses generated at the collector of transistor Q4.

LINE REGULATOR. - Figure 9 shows the line regulator circuit which basically consists of a differential amplifier. The base of transistor Q7 is held constant and the base of transistor Q8 is connected to a voltage divider network thereby sampling a portion of one of the secondary winding voltages of the power inverter transformer.

Operation of this circuit is such that for an increase in line voltage, i. e. , an increase in output voltage of the power inverter transformer, transistor Q8 drive voltage decreases while the collector current of Q7 increases. This condition alters the time constant of the R17-C6 combination and thus the rate-of-rise in voltage at the base of Q6. This result is demonstrated in figure 10 where reference time A is shifted so that a steeper slope occurs, i. e. , the forward biasing of transistor Q6 base occurs at an earlier time.

FLIP-FLOP. - Signals from the astable multivibrator and from the line regulator are supplied to a J-K flip-flop (U3 in figure 11) to generate complementary pulses that are coupled via driver stages U1 and U2 to current transformer T1. Figure 10 shows in detail the waveforms at various nodes. Mixing line regulator output signals and flip-flop output signals causes the generation of two complementary trains of pulses of variable pulse width but at a constant repetition rate. An increase in line voltage causes narrower complementary pulses to be supplied to the T1 current transformer.

SERVICE REGULATOR (INTERNALLY-USED REFERENCE VOLTAGE AND VOLTAGE-TO-CONSTANT CURRENT CONVERTER). - Auxiliary transformer T02 steps down line voltage to furnish power, after rectification, to a coarse-regulated series regulator with fixed output (figure 12). One of various functions of this reference voltage is to supply a bias voltage for a




Figure 9. Line Regulator Circuit




Figure 10. Line Regulator Timing Diagram, Idealized




Figure 11. Power Inverter Drive Circuit

PSI





Figure 12. Service Regulator Circuit

constant-current circuit supplying base-drive current (transistors Q1 and Q2 plus associated bias networks - SD2003000430) via a center-tapped current transformer to the power inverter transistors. On-and-off timing of this constant current is controlled by driver stages U1 and U2.

RECTIFIER AND INPUT CHOKE FILTER STAGES (TO THE OUTPUT REGULATORS). - Input power to each of the three regulator circuits is obtained from separate secondary windings of the power inverter transformer. These voltages are rectified, filtered, and are line-regulated, thereby reducing the number of pass transistors required in the series-regulator circuits.

REGULATORS AND PASS ELEMENTS (OUTPUT REGULATORS). - Each series regulator consists of a power amplifier stage (one or more pass transistors with their associated Darlington circuit) and a feedback loop (figure 13). Except for voltage and current handling capacity, all regulators are functionally identical. Where, to meet current requirements, more than one pass transistor is used, all are connected in parallel. In the feedback loop, part of the output voltage is compared with a stable reference voltage by a differential amplifier. Any difference in conduction detected by this comparator circuit, because of line and load variations, causes amplifiers to react and the pass transistor(s) to vary accordingly. This condition continues until the unbalanced input to the comparator stage is restored to the original balanced state. A combination of discrete components and an integrated circuit assures stable operation throughout a fairly wide temperature range.

OVERLOAD AND SHORT-CIRCUIT PROTECTION. - An inherent feature of the integrated circuit used in each series regulator is output-stage built-in overload-and-short-circuit protection circuitry. Protection is accomplished by using foldback techniques. When load current delivered exceeds a pre-set level, base current to the pass-transistor stage is shunted away (reducing base drive) which causes the output voltage and load current to decrease (figure 14). Occurrence of excessive heat dissipation in the pass transistors (the -15 volt pass



PSI

Figure 13. Regulator and Current Limiter Circuit (Typical)




Figure 14. Overvoltage/Short-Circuit Regulator-Output-Current Plot

transistor is chassis mounted and, therefore, has adequate heatsinking) is prevented by the closure of contacts on a thermostat. Closing the thermostat contacts causes Q10 (CCA) to conduct, thereby developing a voltage across R32; this voltage rise triggers SCR Q11 (figure 15). Firing of this thyristor causes collapse of the internally-used reference voltage; base drive current to the power inverter transistors is eliminated and the power supply is shut down.

OVERVOLTAGE PROTECTION. - Overvoltage protection exists at the output of each series regulator. This protective circuit consists of a simple threshold voltage detector in the form of one or more (output voltage sensing) zener diodes and an amplifier. When an excessive output voltage occurs, this circuit is activated and fires thyristor Q11, thereby shutting down the power supply (figure 15).

LINE FAIL DETECTION. - Line-failure detection circuitry provides a series of positive pulses to the bus controller unit when line voltage becomes less than the threshold level (figure 16). Input signals to integrated-circuit flip-flop U3 and signals from the succeeding U4 output-driver stage are illustrated in figure 16. Continued decrease in the line voltage causes collapse of all voltages in the power supply and, consequently, of this line fail signal. Any increase in line voltage above this threshold removes these line-fail pulses.

LINE FREQUENCY SIGNAL. - The line-frequency signal circuit provides one positive pulse for each full cycle of the line voltage. This is accomplished by connecting a resistor network across part of the full-wave bridge at the output of auxiliary transformer T02. Figure 17 shows this circuit and the waveform of pulses obtained.

PSI




Figure 15. Overvoltage and Temperature Protection Circuit




Figure 16. Line-Failure Circuit Block Diagram and Signal Waveforms





Figure 17. Line-Frequency Circuit and Signal

MAINTENANCE

GENERAL

The SUE 5951 Power Supply is designed for unattended operation without routine preventive maintenance. Thus, paragraphs following contain only corrective maintenance information, i. e., calibration and testing, trouble analysis, and repair techniques.

RECOMMENDED TEST EQUIPMENT. - Table 1 contains a list of test equipment recommended for power supply maintenance. Equivalent equipment can be used.

Table 1. Recommended Test Equipment

Equipment	Manufacturer	Model
DC Ammeter	Weston	50 amp 931
Multimeter	Simpson	270
Digital Voltmeter	Non-Linear Systems	LX-2
Variable Auto-Transformer	General Radio	W 20
Oscilloscope	Tektronix	545A
Preamplifier	Tektronix	CA
Variable Loads	Litton (Dynaload)	541900
Resistor, 1000 ohms, 1/4 W		

CALIBRATION AND TESTING

NOTE

Power supply calibration and testing must be performed normally with the power supply disconnected from the INFIBUS. Thus, unless a substitute power supply is available, the computer system must be non-operational during calibration and testing.

OVERVOLTAGE THRESHOLD TEST. - Overvoltage threshold test must precede the output voltage adjustments. Refer to table 2 and proceed as follows:

- Step 1: Disconnect line cord from a-c power.
- Step 2: Connect digital voltmeter test leads to appropriate output terminals per table 2.
- Step 3: Assure that all outputs are unloaded.
- Step 4: Connect line cord to a-c power and turn the appropriate output voltage adjustment potentiometer, per table 2, counterclockwise until the output voltage decays to a very low value and the power supply shut-down condition occurs.

Table 2. Overvoltage Threshold Check

Nominal Voltage (volts)	Test Points*	Overvoltage Threshold (volts)	Potentiometer to Set Output Voltage
-15	P1-1	+17.5 ± 0.8	R111 (IRO)
+5	P1-4	+6.1 ± 0.5	R215 (IRO)
-15	P1-8	-17.5 ± 0.8	R310 (IRO)

*NOTE: Connect voltmeter return to P1-6 (common ground).

- Step 5: Turn the output voltage adjustment potentiometer several turns clockwise.
- Step 6: Disconnect and reconnect the line cord from/to the a-c power.
- Step 7: Set output voltage to nominal value with output voltage adjustment potentiometer.
- Step 8: Repeat steps 4 through 7 to check each overvoltage detection circuit.

PSI

OUTPUT VOLTAGE ADJUSTMENT TO NOMINAL. - Output voltages can be adjusted under no-load conditions. Proceed as follows:

- Step 1: Connect digital voltmeter test leads to the appropriate output terminals (table 2).
- Step 2: Connect line cord to a-c power.
- Step 3: Verify that each output voltage is per table 3; adjust appropriate potentiometer to obtain nominal output setting as required.

NOTE

In this procedure, do not exceed threshold overvoltage. If regulator output decreases suddenly during this adjustment because of an overvoltage condition, disconnect power supply from a-c power, turn applicable potentiometer slightly clockwise and attempt readjustment.

CURRENT LIMITER TEST. - Proceed as follows:

- Step 1: Disconnect line cord from a-c power.
- Step 2: Connect digital voltmeter test leads to appropriate output terminals (table 4).

Table 3. Output-Voltage Adjustments

Test Points*	Acceptable Voltage	Output Voltage Adjustment Potentiometer	Nominal Output Voltage
P1-1	+14.85 to +15.15 v	R111 (IRO)	+15.00 v
P1-4	+4.95 to +5.05 v	R215 (IRO)	-5.00 v
P1-8	-14.85 to -15.15 v	R310 (IRO)	-15.00 v

*NOTE: Connect voltmeter return to P1-6 (common ground).

Step 3: Connect variable loadbank to same terminals per table 4. Set loadbank to obtain a current flow below rated output capacity for the particular regulator output under test so that less than maximum load current is drawn.

Step 4: Connect line cord to a-c power.

Table 4. Current-Limiter Check

Voltage Test Point*	Acceptable Start of Current Limiting	Nominal Voltage
P1-1	11.2 ± 0.6 amperes with short-circuit current at 1.5 ± 0.5 amperes	+15.0v
P1-4	53.0 ± 5.0 amperes with short-circuit current at 11.0 ± 4.0 amperes	-5.0v
P1-8	4.0 ± 0.5 amperes with short-circuit current at 0.6 ± 0.3 amperes	-15.0v

*NOTE: Connect voltmeter return to P1-6 (common ground)

Step 5: Increase the variable load until current limiting occurs per table 4.

Step 6: Repeat all steps for all current limiters.

LINE FAIL PULSES TEST. - Proceed as follows:

Step 1: Disconnect line cord from a-c power.

Step 2: Connect one resistor, 1000 ohm, 1/4W, to terminals P1-2 and P1-4 of disconnect block P1. Connect oscilloscope to terminals P1-2 and P1-6 of disconnect block.


Step 3: Verify that all outputs of the power supply are unloaded.

Step 4: Connect power supply to variable autotransformer and variable autotransformer to a-c power.

Step 5: Increase autotransformer voltage until nominal a-c voltage is obtained.

Step 6: Sync oscilloscope (by connecting TRIGGER INPUT) to terminal marked TP 1 on CCA printed circuit card

Step 7: Decrease power supply input voltage until a train of pulses is observed. Verify that these pulses appear when an input voltage of 70 ± 7 volts, 60 Hz occurs and disappear above this threshold level. Verify that these pulses have the following waveform:




$$T_1 = T_2 = 46 \text{ to } 58 \text{ MICROSECONDS}$$

Alternate Method

If no variable autotransformer is available, this particular test can be accomplished by disconnecting the power supply line cord from the a-c power and observing the momentary oscilloscope display of the line fail pulses.

LINE FREQUENCY SIGNAL TEST. - Proceed as follows:

- Step 1: Connect line cord to a-c power.
- Step 2: Connect oscilloscope input leads to terminals P1-3 and P1-6 (common ground) of disconnect block P1.
- Step 3: Verify that a train of pulses occurs at the specific time intervals indicated and the following waveform is typical for each of these pulses.



TROUBLE ANALYSIS

Whenever a malfunction occurs, systematically examine the fuse, primary power lines, and external wiring before performing trouble analysis. Usually, power supply malfunctions can be traced to simple causes such as loose supply load connections or accidental short circuit between lead connections on a terminal strip.

During detailed malfunction analysis, refer to schematic diagram SD2003000430-2. Typical malfunction symptoms are listed in Power Supply Trouble Analysis Guide, table 5.

Table 5. Power Supply Trouble-Analysis Guide

Symptom	Possible Cause	Corrective Action
1. Power supply inoperative	No input power	Check for input power presence.
	Fuse F01 open	Check fuse and replace as required.
	Defective Power Inverter transistors (open)	Check and replace as required.
	Overvoltage protection SCR fired	Turn all output voltage-adjust potentiometers fully clockwise. Remove press-on terminal from pin 10 on CCA card. Find malfunctioning series regulator and isolate problem.
	Closed thermostat	Disconnect thermostat ground connection.
2. No output voltage from any regulator (0 volt)	Short circuit in any regulated power source	With a-c power off, check for shorted or open power transistors. Check integrated circuit in feedback loop. Replace any out-of-tolerance semiconductor.
	Short in primary circuit with F01 fuse open	Shorted filter capacitor. Replace input filter capacitor and check input rectifier bridge assembly.
		Shorted rectifier assembly in transformer secondary. Replace shorted rectifier assembly (check filter capacitor charging voltage).

PSI

Table 5. Power Supply Trouble-Analysis Guide (Continued)

Symptom	Possible Cause	Corrective Action
3. Very low voltage at output of any regulator (2 volts or less)	Shorted reverse-polarity protection diode	Disconnect a-c power and check for short with ohmmeter. Replace when damaged. Check out all active components of the regulator.
4. Output voltage from any regulator is below regulation band.	Partial overload causing current limiting.	Remove partial overload
	Associated regulator circuit defective.	Analyze malfunctions of associated regulator.
5. Output voltage from any regulator above regulation band.	Improper output voltage adjustment.	Re-calibrate output voltage.
	Associated regulator circuit (IRO) defective.	Analyze malfunctions of regulator.
6. Output voltage from a regulator cannot be adjusted.	Damaged output voltage adjustment potentiometer.	Replace damaged potentiometer.
7. High ripple from any regulator output.	Output slightly overloaded and current limiter is beginning to function.	Check the current limiter setting per table 4.
		Setting of input voltage levels of series regulator circuits too low. Increase by turning potentiometer R25 on CCA card.
8. LED does not light	Inoperative	Replace damaged LED.
9. Improper line fall pulses	CCA card circuit failure	Check out circuit thoroughly and replace/repair faults.

Table 5. Power Supply Trouble-Analysis Guide (Continued)

Symptom	Possible Cause	Corrective Action
10. Improper line frequency signal	CCA card circuit failure.	Checkout circuit thoroughly and replace/repair faults.

PSI

WARNING

D-C VOLTAGES TO 300 VOLTS AND A-C VOLTAGES TO 115 VOLTS ARE USED IN THE POWER SUPPLY. THESE VOLTAGES EXIST WITH HIGH CURRENT CAPABILITY AND ARE HAZARDOUS TO LIFE. BEFORE ATTEMPTING TO REMOVE OR REPLACE ANY POWER SUPPLY COMPONENT, DISCONNECT POWER SUPPLY FROM A-C POWER SOURCE.

HEAT SINKS AND CHASSIS OPERATE AT FAIRLY HIGH TEMPERATURES, RETAINING HEAT FOR SOME TIME AFTER EQUIPMENT IS TURNED OFF. ALLOW AMPLE TIME FOR COOLING AFTER THE POWER-OFF CONDITION BEFORE MAKING CONTACT WITH COMPONENTS.

REPAIR TECHNIQUES

The following techniques are recommended when making repairs.

- a. When unsoldering components from a circuit board, never pry or force the part loose; unsolder the component by using the wicking process described below if no vacuum solder removal tool is available:

Step 1: Select a 3/16-inch tinned-copper braid for use as a wick; if braid is not available, select AWG No. 14 or No. 16 stranded wire with 1/2-inch of insulation removed.

- Step 2: Dip the wick in liquid rosin flux.
- Step 3: Place the wick onto the soldered connection and apply soldering iron to the wick.
- Step 4: When sufficient amount of solder flows onto the wick and frees the component, simultaneously remove iron and wick.
- b. Always use a heat sink when soldering transistors; a transistor pad with mounting feet is an effective heat sink. Pliers holding the lead being soldered also provide an excellent heat sink.

NOTE

Thermal compound should be applied when replacing some transistors and components. For a list of these components refer to note 207 on sheet 18 of parts list PL2003000430 in the Drawings and Parts Lists section following in this bulletin.

- c. Broken or damaged printed circuitry can be repaired by tinning a piece of uninsulated wire first, and holding the wire in place along the damaged printed circuit; flow a little solder along the length of the wire.

CHECKING SEMICONDUCTORS AND CAPACITORS. - Disconnect line cord from a-c power source. Check any transistor with an in-circuit transistor checker. If no checker is available, transistors can be checked with an ohmmeter that has a highly-limited current capability. Observe proper polarity for PNP or NPN to avoid error in measurement. Forward transistor resistance is low but never zero; backward resistance is always higher than the forward resistance. Likewise, check forward and backward resistance of diodes with a multimeter.

Replacement of one part does not always cause elimination of a malfunction. For example, elimination of a malfunction by replacing one transistor can also

cause other transistors to fail. Replacing only one transistor and then reapplying power before checking for additional faulty components can cause damage to the replaced component.

NOTE


Leakage resistance indicated by a simple resistance check of a capacitor is not always an indication of a faulty capacitor. In most instances the capacitors are shunted with resistances, some of which have low values. Only a complete short is a true indication of a shorted capacitor. A charge-discharge test can be used to check filter capacitors.


PSI

DRAWINGS AND PARTS LISTS

Following is a list of the drawings and parts lists included in this bulletin.

	<u>Drawing Number</u>	<u>Sheets</u>
Power Supply, 5951 Assembly	2003000430-2	1
Power Supply, 5951 Parts List	PL2003000430-2	6 thru 9, 18
Power Supply, 5951 Schematic Diagram	SD2003000430	1
Circuit Card Assembly, CCA	2001002156-1	1
Circuit Card Assembly, CCA Parts List	PL2001002156-1	2, 3, 6
Circuit Card Assembly, IRO	2001002157-1	1
Circuit Card Assembly, IRO Parts List	PL2001002157-1	2, 3, 8






-2	5951	115VAC, 60HZ	+5V 38A, ±1% -15V 3A (VI)
----	------	--------------	------------------------------

SUE 5951 Power Supply Assembly
2003000430-2, Rev. G, Sheet 1





SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2003000430-2		ASSEMBLY		SUE 5951	1
002	001	0001		1001004755-1		PLATE, LEFT SIDE			2
003	001	0001		1001004756-1		HEAT SINK			3
004	001	0001		1001004508-1		WASHER, RETAINING			4
005	F 005	0001		1005000793-1		STANDOFF			5
006	001	0001		2001002156-1		CCA-CKT CARD ASSY		A2 NOTE 216	6
007	001	0001		2001002157-1		IRO-CKT CARD ASSY		A1 NOTE 216	7
008	001	0001		1005000777-1		NAMEPLATE		NOTE 202	8
009	001	0001		1001004769-1		COVER			9
010	002	0001		1001004866-1		BUS BAR			10
011	E 001	0001		8001400080-1		TRANSFORMER, POWER		T1	11
012	001	0001		P6375	80089	TRANSFORMER	CHICAGO STANCOR	T2	12
013	E 001	0001		8001400082-1		REACTOR		L2	13
014	E 001	0001		8001400093-1		REACTOR		L3	14
015	E 001	0001		8001400084-1		REACTOR		L4	15
016	E 001	0001		8001400085-1		REACTOR, INPUT BALLUN		L1	16
017	B 004	0001		TYPE 1700S	00213	RESISTOR	SAGE	R6 THRU R9 1700S-.050HM3PCT	17
018	B 001	0001		TYPE 2D-2	75042	RESISTOR	IRC, INC	R2 2D-2 OHM 5PCT VERT MTG KIT NOTE 206	18
019	B 001	0001		TYPE 2D-.25	75042	RESISTOR	IRC, INC	R1 2D-.25 OHM 10PCT VERT MTG KIT NOTE 206	19
020	B 001	0001		TYPE 2D-1500	75042	RESISTOR	IRC, INC	R3 2D-1500 OHM 5PCT VERT MTG KIT NOTE 206	20
021	R 001	0001		TYPE PW5-.25	75042	RESISTOR	IRC, INC	R10 PW5-.25 OHM10PCT	21
022	R 002	0001		TYPE PW10-15	75042	RESISTOR	IRC, INC	R11,12 PW10-15 OHM5PCT	22
023	B 004	0001		TYPE PW10-.18	75042	RESISTOR	IRC, INC	R4, 5, 13, 14 PW10-.18OHM10PCT	23
024	002	0001		20AWG WHT		TUBING (TEFLON)	MIL-I-22129	APPROX FT REQD	24
025	000								25
026	002	0001		1N4004		DIODE		CR11,12	26
027	004	0001		1N4720	09423	DIODE	SCIENTIFIC CMPT	CR7 THRU CR10	27
028	001	0001		MDA962-3	04713	FULL WAVE BRIDGE	MOTOROLA	CR1	28
029	002	0001		SCPA1	14099	RECTIFIER	SEMTECH	CR2,5 NOTE 207	29
030	001	0001		40HF5	81483	DIODE	INTL RECTIFIER	CR6	30
031	000								31

PSI



SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
032	001	0001		SCSPFIL	14099	RECTIFIER, ASSY	SEMTECH	CR3 NOTE 207	32
033	003	0001		8001200021-1		TRANSISTOR		06, 7, 10	33
034	001	0001		2N685		SCR		05	34
035	002	0001		2N5685	04713	TRANSISTOR	MOTOROLA	08, 9 NOTE 207	35
036	004	0001		DTS-430	16758	TRANSISTOR	DELCO RADIO	01 THRU 04	36
037	001	0001		1001004754-4		PLATE, RIGHT SIDE			37
038	000								38
039	F 003	0001		8001300101-1		CAPACITOR		C12, 13, 14	39
040	002	0001		71C200JB1151	99392	CAPACITOR	STM	C1, 2	40
041	001	0001		DD1032	71690	CAPACITOR	CENTRALAB	C4	41
042	001	0001		Z06A274	02980	CAPACITOR	ELPAC	C3	42
043	000								43
044	003	0001		8001300392-1		CAPACITOR		C16, 17, 18	44
045	001	0001		39D118G050HP4	56289	CAPACITOR	SFRAGUE	C7	45
046	002	0001		39D228G025HP4	56289	CAPACITOR	SPRAGUE	C9, 15	46
047	001	0001		39D238G050JT4	56289	CAPACITOR	SPRAGUE	C5	47
048	001	0001		TCG123U015N3L3P	90201	CAPACITOR	MALLORY	C6	48
049	000	0001		TVA1175.8	56289	CAPACITOR	SPRAGUE	C6	48
049	001	0001		8001300333-2		CAPACITOR		C8	49
050	002	0001		TE1213	56289	CAPACITOR	SPRAGUE	C10, 11	50
051	000								51
052	001	0001		1001085347-1		BRACKET, RECTIFIER			52
053	004	0001		6179-2A	91506	CLIP, COMPONENT	AUGAT	(C1, C2)	53
054	004	0001		326-20-04-001	71785	TERMINAL STRIP	CINCH	TB1, 2, 8, 9	54
055	005	0001		326-20-07-001	71785	TERMINAL STRIP	CINCH	TB3, 4, 7, 10, 11	55
056	002	0001		326-20-10-001	71785	TERMINAL STRIP	CINCH	TB5, 6	56
057	001	0001		SCR11-2	28520	BUSHING	HEYMAN MFG		57
058	004	0001		OCB-500	28520	BUSHING, OPEN/CLOSE	HEYMAN MFG		58
059	003	0001		OCB-875	28520	BUSHING, OPEN/CLOSE	HEYMAN MFG		59
060	000								60
061	003	0001		100-5	08289	RETAINER, TOROID	DELPERT BLINN	(L2, L4)	61
062	001	0001		100-6	08289	RETAINER, TOROID	DELBERT BLINN	(L3)	62
063	001	0001		NY25-030	08289	INSULATOR, NYLON	DELBERT BLINN		63
064	000								64
065	001	0001		UP-TE28-CB	98978	HEAT SINK	IERC	(CR3)	65
066	001	0001		348875	75915	FUSE HOLDER	LITTELFUSE	XF1	66
067	001	0001		314010	75915	FUSE	LITTELFUSE	F1(3AB 10A 250V)	67
068	001	0001		11978-82	11873	DISCONNECT BLOCK	UNDERWRITERS SAFETY DEVICE CO	P1 (FEMALE)	68
069	008	0001		LCBS-10N	06915	SUPPORT, CIRCUIT BD	RICHCO PLASTIC		69
070	001	0001		1005000906-1		FAN		B1 (115CFM, 115VAC)	70


SY	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
071	001	0001		C-2055-015-BL	80126	LINE CORD, FAN	PACIFIC ELECTRIC CORD CO		71
072	001	0001		C1316-006-BL	80126	LINE CORD, AC	PACIFIC ELECTRIC CORD CO	6FT. 16/3	72
073	B 008	0001		TYPE 511-061800	78189	NUT, LOCK	SHAKEPROOF	511-061800-01-0251-0551	73
074	B 001	0181		TYPE 430-764	93410	THERMOSTAT	ESSEX INTL INC	S1 430-764 CL 210 DEG OPEN 195 DEG NOTE 207	74
075	002	0001		1001004866-3		BUS BAR			75
076	002	0001		1001004866-2		BUS BAR			76
077	003	0001		MS51957-35	96906	SCREW, PAN HD		6-32 X 1.25 LG	77
078	F 002	0001		9002200582-1		SCREW, PAN HD		4-40 X 1.00 LG	78
079	001	0001		MS51957-54	96906	SCREW, PAN HD		8-32 X 2.25 LG	79
080	001	0001		22NMB32	15653	NUT, LOCK	KAYNAR	8-32	80
081	004	0001		1005000786-2		LUG			81
082	001	0001		60-11-4661-1662	18565	INSULATOR	CHOMERICS	(05)	82
083	007	0001		60-11-4305-1662	18565	INSULATOR	CHOMERICS	(01 THRU 04, 06, 7, 10)	83
084	010	0001		495334-7	02735	WASHER, NYLON	RCA		84
085	001	0001		MS90725-4	96906	SCREW, CAP, HEX HD		1/4-20 X .56 LG	85
086	002	0001		MS15795-804	96906	WASHER, FLAT		NO. 4	86
087	001	0001		MS35338-44	96906	WASHER, LOCK		NO. 1/4	87
088	002	0001		MS35649-2252	96906	NUT, HEX		1/4-20	88
089	001	0001		MS90725-32	96906	SCREW, CAP, HEX HD		5/16-18 X .75 LG	89
090	F 003	0001		9003400421-18		WIRE, STRANDED		14AWG WHT APPROX FT REQD	90
091	F 030	0001		9003400421-16		WIRE, STRANDED		16AWG WHT APPROX FT REQD	91
092	F 003	0001		9003400421-15		WIRE, STRANDED		16AWG BLK APPROX FT REQD	92
093	F 030	0001		9003400421-12		WIRE, STRANDED		20AWG WHT APPROX FT REQD NOTE 216	93
094	003	0001		AWG18 TYPE 5		WIRE, SOLID, UNINSUL	00-W-343	APPROX FT REQD	94
095	F 003	0001		9003400419-9		WIRE, SOLID, UNINSUL		20AWG APPROX FT REQD	95
096	004	0001		MS35335-32	96906	WASHER, EXT TOOTH		NO. 10	96
097	A/R	0001		NO. 340	71984	SILICONE HT SK CMPD	DOW CORNING	NOTE 207	97
098	001	0001		MS3367-5	96906	STRAP TIEDOWN		NOTE 209	98
099	F 001	0001		1005000787-22		TERMINAL, TAB		J1	99
100	002	0001		MS15795-805	96906	WASHER, FLAT		NO. 6	100
101	001	0001		2322-M317	06540	WASHER, INSULATING	AMATON	NO. 5/16	101
102	001	0001		2718-49550-M317	06540	WASHER, SHOULDER	AMATON	NO. 5/16	102
103	001	0001		MS-1000-328-006	08289	WASHER, MICA	DELBERT BLINN	(CR3)	103
104	001	0001		MS35335-34	96906	WASHER, LOCK		NO. 5/16	104
105	001	0001		MS27183-12	96906	WASHER, FLAT		NO. 5/16	105
106	001	0001		MS27183-10	96906	WASHER, FLAT		NO. 1/4	106


PSI

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
107	001	0001		MS25036-109	96906	LUG, RING		14-16AWG NO. 5/16 NOTE 211	107
108	B 008	0001		TYPE 2636-24850	06540	WASHER, SHOULDER	AMATOM	2636-24850-PM140	108
109	E 004	0001		1005000785-14		LUG, RING		16-24AWG NO. 10 NOTE 211 APPROX QTY REQD	109
110	E 006	0001		1005000787-3		TERMINAL RECPT		FASTON 250 16-14AWG NOTE 211 APPROX QTY REQD	110
111	E 001	0001		1005000785-20		LUG, RING		12-10AWG NO. 1/4 NOTE 211 APPROX QTY REQD	111
112	A/R	0001		2005000001-1		SUBSTITUTE KIT		FOR FIND NO. 40 (C1,2)	112
113	E 006	0001		1005000785-7		LUG, RING		22-18AWG NO. 6 NOTE 211 APPROX QTY REQD	113
114	E 004	0001		1005000785-15		LUG, RING		16-14AWG NO. 1/4 NOTE 211 APPROX QTY REQD	114
115	E 002	0001		1005000787-1		TERMINAL RECPT		FASTON 250 22-18AWG NOTE 211 APPROX QTY REQD	115
116	E 006	0001		1005000785-12		LUG, RING		14-16AWG NO. 6 NOTE 211	116
117	E 004	0001		1005000787-5		TERMINAL RECPT		FASTON 250 12-14AWG APPROX QTY REQD	117
118	A/R	0001		SN60/SN63		SOLDER	QQ-S-571	NOTE 216	118
119	002	0001		34306	00779	SPLICE	AMP, INC	16-14AWG APPROX QTY REQD	119
120	001	0001		18AWG WHT		TUBING (TEFLON)	MIL-I-22129	APPROX FT REQD	120
121	REF	0001		SD2003000430-2		SCHEMATIC DIAGRAM			121
122	REF	0001		WL2003000430-1		WIRE LIST			122
123	REF	0001		AP2003000430-2		ACCEPTANCE TEST PROC			123
124	000								124
125	000								125
126	000								126
127	000								127
128	REF	0001		DS2003000430-2		DESIGN SPECIFICATION			128

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTE:			200
201	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NUMBER ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS.			201
202	A/R	0001		LECP1049-16		MARK FIND NUMBER 8 .09 HIGH CHARACTERS (TYPEWRITER MAY BE USED) AS FOLLOWS: TOP BLOCK: UNIT TITLE 2ND BLOCK: PART NUMBER 3RD BLOCK: SERIAL NUMBER 4TH BLOCK: 105-125VAC 47-63HZ			202
203	000								203
204	REF	0001				ALLOW .010 TO .040 GAP FOR CONNECTOR FLOAT ALIGNMENT.			204
205	A/R	0001		LECP1075		HARDWARE.			205
206	REF	0001				INSTALL R1,2,3 USING SCREW, CENTERING WASHER, LOCK-WASHER AND NUT FROM VERTICAL MOUNTING KIT. DISCARD UNUSED HARDWARE.			206
207	A/R	0001				MOUNT 08 AND 09, CR2,3,5, S1 USING THERMAL COMPOUND FIND NO. 97.			207
208	000								208
209	REF	0001				INSTALL FIND NO. 98 TO ALLOW FOR ADJUSTMENT BETWEEN FIND NO. 72 AND GREEN WIRE.			209
210									210
211	REF	0001		WL2003000430		SEE WIRE LIST FOR LOCATION.			211
212	REF	0001				INSTALL FIND NO. 110 (TERMINAL) ON FIND NO. 66 (FUSE HOLDER) PRIOR TO INSTALLING FIND NO. 67 (FUSE) INTO FUSE HOLDER.			212
213	000								213
214	REF	0001				BEND LUGS 90 DEGREES, STARTING BEND .12 FROM DIODE. CAUTION: DO NOT FRACTURE INSULATION.			214
215	A/R	0001		LECP1049-16		MARK FIND NUMBER 8 .09 HIGH CHARACTERS (TYPEWRITER MAY BE USED) AS FOLLOWS: TOP BLOCK: UNIT TITLE 2ND BLOCK: PART NUMBER 3RD BLOCK: SERIAL NUMBER 4TH BLOCK: 200-240 VAC, 47-53HZ			215
216	A/R	0001				INSTALL FIND NUMBER 93 ON FIND NUMBERS 6 AND 7 BY INSERTING IN .063 DIAMETER HOLE AND SOLDERING WITH FIND NUMBER 11B.			216
217	000								217
218	REF	0001				LOCATE AND TIE ALL WIRE BUNDLES TO PREVENT CONTACT WITH HEAT SINKS AND FAN BLADES.			218

PSI









NOTES:
 1. UNLESS OTHERWISE SPECIFIED
 - RESISTANCE VALUES ARE IN OHMS, 1/4W.
 - CAPACITANCE VALUES ARE IN MICROFARADS.

* TABLE

SCHEMATIC NO.	MODEL NO.	DESCRIPTION
SD2003000430-1	5951	SCHEMATIC
SD2003000430-2	5951	SCHEMATIC

PSI





SUE 5951 Circuit Card Assembly, CCA
2001002156 Rev. D, Sheet 1



SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002156-1		CCA- CRT CARD ASSY		USED ON SUE 5950, 5951, 5952, 5953	1
002	001	0001		1001004757-1		PRINTED WRG BD, CCA			2
003	F 001	0001		8001800098-1		ICP		U3 (7473)	3
004	003	0001		SN75451P	01295	ICP	TEXAS INSTR INC	U1, 2, 4	4
005	001	0001		PW2-4 OHMS	75042	RESISTOR	IRC, INC	R3 1.10 IS	5
006	001	0001		8001300314-1		CAPACITOR		C1 1.10 IS	6
007	001	0001		MTA50E25	90201	CAPACITOR	MALLORY CAP. CO	C2 1.25 IS	7
008	001	0001		MTA80F50	90201	CAPACITOR	MALLORY CAP. CO	C3 1.70 IS	8
009	001	0001		RL42S271G		RESISTOR	MIL-R-22684/4	R38 1.0 IS	9
010	002	0001		192P15392	56289	CAPACITOR	SPRAGUE ELEC	C4, 6 .80 IS	10
011	001	0001		8001300311-2		CAPACITOR		C12 .80 IS	11
012	001	0001		1N5160		DIODE		CR25 .5 IS	12
013	F 002	0001		8001300017-1		CAPACITOR		C5, 14 .20 IS	13
014	F 002	0001		8001300101-1		CAPACITOR		C9, 10 .25 IS	14
015	F 001	0001		8001300102-1		CAPACITOR		C7 .375 IS	15
016	001	0001		1N4734		DIODE, ZENER		CR13 .5 IS	16
017	E 001	0001		8001400081-1		TRANSFORMER		T1	17
018	E 004	0001		8001200001-1		TRANSISTOR		Q3, 4, 5, 6 (T018)	18
019	002	0001		2N3054		TRANSISTOR		Q1, 9 (T066)	19
020	001	0001		2N4898		TRANSISTOR		Q2 (T066)	20
021	001	0001		2N5060		SCR		Q11 (T018)	21
022	003	0001		2N5354		TRANSISTOR		Q7, 8, 10 (T018)	22
023	002	0001		S2F	14099	DIODE	SEMTECH	CR10, 11 .5 IS	23
024	001	0001		1N751A		DIODE, ZENER		CR24 .5 IS	24
025	001	0001		1N752A		DIODE, ZENER		CR22 .5 IS	25
026	001	0001		1N758A		DIODE, ZENER		CR16 .5 IS	26
027	005	0001		1N4002		DIODE		CR12, 18, 19, 20, 21 .5 IS	27
028	003	0001		1N4735		DIODE, ZENER		CR7, 8, 9 .5 IS	28
029	E 006	0001		8001100001-1		DIODE		CR4, 5, 6, 14, 15, 17 .5 IS	29
030	E 001	0001		1005000837-1		DIODE		CR23	30
031	001	0001		RL07S471G		RESISTOR	MIL-R-22684/1	R33 .5 IS	31
032	001	0001		3007P-1-103	80294	RESISTOR, POT.	POURNS, INC	R25	32
033	001	0001		PW3-2 OHMS	75042	RESISTOR	IRC, INC	R7 1.10 IS	33
034	B 001	0001		TYPE RLS-1A	91637	RESISTOR	DALE ELEC INC	R18 .425 IS RLS-1A, 1.5K OHMS 3 PERCENT, 1W	34

PSI



SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
035	001	0001		RL42S241G		RESISTOR	MIL-R-22684/4	R28 1.0 IS	35
036	001	0001		RL32S102G		RESISTOR	MIL-R-22684/3	R6 .8 IS	36
037	001	0001		RL32S120G		RESISTOR	MIL-R-22684/3	R11 .8 IS	37
038	001	0001		RL32S152G		RESISTOR	MIL-R-22684/3	R5 .8 IS	38
039	001	0001		RL32S271G		RESISTOR	MIL-R-22684/3	R36 .8 IS	39
040	002	0001		RL20S120G		RESISTOR	MIL-R-22684/2	R8,35 .6 IS	40
041	005	0001		RL07S102G		RESISTOR	MIL-R-22684/1	R4, 12, 13, 16, 21 .5 IS	41
042	002	0001		RL07S101G		RESISTOR	MIL-R-22684/1	R9,10 .5 IS	42
043	002	0001		RL07S512G		RESISTOR	MIL-R-22684/1	R14,15 .5 IS	43
044	001	0001		RL07S103G		RESISTOR	MIL-R-22684/1	R17 .5 IS	44
045	002	0001		RL07S152G		RESISTOR	MIL-R-22684/1	R30,31 .5 IS	45
046	001	0001		RL07S472G		RESISTOR	MIL-R-22684/1	R26 .5 IS	46
047	002	0001		RL07S330G		RESISTOR	MIL-R-22684/1	R22,23 .5 IS	47
048	001	0001		RL07S153G		RESISTOR	MIL-R-22684/1	R24 .5 IS	48
049	001	0001		RL07S621G		RESISTOR	MIL-R-22684/1	R27 .5 IS	49
050	001	0001		RL07S301G		RESISTOR	MIL-R-22684/1	R29 .5 IS	50
051	001	0001		RL07S151G		RESISTOR	MIL-R-22684/1	R32 .5 IS	51
052	001	0001		RL07S202G		RESISTOR	MIL-R-22684/1	R20 .5 IS	52
053	001	0001		RL07S272G		RESISTOR	MIL-R-22684/1	R37 .5 IS	53
054	001	0001		RL07S131G		RESISTOR	MIL-R-22684/1	R34 .5 IS	54
055	002	0001		RL07S100G		RESISTOR	MIL-R-22684/1	R1,2 .5 IS	55
056	A/R	0001		SN60/SN63		SOLDER	Q7-S-571		56
057	003	0001		6166B-BASE	13103	HEAT SINKS	THERMALLOY CO	(T066)	57
058	000								58
059	001	0001		100-5	08289	RETAINER, TOROID	DELPERT PLINN		59
060	REF	0001		SD2003000430-1		SCHEMATIC DIAGRAM			60
061	003	0001		DF31A	02735	INSULATOR, MICA	RCA	MAY BE FURNISHED WITH 01,2,9	61
062	REF	0001		SD2003000430-2		SCHEMATIC DIAGRAM			62

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTES: MARKING. PRINTED WIRE CIRCUITRY SHOWN IS PHYSICALLY ON COMPONENT SIDE. COMPONENTS NOT CALLED OUT BY THEIR FIND NUMBER ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS. COMPONENT HEIGHT .70 MAX. LEAD PROTRUSION (SIDE 2) .075 MAX. HARDWARE PROTRUSION .160 MAX. SQUARE PAD AND/OR DOT DENOTES PIN 1 OF ICP. SQUARE PAD DENOTES CATHODE END OF DIODE. HARDWARE.		200	
201	REF	0001		LECP1049-17			201		
202	REF	0001					202		
203	REF	0001					203		
204	REF	0001					204		
205	REF	0001					205		
206	REF	0001					206		
207	REF	0001					207		
208	A/R	0001		LECP1075		208			

PSI



PSI



SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002157-1		IRO-CKT CARD ASSY		USED ON SUE 5950/5951	1
002	001	0001		1001004758-2		PRINTED WRG BD, IRO			2
003	002	0001		1N4720	13327	DIODE	SOLITRON	CR101, CR201 .625 IS	3
004	002	0001		1N756A		DIODE, ZENER		CR102, CR301 .5IS	4
005	001	0001		1N752A		DIODE, ZENER		CR202 .5 IS	5
006	002	0001		1N757A		DIODE, ZENER		CR103, CR302 .5IS	6
007	E 001	0001		8001200021-1		TRANSISTOR		Q101 (TO-3)	7
008	E 003	0001		8001200001-1		TRANSISTOR		Q102, 202, 302 (TO-18)	8
009	001	0001		2N3771	04713	TRANSISTOR	MOTOROLA	Q201 (TO-3)	9
010	001	0001		2N3054		TRANSISTOR		Q301 (TO-66)	10
011	002	0001		RL42S471G		RESISTOR	MIL-R-22684/4	R101, 102 1.0 IS	11
012	001	0001		DM15F471J	72136	CAPACITOR	EL MEMCO	C202 .25 IS	12
013	E 005	0001		8001300101		CAPACITOR		C201, 204, 301, 101, 104 .25 IS	13
014	002	0001		CM05FD101J03		CAPACITOR	MIL-C-5/18	C102, 302 .25 IS	14
015	003	0001		3007P-1-102	80294	RESISTOR, VARIABLE	BOURNS, INC	R111, 215, 310	15
016	003	0001		CM05FD331J03		CAPACITOR	MIL-C-5/18	C103, 203, 303 .25 IS	16
017	003	0001		U6A7723393	07263	ICP	FAIRCHILD	U1, 2, 3	17
018	002	0001		RL07S202G		RESISTOR	MIL-R-22684/1	R103, 302 .5 IS	18
019	006	0001		RL07S821G		RESISTOR	MIL-R-22684/1	R303, 305, 105, 109, 207, 205 .5IS	19
020	004	0001		RL07S302G		RESISTOR	MIL-R-22684/1	R108, 112, 308, 311 .5 IS	20
021	008	0001		RL07S301G		RESISTOR	MIL-R-22684/1	R107, 114, 115, 209, 213, 313, 314, 315 .5 IS	21
022	002	0001		RL07S332G		RESISTOR	MIL-R-22684/1	R110, 309 .5 IS	22
023	001	0001		RL07S102G		RESISTOR	MIL-R-22684/1	R210 .5 IS	23
024	001	0001		RL07S681G		RESISTOR	MIL-R-22684/1	R211 .5 IS	24
025	001	0001		RL07S101G		RESISTOR	MIL-R-22684/1	R214 .5 IS	25
026	001	0001		RL07S271G		RESISTOR	MIL-R-22684/1	R304 .5 IS	26
027	001	0001		RL07S241G		RESISTOR	MIL-R-22684/1	R307 .5 IS	27
028	001	0001		RL07S391G		RESISTOR	MIL-R-22684/1	R203 .5 IS	28
029	001	0001		RL07S222G		RESISTOR	MIL-R-22684/1	R204 .5 IS	29
030	001	0001		RL42S201G		RESISTOR	MIL-R-22684/4	R104 1.0 IS	30
031	002	0001		RL42S681G		RESISTOR	MIL-R-22684/4	R201, 202 1.0 IS	31
032	004	0001		RL42S271G		RESISTOR	MIL-R-22684/4	R113, 116, 206, 312 1.0 IS	32

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
033	001	0001		RL42S242G		RESISTOR	MIL-R-22684/4	R301 1.0 IS	33
034	002	0001		RL42S240G		RESISTOR	MIL-R-22684/4	R212,216 1.0 IS	34
035	000								35
036	002	0001		495320	02735	INSULATOR, MICA	RCA	MAY BE FURNISHED WITH Q101 AND Q201	36
037	A/R	0001		SN60/SN63		SOLDER	Q0-S-571		37
038	REF	0001		SD2003000430-1		SCHEMATIC DIAGRAM			38
039	001	0001		DF31A	02735	INSULATOR, MICA	RCA	MAY BE FURNISHED WITH Q301	39
040	003	0001		RL07S510G		RESISTOR	MIL-R-22684/1	R306,208,106 .5 IS	40

PSI

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTES:			200
201	A/R	0001		LECP1049-17		MARKING.			201
202	REF	0001				PRINTED CIRCUITRY SHOWN IS PHYSICALLY ON COMPONENT SIDE.			202
203	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NUMBER ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATION.			203
204	REF	0001				COMPONENT HEIGHT .70 MAX.			204
205	REF	0001				SQUARE PAD AND/OR DOT DENOTES PIN 1 OF ICP.			205
206	REF	0001				LEAD PROTRUSION (SIDE 2) .075 MAX. HARDWARE PROTRUSION .160 MAX.			206
207	REF	0001				SQUARE PAD AND/OR STRIPE DENOTES CATHODE END OF DIODE.			207
208	REF	0001				MAXIMUM COMPONENT CONFIGURATION DEPICTED ON FACE OF DRAWING, FOR ACTUAL USAGE SEE APPLICABLE PARTS LIST.			208
209	A/R	0001		LECP1075		HARDWARE.			209


APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION		

PSI

➔ SEE PS1 - Ø2

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts	DRAWING TITLE	
		PS1 SCHEMATIC	
DRAFTSMAN <i>12/8/75 H</i>	CHECKER	SIZE	CODE IDENT NO.
ENGINEER <i>Shen 7.12.75</i>		A	DRAWING NO. PS1 - 2Ø
APP'D FOR REL <i>Shen 7.5.12.06</i>	APP'D (CUSTOMER)	SCALE	REV
		SHEET 1 OF 1	



Report No. 3004

Bolt Beranek and Newman Inc.

External Power Supply

PS2-02 Logic Description

PS2-20 Schematic

PS2





APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	12/17/75	

PS2

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:		Bolt Beranek and Newman Inc. Cambridge Massachusetts	
	DRAFTSMAN <i>[Signature]</i> 12/17/75			
	CHECKER	DRAWING TITLE PS2 LOGIC DESCRIPTION		
	ENGINEER <i>[Signature]</i>			
	APP'D FOR REL <i>[Signature]</i>	SIZE A	CODE IDENT NO.	DRAWING NO. PS2 - Ø2
APP'D (CUSTOMER)	SCALE	REV A	SHEET	OF



SUE 5952

MB2003000447-1

PS2

SUE 5952 EXTERNAL POWER SUPPLY
MAINTENANCE BULLETIN M5952

878

Aug 73

TABLE OF CONTENTS

	<u>Title</u>	<u>Page</u>
Introduction		1
Description		1
Installation Considerations		4
Removal and Replacement of Power Supplies		5
Power Supply Circuits		6
General Circuit Description		6
Detailed Circuit Description		8
Input Line Filter		8
Full-Wave Bridge Rectifier		10
Surge-Current Limiter		10
Indicating Light		10
Power Inverter		10
Astable Multivibrator		14
Line Regulator		17
Flip-Flop		17
Service Regulator (Internally-Used Reference Voltage and Voltage-to-Constant-Current Converter)		21
Rectifier and Input Choke Filter Stages (To The Output Regulators)		21
Regulators and Pass Elements (Output Regulators)		21
Overload and Short-Circuit Protection		24
Overvoltage Protection		24
Line Fail Detection		24
Line Frequency Signal		28
Maintenance		29
General		29
Recommended Test Equipment		29

TABLE OF CONTENTS (continued)

	<u>Title</u>	<u>Page</u>
Calibration and Testing	30
Overvoltage Threshold Test	30
Output Voltage Adjustment to Nominal	31
Current Limiter Test	31
Line Fail Pulses Test, Power Supply 2002001206	33
Line Fail Pulses Test, Power Supply 2002001251	34
Line Frequency Signal Test	35
Trouble Analysis	36
Repair Techniques	39
Checking Semiconductors and Capacitors	40
Drawings and Parts Lists	41

PS2

LIST OF ILLUSTRATIONS

<u>Figure</u>		<u>Page</u>
1a	SUE 5952 Power Supply, Front View	2
1b	SUE 5952 Power Supply With Subassemblies Removed	2
2a	SUE 5952 Power Supply, Rear View	3
2b	Power Supply Interconnections and 5952 Outputs	3
3a	Power Supply 2002001206 Functional Block Diagram	7
3b	Power Supply 2002001251 Functional Block Diagram	9
4	Power Supply Input Stage (Preceding Power Inverter)	11
5a	Power Inverter Circuit, +5, -15V Supply	12
5b	Power Inverter Circuit, +15V Supply	12
6	Power Inverter Timing	13
7	Astable Multivibrator (20 KHz Clock) Circuit	15
8	Astable Multivibrator Idealized Waveforms	16
9	Line Regulator Circuit	18

LIST OF ILLUSTRATIONS (continued)

<u>Figure</u>	<u>Title</u>	<u>Page</u>
10	Line Regulator Timing Diagram, Idealized	19
11	Power Inverter Drive Circuit	20
12	Service Regulator Circuit	22
13	Regulator and Current Limiter Circuit (Typical)	23
14	Overvoltage/Short-Circuit Regulator-Output-Current Plot . . .	25
15	Overvoltage and Temperature Protection Circuit	26
16	Line-Failure Circuit Block Diagram and Signal Waveforms . .	27
17	Line-Frequency Circuit and Signal	28

LIST OF TABLES

<u>Table</u>	<u>Title</u>	<u>Page</u>
1	Recommended Test Equipment	29
2	SUE 5952 Overvoltage Threshold Check	30
3	SUE 5952 Output Voltage Adjustment to Nominal	32
4	SUE 5952 Current-Limiter Check	32
5	Power Supply Trouble-Analysis Guide	36

SUE 5952 EXTERNAL POWER SUPPLY
MAINTENANCE BULLETIN M5952

INTRODUCTION

This bulletin contains general and detailed information about the SUE 5952 External Power Supply, manufactured by Lockheed Electronics Company, Inc. SUE 5952, a self-contained power conditioning system, is designed to power SUE computer system configurations containing more than 16 SUE circuit cards.

DESCRIPTION

Two separate power supplies are contained in the 5952: LEC part numbers 2002001206 and 2002001251. See Figures 1a, 1b, 2a, and 2b. Both supplies are similar and differ only in output voltages and load currents delivered to the computer system. Type 2002001206 supplies +5 volts at 50 amperes and -15 volts at 5 amperes; type 2002001251 supplies +15 volts at 25 amperes.

Both power supplies plug into a SUE 7905 Card Guide Frame that forms the 5952 chassis. The chassis dimensions are 7-inches high, 17-inches wide and 18-inches deep. The 5952 weighs approximately 50 pounds. With a fan pack assembly attached to the bottom, the 5952 assembly is 8-3/4 inches high and weighs approximately 63 pounds.

Each of the two power supplies is protected by a 10-ampere fuse (3AB-10) mounted in each respective front panel. A Light Emitting Diode (LED), visible through the POWER ON opening in each front panel, lights when ac power is applied.

Line power of 105-125 volts, 47-63 Hz, is applied through a 15-foot, 12 AWG, Type S, 3-conductor cable containing a three-prong, right-angle plug (P4) (NEMA 5-20P). See Figure 1b. Through this cable, ac power is connected




Figure 1a. SUE 5952 Power Supply, Front View





Figure 1b. SUE 5952 Power Supply With Subassemblies Removed



PS2

Figure 2a. SUE 5952 Power Supply, Rear View




Figure 2b. Power Supply Interconnections and 5952 Outputs

to the Power Contactor Assembly attached to the rear of the 5952. The power contactor assembly contains a power control relay and three convenience ac outlets. Each power supply is plugged into one of the receptacles. The third receptacle can be used to power the fan pack. The relay in the power contactor assembly is actuated through another ac plug (P5) (Figure 2a) that can be plugged into the SUE 2201 or 2202 Keylock Power Distribution Unit so that input ac power can be turned on and off through a keylock switch.

Power consumption of the 5952 at the following levels, for outputs specified, is:


Ac Line	Type 2002001206		Type 2002001251	
	I_{in} (amperes)	P_{in} (watts)	I_{in} (amperes)	P_{in} (watts)
105v	8.6	760	8.9	820
115v	8.1	780	8.4	840
125v	7.8	800	8.2	860

INSTALLATION CONSIDERATIONS

SUE 5952 is designed for installation in a SUE cabinet or any standard 19-inch rack. A SUE 7921 Six Fan Pack Assembly, attached to the bottom of the 5952 chassis, is required for cooling. Complete with fan-pack, the 5952 rests on chassis support angles mounted inside the cabinet on the left- and right-hand sides. Normally, the power supply is placed above the computer chassis in the cabinet.

With all power to the cabinet off, install the 5952 as follows:

- a. Install a SUE 7946 chassis support angle kit (LEC part number 2002001429) in the desired location in the cabinet. The kit contains two support angles and mounting hardware.



- b. Place the 5952 chassis, with fan pack, onto the support angles and secure the assembly by fastening two machine screws through each mounting flange at the rear of the 5952 chassis.

- c. Connect eight solderless electrical leads, supplied with the 5952, between the terminal board on the INFIBUS (computer chassis) and terminal board TB1 on the 5952 as follows:

<u>Power Supply 5952</u>	<u>SUE Computer INFIBUS</u>	<u>Voltage or Signal</u>
TB1-1	J3-1	+15 V
TB1-2	J3-2	PWST
TB1-3	J3-3	LFRQ
TB1-4	J3-4	+5 V
TB1-5	J3-5	+5 V
TB1-6	J3-6	Common Ground
TB1-7	J3-7	Common Ground
TB1-8	J3-8	-15 V

- d. Insert power control plug P5 (Figure 2a) into one of the receptacles in the SUE Power Distribution Unit or other switch-controlled outlet in the cabinet.
- e. Assure that the respective power plugs attached to each power supply in the 5952, and the plug for the fan pack, are inserted into the Power Contactor Assembly receptacles. Also assure that the respective chassis ground wires are connected to their respective ground terminals.

REMOVAL AND REPLACEMENT OF POWER SUPPLIES

Both power supplies in the 5952 can be removed from the chassis in the following manner:

- Disconnect the respective three-prong plug from the receptacle on the power contactor assembly.
- Disconnect the ground lead attached to the respective line cord.
- With a cross-head screwdriver, loosen the holding screw (Figure 2a) that secures the disconnect block assembly.
- Gently pull on the front of the power supply to disengage the disconnect block and slide the power supply out of the 5952 chassis while guiding the line cord and ground lead through their access.

Reverse the procedures in the above steps to replace the power supplies in the 5952 chassis.

POWER SUPPLY CIRCUITS

Circuit components in each of the two power supplies are contained on the respective power supply chassis and on two printed wiring circuit cards: Converter and Control Assembly (CCA) and Inverter Regulator Output (IRO). Simplified schematic and timing diagrams are shown throughout the descriptions that follow. Detailed schematic diagrams (SD2002001206 and SD2002001251) for each power supply are located near the end of this bulletin.

GENERAL CIRCUIT DESCRIPTION (See Figures 3a and 3b)

Each power supply consists of an ac to dc rectifying circuit that drives an inverter operating at approximately 10 KHz. Output from the inverter provides ac power to three functionally-independent regulated dc output sources. Type 2002001206 delivers +5 volts at 50 amperes and -15 volts at 5 amperes. Type 2002001251 delivers +15 volts at 25 amperes. Each series-regulator type output circuit is composed of a pass-transistor stage and a section containing output-voltage monitoring, and a reference and feedback amplifier connected in a closed loop arrangement so that regulated output voltages are maintained over a specified load-current range. Each output is adjustable by a screwdriver control.

Each of the three output circuits has overload/short-circuit current protection in the form of fold-back limiting whereby, during an overload, load current is reduced to a small fraction of its maximum value. In addition, each output circuit contains overvoltage protection circuitry that activates a thyristor (SCR), when energized. When the SCR is activated, an internally-used reference voltage is removed, and with it, the base drive to the transistor inverter stage. Both power supplies are shut down as a result, because they track each other through gating.

Input voltage is stepped down via an auxiliary transformer in each supply operating at 50/60 Hz line frequency. The stepped-down voltage is supplied after rectification to a coarse-regulated, fixed-output, voltage-type series regulator that produces an internally-used reference voltage.




Figure 3a. Power Supply 2002001206 Functional Block Diagram

Inverter-transformer outputs are line-regulated. Line regulation is accomplished by controlling the base-drive current of the inverter transistors, e.g., an increase in line voltage results in these transistors conducting for a shorter length-of-time. Control circuitry to drive the inverter stage consists of multi-vibrator, line-voltage sensing, flip-flop, and inverter base-drive circuits. Integrated circuits and discrete components are used to perform the various functions.

A thermostat in the power supply serves a dual purpose:

1. Operating ambient temperature is monitored continuously. When excessive temperatures occur, both power supplies are shut down.
2. Case temperature of most pass transistors (being critical items) is also monitored continuously. Thus, the thermostat protects power supply circuits and also protects system operation during any component malfunction.

Reverse diodes across each series regulator output prevent polarity reversal from exceeding approximately two volts.

Line failure logic pulses (PWST) and a line frequency signal (LFRQ) are generated for use by the SUE Bus Control Unit (BCU). PWST pulses provide early warning signals for the BCU if line voltage drops below a threshold level. PWST signals cause a priority interrupt to the highest program level so that a data protection sequence can be performed before dc power fails. Circuitry for signal LFRQ provides pulses at the ac line frequency as required by the user.

DETAILED CIRCUIT DESCRIPTION

Detailed descriptions of major power supply circuits are contained in the following subparagraphs. Partial circuit illustrations are provided. Where circuits are functionally identical, only one illustration is shown.

INPUT LINE FILTER. - A symmetrical T-type filter reduces voltage spikes and noise signals generated in the power supply during the switching process in the




Figure 3b. Power Supply 2002001251 Functional Block Diagram

Power Inverter stage. These voltage spikes and noise signals are reduced to an acceptable level before entering the ac power lines.


FULL-WAVE BRIDGE RECTIFIER. - A conventional full-wave bridge rectifier converts 115-volt 60 Hz line power into an unregulated dc voltage which activates the power inverter.

SURGE-CURRENT LIMITER. - Power resistors R01 and R02 limit surge currents into the power supply ac input. To minimize power dissipation of resistor R02 during steady-state, a thyristor (SCR) is connected in parallel with this resistor. A resistor-capacitor type network forms a part of the thyristor gate circuit and retards firing of Q05 until the inrush current magnitude has reached a safe value. The input circuit preceding the power inverter stage is shown in Figure 4.

INDICATING LIGHT. - Light Emitting Diodes (LEDs) that illuminate when the supply is energized, can be observed through a hole in the panel on the front of each power supply. The LEDs no longer light when ac power is removed.

POWER INVERTER. - The power inverter is an oscillator operating in a quasi square-wave mode whereby the unregulated dc input voltage is converted into three ac voltages (Figures 5a and 5b). Square-wave generation is accomplished by transistor pairs Q01-Q02 and Q03-Q04 connected in parallel to accommodate input-current requirements under maximum load-current conditions. Emitter resistors R13 and R14 are equalizing resistors for these transistor pairs.

Switching action of the inverter transistors occurs in the following manner. Rectified and filtered line voltage is applied between the center tap of transformer T01 primary and the common node of resistors R13 and R14. When base current is supplied to one of the two transistor pairs, that particular pair is driven into saturation and the other pair to the cutoff state. When Q01-Q02 are driven into saturation, the voltage at A is approximately at ground potential (Figure 5). Since the voltage between A and B is the dc input voltage, the voltage



PS2

Figure 4. Power Supply Input Stage (Preceding Power Inverter)




Figure 5a. Power Inverter Circuit, +5, -15V Supply





Figure 5b. Power Inverter Circuit, +15V Supply



PS2

Figure 6. Power Inverter Timing

at C with respect to A is twice the input voltage because of autotransformer action of T01. A reverse voltage is applied across transistor pair Q03-Q04 as a result. While transistor pair Q01-Q02 conducts, input power is transferred from primary to secondary windings. Removal of base-drive current to Q01-Q02 causes both transistors to become cutoff and since temporarily base drive has not been supplied to transistor pair Q03-Q04, there is no transfer of input power from primary to secondary windings of transformer T01.

Various waveforms for the power inverter stage are shown in Figure 6. These waveforms indicate that at different time intervals, a similar action occurs when transistor pair Q03-Q04 receives base-drive current from current transformer T1 (on the CCA card), and consequently saturates. Again, input power is transferred from primary to secondary windings whereby transistor pair Q01-Q02 is held at cutoff. A slightly negative emitter-to-base voltage applied to any transistor pair in cutoff, assures no collector-current flow through that pair. This voltage is derived from the resistor-capacitor combination (R3-C1) in the base-drive circuit.

ASTABLE MULTIVIBRATOR. - Circuitry for the 20 KHz clock (50-microsecond cycle time) is shown in Figure 7. Selection of the R-C timing circuits is such that transistors Q4 and Q5 conduct successively for time intervals of 40 microseconds and 10 microseconds, respectively.

Operating voltage for this circuit is derived from an internally-used series regulator (transistor Q9 and associated zener diode CR22).

Astable multivibrator detailed operation can be explained by examining details occurring during any one cycle. For example, if action is stopped when Q5 is held conducting by current through R14, and Q4 is held non-conducting by a reverse bias voltage from C5, the waveforms at various points in the circuit are as shown at Reference Time A in Figure 8. Capacitors C4 and C5 charge to the voltage across them. Different values for C4 and C5 cause non-equal time intervals during which these capacitors are charged or discharged. For correct




Figure 7. Astable Multivibrator (20 KHz Clock) Circuit




Figure 8. Astable Multivibrator Idealized Waveforms

operation, capacitor C4 must be fully charged before any change of state occurs. C4 charges through the parallel resistance of R13 and Q3. A voltage of $V_{Q3E} - V_{Q5E}$ is developed across C4. During this time, capacitor C5 also charges to a voltage of $V_{REF} - V_{CEQ5SAT}$. As soon as C5 charges sufficiently to forward-bias Q4, Q4 starts conducting and thereby brings the Q4 collector voltage down. This voltage drop is coupled through C4 to Q5 and begins to stop conduction of Q5. Consequently, the collector voltage of Q5 rises, and the change is coupled through C5 to the base of Q4 aiding Q4 conduction. This process is regenerative and proceeds rapidly until Q4 conducts and Q5 is non-conducting. Initial conditions again exist but the states of both transistors have interchanged. Transistor Q3 has one function, to act as a pulse-sharpener for pulses generated at the collector of transistor Q4.

LINE REGULATOR. - Figure 9 shows the line regulator circuit which basically consists of a differential amplifier. The base of transistor Q7 is held constant and the base of transistor Q8 is connected to a voltage divider network thereby sampling a portion of one of the secondary winding voltages of the power inverter transformer.

Operation of this circuit is such that for an increase in line voltage, (i. e., an increase in output voltage of the power inverter transformer), transistor Q8 drive voltage decreases while the collector current of Q7 increases. This condition alters the time constant of the R17-C6 combination and thus the rate of rise in voltage at the base of Q6. This result is demonstrated in Figure 10 where reference time A is shifted so that a steeper slope occurs, i. e., the forward biasing of transistor Q6 base occurs at an earlier time.

FLIP-FLOP. - Signals from the astable multivibrator and from the line regulator are supplied to a J-K flip-flop (U3 in Figure 11) to generate complementary pulses that are coupled via driver stages U1 and U2 to current transformer T1. Figure 11 shows in detail the waveforms at various nodes. Mixing line regulator output signals and flip-flop output signals causes the generation of two complementary trains of pulses of variable pulse width but at a constant




Figure 9. Line Regulator Circuit




Figure 10. Line Regulator Timing Diagram, Idealized




Figure 11. Power Inverter Drive Circuit

repetition rate. An increase in line voltage causes narrower complementary pulses to be supplied to the T1 current transformer.


SERVICE REGULATOR (INTERNALLY-USED REFERENCE VOLTAGE AND VOLTAGE-TO-CONSTANT-CURRENT CONVERTER). - Auxiliary transformer T02 steps down line voltage to furnish power, after rectification, to a coarse-regulated series regulator with fixed output (Figure 12). One of various functions of this reference voltage is to supply a bias voltage for a constant-current circuit supplying base-drive current (transistors Q1 and Q2 plus associated bias networks) via a center-tapped current transformer to the power inverter transistors. On-and-off timing of this constant current is controlled by driver stages U1 and U2.

RECTIFIER AND INPUT CHOKE FILTER STAGES (TO THE OUTPUT REGULATORS). - Input power to each of the three regulator circuits is obtained from separate secondary windings of the power inverter transformer. These voltages are rectified, filtered, and are line-regulated, thereby reducing the number of pass transistors required in the series-regulator circuits.

REGULATORS AND PASS ELEMENTS (OUTPUT REGULATORS). - Each series regulator consists of a power amplifier stage (one or more pass transistors with their associated Darlington circuit) and a feedback loop (Figure 13). Except for voltage and current-handling capacity, all regulators are functionally identical. Where, to meet current requirements, more than one pass transistor is used, all are connected in parallel. In the feedback loop, part of the output voltage is compared with a stable reference voltage by a differential amplifier. Any difference in conduction detected by this comparator circuit, because of line and load variations, causes amplifiers to react and the pass transistor(s) to vary accordingly. This condition continues until the unbalanced input to the comparator stage is restored to the original balanced state. A combination of discrete components and an integrated circuit assures stable operation throughout a fairly wide temperature range.

PS2

Figure 12. Service Regulator Circuit






Figure 13. Regulator and Current Limiter Circuit (Typical)

OVERLOAD AND SHORT-CIRCUIT PROTECTION. - Overload and short-circuit protection for the output stage is an inherent feature built into the integrated circuit used in each series regulator. The protection is accomplished with foldback techniques. If the delivered load current exceeds a pre-set level, base current to the pass transistor stage is shunted away reducing base drive. This causes the output voltage to decrease with a simultaneous reduction in load current. See Figure 14 .

Excessive heat dissipation in the pass transistors is prevented by a thermostat. See Figure 15. When the thermostat contacts close, gate current is supplied to thyristor Q11 through transistor stage Q10. Firing of the thyristor causes the internally-used reference voltage to collapse which eliminates the base drive current supply to the inverter transistors. This action shuts down both power supplies because this sensing circuit is OR-gated in both supplies.

The -15 volt dc pass transistor in power supply 2002001206 is provided with an adequate heat sink because it is mounted on the chassis. Therefore, additional protection against excessive heat dissipation in this pass transistor is not required.

OVERVOLTAGE PROTECTION. - Overvoltage protection at the output of each series regulator consists of a simple threshold voltage detector made up of one or more (output voltage sensing) zener diodes and an amplifier. See Figure 15. Excessive output voltage activates this circuit and fires thyristor Q11, thereby shutting down their power conditioning system.

LINE FAIL DETECTION. - Line-failure detection circuitry provides a series of positive pulses to the bus controller unit when line voltage becomes less than the threshold level (Figure 16). Input signals to integrated-circuit flip-flop U3 and signals from the succeeding U4 output-driver stage are illustrated in Figure 16. Continued decrease in the line voltage causes collapse of all voltages in the power supply and, consequently, of this line fail signal. Any increase in line voltage above this threshold removes these line-fail pulses.




Figure 14. Overvoltage/Short-Circuit Regulator-Output-Current Plot





Figure 15. Overvoltage and Temperature Protection Circuit



PS2




Figure 16. Line-Failure Circuit Block Diagram and Signal Waveforms

LINE FREQUENCY SIGNAL. - The line-frequency signal circuit provides one positive pulse for each full cycle of the line voltage. This is accomplished by connecting a resistor network across part of the full-wave bridge at the output of auxiliary transformer T02. Figure 17 shows this circuit and the waveform of pulses obtained.




Figure 17. Line-Frequency Circuit and Signal

MAINTENANCE

GENERAL

The SUE 5952 Power Supply is designed for unattended operation without routine preventive maintenance. Thus, paragraphs following contain only corrective maintenance information, i. e., calibration and testing, trouble analysis, and repair techniques.

RECOMMENDED TEST EQUIPMENT. - Table 1 contains a list of test equipment recommended for power supply maintenance. Equivalent equipment can be used.

PS2

Table 1. Recommended Test Equipment

Equipment	Manufacturer	Model
DC Ammeter	Weston	50 amp 931
Multimeter	Simpson	270
Digital Voltmeter	Non-Linear Systems	LX-2
Variable Auto-Transformer	General Radio	W 20
Oscilloscope	Tektronix	545A
Preamplifier	Tektronix	CA
Variable Loads	Litton (Dynaload)	541900
Resistor, 1000 ohms, 1/4 W	—	—
Zener Diode Type 1N751A	—	—

CALIBRATION AND TESTING

NOTE

Calibration and testing of each power supply must be performed normally with the power supply disconnected. Thus, unless a substitute power supply is available, the computer system must be non-operational during calibration and testing.

OVERVOLTAGE THRESHOLD TEST. - Overvoltage threshold test must precede the output voltage adjustments. Refer to Table 2 and proceed as follows:

- Step 1: Disconnect line cord from ac power.
- Step 2: Connect digital voltmeter test leads to appropriate output terminals per Table 2.
- Step 3: Verify that all outputs are unloaded.
- Step 4: Connect line cord to ac power and turn the appropriate output voltage adjustment potentiometer, per Table 2, counterclockwise until the output voltage drops suddenly to a very low value and the power supply shuts down.

Table 2. SUE 5952 Overvoltage Threshold Check

Power Supply	Nominal Output Voltage	Test Points*	Overvoltage Threshold	Output Voltage Adjustment Potentiometer
2002001206	+ 5.00V	P1-4	+ 6.2 ± 0.4V	R215 (IRO)
2002001206	-15.00V	P1-8	-17.5 ± 0.7V	R310 (IRO)
2002001251	+15.00V	P1-1	+17.5 ± 0.7V	R111 (IRO)

*NOTE: Connect voltmeter return to P1-6 (common ground).

- Step 5: Turn the output voltage adjustment potentiometer several turns clockwise.
- Step 6: Disconnect and reconnect the line cord from/to the ac power.
- Step 7: Set output voltage to nominal value with output voltage adjustment potentiometer.
- Step 8: Repeat steps 4 through 7 to check each overvoltage detection circuit.

PS2

OUTPUT VOLTAGE ADJUSTMENT TO NOMINAL. - Output voltages can be adjusted under no-load conditions. Proceed as follows:

- Step 1: Connect digital voltmeter test leads to the appropriate output terminals per Table 3.
- Step 2: Connect line cord to ac power.
- Step 3: Verify that each output voltage is per Table 3; adjust appropriate potentiometer to obtain nominal output setting as required.

NOTE

In this procedure, do not exceed threshold overvoltage. If regulator output decreases suddenly during this adjustment because of an overvoltage condition, disconnect power supply from ac power, turn applicable potentiometer slightly clockwise and attempt readjustment.

CURRENT LIMITER TEST. - Proceed as follows:

- Step 1: Disconnect line cord from ac power.
- Step 2: Connect digital voltmeter test leads to appropriate output terminals per Table 4.

Table 3. SUE 5952 Output Voltage Adjustment to Nominal

Power Supply	Nominal Output Voltage	Test Points*	Acceptable Output Voltage	Output Voltage Adjustment Potentiometer
2002001206	+ 5.00V	P1-4	+ 4.95 to + 5.05V	R215 (IRO)
2002001206	-15.00V	P1-8	-14.85 to -15.15V	R310 (IRO)
2002001251	+15.00V	P1-1	+14.85 to +15.15V	R111 (IRO)

*NOTE: Connect voltmeter return to P1-6 (common ground).

Step 3: Connect variable loadbank to same terminals per Table 4. Set loadbank to obtain a current flow below rated output capacity for the particular regulator output under test so that less than maximum load current is drawn.

Step 4: Connect line cord to ac power.

Table 4. SUE 5952 Current-Limiter Check

Power Supply	Nominal Output Voltage	Voltage Test Point*	Acceptable Start of Current Limiting
2002001206	+ 5.0V	P1-4	62.0 ± 7.0 amperes with short-circuit current at 15.0 ± 4.0 amperes
2002001206	-15.0V	P1-8	6.0 ± 0.6 amperes with short-circuit current at 0.9 ± 0.4 amperes
2002001251	+15.0V	P1-1	35.0 ± 6.0 amperes with short-circuit current at 5.0 ± 2.0 amperes


*NOTE: Connect voltmeter return to P1-6 (common ground).

Step 5: Increase the variable load until current limiting occurs per Table 4.

Step 6: Repeat all steps for all current limiters.

LINE FAIL PULSES TEST, POWER SUPPLY 2002001206. - Proceed as follows:

- Step 1: Disconnect line cord from ac power.
- Step 2: Connect one resistor, 1000 ohm, 1/4W, to terminals P1-2 and P1-4 of disconnect block P1. Connect oscilloscope to terminals P1-2 and P1-6 of disconnect block.
- Step 3: Verify that all outputs of the power supply are unloaded.
- Step 4: Connect power supply to variable autotransformer and variable autotransformer to ac power.
- Step 5: Increase autotransformer voltage until nominal ac voltage is obtained.
- Step 6: Sync oscilloscope by connecting TRIGGER INPUT to terminal marked TP 1 on CCA printed circuit card.
- Step 7: Decrease power supply input voltage until a train of pulses is observed. Verify that these pulses appear when an input voltage of 72 ± 8 volts, 60 Hz occurs and disappear above this threshold level. Verify that these pulses have the following waveform:




$T1 = T2 = 46 \text{ to } 58 \text{ MICROSECONDS}$

Alternate Method

If no variable autotransformer is available, this particular test can be accomplished by disconnecting the power supply line cord from ac power and observing the momentary oscilloscope display of the Line Fail pulses.

LINE FAIL PULSES TEST, POWER SUPPLY 2002001251. - Proceed as follows:


- Step 1: Disconnect line cord from ac power.
- Step 2: Connect one resistor, 1000 ohm, 1/4W, to terminals P1-1 and P1-2 of disconnect block P1; and connect one zener diode, type 1N751A between terminals P1-2 and P1-6 of disconnect block P1. Connect oscilloscope to terminals P1-2 and P1-6 of the disconnect block. See sketch.



- Step 3: Verify that all outputs of the power supply are unloaded.
- Step 4: Connect the power supply to the variable autotransformer and connect the autotransformer to ac power. Increase the autotransformer voltage until nominal ac voltage is obtained.
- Step 5: Sync oscilloscope by connecting TRIGGER INPUT to terminal marked TP 1 on CCA printed circuit card.
- Step 6: Decrease power supply input voltage until a train of pulses is observed. These pulses appear when an input voltage of

72 ± 8 volts, 60 Hz and disappears above this threshold level.

Verify that these pulses have the following waveform:



$T1 = T2 = 46$ to 58 MICROSECONDS

PS2

Alternate Method


If no variable autotransformer is available, this particular test can be accomplished by disconnecting the power supply line cord from ac power and observing the momentary oscilloscope display of the Line Fail pulses.

LINE FREQUENCY SIGNAL TEST. - Proceed as follows:

Step 1: Connect line cord to ac power.

Step 2: Connect oscilloscope input leads to terminals P1-3 and P1-6 (common ground) of disconnect block P1.

Step 3: Verify that a train of pulses occurs at the specific time intervals indicated. The following waveform is typical for each of these pulses.



TROUBLE ANALYSIS

When a malfunction occurs, systematically examine the fuse, primary power lines, and external wiring before performing trouble analysis. Usually, power supply malfunctions can be traced to simple causes such as loose supply-load connections or accidental short circuit between lead connections on a terminal strip.

During detailed trouble analysis, refer to schematic diagrams SD2002001206 and SD2002001251. Typical malfunction symptoms are listed in Power Supply Trouble Analysis Guide, Table 5.

Table 5. Power Supply Trouble-Analysis Guide

Symptom	Possible Cause	Corrective Action
1. Power supply inoperative	No input power	Check for input power presence.
	Fuse F01 open	Check fuse and replace as required.
	Defective Power Inverter transistors (open)	Check and replace as required.
	Overvoltage protection SCR fired	Turn all output voltage-adjust potentiometers fully clockwise. Remove press-on terminal from pin 10 on CCA card. Find malfunctioning series regulator and isolate problem.
	Closed thermostat	Disconnect thermostat ground connection.
2. No output voltage from any regulator (0 volt)	Short circuit in any regulated power source	With ac power off, check for shorted or open power transistors. Check integrated circuit in feedback loop. Replace any out-of-tolerance semiconductor.

Table 5. Power Supply Trouble-Analysis Guide (continued)

Symptom	Possible Cause	Corrective Action
2. No output voltage from any regulator (0 volt) (continued)	Short in primary circuit with F01 fuse open	Shorted filter capacitor. Replace input filter capacitor and check input rectifier bridge assembly.
		Shorted rectifier assembly in transformer secondary. Replace shorted rectifier assembly (check filter capacitor charging voltage).
3. Very low voltage at output of any regulator (2 volts or less)	Shorted reverse-polarity protection diode	Disconnect ac power and check for short with ohmmeter. Replace when damaged. Check out all active components of the regulator.
4. Output voltage from any regulator is below regulation band.	Partial overload causing current limiting.	Remove partial overload.
	Associated regulator circuit defective.	Analyze malfunctions of associated regulator.
5. Output voltage from any regulator above regulation band.	Improper output voltage adjustment.	Re-calibrate output voltage.
	Associated regulator circuit (IRO) defective.	Analyze malfunctions of regulator.
6. Output voltage from a regulator cannot be adjusted.	Damaged output voltage adjustment potentiometer.	Replace damaged potentiometer.

PS2

Table 5. Power Supply Trouble-Analysis Guide (continued)

Symptom	Possible Cause	Corrective Action
7. High ripple from any regulator output.	Output slightly overloaded and current limiter is beginning to function.	Check the current limiter setting per Table 4.
		Setting of input voltage levels of series regulator circuits too low. Increase by turning potentiometer R25 on CCA card.
8. LED does not light	Inoperative	Replace damaged LED.
9. Improper line fail pulses	CCA card circuit failure	Check out circuit thoroughly and correct the faults.
10. Improper line frequency signal	CCA circuit card failure.	Check out circuit thoroughly and correct the faults.

WARNING

DC VOLTAGES TO 300 VOLTS AND AC VOLTAGES TO 115 VOLTS ARE USED IN THE POWER SUPPLY. THESE VOLTAGES EXIST WITH HIGH CURRENT CAPABILITY AND ARE HAZARDOUS TO LIFE. BEFORE ATTEMPTING TO REMOVE OR REPLACE ANY POWER SUPPLY COMPONENT, DISCONNECT POWER SUPPLY FROM AC POWER SOURCE.

HEAT SINKS AND CHASSIS OPERATE AT FAIRLY HIGH TEMPERATURES, RETAINING HEAT FOR SOME TIME AFTER EQUIPMENT IS TURNED OFF. ALLOW AMPLE TIME FOR COOLING AFTER THE POWER IS OFF, BEFORE MAKING CONTACT WITH COMPONENTS.

REPAIR TECHNIQUES

The following techniques are recommended when making repairs.

- a. When unsoldering components from a circuit board, never pry or force the part loose; unsolder the component by using the wicking process described below if no vacuum solder removal tool is available.
 - Step 1: Select a 3/16-inch tinned-copper braid for use as a wick. If braid is not available, select AWG No. 14 or No. 16 stranded wire with 1/2-inch of insulation removed.
 - Step 2: Dip the wick in liquid rosin flux.
 - Step 3: Place the wick onto the soldered connection and apply soldering iron to the wick.
 - Step 4: When sufficient amount of solder flows onto the wick and frees the component, simultaneously remove iron and wick.
- b. Always use a heat sink when soldering transistors; a transistor pad with mounting feet is an effective heat sink. Pliers holding the lead being soldered also provide an excellent heat sink.

NOTE

Thermal compound should be applied when replacing some transistors and components. For a list of these components, refer to note 207 on sheet 10 of parts list PL2002001206 and PL2002001251 that follow in this bulletin.

- c. Broken or damaged printed circuitry can be repaired by tinning a piece of uninsulated wire. Then, holding the wire in place along the damaged printed circuit, flow a little solder along the length of the wire.

CHECKING SEMICONDUCTORS AND CAPACITORS. - Disconnect line cord from ac power source. Check any transistor with an in-circuit transistor checker. If no checker is available, transistors can be checked with an ohmmeter that has a highly-limited current capability. Observe proper polarity for PNP or NPN to avoid error in measurement. Forward transistor resistance is low but never zero; backward resistance is always higher than the forward resistance. Likewise, check forward and backward resistance of diodes with a multimeter.

Replacement of one part does not always eliminate the malfunction. For example, failure of one transistor can cause other transistors to fail. Replacing only one transistor and then reapplying power before checking for additional faulty components can cause damage to the replaced component.

NOTE


Leakage resistance indicated by a simple resistance check of a capacitor is not always an indication of a faulty capacitor. In most instances the capacitors are shunted with resistances, some of which have low values. Only a complete short is a true indication of a shorted capacitor. A charge-discharge test is a valid method to check filter capacitors.


DRAWINGS AND PARTS LISTS

Following are the drawings and parts lists included in this bulletin.


<u>Drawing or Parts List</u>	<u>Drawing Number</u>	<u>Sheets</u>
Power Supply, 5952 Assembly	2003000447	2 thru 6
Power Supply, 5952 Parts List	PL2003000447-1	7, 8, 11
Power Contactor Assembly	2002001308	2, 3
Power Contactor Parts List	PL2002001308-1	4, 5
Power Supply, Dual Output +5V, -15V Schematic Diagram	SD2002001206	1
Power Supply, Dual Output, Assembly	2002001206	1
Power Supply, Dual Output, Parts List	PL2002001206-1	2 thru 5, 10
Power Supply, Single Output +15V Schematic Diagram	SD2002001251	1
Power Supply, Single Output, Assembly	2002001251	1
Power Supply, Single Output, Parts List	PL2002001251-1	2 thru 5, 10
Circuit Card Assembly, CCA	2001002156	1
Circuit Card Assembly, CCA Parts List	PL2001002156-1	2, 3, 6
Circuit Card Assembly, IRO	2001002157	1
Circuit Card Assembly, IRO Parts List +5V, -15V Supply	PL2001002157-2	4, 5
Circuit Card Assembly, IRO Parts List +15V Supply	PL2001002157-3	6, 7, 8
Assembly, Fan Pack 7921	2002001148-2	3
Assembly, Fan Pack, Parts List	PL2002001148-2	6

PS2





	SIZE	CODE IDENT NO.	REV
	A	14715	C
	2003000447		
SCALE	SHEET 2		




VIEW D

VIEW E

TYPICAL TERMINAL INSTALLATION DETAIL

	SIZE A	CODE IDENT NO. 14715	<i>2003000447</i>	REV C
	SCALE —		SHEET 3	






VIEW-F

	SIZE	CODE IDENT NO.	REV
	A	14715	C
	2003000447		
SCALE	SHEET 4		

NEXT ASSEMBLY WIRING		
FROM	TO	USING
TBI-1	J3-1	FIND NO. 7
TBI-2	J3-2	↑
TBI-3	J3-3	
TBI-4	J3-4	
TBI-5	J3-5	
TBI-6	J3-6	
TBI-7	J3-7	↓
TBI-8	J3-8	FIND NO. 7



SIZE	CODE IDENT NO.	REV
A	14715	2003000447
SCALE	SHEET 5	

WIRE LIST

WIRE NO. OR LINE	S	FROM	TO	LENGTH (INCHES)	REMARKS OR DESCRIPTION	COLOR	SIZE
1		TBI-1	J2-1		FIND NO. 19,16,16	WHITE	10 AWG
2		TBI-2	J1-2		FIND NO. 20,17,21	↑	20 AWG
3		TBI-3	J2-3		FIND NO. 20,17,17	↑	20 AWG
4		TBI-4	J1-4		FIND NO. 19,16,16	↑	10 AWG
5		TBI-5	J1-5		FIND NO. 19,16,16	↓	↓
6		TBI-6	W1-4		FIND NO. 19,16,18,(204)	↓	↓
7		TBI-7	W1-3		FIND NO. 19,16,18,(204)	↓	↓
8		TBI-8	J1-8		FIND NO. 19,16,16	WHITE	10 AWG
9		TBI-9	CHAS GND		FIND NO. 6	GRN	14 AWG
10		J1-1	W1-8		FIND NO. 19,16,18,(204)	WHITE	10 AWG
11		J1-2	J2-2		FIND NO. 20,17,17	↑	20 AWG
12		J1-6	W1-7		FIND NO. 19,16,18,(204)	↓	10 AWG
13		J1-7	J2-7		FIND NO. 20,17,17	↓	20 AWG
14		J2-6	W1-19		FIND NO. 19,16,18,(204)	WHITE	10 AWG

PS2

PREPARED BY
CHECKED
APPROVED


LOCKHEED ELECTRONICS CO.
DATA PRODUCTS DIVISION
 Los Angeles 22, Calif.

TITLE **WIRE LIST**
 DWG. NO **2003000447** REV. **C**
 CODE IDENT 14715 **SRT 6**

AEL



PREPARED <u>RON RODGERS</u> DATE <u>3-28-72</u>		LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022	A 14715	PL 2003000447-1	C
CHK <u>P.O. Rogers</u>	DATE <u>14 NOV 72</u>				
ENGR <u>J. L. L...</u>	DATE <u>1/1/72</u>	SIZE	CODE IDENT	SHEET 7	REV
PROJ ENGR	DATE				

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2003000447-1		POWER SUPPLY ASSY		SUE 5952	1
002	001	0001		2002001206-1		POWER SUPPLY, DUAL		PLUS 5V 50A/ MINUS 15V 5A	2
003	001	0001		2002001251-1		POWER SUPPLY, SINGLE		PLUS 15V 25A	3
004	001	0001		1001004997-1		BUS BAR		W1	4
005	003	0001		1001004783-1		PLATE CONNECTOR MTG			5
006	001	0001		2002001207-1		LEAD, ELECT DC PWR			6
007	008	0001		2002002048-8		LEAD, ELECTRICAL		NOTE 205	7
008	001	0001		36009-3628	98410	TERMINAL BLOCK	ETC, INC	TB1	8
009	002	0001		11978-1	11873	MALE DISC BLOCK ASSY	UNDERWRITERS SAFETY DEVICE CO	J1, J2 NOTE 206	9
010	002	0001		5610-55-62	86928	WASHER, NYLON	SEASTROM		10
011	R 002	0001		TYPE 6-32		SCREW, PAN HD		6-32X2.50 CRES CROSS RECESSED	11
012	002	0001		9286-B-140-3	06540	SPACER, ROUND	AMATOM	NO. 6X5/16 OD X .25 LG	12
013	001	0001		2002001308-1		POWER CONTACTOR ASSY			13

CONFORMS TO MIL-STD-139

SYM AND FIND NO. COLUMN CODES		DEFINITIONS	REVISIONS
A — DENOTES SEPARATE PL	E — SOURCE CONTROL DWG	IC P — INTEGRATED CIRCUIT PKG	FOR REV RECORD SEE SHEET 1
B — REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO	F — SPEC CONTROL DWG	IS — INSERTION SPAN	
C — INFO UNAVAILABLE, TO BE ADDED BY CHG DOCUMENTS	M — DENOTES MAKE FROM & — ALTERNATE SOURCE	A/R — AS REQD	

LECW 263 (JAN 70) K & E



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

A

14715

PL

2003000447-1

C

SIZE

CODE IDENT

SHEET

8

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
014	005	0001		MS35335-30	96906	WASHER, LK, FL EXT TH		NO. 6 NOTE 204	14
015	001	0001		2002001138-1		CARD GUIDE FRAME		SUE 7905	15
016	013	0001		C-8197-08	98410	TERMINAL, SNAP SPADE ETC, INC		12-10AWG YELLOW	16
017	007	0001		AA-5191-08	98410	TERMINAL, SNAP SPADE ETC, INC		22-18AWG RED	17
018	F 005	0001		1005000785-17		TERMINAL, LUG-RING		10-12AWG NO. 6 YEL	18
019	005	0001		A3065-01	90484	WIRE, STRANDED	ITT SURPRENANT	10AWG WHITE APPROX FT REQD	19
020	F 003	0001		9003400421-12		WIRE, STRANDED		20AWG WHITE APPROX FT REQD	20
021	F 001	0001		1005000787-1		TERMINAL, RECPT, TAB		22/18AWG .250TAB RED	21
022	F 001	0001		TYPE 511	78189	NUT, LOCK (6-32)	SHAKEPROOF	511-061800-00-0251-0551	22

CONFORMS TO MIL-STD-100

LECW 264 (JAN 70) K & E

PSS2



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

A 14715

PL 2003000447

C


SIZE CODE IDENT SHEET 11

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTES:			200
201	A/R	0001		LECP1049-18		MARKING (IDENTIFY).			201
202	A/R	0001		LECP1049-11/12		MARKING.			202
203	A/R	0001		LECP1075		HARDWARE.			203
204	REF	0001				INSTALL PER LECP1075 NO. 6 TYPE H USING FIND NO. 14 AS SHOWN.			204
205	REF	0001				TO BE SUPPLIED AS LOOSE PARTS FOR USE ON NEXT ASSY.			205
206	REF	0001				REMOVE AND DISCARD THIS PIN.			206

CONFORMS TO MIL-STD-100

LECW 264 (JAN 70) K & E



SIZE CODE IDENT NO.

A 14715

2002001308

REV

C

SCALE NONE

SHEET 2

- | WIRE LIST

WIRE NO.	FROM	TO	COLOR	SIZE	FUNCTION	TERMINATION
1	J1	K1-5	BLK	14		FIND NO. 7
2	J1	K1-6	WHT	14		FIND NO. 7
3	J1	GND	GRN	14		FIND NO. 15
4	P4	K1-4	WHT	12		FIND NO. 14
5	P4	K1-3	BLK	12		FIND NO. 14
6	P4	GND	GRN	12		FIND NO. 14
7	P5	K1-1	BLK	18		FIND NO. 8
8	P5	K1-2	WHT	18		FIND NO. 8
9	P5	GND	GRN	18		FIND NO. 6

-2 WIRE LIST

1	J1	K1-5	BLK	16		FIND NO. 7
2	J1	K1-6	WHT	16		FIND NO. 7
3	J1	GND	GRN	16		FIND NO. 15
4	P4	K1-4	WHT	12		FIND NO. 14
5	P4	K1-3	BLK	12		FIND NO. 14
6	P4	GND	GRN	12		FIND NO. 14
7	P5	K1-1	BLK	18		FIND NO. 8
8	P5	K1-2	WHT	18		FIND NO. 8
9	P5	GND	GRN	18		FIND NO. 6

	SIZE	CODE IDENT NO.	2002001308	REV
	A	14715		C
			SHEET	3

JNH



PREPARED J. BARRIO	DATE 8/10/72	LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90040	A	14715	PL	2002-1308-1	C
CHK <i>J. Barrio</i>	DATE 11/1/72		SIZE	CODE IDENT	SHEET	4	REV
ENGR <i>J. Barrio</i>	DATE 11/1/72						
PROV ENGR <i>J.W. ...</i>	DATE 10/4/72						

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2002001308-1		POWER CONTACTOR ASSY		USED ON SUE 5952	1
002	001	0001		1001005197-1		COVER, CONTACTOR			2
003	001	0001		75-905	80089	RELAY	RBM CONTROLS	K1	3
004	001	0001		3088	22012	POWER CABLE	WABER	12AWG TYPE S RT ANGLE NEMA 5-20P 15 FT P4	4
005	001	0001		SR-9P-1	28520	BUSHING	HEYCO		5
006	E 001	0001		1005000786-1		TERM, LUG SNAP SPADE		22-18AWG NO. 6 RED	6
007	E 002	0001		1005000786-5		TERM, LUG SNAP SPADE		22-14AWG NO. 6 BLUE	7
008	E 002	0001		1005000787-1		FASTON RECEPTACLE		22-18AWG RED	8
009	001	0001		17407	70903	CONTROL CABLE	BELDEN	18AWG TYPE SJT 8FT NEMA5-15P P5	9
010	002	0001		8536-05-0632-7	06540	STANDOFF	AMATOM	0-32 3/16 HEX 2.75 LC	10
011	001	0001		L18E8-3	22012	OUTLET BOX	WABER	J1	11
010	000	0001		2002001431-1		OUTLET ASSY AC		J1	11&
011	001	0001		HP-5N	09922	CLAMP CABLE	BURNDY	NO. 6	12

CONFORMS TO MIL-STD-100

SYM AND FIND NO. COLUMN CODES	DEFINITIONS	REVISIONS
A — DENOTES SEPARATE PL B — REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO C — INFO UNAVAILABLE, TO BE ADDED BY CHG DOCUMENTS	E — SOURCE CONTROL DWG F — SPEC CONTROL DWG M — DENOTES MAKE FROM & — ALTERNATE SOURCE	ICP — INTEGRATED CIRCUIT PKG IS — INSERTION SPAN A/R — AS REQD
		FOR REV RECORD SEE SHEET 1

LECW 263 (JAN 70) K&E

PS2



LOCKHEED ELECTRONICS COMPANY
 DATA PRODUCTS DIVISION
 LOS ANGELES, CALIFORNIA 90022

A

14715

PL 2002001308-1

C

SIZE

CODE IDENT

SHEET

5

REV


SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
013	001	0001		1001005039-1		PLATE, CONTACTOR MTG			13
014	E 003	0001		1005000786-8		TERM, LUG SNAP SPADE		12-10AWG YEL	14
015	E 001	0001		1005000786-4		TERM, LUG SNAP SPADE		16-14AWG BLUE	15

CONFORMS TO MIL-STD-100

LECW 264 (JAN 70) K & E

-2,-3,-6 ASSEMBLY'S

PS2



SIZE	CODE IDENT NO.	REV
A	14715	2002001148
SCALE	SHEET 3	
		D

AEL



PREPARED E. MARIANO DATE 2-22-72
 CHK *J. C. Ten* DATE 2-22-72
 ENGR DATE
 PROJ ENGR DATE

LOCKHEED ELECTRONICS COMPANY
 DATA PRODUCTS DIVISION
 LOS ANGELES, CALIFORNIA 90022

A 14715

PL 2002001148-2

D

SIZE CODE IDENT

SHEET 6

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2002001148-2		ASSY, FAN PACK		SUE 7921	1
002	001	0001		1001004817-1		BRACKET, FAN			2
003	001	0001		MS3420-4	96906	BUSHING, CABLE			3
004	006	0001		1005000986-2		FAN, TUBE AXIAL		95 CFM, 115 VAC BLK ON YEL LABEL	4
005	006	0001		1005000905-1		GUARD, FAN			5
006	006	0001		C-2053-012-PL	80126	FAN LINE CORD	PACIFIC ELEC	MALE-FEMALE	6
007	001	0001		C-2055-006-PL	80126	FAN LINE CORD	PACIFIC ELEC	FEMALE-STRIP	7
008	001	0001		12475	73545	PLUG, ELECTRICAL	CABLE ELEC PROD	NEMA 1-15P	8
009	000	0001		380	73545	PLUG, ELECTRICAL	CABLE ELEC PROD	BULK PACK (250)	8&
009	001	0001		8511-03-00-9909	02768	CLIP, CORD-1/2	FASTEX ITW	APPROX QTY REQD	9
010	005	0001		8511-01-00-9909	02768	CLIP, CORD-1/4	FASTEX ITW	APPROX QTY REQD	10
011	004	0001		SJ-5023-BLACK	04963	PAD, POLYURETHANE	3M CO	.300 HT X .812 WD	11
012	000								12
013	000								13

SYM AND FIND NO. COLUMN CODES

DEFINITIONS

REVISIONS

A — DENOTES SEPARATE PL
 B — REMARKS COLUMN CONTAINS
 ADDITIONAL ORDERING INFO
 C — INFO UNAVAILABLE, TO BE
 ADDED BY CHG DOCUMENTS

E — SOURCE CONTROL DWG
 F — SPEC CONTROL DWG
 M — DENOTES MAKE FROM
 & — ALTERNATE SOURCE

IC P — INTEGRATED
 CIRCUIT PKG
 IS — INSERTION SPAN
 A/R — AS REQD


FOR REV RECORD
 SEE SHEET 1

CONFORMS TO MIL-STD-100-3

LECW 263 (JAN 70) K & E

THE INFORMATION AND DESIGN SPECIFICATIONS HEREIN WAS PREPARED BY AND IS THE PROPERTY OF LOCKHEED ELECTRONICS COMPANY. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. WITHOUT THE EXPRESS WRITTEN PERMISSION OF LOCKHEED ELECTRONICS COMPANY, NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

REVISIONS			
DATE	DESCRIPTION	DATE	APPROVED
	INITIAL PRODUCTION RELEASE SAME AS PROTOTYPE REV 1		



NOTES:
 1. UNLESS OTHERWISE SPECIFIED
 - RESISTANCE VALUES ARE IN OHMS, 1/W.
 - CAPACITANCE VALUES ARE IN MICROFARADS.


INTERPRET DRAWING PER MIL-STD-100B, FORM 3 CATEGORY E	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON: FRACTIONS = 1/32 ANGLES = 1/2° DECIMALS = .XX = .00 .XXX = .010	DATE: 12/11/72 DESIGNED BY: J. J. J. J. CHECKED BY: J. J. J. J. DRAWN BY: J. J. J. J. PROJ. ENG. BY: J. J. J. J. APP'D: J. J. J. J. APP'D: J. J. J. J.	FOR PARTS LIST AND NOTES SEE ATTACHED SHEETS LOCKHEED ELECTRONICS COMPANY 6415 PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90045 SCHEMATIC DIAGRAM SUE DUAL OUTPUT P/S SIZE CODE IDENT NO. DRAWING NO. F 14715 SD2002001206
SEE ENGINEERING RECORD 2002001206 SUE 9952 NEXT ASSY: USED ON	MATERIAL: SEE ATTACHED SHEETS	APP'D: J. J. J. J. APP'D: J. J. J. J.	SCALE: 1:1 SHEET 1 OF 1

PS2




THE INFORMATION AND DESIGN DISCLOSED HEREIN WAS ORIGINATED BY AND IS THE PROPERTY OF LOCKHEED ELECTRONICS COMPANY A DIVISION OF LOCKHEED AIRCRAFT COMPANY OR LOCATED HEREIN. ALL PATENT RIGHTS IN ANY DESIGN, DRAWING OR MODEL, REPRODUCTION, USE AND SALES RIGHTS HERETO, AND TO ANY ARTICLE'S SOLD HEREIN EXCEPT TO THE EXTENT RIGHTS ARE EXPRESSLY GRANTED TO OTHERS, THE FOREGOING DOES NOT APPLY TO VENDOR PROPRIETARY PARTS.

ZONE LTR	REVISIONS	DESCRIPTION	DATE	APPROVED
A	INITIAL PRODUCTION	RELEASE SAME AS PROTOTYPE		
	RELEASE REVISION 2.			
B	REVISED PER DCN 70230			
C	REVISED PER DCN 70230			
D	REVISED PER DCN 17776			
E	REVISED PER DCN 17926			



INTERPRET DRAWING PER MIL-D-1000 FORM J CATEGORY E		UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS: 1/16 ANGLES: 1:2 DIM. WALK: .015 ± .01 MATERIAL: SEE ATTACHED SHEET(S)	DATE: 18 JAN 1972 DR: G. MERINO CHK: RITTER ENR: PLUMMER PROJ ENGR: R.R. BACH SPEC: J.V.P.M.A.	LEC LOCKHEED ELECTRONICS COMPANY 14715 200200206 POWER SUPPLY DUAL OUTPUT - +5V, 50 AMP / -15V, 5 AMPS SIZE: 3.5" X 4.5" X 4.5" D 14715 200200206 E SCALE: 1:1
DESIGNER: SUE 59522	SEE ENGINEER NO RECORDS	200200206 SUE 5952	NEXT ASSEMBLED ON	FOR PARTS LIST AND NOTES SEE ATTACHED SHEET(S) SIZE: 3.5" X 4.5" X 4.5" SCALE: 1:1

PS2



JNH

PREPARED R. RODGERS	DATE 1/26/72	LEC	B 14715	PL 2002001206-1	D	
CHK <i>Alston</i>	DATE 3-7-72					
ENGR <i>K. Linn</i>	DATE 3-7-72					
PROJ ENGR <i>R. A. Bach</i>	DATE 3-7-72	LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022			SIZE CODE IDENT SHEET 2	REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2002001206-1		POWER SUPPLY		USED ON SUE 5952	1
002	001	0001		1001004755-1		PLATE, LEFT SIDE			2
003	001	0001		1001004756-1		HEAT SINK			3
004	001	0001		1001004508-1		WASHER, RETAINING			4
005	F 005	0001		1005000793-1		STANDOFF			5
006	001	0001		2001002156-1		COIL KIT CARD ASSY		A2 NOTE 216	6
007	001	0001		2001002157-2		IR KIT CARD ASSY		A1 NOTE 216	7
008	001	0001		1005000777-1		NAMEPLATE		NOTE 202	8
009	001	0001		1001004769-1		COVER			9
010	003	0001		1001004866-1		BUS BAR			10
011	E 001	0001		8001400089-1		TRANSFORMER, P. 100		T1	11
012	001	0001		P6375	80089	TRANSFORMER	CHICAGO STANCOR	T2	12
013	001	0001		1001005347-1		BRACKET, RECTIFIER			13
014	E 001	0001		8001400086-1		REACTOR		L3	14
015	E 001	0001		8001400084-1		REACTOR		L4	15
016	E 001	0001		8001400085-1		REACTOR, INPUT BALUN		L1	16
017	B 004	0001		TYPE 1700S	00213	RESISTOR	SAGE	R6 THRU R9 1700S-.050HM3PCT	17
018	R 001	0001		TYPE 2D-2	75042	RESISTOR	IRC, INC	R2 2D-2 OHM5PCT VERT MTG KIT NOTE 206	18
019	R 001	0001		TYPE 2D-.25	75042	RESISTOR	IRC, INC	R1 2D-.25 OHM10PCT VERT MTG KIT NOTE 206	19
020	R 001	0001		TYPE 2D-1500	75042	RESISTOR	IRC, INC	R3 2D-1500 OHM5PCT VERT MTG KIT NOTE 206	20
021	B 001	0001		TYPE PW10-.25	75042	RESISTOR	IRC, INC	R10 PW10-.25OHM10PCT	21
022	R 002	0001		TYPE PW10-15	75042	RESISTOR	IRC, INC	R11,12 PW10-15 OHM5PCT	22
023	R 002	0001		TYPE PW10-.18	75042	RESISTOR	IRC, INC	R13,14 PW10-.18OHM10PCT	23
024	002	0001		20AWG WHT		TUBING (TEFLON)	MIL-1-22129	APPROX FT REQD	24
025	000								25
025	002	0001		S4M	14099	DIODE	SEMTECH	CR11,12	26
027	004	0001		1N4720	13327	DIODE	SOLITRON	CR7 THRU CR10	27
028	001	0001		MDA962-3	04713	FULL WAVE BRIDGE	MOTOROLA	CR1	28
029	002	0001		SCPA1	14099	RECTIFIER, ASSY	SEMTECH	CR2,5 NOTE 207	29
030	001	0001		40HF5	81483	DIODE	INTL RECTIFIER	CR6	30
031	000								31
032	001	0001		SCSPF1L	14099	RECTIFIER, ASSY	SEMTECH	CR13 NOTE 207	32

CONFORMS TO MIL-STD-100

SYM AND FIND NO. COLUMN CODES

DEFINITIONS

REVISIONS

A — DENOTES SEPARATE PL
B — REMARKS COLUMN CONTAINS
ADDITIONAL ORDERING INFO
C — INFO UNAVAILABLE, TO BE
ADDED BY CHG DOCUMENTS

E — SOURCE CONTROL DWG
F — SPEC CONTROL DWG
M — DENOTES MAKE FROM
& — ALTERNATE SOURCE

ICP — INTEGRATED
CIRCUIT PKG
IS — INSERTION SPAN
A/R — AS REQD

FOR REV RECORD
SEE SHEET 1



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2002001206-1

D

SIZE CODE IDENT SHEET 3 REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
033	B 008	0001		TYPE 511-061800	78189	NUT, LOCK	SHAKEPROOF	511-061800-01-0251-0551	33
034	001	0001		C388	09214	SCR	GENERAL ELEC	Q5 NOTE 207	34
035	005	0001		2N5885	04713	TRANSISTOR	MOTOROLA	Q6, 7, 8, 9, 11 NOTE 207	35
036	004	0001		DTS-430	16758	TRANSISTOR	DELCO RADIO	Q1 THRU Q4 NOTE 207	36
038	B 001	0001		TYPE PW10-2	75042	RESISTOR	IRC, INC	R21 PW10-2 OHM10PCT	37
039	B 001	0001		TYPE PW10-4	75042	RESISTOR	IRC, INC	R15 PW10-4 OHM10PCT	38
040	F 002	0001		8001300101-1		CAPACITOR		C12, 14	39
041	002	0001		71C200JB1151	99392	CAPACITOR	STM	C1, 2	40
042	001	0001		DD1032	71690	CAPACITOR	CENTRALAB	C4	41
043	001	0001		ZD6A274	02980	CAPACITOR	ELPAC	C3	42
044	001	0001		8001300314-1		CAPACITOR		C21	43
045	002	0001		8001300392-1		CAPACITOR		C17, 18	44
046	001	0001		39D118G050HP4	56289	CAPACITOR	SPRAGUE	C7	45
047	002	0001		39D228G025HP4	56289	CAPACITOR	SPRAGUE	C9, 15	46
048	002	0001		39D808G015JT4	56289	CAPACITOR	SPRAGUE	C5, 6	47
049	001	0001		2322-N317	06540	WASHER, INSULATED	AMATOM	NO. 5/16	48
050	001	0001		8001300333-2		CAPACITOR		C8	49
051	003	0001		TE-1213	56289	CAPACITOR	SPRAGUE	C11, 19, 20	50
052	001	0001		RL32S241G		RESISTOR	MIL-R-22684/3	R20	51
053	001	0001		1001004754-2		PLATE, RIGHT SIDE			52
054	004	0001		6179-2A	91506	CLIP, COMPONENT	AUGAT	(C1, C2)	53
055	004	0001		326-20-04-001	71785	TERMINAL STRIP	CINCH	TB1, 2, 8, 9	54
056	005	0001		326-20-07-001	71785	TERMINAL STRIP	CINCH	TB3, 4, 7, 10, 11	55
057	002	0001		326-20-10-001	71785	TERMINAL STRIP	CINCH	TB5, 6	56
058	001	0001		SR-6P3-4	28520	BUSHING	HEYMAN MFG		57
059	004	0001		OCB-500	28520	BUSHING, OPEN/CLOSE	HEYMAN MFG		58
060	003	0001		OCB-875	28520	BUSHING, OPEN/CLOSE	HEYMAN MFG		59
061	B 008	0001		TYPE 2636-24850	06540	WASHER, SHOULDER	AMATOM	2636-24850-PH140 (Q6 THRU Q9)	60
062	002	0001		100-5	08289	RETAINER, TOROID	DELBERT BLINN	(L1, L4)	61
063	001	0001		100-6	08289	RETAINER, TOROID	DELBERT BLINN	(L3)	62
064	001	0001		NY25-030	08289	INSULATOR, NYLON	DELBERT BLINN		63
065	004	0001		304-025	98978	STANDOFF BUSHING	IERC		64
066	001	0001		2718-49550-N317	06540	WASHER, SHOULDER	AMATOM CO	NO. 5/16	65
067	001	0001		348875	75915	FUSE HOLDER	LITTELFUSE	XF1	66
068	001	0001		314010	75915	FUSE	LITTELFUSE	F1 (3AP 10A 250V)	67
069	001	0001		11978-82	11873	DISCONNECT BLOCK	UNDERWRITERS SAFETY DEVICE CO	P1 (FEMALE)	68
070	008	0001		CBS-10N	06915	SUPPORT, CIRCUIT BO	PICHCO PLASTIC		69
071	001	0001		1005000906-2		FAN		B1 (95CFM, 115VAC)	70

CONFORMS MIL-STD-100B



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2002001206-1

D

SIZE CODE IDENT SHEET 4 REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
072	001	0001		C-2055-015-BL	80126	LINE CORD, FAN	PACIFIC ELECTRICORD CO	(B1)	71
073	001	0001		C1316-006-BL	80126	LINE CORD, AC	PACIFIC ELECTRICORD CO	6FT, 16/3	72
074	000								73
075	B 001	0001		TYPE A-672	93410	THERMOSTAT	ESSEX INTL INC	S1 - A-672 CLOSE 190 DEG OPEN 165 DEG SEE NOTE 207	74
076	002	0001		1001004866-3		BUS BAR			75
077	002	0001		1001004866-2		BUS BAR			76
078	003	0001		MS51957-35	96906	SCREW, PAN HD		6-32 X 1.25 LG	77
079	F 002	0001		9002200582-1		SCREW, PAN HD		4-40 X 1.00 LG	78
080	001	0001		MS51957-34	96906	SCREW, PAN HD		8-32 X 2.25 LG	79
081	001	0001		22NM832	15653	NUT, LOCK	KAYNAR	8-32	80
082	003	0001		AA5191-08	98410	LUG	ETC, INC	APPROX QTY REQD	81
083	001	0001		DF6B	02735	INSULATOR, MICA	RCA	(Q5)	82
084	005	0001		495320	02735	INSULATOR, MICA	RCA	(Q1 THRU Q4, Q11)	83
085	010	0001		495334-7	02735	WASHER, NYLON	RCA	(Q1 THRU Q4, Q11)	84
086	001	0001		MS90725-4	96906	SCREW, CAP, HEX HD		1/4-20 X .56 LG	85
087	002	0001		MS15795-804	96906	WASHER, FLAT		NO. 4	86
088	001	0001		MS35338-44	96906	WASHER, LOCK		NO. 1/4	87
089	001	0001		MS35649-2252	96906	NUT, HEX		1/4-20	88
090	002	0001		MS15795-805	96906	WASHER, FLAT		NO. 6	89
091	F 003	0001		9003400421-18		WIRE, STRANDED		14AWG WHT APPROX FT REQD	90
092	F 030	0001		9003400421-16		WIRE, STRANDED		16AWG WHT APPROX FT REQD	91
093	F 003	0001		9003400421-15		WIRE, STRANDED		16AWG BLK APPROX FT REQD	92
094	F 030	0001		9003400421-12		WIRE, STRANDED		20AWG WHT APPROX FT REQD NOTE 216	93
095	003	0001		AWG18 TYPE S		WIRE, SOLID, UNINSUL	00-W-343	18AWG APPROX FT REQD	94
096	F 003	0001		9003400419-9		WIRE, SOLID, UNINSUL		20AWG APPROX FT REQD	95
097	004	0001		MS35335-32	96906	WASHER, EXT TOOTH		NO. 10	96
098	A/R	0001		NO. 340	71984	SILICONE HT SK CMPD	DOW CORNING	NOTE 207	97
099	002	0001		MS3367-5	96906	STRAP TIEDOWN		NOTE 209	98
100	E 001	0001		1005000787-22		TERMINAL, TAB		J1	99
101	002	0001		326-20-05-001	71785	TERMINAL STRIP	CINCH	TB12, 13	100
102	001	0001		MW-1000-328-006	08289	WASHER, MICA	DELBERT BLINN	(CR13)	101
103	A/R	0001		K-22 BLACK	16245	CONAP EPOXY	CONAP INC		102
104	001	0001		UP1-T03-B	98978	HEAT SINK	IERC	(Q11)	103

PS2

CONFORM TO MIL-STD-100



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B

14715

PL

2002001206-1

D

SIZE

CODE IDENT

SHEET

5

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
105	001	0001		MS90725-32	96906	SCREW, CAP HEX HD		5/16-18 X .75 LG	104
106	001	0001		MS27183-12	96906	WASHER, FLAT		NO. 5/16	105
107	001	0001		MS27183-10	96906	WASHER, FLAT		NO. 1/4	106
108	001	0001		MS35335-34	96906	WASHER, LOCK		NO. 5/16	107
109	001	0001		UP-TE28-CB	98978	HEAT SINK	IERC	(CR13)	108
110	E 002	0001		1005000785-14		LUG, RING		16-24AWG NO. 10 NOTE 211 APPROX QTY REQD	109
111	E 009	0001		1005000787-3		TERMINAL RECPT		FASTON 250 16-14AWG NOTE 211 APPROX QTY REQD	110
112	E 004	0001		1005000787-5		TERMINAL RECPT		FASTON 250 12-14AWG APPROX QTY REQD	111
113	001	0001		MS25036-104	96906	LUG, RING		22-18AWG NO.5/16 NOTE 211 APPROX QTY REQD	112
114	008	0001		MS25036-102	96906	LUG, RING		22-18AWG NO. 6 NOTE 211 APPROX QTY REQD	113
115	E 004	0001		1005000785-15		LUG, RING		16-14AWG NO.1/4 NOTE 211 APPROX QTY REQD	114
116	E 008	0001		1005000787-1		TERMINAL RECPT		FASTON 250 22-18AWG NOTE 211 APPROX QTY REQD	115
117	E 004	0001		1005000785-12		LUG, RING		14-16AWG NO. 6 NOTE 211	116
118	E 002	0001		1005000785-20		LUG, RING		12-10AWG NO. 1/4 NOTE 211	117
119	E 003	0001		1005000785-10		LUG, RING		22-18AWG NO. 1/4 NOTE 211 APPROX QTY REQD	118
120	002	0001		34306	00779	SPLICE	AMP	16-14AWG APPROX QTY REQD	119
121	001	0001		18AWG WHT		TUBING (TEFLON)	MIL-I-22129	APPROX FT REQD	120
122	REF	0001		SD2002001206-1		SCHEMATIC DIAGRAM			121
123	REF	0001		WL2002001206-1		WIRE LIST			122
124	REF	0001		AP2002001206-1		ACCEPTANCE TEST PROC			123
125	REF	0001		DS2002001206-1		DESIGN SPECIFICATION			124
126	A/R	0001		SN80/SN83		SOLDER	QQ-S-571	NOTE 216	125

CONFORMS TO MIL-STD-100



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B

14715

PL 2002001206

D

SIZE

CODE IDENT


SHEET 10


REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTES:			200
201	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NUMBER ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS.			201
202	A/R	0001		LECP1049-16		MARK FIND NUMBER 8 .09 HIGH CHARACTERS (TYPEWRITER MAY BE USED) AS FOLLOWS: (-1 ONLY) TOP BLOCK: UNIT TITLE 2ND BLOCK: PART NUMBER 3RD BLOCK: SERIAL NUMBER 4TH BLOCK: 105-125 VAC, 47-63HZ			202
203	A/R	0001				REMOVE WOLDED PLUG FROM FIND NUMBER 72 AND REPLACE WITH FIND NUMBER 126.			203
204	REF	0001				ALLOW .010 TO .040 GAP FOR CONNECTOR FLOAT ALIGNMENT.			204
205	A/R	0001		LECP1075		HARDWARE.			205
206	REF	0001				INSTALL R1,2,3 USING SCREW, CENTERING WASHER, LOCK-WASHER AND NUT FROM VERTICAL MOUNTING KIT. DISCARD UNUSED HARDWARE.			206
207	A/R	0001				MOUNT Q1 THRU Q9, Q11, CR2, 5, 13, S1 USING THERMAL COMPOUND FIND NO. 97.			207
208	000								208
209	REF	0001				INSTALL FIND NO. 98 TO ALLOW FOR ADJUSTMENT BETWEEN FIND NO. 72 AND GREEN WIRE.			209
210	REF	0001				BEND LUGS 90 DEGREES, STARTING BEND .12 FROM DIODE CAUTION: DO NOT FRACTURE INSULATION.			210
211	REF	0001		ML2002001206-1, -2		SEE WIRE LIST FOR LOCATION.			211
212	REF	0001				INSTALL FIND NO. 110 (TERMINAL) ON FIND NO. 66 (FUSE HOLDER) PRIOR TO INSTALLING FIND NO. 67 (FUSE) INTO FUSE HOLDER.			212
213	000								213
214	REF	0001				TO BE CLEAR OF ANY WIRING AND COMPONENTS.			214
215	A/R	0001		LECP1049-16		MARK FIND NUMBER 8 .09 HIGH CHARACTERS (TYPEWRITER MAY BE USED) AS FOLLOWS: (-2 ONLY) TOP BLOCK: UNIT TITLE 2ND BLOCK: PART NUMBER 3RD BLOCK: SERIAL NUMBER 4TH BLOCK: 200-240 VAC, 47-53HZ			215
216	A/R	0001				INSTALL FIND NUMBER 93 ON FIND NUMBERS 6 AND 7 BY INSERTING IN .060 DIAMETER MOLE AND SOLDERING WITH FIND NUMBER 125.			216

PS2

CONFORMS TO MIL-STD-100






REV	DESCRIPTION	DATE	APPROVED
A	INITIAL PRODUCTION RELEASE DRAWING AS PROTOTYPE REV 1		

NOTES:
 1. UNLESS OTHERWISE SPECIFIED
 - RESISTANCE VALUES ARE IN OHMS, 1KΩ,
 - CAPACITANCE VALUES ARE IN MICROFARADS.

INTERPRET DRAWING FOR MIL-STD FORM 3 CATEGORY E	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS ± 1/32 INCHES IN 1/16" DECIMALS .03 - .99 .001 - .999	DATE 13 JAN 1972 DR <i>[Signature]</i> CHK <i>[Signature]</i> ENGR <i>[Signature]</i> PROJ ENG <i>[Signature]</i> APPD <i>[Signature]</i>	FOR PARTS LIST AND NOTES SEE ATTACHED SHEETS	LOCKHEED ELECTRONICS COMPANY DATE PRODUCT DRAWING LAS ANGELES, CALIFORNIA 90045
SEE ENGINEERING RECORDS 2003000447 SUE 5992 NEXT REVISED ON	MATERIAL: SEE ATTACHED SHEETS	APPD <i>[Signature]</i> APPD <i>[Signature]</i>	SIZE CODE (OHT) NO F 14715	SCHEMATIC DIAGRAM SUE SINGLE OUTPUT P/S SD2002001251
APPLICATION			SCALE	SHEET 1 OF 1

PS2





THIS DRAWING WAS ORIGINATED BY AND IS THE PROPERTY OF LOCKHEED ELECTRONICS COMPANY. IT IS TO BE USED FOR THE PRODUCTION OF THIS DRAWING AND SALES THEREOF. IT IS TO BE KEPT IN THE FILE OF THE PROJECT AND NOT REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF LOCKHEED ELECTRONICS COMPANY.

REVISIONS			
ZONE LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL PRODUCTION RELEASE SAME AS PROTOTYPE RELEASE REVISION 2.	7-6-72	G. Merino
B	REVISED PER DCN 17031	7-16-72	J. Ritter
C	REVISED PER DCN 17979	7-16-72	R. Bach
D	REVISED PER DCN 18195	7-16-72	J. Verna

INTERPRET DRAWING PER MIL-D-100-10 FORM 1 CATEGORY C		UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES OR FRACTIONS ± 1/32 ANGLES ± 1/2° DECIMALS XX = .00 XXX = .010		DATE 13 JAN 1972 DR G. MERINO CHK J. RITTER S.I. ENGR KLUMPER PDR ENGR R.P. BACH LEAD J. VERNA	LOCKHEED ELECTRONICS COMPANY 4475 PRODUCTS DRIVE LOS ANGELES, CALIFORNIA 90022
SEE ENGINEERING RECORDS 2003000447-1 SUE 5352		MATERIAL SEE ATTACHED SHEETS		POWER SUPPLY SINGLE OUTPUT - +15 V 25 AMPS	
NEXT ASSY: 1000000000		APPD		SCALE NONE	SIZE CODE IDENT NO DRAWING NO D 14715 2002001251
		FOLD 3		SHEET 1 OF 10	

PS2



JNH

PREPARED R. RODGERS	DATE 1/26/72	LEG	B 14715 PL	2002001251-1	C		
CHK <i>R. Rodgers</i>	DATE 3-7-72						
ENGR <i>R. Rodgers</i>	DATE 3-7-72	LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022		SIZE	CODE IDENT	SHEET 2	REV
PROJ ENGR <i>R. Rodgers</i>	DATE 3-7-72						

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2002001251-1		ASSEMBLY		SUE 5952	1
002	001	0001		1001004755-1		PLATE, LEFT SIDE			2
003	001	0001		1001004756-1		HEAT SINK			3
004	001	0001		1001004508-1		WASHER, RETAINING			4
005	F 005	0001		1005000793-1		STANDOFF			5
006	001	0001		2001002156-1		CCA-CKT CARD ASSY		A2 NOTE 216	6
007	001	0001		2001002157-3		IRO-CKT CARD ASSY		A1 NOTE 216	7
008	001	0001		1005000777-1		NAMEPLATE		NOTE 202	8
009	001	0001		1001004769-1		COVER			9
010	003	0001		1001004866-1		BUS BAR			10
011	E 001	0001		8001400088		TRANSFORMER, POWER		T1	11
012	001	0001		P6375	80089	TRANSFORMER	CHICAGO STANCOR	T2	12
013	001	0001		1001004754-3		PLATE, RIGHT SIDE			13
014	E 001	0001		8001400093		REACTOR		L3	14
015	000								15
016	E 001	0001		8001400085		REACTOR, INPUT BALUN		L1	16
017	R 004	0001		TYPE PW10-.1	75042	RESISTOR	IRC, INC	R6 THRU R9 PW10-.1 0HM10PCT	17
018	R 001	0001		TYPE 2D-2	75042	RESISTOR	IRC, INC	R2 2D-2 0HM 5PCT VERT MTG KIT NOTE 206	18
019	R 011	0001		TYPE 2D-.25	75042	RESISTOR	IRC, INC	R1 2D-.25 0HM10PCT VERT MTG KIT NOTE 206	19
020	R 001	0001		TYPE 2D-1500	75042	RESISTOR	IRC, INC	R3 2D-1500 0HM5PCT VERT MTG KIT NOTE 206	20
021	000								21
022	000								22
023	B 002	0001		TYPE PW10-.18	75042	RESISTOR	IRC, INC	R13,14 PW10-.18 0HM10PCT	23
024	002	0001		20AWG WHT		TUBING (TEFLON)	MIL-1-22129	APPROX FT REQD	24
025	000								25
026	002	0001		S4M	14099	DIODE	SEMTECH	CR11,12	26
027	004	0001		1N4720	13327	DIODE	SOLITRON	CR7 THRU CR10	27
028	001	0001		MDA962-3	04713	FULL WAVE BRIDGE	MOTOROLA	CR1	28
029	002	0001		S2M	14099	DIODE	SEMTECH	CR14,15	29
030	000								30
031	000								31
032	001	0001		SCSPF2L	14099	RECTIFIER, ASSY	SEMTECH	CR13 NOTE 207	32
033	000								33

SYM AND FIND NO. COLUMN CODES	DEFINITIONS	REVISIONS
A -- DENOTES SEPARATE PL	E -- SOURCE CONTROL DWG	FOR REV RECORD
B -- REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO	F -- SPEC CONTROL DWG	SEE SHEET 1
C -- INFO UNAVAILABLE, TO BE ADDED BY CHG DOCUMENTS	M -- DENOTES MAKE FROM	
	& -- ALTERNATE SOURCE	
	ICP -- INTEGRATED CIRCUIT PKG	
	IS -- INSERTION SPAN	
	A/R -- AS REQD	

LECW 239 (JAN 70) K&E

PS2

CONFORMS TO MIL-STD-103



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2002001251-1

C

SIZE CODE IDENT

SHEET 3

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
034	001	0001		C38B	09214	SCR	GENERAL ELEC	05 NOTE 207	34
035	004	0001		2N5885	04713	TRANSISTOR	MOTOROLA	06 THRU 09 NOTE 207	35
036	004	0001		DTS-430	16758	TRANSISTOR	DELCO RADIO	01 THRU 04 NOTE 207	36
038	B 001	0001		TYPE PW22	75442	RESISTOR	IRC, INC	R17 PW22-25 OHM10PCT	37
039	B 001	0001		TYPE PW10-50	75042	RESISTOR	IRC, INC	R15 PW10-50 OHM10PCT	38
040	F 001	0001		8001300101		CAPACITOR		C12	39
041	002	0001		71C200JB1151	99392	CAPACITOR	STM	C1,2	40
042	001	0001		DD1032	71690	CAPACITOR	CENTRALAB	C4	41
043	001	0001		Z06A274	02980	CAPACITOR	ELPAC	C3	42
044	002	0001		8001300392-1		CAPACITOR		C18,23	43
045	F 001	0001		8001300102		CAPACITOR		C22	44
046	000								45
047	002	0001		39D228G025HP4	56289	CAPACITOR	SPRAGUE	C9,15	46
048	002	0001		39D238G050JT4	56289	CAPACITOR	SPRAGUE	C5,6	47
049	000								48
050	000								49
051	000								50
052	001	0001		RL32S471G		RESISTOR	MIL-R-22684/3	R22	51
053	001	0001		RL42S200G		RESISTOR	MIL-R-22684/4	R23	52
054	004	0001		6179-2A	91506	CLIP, COMPONENT	AUGAT	(C1, C2)	53
055	004	0001		326-20-04-001	71785	TERMINAL STRIP	CINCH	TB1,2,8,9	54
056	005	0001		326-20-07-001	71785	TERMINAL STRIP	CINCH	TB3,4,7,10,11	55
057	002	0001		326-20-10-001	71785	TERMINAL STRIP	CINCH	TB5,6	56
058	001	0001		SR-6P3-4	28520	BUSHING	HEYMAN MFG		57
059	004	0001		OCB-500	28520	BUSHING, OPEN/CLOSE	HEYMAN MFG		58
060	003	0001		OCB-875	28520	BUSHING, OPEN/CLOSE	HEYMAN MFG		59
061	001	0001		34306	00779	SPLICE	AMP, INC	16-14AWG APPROX QTY REQD	60
062	001	0001		100-5	08289	RETAINER, TOROID	DELBERT BLINN	(L1)	61
063	001	0001		100-6	08289	RETAINER, TOROID	DELBERT BLINN	(L3)	62
064	001	0001		NY25-030	08289	INSULATOR, NYLON	DELBERT BLINN		63
065	004	0001		304-025	08928	STANDOFF BUSHING	IERCI		64
066	001	0001		2718-49550-N317	06540	WASHER, SHOULDER	AMATOM CO	NO. 5/16	65
067	001	0001		348875	75915	FUSE HOLDER	LITTELFUSE	XF1	66
068	001	0001		314010	75915	FUSE	LITTELFUSE	F1(3AP 10A 250V)	67
069	001	0001		11978-2	11873	DISCONNECT BLOCK	UNDERWRITERS SAFETY DEVICE CO	P1 (FEMALE)	68
070	008	0001		CBS-10N	06915	SUPPORT, CIRCUIT BOARD	PRIMO PLASTIC		69
071	001	0001		1005000906-2		FAN		R1/95CFM, 115VAC	70
072	001	0001		2-2055-015-PL	01106	LINE COND, PAK	SAFETY ELECTRICORD CO	(P1)	71

CONFORMS TO MIL-STD-100



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2002001251-1

C

SIZE CODE IDENT SHEET 4

REV

QTY	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
	REQD	START						
073	001	0001	C1316-006-BL	80126	LINE CORD, AC	PACIFIC ELECTRIC CORD CO	6FT, 16/3	72
074	000							73
075	B 001	0001	TYPE A-672	93410	THERMOSTAT	ESSEX INTL INC	S1 A-672 CLOSE 190 DEG OPEN 165 DEG SEE NOTE 207	74
076	002	0001	1001004866-3		RUS BAR			75
077	002	0001	1001004866-2		BUS BAR			76
078	002	0001	MS51957-35	96906	SCREW, PAN HD		6-32 X 1.25 LG	77
079	002	0001	9002200653		SCREW, PAN HD		4-40 X 1.25 LG	78
080	001	0001	MS51957-54	96906	SCREW, PAN HD		8-32 X 2.25 LG	79
081	001	0001	22NM832	15653	NUT, LOCK	KAYNAR	8-32	80
082	002	0001	AA5191-08	98410	LUG	ETC, INC	APPROX QTY REQD	81
083	001	0001	DF6B	02735	INSULATOR, MICA	RCA	(Q5)	82
084	004	0001	495320	02735	INSULATOR, MICA	RCA	(Q1 THRU Q4)	83
085	016	0001	495334-7	02735	WASHER, NYLON	RCA	(Q1 THRU Q4 Q6 THRU Q9)	84
086	001	0001	MS90725-5	96906	SCREW, CAP, HEX HD		1/4-20 X .62 LG	85
087	002	0001	MS15795-804	96906	WASHER, FLAT		NO. 4	86
088	002	0001	MS35338-44	96906	WASHER, LOCK		NO. 1/4	87
089	002	0001	MS35649-2252	96906	NUT, HEX		1/4-20	88
090	002	0001	MS15795-805	96906	WASHER, FLAT		NO. 6	89
091	003	0001	9003400421-18		WIRE, STRANDED		14AWG WHT APPROX FT REQD	90
092	030	0001	9003400421-16		WIRE, STRANDED		16AWG WHT APPROX FT REQD	91
093	003	0001	9003400421-15		WIRE, STRANDED		16AWG BLK APPROX FT REQD	92
094	030	0001	9003400421-12		WIRE, STRANDED		20AWG WHT APPROX FT REQD	93
095	003	0001	AWG18 TYPE S		WIRE, SOLID, UNINSUL	QQ-W-343	NOTE 216 18AWG APPROX FT REQD	94
096	003	0001	9003400419-9		WIRE, SOLID, UNINSUL		20AWG APPROX FT REQD	95
097	004	0001	MS35335-32	96906	WASHER, EXT TOOTH		NO. 10	96
098	A/R	0001	NO. 340	71984	SILICONE HT SK CMPD	OW CORNING	NOTE 207	97
099	002	0001	MS3367-5	96906	STRAP TIEDOWN		NOTE 209	98
100	001	0001	1005000787-22		TERMINAL, TAB		J1	99
101	002	0001	326-20-05-001	71785	TERMINAL STRIP	CINCH	TB12,13	100
102	001	0001	MW-1000-328-006	08289	WASHER, MICA	DELBERT BLINN	(CR13)	101
103	A/R	0001	K-22 BLACK	16245	CONAP EPOXY	CONAP INC		102
104	001	0001	UP-TE28-CR	98978	HEAT SINK	IERC	(CR13)	103
105	001	0001	MS90725-32	96906	SCREW, CAP HEX HD		5/16-18 X .62 LG	104
106	001	0001	MS27183-12	96906	WASHER, FLAT		NO. 5/16	105
107	002	0001	MS27183-10	96906	WASHER, FLAT		NO. 1/4	106

PS2



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2002001251-1

C

SIZE CODE IDENT

SHEET 5

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
108	001	0001		MS35335-34	96906	WASHER, LOCK		NO. 5/16	107
109	001	0001		MS90725-4	96906	SCREW, CAP HEX		1/4-20 X .56 LG	108
110	E 003	0001		1005000785-14		LUG		16-24AWG NO. 10 NOTE 211 APPROX QTY REQD	109
111	E 002	0001		1005000787-3		TERMINAL RECPT		FASTON 250 16-14AWG NOTE 211 APPROX QTY REQD	110
112	E 001	0001		1005000785-20		LUG, RING		12-10AWG NO. 1/4 NOTE 211 APPROX QTY REQD	111
113	001	0001		MS25036-104	96906	LUG, RING		22-18AWG NO. 5/16 NOTE 211 APPROX QTY REQD	112
114	001	0001		MS25036-102	96906	LUG, RING		22-18AWG NO. 6 NOTE 211 APPROX QTY REQD	113
115	E 003	0001		1005000785-15		LUG, RING		16-14AWG NO. 1/4 NOTE 211 APPROX QTY REQD	114
116	E 002	0001		1005000787-1		TERMINAL RECPT		FASTON 250 22-18AWG NOTE 211 APPROX QTY REQD	115
117	001	0001		MS25036-109	96906	LUG, RING		16-14AWG NO. 5/16 NOTE 211 APPROX QTY REQD	116
118	E 001	0001		1005000785-9		LUG, RING		22-18AWG NO. 10 NOTE 211 APPROX QTY REQD	117
119	E 001	0001		1005000785-10		LUG, RING		22-18AWG NO. 1/4 NOTE 211 APPROX QTY REQD	118
120	REF	0001		SD2002001251-1		SCHEMATIC DIAGRAM			119
121	REF	0001		WL2002001251-1		WIRE LIST			120
122	REF	0001		AP2002001251-1		ACCEPTANCE TEST PROC			121
123	REF	0001		DS2002001251-1		DESIGN SPECIFICATION			122
124	A/R	0001		SMS0/SMS3		SOLDER	QQ-S-571	NOTE 216	123
125	E 004	0001		1005000785-12		LUG, RING		14-16AWG NO. 6 NOTE 211	124
126	E 002	0001		1005000787-5		TERMINAL RECPT		FASTON 250 14-12AWG NOTE 211	125

CONFORMS TO MIL-STD-100



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2002001251

C

SIZE CODE IDENT SHEET 10

REV


SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTES:			200
201	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NUMBER ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS.			201
202	A/R	0001		LECP1049-16		MARK FIND NUMBER 8 .09 HIGH CHARACTERS (TYPEWRITER MAY BE USED) AS FOLLOWS: TOP BLOCK: UNIT TITLE 2ND BLOCK: PART NUMBER 3RD BLOCK: SERIAL NUMBER 4TH BLOCK: 200-240 VAC, 47-63HZ			202
203	A/R	0001				REMOVE MOLDED PARTS FROM FIND NUMBER 72 AND REPLACE WITH FIND NUMBER 127.			203
204	REF	0001				ALLOW .010 TO .040 GAP FOR CONNECTOR FLOAT ALIGNMENT.			204
205	A/R	0001		LECP1075		WIRE LIST			205
206	REF	0001				INSTALL R12 USING SCREW CENTERING WASHER, LOCK-WASHER AND NUT FROM VERTICAL MOUNTING KIT. DISCARD UNUSED WIRE.			206
207	A/R	0001				MOUNT Q1 THRU Q9, CR2,5,13,S1 USING THERMAL COMPOUND FIND NUMBER 97.			207
208	000								208
209	REF	0001				INSTALL FIND NUMBER 98 TO ALLOW FOR ADJUSTMENT BETWEEN FIND NUMBER 72 AND GREEN WIRE.			209
210	REF	0001				BEND LUGS 90 DEGREES, STARTING .12 FROM DIODE. CAUTION DO NOT FRACTURE INSULATION.			210
211	REF	0001		WL2002001251-1, 2		SEE WIRE LIST FOR LOCATION.			211
212	REF	0001				INSTALL FIND NUMBER 110 (TERMINAL) ON FIND NUMBER 66 (FUSE HOLDER) PRIOR TO INSTALLING FIND NUMBER 67 (FUSE) INTO FUSE HOLDER.			212
213	000								213
214	REF	0001				TO BE CLEAR OF ANY WIRING AND COMPONENTS.			214
215	A/R	0001		LECP1049-16		MARK FIND NUMBER 8 .09 HIGH CHARACTERS (TYPEWRITER MAY BE USED) AS FOLLOWS: TOP BLOCK: UNIT TITLE 2ND BLOCK: PART NUMBER 3RD BLOCK: SERIAL NUMBER 4TH BLOCK: 200-240 VAC, 47-53HZ			215
216	A/R	0001				INSTALL FIND NUMBER 93 ON FIND NUMBERS 6 AND 7 BY INSERTING IN .060 DIAMETER HOLE AND SOLDERING WITH FIND NUMBER 123.			216

CONFORMS TO MIL-STD-100

LECW 240 (JAN 70) K & E

PS2





REVISIONS

NO.	DESCRIPTION	DATE
1	ISSUED FOR FABRICATION	11/15/54
2	REVISED TO SHOW CHANGES	11/15/54

ILLUMINATED ELECTRONICS COMPANY
CIRCUIT CARD ASSEMBLY
CONVERTER & CONTROL

SCALE 2/1

D 14715 2001002156

DATE	11/15/54
BY	J. E. ...
CHECKED	...
APPROVED	...

PS2





PREPARED		M. GLEIXNER		DATE 8-30-71			B 14715	PL 2001002156-1	D
CHK	J. R. [Signature]		DATE 9-8-71		LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022				
ENGR	[Signature]		DATE		SIZE	CODE IDENT	SHEET	2	REV
PROJ ENGR	[Signature]		DATE 9-8-71						
SYM	QTY	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
007	000	0001		2001002156-1		CCA-CMT CARD ASSY-		USED ON SUE 5950, 5951, 5952, 5953	1
002	001	0001		1001004757-1		PRINTED WRG BD, CCA			2
003	F 001	0001		8001800098-1		ICP		U3 (7473)	3
004	003	0001		SN75451P	01295	ICP	TEXAS INSTR INC	U1, 2, 4	4
005	001	0001		PW2-4 OHMS	75042	RESISTOR	IRC, INC	R3 1.10 IS	5
006	001	0001		8001300314-1		CAPACITOR		C1 1.10 IS	6
007	001	0001		MTA50E25	90201	CAPACITOR	MALLORY CAP. CO	C2 1.25 IS	7
008	001	0001		MTA80F50	90201	CAPACITOR	MALLORY CAP. CO	C3 1.70 IS	8
009	001	0001		RL425271G		RESISTOR	MIL-R-22684/4	R38 1.0 IS	9
010	002	0001		192P15392	56289	CAPACITOR	SPRAGUE ELEC	C4, 6 .80 IS	10
011	001	0001		8001300311-2		CAPACITOR		C12 .80 IS	11
012	001	0001		1N5160		DIODE		CR25 .5 IS	12
013	F 002	0001		8001300017-1		CAPACITOR		C5, 14 .20 IS	13
014	F 002	0001		8001300101-1		CAPACITOR		C9, 10 .25 IS	14
015	F 001	0001		8001300102-1		CAPACITOR		C7 .375 IS	15
016	001	0001		1N4734		DIODE, ZENER		CR13 .5 IS	16
017	E 001	0001		8001400081-1		TRANSFORMER		T1	17
018	E 004	0001		8001200001-1		TRANSISTOR		Q3, 4, 5, 6 (T018)	18
019	002	0001		2N3054		TRANSISTOR		Q1, 9 (T066)	19
020	001	0001		2N4898		TRANSISTOR		Q2 (T066)	20
021	001	0001		2N5060		SCR		Q11 (T018)	21
022	003	0001		2N5354		TRANSISTOR		Q7, 8, 10 (T018)	22
023	002	0001		S2F	14099	DIODE	SEMTECH	CR10, 11 .5 IS	23
024	001	0001		1N751A		DIODE, ZENER		CR24 .5 IS	24
025	001	0001		1N752A		DIODE, ZENER		CR22 .5 IS	25
026	001	0001		1N758A		DIODE, ZENER		CR16 .5 IS	26
027	005	0001		1N4002		DIODE		CR12, 18, 19, 20, 21 .5 IS	27
028	003	0001		1N4735		DIODE, ZENER		CR7, 8, 9 .5 IS	28
029	E 006	0001		8001100001-1		DIODE		CR4, 5, 6, 14, 15, 17 .5 IS	29
030	E 001	0001		1005000837-1		DIODE		CR23	30
031	001	0001		RL075471G		RESISTOR	MIL-R-22684/1	R33 .5 IS	31
032	001	0001		3007P-1-103	80204	RESISTOR, POT.	BOURNS, INT	R30	32
033	001	0001		PW3-2 OHMS	75042	RESISTOR	IRC, INC	R7 1.10 IS	33
034	B 001	0001		TYPE RLS-1A	91637	RESISTOR	DALE ELEC INC	R18 .425 IS RLS-1A, 1.5K OHMS 3 PERCENT, 1W	34

PS2

CONFORMS TO MIL-STD-100

SYM AND FIND NO. COLUMN CODES		DEFINITIONS	REVISIONS
A — DENOTES SEPARATE PL	E — SOURCE CONTROL DWG	ICP — INTEGRATED CIRCUIT PKG	FOR REV RECORD SEE SHEET 1
B — REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO	F — SPEC CONTROL DWG	IS — INSERTION SPAN	
C — INFO UNAVAILABLE, TO BE ADDED BY CHG DOCUMENTS	M — DENOTES MAKE FROM & — ALTERNATE SOURCE	A/R — AS REQD	





LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2001002156-1

D

SIZE CODE IDENT SHEET 3 REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
035	001	0001		RL42S241G		RESISTOR	MIL-R-22684/4	R28 1.0 IS	35
036	001	0001		RL32S102G		RESISTOR	MIL-R-22684/3	R6 .8 IS	36
037	001	0001		RL32S120G		RESISTOR	MIL-R-22684/3	R11 .8 IS	37
038	001	0001		RL32S152G		RESISTOR	MIL-R-22684/3	R5 .8 IS	38
039	001	0001		RL32S271G		RESISTOR	MIL-R-22684/3	R36 .8 IS	39
040	002	0001		RL20S120G		RESISTOR	MIL-R-22684/2	R8,35 .6 IS	40
041	005	0001		RL07S102G		RESISTOR	MIL-R-22684/1	R4, 12, 13, 16, 21 .5 IS	41
042	002	0001		RL07S101G		RESISTOR	MIL-R-22684/1	R9, 10 .5 IS	42
043	002	0001		RL07S512G		RESISTOR	MIL-R-22684/1	R14, 15 .5 IS	43
044	001	0001		RL07S103G		RESISTOR	MIL-R-22684/1	R17 .5 IS	44
045	002	0001		RL07S152G		RESISTOR	MIL-R-22684/1	R30, 31 .5 IS	45
046	001	0001		RL07S472G		RESISTOR	MIL-R-22684/1	R26 .5 IS	46
047	002	0001		RL07S330G		RESISTOR	MIL-R-22684/1	R22, 23 .5 IS	47
048	001	0001		RL07S153G		RESISTOR	MIL-R-22684/1	R24 .5 IS	48
049	001	0001		RL07S621G		RESISTOR	MIL-R-22684/1	R27 .5 IS	49
050	001	0001		RL07S301G		RESISTOR	MIL-R-22684/1	R29 .5 IS	50
051	001	0001		RL07S151G		RESISTOR	MIL-R-22684/1	R32 .5 IS	51
052	001	0001		RL07S202G		RESISTOR	MIL-R-22684/1	R20 .5 IS	52
053	001	0001		RL07S272G		RESISTOR	MIL-R-22684/1	R37 .5 IS	53
054	001	0001		RL07S111G		RESISTOR	MIL-R-22684/1	R34 .5 IS	54
055	002	0001		RL07S100G		RESISTOR	MIL-R-22684/1	R1, 2 .5 IS	55
056	A/R	0001		SN60/SN63		SOLDER	Q7-S-571		56
057	003	0001		6166R-RASE	13103	HEAT SINKS	THERMALLOY CO	(T066)	57
058	000								58
059	001	0001		100-5	08289	RETAINER, TOROID	DELRERT BLINN		59
060	REF	0001		SD2003000430-1		SCHEMATIC DIAGRAM			60
061	003	0001		DF31A	02735	INSULATOR, MICA	RCA	MAY BE FURNISHED WITH 01, 2, 9	61
062	REF	0001		SD2003000430-2		SCHEMATIC DIAGRAM			62

CONFORMS TO MIL-STD-100



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2001002156

D

SIZE CODE IDENT SHEET '6


REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTES:			200
201	REF	0001		LECP1049-17		MARKING.			201
202	REF	0001				PRINTED WIRE CIRCUITRY SHOWN IS PHYSICALLY ON COMPONENT SIDE.			202
203	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NUMBER ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS.			203
204	REF	0001				COMPONENT HEIGHT .030 MAX.			204
205	REF	0001				LEAD PROTRUSION (SIDE 2) .075 MAX. HARDWARE PROTRUSION .160 MAX.			205
206	REF	0001				SQUARE PAD AND/OR DOT DENOTES PIN 1 OF ICP.			206
207	REF	0001				SQUARE PAD DENOTES CATHODE END OF DIODE.			207
208	A/R	0001		LECP1075		HARDWARE			208

PS2


CONFORMS TO MIL-STD-100

LECW 240 (JAN 70) K&E





MAR

PREPARED J. JEPSEN		DATE 8-25-71		 LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022		B 14715		PL 2001002157-2		#
CHK <i>G. Ritter</i>		DATE 3-8-72				SIZE	CODE IDENT	SHEET 4	REV	
ENGR <i>C. ...</i>		DATE 3-10-72								
PROJ ENGR <i>A.P. ...</i>		DATE 3-10-72								
SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.	
		START	END							
001	000	0001		2001002157-2		IRO-CRT CARD ASSY		USED ON SUE 5952/5953	1	
002	001	0001		1001004758-2		PRINTED WRG BD, IRO			2	
003	001	0001		1N4720	13327	DIODE	SOLITRON	CR201 .625 IS	3	
004	001	0001		1N756A		DIODE, ZENER		CR301 .5 IS	4	
005	001	0001		1N752A		DIODE, ZENER		CR202 .5 IS	5	
006	001	0001		1N757A		DIODE, ZENER		CR302 .5 IS	6	
007	001	0001		CM050471 J03		CAPACITOR	MIL-C-5/18	C202 .25 IS	7	
008	E 002	0001		8001200001-1		TRANSISTOR		Q202,302 (TO-18)	8	
009	001	0001		MJ3000	04713	TRANSISTOR	MOTOROLA	Q201 (TO-3)	9	
010	001	0001		2N3054		TRANSISTOR		Q301 (TO-66)	10	
011	001	0001		6166B-BASE	13103	HEAT SINK	THERMALLOY	(TO-66)	11	
012	001	0001		6103B-BASE	13103	HEAT SINK	THERMALLOY	(TO-3)	12	
013	E 003	0001		8001300101-1		CAPACITOR		C201,204,301 .25 IS	13	
014	001	0001		CM05FD101 J03		CAPACITOR	MIL-C-5/18	C302 .25 IS	14	
015	002	0001		3007P-1-102	80294	RESISTOR, VARIABLE	BOURNS, INC	R215,310	15	
016	002	0001		CM05FD331 J03		CAPACITOR	MIL-C-5/18	C203,303 .25 IS	16	
017	002	0001		U6A7723393	07263	ICP	FAIRCHILD	U2,3	17	
018	001	0001		RL075202G		RESISTOR	MIL-R-22684/1	R302 .5 IS	18	
019	004	0001		RL075821G		RESISTOR	MIL-R-22684/1	R303,305,207,205 .5 IS	19	
020	002	0001		RL075302G		RESISTOR	MIL-R-22684/1	R308,311 .5 IS	20	
021	005	0001		RL075301G		RESISTOR	MIL-R-22684/1	R209,213,313,314,315 .5 IS	21	
022	001	0001		RL075332G		RESISTOR	MIL-R-22684/1	R309 .5 IS	22	
023	001	0001		RL075102G		RESISTOR	MIL-R-22684/1	R210 .5 IS	23	
024	001	0001		RL075681G		RESISTOR	MIL-R-22684/1	R211 .5 IS	24	
025	001	0001		RL075101G		RESISTOR	MIL-R-22684/1	R214 .5 IS	25	
026	001	0001		RL075271G		RESISTOR	MIL-R-22684/1	R304 .5 IS	26	
027	001	0001		RL075361G		RESISTOR	MIL-R-22684/1	R307 .5 IS	27	
028	001	0001		RL075391G		RESISTOR	MIL-R-22684/1	R203 .5 IS	28	
029	001	0001		RL075222G		RESISTOR	MIL-R-22684/1	R204 .5 IS	29	
030	001	0001		RL42S181G		RESISTOR	MIL-R-22684/4	R312 1.0 IS	30	
031	002	0001		RL42S681G		RESISTOR	MIL-R-22684/4	R201,202 1.0 IS	31	
032	001	0001		RL42S131G		RESISTOR	MIL-R-22684/4	R206 1.0 IS	32	
033	001	0001		RL42S332G		RESISTOR	MIL-R-22684/4	R301 1.0 IS	33	
034	002	0001		RL075510G		RESISTOR	MIL-R-22684/1	R208,306 .5 IS	34	
035	000								35	

PS2

CONFORMS TO MIL-STD-100

SYM AND FIND NO. COLUMN CODES		DEFINITIONS	REVISIONS
A — DENOTES SEPARATE PL	E — SOURCE CONTROL DWG	ICP — INTEGRATED	FOR REV RECORD
B — REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO	F — SPEC CONTROL DWG	CIRCUIT PKG	SEE SHEET 1
C — INFO UNAVAILABLE, TO BE ADDED BY CHG DOCUMENTS	M — DENOTES MAKE FROM & — ALTERNATE SOURCE	IS — INSERTION SPAN	
		A/R — AS REQD	



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B

14715

PL

2001002157-2

B

SIZE

CODE IDENT

SHEET

5

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
036	001	0001		495320	02735	INSULATOR, MICA	RCA	MAY BE FURNISHED WITH Q201	36
037	A/R	0001		SN60/SN63		SOLDER	Q0-S-571		37
038	REF	0001		SD2002001206-1		SCHEMATIC DIAGRAM			38
039	001	0001		DF31A	02735	INSULATOR, MICA	RCA	MAY BE FURNISHED WITH Q301	39



CONFORMS TO MIL-STD-100



MAB



PREPARED		J. JEPSEN		DATE 8-25-71		 LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022	B	14715	PL	2001002157-3		8
CHK		G. Rutter		DATE 3-10-72			SIZE	CODE IDENT	SHEET	6		REV
ENGR		K. Lamm		DATE 2-10-72								
PROJ ENGR		M. B. ad.		DATE 2-10-72								
S	QTY	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)		FIND NO.		
Y	REQD	START	END									
001	000	0001		2001002157-3		IRO-CRT CARD ASSY		USED ON SUE 5952/5953		1		
002	001	0001		1001004758-2		PRINTED WRG BD, IRO				2		
003	001	0001		1N4720	13327	DIODE	SOLITRON	CR101 .625 IS		3		
004	001	0001		1N756A		DIODE, ZENER		CR102 .5 IS		4		
005	000									5		
006	001	0001		1N757A		DIODE, ZENER		CR103 .5 IS		6		
007	001	0001		2N5885	04713	TRANSISTOR	MOTOROLA	Q101 (TO-3)		7		
008	E 001	0001		8001200001 -1		TRANSISTOR		Q102 (TO-18)		8		
009	000									9		
010	000									10		
011	000									11		
012	001	0001		6103R-BASE	13103	HEAT SINK	THERMALLOY	(TO-3)		12		
013	E 002	0001		8001300101 -1		CAPACITOR		C101,104 .25 IS		13		
014	001	0001		CM05FD101J03		CAPACITOR	MIL-C-5/18	C102 .25 IS		14		
015	001	0001		3007P-1-102	80294	RESISTOR, VARIABLE	BOURNS, INC	R111		15		
016	001	0001		CM05FD331J03		CAPACITOR	MIL-C-5/18	C103 .25 IS		16		
017	001	0001		U6A7723393	07263	ICP	FAIRCHILD	U1		17		
018	001	0001		RL07S202G		RESISTOR	MIL-R-22684/1	R103 .5 IS		18		
019	002	0001		RL07S821G		RESISTOR	MIL-R-22684/1	R105,109 .5 IS		19		
020	002	0001		RL07S302G		RESISTOR	MIL-R-22684/1	R108,112 .5 IS		20		
021	003	0001		RL07S301G		RESISTOR	MIL-R-22684/1	R107,114,115 .5 IS		21		
022	001	0001		RL07S332G		RESISTOR	MIL-R-22684/1	R110 .5 IS		22		
023	000									23		
024	001	0001		RL07S510G		RESISTOR	MIL-R-22684/1	R106 .5 IS		24		
025	000									25		
026	000									26		
027	000									27		
028	000									28		
029	000									29		
030	001	0001		RL42S101G		RESISTOR	MIL-R-22684/4	R104 1.0 IS		30		
031	001	0001		RL42S181G		RESISTOR	MIL-R-22684/4	R101 1.0 IS		31		
032	000									32		
033	000									33		
034	000									34		
035	000									35		


PS2

CONFORMS TO MIL-STD-100

SYM AND FIND NO. COLUMN CODES		DEFINITIONS	REVISIONS
A — DENOTES SEPARATE PL	E — SOURCE CONTROL DWG	ICP — INTEGRATED	FOR REV RECORD
B — REMARKS COLUMN CONTAINS	F — SPEC CONTROL DWG	CIRCUIT PKG	SEE SHEET 1
ADDITIONAL ORDERING INFO	M — DENOTES MAKE FROM	IS — INSERTION SPAN	
C — INFO UNAVAILABLE, TO BE	& — ALTERNATE SOURCE	A/R — AS REQD	
ADDED BY CHG DOCUMENTS			





				 LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022		B	14715	PL	2001002157-3	'B
				SIZE	CODE IDENT	SHEET 7		REV		
SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.	
		START	END							
036	001	0001		495320	02735	INSULATOR, MICA	RCA	MAY BE FURNISHED WITH Q101	36	
037	A/R	0001		SN60/SN63		SOLDER	QQ-S-571		37	
038	REF	0001		SD2002001207 -1		SCHEMATIC DIAGRAM			38	



CONFORMS TO MIL-STD-100





LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2001002157

B

SIZE CODE IDENT

SHEET 8

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTES:			200
201	A/R	0001		LECP1049-17		MARKING.			201
202	REF	0001				PRINTED CIRCUITRY SHOWN IS PHYSICALLY ON COMPONENT SIDE.			202
203	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NUMBER ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATION.			203
204	REF	0001				COMPONENT HEIGHT .70 MAX.			204
205	REF	0001				SQUARE PAD AND/OR DOT DENOTES PIN 1 OF ICP.			205
206	REF	0001				LEAD PROTRUSION (SIDE 2) .075 MAX. HARDWARE PROTRUSION .160 MAX.			206
207	REF	0001				SQUARE PAD AND/OR STRIPE DENOTES CATHODE END OF DIODE.			207
208	REF	0001				MAXIMUM COMPONENT CONFIGURATION DEPICTED ON FACE OF DRAWING, FOR ACTUAL USAGE SEE APPLICABLE PARTS LIST.			208
209	A/R	0001		LECP1075		HARDWARE.			209

PS2

CONFORMS TO MIL-STD-100




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION		

PS2

➔ SEE PS2-Ø2

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:		Bolt Beranek and Newman Inc.	
	DRAFTSMAN <i>12/2/75 H</i>		Cambridge Massachusetts	
	CHECKER	DRAWING TITLE PS2 SCHEMATIC		
	ENGINEER <i>[Signature]</i>			
	APP'D FOR REL <i>[Signature]</i>	SIZE A	CODE IDENT NO.	DRAWING NO. PS2-2Ø
	APP'D (CUSTOMER)	SCALE	REV	SHEET 1 OF 1



Network Reload

RLD-02 Logic Description

RLD-05 Technical Reference

RLD-20 Schematics

RLD



APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	REL FOR PROD	11/21/76	
		B	ECN 0218	7/21/77	H

RLD

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:	Bolt Beranek and Newman Inc.	
	Cambridge Massachusetts	
DRAFTSMAN	DRAWING TITLE	
CHECKER	RLD - LOGIC DESCRIPTION	
ENGINEER	SIZE	CODE IDENT NO.
APP'D FOR REL	A	DRAWING NO.
APP'D (CUSTOMER)	SCALE	DRAWING NO.
	REV B	RLD-02
	SHEET 1	OF 8



RLD LOGIC DESCRIPTION

The Modem Reload Device (RLD) is a single card module containing eight front end activators, priority arbitration, finite state machine, data registers, and bus master logic to perform the functions outlined in the RLD functional specification. This document is a detailed description of the implemented logic. In general, signals signed "+" are true when at a TTL high level, while signals signed "-" are true when at a TTL low level.


Line Activators (RLD20)

Each of the eight individual activation circuits is connected to the received data stream of its respective modem interface by three differentially driven signals. The modem clock signal (MCKXX) is the inverse of the received modem clock, while the data (MDTXX) is the received data as sampled and shifted once in the modem interface. Therefore, both signals have the same relationship as those at the input to the modem interface,* but the clock trails the received signal by half a clock cycle and the data trails by one and a half clock cycles. Note the inverted sense of MCKXX at the receiver input. The third signal (MGOXX) is a 100 ns pulse derived from the modem interface receive finite state machine to indicate the last bit of the STX framing character just prior to the start of a packet. It is legislated that for a reload packet the very next bit, the first bit of data, will be a 1 (see Figure 1).

Each of the differential signals is true when the "+" side is more positive than the "-" side. Each side is a TTL signal with typical TTL levels, but each pair is terminated in a 120 Ω resistor internal to the 9615 receiver.

The assertion of MGOXX direct sets LOOKX. On the next rising edge of MCKXX, the first data bit will be present at MDTXX. If none of the ACTXX flops are set (SELGO will be false) and the data bit is a 1 (MDTXX is true), GACTX will be true. Therefore, ACTXX will be set on the rising edge of CLKXX, and regardless of the data, LOOKX will be cleared. Now, since ACTXX is true, GACTX will be held true, preventing CLKXX from clearing

*Data changes on the falling clock edge and is sampled on the rising clock edge.



MGO+ = START OF PACKET
INSR7+ = MODEM RECEIVE DATA, HIGH = 1
CLKIN- = MODEM RECEIVE CLOCK, ↑ = DATA GOOD

Figure 1 Suggested Modem Circuit

ACTXX. The eventual occurrence of SELND (see below) will clear ACTXX and allow future activators.

Line Select and Control (RLD21)

When any of the ACTXX signals becomes true, the 9318 "GS" signal, which is an OR of the eight inputs, becomes true, and the octal number of the highest priority true input will appear at ADD00, ADD01 and ADD02. Therefore, when any input becomes activated SELGO goes true. As a result, SLDLY (200 ns) fires and on its trailing edge SELCT is set. The assertion of SELGO blocks activation of any further inputs, and the 200 ns delay allows the activators and priority tree to settle. Should a marginal timing situation develop, such that the ACTXX line is no longer true following the 200 ns delay, SELGO will be false and SELCT will not be set. When SELCT becomes true, the 74151 selectors are enabled to choose the clock and data inputs indicated by ADD01, ADD02 and ADD03 to correspond to the selected input. The remainder of the control logic is now independent of any specific modem interface input.

Two clock signals are derived from CLKGO. The first, CKCLK, follows the CLKGO pulse corresponding to the first of each pair of doubled data bits, while the other, DTCLK, follows CLKGO during the second of the pair (see Figure 2).

The 74161 state counter (see Figure 3) begins in the 0 state and SERCH is true. When SELCT comes true, CLKGO comes true, causing CKCLK to come true during the initial data bit equal to 1. Since STDTA is therefore true, INITP will be true during CKCLK, direct clearing ERRFF and CKDTA. At the same time, the rise of SELCT fires WDOK (1 second). Since SELCT and SERCH are true, COUNT will be true.

On the fall of CKCLK, the state counter is incremented. On all odd counts, SHDTA will be true, and on all even counts, except zero when SERCH will be true, SHCKR will be true -- the data and checksum states respectively. When the counter reaches 15, CARRY comes true and the next fall of CKCLK sets the counter to 1.

RLD





Figure 2 Clock Signals



RLD

Figure 3 RLD Finite State Machine

Reload Command Format

D	S	1	A	A	A	A	1	D	D	D	D	C	C	C	C	A	C	D	E	
			A	D	D	D		A	A	A	A	H	H	H	H	D	H			
			D	D	D	D		T	T	T	T	E	E	E	E	D	E			
L	T		D	R	R	R	R	1	A	A	A	A	C	C	C	C	R	C	L	T
			R	E	E	E	E					S	S	S	S	E	S			
			E	S	S	S	S					U	U	U	U	S	U			
			S	S	S	S	S	1				M	M	M	M	S	M			
			S																	
			0	4	8	12	16		0	4	8	12	0	4	8	12	0	12		
E	X	3	7	11	15	19		1	3	7	11	15	3	7	11	15	3	15	E	X

Low order address bit is constrained to be 0.

Each time CKCLK comes true, DATGO is sampled into CKDTA. If the XOR of CKDTA and DATGO is true (the data stream was not doubled), ERRFF will be set on the leading edge of DTCLK. This is true of the 16 data bits, 20 address bits, 4 padding bits, and 16 checksum bits. However, at the conclusion of shifting the data, address and padding bits, GOSUM comes true, asserting COUNT. On the next fall of CKCLK, the state counter steps to assert SHCKR. While SHCKR is true, each falling edge of CKCLK steps a 4-bit counter after each checksum bit is shifted. Following the 15th bit, DONEK will be true, and the next falling edge of CKCLK will step the state counter back to the data state. At that point, STDAT will be true and the presence of CKCLK will assert RGCLR to clear the clock register.

There are, however, two error conditions possible while SHCKR is true, both sampled on the leading edge of DTCLK. First, if all 4 padding bits do not agree with the jumper selections on the card, BADPD will come true. Similarly, if the checksum does not agree with the data stream, FBTAP will come true, causing BADCK.

CMDAX is normally set while STDAT is true on the falling edge of DTCLK (the checksum has been received correctly). This flop requests a bus access for a properly received data and address stream. It is cleared by BENDX from the DBAL to indicate completion of the bus cycle. However, if a bus access was previously requested and has not yet been honored, CMDAX will still be true, since it is never cleared by DTCLK once it is set. The rise of CKCLK samples CMDAX into CMDAS and if the latter is still true while STDAT is true, the rise of DTCLK will set ERRFF to indicate the error.

The normal termination for a string of data and address commands is to send a DLE which contains a single data 1. This will result in setting ERRFF as described above. Any of the conditions setting ERRFF, including timeout of WDOK, have the following result. The rise of ERRFF fires ERDLY (100 ms) which asserts SELND and RGCLR. SELND clears all activator components, resets the state counter, clears SELCT and so forth. However, CMDAX is cleared only by completion of a bus access.

Three indicators monitor reload operation. The first latches the occurrence of SELCT and stays lit until the next Master Reset. The second is driven by SELCT firing a .1 second oneshot to show when it is currently active. The third is lit by ACKLK from the DBAL firing a .1 second oneshot to indicate completed bus accesses.

Registers and Latches (RLD23)

The data, address, and padding bits are shifted into a single shift register 40 bits wide. Prior to each data and address pair, RGCLR clears this register and sets FLAGF. Subsequently, the rise of each DTCLK while SHDTA is true clocks the DATGO data stream into the shift register. The data is preceded by the initial 1 in FLAGF, which appears in the register as a zero, since the 74164 register is run with inverted data. When the initial logic high from FLAGF appears at the far end of the register, GOSUM comes true to indicate that the checksum bits are next. The contents of the register are now stable since SHDTA will go false as a result of GOSUM.

Meanwhile DATGO is applied to a CRC16 feedback check register also, since SERCH is false and shifted on the leading edge of DTCLK. During SHCKR, FBTAP is monitored in the control circuitry, a high indicating a bad checksum.

When CMDAX comes true, which will happen only after a proper checksum, the 16 data bits and 120 address bits are latched in a second buffer register. The low order address bit is forced to be zero.

Bus Access Control (RLD22)

Address and Data Bus Drivers (RLD24)

The heart of the bus access mechanism is the DBAL chip, configured to use only the A half and to clear on the trailing rather than leading edge of inputs. The command input is CMDAX.

When ONLN is true, the data and address buffers drive the data and address buses using standard BDR chips.

RLD





APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	/	

RLD

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:		Bolt Beranek and Newman Inc.	
	DRAFTSMAN		Cambridge Massachusetts	
	CHECKER	DRAWING TITLE RLD TECH. REF.		
	ENGINEER			
	APP'D FOR REL	SIZE A	CODE IDENT NO.	DRAWING NO. RLD-05
APP'D (CUSTOMER)	SCALE	REV	A	SHEET 1 OF 2



Status - none

Switches - none

Jumpers - padding bits

Jumper C7 as follows:

PAD BIT	3	2	1	∅
FROM	C7-16	C7-14	C7-12	C7-10
-	to	to	to	to
∅	C7-1	C7-3	C7-5	C7-7
1	C7-2	C7-4	C7-6	C7-8

RLD





Report No. 3004

Bolt Beranek and Newman Inc.

RLD

RLD-2Ø SCHEMATICS






REVISION			
APPD	SYM	DESCR	DATE
A	REL	PRO D	7/15/74

A
B
C
D
E
F
G

NOTES
1



TOP VIEW

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	5/17/74	TITLE INTEGRATED CIRCUIT LAYOUT				
CHECKED	HJT	7/4/74	CUSTOMER/NO.	DSG NO.		REV	
APPROVED	HJT	9/4/74	HSMIMP	RLD-00-WW		A	



RLD

REVISION			
APPD	BYM	DESCR	DATE
A			7/2/74

- 31
- MCK00+
- MDT00+
- MGO00+
- MGO00-
- MCK01+
- MDT01+
- MGO01+
- MCK02+
- MDT02+
- MGO02+
- MCK03+
- MDT03+
- MGO03+
- MCK04+
- MDT04+
- MGO04+
- MCK05+
- MDT05+
- MGO05+
- MCK06+
- MDT06+
- MGO06+
- MCK07+
- MDT07+
- MGO07+
- 24
- 25



- J2
- MCK00-
- MDT00-
- MGO00-
- MCK01-
- MDT01-
- MGO01-
- MCK02-
- MDT02-
- MGO02-
- MCK03-
- MDT03-
- MGO03-
- MCK04-
- MDT04-
- MGO04-
- MCK05-
- MDT05-
- MGO05-
- MCK06-
- MDT06-
- MGO06-
- MCK07-
- MDT07-
- MGO07-
- 24
- 25




COMPUTER SYSTEMS DIVISION
 3000 BARKER AVENUE
 CAMBRIDGE MASS 02142

DRAWN DRF
 CHECKED MIT
 APPROVED MIT

LINE ACTIVATORS
 DATE 7/2/74
 REV 1
 HSMIMP RLD:20-WW/A

REVISION			
APPD	SYM	DESIGN	DATE
2	B	ECR 0171	9/25/74




PAD BIT	3	2	1	0
FROM	C7-16	C7-14	C7-12	C7-10
TO	TO	TO	TO	TO
0	C7-1	C7-3	C7-5	C7-7
1	C7-2	C7-4	C7-6	C7-8

NOTES
 1-LED's (3) ARE DIALCO 555-2007

DRAWN	DRF	DATE	9/25/74
CHECKED	MT	DATE	10/1/74
APPROVED	MT	DATE	10/1/74
LINE SELECT CONTROL			
HSMIMP RLD-21-WW B			


RLD

REVISION			
APP	SYM	DESCR	DATE
A		REL PROD	7.5.73



COMPUTER SYSTEMS DIVISION			
ELECTRONIC ENGINEERING			
CAMBRIDGE MASS 02142			
DRAWN	DRF	3/73	REV
CHECKED	MT	8/73	REV
APPROVED	MT	1/74	REV
BUS ACCESS CONTROL			REV
HSMIMP RLD-22-WW			A


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	12.74



COMPUTER SYSTEMS DIVISION BOLT, BERANDE & NEWMAN INC. CAMBRIDGE MASS 02142			
DRAWN	DRF	TITLE	REGISTERS & DATA LATCHES
DRF	DRF	REGISTERS & DATA LATCHES	
CHECKED	DRF	SUBMITTER NO	REL.
APPROVED	DRF	HSMIMP	RLD-23-WW A

RLD

REVISION			
APPD	SYM	DESCR	DATE
A		REL PROD	7.9.78




COMPUTER SYSTEMS DIVISION			
BOLT BERANEK & NEWMAN INC.			
CAMBRIDGE MASS 02138			
DRAWN	DRF	3/11/78	TITLE ADDRESS & DATA BUS DRIVERS
CHECKED	JTT	7/4/78	CUSTOMER NO. DWG NO.
APPROVED	AGT	7/3/78	REV HSMIMP RLD-24-WW A

Real Time Clock

RTC-02 Logic Description

RTC-05 Technical Reference

RTC-20 Schematics




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	6-28-74	
		B	ECN 0056	8-28-74	
		C	ECN 0218	7-21-75	

RTC

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:	Bolt Beranek and Newman Inc. Cambridge Massachusetts	
	DRAFTSMAN	
CHECKER	DRAWING TITLE	
ENGINEER	RTC LOGIC DESCRIPTION	
APP'D FOR REL	SIZE	CODE IDENT NO.
APP'D (CUSTOMER)	A	DRAWING NO. RTC-02
	SCALE	REV C SHEET 1 OF 5

11/11/11
11/11/11
11/11/11

RTC LOGIC DESCRIPTION

The Real Time Clock (RTC) is a single card module containing a counter, bus master logic, slave logic and readable switch registers conforming to the RTC functional specification. This document is a detailed description of the implemented logic. In general, signals signed "+" are true when at a TTL high level, signals signed "-" are true when at a TTL low level.

Clock Timing Chain (RTC23)

The 25 MHz system clock (CLKAB+) is buffered and applied to the countdown input of a BCD counter. The 2.5 MHz output pulse train from this counter CLK1D+ is sufficiently wide to drive the remainder of the divider chain. This signal is applied to the countdown input of the 74193 binary counter at D7. Underflow of the 74193 at D8 produces CLK2C- which initializes the counter at D7 to 1010 by direct load. When D7 underflows, the trailing edge of CLK1C- pulses the countdown input of D8. Because of the initialization of D7, these two counters constitute a divide by 250 network. Therefore, the output pulse train CLK2C- is the system clock divided by 2500 -- a 100 microsecond repetition rate. If TIKEN is true (see below), the trailing edge of this signal sets TIKTM which is the command input to the DBAL chip (RTC20). The trailing edge of BONL- occurring at the end of the bus cycle steps the four stage 16-bit counter, which is the actual clock register. The bus access cycle at each 100 microsecond clock tick guarantees that the clock will not be changing while it is being read. The counter step on the trailing edge of BONL- guarantees that any bus access resulting from stepping the counter (see below) will not conflict with the ticking mechanism. The BEND- signal from the BDR clears TIKTM.

A one second timeout disables the 100 microsecond clock tick accesses and therefore all clock bus activity. Any reference to the clock addresses (read or write) fires the timer when the leading edge of ME fires TIKGO, which is synchronized and applied to the data input to TIKTM. TIKEN (the synchronized TIKGO) is made false one pulse of CLK2C after either the expiration of the timeout period or a master reset (MRES direct clears TIKGO).

The 16-bit counter counts down to simplify the data network by allowing inverted sense outputs from the counter. Operation of the counter is completely straightforward with the underflow condition of each stage allowing the input pulse to that stage to increment the succeeding stage.

RTC

Clock Control (RTC20)

The heart of the bus master circuitry is the DBAL chip, which operates round robin on the device service level. To allow for setting of the data network, ONLN is delayed by 80 ns (DONLN-) before STRBT is set and STRB applied to the bus. The fall of ONLN+ clears STRBT. Control signals to and from the bus are transmitted and received in the conventional manner using BDR chips. The SRLA and SRLB open collector DBAL outputs are pulled up to 510 ohms each. TIKTM+ is applied to the B command input for each 100 microseconds tick of the clock. During the resulting cycle, the PID is addressed with zero data as described below. This has no effect except to lock the bus while the clock is incremented. Incrementing takes place on all bus cycles unless the cycle is aborted in the request portion.

Requests for the 25.6 ms and 1.6 ms PID interrupts are applied to the A command input as follows. The 1.6 ms "fast" interrupt request is set by the leading edge of CLK03 setting DOMLC. The 25.6 ms "slow" interrupt request is set by the trailing edge of CLK07 setting DORTC. This insures that these two requests are non-interfering since they will occur on opposite phases of CLK03. DORTC will be set on the trailing edge of CLK03 while DOMLC will be set on the leading edge. The OR of these two signals is applied to the A command input of the DBAL. The requests are cleared by Master Reset, a bus abort (QUIT gives ABRT- at the DBAL), or by conclusion of the service cycle (ACLK-being true). Note that aborted requests are not reinitiated. During these bus accesses, the desired level is written to the PID as described below.

When ONLN+ is true, RITE is asserted on the bus to cause the interrupt level data to be written to the PID. When the clock is addressed, the leading edge of STRB samples RITE on the bus and sets RITE- if a write operation is to take place.

Clock Address and Decoding (RTC21)

This is the circuitry involved in the clock acting as a bus slave when addressed by other devices and the address generation for bus master references to the PID.

Slave address decoding recognizes addresses of the form FXYOZ. XY is switch selectable to be E0, E8, F0, F8 (ASL11-ASL12-), and is recognized by two XOR gates, ADC3+ and ADC4+. Z is either 6, 8, A, C, or E, recognized by an AND-OR-INVERT gate.

Either address bits 1 and 2 are true (6), or bit 3 is true (8, A, C, E), giving AB123-. A multi-input NAND gate outputs ADCOM- true when clock addresses are recognized. The leading edge of STRB, propagated through two XOR gates to match the address recognition delay, clocks ADCOM- into ME if HOLD is not true. Otherwise, the trailing edge of HOLD will clock ADCOM. When ME+ is true, an access to the clock is in progress. The leading edge of ME triggers a MEPLS (80 ns) to allow data to the bus to settle. The trailing edge of MEPLS fires DONET a 50 ns pulse to drive DONE on the bus. When STRB falls as a result, ME is direct reset. On clock read references, RITE- will be high, causing DREN+ or MREAD+ to enable the data BDR's driving data to the bus.

When the clock writes to the PID, ONLN enables address FXY00 on the bus directly at the address BDR's. XY is chosen by the setting of switches PIA11- and PIA12-. When a real PID level is written, AONL- being true causes DREN+ to enable the low order BDR's. AB01P-, AB02P- and AB03P- determine which data source will be input to the low order data BDR's. AB01-, AB02-, and AB03- address the high order data bits, since these bits are only gated to the data bus lines on clock slave references. These bits constitute the 3-bit address of the 8-to-1 multiplexers driving the BDRs. Assignments are as follows, where 0 indicates a false address line.

000	1.6 ms PID
001	25.6 ms PID
010	unused
011	clock register
100	25.6 ms PID/1.6 ms PID switches
101	switch register #1
110	switch register #2
111	switch register #3

For clock slave reference AONL- will be false, and the bus address lines are applied directly to the multiplexer address inputs to direct the addressable registers to the bus. For clock master references to the PID when a level is written, AONL- is true, making AB02P- and AB03P- false. This selects one or the other PID level as follows. AB01+ is false since this is a reference to the PID, and AONL- is true, so the state of MLCGO+ determines AB01P-. If a 1.6 ms ("MLC") PID reference is requested, DOMLC+ direct sets MLCGO causing AB01P- to be false. This gives address 000 to the multiplexers and the 1.6 ms level is written to the bus. Otherwise, MLCGO- is false and AB01P- will be true, giving 001. This causes the 25.6 ms level to be

RTC

written to the bus. BEND- clears MLCGO after the bus cycle is concluded to guarantee the stability of the data during the bus cycle. The multiplexer circuitry is described below.

Clock Data (RTC22)

The data paths consist of sixteen 8-to-1 multiplexers addressed as described above, and four BDR chips connected to the bus. The multiplexers are used with both data and address senses inverted -- the former for convenience in driving the BDRs, the latter for convenience in encoding the 3-bit multiplexer address. Thus the data selected by address 000 is found on the 74151 data 7 input. As described above, the BDR drivers are enabled by the presence of DREN or MREAD. The receivers are unused.

The high order 8 bits for the two data inputs written to the PID are unused. The low order inputs are switch selected (PLF01-07, PLS01-07). The third input is unused, while the fourth comes directly from the 16-bit clock register (CLK00-15). The fifth position has PLS01-07 in the left half and PLF01-07 in the right half. The remaining three inputs are from the 16-bit switch registers (SW100-SW115, SW200-SW215, SW300-SW315). Switches are described below.

Switch Registers (RTC24)


All switches are true when closed, causing that signal line to be low. Each switch has the usual pull-up.


APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	12-16-74	

RTC

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts	
CHECKER	DRAWING TITLE RTC TECHNICAL REF	
ENGINEER		
APP'D FOR REL	SIZE A	CODE IDENT NO.
APP'D (CUSTOMER)	SCALE	DRAWING NO. RTC-05
	REV A	SHEET 1 OF 2



RTC - REAL TIME CLOCK

BBN

Status - address none

W
R

Switches

PI Address Clock Address

1	1	1	1
2	1	2	1

6	5	4	3	2	1	∅	X
---	---	---	---	---	---	---	---

PI slow 25.6 ms

6	5	4	3	2	1	∅	X
---	---	---	---	---	---	---	---

PI fast 1.6 ms ^{F-8}

1	1	1	1	1	1	9	8
5	4	3	2	1	∅		

Switch #1

7	6	5	4	3	2	1	∅
---	---	---	---	---	---	---	---

1	1	1	1	1	1	9	8
5	4	3	2	1	∅		

Switch #2


7	6	5	4	3	2	1	∅
---	---	---	---	---	---	---	---

1	1	1	1	1	1	9	8
5	4	3	2	1	∅		

Switch #3

Jumpers - none

RTC



Report No. 3004

Bolt Beranek and Newman Inc.

RTC

RTC-20 SCHEMATICS

11
12
13

12	11	10	9	8	7	6	5	4	3	2	1	
						7474	74574	74574	74502	7486	BDR	BDR
											AB16 ↓ AB19	AB08 ↓ AB03
				7404	74123	74123	74574	7451	74504	745133	BDR	BDR
												AB04 ↓ AB07
		SWITCH 4 ADDR	RES. 4.7KΩ	74504	DRES	7411	7425	DBAL		BDR	BDR	
										AB12 ↓ AB15	AB08 ↓ AB11	
	SWITCH 8 PISLOW (RTC)	SWITCH 8 PIFAST (MLC)	RES. 4.7KΩ	74193	74193	74192	74500			BDR (CONTROL)	BDR (CONTROL)	
	SWITCH 8 SWITCH 1 8-15	SWITCH 8 SWITCH 1 0-7	RES. 4.7KΩ	74193	74151	74151	74151	74151	74151	74151	74151	BDR
												DB08 ↓ DB03
	SWITCH 8 SWITCH 2 8-15	SWITCH 8 SWITCH 2 0-7	RES. 4.7KΩ	74193	74151	74151	74151	74151	74151	74151	74151	BDR
												DB04 ↓ DB07
	SWITCH 8 SWITCH 3 8-15	SWITCH 8 SWITCH 3 0-7	RES. 4.7KΩ	74193	74193	74151	74151	74151	74151	74151	BDR	BDR
											DB12 ↓ DB15	DB08 ↓ DB11

REVISION			
APPD	SYM	DESCR	DATE
MT	A	REL PROD	11/73
MT	B	ECN #0011	11/73
MT	C	ECN #011	7/1/75

A
B
C
D
E
F
G


NOTE 9 :

TOP VIEW


				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
DRAWN	DRF	5/4/73	TITLE INTEGRATED CIRCUIT LAYOUT			
CHECKED	DRF	6/13	CUSTOMER/NO.	DWG NO.	REV	
APPROVED	MT	6/13	MSMIMP	RTC-0011	WW	C

RTC

REVISION			
APPD	SYM	DESCR	DATE
MFK	A	REL PROD	8.12.73
MFK	B	ECH*0011	9.23.73



DRAWN		CHECKED		APPROVED		TITLE	
DRF	7/17/73	DRF	7/17/73	AIT	8/7/73	CLOCK CONTROL	
CUSTOMER NO. []						HSMIMP	
PROJECT NO. []						RTC-20 WW B	





REVISION			
APPD	SYM	DESCR	DATE
MFL	A	REL PROD	11 12 11
RFL	B	ECN # 0011	11 12 11

COMPUTER SYSTEMS DIVISION			
BULL. BERANK & NEWMAN INC			
CAMBRIDGE, MASS. 02138			
DRAWN	DRF	TITLE	CLOCK ADDRESS & DECODE
CHECKED	DRF	CUSTOMER NO.	050703
APPROVED	MYT	HSMIMP	RTC-21-WW B


RTC

REVISION			
APPD	SYM	DESCR	DATE
MFL	A	RCL PROD	11/27/73
MFL	B	ECN* 0011	11/27/73







COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN, INC CAMBRIDGE, MASS 02136			
DRAWN	DRF	DATE	TITLE
CHECKED	DRF	4/23	CLOCK DATA
APPROVED	MJT	1/27	DESIGN NO. HSMIMP
			RTS-22-WW B

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	11.2.73
	B	ECH# 0011	11.21.73
	C	ECH# 0157	11.21.73



COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	TITLE	
CHECKED	DRF	CLOCK TIMING CHAIN	
APPROVED	HOT	CUSTOMER NO.	DWG NO.
		HSMIMP	RTC-23-WW
		REV	C

RTC



REVISION			
APP'D	SYM	CL. NO.	DATE
WFL	A	REL PROD	11/17/78
WFL	B	ECON CO II	11/27/78

DRAWN		DRF	11/11	COMPUTER SYSTEMS DIVISION	
CHECKED		DRF	11/11	BOL BISHOP & NEWMAN INC	
APPROVED		WFL	11/11	CAMBRIDGE, MASS 02138	
SWITCH REGISTERS			DWG NO		
HSMIMP			RTC-24-WW		

Sense Inhibit Drivers

SID-02 Logic Description

SID-20 Schematic




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION		

SID

➔ SEE TAG-Ø2

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:		 Bolt Beranek and Newman Inc. Cambridge Massachusetts
DRAFTSMAN 12/8/75 <i>AT</i>		
DRAWING TITLE		SID LOGIC DESCRIPTION
CHECKER	ENGINEER <i>Seaside</i>	
APP'D FOR REL <i>...</i>	SIZE A	CODE IDENT NO.
APP'D (CUSTOMER)	SCALE	DRAWING NO. SID-Ø2
	REV	SHEET 1 OF 1






APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION		

SID

➔ SEE TAG-Ø2 _____

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:			Bolt Beranek and Newman Inc.	
	DRAFTSMAN <i>12/9/72 M</i>			Cambridge Massachusetts	
	CHECKER		DRAWING TITLE SID SCHEMATIC		
	ENGINEER <i>Gene 7512</i>				
	APP'D FOR REL <i>[Signature]</i>	SIZE A	CODE IDENT NO.	DRAWING NO. SID-2Ø	
APP'D (CUSTOMER)	SCALE	REV	SHEET 1 OF 1		






Synchronous Line Interface

SLI-02 Logic Description

SLI-05 Technical Reference

SLI-20 Schematics





APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR.	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	1/19/76	
		B	ECN 0218	7/21/76	

SLI

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:		Bolt Beranek and Newman Inc.	
	DRAFTSMAN <i>SA/MT</i>		Cambridge Massachusetts	
	CHECKER <i>EMT</i>	DRAWING TITLE		
	ENGINEER <i>J. D. M.</i>	SLI - LOGIC DESCRIPTION		
	APP'D FOR REL <i>J. D. M.</i>	SIZE	CODE IDENT NO.	DRAWING NO.
APP'D (CUSTOMER)	A		SLI - Ø2	
	SCALE	REV B	SHEET	OF



SLI LOGIC DESCRIPTION

The reader is assumed to have read the functional specification for this card. In particular, the description of the "bit-map" Appendix A should be at hand while reading this logic description. Also, for general notes about the drawings, see Appendix B.

SLI20

Drawing 20 contains the logic for miscellaneous INFIBUS control signals. In the upper left, the discontinuous INFIBUS signals are carried from one side of the INFIBUS connector to the other. This includes the precedence pulse PCDAB+. The remaining four INFIBUS signals used actively in the card are the: Strobe, Done pulse, Master Reset, and Rite signals. These are interfaced in the BDR D1. The status of the Rite signal during a particular memory reference is held in a flip-flop whose outputs are RITE+ and RITE-. The upper portion of the drawing shows a bank of 1K resistors used to generate positive logic signals for unused logic inputs throughout the card. Additionally, there are 6 single-pole switches and their associated pull up resistors used to generate signals in the Data-Type word (DT107 down through DT206). (DT105 and DT205 are no longer used in the logic.) These perform no active logic function in the card but may be used to indicate baud rates or identify individual cards in a system.

SLI21

Drawing 21 shows the interface address decoding for this card. The logic is straightforward and conventional. At the left are 5 BDRs providing a direct interface to the INFIBUS. Their inputs are unused (tied high in early versions of the card; left floating but gated off by grounding the strobes in later versions), and their outputs are used as part of the address selection logic. The switches on the card are used to select the address to be recognized by an individual card. To the right of center is a 13-input and-gate, whose output ADCOM- indicates that the address specified on the bus matches the switch settings on the card. Its inputs include bits 16-19 ungated, and bits 4-13 as selected by switches shown at the bottom of the drawing. The 7486 and 74136 bugs are exclusive-or circuits. Note 2 on the drawing indicates that a switch closure is used to specify recognition of a 1 in the corresponding address bit. It does

SLI

this by grounding the 1 input of the exclusive-or circuit associated with it. For example, with ASL11- grounded by the lowest switch in the leftmost switch of A3, a positive gate output ABS11+ will occur when the second gate input AB11+ is high. This will occur when the associated BDR input is low, indicating assertion of AB11B- on the INFIBUS. The output of the 4 gates in C3 is a wired-and configuration going high only when bits 4-7 compare correctly.

At the bottom of the drawing, an additional de-skewing gate is used to delay the strobe pulse STRB+ by an amount equivalent to the delay in the individual data bits before triggering the flip-flop whose output is ME+. A gate is also provided to inhibit ADSTR+ from clocking the flip-flop if the bus HOLD signal is present. Note that until the address selection cycle is started, the STRB+ pulse keeps the flip-flop in the "1" state. ME+ is a synchronized address selection signal used for all subsequent address dependent functions. Below this flip-flop is a 150 ns delay whose output ultimately generates a 60 ns DONE pulse.

In the upper right corner of the drawing is an octal decoder. Its inputs are the RITE signal, the low order address bits 1 and 3, and address bit 2 anded with MEPLS+. As is noted on the drawing, the octal decoder is strobed only on selection of the Data and Control words of an SLI. Each of the two independent halves of the SLI is provided with its own write-control, read-data and write-data decoded pulses. Below the octal decoder is a single and-gate whose output DRSTR+ is used to strobe the data BDRs during a read operation.

SLI22

Drawing 22 contains the data multiplexer and BDRs used to interface with the data portion of the INFIBUS. The 4 BDRs are shown at the right of the drawing; their non-bus outputs in all cases go to other drawings. Each of their inputs comes from a flip-flop used to synchronize the data information with the INFIBUS reading cycle. The flip-flops themselves are contained on three circuits (74174 and 74175) near the upper left and in the top center of the drawing. In all three cases the strobe used to latch the data is the data-read strobe DRSTR+. Note that this is the same signal used to strobe the BDRs themselves. This does not prohibit change of the signals on the INFIBUS at the beginning of the cycle, but the 150 ns duration of DRSTR+ is sufficient to ensure stabilization of outputs by the end of the cycle, when the signals are used on the bus.

The remaining logic is part of the data multiplexer. The low order 3 bits of the address decoding are brought in at the bottom of each bug, and the data bits to be decoded are brought in at the left. The bit assignment chart will be of considerable help in understanding the origin of these signals. Bugs used for the 1-out-of-8 decoders are 74151s. Their strobe is permanently enabled (negative), and because the input signals tend to be available in their low state when true, the low output is used. As an example: Bit 7, whose output is DAT07-, appears at the left center of the drawing. In conventional use of this bug, positive inputs and positive address bits are ordinarily used. Therefore, a certain amount of mental inversion is necessary to follow the logic. If the address on the INFIBUS is all zeros for bits 1, 2, and 3, the A, B, and C inputs of the multiplexer are all high. This results in the input D7 or pin 12 being gated through to the output pin 5. Each of the multiplexer bugs is therefore shown with the input addresses ascending from 0-7. The appropriate Data-Type register bit is at the bottom and the modem 2 data bit is shown at the top.

The same situation pertains to the bottom row of 74153s. Their strobe input is permanently enabled, and the positive states of their address bits are used as inputs. Note from the bit assignment chart that no outputs should result from Data bits 0-3, unless address bit 1 is asserted. This is carried out by a negative-and (actually an "or") gate at the output of each 74153. The correct function could not be obtained by strobing the multiplexers themselves with AB01- because of the nature of the bug.

In the upper left corner, for bits 14 and 15, the 74153s are used more conventionally, since the positive states of their inputs are available. The AB01- is used as a strobe for both, and the positive states of address bits 2 and 3 are used as selection inputs. Since the four data bit inputs are available in a positive state, the output will be positive, and the 7432 is unnecessary. As with each of the other multiplexers, the unsynchronized output is brought to a flip-flop for synchronization by the data-read strobe. This step is required because of the ultimate use of SLIs in systems containing Parity (PAR) cards.

SLI

SLI23

Drawings 23 and 24 show the detailed logic specific to modem #1. 25 and 26 are identical, except that each signal name has had a "1" replaced with a "2", indicating that it is the second modem logic. Drawings 23 and 24 will be described. The lower edge connector is for the modem 1 cable.

General parts of drawing 23 are as follows: in the center of the drawing is a COM2601 LSI bug, a 40-pin USRT (Universal Synchronous Receiver Transmitter), see Appendix C. The portion having to do with received data is shown in drawing 23; the transmitter portion is shown on drawing 24. In the upper left corner of 23 are the serial inputs and clocks coming from the modem. Below them is an 8-bit shift register used for the determination of the sync character being used (ASCII or EBCDIC). Below that is logic involved in resetting the receiver portion of the USRT. In the lower center are 2 flip-flops having to do with error conditions derived from the USRT parity error and overrun. Immediately to the right of these are 3 flip-flops and 2 gates having to do with sync-character detection and a transition to data mode following sync characters. Above these are a flip-flop, two oneshots and a pair of gates involved in synchronization of Data-Ready with the INFIBUS. To the right of the USRT are 8 bits of flip-flop storage for the second rank of double buffering. One rank of parallel buffering is contained within the USRT itself.

Data enters from the modem with the characteristics shown in the waveform to the left of USRT. The data bits are sampled on the negative transition of the clock in two places. One is the USRT itself. The second is the 8-bit shift register. A previous reset signal will have set all the bits of this register to 1 and the normal condition of a synchronous modem line with no data on it is all ones. Therefore, the succeeding clock pulses will cause no change in the outputs of the 74164. When a transition to a zero occurs it will ultimately be shifted down to the bottom of this register. At that point the 1LSB1+ signal goes low, gating off further clock signals into the shift register. The register then contains 8 bits of information that begin with a 0; Ordinarily it will be a SYN character of either ASCII or EBCDIC format. The program may detect this with the status bit ST100 and therefore determine whether an ASCII or an EBCDIC terminal dialed into its associated modem. Once this has been determined, there should be no further use for the shift register. Ordinarily, if an unknown character is read from these status

bits 0-7, the program will reset the system, and again search for SYNC characters, assuming that noise was the cause of the transition to zero in the data.

The unorthodox symbol used to show the gating of shift pulses into the First-Character-Received register accurately describes the logical function taking place. Its pin 2 remains high, enabling negative transitions on pin 1 to produce positive transitions at its output and to the shift register trigger input.

Turning now to the USRT, several things begin to happen. The USRT contains a holding register, into which the program has previously deposited an 8-bit character to be searched for in the data stream as a sync character. Due to the possibility of phoneline noise generating sync characters, synchronous line protocols invariably call for multiple sync characters to be used in establishing synchronization. Logic exists to do that. When the USRT has detected that 8 bits matching the specified sync character have come into the serial input, its Sync-Character-Received pin (17) goes high. Although the program can sense this on RD114, the logic about to be described makes this unnecessary. The two flip-flops 1SYN1 and 2SYN1 have the function of determining that two or more sequential sync characters have arrived, and establish a "data mode" only at the transition to the first non-sync (data character) after two or more syncs.

Both flip-flops begin in a reset condition due to the Reset-Receiver pulse RESR1- coming from the oneshot in the lower left corner of the drawing. At this point, the USRT specification and its timing diagram, located in Appendix C, should be consulted. Note that the Sync-Character-Received signal comes up before the Received-Data-Available RDA1+ signal goes high. This sets the lower flip-flop causing the signal 1SYN1+ to go high, and enabling the upper flip-flop.

Let us now consider the case where only one sync character is received, presumably caused by noise on the modem line. To the right of these two flip-flops is a 4-input gate whose input pins 1, 2, and 4 are now high (pin 2 is high because the data flip-flop has been cleared previously by the reset pulse). After the next 8 bits have been clocked into the USRT, if these 8 do not contain a sync character, the SCR signal drops, causing its inversion signal NSCR1+ to make the remaining input of the 4 input gate go high. NOIS1-, its output, now drops, feeding back into the reset oneshot, and setting the system back into a

condition where it once again searches for sync characters. (A 33 pf capacitor is provided to prevent "runting" of the NOIS1-pulse.) The positive transition in NSCR1+ does not produce data mode since the remaining input to the two input gate, signal 2SYN1+, is still in the low state.

If on the other hand a second sync character follows the first, the following will take place: the first sync character makes 1SYN1+ high, priming the D input of the 2SYN1 flip-flop. Eight bits later, the RDA1+ signal strobes that flip-flop, causing 2SYN1+ to go high, and disabling the four input gate directly below it. These will remain in this state for as long as sync characters are received. Each new sync character strobes both flip-flops into the set condition, but both are set already. The NSCR1+ signal is low because continuous sync characters are being received. Eventually a non-sync character will be shifted into the USRT and the Sync-Character-Received signal will drop, as shown in the waveform to the bottom right of the USRT symbol. This transition causes SDAT1- (the output of the 2 input gate) to drop, and sets the data-mode flip-flop DATA1+. Because 2SYN1- has been low, the 4 input gate has been disabled so that the transition to non-sync has not produced an output of the noise gate. Once data-mode has been achieved, that gate is disabled by its pin 2 so that appearance or disappearance of a sync character in the following data stream does not cause the system to self-reset. Note that until the DATA signal has gone high, the flip-flop in the upper right corner of the drawing has been cleared by reset signals and has never indicated to the program that the Receiver-Buffer-Full signal (RBFL1+) has been present. With the appearance of the data signal this flip-flop will be set anytime its clock input is triggered.

The data portion of the USRT works as follows: the 8 data lines appear on the right side of its symbol (RD1-RD8), with RD1 ordinarily being the least significant bit, but in any event being the first bit serially received. The bug contains a data output strobe which is not used and is tied high, pin 25. Upon the arrival of 8 bits, the internal serial register is transferred broadside into an internal holding register whose outputs are the RD1-8 bits. Simultaneously, the RDA1+ signal is raised, indicating that received data is available at the outputs of the USRT. This frees-up the internal shift register to continue receiving the next 8 bits without having produced an overrun condition. Logic external to the USRT is required to furnish a Received-Data-Available-Reset signal (RDAR1+) to the bug in order to indicate that its output buffer has been emptied

and new serial data may be transferred to it when received. The specifications of that pulse are 200 ns, minimum, and a 400 ns oneshot is provided, shown in the upper right corner of the drawing. Its output signals the USRT that its buffer has been transferred into the 8-bit register to the right of the USRT symbol, by the leading edge of the 400 ns pulse, RDAR1+. This transition is allowed to take place only when that external buffer has been emptied by the program as indicated by the low state of Receiver-Buffer-Full, RBFL1+. At the transition to data mode, this signal is low, and therefore the pin 1 input of the 400 ns oneshot is primed. RDA1+ goes high, triggering the oneshot and producing an immediate RDAR1+. The extreme slowness of the LSI bug prevents any possibility of a race condition. The RDA signal drops substantially after RDAR. At the trailing edge of the 400 ns pulse, the Receiver-Buffer-Full flip-flop is triggered on, since its D input is high. This signals the program that received data is available in the outputs of the 8-bit holding register. The program is presumably in a loop reading this data register, searching for a 1 in this Ready bit, bit 15. Each time it reads the data register, the 60 ns oneshot is triggered by RDATA1-. Its output however, produces no Clear-Receiver-Buffer-Full signal (CRBF1-) because the pulse is gated off by DAS15+ as long as "old" data is still in the buffer. DAS15 is the synchronized Receiver-Buffer-Full signal that is put on data bit 15 during this read. Only when RBFL has been in the 1 state, signifying new data, will DAS15+ be high, which causes a reset to the Receiver-Buffer-Full flip-flop. At that point, RBFL1+ goes low again, priming the 400 ns oneshot.

Note that due to program timing there may be a substantial delay between receiver-buffer-full and the reading-out of that 8-bit buffer. Under these conditions, the 400 ns oneshot will have its pin 2 input high from RDA1+ and be waiting for the pin 1 input to drop. In that case the data will be available at the output of the USRT and will be transferred into the second rank immediately upon program readout of the data already there. 400 ns seconds later the receiver-buffer-full flip-flop will be set once again. Thus the program has nearly two full serial byte times in which to empty the buffer before data will have been lost. The loss of data is indicated in the program by Data Bit 8, Receiver Overrun Error. The USRT produces an ROR signal for Receiver Overrun whenever it is forced to transfer data from its serial register to its output holding register prior to an emptying of that register, signaled by RDAR. This overrun causes a rising transition of ROR1+ and sets the overrun flip-flop in the bottom center of the drawing. Note that this flip-flop was

SLI

held in the reset condition until data mode had been achieved, and since data mode is disabled whenever the system is reset, the overrun flip-flop is similarly disabled.

Above the overrun flip-flop is the parity error flip-flop, which behaves in a similar manner. The program has the ability to specify whether parity checking is desired. If it is so indicated, and if a parity error has been detected, the RPE1+ signal rises setting the parity error flip-flop. It too is cleared by the reset signal indirectly through the data flip-flop. Turning to the lower left corner of the drawing, reset conditions are carried out by a oneshot specified to be 1 ms in duration or longer. The bit assignment chart shows that control bit zero is the receiver reset bit; hence data bit 0 and the write-control signal are gated together producing RRES1-. This signal, or master reset, or the previously mentioned noise signal, fires the 1.5 ms oneshot. Its output is used to reset the USRT causing it to resume searching for sync characters, sets all the bits in the First-Character-Received shift register, and provides a number of miscellaneous reset signals throughout the drawing.

SLI24

Drawing 24 contains the logic surrounding the transmit portion of the USRT bug. It also shows the modem interconnections at the left side of the drawing, the RS232-to-TTL level shifters immediately to the right of the modem connector, and the various bits of the control register in the upper right corner. In the upper portion, a 555 oscillator is provided for internal testing, and immediately below it is a 74157 bug used to bring about internal Loop-Back Mode for self-testing. To the right of the LSI bug is a holding register (a 6-bit and a 4-bit bug) and 3 gates used to decode the upper 2 of these 10 bits. The control circuitry for that is at the rightmost part of the drawing.

The input connector is shown at the left side of the drawing. With the exception of the two clock and the two data signals, all signals are mode and status bits for controlling and obtaining slow speed information from the modem. These are passed through directly to the program in the control and status words and may be used or ignored as is appropriate for the modem in use and the modem protocol specified. Their functions are described in some detail in the functional specification and in EIA Specification RS232. The interface circuits are standard

RS232 drivers and receivers, both of which invert their signals. Status and control signals are high in the ON or assertion case, and low when gated OFF. Data signals are 1 when low and 0 when high, and the transitions in data are specified to take place at the positive transition of the clock pulses. Data strobing on input therefore, is done at the negative transition of the clock pulse. The telecommunication terms "mark" and "space" refer to 1 and 0 of the data, respectively, and a modem leaves its data output in the marking or low state in the absence of data.

The 4 flip-flops in the upper right corner are cleared by master reset, and are read or cleared by the program as it writes the appropriate ones and zeros to the control register. The name of each function is written next to each flip-flop. The loop test function will be described later. The two states of control bit 7 are 7-bits-plus-parity in the ONE case, and 8-bits-and-no-parity in the ZERO case. The output of the flip-flop is connected to two of the mode bits of the USRT, as explained in its data sheet. The remaining control bits to the USRT are grounded or tied high as is appropriate for the application.

The USRT has 8 data bits into it, and a choice of 3 strobes determining where these data bits will go. As in the receive case, the USRT has a shift register connected directly to its serial output and clock, and an internal parallel holding register which is automatically transferred to this serial register after 8 bits have been shifted out. At that point a buffer empty signal from the USRT transmitter, TBMT1+, is asserted, indicating to the logic that it may load the data inputs from an external holding register, located to the right of the USRT symbol.

In addition to the data strobe, TDS1+, there are two other strobes into the bug. They provide DC sets and are independent of both the clock and the Transmitter-Buffer-Empty output signal. RSS1+ is used to specify that the 8 bits are to be placed in a holding register inside the bug, used for comparison with the incoming data stream for character synchronization, as described above in SLI23. The second, TSS1+, is analogous to it. A second holding register specifies a given sync character which will be transmitted serially on the line in the absence of data. This is equivalent to an "underflow" condition, and in those protocols which allow it, will permit the program to fall behind without losing character sync. The bit assignment chart shows that these are derived from writing data bits 8 and 9, respectively. In the

SLI

bits 8 and 9, respectively. In the absence of either of these bits, the data bits are considered to be transmitted data, and strobe TDS1+ is asserted instead. Data bits 8 and 9 are carried along with the 8 valid data bits so that there are 10 bits of storage in the external parallel register. This provides total synchronization of what otherwise would be control signals. The 2 outputs are decoded into the three possibilities by the 3 and-gates located to the right of the USRT. It is perfectly permissible to write both transmitted and received sync characters simultaneously.

The program, by polling status bit 15, can determine that the transmitter buffer is empty and it may therefore do a WRITE into the data register. When power is first applied, it takes several byte times for the system to reach stability. The transmitter portion of the SLI bug cannot be reset, so some number of random bits is transmitted. At the end of that, TBMT is asserted and the previously cleared (or program-set) contents of the holding register are transferred into the SLI bug by the 400 ns oneshot. Ordinarily, the first 2 words written by the program to the bug are the specified sync characters.

Two conditions are necessary to trigger the 400 ns oneshot and generate the strobe: the holding register must contain information, as indicated by TFUL1+; and the USRT transmitter buffer must be empty, as indicated by TBMT1+. The 400 ns pulse strobes the 3 and-gates, determining the destination of the 8 data bits, and also clears the flip-flop in the lower right corner asserting the Transmitter-Buffer-Empty signal. This flip-flop remains cleared until the program writes a new data word, at which time it is set by WDAT1+, which is derived from the address decoding on drawing 21. This strobes the INFIBUS data lines into the 10-bit holding register, and the buffer remains "full" until these bits have been transferred into the USRT.

Above the USRT symbol, is a 74157. It is a 4-bit multiplexer or half adder whose strobe is always asserted. Its function is to allow the two serial data and the two serial clock signals to be connected directly to the modem or to allow loop testing when the TEST1+ signal is present at the top of the multiplexer. When this select line is low, the modem signals are applied to the USRT. When it is high however, the USRT data signals are connected together and the two clock signals are connected to a free-running oscillator shown just above the multiplexer. This square wave runs at about 12KHz, and its


output also is made available on the interface plug pin 26, which is not used in connecting to modems. A properly connected looping plug can therefore be plugged into the edge card connector and allow testing of the drivers as if a modem were providing this clock signal. See Appendix D.

Note that the transmitted data signal to the modem is inhibited except when the modem has asserted Clear-To-Send. This is done because certain half-duplex modems become confused when their data lines are not held at mark when they are in receive mode. Without this signal, the data line would presumably continue to accept sync characters, since the transmit clock will free run even in the absence of the Clear-To-Send signal with certain modems. The looping plug suggested above connects Clear-To-Send to Request-To-Send, and the program should control the latter appropriately. If the modem in use does not provide a CTS signal, a jumper within the modem or its interconnecting cable should be provided to hold it ON.

SLI25 and SLI26

These two drawings are logically identical to drawings 23 and 24. The signal names in all cases end in "2", where in former cases they ended in "1", indicating that it is modem 2 and its logic that are involved. The loop test circuitry is independently controlled, but shares the common clock.

SLI



FIRST UNIT	XXX0	2	4	6	
SECOND UNIT	8	A	C	E	
BIT	DEVICE TYPE (DT)	STATUS (ST)	CONTROL (CR)	DATA ← READ (DR) WRITE (DW) →	
15	8 BIT DEVICE TYPE	0	TRANS BUFFER EMPTY	INPUT DATA READY	
14		0	SYN TRANSMITTED	SYN RECEIVED	
13		0			
12		0			
11		0			
10		1	CLEAR TO SEND	REQ. TO SEND	
9		0	CARRIER DETECT	LOOP TEST	RCVR. PARITY ERROR STORE TRANS SYN
8		0	DATA SET READY	DATA TERMINAL READY	RCVR. OVERRUN ERROR STORE RCVR SYN
7	BAUD RATE CODE	FIRST CHAR RCD (TEST BIT 0 FOREVEN)	7 BIT-PLUS-PARITY MODE	INPUT DATA BYTE	
6	BAUD RATE CODE		(RESERVED FOR EVEN PARITY MODE)		OUTPUT DATA BYTE
5					
4					
3					
2					
1					
0					

* CR0 WILL ALWAYS BE 0 WHEN READ


1903

Appendix B. General Notes About Logic Drawings

1. Logic names tend to be given in their TRUE state for positive logic, e.g., when a write cycle is taking place, RITE+ will be high and RITE- will be low.
2. VOLTS- is ground (logic-low), named this way for the convenience of the program that generates the paper tape for the automatic wirewrap machine.
3. VOLTS+ similarly is logic-high, actually a 1K resistor to Vcc, driving up to 20 loads. Since several are required, VOLT1+, VOLT3+, etc., are used, designating on which drawing most of the loads are found.
4. Signals that leave a drawing show the destination drawings as [20,22], etc. On those drawings, for example, the drawing containing the logic source is designated (21).
5. INFIBUS signals usually have names ending in B, such as RITEB-.
6. The INFIBUS connector is designated P1 on the side that Lockheed calls P1A, and P2 on Lockheed's side P1B. The "outside" edge connector is designated J1 and J2 (1 through 55) for LEC's J1A and J1B respectively.

SLI





SMC Microsystems Corporation
 35 Marcus Boulevard
 Hauppauge, New York 11787
 (516) 273-3100
 TWX: 510-227-8898

COM2601



Universal Synchronous Receiver/Transmitter

FEATURES

- **STR, BSC**—Bi-sync and interleaved bi-sync modes of operation
- **Fully Programmable**—data word length, parity mode, receiver sync character, transmitter sync character
- **Full or Half Duplex Operation**—can receive and transmit simultaneously at different baud rates
- **Fully Double Buffered**—eliminates need for precise external timing
- **Directly TTL Compatible**—no interface components required
- **Tri-State Data Outputs**—bus structure oriented
- **IBM Compatible**—internally generated SCR and SCT signals
- **High Speed Operation**—250K baud, 200ns strobes
- **Low Power**—300mW
- **Input Protected**—eliminates handling problems
- **Hermetic Dip Package**—easy board insertion

GENERAL DESCRIPTION

The Universal Synchronous Receiver/Transmitter is an MOS/LSI monolithic circuit that performs all the receiving and transmitting functions associated with synchronous (STR, BSC, Bi-sync, and interleaved bi-sync) data communications. This circuit is fabricated using SMC's P-channel low voltage oxide-nitride technology, allowing all inputs and outputs to be directly TTL compatible. The duplex mode, baud rate, data word length, parity mode, receiver sync character, and transmitter sync character are independently programmable through the use of external controls. The USR/T is fully double buffered and internally generates the sync character received and sync character transmitted signals. These programmable features provide the user with the ability to interface with all synchronous peripherals.





MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, V _{CC}	+0.3 V
Negative Voltage on any Pin, V _{CC}	-25 V

* Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


ELECTRICAL CHARACTERISTICS (T_A=0-+70°C, V_{CC}=+5V±5%, V_{DD}=-12V±5%, unless otherwise noted)

Parameter	Min	Typ	Max	Unit	Conditions
<u>D.C. CHARACTERISTICS</u>					
INPUT VOLTAGE LEVELS					
Low-level, V _{IL}	V _{DD}		0.8	V	
High-level, V _{IH}	V _{CC} -1.5		V _{CC}	V	
OUTPUT VOLTAGE LEVELS					
Low-level, V _{OL}		0.2	0.4	V	I _{OL} = 1.6mA
High-level, V _{OH}	2.4	4.0		V	I _{OH} = -100µA
INPUT CURRENT					
Low-level, I _{IL}			1.6	mA	see note 1
OUTPUT CURRENT					
Leakage, I _{LO}			-1	µA	RDE = V _{IL} , 0 ≤ V _{OUT} ≤ +5V
Short circuit, I _{OS} **			10	mA	V _{OUT} = 0V
INPUT CAPACITANCE					
All inputs, C _{IN}		5	10	pf	V _{IN} = V _{CC} , f = 1MHz
OUTPUT CAPACITANCE					
All outputs, C _{OUT}		10	20	pf	RDE = V _{IL} , f = 1MHz
POWER SUPPLY CURRENT					
I _{CC}			20	mA	All outputs = V _{OH}
I _{DD}			15	mA	
<u>A.C. CHARACTERISTICS</u>					
CLOCK FREQUENCY	DC		250	KHz	RCP, TCP
PULSE WIDTH					
Clock	1			µs	RCP, TCP
Receiver reset	1			µs	RR
Control strobe	200			ns	CS
Transmitter data strobe	200			ns	TDS
Transmitter sync strobe	200			ns	TSS
Receiver sync strobe	200			ns	RSS
Receiver data available reset	200			ns	RDAR
INPUT SET-UP TIME					
Data bits	0			ns	DB1-DB8
Control bits	0			ns	NPB, NDB2, NDB1, POE
INPUT HOLD TIME					
Data bits	0			ns	DB1-DB8
Control bits	0			ns	NPB, NDB2, NDB1, POE
STROBE TO OUTPUT DELAY					
Receive data enable		180	250	ns	Load = 20pf+1TTL input RDE: Tpd1, Tpd0
OUTPUT DISABLE DELAY		100	250	ns	RDE

** Not more than one output should be shorted at a time.

NOTES:

- Under steady state condition no current flows for TTL or MOS interfacing. A switching current of 1.6mA maximum flows during a high to low transition of the input.
- The tri-state output has 3 states:
 - low impedance to V_{CC}
 - low impedance to GND
 - high impedance OFF ≈ 10M ohms
 The OFF state is controlled by the RDE input.



DESCRIPTION OF PIN FUNCTIONS

Pin No.	Symbol	Name	Function
1	V _{CC}	Power Supply	+5 volt Supply
2	TBMT	Transmitter Buffer Empty	This output is at a high-level when the transmitter data buffer register may be loaded with new data.
3	TSO	Transmitter Serial Output	This output serially provides the entire transmitted character. This character is extracted from the transmitter data buffer register provided that a TDS pulse occurs during the presently transmitted character. If TDS is not pulsed, the next transmitted character will be extracted from the transmitter sync register.
4	GND	Ground	Ground
5	SCT	Sync Character Transmitted	This output is set high when the character loaded into the transmitted shift register is extracted from the transmitter sync register, indicating that the TDS was not pulsed during the previously transmitted character. This output is reset low when the character to be transmitted is extracted from the transmitter data buffer register. This can only occur if TDS is pulsed.
6	V _{DD}	Power Supply	-12 volt Supply
7-14	DB1-DB8	Data Bus Inputs	This 8 bit bus inputs information into the receiver sync register under control of the RSS strobe, into the transmitter sync register under control of the TSS strobe, and into the transmitter data buffer register under control of the TDS strobe. The strobes operate independently of each other. Unused bus inputs should be at a high level. The LSB should always be placed on DB1.
15	RR	Receiver Reset	This input should be pulsed to a high-level after power turn-on. This resets the RDA, SCR, ROR, and RPE outputs to a low-level. The transition of the RR input from a high-level to a low-level sets the receiver into the search mode (bit phase). In the search mode the serially received data bit stream is examined on a bit by bit basis until a sync character is found. A sync character is found, by definition, when the contents of the receiver sync register and the receiver shift register are identical. When this occurs the SCR output is set high. This character is then loaded into the receiver buffer register and the receiver is set into the character mode. In this mode each character received is loaded into the receiver buffer register.
16	RPE	Receiver Parity Error	This output is a high-level if the received character parity bit does not agree with the selected parity.

SLI



Description of Pin Functions (cont.)

Pin No.	Symbol	Name	Function															
17	SCR	Sync Character Received	This output is set high each time the character loaded into the receiver buffer register is identical to the character in the receiver sync register. This output is reset low the next time the receiver buffer register is loaded with a character which is not a sync character.															
18	TSS	Transmitter Sync Strobe	A high-level input strobe loads the character on the DB1-DB8 lines into the transmitter sync register.															
19	TCP	Transmitter Clock	The positive going edge of this clock shifts data out of the transmitter shift register, at a baud rate equal to the TCP clock frequency.															
20	TDS	Transmitter Data Buffer Strobe	A high-level input strobe loads the character on the DB1-DB8 lines into the transmitter data buffer register.															
21	RSS	Receiver Sync Strobe	A high-level input strobe loads the character on the DB1-DB8 lines into the receiver sync register.															
22	RSI	Receiver Serial Input	This input accepts the serial bit input stream.															
23	RCP	Receiver Clock	The negative-going edge of this clock shifts data into the receiver shift register, at a baud rate equal to the RCP clock frequency.															
24	RDAR	Receiver Data Available Reset	A high-level input resets the RDA output to a low-level.															
25	RDE	Received Data Enable	A high-level input enables the outputs (RD8-RD1) of the receiver buffer register															
26	RDA	Receiver Data Available	This output is at a high-level when an entire character has been received and transferred into the receiver buffer register.															
27	ROR	Receiver Over-Run	This output is at a high-level if the previously received character is not read (RDA not reset) before the present character is transferred into the receiver buffer register.															
28-35	RD8-RD1	Receiver Data Output	These are the 8 tri-state data outputs enabled by RDE. Unused data output lines, as selected by NDB1 and NDB2, have a low level output, and received characters are right justified, i.e. the LSB always appears on the RD1 output.															
36, 38	NDB2, NDB1	Number of Data	These 2 inputs are internally decoded to select either 5, 6, 7, or 8 data bits/character as per the following truth table: <table border="1" style="margin-left: 40px;"> <thead> <tr> <th>NDB2</th> <th>NDB1</th> <th>data bits/character</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>5</td> </tr> <tr> <td>L</td> <td>H</td> <td>6</td> </tr> <tr> <td>H</td> <td>L</td> <td>7</td> </tr> <tr> <td>H</td> <td>H</td> <td>8</td> </tr> </tbody> </table>	NDB2	NDB1	data bits/character	L	L	5	L	H	6	H	L	7	H	H	8
NDB2	NDB1	data bits/character																
L	L	5																
L	H	6																
H	L	7																
H	H	8																


Description of Pin Functions (cont.)

Pin No.	Symbol	Name	Function
37	NPB	No Parity Bit	A high-level input eliminates the parity bit from being transmitted. In addition, it is necessary that the received character contain no parity bit. Also, the RPE output is forced to a low-level. See pin 40, POE.
39	CS	Control Strobe	A high-level input enters the control bits (NDB1, NDB2, POE, and NPB) into the control bits register. This line may be strobed or hard wired to a high-level.
40	POE	Odd/Even Parity Select	The logic level on this input, in conjunction with the NPB input, determines the parity mode for both the receiver and transmitter, as per the following table:

NPB	POE	MODE
L	L	odd parity
L	H	even parity
H	X	no parity
		X=don't care

ADDITIONAL TIMING INFORMATION
(Typical Propagation Delays)

SLI






DESCRIPTION OF OPERATION - RECEIVER/TRANSMITTER

The input clock frequency for the receiver is set at the desired receiver baud rate and the desired receiver sync character (synchronous idle character) is loaded into the receiver sync register. When the Receiver Reset input transitions from a high-level to a low-level the receiver is set into the search mode (bit phase). In the search mode the serially received data bit stream is examined on a bit by bit basis until a sync character is found. A sync character is found, by definition, when the contents of the receiver sync register and the receiver shift register are identical. When this occurs the Sync Character Received output is set high. This character is then loaded into the receiver buffer register and the receiver is set into the character mode. In this mode each character received is loaded into the receiver buffer register. The receiver provides flags for Receiver Data Available, Receiver Over Run, Receiver Parity Error, and Sync Character Received. Full double buffering eliminates the need for precise external timing by allowing one full character time for received data to be read out.


The input clock frequency for the transmitter is set at the desired baud rate and the desired transmitter sync character is loaded into the transmitter sync register. Internal logic decides if the character to be transmitted out of the transmitter shift register is extracted from the transmitter data register or the transmitter sync register. The next character transmitted is extracted from the transmitter data register provided that a Transmitter Data Strobe pulse occurs during the presently transmitted character. If the Transmitter Data Strobe is not pulsed, the next transmitted character is extracted from the transmitter sync register and the Sync Character Transmitted output is set to a high level. Full double buffering eliminates the need for precise external timing by allowing one full character time to load the next character to be transmitted.

There may be 5, 6, 7, or 8 data bits and odd/even or no parity bit. All inputs and outputs are directly TTL compatible. Tri-state data outputs levels are provided for the bus structure oriented signals. Input strobe widths of 200ns, output propagation delays of 250ns, and receiver/transmitter rates of 250K baud are achieved.

FLOW CHART - TRANSMITTER




FLOW CHART - RECEIVER



SLI

USRT TIMING DIAGRAM



NOTE 1
 The transmitter shift register is loaded with the next character at the positive clock transition at the leading edge of the last bit of the current character on the TSO output. TBMT is set high approximately two microseconds after this clock transition. If it is desired that the next character be extracted from the transmitter data register the leading edge of the TDS should occur at least one microsecond prior to this clock transition.

NOTE 2
 In order to avoid an ROR indication the leading edge of the RDAR pulse should occur at least one microsecond prior to the negative clock transition corresponding to the center of the first bit after the last data bit on the RSI input.

NOTE 3
 The ROR, RPE, SCR and RD1-RD8 outputs are set to their correct levels approximately two microseconds after the negative clock transition corresponding to the center of the first bit after the last data bit on the RSI input. The RDA output is set high at the next negative clock transition. The solid waveforms correspond to a control register setting of 5 data bits and a parity bit. The dashed waveforms are for a setting of 6 data bits and no parity bit.

Am2812 / Am2812A • Am2813 / Am2813A

32 x 8 - Bit and 32 x 9 - Bit First-in First-out Memories
Advanced Micro Devices

Complex MOS Integrated Circuits



Distinctive Characteristics

- Completely independent read and write operations
- "Half-full" flag
- Am2812 has serial or parallel input and output
- Data rates up to 1 MHz

FUNCTIONAL DESCRIPTION

The Am2812 and Am2813 are 32 word by 8-bit and 9-bit first-in first-out memories, respectively. Both devices have completely independent read and write controls and have three-state outputs controlled by an output enable pin (OE). Data on the data inputs (D_i) are written into the memory by a pulse on load (PL). The data word automatically ripples through the memory until it reaches the output or another data word. Data is read from the memory by applying a shift out pulse on PD. This dumps the word on the outputs (Q_i) and the next word in the buffer moves to the output. An output ready signal (OR) indicates that data is available at the output and also provides a memory empty signal. An input ready (IR) signal indicates that the device is ready to accept data and also provides a memory full signal. Both the Am2812 and Am2813 have master reset inputs which clear all data from the device (reset to all LOWs), and a FLAG signal which goes HIGH when the memory contains more than 15 words.


The Am2812 can perform input and output data transfer on a bit-serial basis as well as on 8-bit parallel words. The input buffer is in reality an 8-bit shift register which can be loaded in parallel by the PL command or can be loaded serially through the D_0 input by using the SL clock. When 8 bits have been shifted into the input buffer serially, the 8-bit word automatically moves in parallel through the memory. The output includes a built-in parallel-to-serial converter, so that data can be shifted out of the Q_7 output by using the SD clock. After 8 clock pulses a new 8-bit word appears at the outputs.

The timing and function of the four control signals, PL, IR, PD, and OR, are designed so that two FIFOs can be placed end to end, with OR of the first driving PL of the second and IR of the second driving PD of the first. With this simple interconnection, strings of FIFOs can control each other reliably to make a FIFO array any number of words deep.


ORDERING INFORMATION

Package Type	Frequency	Temperature Range	Am2812 Order Number	Am2813 Order Number
Hermetic DIP	500KHz	0°C to +70°C	AM2812DC	AM2813DC
Hermetic DIP	500KHz	-55°C to +125°C	AM2812DM	AM2813DM
Hermetic DIP	1MHz	0°C to +70°C	AM2812ADC	AM2813ADC
Hermetic DIP	1MHz	-55°C to +125°C	AM2812ADM	AM2813ADM

LOGIC SYMBOLS



CONNECTION DIAGRAMS Top Views



SLI

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{DD} Supply Voltage	V _{SS} -7V to V _{SS} +0.3V
V _{GG} Supply Voltage	V _{SS} -20V to V _{SS} +0.3V
DC Input Voltage	V _{SS} -10V to V _{SS} +0.3V

OPERATING RANGE

Part Number	Ambient Temperature	V _{SS}	V _{DD}	V _{GG}
Am2812DC, Am2812ADC Am2813DC, Am2813ADC	0°C to +70°C	5.0V ±5%	0V	-12V ±5%
Am2812DM, Am2812ADM Am2813DM, Am2813ADM	-55°C to +125°C	5.0V ±5%	0V	-12V ±5%

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
V _{OH}	Output HIGH Voltage	I _{OH} = .300mA	V _{SS} -1.0			V
V _{OL}	Output LOW Voltage	I _{OL} = 1.6mA			0.4	V
V _{IH}	Input HIGH Level		V _{SS} -1.0			V
V _{IL}	Input LOW Level				0.8	V
I _{IL}	Input Leakage Current	V _{IN} = 0V			1.0	μA
I _{IH}	Input HIGH Current	V _{IN} = V _{SS} -1.0V	250			μA
V _{PUP}	Input Pull-up Initiation Voltage	(Note 2)			2.0	V
		V _{SS} = MIN.			2.2	V
		V _{SS} = MAX.				V
V _{BAR}	Voltage at Peak Input Current	(Note 2)			V _{SS} -1.5	V
I _{BAR}	Maximum Input Current	(Note 2)			1.6	mA
I _{GG}	V _{GG} Current	T _A = 0°C to +70°C		14	22	mA
		T _A = -55°C to +125°C			27	mA
I _{DD}	V _{DD} Current	T _A = 0°C to +70°C		30	45	mA
		T _A = -55°C to +125°C			55	mA


Notes: 1. Typical limits are at V_{SS} = 5.0V, V_{GG} = -12.0V, T_A = 25°C
 2. Pull up circuit on Am2813 only. See graph of input V-I characteristics.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Parameters	Conditions/Note	Test Conditions	Am2812 Am2813			Am2812A Am2813A			Units
			Min.	Typ.	Max.	Min.	Typ.	Max.	
f _p	Maximum Parallel Load or Dump Frequency		0.5			1.0			MHz
t _{IR+}	Delay, PL or SL HIGH to IR In-Active		100	300	1100	80	300	450	ns
t _{IR-}	Delay, PL or SL LOW to IR Active		100	250	800	80	250	400	ns
t _{pwH(P)}	Minimum PL or PD HIGH Time				100			80	ns
t _{pwL(P)}	Minimum PL or PD LOW Time				100			80	ns
t _{pwH(S)}	Minimum SL or SD HIGH Time	Am2812 only			350			300	ns
t _{pwL(S)}	Minimum SL or SD LOW Time	Am2812 only			350			300	ns
t _{h(D)}	Data Hold Time			190	250		170	200	ns
t _{s(D)}	Data Set-Up Time	to PL			0			0	ns
		to SL			100			90	
t _{OR+}	Delay, PD or SD HIGH to OR LOW	OE HIGH	100	450	1100	100	350	520	ns
t _{OR-}	Delay, PD or SD LOW to OR HIGH	OE HIGH	100	400	850	100	300	470	ns
t _{PT}	Ripple through Time	FIFO Empty			10			8	μs
t _{DH}	Delay, OR LOW to Data Out Changing	PD = LOW	50	200		50	200		ns
t _{DA}	Delay, Data Out to OR HIGH	PD = HIGH	0	100		0	100		ns
t _{MRW}	Minimum Reset Pulse Width				400			400	ns
t _{DO}	Delay, OE LOW to Output OFF				400			400	ns
t _{EO}	Delay, OE HIGH to Output Active				400			400	ns
t _{DF}	Delay from PL or SL HIGH to Flag HIGH or PD or SD HIGH to Flag LOW			0.5	1.0		0.5	1.0	μs
CI	Input Capacitance				7			7	pF

Notes: 3. IR is active HIGH on Am2813 and active LOW on Am2812.
 4. Minimum and maximum delays generally occur at opposite temperature extremes. Devices at approximately the same temperature will have compatible switching characteristics and will drive each other.

LOGIC BLOCK DIAGRAM



DESCRIPTION OF THE Am2812 and Am2813 FIFO OPERATION

The Am2812 and Am2813 FIFOs consist internally of 32 data registers and one 32-bit control register, as shown in the logic block diagram. A "1" in a bit of the control register indicates that a data word is stored in the corresponding data register. A "0" in a bit of the control register indicates that the corresponding data register does not contain valid data. The control register directs the movement of data through the data registers. Whenever the n^{th} bit of the control register contains a "1" and the $(n+1)^{\text{th}}$ bit contains a "0", then a strobe is generated causing the $(n+1)^{\text{th}}$ data register to read the contents of the n^{th} data register, simultaneously setting the $(n+1)^{\text{th}}$ control register bit and clearing the n^{th} control register bit, so that the control flag moves with the data. In this fashion data in the data register moves down the stack of data registers toward the output as long as there are "empty" locations ahead of it. The fall through operation stops when the data reaches a register n with a "1" in the $(n+1)^{\text{th}}$ control register bit, or the end of the register.

Data is initially loaded from the data inputs by applying a LOW-to-HIGH transition on the parallel load (PL) input. A "1" is placed in the first control register bit simultaneously. The first control register bit is returned buffered, to the input ready (IR) output, and this pin goes inactive indicating that data has been entered into the first data register and the input is now "busy", unable to accept more data. When PL next goes LOW, the fall-through process begins (assuming that at least the second location is empty). The data in the first register is copied into the second, and the first control register bit is cleared. This causes IR to go active, indicating the inputs are available for another data word.

The data falling through the register stacks up at the output end. At the output the last control register bit is buffered and brought out as Output Ready (OR). A HIGH on OR indicates there is a "1" in the last control register bit and therefore there is valid data


on the data outputs. A parallel dump command is used to shift the data word out of the FIFO. A LOW-to-HIGH transition on PD clears the last register bit, causing OR to go LOW, indicating that the data on the outputs may no longer be valid. When PD goes LOW, the "0" which is now present at the last control register bit allows the data in the next to the last register to move into the last register position and on to the outputs. The "0" in the control register then "bubbles" back toward the input as the data shifts toward the output.

If the memory is emptied by reading out all the data, then when the last word is being read out and PD goes HIGH, OR will go LOW as before, but when PD next goes LOW, there is no data to move into the last location, so OR remains LOW until more data arrives at the output. Similarly, when the memory is full data written into the first location will not shift into the second when PL goes LOW, and IR will remain inactive instead of returning to an active state.

The pairs of input and output control signals are designed so that the PD input of one FIFO can be driven by the IR output of another, and the OR output of the first FIFO can drive the PL input of the second, allowing simple expansion of the FIFO to any depth. Wider buffers are formed by allowing parallel rows of FIFOs to operate together, as shown in the application on the last page.


Because the input ready signal is active LOW on the Am2812 a peculiarity occurs when several devices are placed end-to-end. When the second unit of two Am2812's fills up, the data out of the first is not dumped immediately. That is, no shift out command occurs, so that the data last written into the second device remains on the output of the first until an empty location bubbles up from the output. The net effect is that n Am2812s connected end-to-end store $31n+1$ words (instead of $32n$). The Am2813 stores $32n$ words in this configuration, because IR is active HIGH and does dump the last word written into the second device.

Am2812 TIMING DIAGRAM



Am2812 INPUT TIMING

When data is steady PL is brought HIGH (1) causing internal data strobe to be generated (2). When data has been loaded, \overline{IR} goes HIGH (3) and data may be changed (4). \overline{IR} remains HIGH until PL is brought LOW (5); then \overline{IR} goes LOW (6) indicating new data may be entered.



Am2812 OUTPUT TIMING

When data out is steady (1), OR goes HIGH (2). When PD goes HIGH (3), OR goes LOW (4). When PD goes LOW again (5), the output data changes (6) and OR returns HIGH (7).

The input and output timing diagrams above illustrate the sequence of control on the Am2812. Note that PL matches OR and \overline{IR} matches PD in time, as though the signals were driving each other. The Am2813 pattern is similar, but IR is active HIGH instead of active LOW (shown in timing diagram on next page).

FLAG OUTPUT

A flag output is available on the Am2812 and Am2813 to indicate whether the FIFO is more or less than half full. The flag signal is generated by summing the "1s" in the control flip-flops, and therefore is not affected by the movement of data through the register. The flag signal goes HIGH when the 13th, 14th, 15th, or 16th word is loaded into the FIFO. It will remain HIGH until there are less than $15 + 1/2$ words in the memory. It is always HIGH if there are more than 16 words in the FIFO.

RESET

An over-riding master reset (\overline{MR}) is used to clear all control register bits and set all the outputs LOW.

SERIAL INPUT AND OUTPUT (Am2812 ONLY)


The Am2812 also has the ability to read or write serial bit streams, rather than 8-bit words. The device then works like a 256 by 1-bit FIFO. A serial data stream can be loaded into

the device by using the serial load input and applying data to D_0 input. Inputs D_1 – D_7 must be grounded. The SL signal operates just like the PL input, causing IR to go HIGH and LOW as the bits are entered. The data is simply shifted across the 8-bit input register until 8 bits have been entered; the 8 bits then fall through the register as though they had been loaded in parallel. Following the 8th SL pulse, IR will remain inactive if the FIFO is full.


A corresponding operation occurs on the output, with clock pulses on SD causing successive bits of data to appear on the O_7 output. OR moves HIGH and LOW with SD exactly as it does with PD. When 8 bits have been shifted out, the next word appears at the output. If a PD command is applied after the 8 bits on the outputs have been partially shifted out, the remainder of the word is dumped and a new 8-bit word is brought to the output. OR will stay LOW if the FIFO is empty.

When the serial input or output clock is used, the corresponding parallel control line should be grounded and when the PD or PL controls are used the corresponding serial clocks should be grounded.

TIMING DIAGRAM



Note: IR inverted on Am2812.




USER NOTES


1. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on PD, the OR signal always goes LOW before there is any change in output data and always stays LOW until after the new data has appeared on the outputs, so anytime OR is HIGH, there is good, stable data on the outputs.
3. If PD is held HIGH while the memory is empty and a word is written into the input, then that word will fall through the memory to the output. OR will go HIGH for one internal cycle (at least t_{OR+}) and then will go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until PD has been brought LOW.
4. When the master reset is brought LOW, the control register and the outputs are cleared. \overline{IR} goes HIGH and OR goes LOW. If PL is HIGH when the master reset goes HIGH then the data on the inputs will be written into the memory and \overline{IR} will return to the LOW state until PL is brought LOW. If PL is LOW when the master reset is ended, then \overline{IR} will go HIGH but the data on the inputs will not enter the memory until PL goes HIGH.
5. The output enable pin inhibits dump commands while it is LOW and forces the Q outputs to a high impedance state.
6. The serial load and dump lines should not be used for interconnecting two FIFOs. Use the parallel interconnection instead.
7. If less than eight bits have been shifted in using the serial load command, a parallel load pulse will destroy the data in the partially filled input register.

KEY TO TIMING DIAGRAM

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN




APPLICATIONS



FULLNESS CODE				
\overline{GS}	F ₂	F ₁	F ₀	Words Stored
L	L	L	L	0 - 15
L	L	L	H	13 - 47
L	L	H	L	45 - 78
L	L	H	H	76 - 109
L	H	L	L	107 - 140
L	H	L	H	138 - 171
L	H	H	L	169 - 202
L	H	H	H	200 - 233
H	H	H	H	231 - 249

The Fullness Flags from Am2812 or Am2813 FIFOs can be encoded by an Am93L18 8-input priority encoder. The output code F₀-F₂ indicates the weight of the highest priority input which is LOW. GS is group signal; it is HIGH if all the inputs are HIGH.

Metallization and Pad Layouts



DIE SIZE .128" X 0.168"



**ADVANCED
MICRO
DEVICES INC.**
901 Thompson Place
Sunnyvale
California 94086
(408) 732-2400
TWX: 910-339-9280
TELEX: 34-6306

FAIRCHILD MOS INTEGRATED CIRCUIT 3341

GENERAL DESCRIPTION — The 3341 is a 64-word x 4-bit memory that operates in a first-in first-out (FIFO) mode. Inputs and the output are completely independent (no common clocks) making the 3341 ideal for asynchronous buffer applications.


Special on chip input pull up circuits and bipolar compatible output buffers provide direct bipolar interfacing with no external components required. Control signals are provided so that both vertical and horizontal cascading may be easily achieved.

- 1 MHz SHIFT-IN SHIFT-OUT RATE
- DIRECT TTL/DTL INTERFACE AT INPUTS & OUTPUTS
- 16-LEAD DUAL IN-LINE PACKAGE
- READILY EXPANDABLE IN EITHER DIRECTION
- ASYNCHRONOUS OR SYNCHRONOUS OPERATION
- CONVENIENT LEAD ORIENTATION FOR EASY BREADBOARDING
- UNIQUE TTL INPUT STAGE

ABSOLUTE MAXIMUM RATINGS

Storage Temp (T _S)	-65°C to +150°C
Operating Temp (T _A)	0° to +70°C
Voltage on all pins except outputs + V _{DD}	V _{SS} -24V to V _{SS} +0.3V
Voltage on V _{DD}	V _{SS} -7V to V _{SS} +0.3V


LOGIC SYMBOL




V_{SS} = PIN 16
 V_{DD} = PIN 8
 V_{GG} = PIN 1

SLI

LOGIC BLOCK DIAGRAM



CONNECTION DIAGRAM (TOP VIEW)



Reprinted with the permission of Fairchild Camera and Instrument Corp.

FUNCTIONAL DESCRIPTION:

DATA INPUT:

The four bits of data on the D₀ . . . D₃ inputs are entered into the first bit location when both Input Ready (IR) and Shift In (SI) are HIGH ($\approx V_{SS}$). This causes IR to go LOW ($\approx GND$), but data will stay locked in the first bit location until both IR and SI are brought LOW. Then data will propagate to the second bit location, provided the location is empty. When data is transferred, IR will go HIGH indicating that the device is ready to accept new data. If the memory is full, IR will stay LOW.

DATA TRANSFER:

Once data is entered into the second cell, the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. t_{PT} defines the time required for the first data to travel, from input to the output of a previously empty device.

DATA OUTPUT:

When data has been transferred into the last cell, Output Ready (OR) goes HIGH, indicating the presence of valid data at the output pins Q₀ . . . Q₃. The transfer of data is initiated when both the Output Ready (OR) output from the device and the Shift Out (SO) input to the device are HIGH. This causes OR to go LOW; output data, however, is maintained until both OR and SO are LOW. Then the content of the adjacent (upstream) cell (provided it is full) will be transferred into the last cell, causing OR to go HIGH again. If the memory has been emptied, OR will stay LOW.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least t_{PT}) or completely empty (Output Ready stays LOW for at least t_{PT}).

SPECIAL INPUT CHARACTERISTICS:

The 3341 uses a TTL compatible input pull up circuit. When going HIGH, the TTL driver must only provide 2.2V minimum which is then internally pulled up to V_{SS} .

When going LOW, the TTL driver must overcome a current barrier of $\leq 1.6mA$ at 2V. Once this is overcome, the input current drops to zero.

Unused inputs are stable in the HIGH state, but must be terminated when LOW, e.g., $1M\Omega$ to V_{GG} .

DC CHARACTERISTICS: $V_{SS} = +5V \pm 5\%$, $V_{GG} = -12V \pm 5\%$, $V_{DD} = 0V$, $T_A = 0^\circ C$ to $70^\circ C$ (unless otherwise specified)


SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V _{IH}	Input Voltage HIGH	$V_{SS}-1.0$			V	Notes 1 and 2
V _{IL}	Input Voltage LOW			0.8	V	Note 1
V _{OH}	Output Voltage HIGH	$V_{SS}-1.0$			V	I _{OH} = 0.3mA
V _{OL}	Output Voltage LOW			0.4	V	I _{OL} = 1.6mA
V _{PUP}	Input Pull Up Initiation Voltage			2.0	V	$V_{SS} = 4.75V$
V _{PUP}	Input Pull Up Initiation Voltage			2.2	V	$V_{SS} = 5.25V$
V _{BAR}	Peak Input Barrier Current Voltage Point			$V_{SS}-1.5$	V	
I _{IH}	Input Current HIGH	250			μA	Note 1, V _{IH} = $V_{SS}-1.0V$
I _{LI}	Input Leakage Current			1.0	μA	Note 1, V _{IN} = 0V
I _{BAR}	Input Barrier Current			1.6	mA	Note 1
I _{GG}	V_{GG} Current		7.0	12	mA	
I _{DD}	V_{DD} Current		30	45	mA	
P _D	Power Dissipation			450	mW	

NOTES:


- Inputs include D₀ - D₃, Master Reset, Shift In, and Shift Out.
- Internal pull up circuits are provided on all inputs to insure proper HIGH level.

ELECTRICAL CHARACTERISTICS


V_{GG} SUPPLY CURRENT VERSUS SUPPLY VOLTAGE




V_{GG} SUPPLY CURRENT VERSUS AMBIENT TEMPERATURE




V_{DD} SUPPLY CURRENT VERSUS SUPPLY VOLTAGE




V_{DD} SUPPLY CURRENT VERSUS AMBIENT TEMPERATURE




OUTPUT CURRENT HIGH VERSUS SUPPLY VOLTAGE




OUTPUT CURRENT HIGH VERSUS AMBIENT TEMPERATURE




INPUT CURRENT HIGH VERSUS SUPPLY VOLTAGE




OUTPUT VOLTAGE LOW VERSUS SUPPLY CURRENT



OUTPUT VOLTAGE LOW VERSUS AMBIENT TEMPERATURE



INPUT PULL UP CURRENT VERSUS V_{SS} POWER SUPPLY CURRENT



SLI

AC CHARACTERISTICS: $V_{SS} = +5V \pm 5\%$, $V_{DD} = 0V$, $V_{GG} = 12V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$

SYMBOL	CHARACTERISTIC	0°C			70°C			UNITS	CONDITIONS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
t_{IR+}	Input Ready HIGH Time	90	200		155	300	550	ns	Fig. 1, Note 6
t_{IR-}	Input Ready LOW Time	138	250			300	550	ns	Fig. 1, Note 6
t_{OV+}	Control Overlap HIGH Time	70			100			ns	Figs. 1 and 2, Note 3
t_{OV-}	Control Overlap LOW Time	70			100			ns	Figs. 1 and 2, Note 3
t_{DSI}	Data Input Stable Time	400			400			ns	Fig. 1
t_{DD}	Data Input Delay Time	25						ns	Fig. 1, Note 5
t_{OR+}	Output Ready HIGH Time	90	200		155	300	500	ns	Fig. 2, Note 5
t_{OR-}	Output Ready LOW Time	170	300			450	850	ns	Fig. 2, Note 5
t_{PT}	Data Through-Put Time		10			10	32	μs	Note 4
t_{DH}	Data Hold Time	75						ns	Fig. 2, Note 5
t_{MRW}	Master Reset Pulse Width				400			ns	
t_{DA}	Data Output Available Time	0	30					ns	Fig. 2
C_I	Input Cap. of Data and Control Lines			7.0			7.0	pF	
C_{MR}	Input Cap. of \overline{MR}			15			15	pF	

NOTES:

- Control signals include Input Ready, Shift In, Output Ready, and Shift Out.
- This parameter defines total time from the time data is present at $D_0 - D_3$ to the time it is available at $O_0 - O_3$ with FIFO initially empty.
- 1 TTL load +20 pF.

TIMING DIAGRAMS

INPUT TIMING




FIG. 1

Input data must remain stable during timing window t_{DSI} . Both SI and IR must be HIGH for t_{OV+} . Similarly, both SI and IR must be LOW for t_{OV-} .

NOTES:

- t_{IR+} is referenced to the positive going edge of IR or SI, whichever occurs later.
- t_{IR-} is referenced to the negative going edge of IR or SI, whichever occurs later.
- t_{DD} is referenced to the positive going edge of IR or SI, whichever occurs later.
- t_{OV+} is referenced to the positive going edge of IR or SI, whichever occurs later.
- t_{OV-} is referenced to the negative going edge of IR or SI, whichever occurs later.
- Data must be stable for t_{DSI} or t_{IR+} , whichever is shorter.

OUTPUT TIMING




FIG. 2


Both SO and OR must be HIGH for t_{OV+} . Similarly both SO and OR must be LOW for t_{OV-} . Data will remain stable for t_{DH} after both SO and OR are LOW.

NOTES:


- t_{OR+} is referenced to the positive going edge of OR or SO, whichever occurs later.
- t_{OR-} is referenced to the negative going edge of OR or SO, whichever occurs later.
- t_{DH} is referenced to the negative going edge of OR or SO, whichever occurs later.
- t_{OV+} is referenced to the positive going edge of IR or SI, whichever occurs later.
- t_{OV-} is referenced to the negative going edge of IR or SI, whichever occurs later.

ELECTRICAL CHARACTERISTICS


DATA THROUGH-PUT TIME VERSUS SUPPLY VOLTAGE




DATA THROUGH-PUT TIME VERSUS AMBIENT TEMPERATURE




DATA HOLD TIME VERSUS SUPPLY VOLTAGE




DATA HOLD TIME VERSUS AMBIENT TEMPERATURE




OUTPUT READY LOW TIME VERSUS SUPPLY VOLTAGE




OUTPUT READY HIGH TIME VERSUS AMBIENT TEMPERATURE




OUTPUT READY LOW TIME VERSUS AMBIENT TEMPERATURE




OUTPUT READY HIGH TIME VERSUS SUPPLY VOLTAGE




INPUT READY LOW TIME VERSUS AMBIENT TEMPERATURE




INPUT READY HIGH TIME VERSUS AMBIENT TEMPERATURE



INPUT READY LOW TIME VERSUS SUPPLY VOLTAGE




INPUT READY HIGH TIME VERSUS SUPPLY VOLTAGE




SLI

EXPANSION OF 3341 TO N-WORD BY 12-BIT FIFO




NOTE: Composite Shift In should be LOW when Master Reset goes HIGH. Input data may be changed after Composite IR goes LOW. Composite IR will not go HIGH until Composite Shift In goes LOW. When Composite IR goes HIGH FIFO's will accept new data. 3341's will operate at their highest natural speeds if these rules are followed.

PACKAGE INFORMATION
7K — 16-LEAD DUAL IN-LINE PACKAGE





NOTES:
All dimensions in inches
Leads are intended for insertion in hole rows on .300" centers. They are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .020 inch diameter lead
Leads are gold-plated kovar
Lead No. 8 is internally grounded



DOUBLE PLUG CONFIGURATION FOR TESTING TWO CARDS OR TWO HALVES OF SAME CARD AGAINST EACH OTHER

SINGLE PLUG CONFIGURATION



CONNECTOR PIN-NUMBERING

D-1




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	1/19/70	

SLI

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:		 Bolt Beranek and Newman Inc. Cambridge Massachusetts		
DRAFTSMAN <i>BT/NBT</i>				
CHECKER		DRAWING TITLE SLI-TECHNICAL REFERENCE		
ENGINEER <i>Dr 1/19/70</i>				
APP'D FOR REL <i>Dr 1/19/70</i>				
APP'D (CUSTOMER)		SIZE A	CODE IDENT NO.	DRAWING NO. SLI-Ø5
		SCALE	REV A	SHEET 1 OF 3



WORD AND BIT ASSIGNMENTS

12/11/74

FIRST UNIT	XXX0	2	4	6
SECOND UNIT	8	A	C	E
BIT	DEVICE TYPE (DT)	STATUS (ST)	CONTROL (CR)	DATA ← READ (DR) WRITE (DW) →
15	0	TRANS BUFFER EMPTY		INPUT DATA READY
14	0	SYN TRANSMITTED		SYN RECEIVED
13	0			
12	0			
11	0			
10	1	CLEAR TO SEND	REQ. TO SEND	
9	0	CARRIER DETECT	LOOP TEST	RCVR. PARITY ERROR STORE TRANS SYN
8	0	DATA SET READY	DATA TERMINAL READY	RCVR. OVERRUN ERROR STORE RCVR SYN
7	BAUD RATE CODE		7 BIT-PLUS-PARITY MODE	
6	BAUD RATE CODE		(RESERVED FOR EVEN PARITY MODE)	
5				
4				
3				
2				
1				
0			RECEIVER RESET*	

8 BIT DEVICE TYPE

FIRST CHAR RCD (TEST BIT 0 FOR EVEN)


INPUT DATA BYTE

OUTPUT DATA BYTE

* CR0 WILL ALWAYS BE 0 WHEN READ

SLI - SYNCHRONOUS LINE INTERFACE

Switches



Bus (Address field)

1. For 20 bit Address Decoding (I-Bus) Insert BDR in A2
2. For 16 bit Address Decoding (P-Bus) Insert Jumper-Bug in A2, connecting pins 1,2,3,12, and 13.

Connectors


Upper connector is for Modem #2 (D.T. Address XXX8)
Lower connector is for Modem #1 (D.T. Address XXX0)


Jumpers

NONE

SLI-20 SCHEMATICS

SLI






REVISION		
APPD	BYM	DATE
A	REL PROD	2/16/73
B	ECN 0021	2/21/73
C	ECN 0110	2/27/74
D	ECN 0129	3/4/75
A		
E	ECN 0144	2/2/85

NOTES :


1 - IN 16 BIT ADDRESS SYSTEM (P-BUS) REPLACE A2 WITH COMPONENT-BUG, CONNECTING PINS 1,3,12 (14 TO PIN 16 THROUGH A 1K RES.

TOP VIEW

			COMPUTER SYSTEMS DIVISION		
			BOLT, BERANEK & NEWMAN INC.		
			CAMBRIDGE, MASS. 02138		
DRAWN	DRF	DATE	TITLE	INTEGRATED CIRCUIT LAYOUT	
CHECKED	<i>DM</i>	4/16/73	CUSTOMER/NO.	DWG NO.	REV
APPROVED	<i>DM</i>	2/2/85	HSMIMP	SLI-00-WW	E

SLI


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	4.1.78
Jh	B	ECN 0021	4.20.78
Jh	C	ECN 0110	12.2.78
Jh	D	ECN 0143	5.26.78
Jh	E	ECN 144	6-11-78



NOTES

1 - ON = SWITCH CLOSED POSITION = 1

		COMPUTER SYSTEM DIVISION ENCL. 0100001-1 (REV. 0100000) (MAY 1975) (MAY 1975)
DRAWN: DRF CHECKED: [Signature] APPROVED: [Signature]	DATE: 1/13/78 TIME: 11:47 DATE: 1/13/78 TIME: 11:47	SLI MISC CONTROL SIGNALS SLI-20-WW E



REVISION			
APPD	SYM	DESCR	DATE
A	REL	PROD	10.1.75
B	ECN	0021	11.30.75
C	ECN	0110	12.2.75
D	ECN	0143	3.27.75
E	ECN	0144	7/4/75

- NOTES**
- 1 - D6-PINS 4,5,6 HAVE NO CONNECTIONS ON SINGLE MODEM VERSION OF THIS CARD.
 - 2 - ON = SWITCH CLOSED = 1
 - 3 - FOR 16 BIT ADDRESS SYSTEMS (P-BUS) SUBSTITUTE A JUMPER-BUG, CONNECTING PINS 1,3,12,14 TO +5V THROUGH A 1K RES.


DESIGNED BY	DRF	DATE	10.1.75
CHECKED BY	DRF	DATE	11.30.75
APPROVED BY	DRF	DATE	12.2.75

SLI SYNCHRONOUS LINE INTERFACE ADDR. DECODING

RJE SLI-21-WW E

SLI


REVISION			
APPD	SYM	REASON	DATE
A	A	REL PROD	11/73
B	B	ECN 0021	1/30/74
C	C	ECN 0110	12/74



NOTE 1 - ALL PINS WITH A (*) HAVE NO CONNECTIONS ON SINGLE MODEM VERSION OF THIS CARD.

COMPUTER SYSTEMS DIVISION BOSTON FIELD OFFICE & NEW HAVEN INC. CAMBRIDGE, MASS 02142			
DRAWN	DRF	DATE	1/11/74
CHECKED	DA	DATE	1/11/74
APPROVED	DA	DATE	1/11/74
CUSTOMER NO.		REV	
RJE		SLI-22-WW C	

REVISION		
APPD	SYM	DESCR DATE
	A	REL PROD 10-1-73
	B	ECN 0021 1-30-74
	C	ECN 0110 2-2-74
	D	ECN 0143 9-27-75
	E	ECN 0144 7/2/75




- NOTES**
- 1 - 0 (1) NOMENCLATURE REVERSED:
 '1' INPUT FROM MODEM PRODUCES LOW OUTPUTS
 PIN 9 (SET) INPUT PRODUCES LOW OUTPUTS
 - 2 - BIT 0 DELAYED SO READING ALWAYS VALID WHEN EVEN
 - 3 - 40-PIN BUG TREATED AS TWO 20-PIN BUGS ON WIRE LIST
 PINS. 1-10 → E11-(1-10)
 PINS. 11-20 → E10-(1-10)
 PINS 21-30 → E10-(11-20)
 PINS 31-40 → E11-(11-20)

COMPUTER SYSTEMS DIVISION	
ELECTRONIC ENGINEERING	
COMMERCIAL MARKETING	
DRAWN	DRF
CHECKED	
APPROVED	
SLI DATA RECEIVER	
CUSTOMER: 100-100-100	
RJE SLI-23-WW E	

SLI

REVISION			
APPD	DATE	DESCR	DATE
A	REL PROD		10-1-75
B	ECN 0021		1-20-76
C	ECN 0110		2-2-76
D	ECN 0129		3-9-75
E	ECN 0193		5-17-75
F	ECN 0144		6-2-75
G	ECN 0220		9-15-76
H	ECN 0328		7-13-76



NOTES


1-40 PIN BUG TREATED AS TWO 20 PIN BUGS ON RUN LIST.

PINS 1-10 - E11 (1-10)
 PINS 11-20 - E10 (1-10)
 PINS 21-30 - E10 (11-20)
 PINS 31-40 - E11 (11-20)

2-PIN NO'S SHOWN INSIDE BUG ARE FOR 8 PIN SOCKET.

DESIGNED BY	DATE	APPROVED BY	DATE
DRAWN	DRF	SLI MODEM CONTROL	
CHECKED		DATA TRANSMITTER	
APPROVED		RJE	SLI-24-WW H

REVISION			
APPD	SYN	DESIGN	DATE
A	BEL	PROD	8.10.75
B	ECN	0021	12.17.75
C	ECN	0110	12.2.76
D	ECN	0143	5-27-77
E	ECN	0144	7/21/75




- NOTES**
- 1 - \bar{Q} NOMENCLATURE REVERSED;
 '1' INPUT FROM MODEM PRODUCES LOW OUTPUTS
 PIN 2 (SET) INPUT PRODUCES LOW OUTPUTS
 - 2 - BIT Q DELAYED SO READING ALWAYS VALID WHEN EVEN
 - 3 - 40 PIN BUG TREATED AS TWO 20 PIN BUGS ON WIRE LIST
 PINS, 1-10 → D11-(1-10)
 PINS, 11-20 → D10-(1-10)
 PINS, 21-30 → D10-(11-20)
 PINS, 31-40 → D11-(11-20)

DRAWN		DRF		TITLE		COMPUTE SYSTEMS DIVISION	
CHECKED				SLI DATA RECEIVER		BOLT BUCKLE & NEWMAN INC	
APPROVED		7/15		MODEM #2		CAMBRIDGE, MASS. U.S.A.	
				CUSTOMER'S DRAWING NO.		REV	
				RJE		SLI-25-WW E	

SLI

REVISION			
APPD	SY#	DESCR	DATE
	A	REL PRD	8.10.75
<i>dm</i>	B	ECN 0021	1.22.76
<i>dm</i>	C	ECN 0110	12.2.76
<i>dm</i>	D	ECN 0121	3.4.76
<i>dm</i>	E	ECN 0143	5.22.76
<i>dm</i>	F	ECN 0144	9/1/76
<i>dm</i>	G	ECN 0200	1.15.76



COMPUTER: 311 145 DIVISION	DATE: 1/15/76
MULTI-BUS/SLI MODEM CONTROL	DESIGNER: RJE
NAME: DATA TRANSMITTER	SLI MODEM CONTROL
DRAWN: DRF	CHECKED: <i>dm</i>
APPROVED: <i>dm</i>	RJE

16-K Words Semiconductor Memory

SME-05 Technical Reference

SME-10 Assembly Drawing

SME-15 Standard Modification




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A			
		B			


SME

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts	
	DRAFTSMAN		
	CHECKER	DRAWING TITLE	
	ENGINEER		
	APP'D FOR REL		
APP'D (CUSTOMER)	SIZE A	CODE IDENT NO.	DRAWING NO. SME
	SCALE	REV	SHEET 1 OF 5


▲



SME - 16K Semiconductor Memory LECAddress Strapping

Address strapping is done by soldering jumpers on the header plug at U97. Headers may be supplied prewired by EBN for common addressing modes, in which case it is only necessary to plug in the correct header and insure that the three wirewraps pins, E1, E2, and E3 around U97, are correctly jumpered. (These wirewrap pins select recognition of address bit 19).

"E" ww jumpers in relation to U97 Header: Be careful to insert U97 correctly. Pin 1 is next to a 1000pf cap and faces the outboard end of the card. Addresses are specified as decimal words.



SME

Note: For all except split-8K operation, strap U97:24 - U97:6 (in addition to other strapping required).

Since the SME recognizes 20 address bits, strappings for Key ALT (KA0, KA1, KA2, KA3) are given also. (KA will normally be strapped for either KA0 or "ignore KA").

A. Key ALT strapping (in addition to other address strapping)
select one of the following:

Memory Address Range	Key ALT	U97 Header Strapping
0-128K	(KA0)	13-22, 11-21, 12-19*, E1-E3
128-256K	(KA1)	13-22, 11-21, 5-19*, E1-E3
256-348K	(KA2)	13-22, 11-21, 12-19*, E1-E2
384-512K	(KA3)	13-22, 11-21, 5-19*, E1-E2
"Ignore KA"		18-19, 19-20, 13-22, 11-21
"Ignore Keys + KA"		22-20, 21-10, 18-19, 19-20

*(Omit for 0-4K blinding as in Table C below)

B. 16K block address strapping select one of the following:

Address	Key	U97 Header Strapping
0-16K	(K0)	17-4
16-32K	(K0)	7-4
32-48K	(K1)	16-4
48-64K	(K1)	8-4
64-80K	(K2)	15-4
80-96K	(K2)	9-4
96-112K	(K3)	14-4
112-128K	(K3)	10-4

C. Memory Blinding in 0-4K rang, any 32K page

<u>Memory Blinding</u>	<u>U97 Header Strapping</u>
------------------------	-----------------------------

0-4K of 0-128K block or 256-384K block	5-2, 23-19
---	------------

0-4K of 128-256K block or 384-512K block	12-2, 23-19
---	-------------

(plus other strapping required)

D. 31-32K Memory Blinding, any 32K page

U97-3-2

E. Split -8K Locals:

To use an SME on a processor bus as both 0-8K, Key 0, and 0-8K, Key 1
(2 separate 8K locals) strap:

U97:11 - U97:22

U97:24 - U97:21

U97:13 - U97:6

U97:17 - U97:4

U97:3 - U97:20

U97:20 - U97:18

U97:18 - U97:19

(SME must have BBN std mod to allow this operation)

F. 0-8K Key 0 Only (8-16K blind)

SME

For use on processor busses.

U97: 11-19, 20-22, 21-24, 6-24, 13-18, 17-4, (E1/E2/E3 - no jumpers).

G. 0-8K Key 1 only (8-16K blind) for use on processor busses.

U97: 11-19, 20-22, 21-24, 6-24, 2-13, 18-20, 17-4, (E1/E2/E3 - no jumpers).

Battery Backup

The IBPK (or IBPO) cable from the BPK battery pack attaches to the socket on the daughter board at the outboard end of the SME.

It is not necessary to have a BPK attached to run the memory, but without it the memory contents will be volatile over power fail.

It is necessary to have a daughter board installed to run the memory if the SME has had its standard modification performed (installation of the daughter board should have been done with the standard mod).

Up to 6 SME's may be attached to a single BPK (see BPK functional spec).


Report No. 3004

Bolt Beranek and Newman Inc.

SME-1Ø ASSEMBLY DRAWING

SME

REVISION			
LTR	DESCR	DATE	APPD
A	REL PROD	3.7.79	



(REPAIR, REF ONLY)
COMPONENT VALUES

COMPONENT VALUES	BBN P NO
C1-30, 32, 34, 35, 37, 39, 40-43 45, 46, 48-52, 54, 55, 56, 58, 60 = .01 MFD CAPACITOR	427
C31, 33, 36, 38, 44, 47, 53, 57 = 6.8 MFD CAPACITOR	
C59 = 100 PFD CAPACITOR	
C61 = .22 MFD CAPACITOR	287
R1-12, 21 = 20Ω 1/4W-5% RESISTOR	
R13, 14, 15, 17-20, 22 = 10Ω	
R16 = 330Ω	673
R23 - 27, 31, 33, 34 = 680Ω	956
R28 = 470Ω	1258
R30 = 182Ω	
R29 = 59.7Ω - 2W RESISTOR	
RM1-7 = 330Ω (RESISTOR MODULE)	
CR1-4 = 1N4001 DIODE	654
CR5 = 1N752A DIODE	
DM1-7, 9, 11, 13, 15 = 1N2500 (DIODE MODULE)	
Q1 = 2N2907A TRANSISTOR	656
Q2 = 2N3725 TRANSISTOR	

(REPAIR, REF ONLY)
IC TYPES

IC TYPES	BBN P NO
U1-72 = 4200	
U73-75, 82 = 74837	1414
U76, 77 = 75365	
U78, 89, 90 = 74508	261
U79 = 7404	70
U80 = 7400	67
U81, 84 = 74574	111
U88 = 7474	83
U85 = 74511	109
U86 = 74504	107
U87, 92, 96, 98 = DS8837	
U88 = 74510	108
U91 = 74520	110
U93 = 7714 DELAY	
U94 = 745138	1393
U15, 101, 104 107, 110, 113 = DB642	61
U97 = ADDR SEL HEADER	
U99, 100, 102, 103, 105 106, 108, 109, 111, 112, 114 = 74157	93

NOTES


- INDICATES PIN ORIENTATION
- COMMON LEAD ON DIODE MODULES (DM) & RESISTOR MODULES (RM) IS DESIGNATED PIN NO 1
- REMOVE DIODES (CR1 & CR3) & REMOUNT 2 NEW DIODES (1N4001) AS FOLLOWS:
 - CR1 IS TO BE MOUNTED AS CLOSE TO TOP SOLDER TERMINAL AS POSSIBLE TO ALLOW SPACE FOR MOUNTING DAUGHTER BOARD
 - CR3 IS TO BE MOUNTED FLUSH WITH SME CARD EDGE (AS SHOWN) TO ALLOW SPACE FOR MOUNTING DAUGHTER BOARD

DRAWN DRF		TITLE LEC 16K		SIZE
CHECKED		COMPUTER SYSTEMS DIVISION BOX 1, BEHNER & NEWMAN INC CAMBRIDGE, MASS 02178		
APPLICATION		SEMICONDUCTOR MEMORY		
NEXT ASSY USED ON		COLL ID. NTR. DWG. I.C		REV
EING APPD		SME-10		A


APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A			
		B			
		C			

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts	
	DRAFTSMAN		
	CHECKER	DRAWING TITLE	
	ENGINEER		
	APP'D FOR REL		
APP'D (CUSTOMER)	SIZE A	CODE IDENT NO.	DRAWING NO. SI - 15
	SCALE	REV A	SHEET OF

SME



SME-15
SME STANDARD MODIFICATION

Applies to: Board PC Rev level C - G
Assy Rev level K - L


Note: Because of sensitivity of M.O.S. ICs to static discharge, all of the standard mods described should be performed at an anti-static work station or on a sheet of neutro-stat plastic if possible. SME boards should be stored in the black neutro-stat bags which they are received in.

- A. Attach tag at bottom hole of board. Tag and head of nylon screw should be on solder-side of board. It may be necessary to trim the component leads slightly. Write "SME" and serial # on tag.
- B. Mods to board. Do all modifications. (Ref. SME-10)


Parts required:

- (1) 16 pin dip socket, BBN #221
- (1) SME daughter board C-60795
- (2) 2-56 X 5/8 PHMS Nylon, BBN #1704 and 2-56 nylon nuts, BBN #1705

Delete U92:14 - U97:6 side 1
(at feed through under U98)



Delete U79:11 - U91:5 at feed through (side 1) to rt of U80:1



Add U79:11 - U97:6 (S2) (solder)
secure wire with silicone or epoxy adhesive

Locate unused bug position directly above U9. This is to be called J1. J1:1 is at bottom right (nearest U18).

SME

(Note: if there is already a bug in this position, do not proceed further - call an engineer.)

Remove & Replace

Remove C38 (below CR-3) and move to position called C38 on Dwg. # SME-10 observing proper polarity.

Replace CR-3 with 1N4004 and position so body of diode extends past edge of PCB.

Replace CR-1 with 1N4004 and position bends so body of diode is as far toward top edge of board as possible.

Carefully remove all solder from holes of J1.

Lift leg of U76:16
Lift leg of U77:16
Lift leg of U76:1
Lift leg of U76:9
Lift leg of U77:1
Lift leg of U77:9

Connect U92:14 - U91:1 (solder to bug legs)
Connect U76:16 - U77:16 (solder wire to bug legs)
Connect U77:16 - J1:5 (solder to outer pad)
Connect U76:1 - U76:9 - U77:1 - U77:9 (solder wire to bug legs)
Connect U76:1 - J1:6 (solder to outer pad)
Connect U86:6 - J1:1 (solder to outer pad)
Connect J1:10 (solder to outer pad) - end of CR4 nearest U9
Connect J1:9 (solder to outer pad) - U9:1 (side 2)

Install 16 pin dip socket (BBN #221) in J1 and solder

Plug in tested daughter board and using holes in daughter board as template, carefully drill two .096" dia holes through socket and SME board.

Remove daughter board.

Clean off SME board (DO NOT DIP board in hot tank of degreaser use only vapors and spray wand).

Ring out all connections and attach daughter board with two 2-56 X 5/8 pan head screws, BBN # 1704 and two 2-56 nylon nuts, BBN #1705


Report No. 3004

Bolt Beranek and Newman Inc.

Synchronous Modem Simulator

SMS-20 Schematics

SMS



												REVISION			
REV	SYM	DESCR	DATE												
1	A	REL PRG'D	5.6.75												
2	B	ECN 0195	2.12.75												
		8T13 (NOTE 3)	8T13 (NOTE 3)		74163	74163	SWITCH-B	74163	74163	SWITCH-B	SWITCH-B	BDR (NOTE 1)	BDR	A	
		5 3 X X X X	2 X X X X		2 X X X X X	3 X X X X X	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3 X X X X X	3 X X X X X	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 2 2 X X	2 2 2 2 2 X X	AB16 ↓ AB19	AB12 ↓ AB15
		(NOTE 5) 16	(NOTE 5) 16		16	16	16	16	16	16	16	(NOTE 5) 16	16		
		8T13 (NOTE 3)	DRES		74163	74163	RES 47K	74163	74163	RES 47K	7406	7406	BDR	B	
		5 3 X X X X			2 X X X X X	2 X X X X X	1 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3	3 X X X X X	3 X X X X X	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 2 X X	2 2 2 2 2 X X	2 2 2 2 2 X X	AB508 ↓ AB511	AB08 ↓ AB11
		(NOTE 5) 16	16		16	16	16	16	16	16	14	14	16		
		8T14 (NOTE 3)	74157	7400	7404	7474	74500	7408	74123	745133	74136	BDR	BDR	C	
		5 3 2 X X X X	2 2 2 2 X X	2 2 2 X X	2 2 2 2 2 2 2 2	2 X X X X X	2 2 2 2 2 X X	2 2 2 2 X X	2 2 X X X X	2 X X X X X	2 2 2 2 2 X X	2 2 2 2 2 X X	2 2 2 2 2 X X	AB04 ↓ AB07	AB04 ↓ AB07
		(NOTE 5) 16	16	14	14	14	14	14	16	16	14	16	16		
		THNG 1 (NOTE 2)	9616 (NOTE 4)		DRES	74123	7402	82550	74574	74510	74504	74574	BDR	D	
		2 2 2 2 X X X X	2 2 2 2 X X X X			2 2 2 X X X X	2 2 2 2 2 X X	2 X X X X X	2 2 X X X X	2 2 X X X X	2 2 2 2 2 X X	2 2 2 2 2 X X	2 2 2 2 2 X X	CONTROL	
		(NOTE 5) 14			16	14	14	14	14	14	14	14	16		
		9616 (NOTE 4)	COM 2601		7408	7400	3341	7404	74175	74175	74153	74175	BDR	E	
		2 2 2 2 X X X X	1/2 1/2		2 2 2 2 2 X X	2 2 2 2 2 X X	2 X X X X X	2 2 2 2 2 X X	2 2 2 2 2 X X	2 2 2 2 2 X X	2 2 2 2 2 X X	2 2 2 2 2 X X	2 2 2 2 2 X X	DB00 + DB03	
		(NOTE 5) 14	(E11) (E10)		14	14	16	14	16	16	16	16	16		
		THNG 1 (NOTE 2)	THNG 1 (NOTE 2)	7474	7411	74123	3341	7400	74175	74153	74153	74175	BDR	F	
		2 2 2 2 X X X X	2 2 2 2 X X X X	2 2 2 X X X X	2 2 2 2 X X X	2 2 2 X X X X	2 X X X X X	2 2 2 2 2 X X	2 2 2 2 X X	2 2 2 X X X X	2 2 2 X X X X	2 2 2 2 2 X X	2 2 2 2 2 X X	DB04 ↓ DB07	
			16	14	14	14	16	14	16	16	16	16	16		
		THNG 1 (NOTE 2)	8T16 (NOTE 4)	7474	7474	DRES	3341	3341	7408	3341	74153	74157	BDR	BDR	G
		2 2 2 2 X X X X	2 2 2 X X X X	2 2 2 X X X X	2 2 2 X X X X		2 X X X X X	2 X X X X X	2 2 2 2 2 X X	2 X X X X X	2 2 2 X X X X	2 2 2 2 2 X X	2 2 2 2 2 X X	DB12 ↓ DB15	DB08 ↓ DB11
		(NOTE 5) 14	14	14	16	16	16	14	16	16	16	16	16		


- NOTES : 1-IN 16 BIT ADDRESS SYSTEM, REPLACE A2 WITH COMPONENT-BUG CONNECTING PINS 1,2,3,12 & 14
 2-THNG 1 (TYP) ARE ACTUALLY ROWS OF PINS FOR STRAP OPTIONS, SEE ASSY DWG. SMS-10 FOR ACTUAL LOCATION OF PINS
 3- FOR SMS-L, OMIT A11, A12, B12 AND REPLACE C12 WITH JUMPER-BUG, CONNECTING PINS 7, 8 & 9
 4- FOR SMS-H, OMIT D12, E12 AND G12
 5- INSTALL IC SOCKETS AT A11, A12, B12, C12, D12, E12, G12 AND A2

TOP VIEW

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	SET	12	24	TITLE INTEGRATED CIRCUIT LAYOUT			
CHECKED	DKF	2	74	CUSTOMER/NO.		DWG NO.	
APPROVED	DM.	7/575		PLI-2	SMS-QQ-WW	REV	B


SMS

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	5.16.75



COMPUTER SYSTEMS DIVISION				
BOLT, BERANEK & NEWMAN INC.				
CAMBRIDGE, MASS. 02138				
DRAWN	DRF	DATE	TITLE	
		5.15.75	SMS MISC CONTROL SIGNALS	
CHECKED			CUSTOMER NO.	DWG NO.
			PLI-2	SMS-20-WW
APPROVED				REV
	JM	5.15.75		A

REVISION			
APPD	SYM	DESCR	DATE
A	REL	PCB	5/12/75



IN
FI
BUS

SEE NOTE 2

SEE NOTE 1

SEE NOTE 1


NOTES

- 1 - ON-SWITCH CLOSED - 1
- 2 - FOR 16 BIT ADDRESS SYSTEMS, P-BUS, SUBSTITUTE A JUMPER-BUG CONNECTING PINS 1, 2, 3, 12, 14

DRAWN		DRF	TITLE	COMPUTER SYSTEMS DIVISION
CHECKED			SMS ADDRESS DECODING	BOLT, SPANER, J. NEWMAN INC
APPROVED		Dm 12/14/75	PLI-2 SMS-21-WW A	AMERS, E. M. 02118

SMS

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	5.15.75




COMPUTER SYSTEMS DIVISION			
H. J. BERANEK & COMPANY INC.			
245 BRIDGE STREET, WILMINGTON, DE 19806			
DRAWN	DRF	DATE	REV
		5/15/75	
DATA BDR'S & MUX			
CHECKED	DATE	REV	
	5/15/75		
APPROVED	DATE	REV	
	5/15/75		
PLI-2 SMS-22-WW A			

REVISION			
APPO	SYM	DESCR	DATE
A		REL PROD	5/5/52

NOTES

1- CARD MANUFACTURED WITH ICLK+ WIRED TO A6-14,
FOR BAUD RATE OF 1.2 K BITS WIRE MUST BE MOVED TO A6-13.




SWITCH SETTING TABLE

NOM BAUD RATE K BITS	A7	A4	A4	A4	A4	A4	A4	A4	DATA TYPE-BITS
	-8	-1	-2	-3	-4	-5	-6		
50		ON	ON						1011
19.2						ON	ON		1111
9.6						ON	ON	ON	1100
7.2			ON	ON		ON	ON		1010
4.8					ON	ON	ON	ON	1100
2.4	ON		ON	ON		ON	ON	ON	0101
2.0	ON	ON		ON		ON	ON	ON	0001
1.8	ON	ON		ON	ON		ON	ON	0000

SYSTEMS DIVISION
 DRAWN: DRF
 CHECKED: [Signature]
 APPROVED: DM
 DATA INPUT
 CLOCK, DIVIDERS & TIMING
 PLI-2 SMS-23-WW A

SMS

REVISION			
APPD	SYM	DESCR	DATE
A		REL PRD	5/5/75



NOM BAUD RT K bits	A7 -1	A7 -2	A7 -3	A7 -4	A7 -5	A7 -6	A7 -7	DATA TYPE-BITS
50		ON	ON					1011
19.2						ON	ON	1111
9.6						ON	ON	1110
7.2		ON	ON			ON	ON	1010
4.8				ON	ON	ON	ON	1100
2.4	ON		ON	ON		ON	ON	0101
2.0	ON	ON		ON		ON	ON	0001
1.8	ON	ON		ON	ON		ON	0000




NOTES

1 CARD MANUFACTURED WITH OCLK+ WIRED TO A9-14, FOR BAUD RATE OF 1.2K BITS, WIRE MUST BE MOVED TO PIN A9-13

DRAWN		DRF 7/75		DATA OUTPUT	
CHECKED				CLOCK, DIVIDERS & TIMING	
APPROVED		DA 5/5/75		PLI-2 SMS-24-WW A	

APPD	SYM	DESIGN	DATE
	A	REL PROD	5.8.75

(SEE NOTE 1)



NOTES


- 1- WITH ALL FIFO'S & USRT REMOVED, ZENER WILL DISSIPATE ITS FULL 1 WATT RATED POWER
- 2- 40 PIN BUG TREATED AS TWO 20 PIN BUGS ON RUN LIST
 - PINS 1-10 = E11-(1-10)
 - PINS 11-20 = E10-(1-10)
 - PINS 21-30 = E10-(11-20)
 - PINS 31-40 = E11-(11-20)

E10 & E11
(SEE NOTE 2)

DESIGNED BY	DRF	DATE	5.8.75
CHECKED BY			
APPROVED BY	DM		
COMPUTER SYSTEMS DIVISION		E MODEM RECEIVER	
BELL LABORATORIES		USRT TRANSMITTER FIFO'S	
CRAWFORD, N.J. 07033		CUSTOMER NO. 100-50	
		PLI-2 SMS-25-WW A	


SMS

REVISION			
APPD	SYM	DESCR	DATE
A		REL PRD	5/15/75



COMPUTER SYSTEMS DIVISION			
BCL SCRIPPER & NORMAN INC			
CAMBRIDGE MASS 02138			
DRAWN	DRF	TITLE	MODEM-TRANSMITTER
CHECKED			USRT-RECEIVER-FIFO'S
APPROVED	DM	CUSTOMER NO	PLI-2 SMS-26-WW A

REVISION			
APPROVED	SYM	DESCR	DATE
	A	REL PWD	5.15.75
	B	ECN 0210	4.15.78




- NOTES**
- 1 - FOR NON 303 INTERFACE, REMOVE BUGS A-11, A-12, B-12 ALSO REPLACE C-12 WITH JUMPER-BUG AS SHOWN.
 - 2 - FOR 303 MODEM INTERFACE OMIT BUGS D-12 E-12 AND G-12. J1-55 MUST BE UNSTRAPPED (SEE DWG, SMS-28)

COMPUTER SYSTEMS DIVISION
 BOLT, BERNLY & SPANAN INC
 CAMBRIDGE, MASS 02138

DRAWN	DRF	10/75	303 USER INTERFACE
CHECKED			
APPROVED	D.M.	7/4/75	

CUSTOMER AND DRAW NO. PLS-2
 SMS-27-WW B


SMS



NOTES

- 1-FOR 303 MODEM INTERFACE (SEE DWG SMS-27) OMIT BUGS D-12, E-12 & G-12. J1-55 MUST BE UNSTRAPPED.
- 2-AS REQ'D TO CONFORM TO MIL-STD-188C
- 3-FOR NON 303 INTERFACE, REMOVE BUGS A11, A12, B12, ALSO REPLACE C12 WITH JUMPER BUG AS SHOWN (SEE DWG SMS-27)


REVISION			
APPD	SYM	DESCR	DATE
A	REL	PROD	5.15.75
B	ECN	0224	4.15.75



COMPUTER SYSTEM DIVISION			
SOLTEC SYSTEMS & NEWTON INC			
CANNONVILLE, MASS 01030			
DRAWN	DRF	TITLE	RS-232 / MIL-188
CHECKED			USER INTERFACE
APPROVED	D.M.	DATE	CUSTOMER NO. 01030
			PLI-2 SMS-28-WW B

Switch Panel Board

SWB-02 Logic Description
SWB-05 Technical Reference
SWB-15 Standard Modification
SWB-20 Schematic




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION		

➔ SEE PBI-Ø2

SWB

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts		
	DRAFTSMAN <i>12/8/75 JH</i>			
	CHECKER	DRAWING TITLE SWB LOGIC DESCRIPTION		
	ENGINEER <i>J. Decker 751230</i>			
	APP'D FOR BEL <i>J. Decker 751230</i>	SIZE A	CODE IDENT NO.	DRAWING NO. SWB - Ø2
	APP'D (CUSTOMER)	SCALE	REV	SHEET 1 OF 1






APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	5-2-72	

SWB

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:		Bolt Beranek and Newman Inc.	
	DRAFTSMAN <i>J. J. [unclear]</i>		Cambridge Massachusetts	
	CHECKER	DRAWING TITLE		
	ENGINEER	SWB TECHNICAL REF		
	APP'D FOR REL	SIZE A	CODE IDENT NO.	DRAWING NO. SWB-05
	APP'D (CUSTOMER)	SCALE	REV A	SHEET 1 OF 2

A

000000
000000
000000

SWB - SWITCH PANEL BOARD - CONTROL PANEL Lockheed

also see PBI-05, PCB-05

Status - address none

W
R

Switches

Power Fail Interrupt Enable on-off

Line Frequency Interrupt Enable on-off

Power Recovery off-interrupt (in) - autoloal (al)

Key Bit Select (S73)


Off: Key bits 00, Processor 0

On: Key bits 01, Processor 1

All other switches are self-explanatory

Jumpers - none

SWB




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	2/17/73	


SWB

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:		Bolt Beranek and Newman Inc.	
	DRAFTSMAN		Cambridge Massachusetts	
	CHECKER	DRAWING TITLE		
	ENGINEER	SWB MODIFICATION STD		
	APP'D FOR REL	SIZE	CODE IDENT NO.	DRAWING NO.
APP'D (CUSTOMER)	A		SWB-15	
	SCALE	REV	A	SHEET 1 OF 4

A



Card Type SWB Modification Standard

Card Function: Control Panel

Modification Description:

Add switch for selection of key bits for console references.
Add switch for continuous read/write.


Implementation:

Install S68 and S73 as per sketch if not already present.
Modify board as described on page 2.

SWB


Fix to console (2) on SWB board (front panel)


Turn so that front side (with numbers, etc.) faces down.
If you see a PC board, remove 8 hex head screws from top and bottom (not the 3 on each side); otherwise, remove metal plate by removing 8 screws and spacers.
Install a red-handled switch in holes labeled S73.




Install from side you are looking at, solder on other side, clip leads and put PC board back in place.

Jumper two traces together with insulated wire as below:








APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION		

➔ SEE PBI-Ø2


SWB

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET


	CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts		
	DRAFTSMAN <i>12/8/75 JH</i>			
	CHECKER	DRAWING TITLE SWB SCHEMATIC		
	ENGINEER <i>Sheh 12/8/75</i>			
	APP'D FOR REL <i>Sheh 12/8/75</i>	SIZE A	CODE IDENT NO.	DRAWING NO. SWB-2Ø
	APP'D (CUSTOMER)	SCALE	REV	SHEET 1 OF 1





Memory Timing


- TAG-02 Logic Description
- TAG-05 Technical Reference
- TAG-15 Standard Modification
- TAG-20 Schematic




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	12/19/75	

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts	
CHECKER:	DRAWING TITLE	
ENGINEER: <i>[Signature]</i>	TAG LOGIC DESCRIPTION	
APP'D FOR REL: <i>[Signature]</i>	SIZE: A	DRAWING NO. TAG - Ø2
APP'D (CUSTOMER):	SCALE:	REV: <i>A</i> SHEET OF

TAG



SUE 3310 4K MAGNETIC CORE MEMORY MODULE

MAINTENANCE BULLETIN M3310

TAG

1526

Dec 74

CONTENTS

<u>Title</u>	<u>Page</u>
Introduction	1
Description	1
Function	1
TAG Circuit Card	3
EXY Circuit Card	4
SID Circuit Card	4
Installation Considerations	5
Logic Description	8
Drawings and Parts Lists	8

LIST OF ILLUSTRATIONS

<u>Figure</u>		<u>Page</u>
1	SUE 3310 Memory Functional Block Diagram	2
2	SUE 3310 Memory Detailed Block Diagram	9

LIST OF TABLES

<u>Table</u>		<u>Page</u>
1	Model 3310 Memory Address and Mode Jumpers	6
2	Model 3310 Memory Timing and Configuration Jumpers	7

SUE 3310 4K MAGNETIC CORE MEMORY MODULE
MAINTENANCE BULLETIN

INTRODUCTION

The SUE model 3310 Magnetic Core Memory Module provides random access storage for data and programmed instructions in SUE Computer systems. The memory module is a 3-wire, 3D, coincident-current core memory for storage of up to 4096 16-bit words comprising two 8-bit bytes each. Cycle time for the model 3310 is 800 nanoseconds nominal with a read access time of 460 nanoseconds.

DESCRIPTION

A model 3310 memory module comprises three standard sized SUE printed circuit (PC) cards as follows:

- memory electronics and XY stacks (EXY),
- sense and inhibit drivers (SID),
- timing and gating (TAG).

In addition to the three basic PC cards an interconnecting module (ICM) plugs into the free edges of the three cards to interface control and data lines. The three memory PC cards plug into three consecutive INFIBUS slots in the order specified under paragraph heading Installation Considerations.

TAG

FUNCTION

Figure 1 is a general block diagram of the SUE model 3310 Magnetic Core Memory Module showing the basic data flow, key source logic terms associated with the flow (with the logic page number where these terms are defined), and the circuit boards where each function originates. A description of the functional operation of each block follows the block diagram. Three functions, timing




Figure 1. SUE 3310 Memory Functional Block Diagram

control, address control, and data flow control are required for core storage of data and programmed instruction in any computer system. Figure 1 identifies the three modules associated with each of these functions in a SUE Computer system. The TAG and EXY circuit cards comprise the timing and address control functions, and the SID circuit card comprises the data flow control functions.

Two types of addressing are associated with the address control function. First the memory module must be uniquely addressed and secondly each data location within the selected memory module must be uniquely identified. Module addressing is semi-permanently coded onto the TAG circuit card by jumper wires. Each core storage address (4096 data locations) within the selected module is program selectable through a matrix of 64 X coordinate wires (X-lines) and 64 Y coordinate wires (Y-lines) located on the EXY circuit card.

Data sense and inhibit control functions are located on the SID circuit card. This circuit card also comprises the data registers, gates and switches as well as line drivers and receivers for handling data to or from core storage and the INFIBUS.

TAG Circuit Card

The TAG circuit card contains the module address decoding circuits and all control logic. All timing, gating and monitoring logic of the model 3310 memory module responds to STRB-N from the processor via the INFIBUS that initiates the memory cycles whose mode of operation is determined by RITE, HCYC, BYTE and AB00 control signals.

Internal timing signals that control memory during execution of the storage cycles in the three modes of operation, i. e., Clear-Write (C/W), Read-Restore (R/R) and Read-Modify-Write (R/M/W), are generated by the TAG card delay lines. However, the effectiveness of the timing signals is at all times subject to modification by control signals from the processor.

TAG

EXY Circuit Card

The EXY circuit card contains the core storage stacks, XY diode matrix, address register and decoding logic, XY current sources, and core driver circuits.

Core Storage

The basic storage elements in the model 3310 memory module are 18 mil lithium-ferrite cores. The cores are mounted in arrays called mats; each mat contains 4096 cores arranged in a 64 x 64 matrix. These mat-arrays are mounted on both sides of a frame, nine mats to the side, arranged in 3 x 3 matrices. The frame (core stack) is then mounted on the EXY circuit card. The extra mat on each side of the frame is used for memories with parity bits (i. e. one parity bit per 8-bit byte) and is not used on the model 3310 memory module. One core in each mat is selected by 1 of 64 X-drive lines and 1 of 64 Y-drive lines during a read or write cycle.

Each mat (corresponding to a data bit) has a sense and inhibit line through all cores connected to one of 16 sense amplifiers and 1 of 16 inhibit driver circuits located on the SID circuit card.

Address Register and Decoding Circuits

Address bits 12 through 1 from the INFIBUS are stored in the storage address register and applied to decoder logic that selects 1 of 64 possible X-driver lines and 1 of 64 possible Y-driver lines in the memory stack unique for the decoded address.

SID Circuit Card

The SID circuit card contains all data transfer logic consisting of the sense amplifiers and inhibit drivers, the data register, data gates, as well as the line drivers and receivers. The data register circuits receive data from the INFIBUS during write operations, and from core during read operations. In a write operation, data coming from the INFIBUS is loaded into the data register and then written into the addressed core location during the write half of the

storage cycle. In a read operation, data that is destructively read out of a core location during the read half of the storage cycle, is loaded into the data register to be restored into the same core location by writing it back during the write half of the storage cycle.

INSTALLATION CONSIDERATIONS

The SUE model 3310 Magnetic Core Memory Module can be plugged into any three consecutive INFIBUS slots. However, in stacked, multi-chassis SUE configurations, memory modules should be plugged into the INFIBUS in locations that assure maximum air flow.

After selecting the most favorable location on the INFIBUS, code the TAG and EXY circuit cards for the address and modes of operation desired by installing jumper wires as shown in table 1. Then refer to table 2 and check that all timing and configuration jumpers are properly installed as shown in the table.

NOTE

For location of jumper terminals refer to TAG Assembly Drawing sheet 1 and EXY Assembly Drawing sheet 1.

Finally referencing the SID circuit card identification tag check that it is a 2001002155-3 configuration.

After installing and checking all jumper connections install the three memory circuit cards into three consecutive INFIBUS slots as defined earlier and interconnect the free edge of the circuit cards using the ICM.

TAG

Table 1. Model 3310 Memory Address and Mode Jumpers

TAG Circuit Card			EXY Circuit Card	
Address Or Mode	Remove Jumpers*	Install Jumpers**	Remove Jumpers*	Install Jumpers**
<u>ADDRESS</u>				
0-4K	-	J2A5 to J2B5 J2A6 to J2B6 J2A7 to J2B7		
4-8K	E201-E208			
8-12K	E203-E210			
12-16K	E201-E208 and E203-E210			
16-20K	E206-E213			
20-24K	E201-E208 and E206-E213			
24-28K	E203-E210 and E206-E213			
28-32K	E201-E208, E203-E210, and E206-E213		J2A5 to J2B5 J2A6 to J2B6 J2A7 to J2B7	
<u>GENERAL</u>				
	-	E141-E142		
<u>MODE</u>				
INTERLOCK	J4-2 to J4-3	J4-3 to J4-1	J3-1 to J3-2	J2-1 to J2-2
OVERLAP	J4-3 to J4-1	J4-2 to J4-3		
INTERLEAVE	E202 to E209 (2nd memory only) J4-3 to J4-1	J2A4 to J2B4 J4-2 to J4-3	J2-1 to J2-2	J3-2 to J3-3
<u>BLIND</u>				
30-32K	J3-1 to J3-2	J2A1 to J2B1		
31-32K	-	J3-1 to J3-2 J2A1 to J2B1		
*If they exist **If not present				

Table 2. Model 3310 Memory Timing and Configuration Jumpers

TAG Circuit Card	
Jumpers Installed	Jumpers Removed
E34 to E24	J2A2 to J2B2
E35 to E9	J2A3 to J2B3
E36 to E17	J2A4 to J2B4
E47 to E87	J5-2 to J5-3
E48 to E2	
E55 to E73	
E67 to E9	
E71 to E131	
E72 to E82	
E141 to E142	
J5-1 to J5-2	
J2A5 to J2B5	
J2A6 to J2B6	
J2A7 to J2B7	
E201 to E208	
E202 to E209 ⁽¹⁾	
* (2)	
E204 to E211	
E205 to E212	
* (2)	
E207 to E214	

NOTES (1) Not installed on second TAG circuit card if interleaving mode.
(2) Jumpers between E203 to E210 and E206 to E213 dependent upon module address. Reference table 1 for double check.

TAG

LOGIC DESCRIPTION

Figure 2 is a detailed block diagram of the SUE 3310 Magnetic Core Memory Module that corresponds directly with the logic diagrams and their descriptions. The number in the upper left-hand corner of each block refers to the logic diagram sheet number where the corresponding logic is located. Logic descriptions and key source logic definitions are contained on the sheet preceding each logic diagram.

DRAWINGS AND PARTS LISTS

SUE 3310 memory module assembly drawings, logic diagrams, and parts lists are collected in the following pages in the order listed below.

<u>Title</u>	<u>Drawing Number</u>	<u>Sheets</u>
SUE 3310 Timing and Gating (TAG) Circuit Card Assembly	2001002273	1
SUE 3310 Timing and Gating (TAG) Logic Diagram	LD2001002273	1 thru 6
SUE 3310 Memory Electronics and XY Matrix (EXY) Circuit Card Assembly	2001002219-2	1
SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram	LD2001002219-2	1 thru 10
SUE 3310 Sense, Inhibit Data (SID) Circuit Card Assembly	2001002155	1
SUE 3310 Sense, Inhibit Data (SID) Logic Diagram	LD2001002155	1 thru 5
SUE 3310 Timing and Gating (TAG) Parts List	PL2001002273	3, 4, 6, 8
SUE 3310 Memory Electronics and XY Matrix (EXY) Parts List	PL2001002219-2	4 and 5
SUE 3310 Sense, Inhibit Data (SID) Parts List	PL2001002155	8 thru 10





Figure 2. SUE 3310 Memory Detailed Block Diagram

TAG



SUE 3310 Timing and Gating (TAG) Circuit Card Assembly
2001002273, Rev. D, Sheet 1

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTORS ARE IN OHMS, $\pm 2\%$, 1/4W.
2. ALL NON-POLARIZED CAPACITORS ARE 0.1UF, $\pm 80\%$, -20%, 50V.
3. ALL POLARIZED CAPACITORS ARE 33UF, $\pm 20\%$, 10V.
4. INTEGRATED CIRCUIT PACKAGE TYPE DESIGNATORS ARE ABBREVIATED. FOR COMPLETE PART NUMBER SEE PARTS LIST (REFERENCE LIST ON DRAWING 8001800200).
5. INTEGRATED CIRCUIT PACKAGE POWER PINS ARE:
 (8 PIN ICP) PIN 4 0V, PIN 8 -5V; (14 PIN ICP) PIN 7 0V, PIN 14 -5V, EXCEPT U6A7723393 (U13), PIN 7 0V, PIN 12 -15V; (16 PIN ICP) PIN 8 0V, PIN 16 -5V, EXCEPT BDR, PIN 7 AND 8 0V, PIN 16 -5V AND T75, PIN 12 0V, PIN 5 -5V.
6. -5V CONNECTOR PINS ARE: P1-A29, A29, A51, B28, B29, B51.
7. 0V CONNECTOR PINS ARE: P1-A1, A2, A15, A40, A54, A55, B1, B2, B15, B40, B54, B55; J1-A1, A2, A4, A18, A20, A22, A24, A26, A28, A30, A32, A50, A52, A55, J1-B1, B2, B4, B18, B20, B22, B24, B26, B28, B30, B32, B50, B52, B54, B55.
8. -5VA CONNECTOR PINS ARE: P1-A16, B16.
9. -15V CONNECTOR PINS ARE: P1-A3, A4, B3, B4; J1-A31.
10. -15V CONNECTOR PINS ARE: P1-A52, A53, B52, B53.
11. ALL TIMING JUMPERS FOR 2001002273-1 AND -2 CONFIGURATIONS ARE IDENTICAL EXCEPT AS SHOWN IN TABLE I.
12. \bigcirc DENOTES COMMON SIGNAL.





TABLE I - TIMING WIRE LIST 11

		PART NUMBER			
		LD2001002273-1 (3212)	(3312)	LD2001002273-2 (3210)	(3310)
FROM		To		To	
E72	SH 4	F90 (D1.2-130)	SH 5	F82 (D1.2-104)	SH 5
E67	5	F2 (D1.1-257.5)		F9 (D1.1-237.5)	
E55	5	F75 (D1.2-85)		F73 (D1.2-71.5)	
E47	6	F131 (D1.2-0)		F87 (D1.2-26)	
F71	6	F87 (D1.2-26)		F131 (D1.2-0)	
E34	6	F21 (D1.1-162.5)		F24 (D1.1-137.5)	
F35	6	F3 (D1.1-262.5)		F9 (D1.1-237.5)	
E36	8	F15 (D1.1-200)		F17 (D1.1-175.5)	
F48	1	F85 (D1.2-32.5)	5	F2 (D1.1-257.5)	5
E142	3			F141	3
J2-107	SH 3			J2-A7	SH 3



TAG

CURRENT SOURCE VOLTAGE REGULATOR (TAG LD Sheet 2)


The current source voltage regulator (VCS regulator) controls a bus voltage at pin J1-A3 for the X and Y driver currents on the EXY circuit card. The X and Y driver currents are proportional to the VCS voltage which must track temperature at a rate of minus 1 volt per 25°C in order to assure proper memory operation. Regulation and temperature compensation are assured by a differential amplifier in the U13 integrated voltage regulator (on the TAG board) and a thermistor mounted to the core plane (on the EXY board).

The U13 integrated voltage regulator drives a PNP pass transistor Q1 that receives its upstream voltage from the +15 volt supply and provides the regulated VCS output voltage at J1-A3. The differential amplifier within U13 compares the voltage fed back from the output (through R3) into pin 4 to a reference voltage (controlled by R5) at pin 5. When R5 is set so that 5 volts exists at pin 5, the voltage at pin 4 is driven to 5 volts by the regulator circuit. When properly set, a 4 milliamperes divider current through the 1.24K ohm resistor R4 maintains the proper value for conversion of the thermistor resistive variations into voltage changes to maintain a steady, regulated output voltage at VCS. Potentiometer R5, therefore, sets the required temperature compensation and R3 sets the center operating voltage for VCS independent of temperature compensation. For normal operation, R3 is set so that VCS is 10 volts at 25°C operating temperature of the memory stack. For test purposes, R3 can be varied to explore the operating limits of memory.

The current source voltage regulator also contains short circuit and saturation protection provided by CR1, CR2, and R15.

KEY SOURCE LOGIC DEFINITIONS

TMRL	Thermistor output return from core stack.
VCS	Regulated X and Y current driver voltage to EXY board.



CURRENT SOURCE VOLTAGE REGULATOR

TAG

SUE 3310 Timing and Gating (TAG) Logic Diagram
LD2001002273, Rev. D, Sheet 2 of 6

THIS SHEET DELIBERATELY LEFT BLANK

MODULE SELECTION AND ADDRESS RECOGNITION (TAG, LD Sheet 3)

Memory cycle initiation for a memory bank can only occur when the memory-bank address portion of the memory address from the INFIBUS matches exactly that address patched into the TAG board by address recognition jumpers E201 through E214. By jumpering these TAG-board connections, as shown in Table II of TAG logic drawing sheet 3, each 3310 memory module is assigned a specific memory bank address of 0-4K, 4-8K, 8-12K, 12-16K, 16-20K, 20-24K, 24-28K, or 28-32K. When all jumpers are installed (i.e. E201 through E207 are jumpered to E208 through E214 respectively) the assigned memory bank address is 0-4K. When the jumper between E201 and E208 (jumper number 1) is removed, address bit 13 is always asserted so that the memory bank address is 4-8K. Asserting the 14 bit only selects a memory bank address of 8-12K and so on per table II.

Bit 1 is used for odd/even bank assignment when interleaving (see Interleaving Mode). Bits 16 and 17 are always negated (i.e. jumpers 4 and 5 are always installed).

Jumper connector J2 is used to activate the memory-bank address recognition logic (U19 and U39) to be used by the memory module (i.e. bits 14 and 15 are used for 8K modules while bits 13, 14, and 15 are used for 4K module addressing) and to enable memory blinding logic. Table II and boxed notes on TAG logic drawing sheet 3 identify the various jumper configurations for interleaving and memory blinding.

Memory Blinding

Address $F000_{16}$ through $FFFF_{16}$ are reserved on SUE systems to uniquely identify the various I/O controllers and system hardware registers that are directly addressable. This 2K word address space is larger than normally required. Therefore, SUE I/O controllers and system modules are assigned device addresses in the range $F800_{16}$ through $FFFF_{16}$, leaving $F000_{16}$ through $F7FF_{16}$ for customer use as memory space or addressing for custom modules.

Since it is possible for memory modules to recognize this 2K word address block, logic (U28) is provided on each memory module to blind the memory to these addresses. U28 is removed from 4K (3310) memory modules. Blinding logic is not provided on 4K (3310) memory modules since half of the module would be blocked from use. If blinding is desirable (on a 32K memory system), the last 8K (24-32K) of memory should be provided by an 8K (3312) memory module.

Interleave Mode

Two 3310 memory modules can be made to operate in interleave mode by adding jumpers to the TAG board. In interleave mode one memory responds to even addresses and the other responds to odd memory addresses.

Interleaving between two 3310 memories is enabled by jumpering J2-A4 to J2-B4 on both TAG boards and on the first TAG board only (closest to the processor on the INFIBUS) jumpering E202 to E209. This enables interleaving logic and assigns an even address to the first memory bank and odd address to the second memory bank respectively.

It is also necessary when initiating interleave mode to remove the jumper from J2-2 to J2-1 and install a jumper from J3-2 to J3-3 on both EXY circuit boards in the two memories. This interchanges address bits 1 and 13 to implement odd and even memory addressing of the two memory modules. In addition the two memory modules should be configured for overlap mode if interleaving is to be used.

TAG

MODULE SELECTION AND ADDRESS RECOGNITION (TAG, LD Sheet 3) (continued)

Overlap Mode

Overlap mode allows two memory modules to be operated nearly simultaneously within the same system by accepting the next cycle in one memory before the current cycle is completed in the other memory. This configuration minimizes the time required on the INFIBUS for communication between a master module and memory.

Overlapping mode is enabled by removing a jumper between J4-1 and J4-3 and adding a jumper between J4-2 and J4-3 on both memory modules. This negates HLDA-N releasing HOLD on the INFIBUS allowing the second memory module to be accessed during a memory cycle on the first memory module.

Interlock Mode

The interlock mode inhibits the overlap mode so that a new memory cycle cannot begin in any memory module until the current cycle is completed.

Interlock mode is implemented by removing a jumper from J4-2 to J4-3 and installing a jumper from J4-1 to J4-3 thereby asserting HOLD on the INFIBUS during any memory cycle.

KEY SOURCE LOGIC DEFINITIONS

AB00-N, AB01-N AB11-N thru AB15-N, AB16-N, AB17-N	Address Bit 00 through 17 Input (Negative)
AR13-N, AR14-N	Address Register Output Bit 13 and 14 (Negative)
BUSY-N	Busy Flip-Flop Output (Negative)
CLWS-P, CLWR-N	Clear Write Register Set Output (Positive) Clear Write Register Reset Output (Negative)
CYCS-P, CYCR-N	Cycle Initiate Register Set Output (Positive) Cycle Initiate Register Reset Output (Negative)
HLDA-N	Memory Disable Advanced (Negative)
HCYC-N, HCYC-P	Read Modify Write Command (Negative) Read Modify Write Command (Positive)
MCLR-P, MRST-N	Master Clear Input (Positive) Master Reset of all Control Flip-Flops (Negative)
MCEH-P, MCEL-P	Select Right Byte (Positive) Select Left Byte (Positive)
MPLX-N	Multiplex Order (Negative)
RMWS-P, RMWR-N	Read Modify Write Register Output (Positive) Read Modify Write Register Output (Negative)
STRA-P	Strobe Advanced (Positive)
RITA-P	Rite Command Advanced (Positive)





TABLE II

INCREMENT	MEMORY SIZE IN K	INSTALL JUMPERS 1 THRU 7, EXCEPT	J2 - JUMPER FROM A2 TO B2 ETC. DENOTES JUMPER						
			A2	A3	A4	A5	A6	A7	
4K 3310	0 - 4	NONE	-	-	-	-	-	-	-
	4 - 8	1	-	-	-	✓	✓	✓	✓
	8 - 12	3	-	-	-	✓	✓	✓	✓
	12 - 16	1,3	-	-	-	✓	✓	✓	✓
	16 - 20	6	-	-	-	✓	✓	✓	✓
	20 - 24	1,6	-	-	-	✓	✓	✓	✓
8K 3312	0 - 4	NONE	-	-	-	-	-	-	-
	4 - 16	3	-	-	-	✓	✓	✓	✓
	16 - 24	6	-	-	-	✓	✓	✓	✓
	24 - 32	3,6	-	-	-	✓	✓	✓	✓

SUE 3310 Timing and Gating (TAG) Logic Diagram
LD2001002273, Rev. D, Sheet 3 of 6



READ/WRITE OPERATION CONTROL (TAG LD Sheet 4)


Read/Write flip-flop U60 determines whether a read or write operation is to be performed. When the flip-flop is set, its reset output brings up the Write Phase term, WRPH-P. When the flip-flop is reset, its set output brings up the Read Phase term, RDPH-P. During the write portion of the Clear/Write operation, the U60 Read/Write Phase flip-flop is reset, causing term WRPH-P to go true.

Terms MMBS-P, MEMA-N and MEMB-N, the Memory Busy indicator signals, are generated by the Memory Busy S-R latch.

Term RMWR-N false enables the Write Restart OR gate U57, via the Full Cycle AND gate, to bring up term WRST-P at DL2-130 (E90) time.

KEY SOURCE LOGIC DEFINITIONS

LDRP-N	Load Register Pulse
MEMA-N, MEMB-N, MMBS-P	Memory Busy Status Signals
RDPH-P	Read Phase Term
UNDF-N	Undefined Mode Status Signal
WRIR-N	Write Phase Restart Inhibit
WRPH-P	Write Phase Term
WRST-P	Write Restart Signal



SUE 3310 Timing and Gating (TAG) Logic Diagram
LD2001002273, Rev. D, Sheet 4 of 6

TIMING CIRCUITS (TAG LD Sheet 5)


Term CYCS-P passes through delay lines DL1 and DL2. The time signals of the two delay lines are used for the precise timing of the various operational mode control circuits. The above sequence of events occurs twice for every storage cycle.

Term CLWK-N false, enables the U23 AND-gates to bring up the left and right data out strobe terms SDHI-N and SDLO-N. Term RMWR-N false, enables the U59 AND/OR-gate combination to bring up Pulse Width, and starts via OR gate U33, the timing strobe terms of delay lines DL1 and DL2.

The 237.5 nanosecond timing pulse from the DL1 delay line, term DL1-237.5 (E9), starts delay line DL2. The 104 nanosecond timing pulse from the DL2 delay line, term DL2-104 (E82), enables the Full Cycle AND-gate (TAG LD sheet 4) to bring up term WRST-P. Term WRST-P once more brings up the Pulse Width signal, which successively starts delay lines DL1 and DL2. After this second time through the DL1/DL2 timing network however, the timing pulses cease to be generated until another STRB strobe signal is received.

KEY SOURCE LOGIC DEFINITIONS

ACKS-N	Acknowledge Signal
SDHI-N	Data Out Left Byte
SDLO-N	Data Out Right Byte



SUE 3310 Timing and Gating (TAG) Logic Diagram
LD2001002273, Rev. D, Sheet 5 of 6



DATA TRANSFER CONTROL (TAG LD Sheet 6)


Term CLWR-P negated, enables the U22 AND-gates to bring up the left and right sense amplifier strobe terms SASH-N and SASL-N. The data out and sense amplifier strobe terms are all control signals to the EXY circuits.

Terms MCEH-P and MCEL-P asserted prevent the bringing up of the SASL-N and SASH-N sense amplifier strobe terms. Terms SASL-N and SASH-N would, if activated, enable the sense amplifiers or the SID circuit card.

Term WRPH-P sets the Inhibit Timing latch U31, asserting term INHR-N. At the same time WRPH-P sets the Y-Current Write Timing flip-flop (one half of U61) to assert YCRS-N, and 50 nanoseconds later sets the X-Current flip-flop (the other half of U61) to assert WRTR-N. The WRTR-N signal controls the X-current switches on the EXY circuit card and the YCRS-N signal controls the Y-current switches on the EXY circuit card.


KEY SOURCE LOGIC DEFINITIONS

DRRH-N	Data Register Reset Left Byte Strobe
DRRL-N	Data Register Reset Right Byte Strobe
FRTR-N	First Read Timing Pulse
INHR-N	Inhibit Timing Pulse
LDRH-N	Load Data Register Left Byte
LDRL-N	Load Data Register Right Byte
SASH-N	Sense Amp Strobe Right Byte
SASL-N	Sense Amp Strobe Left Byte
SRTR-N	Second Read Timing Pulse
WRTR-N	Write Timing Pulse
YCRS-N	Y Common Read Only



TAG


SUE 3310 Timing and Gating (TAG) Logic Diagram
LD2001002273, Rev. D, Sheet 6 of 6



SUE 3310 Memory Electronics and XY Matrix (EXY) Circuit Card Assembly
2001002219-2, Rev. C, Sheet 1

NOTES:

1. ALL RESISTORS ARE IN OHMS, ± 2%, 1/4W.
2. ALL NON-POLARIZED CAPACITORS ARE 0.1UF, ± 80%, -20%, 50V.
3. ALL POLARIZED CAPACITORS ARE IN MICROFARADS, ± 20%.
4. ALL DIODES ARE 8001100001.
5. ALL TRANSISTORS ARE 8001200016.
6. INTEGRATED CIRCUIT PACKAGE TYPE DESIGNATIONS ARE ABBREVIATED. FOR COMPLETE PART NUMBER SEE PARTS LIST. (REFERENCE LIST ON DRAWING 8001800200.)
7. INTEGRATED CIRCUIT PACKAGE POWER PINS ARE: (8 PIN ICP) PIN 4 0V, PIN 8 +5V; (14 PIN ICP) PIN 7 0V, PIN 14 +5V; (16 PIN ICP) PIN 8 0V, PIN 16 +5V, EXCEPT BDR PIN 7 AND 8 0V, PIN 16 +5V, TTS PIN 5 +5V, PIN 12 0V, P325 PIN 8 0V, PIN 9 +5V, PIN 16 +15V.
8. +5V CONNECTOR PINS ARE: P1-A28, A29, B28, B29.
9. 0V CONNECTOR PINS ARE: P1-A1, A2, A15, A40, A54, A55, B1, B2, B15, B40, B54, B55; J1-A1, A2, A4, A18, A20, A22, A24, A26, A28, A30, A32, A50, A52, A54, A55, B1, B2, B4, B18, B20, B22, B24, B26, B28, B30, B32, B50, B52, B54, B55.
10. +15V CONNECTOR PINS ARE: P1-A3, A4, B3, B4.
11. R53 IS A TRIM RESISTOR (LAB SET).
12. R54, R55 AND R56 VALUES MAY BE CHANGED AT TEST LEVEL.
13. ○ DENOTES COMMON SIGNAL.



TAG

SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
LD2001002219-2, Rev. B, Sheet 1 of 10


ADDRESS RECEIVERS AND X-Y LINE DECODING (EXY LD Sheet 2)

Memory address bits AB01-N through AB12-N are decoded by this logic to select the X-Y common and diode end drive lines. The address bits are received from the INFIBUS in sets of four by receiver/driver integrated circuit logic U15, U16, and U19 respectively. The receiver/driver logic inverts the memory address bits that then set or reset corresponding flip-flops in the U12, U8, and U18 (if not inhibited by memory busy MMBS-P). The flip-flops hold the memory address received from the INFIBUS until memory busy MMBS-P releases them to accept a new set of address bits from the receiver/driver logic. It is also the function of the flip-flop logic in U12, U8, and U18 to act as hexadecimal to octal converter logic (i. e. four memory address bits are converted to three address register bits). Each set of three address register bits is decoded by U3, U4, U20 and U21 to select one of eight Y-common end lines (DYC0-N through DYC7-N), Y-diode end lines (DYD0-N through DYD7-N), X-diode end lines (DXD0-N through DXD7-N), and X-common end lines (DXC0-N through DXC7-N). Each of the address decode logic integrated circuits U3, U4, U20, and U21 perform an octal to decimal conversion to select one of eight lines from three binary address bits.

The address decode circuits U3, U4, and U20 are always enabled (pin D held at 0 volts). U21 is controlled by address register bit AR13-P from the TAG circuit card that is held at 0 volts by a jumper between E141 and E142 so that U21 is enabled allowing AR10-P through AR12-P to be decoded into one of the X-common diode lines DXC0-N through DXC7-N.

KEY SOURCE LOGIC DEFINITIONS

AR01-P thru AR12-P	Memory Address register bits 01 through 12 (Positive)
DXC0-N thru DXC7-N	Decoded Line 0 through 7 for X Common end (Negative)
DXD0-N thru DXD7-N	Decoded Line 0 through 7 for X Diode end (Negative)
DYC0-N thru DYC7-N	Decoded Line 0 through 7 for Y Common end (Negative)
DYD0-N thru DYD7-N	Decoded Line 0 through 7 for Y Diode end (Negative)



TAG

SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
 LD2001002219-2, Rev. B, Sheet 2 of 10


Y-READ AND WRITE CURRENT SOURCE (EXY LD Sheet 3)

At the same time that memory address decoding is performed the proper Y-read or write current source is enabled by either YCRA-P or FRDA-P into current source enabling gates in U13. The selected U13 gate draws current through the primary of the 2 to 1 ratio (10 turn to 5 turn) transformer from VCS which drives twice the current in the secondary through the current source transistor Q1 or Q2. The resultant current flow through the current source transistor is approximately 350 milliamperes. The 150-ohm pull-up resistor (R20 or R21) to +15 volts supplies another 70 milliamperes of drive current and also assures 15 volts (for the Y-write current source) can be maintained as the driving voltage regardless of the value of VCS. The current source transistor collector is a high impedance drive source that minimizes the affect of slight impedance variations among the 64 Y-drive lines.

The second 2 to 1 ratio (30 turn to 15 turn) transformer and its associated logic in the Y-read current source circuitry adds a 5-volt pulse to the 15 volts DC source voltage for the switching logic (EXY LD sheet 4). This momentary increase in the source voltage provides faster switching of the read current source to the drive lines shortening the read cycle time.

The purpose of the 430 ohm (R19) in the Y-write current source and 68 ohm (R18) in the Y-read current source circuits is to provide damping of the source current to remove some of the inherent ringing at initial turn-on of the current source drivers. The Y-write current source circuit tends to be slightly more linear and therefore requires less damping (i. e. the 430 ohm rather than 68 ohm resistor).

The collectors of the current source transistors Q1 and Q2 through CR18 and CR19 respectively are clamped to approximately 1-1/2 volts below the +15 volt DC sources to avoid saturation. The 1-1/2 volt drop is across CR20, CR21, and CR31 located in the X-read and write current source circuitry (EXY LD sheet 6).



TAG

SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
 LD2001002219-2, Rev. B, Sheet 3 of 10

Y-CURRENT DRIVE SWITCHING (EXY LD Sheet 4)

Common End Line Switching

After memory address bits AB01-N through AB04-N are decoded to select one Y-drive common end line DYC0-N through DYC7-N (EXY LD sheet 2) the asserted line enables either the read or write memory drive switching gate in IC U1, U2, U5 or U9. Selection of the read or write gate is controlled by Y-write timing pulse YCRS-N and Y-read timing pulse FRTR-N both originating on the TAG circuit card. When the read or write memory drive switching gate is enabled, it turns on one memory drive transistor within that IC thereby connecting Y-read or write current source circuit to the Y-matrix common end line YDC0 through YDC7 associated with the selected current drive switching logic. There are two current flow paths associated with each Y drive common end line DYC0-N through DYC7-N (one for read cycle and one for write cycle). Current flow is discussed under a separate paragraph in this logic description.

Diode End Line Switching

After memory address bits AB05-N through AB08-N are decoded to select one Y-drive diode end line DYD0-N through DYD7-N (EXY LD sheet 2) the asserted line enables either the read or write memory drive switching gate in IN U6, U7, U10, or U11. Selection of the read or write gate is controlled by Y-write timing pulse YCRS-N and Y-read timing pulse FRTR-N both originating on the TAG circuit card. When the read or write memory drive switching gate is enabled, it turns on one memory drive transistor within that IC thereby connecting to the Y-matrix diode end line YDD0 through YDD7 or YDR0 through YDR7 associated with the selected current drive switching logic. As with the Y-drive common end lines DCY0-N through DYC7-N, there are two current flow paths associated with the Y-drive diode end lines.

Current Flow for Y-Drive Lines


For this discussion, reference the drawing of a P325 IC, EXY LD sheets 4 and 8 and assume a read cycle followed by a write cycle where memory address decoding logic bus selected DYD4-N and DYC2-N diode and common end lines respectively.

Y-read timing pulse FRTR-N with DYD4-N and DYC2-N respectively enables U10 memory drive switching gate A¹ and U9 memory drive switching gate B¹. This causes current to flow from the Y-read current source circuit into pin 1 of U10, through the A¹ memory drive transistor to pin 2 and out through the Y-diode end line YDD4. Current flows through the cores associated with Y-matrix line Y36 to YDC2 where it enters U9 at pin 7 and passes through the B¹ memory drive transistor to pin 8 ground thus completing the circuit.


When Y-write timing pulse YCRS-N is asserted (DYD4-N and DYC2-N asserted also) U9 memory drive switching gate A¹ and U10 memory drive switching gate B¹ are enabled. This causes current to flow from the Y-write current source circuit into pin 1 of U9, through the A¹ memory drive transistor to pin 2 and through blocking diode CR11 to the YDC2 common line. Current flows through Y-matrix line Y36 and associated cores to YDR4 (the diode end return line) to pin 7 of U10 through the B¹ memory drive transistor to ground to complete the circuit. The current flow path for a write cycle is simply the reverse of that for a read cycle.

KEY SOURCE LOGIC DEFINITIONS

- FRDA-P First Read Timing Inverted (Positive)
- YCRA-P First Write Timing Inverted (Positive)
- YCRB-N First Write Timing Buffered (Negative)
- YDC0 thru YDC7 Y common-end Line 0 through 7
- YDD0 thru YDD7 Y Diode and Drive Line 0 through 7
- YDR1 thru YDR7 Y diode end Received Line 0 through 7



P325 Integrated Circuit-Memory Drivers



SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
LD2001002219-2, Rev. B, Sheet 4 of 10

X-CURRENT DRIVE SWITCHING (EXY LD Sheet 5)**Diode-End Line Switching**

After memory address bits AB05-N through AB08-N and AB09-N are decoded to select one X-drive diode end line DXD0-N through DXD7-N (EXY LD sheet 2) the asserted line enables either the read or write memory drive switching gate in IC U28, U29, U32, or U33. Selection of the read or write gate is controlled by X-write timing pulse YCRB-N and X-read timing pulse SRTR-N (delayed second pulse) both originating on the TAG circuit card. When the read or write memory drive switching gate is enabled, it turns on one memory drive transistor within that IC thereby connecting the X-read or write current source circuit to the X-matrix diode end line XDD0 through XDD7 or XDRD through XDR7 associated with the selected current drive switching logic. There are two current flow paths associated with the X-drive diode end lines, one for read and one for write.


The read timing pulse is delayed (approximately 100 nanoseconds after assertion of Y-timing pulse) to assure the Y-read or write current source has settled down and there are no spurious spikes that could cross-talk with X-drive lines during core selection to address an unaddressed core. It also minimizes the initial load and resulting current surge that would be placed on VCS if both X and Y current source circuits were enabled simultaneously.

Current Flow for X-Drive Logic

Current flow for X-drive lines is discussed after the X-common line switching logic description for EXY LD sheet 7.

KEY SOURCE LOGIC DEFINITIONS

SRDA-P	Second Read Timing Inverted (Positive)
SRDB-N	Second Read Timing Buffered (Negative)
XDD0 thru XDD7	X Diode-end Drive Line 0 through 7
XDR0 thru XDR1	X Diode-end Receive Line 0 through 7



TAG

SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
LD2001002219-2, Rev. B, Sheet 5 of 10


X-READ AND WRITE CURRENT SOURCE (EXY LD Sheet 6)

The X-read current source circuitry is turned on approximately 110 nanoseconds after the Y-read current source and drive line decoding logic by SRDA-P. The X-write current source circuitry is turned on by the second write timing pulse WRTA-P approximately 50 nanoseconds after the Y-write current source, X- and Y-diode end drivers, and Y-common end driver logic. This delay in both X-current source circuitry allows the direct inductance from the Y drive lines into sense lines to decay before the X current source appears to select specific cores in memory. The selected U25 current source enabling gate draws current through the primary of the 2 to 1 ratio (10 turn to 5 turn) transformer from VCS which drives twice the current in the secondary through the current source transistor Q3 or Q4. The resultant current flow through the current source transistor is approximately 350 milliamperes. The 150-ohm pull-up resistor (R29 or R30) to +15 volts supplies another 70 milliamperes of drive current and also assures 15 volts (for the X-write current source) can be maintained as the driving voltage regardless of the value of the VCS. The current source transistor collector is a high impedance drive source that minimizes the affect of slight impedance variations among the 64 X-drive lines.

The second 2 to 1 ratio (30 turn to 15 turn) transformer and its associated logic in the X-read current source circuitry adds a 5-volt pulse to the 15 volts DC source voltage for the switching logic (EXY LD sheets 5 and 7). This momentary increase in the source voltage provides faster switching of the read current source to the drive lines shortening the read cycle time.

The purpose of the 430 ohm resistor (R28) in the X-write current source and 150 ohm resistor (R27) in the X-read current source circuits is to provide damping of the source current to remove some of the inherent ringing at initial turn-on of the current source drivers. The X-write current source circuit tends to be slightly more linear and therefore requires less damping (i. e. the 430 ohm rather than 150 ohm resistor).

The collectors of the current source transistors Q3 and Q4 through CR29 and CR30 respectively are clamped to approximately 1-1/2 volts below the +15 volt DC sources to avoid saturation. The 1-1/2 volts drop is across CR20, CR21, and CR31 that provide clamping for both the X and Y current source circuitry.



TAG

SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
LD2001002219-2, Rev. B, Sheet 6 of 10

X-CURRENT DRIVE SWITCHING (EXY LD Sheet 7)

Common End Line Switching

After memory address bits AB09-N through AB12-N are decoded to select one X-drive common end line DXC0-N through DXC7-N (EXY LD sheet 2), the asserted line enables either the read or write memory drive switching gate in IC U26, U23, U30, and U34. Selection of the read or write gate is controlled by X-write timing pulse WRTR-N (delayed second pulse) and X-read timing pulse SRDB-N (delayed second pulse) both originating on the TAG circuit card. When the read or write memory drive switching gate is enabled, it turns on one memory drive transistor within that IC thereby connecting the X-read or write current source circuit to the X-matrix common end line XDC0 through XDC7 associated with the selected current drive switching logic. There are two current flow paths associated with each X-drive common end line DXC0-N through DXC7-N (one for read cycle and one for write cycle). Current flow is discussed under a separate paragraph in this logic description.


The read and write timing pulses are delayed (approximately 100 nanoseconds after assertion of Y-timing pulse) to assure the Y-read or write current source has settled down and there are no spurious spikes that could cross-talk with X-drive lines during core selection to address an unaddressed core. It also minimizes the initial load and resulting current surge that would be placed on VCS if both X and Y current source circuit were enabled simultaneously.

Current Flow for X-Drive Lines

For this discussion, reference the drawing of a P325 IC, EXY LD sheets 5, 7, and 9 and assume a read cycle followed by a write cycle where memory address decoding logic has selected DXD4-N and DXC2-N diode and common end lines respectively.

X-read timing pulses SRTR-N and SRDB-N with DXD4-N and DXC2-N respectively enables U 29 memory drive switching gate A¹ and U23 memory drive switching gate B¹. This causes current to flow from the X-read current source circuit into pin 1 of U29, through the A¹ memory drive transistor to pin 2 and out through the X-diode end line XDD4. Current flows through the cores associated with X-matrix line X66 to XDC2 where it enters U23 at pin 7 and passes through the B¹ memory drive transistor to pin 8 ground thus completing the circuit.

When X-write timing pulses YCRB-N and WRTR-N are asserted (DXD4-N and DXC2-N asserted also) U23 memory drive switching gate A¹ and U29 memory drive switching gate B¹ are enabled. This causes current to flow from the X-write current source circuit into pin 1 of U23 through the A¹ memory drive transistor to pin 2 and through blocking diode CR32 to the XDC2 common line. Current flows through the X-matrix line X66 and associated cores to XDR4 (the diode end return line) to pin 7 of U29 through the B¹ memory drive transistor to ground to complete the circuit. The current flow path for a write cycle is simply the reverse of that for a read cycle.




P325 Integrated Circuit-Memory Drivers

KEY SOURCE LOGIC DEFINITIONS

WRTA-P
XDC0 thru XDC7

Second Write Timing Inverted (Positive)
X Common End Line 0 through F




TAG

SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
LD2001002219-2, Rev. B, Sheet 7 of 10

Y-MATRIX DRIVE LINES (EXY LD Sheet 8)

The Y matrix consists of 8 diode array integrated circuits each driving 8 lines for a total of 64 Y-drive lines. Y-current drives lines YDD0 through YDD7 each drive a diode array IC (i.e. 8 Y-drive lines). The Y-common read/write logic (EXY LD sheet 4) selects one common line YDC0 through YDC8 of the 8 selected Y-drive lines so that during a read/write cycle one Y-drive line in each memory mat is selected for one unique core memory address.



TAG

SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
LD2001002219-2, Rev. B, Sheet 8 of 10

X-MATRIX DRIVE LINES (EXY LD Sheet 9)

The X matrix consists of 8 diode array integrated circuits each driving 8 lines for a total of 64 X-drive lines. X-current drive lines XDD0 through XDD7 each drive a diode array IC (i.e. 8 X-drive lines). The X-common read/write logic (EXY LD sheet 7) selects one common line XDC0 through XDC7 of the 8 selected X-drive lines so that during a read/write cycle one X-drive line in each memory mat is selected for one unique core memory address.


SENSE/INHIBIT LINES (EXY LD Sheet 10)

Each mat of core memory has two sense lines serially connected to form one sense that passes through each of the 4096 ferrite cores. When a core in each mat is driven to a "ZERO" during a read cycle the sense line for that mat detects an electrical impulse if the core is driven from a "ONE" state to a "ZERO" state. This induced voltage is sent to the sense amplifier where it is amplified and strobed to the data register.

The inhibit current during a write cycle can flow from both ends of the sense lines (e.g. SI00-A and SI00-B) when inhibiting driving a core to the "ONE" state if that core was in the "ZERO" state during the read cycle. The center line (e.g. SI00-R) of the sense lines are brought out for inhibit current return.


KEY SOURCE LOGIC DEFINITIONS

SI00-A thru SI15-A	Sense Inhibit A, 00 through 15
SI00-B thru SI15-B	Sense Inhibit B, 00 through 15
SI00-R thru SI15-R	Sense Inhibit Return, 00 through 15
SIPH-A, SIPH-B, SIPH-R	Sense Inhibit Parity High (A, B and Return)
SIPL-A, SIPL-B, SIPL-R	Sense Inhibit Parity Low (A, B and Return)



SUE 3310 Memory Electronics and XY Matrix (EXY) Logic Diagram
LD2001002219-2, Rev. B, Sheet 10 of 10

TAG



SUE 3310 Sense, Inhibit Data (SID) Circuit Card Assembly
2001002155, Rev. F, Sheet 1

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTORS ARE IN OHMS, $\pm 1\%$, 1/4W.
2. ALL NON-POLARIZED CAPACITORS ARE 0.1UF, $\pm 80\%$, -20%, 50V.
3. ALL POLARIZED CAPACITORS FOR +5V, -5VA, -5VB ARE 4.7UF, $\pm 20\%$, 10V.
4. ALL POLARIZED CAPACITORS FOR +15V ARE 15UF, $\pm 20\%$, 20V.
5. ALL DIODES ARE 8001100001.
6. ALL TRANSFORMERS ARE 8001400051.
7. INTEGRATED CIRCUIT PACKAGE TYPE DESIGNATIONS ARE ABBREVIATED. FOR COMPLETE PART NUMBER SEE PARTS LIST. (REFERENCE LIST ON DRAWING 8001800200.)
8. INTEGRATED CIRCUIT PACKAGE POWER PINS ARE: (14 PIN ICP) PIN 7 0V, PIN 14 +5V; (16 PIN ICP) PIN 8 0V, PIN 16 +5V, EXCEPT BDR, PIN 7 AND 8 0V, PIN 16 +5V.

9 +5V CONNECTOR PINS ARE: P1-A28, A29, B28, B29.


10 0V CONNECTOR PINS ARE: P1-A1, A2, A54, A55, B1, B2, B54, B55; J1-A1, A6, A9, A12, A15, A36, A39, A42, A45, A48, A54, B1, B6, B9, B12, B15, B36, B39, B42, B45, B48, B54.

11 +15V CONNECTOR PINS ARE: P1-A3, A4, B3, B4.

12 +5VA CONNECTOR PINS ARE: P1-A51, B51.

13 0VA CONNECTOR PINS ARE: P1-A40, B40.

14 LD2001002155-1. -2. AND -3 CONFIGURATION ARE IDENTICAL EXCEPT AS SHOWN ON TABLE I AND II ON SHEET 3.



TAG

SUE 3310 Sense, Inhibit Data (SID) Logic Diagram
LD2001002155, Rev. C, Sheet 1 of 5

MULTIPLEX LOGIC AND LINE DRIVERS/RECEIVERS (SID LD Sheet 2)

The multiplex circuits provide the means for data transfers in the byte mode.

During write operations in the byte mode, INFIBUS data bits DB00 through DB07 are transferred to either the left or the right byte position within the addressed word. The other byte position of the word remains unchanged.

During read operations in the byte mode, the byte located in bit positions 0 through 7 of the data word, are transmitted correspondingly over the INFIBUS. Data bits 8 through 15 are transmitted as zeros.

Operation of the multiplex units is controlled by the following control signals:

- General enabling term MCEL-P,
- Left byte data enabling term LDRH-N enables, and
- Right byte data enabling term LDRL-N.

Terms MCEL-P and LDRH-N being active simultaneously, causes transfer of the INFIBUS right byte data to corresponding data register left byte positions.


Although the multiplex capability to switch either data register byte is inherent in the circuit design, only the right byte to the left byte switching logic is implemented on the SID circuit card.

Line Drivers/Receivers

The line driver/receiver IC units U10, U14, U35 and U40, collectively receive data from the data register during read operations and from the INFIBUS during write operations. Data received from the storage data register is gated out the line drivers/receivers to the INFIBUS by terms SDHI-N and SDLO-N.

KEY LOGIC DEFINITIONS

D00A-N thru D15A-N	Data Register Bit Out
DB00-N thru DB15-N	Data Bit (INFIBUS)



TAG


SUE 3310 Sense, Inhibit Data (SID) Logic Diagram
LD2001002155, Rev. C, Sheet 2 of 5

SENSE AMPLIFIER AND INHIBIT DRIVER SCHEMATIC DIAGRAM (SID LD Sheet 3)**Sense Amplifiers**

Two 2048-core sense lines are serially joined together to form an 4096-core sense line (EXY LD sheet 10). The sense line from each mat in memory is connected to that sense amplifier associated with each mat (SID LD sheet 4 and 5). When the magnetic state of a ferrite core in a mat at the address specified by the address register changes from a logic one (ONE) state to a logic zero (ZERO) state, an electrical impulse is detected and amplified by the sense amplifier. Data from the sense amplifiers is strobed into the data register flip-flops by SASL-N (right byte) and SASH-N (left byte signals from the TAG circuit card). Data from the sense amplifiers is inverted by the gating logic before being entered into the data register flip-flops.

Inhibit Drivers

To preserve data during read operations, the output from each data register flip-flop is connected to an inhibit driver. Thus, 16 inhibit drivers are used to restore data-bit information read from core. When information read from memory is to be restored, each data register flip-flop with a ZERO state operates an associated inhibit driver. Complement states of data register flip-flops with ZEROs enable U6, U15, U28 and/or U36 gates when the INHR-N timing pulse from the TAG board is applied. When the U6, U15, U28 and/or U36 gates are enabled, pins E and/or K are grounded and the associated inhibit driver(s) is (are) pulsed. These inhibit drivers that are pulsed, produce a current through the corresponding sense-inhibit line that inhibits the writing of a ONE in the associated mat.



TAG

SUE 3310 Sense, Inhibit Data (SID) Logic Diagram
LD2001002155, Rev. C, Sheet 3 of 5


DATA REGISTER LEFT BYTE (SID LD Sheet 4)

Depending upon the mode of operation, input data to the left-byte data register flip-flops is either from the sense amplifiers or from the INFIBUS. Prior to the loading of data into the left byte data registers, DRRH-N (from the TAG circuit card) sets the left byte data register flip-flops controlling data bits D08R-N through D15R-N.

Output from the data register flip-flops to the INFIBUS is controlled by the BYTE signal from the INFIBUS. In byte mode, the left-byte can be transferred either through associated line drivers/receivers to corresponding INFIBUS lines or through multiplex circuits U9 and U18 (SID LD sheet 2) to the INFIBUS right-byte lines when enabled by MCEL-P from the TAG circuit card.

KEY SOURCE LOGIC DEFINITIONS

D08R-N thru D15R-N	Data Register Output 08 through 15
DRRH-N	Data Register Reset, Left Byte (Negative)
INHS-P	Inhibit Timing Inverted, Left Byte (Positive)
SASI-P	Sense Amplifier Strobe Inverted, Left Byte (Positive)



TAG

SUE 3310 Sense, Inhibit Data (SID) Logic Diagram
LD2001002155, Rev. C, Sheet 4 of 5


DATA REGISTER RIGHT BYTE (SID LD Sheet 5)

Depending upon the mode of operation, input data to the right-byte data register flip-flops is either from the sense amplifiers or from the INFIBUS. Prior to the loading of data into the right byte data registers, DRRL-N (from the TAG circuit card) sets the right byte data register flip-flops controlling data bits D00R-N through D07R-N.

Output from the data register flip-flops to the INFIBUS is controlled by the BYTE signal from the INFIBUS. In byte mode, the right-byte can be transferred either through associated line drivers/receivers to corresponding INFIBUS lines or through multiplex circuits U9 and U18 (SID LD sheet 2) to the INFIBUS right-byte lines when enabled by MCEL-P from the TAG circuit card.

KEY SOURCE LOGIC DEFINITIONS

D00R-N thru D07R-N	Data Register Output 00 through 07
DRRL-H	Data Register Reset, Right Byte (Negative)
INHV-P	Inhibit Timing Inverted, Right Byte (Positive)
SASM-P	Sense Amplifier Strobe Inverted, Right Byte (Positive)



SUE 3310 Sense, Inhibit Data (SID) Logic Diagram
LD2001002155, Rev. C, Sheet 5 of 5

TAG

THIS SHEET DELIBERATELY LEFT BLANK

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002273-0		KIT			1
002	000								2
003	000								3
004	120	0001		1005000764-1		PIN, TERMINAL		NOTE 211	4
005	001	0001		8001600001-1		DELAY LINE		DL1	5
006	001	0001		8001600004-1		DELAY LINE		DL2	6
007	001	0001		LC-DIP-100B	91615	DELAY LINE	ALLEN AVIONICS	DL3	7
008	000								8
009	000								9
010	000								10
011	001	0001		8001100001-1		DIODE		CR1 .5 IS	11
012	001	0001		8001100002-1		DIODE, ZENER		CR2 .5 IS	12
013	002	0001		1N5231B		DIODE, ZENER		CR3,4 .5 IS	13
014	000								14
015	001	0001		2N4898		TRANSISTOR		01 (TO-66)	15
016	000								16
017	007	0001		8001800042-1		ICP		U25, 31, 34, 58, 61, 62, 71 (74H00)	17
018	003	0001		8001800044-1		ICP		U27, 36, 49 (74H04)	18
019	005	0001		8001800046-1		ICP		U24, 32, 35, 48, 78 (74H10)	19
020	002	0001		8001800047-1		ICP		U42, 52 (74H11)	20
021	001	0001		8001803203-1		ICP		U47 (74S11)	21
022	001	0001		8001800050-1		ICP		U18 (74H22)	22
023	002	0001		8001800052-1		ICP		U33, 77 (74H40)	23
024	003	0001		8001800054-1		ICP		U21, 41, 72 (74H51)	24
025	001	0001		8001800055-1		ICP		U57 (74H52)	25
026	000								26
027	001	0001		8001800058-1		ICP		U59 (74H55)	27
028	002	0001		8001800100-1		ICP		U28, 38 (7475)	28
029	004	0001		8001800120-1		ICP		U20, 30, 40, 50 (BDR)	29
030	001	0001		8001803198-1		ICP		U22 (74S00)	30
031	001	0001		8001803202-1		ICP		U23 (74S10)	31
032	001	0001		8001803139-1		ICP		U37 (7437)	32
033	001	0001		8001803128-1		ICP		U51 (7412)	33
034	001	0001		8001803212-1		ICP		U60 (74S112)	34
035	001	0001		U6A7723393	07263	ICP	FAIRCHILD	U13	35

TAG

SUE 3310 Timing and Gating (TAG) Parts List
 PL2001002273, Rev. D, Sheet 3

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
036	002	0001		N8242A	18324	ICP	SIGNETICS	U19,39	36
037	001	0001		SN75452P	01295	ICP	TEXAS INSTR INC	U68	37
038	002	0001		SN74551N	01295	ICP	TEXAS INSTR INC	U69,79	38
039	018	0001		8001300101-1		CAPACITOR		C4, 6, 7, 10, 11, 14, 15, 16, 17, 23, 24, 25, 27, 28, 29, 31, 32, 33 .25 IS	39
040	001	0001		8001300015-1		CAPACITOR		C5 .1 IS	40
041	007	0001		8001300311-2		CAPACITOR		C8, 9, 13, 18, 19, 21, 22 .8 IS	41
042	006	0001		8001300333-2		CAPACITOR		C2, 3, 12, 20, 26, 30 .8 IS	42
043	001	0001		8001300323-2		CAPACITOR		C1 1.1 IS	43
044	001	0001		SN74502N	01295	ICP	TEXAS INSTR INC	U80	44
045	000								45
046	000								46
047	013	0001		RL07S301G		RESISTOR	MIL-R-22684/1	R16, 19, 23, 24, 25, 26, 27, 32, 33, 34, 35, 18, 29 .5 IS	47
048	012	0001		RL07S102G		RESISTOR	MIL-R-22684/1	R7, 8, 9, 10, 11, 12, 13, 14, 15, 21, 31, 39 .5 IS	48
049	001	0001		RL07S620G		RESISTOR	MIL-R-22684/1	R1 .5 IS	49
	001	0001		RL07S472G		RESISTOR	MIL-R-22684/1	R6 .5 IS	50
051	003	0001		RL07S101G		RESISTOR	MIL-R-22684/1	R20, 28, 37 .5 IS	51
052	003	0001		RL32S510G		RESISTOR	MIL-R-22684/3	R17, 36, 38 .8 IS	52
053	003	0001		RL42S101G		RESISTOR	MIL-R-22684/4	R2, 22, 30 1.0 IS	53
054	001	0001		RN55D1241F		RESISTOR	MIL-R-10509/7	R4 .5 IS	54
055	000								55
056	002	0001		3007P-1-502	80294	RESISTOR, VARIABLE	BOURNS, INC	R3, 5	56
057	002	0001		26AWG WHT		TUBING (TEFLON)	MIL-I-22129	APPROX INCH REQD	57
058	A/R	0001		SN60/SN63		SOLDER	QQ-S-571		58
059	010	0001		9003400417-10		WIRE, SOLID		30AWG WHT APPROX FT REQD	59
060	001	0001		9003400419-4		WIRE, SOLID		28AWG APPROX FT REQD	60

SUE 3310 Timing and Gating (TAG) Parts List
 PL2001002273, Rev. D, Sheet 4

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002273-2		TAG-CKT CARD ASSY		USED ON SUE 3310, 3210	1
002	001	0001		2001002273-0		KIT			2
003	001	0001		1001005408-1		PRINTED WRG BD, TAG			3
004	REF	0001		LD2001002273-2		LOGIC DIAGRAM			51
TIMING WIRE LIST									
				FROM	TO	COLOR	FIND NO.		
				E91	E43	WHT	59		
				E82	E72	WHT	59		
				E28	E69	WHT	59		
				E9	E67	WHT	59		
				E32	E46	WHT	59		
				E17	E42	WHT	59		
				E12	E63	WHT	59		
				E82	E68	WHT	59		
				E52	E44	WHT	59		
				E16	E56	WHT	59		
				E18	E58	WHT	59		
				E31	E33	WHT	59		
				E4	E57	WHT	59		
				E78	E54	WHT	59		
				E73	E55	WHT	59		
				E85	E41	WHT	59		
				E87	E47	WHT	59		
				E131	E71	WHT	59		
				E12	E39	WHT	59		
				E30	E40	WHT	59		
				E27	E64	WHT	59		
				E24	E34	WHT	59		
				E74	E59	WHT	59		
				E25	E65	WHT	59		
				E51	E38	WHT	59		
				E9	E35	WHT	59		
				E25	E37	WHT	59		
				E17	E36	WHT	59		
				E4	E66	WHT	59		
				E2	E48	WHT	59		
				J4-2	J4-3	WHT	60 & 57		
				J5-1	J5-2	WHT	60 & 57		
				E141	E142	WHT	59		
				E10	E50	WHT	59		
				E6	E26	WHT	59		
				E8	E49	WHT	59		
				J2-A5	J2-B5	WHT	60		
				J2-A6	J2-B6	WHT	60		
				J2-A7	J2-B7	WHT	60		
				E201	E208	WHT	59		
				E202	E209	WHT	59		
				E203	E210	WHT	59		
				E204	E211	WHT	59		
				E205	E212	WHT	59		
				E206	E213	WHT	59		
				E207	E214	WHT	59		

TAG

SUE 3310 Timing and Gating (TAG) Parts List
 PL2001002273, Rev. D, Sheet 6

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002273-4		TAG-CKT CARD ASSY		USED ON SUE 3310,3210	1
002	001	0001		2001002273-0		KIT			2
003	001	0001		1001005140-1		PRINTED WRG BD, TAG			3
004	001	0001		AS-143-U-3	06776	SOCKET	ROBINSON NUGENT	(U80)	45
005	001	0001		NO.4416 X 3/4	26066	TAPE	3M CO	.75 X .70 LG APPROX INCH REQD	46
006	A/R	0001		RTV 3140	71984	RTV COATING	DOW CORNING		55
007	REF	0001		LD2001002273-4		LOGIC DIAGRAM			61
TIMING WIRE LIST									
				FROM	TO	COLOR	FIND NO.		
				E91	E43	WHT	59		
				E82	E72	WHT	59		
				E28	E69	WHT	59		
				E9	E67	WHT	59		
				E32	E46	WHT	59		
				E17	E42	WHT	59		
				E12	E63	WHT	59		
				E82	E68	WHT	59		
				E52	E44	WHT	59		
				E16	E56	WHT	59		
				E18	E58	WHT	59		
				E31	E33	WHT	59		
				E4	E57	WHT	59		
				E78	E54	WHT	59		
				E73	E55	WHT	59		
				E85	E41	WHT	59		
				E87	E47	WHT	59		
				E131	E71	WHT	59		
				E12	E39	WHT	59		
				E30	E40	WHT	59		
				E27	E64	WHT	59		
				E24	E34	WHT	59		
				E74	E59	WHT	59		
				E25	E65	WHT	59		
				E51	E38	WHT	59		
				E9	E35	WHT	59		
				E25	E37	WHT	59		
				E17	E36	WHT	59		
				E4	E66	WHT	59		
				E2	E48	WHT	59		
				J4-2	J4-3	WHT	60 & 57		
				J5-1	J5-2	WHT	60 & 57		
				E141	E142	WHT	59		
				E10	E50	WHT	59		
				E6	E26	WHT	59		
				E8	E49	WHT	59		
				J2-A5	J2-B5	WHT	60		
				J2-A6	J2-B6	WHT	60		
				J2-A7	J2-B7	WHT	60		
				E201	E208	WHT	59		
				E202	E209	WHT	59		
				E203	E210	WHT	59		
				E204	E211	WHT	59		
				E205	E212	WHT	59		
				E206	E213	WHT	59		
				E207	E214	WHT	59		

SUE 3310 Timing and Gating (TAG) Parts List
 PL2001002273, Rev. D, Sheet 8

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002219-2		EXY-CKT CARD ASSY		USED ON SUE 3310	1
002	001	0001		1001004954-5		PRINTED WRG BD, EXY			2
003	001	0001		2001002224-1		FRAME, ASSY			3
004	001	0001		1001005141-1		COVER			4
005	000								5
006	F 001	0001		8001800044-1		ICP		U17 (74404)	6
007	F 004	0001		8001800083-1		ICP		U3,4,21,20 (7442)	7
008	F 003	0001		8001800100-1		ICP		U8,12,18 (7475)	8
009	003	0001		8001800123-1		ICP		U15,16,19 (BDR)	9
010	F 001	0001		8001803139-1		ICP		U14 (7437)	10
011	016	0001		SN75325N	01295	ICP	TEXAS INSTR INC	U1,2,5,6,7,9,10,11,23,26,28,29,30,32,33,34	11
012	002	0001		SN75452P	01295	ICP	TEXAS INSTR INC	U13,25	12
013	000								13
014	000								14
015	E 002	0001		8001400092-1		TRANSFORMER		Z1,2	15
016	000								16
017	E 004	0001		8001200016-1		TRANSISTOR		Q1 THRU Q4 (T05)	17
	000								18
019	E 047	0001		8001100001-1		DIODE		CR1 THRU CR24, CR26 THRU CR33, CR36,37,38, CR41 THRU CR46, CR49 THRU CR54 .5 IS	19
020	000								20
021	000								21
022	003	0001		8001300309-2		CAPACITOR		C3,15,19 .65 IS	22
023	002	0001		8001300311-2		CAPACITOR		C7,11 .8 IS	23
024	005	0001		8001300333-2		CAPACITOR		C1,4,9,10,13 .8 IS	24
025	F 010	0001		8001300101		CAPACITOR		C2,5,6,8,12,14,16,17,18,20 .25 IS	25
026	000								26
027	000								27
028	001	0001		RL07S120G		RESISTOR	MIL-R-22684/1	R48 .5 IS	28
029	022	0001		RL07S202G		RESISTOR	MIL-R-22684/1	R1 THRU R4, R6 THRU R9, R13 THRU R17, R26,35,36,42,43,46,47,51,52 .5 IS	29
030	002	0001		RL07S301G		RESISTOR	MIL-R-22684/1	R5,37 .5 IS	30

TAG

SUE 3310 Memory Electronics and XY Matrix (EXY) Parts List
 PL2001002219-2, Rev. C, Sheet 4

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
031	004	0001		RL07S511G		RESISTOR	MIL-R-22684/1	R24, 25, 54, 56 .5 IS	31
032	001	0001		RL07S680G		RESISTOR	MIL-R-22684/1	R18 .5 IS	32
033	B 006	0001		TYPE BR5-47.0	07716	RESISTOR	IRC, INC	R11, 22, 23, 31, 32, 39 .6 IS BR5-47.0 OHM1PCT TC100PPM/C DEG	33
033	B 000	0001		TYPE BR4-47.0	07716	RESISTOR	IRC, INC	R11, 22, 23, 31, 32, 39 .6 IS BR4-47.0 OHM1PCT TC100PPM/C DEG	33&
034	B 004	0001		TYPE BR5-150	07716	RESISTOR	IRC, INC	R20, 21, 29, 30 .6 IS BR5-150 OHM1PCT TC100PPM/C DEG	34
034	B 000	0001		TYPE BR4-150	07716	RESISTOR	IRC, INC	R20, 21, 29, 30 .6 IS BR4-150 OHM1PCT TC100PPM/C DEG	34&
035	B 001	0001		TYPE BR5-324	07716	RESISTOR	IRC, INC	R12 .6 IS BR5-324 OHM1PCT TC100PPM/C DEG	35
035	B 000	0001		TYPE BR4-324	07716	RESISTOR	IRC, INC	R12 .6 IS BR4-324 OHM1PCT TC100PPM/C DEG	35&
036	001	0001		RL07S102G		RESISTOR	MIL-R-22684/1	R55 .5 IS NOTE 219	36
037	002	0001		RL07S621G		RESISTOR	MIL-R-22684/1	R10, 38 .5 IS	37
038	002	0001		RL07S431G		RESISTOR	MIL-R-22684/1	R19, 28 .5 IS	38
039	001	0001		RL07S151G		RESISTOR	MIL-R-22684/1	R27 .5 IS	39
040	001	0001		9310-20		INDUCTOR	J.W. MILLER CO COMPTON, CA	L1 .6 IS	40
041	001	0001		9310-18		INDUCTOR	J.W. MILLER CO COMPTON, CA	L2 .6 IS	41
042	006	0001		9003400419-7		WIRE, BARE		28AWG APPROX INCH REQD	42
043	004	0001		2226B	13103	HEATSINK	THERMALLOY		43
044	004	0001		1005000041-1		TRANSIPAD		T05	44
045	006	0001		9003400419-3		WIRE, RISER		APPROX FT REQD	45
046	006	0001		1001005025-2		SPACER		5/16 DIA	46
047	008	0001		1005000764-1		PIN, TERMINAL		NOTE 217	47
048	A/R	0001		1203	71984	PRIMER	DOW CORNING		48
049	A/R	0001		RTV3145	71984	ADHESIVE	DOW CORNING		49
050	A/R	0001		SN60/SN63		SOLDER	Q0-S-571		50
051	000								51
052	REF	0001		LD2001002219-2		LOGIC DIAGRAM			52
053	000								53
054	003	0001		26AWG WHT		SLEEVING	MIL-I-22129	APPROX INCH REQD	54
	001	0001		M70-9-506	14193	THERMISTER	CAL-R, INC	RT1 .1 IS	55
	A/R	0001		DELTA BOND	05820	ADHESIVE	WAKEFIELD ENGR	NO. 152	56
	A/R	0001		RTA	05820	HARDENER	WAKEFIELD ENGR		57

SUE 3310 Memory Electronics and XY Matrix (EXY) Parts List
PL2001002219-2, Rev. C, Sheet 5

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002155-3		SID-CKT CARD ASSY		USED ON SUE 3310	1
002	001	0001		1001004740-1		PRINTED WRG BD, SID			2
003	001	0001		RL07S561G		RESISTOR	MIL-R-22684/1	R31 .45 IS	3
004	032	0001		RL07S101G		RESISTOR	MIL-R-22684/1	1R1 THRU 4R1, 6R1 THRU 9R1, 1R2 THRU 4R2, 6R2 THRU 9R2, 1R3 THRU 4R3, 6R3 THRU 9R3, 1R4 THRU 4R4, 6R4 THRU 9R4 .45 IS	4
005	032	0001		RL07S151G		RESISTOR	MIL-R-22684/1	1R5 THRU 4R5, 6R5 THRU 9R5, 1R6 THRU 4R6, 6R6 THRU 9R6, 1R7 THRU 4R7, 6R7 THRU 9R7, 1R8 THRU 4R8, 6R8 THRU 9R8 .45 IS	5
006	018	0001		RL07S102G		RESISTOR	MIL-R-22684/1	1R17 THRU 4R17, 6R17 THRU 9R17, 1R18 THRU 4R18, 6R18 THRU 9R18, R55,56 .45 IS	6
007	032	0001		RL07S100G		RESISTOR	MIL-R-22684/1	1R11 THRU 4R11, 6R11 THRU 9R11, 1R12 THRU 4R12, 6R12 THRU 9R12, 1R13 THRU 4R13, 6R13 THRU 9R13, 1R14 THRU 4R14, 6R14 THRU 9R14 .45 IS	7
008	016	0001		RL07S680G		RESISTOR	MIL-R-22684/1	1R9 THRU 4R9, 6R9 THRU 9R9, 1R10 THRU 4R10, 6R10 THRU 9R10 .45 IS	8
009	032	0001		RL07S271G		RESISTOR	MIL-R-22684/1	1R15 THRU 4R15, 6R15 THRU 9R15, 1R16 THRU 4R16, 6R16 THRU 9R16, R23 THRU R30, R39 THRU R46 .45 IS	9
010	005	0001		RL07S472G		RESISTOR	MIL-R-22684/1	R32,48,50,52,54 .45 IS	10
011	005	0001		RN50C10R0F		RESISTOR	MIL-R-55182	R34,47,49,51,53 .35 IS	11
012	000								12
013	016	0001		NLS2-14 OHM1PCT	91637	RESISTOR	DALE ELEC INC	1R19 THRU 4R19, 6R19 THRU 9R19, 1R20 THRU 4R20, 6R20 THRU 9R20 .675 IS	13
014	000	0001		SP1413	14193	RESISTOR	CAL-R, INC	1R19 THRU 4R19, 6R19 THRU 9R19, 1R20 THRU 4R20, 6R20 THRU 9R20 .675 IS	13a

TAG

SUE 3310 Sense, Inhibit Data (SID) Parts List
 PL2001002155, Rev. F, Sheet 8


SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
015	016	0001		RL075621G		RESISTOR	MIL-R-22684/1	1R21 THRU 4R21, 6R21 THRU 9R21, 1R22 THRU 4R22, 6R22 THRU 9R22 .50 IS	14
016	032	0001		8001100001-1		DIODE		1CR1 THRU 4CR1, 6CR1 THRU 9CR1, 1CR2 THRU 4CR2, 6CR2 THRU 9CR2, 1CR3 THRU 4CR3, 6CR3 THRU 9CR3, 1CR4 THRU 4CR4, 6CR4 THRU 9CR4 .45 IS	15
017	008	0001		8001400051-1		TRANSFORMER		1T1 THRU 4T1, 6T1 THRU 9T1	16
018	008	0001		MP03725	04713	TRANSISTOR	MOTOROLA	1Q1 THRU 4Q1, 6Q1 THRU 9Q1	17
019	016	0001		8001300006-1		CAPACITOR		1C1 THRU 4C1, 6C1 THRU 9C1, 1C2 THRU 4C2, 6C2 THRU 9C2 .10 IS	18
020	006	0001		8001300309-2		CAPACITOR		C42, 45, 41, 44, 46, 47 .65 IS	19
021	016	0001		8001300101-1		CAPACITOR		C11, 14, 15, 16, 18, 19, 23, 24, 25, 27, 28, 31, 32, 33, 35, 43 .25 IS	20
022	016	0001		300100Y5S272K	08514	CAPACITOR	CENTRE ENG	1C6 THRU 4C6, 6C6 THRU 9C6, 1C7 THRU 4C7, 6C7 THRU 9C7 .20 IS	21
023	000	0001		CK058X272K		CAPACITOR	MIL-C-11015/18	1C6 THRU 4C6, 6C6 THRU 9C6, 1C7 THRU 4C7, 6C7 THRU 9C7 .20 IS	21
024	003	0001		8001300311-2		CAPACITOR		C36, 37, 38 .80 IS	22
025	010	0001		8001300333-2		CAPACITOR		C8, 9, 10, 13, 22, 30, 40, 48, 49, 39 .80 IS	23
026	000								24
027	008	0001		CK058X121K		CAPACITOR	MIL-C-11015/18	1C3 THRU 4C3, 6C3 THRU 9C3	25
028	004	0001		8001800042-1		ICP		U3, 12, 26, 33 (74H00)	26
029	008	0001		8001800043-1		ICP		U2, 7, 11, 16, 25, 29, 32, 37 (74H01)	27
030	008	0001		8001800044-1		ICP		U5, 13, 19, 23, 27, 30, 34, 38 (74H04)	28
031	003	0001		8001800046-1		ICP		U4, 8, 17 (74H10)	29
032	004	0001		8001800120-1		ICP		U10, 14, 35, 40 (80R)	30
033	004	0001		8001803140-1		ICP		U6, 15, 28, 36 (7438)	31
	000								32
	004	0001		8001803169-1		ICP		U9, 18, 31, 39 (74157)	33

SUE 3310 Sense, Inhibit Data (SID) Parts List
 PL2001002155, Rev. F, Sheet 9

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
036	008	0001		SN7524N	01295	ICP	TEXAS INSTR INC	1U1 THRU 4U1, 6U1 THRU 9U1	34
037	000								35
038	000								36
039	004	0001		1001005125-2		DIODE, CLUST, COM CATH		Z2, 4, 8, 10	37
040	000								38
041	004	0001		1001005126-2		DIODE, CLUST, COM ANOD		Z1, 3, 7, 9	39
042	A/R	0001		SN60/SN63		SOLDER	00-S-571		40
043	REF	0001		LD2001002155-3		LOGIC DIAGRAM			41

TAG


SUE 3310 Sense, Inhibit Data (SID) Parts List
 PL2001002155, Rev. F, Sheet 10



SUE 3312 8K X 16 MAGNETIC CORE MEMORY

MAINTENANCE BULLETIN M3312

TAG



This bulletin contains the following documents in the order listed:

	<u>Pages or Sheet Numbers</u>
SUE 3312 Product Specification, Rev. 1	Pages 1 thru 5 of 5
Circuit Card Assembly, Sense Inhibit Data (SID) 2001002155, Rev. E	Sheet 1 of 11
Logic Diagram, SID LD2001002155, Rev. A	Sheets 1 thru 5 of 5
Parts List, SID PL2001002155-2, Rev. E	Sheets 5, 6, and 11
Circuit Card Assembly, Timing and Gating (TAG) 2001002273, Rev. C	Sheet 1 of 19
Logic Diagram, TAG LD2001002273, Rev. A	Sheets 1 thru 6 of 6
Parts List, TAG PL2001002273-1, Rev. C	Sheets 2, 3, 4, and 8
Circuit Card Assembly, Eight K X and Y (EXY) 2001002219, Rev. B	
Logic Diagram, EXY LD2001002219, Rev. A	Sheets 1 thru 11 of 11
Parts List, EXY PL2001002219-1	Sheets 2, 3, and 6
Circuit Card Assembly, Interconnect Module (ICM) 2001002166, Rev. B	Sheet 1 of 4
Parts List, ICM PL2001002166-1, Rev. B	Sheets 2 and 3

SUE 3312
10/4/72
Rev. 1

PRODUCT SPECIFICATION

Title: PROGRAM MEMORY - CORE 8192 WORD - 875 ± 25 ns

Function: To provide an optional program memory module for the SUE system.

Description: The 8192 word by 16-bit (18 with parity) core memory is contained on three module boards which mount in three adjacent slots within any SUE chassis. The memory interfaces to the SUE system via the INFIBUS

The address range is assigned by jumpers installed on the address module to provide comparison for address bits 1 and 13 to 17. All bits are provided with an override option. Masking of 30-32K or 31 to 32K is possible.

The memory read access delay is ≤ 550 nsec. The write access delay is ≤ 280 nsec. The fastest cycle time is 875 ± 25 ns.

Split Cycle: Read access ≤ 550 nsec; restart enabled at ≤ 550 nsec; modify time ≤ 300 nsec from fall of RITE; fastest split cycle time $\leq 1.1 \mu$ s.

Size: Three PWB requiring 3 slots.

Weight: 4 lbs.

Power Required: +15 volts @ 5 amps max.
+5 volts @ 3.1 amps max.
-15 volts @ 0.3 amps max.

Operating Temp.: 0° C to 50° C.

CORE MEMORY SPECIFICATION

SUE 3312

This document defines the design goals and functional operation of the NPL 3312 core memory (8K x 18).

The following lines will be recognized by the memory:

Read/Write Command 1	$\overline{\text{RITE}}$	Mode Control
Read/Write Command 2	$\overline{\text{HCYC}}$	Mode Control
Byte Command	$\overline{\text{BYTE}}$	Byte or word operation
Address Line 00	$\overline{\text{AB00}}$	Controls which byte is acted upon
Address Line 01 to 13	$\overline{\text{AB01}}$ to $\overline{\text{AB13}}$	Addressing for drive line decode
Address Line 14 to 17	$\overline{\text{AB14}}$ to $\overline{\text{AB17}}$	Addressing for memory select decode
Strobe	$\overline{\text{STRB}}$	Initiates cycle in memory
Data 00 to 15	$\overline{\text{DB00}}$ to $\overline{\text{DB15}}$	Data bus lines
Parity Bits	$\overline{\text{PBLO}}$ to $\overline{\text{PBHI}}$	Parity Bus Lines
Operation Complete	$\overline{\text{DONE}}$	Signal for operation complete
Memory Disable	$\overline{\text{HOLD}}$	Disables memory cycle initiate
Memory Reset	$\overline{\text{MRES}}$	Resets all control flip flops

CORE MEMORY SPECIFICATION

SUE 3312

The following chart indicates module control recognition:

RITE	HCYC	BYTE			
0	0	1	By Byte	}	Read/Restore
0	0	0	By Word		
1	0	1	By Byte	}	Clear/Write
1	0	0	By Word		
0	1	1	By Byte	}	Read Portion
0	1	0	By Word		
1	1	1	By Byte	}	Write Portion
1	1	0	By Word		
1	1	1	By Byte	}	Undefined
1	1	0	By Word		

}
 READ
 MODIFY
 WRITE
 }
 Read/Restore
 w/o Data or DONE

Modes of Operation:

Read/Restore: Data is read out of core, transmitted on the bus line along with DONE, and stored back in core. Cycle time = 900 nanoseconds maximum.

Clear/Write: Data is read out of core and destroyed. Data on the bus is transferred into the data register and written into core. DONE will occur 280 ns maximum into the cycle releasing the Infibus.

Read/Modify/Write: Data is read out of core, transmitted on the bus line along with DONE, and the memory cycle stops. Upon the switching of RITE from a logic "0" to a logic "1", the memory will execute the write portion of the cycle. Approximately 50 nanoseconds into the write cycle, the data register will have been cleared and the new data will be strobed in. Upon completion of the strobing, DONE will be transmitted releasing the Infibus. (300 ns max after fall of RITE).

Undefined: In the event that a memory is selected and both of the mode control lines are at logic "1", the memory will perform a Read/Restore cycle, but neither data nor DONE will be transmitted on the Infibus.

Byte Control:

Byte Command = Logic "1"

a. Address Bits 00 (AB00) = Logic "1"

All data bits handled by Data Register Bits 00 to 07 will be transmitted or received on Data Bus lines DB00 to DB07. All mode operations will be performed on Data Register Bits 00 to 07. All data handled by Data Register bits 08 to 15 will be in the Read/Restore mode and no data will appear on Data bus lines DB08 to DB15.

b. Address Bit 00 (AB00) = Logic "0"

All data bits handled by Data Register Bits 00 to 07 will be in an automatic Read/Restore mode and will not be transmitted on the Infibus. All data handled in Data Register Bits 08 to 15 will be transmitted and received on Data bus lines DB00 to DB07. All mode operations will be performed on Data Register Bits 08 to 15.

Byte Command = Logic "0"

Address Bit 00 (AB00) will be ignored and all mode operations will be performed on the entire word (Data Register Bits 00 to 15). All data will be transmitted and received on Data bus lines DB00 to DB15.

Address Recognition

Since the Address Register (AB01 to AB13) input will be active from the end of the

Address Recognition, continued

previous cycle until 65 nanoseconds after the beginning of the new cycle, the address lines must be valid by strobe time (STRB) and remain valid for at least 100 nanoseconds after strobe. Address bits AB14 to AB15 are not stored and require the same conditions as the lower order address bits.

Address Recognition of all bits is an option capability; likewise, masking of 30K-32K or 31K-32K is an option.

The Mode Control lines are strobed into the mode control register the same as the address register.

Write Restart in the R/M/W Mode

Two conditions exist during this mode. Under normal operating conditions, when the memory has reached the halt condition, the changing of the state of RITE from a logic "0" to a logic "1" will initiate the write portion of the cycle.

However, the strobe (STRB) line will also be monitored. If, while the memory is in the halt condition, the strobe should change state from a logic "1" to a logic "0", the write portion of the cycle will be initiated. Since this isn't a normal operation, the memory will write into core whatever was stored in the data register during the read portion. However, there will be no DONE signal indicating the memory has completed the cycle.

HOLD-Memory Disable


If this line is at logic "1" level at strobe time (STRB) = logic "1", the memory will remain in an idle state until such time as the HOLD line returns to a logic "0". Then the memory will respond in accordance with the present State of the BUS address and STRB.

Parity Bits (PBLO and PBHI)

These bits will be handled the same as data bits and will be associated with the data bits as follows:

PBLO with Data Register Bits 00 - 07

PBHI with Data Register Bits 08 - 15



REV	DESCRIPTION	DATE	BY
A	INITIAL PRODUCTION RELEASE GENERAL REVISION TO ADD P/L FOR COMPLETE WAS CONDITION SBS PROTOTYPE REV'S	27 JAN 71	
B	REVISED PER DCN 1753	14 FEB 71	
C	REVISED PER DCN 1754	14 FEB 71	
D	REVISED PER DCN 1755	14 FEB 71	
E	REVISED PER DCN 1756	14 FEB 71	

FOR PARTS LIST AND NOTES SEE ATTACHED SHEETS

DATE DEC 21 1971

LOCATED ELECTRONIC COMPANY
1000 AVENUE OF THE STARS
BETHESDA, MARYLAND 20814

CIRCUIT CARD ASSEMBLY
SID

SENSE INHIBIT DATA 8D

QTY 3

14715

2001002155

SHEET 1 OF 11

UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES

10 DECIMALS UNLESS OTHERWISE SPECIFIED

1/16" = 0.0625" UNLESS OTHERWISE SPECIFIED

ALL DIMENSIONS TO CENTER UNLESS OTHERWISE SPECIFIED

SEE ATTACHED SHEETS

DATE DEC 21 1971

BY [Signature]

CHKD [Signature]

APPD [Signature]

PROJ ENG [Signature]

DATE DEC 21 1971

BY [Signature]

CHKD [Signature]

APPD [Signature]

PROJ ENG [Signature]

ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED

ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED

ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED

ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED

ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED



TAG

THE INFORMATION AND DESIGN DISCLOSED HEREIN WAS ORIGINATED BY AND IS THE PROPERTY OF LOCKHEED ELECTRONICS COMPANY, INC. A SUBSIDIARY OF LOCKHEED AIRCRAFT CORPORATION. LOCKHEED RESERVES ALL PATENT, PROPRIETARY DESIGN, MANUFACTURING, REPRODUCTION, USE AND SALES RIGHTS THEREON, AND TO ANY ARTICLE DISCLOSED HEREIN EXCEPT TO THE EXTENT RIGHTS ARE EXPRESSLY GRANTED TO OTHERS. THE FOREGOING DOES NOT APPLY TO VENDOR PROPRIETARY PARTS.



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A	INITIAL PRODUCTION RELEASE	12/2/72	<i>[Signature]</i>

NOTES:

1. ALL RESISTORS ARE IN OHMS, $\pm 2\%$, $1/4W$.
 2. ALL POLARIZED CAPACITORS ARE $15\mu f$, $\pm 20\%$, 20V.
 3. ALL NON-POLARIZED CAPACITORS ARE 800:300101.
 4. ALL DIODES ARE 8001100001.
 5. ALL TRANSFORMERS ARE 8001400051.
 6. ALL TRANSISTORS ARE MPQ3725.
 7. 0V CONNECTOR PINS ARE: PI-A1, B1, A2, B2, A54, B54, A55, B55; J1-A1, B1, A6, B6, A9, B9, A12, B12, A15, B15, A36, B36, A39, B39, A42, B42, A45, B45, A48, B48, A54, B54.
- B. INTEGRATED CIRCUIT PACKAGE TYPE DESIGNATIONS ARE ABBREVIATED. FOR COMPLETE PART NUMBERS SEE 8001800200.



- 2 SHOWN



INTERPRET DRAWING PER MIL-D-1000, FORM 3 CATEGORY E	
SEE ENGINEERING RECORDS	
2001002155-2	SUE 3312
NEXT ASSY	USED ON
APPLICATION	

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON: FRACTIONS $\pm 1/32$ ANGLES $\pm 1/2^\circ$ DECIMALS: .XX $\pm .03$.XXX $\pm .010$

MATERIAL: SEE ATTACHED SHEET(S)

DATE	10-16-72
DR	<i>[Signature]</i>
CHK	<i>[Signature]</i>
ENGR	<i>[Signature]</i>
PROJ ENGR	
APPD	<i>[Signature]</i>
APPD	


LOCKHEED ELECTRONICS COMPANY, INC. DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90040	
LOGIC DIAGRAM SID SENSE, INHIBIT DATA BOARD	
SIZE	CODE IDENT NO. DRAWING NO. REV
C	14715 LD2001002155-2 A
SCALE	SHEET 1 OF 5

FOLD 2

FOLD 1

PROJECT CWA

ZONE	REVISIONS	DESCRIPTION	DATE	APPROVED
1				
2				
3				
4				



SIZE C 14715
 CODE IDENT NO. LD2001002155
 REV -2
 SHEET 2 OF 1

SCALE
 DRAWN BY
 CHECKED BY



FOOT

TAG

DATE

ZONE	REVISIONS	DESCRIPTION	DATE	APPROVED
1				
2				
3				
4				

SIZE CODE IDENT NO. DRAWING NO. REV
C 14715 LD2001002155 A
 SCALE PROJECT SHEET 3 OF
 CWA



100
 1
 2
 3
 4
 100
 1
 2
 3
 4
 100
 1
 2
 3
 4

ZONE LTR	REVISIONS	DESCRIPTION	DATE	APPROVED
1				
2				
3				
4				

DRRH-N (TAG-P6) JI-A23
 INHIBIT TIMING
 INNR-N (TAG-P6) JI-A27
 SASH-N (TAG-P6) JI-A25

DATA REG INITIAL SET-
DATA BIT RESET IF ZERO

DISA-N 2A1
 DAA-N 2A1

SI15-A JI-A38 G
 SI15-B JI-A37 F
 SI15-R JI-A37 H
 (EXY-PI0)

SI14-A JI-B38 B
 SI14-B JI-B37 A
 SI14-R JI-B39 C

SI13-A JI-A41 G
 SI13-B JI-A40 F
 SI13-R JI-A42 H
 (EXY-PI0)







SI12-A JI-B41 B
 SI12-B JI-B40 A
 SI12-R JI-B42 C

SI11-A JI-A44 G
 SI11-B JI-A43 F
 SI11-R JI-A45 H
 (EXY-PI0)

SI10-A JI-B44 B
 SI10-B JI-B43 A
 SI10-R JI-B45 C

SI09-A JI-A47 G
 SI09-B JI-A46 F
 SI09-R JI-A48 H
 (EXY-PI0)

SI08-A JI-B47 B
 SI08-B JI-B46 A
 SI08-R JI-B48 C



SIZE CODE IDENT NO. DRAWING NO. REV. -2 A
 C 14715 LD2001002155

SCALE: 1:1
 SHEET 4 OF 4

100

TAG

4

ZONE	LTR	DESCRIPTION	DATE	APPROVED

DEEL-N (TAG-P6) ← JI-B25

INH-N 4DI

SASL-N (TAG-P6) ← JI-B25

DO7A-N 2A3
DO6A-N 2A3

SI07-A JI-A16 G
SI07-B JI-A17 F
SI07-R JI-A15 H

SI06-A JI-B16 B
SI06-B JI-B17 A
SI06-R JI-B15 C

DO5A-N 2A3
DO4A-N 2A3

SI05-A JI-A13 G
SI05-B JI-A14 F
SI05-R JI-A12 H

SI04-A JI-B13 B
SI04-B JI-B14 A
SI04-R JI-B12 C

DO3A-N 2A2
DO2A-N 2A3





SI03-A JI-A10 G
SI03-B JI-A11 F
SI03-R JI-A09 H

SI02-A JI-B10 B
SI02-B JI-B11 A
SI02-R JI-B09 C



DO1A-N 2A4
DO0A-N 2A4

SI01-A JI-A07 G
SI01-B JI-A08 F
SI01-R JI-A06 H

SI00-A JI-B07 B
SI00-B JI-B08 A
SI00-R JI-B06 C



DATA REG INITIAL SET — DATA BIT RESET IF ZERO



SIZE CODE IDENT NO. DRAWING NO. **C 14715** LD2001002155 A

SCALE SHEET 5 OF

PROJECT CNA

FOOT

LEG 2811 44E 8/71

PREPARED BY		DATE		CHK		DATE		LNGR		DATE		PROJECT		DATE		LOCKHEED ELECTRONICS COMPANY		DATA PRODUCTS DIVISION		LOS ANGELES, CALIFORNIA 90022		SIZE		CODE IDENT		SHEET		REV	
		9/15/77														B 14715		DL 2001002155-2						5		E			
SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION VENDOR	MATERIAL(S)		FIND NO.																			
		START	END					REF	DESIGNATION(S)																				
001	000	0001		2001002155-2		SID-CKT. CARD ASSY			USED ON SUE 3312	1																			
002	001	0001		1001004740-1		PRINTED WRG BD, SID				2																			
003	001	0001		RL07S561G		RESISTOR	MIL-R-22684/1		R31 .45 IS	3																			
004	032	0001		RL07S101G		RESISTOR	MIL-R-22684/1		1R1 THRU 4R1, 6R1 THRU 9R1, 1R2 THRU 4R2, 6R2 THRU 9R2, 1R3 THRU 4R3, 6R3 THRU 9R3, 1R4 THRU 4R4, 6R4 THRU 9R4 .45 IS	4																			
005	032	0001		RL07S151G		RESISTOR	MIL-R-22684/1		1R5 THRU 4R5, 6R5 THRU 9R5, 1R6 THRU 4R6, 6R6 THRU 9R6, 1R7 THRU 4R7, 6R7 THRU 9R7, 1R8 THRU 4R8, 6R8 THRU 9R8 .45 IS	5																			
006	018	0001		RL07S102G		RESISTOR	MIL-R-22684/1		1R17 THRU 4R17, 6R17 THRU 9R17, 1R18 THRU 4R18, 6R18 THRU 9R18, R55,56 .45 IS	6																			
007	032	0001		RL07S100G		RESISTOR	MIL-R-22684/1		1R11 THRU 4R11, 6R11 THRU 9R11, 1R12 THRU 4R12, 6R12 THRU 9R12, 1R13 THRU 4R13, 6R13 THRU 9R13, 1R14 THRU 4R14, 6R14 THRU 9R14 .45 IS	7																			
008	016	0001		RL07S680G		RESISTOR	MIL-R-22684/1		1R9 THRU 4R9, 6R9 THRU 9R9, 1R10 THRU 4R10, 6R10 THRU 9R10 .45 IS	8																			
009	032	0001		RL07S271G		RESISTOR	MIL-R-22684/1		1R15 THRU 4R15, 6R15 THRU 9R15, 1R16 THRU 4R16, 6R16 THRU 9R16, R23 THRU R30, R39 THRU R46 .45 IS	9																			
010	005	0001		RL07S472G		RESISTOR	MIL-R-22684/1		R32,48,50,52,54 .45 IS	10																			
011	005	0001		RN50C10R0F		RESISTOR	MIL-R-55182		R34,47,49,51,53 .35 IS	11																			
012	000									12																			
013	016	0001		NLS-2 14 OHMS	91637	RESISTOR	DALE ELEC INC		1R19 THRU 4R19, 6R19 THRU 9R19, 1R20 THRU 4R20, 6R20 THRU 9R20 .675 IS	13																			
014	016	0001		RL07S621G		RESISTOR	MIL-R-22684/1		1R21 THRU 4R21, 6R21 THRU 9R21, 1R22 THRU 4R22, 6R22 THRU 9R22 .50 IS	14																			

CONFORMS TO MIL-STD-100

TAG

SYM AND FIND NO. COLUMN CODES		DEFINITIONS	REVISIONS
A-- DENOTES SEPARATE PL	E-- SOURCE CONTROL DWG	ICP-- INTEGRATED CIRCUIT PKG	FOR REV RECORD
B-- REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO	F-- SPEC CONTROL DWG	IS-- INSERTION SPAN	SEE SHEET 1
C-- INFO UNAVAILABLE TO BE ADDED BY CHG DOCUMENTS	M-- DENOTES MAKE FROM &-- ALTERNATE SOURCE	A,R-- AS REQD	



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2001002155-2


E

SIZE CODE IDENT

SHEET 6

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL,NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
015	E 032	0001		8001100001-1		DIODE		1CR1 THRU 4CR1, 6CR1 THRU 9CR1, 1CR2 THRU 4CR2, 6CR2 THRU 9CR2, 1CR3 THRU 4CR3, 6CR3 THRU 9CR3, 1CR4 THRU 4CR4, 6CR4 THRU 9CR4 .45 IS	15
016	E 008	0001		8001400051-1		TRANSFORMER		1T1 THRU 4T1, 6T1 THRU 9T1	16
017	008	0001		MP03725	04713	TRANSISTOR	MOTOROLA	1Q1 THRU 4Q1, 6Q1 THRU 9Q1	17
018	F 016	0001		8001300006-1		CAPACITOR		1C1 THRU 4C1, 6C1 THRU 9C1, 1C2 THRU 4C2, 6C2 THRU 9C2 .10 IS	18
019	006	0001		M39003/01-2015		CAPACITOR	MIL-C-39003/1	C42,45,41,44,46, 47 .65 IS	19
020	F 016	0001		8001300101-1		CAPACITOR		C11,14,15,16,18, 19,23,24,25,27, 28,31,32,33,43, 35 .25 IS	20
021	F 016	0001		8001300019-1		CAPACITOR		1C6 THRU 4C6, 6C6 THRU 9C6, 1C7 THRU 4C7, 6C7 THRU 9C7 .20 IS	21
022	003	0001		M39003/01-2018		CAPACITOR	MIL-C-39003/1	C36,37,38 .80 IS	22
023	010	0001		M39003/01-2050		CAPACITOR	MIL-C-39003/1	C8,9,10,13,22, 30,40,48,49,39 .80 IS	23
024	000								24
025	008	0001		CK05BX121K		CAPACITOR	MIL-C-11015	1C3 THRU 4C3, 6C3 THRU 9C3	25
026	F 004	0001		8001800042-1		ICP		U3,12,26,33 (74H00)	26
027	F 008	0001		8001800043-1		ICP		U2,7,11,16,25, 29,32,37 (74H01)	27
028	F 008	0001		8001800044-1		ICP		U5,13,19,23,27, 30,34,38 (74H04)	28
029	F 003	0001		8001800046-1		ICP		U4,8,17 (74H10)	29
030	F 004	0001		8001800120-1		ICP		U10,14,35,40 (BDR)	30
031	F 004	0001		8001803140-1		ICP		U6,15,28,36 (7438)	31
032	000								32
033	F 004	0001		8001803169-1		ICP		U9,18,31,39 (79157)	33
034	008	0001		SN7524N	01295	ICP	TEXAS INSTR INC	1U1 THRU 4U1, 6U1 THRU 9U1	34
035	000								35
036	000								36
037	004	0001		1001005125-2		DIODE, CLUST, COM CATH		Z2,4,8,10	37
038	000								38
039	004	0001		1001005126-2		DIODE, CLUST, COM ANOD		Z1,3,7,9	39



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B

14715

PL

2001002155

E

SIZE

CODE IDENT

SHEET


11

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/STD		NOTE:			200
201	A/R	0001		LECP1049-17		MARK DASH NUMBER, REVISION LETTER AND SERIALIZE USING A FOUR DIGIT NUMBER STARTING WITH 0001 PRECEDED BY M (M0001).			201
202	REF	0001				AREA TO BE FREE OF SOLDER.			202
203	REF	0001				TOTAL WARP AND TWIST SHALL NOT EXCEED .010/INCH IN GENERAL AREA AND .005/INCH IN CONNECTOR AREA.			203
204	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NUMBER ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS.			204
205	REF	0001				MAXIMUM COMPONENT HEIGHT (SIDE 1) .395 MAXIMUM.			205
206	REF	0001				PROTRUSION (SIDE 2) .075 MAXIMUM.			206
207	REF	0001				SQUARE PAD AND/OR STRIPE DENOTES CATHODE END OF DIODE.			207
208	REF	0001				MAXIMUM COMPONENT CONFIGURATION DEPICTED ON FACE OF DRAWING. FOR ACTUAL USAGE SEE APPLICABLE PARTS LIST.			208
209	REF	0001				SQUARE PAD AND/OR DOT DENTOTES PIN 1 OF ICP.			209

CONFORMS TO MIL-STD-100

TAG



NO. 4 TYPE B
2 PLACES
(214) (215) (REF)

REV. NO.	DATE	APPROVED
1	11/22/59	[Signature]
2	11/22/59	[Signature]




SHEETS DRAWING NO. 200000235-2, SHEET 13 OF 13 PARTS LIST SEE METALS SHEET 200000235-2	SHEETS DRAWING NO. 200000235-2, SHEET 13 OF 13 PARTS LIST SEE METALS SHEET 200000235-2
MATERIAL: 200000235-2, SHEET 13 OF 13 MATERIAL: 200000235-2, SHEET 13 OF 13	MATERIAL: 200000235-2, SHEET 13 OF 13 MATERIAL: 200000235-2, SHEET 13 OF 13
DATE: 11/22/59 DRAWN BY: [Name] CHECKED BY: [Name]	DATE: 11/22/59 DRAWN BY: [Name] CHECKED BY: [Name]
TITLE: CIRCUIT CARD ASSEMBLY TAG TIMING AND GAINING	TITLE: CIRCUIT CARD ASSEMBLY TAG TIMING AND GAINING
PROJECT NO.: 200000235-2 SHEET NO.: 13 OF 13	PROJECT NO.: 200000235-2 SHEET NO.: 13 OF 13

THE INFORMATION AND DESIGN DISCLOSED HEREIN WAS ORIGINATED BY AND IS THE PROPERTY OF LOCKHEED ELECTRONICS COMPANY, INC. A SUBSIDIARY OF LOCKHEED CORPORATION. LOCKHEED RESERVES ALL PATENT, PROPRIETARY DESIGN, MANUFACTURING, REPRODUCTION, USE AND SALES RIGHTS THEREIN, AND TO ANY ARTICLE DISCLOSED HEREIN, EXCEPT TO THE EXTENT RIGHTS ARE EXPRESSLY GRANTED TO OTHERS. THE FOREGOING DOES NOT APPLY TO LENDER PROGRAM PARTS.

NOTES:

1. ALL RESISTOR VALUES ARE IN OHMS 1/4W, 5%.
2. ALL NONPOLARIZED CAPACITORS ARE .1uF, 50V, ±20%.
3. ALL POLARIZED CAPACITORS ARE 33uF, 10V, ±20%.
4. □ DENOTES COMMON VOLTAGE TO ALL CKTS.
5. ◁ DENOTES CONNECTOR INPUT/OUTPUT PIN NO.
6. □ DENOTES COMMON SIGNAL.
7. INTEGRATED CIRCUIT PACKAGE TYPE DESIGNATIONS ARE APPROPRIATE FOR COMPLETE PART NUMBERS. SEE 505-B-003-000.
8. ZERO VOLTAGE PINS USED:
 PI-A01, B01, A02, B02, A15, B15, A40, B40, A54, B54, A55, B55.
 J1-A01, D01, A55, B55.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		INITIAL PRODUCTION RELEASE, SAME AS PROTOTYPE REV'S	11/20/72	[Signature]
B		REVISED PER DCN 17606	3/7/73	[Signature]



-1 SHOWN

INTERPRET DRAWING PER MIL-D-1000, FORM 3 CATEGORY E	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS ±1/32 ANGLES ±1/2° DECIMALS: .XX ± .03 .XXX ± .010
SEE ENGINEERING RECORDS	MATERIAL: SEE ATTACHED SHEET(S)
Z001002273-1 SUE 3312	
NEXT ASSY USED ON	
APPLICATION	

DATE 10-16-72	DR G. WOOD
CHK R. [Signature] 10/27/72	ENGR. [Signature] [Signature]
PROJ ENGR	APPD [Signature]
APPD	APPD

SIZE	ICODL IDENT NO	DRAWING NO.	REV
C	14715	LD200'002273	B

FOR REVISIONS, DIMS AND NOTES SEE ATTACHED SPECIFICATION


LEG LOCKHEED ELECTRONICS COMPANY, INC.
 DATA PRODUCTS DIVISION
 LOS ANGELES, CALIFORNIA 90040

**LOGIC DIAGRAM
 TAG
 TIMING AND GATING**

SCALE: — SHEET 1 OF 5

TAG


PROJECT CWA



CURRENT SOURCE VOLTAGE
REGULATOR


ZONE	LTR	REVISIONS	DESCRIPTION	DATE	APPROVED
1					

SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	14715	LD2001002273	B
SCALE	SHEET 2 OF 5		



FOR 31-32K BLIND
 JUMPER: J3-1 TO J3-2
 J2A5 TO J2-B5
 J2-A6 TO J2-B6
 J2-A1 TO J2-B1
 FOR 30-32K BLIND, SAME
 AS ABOVE EXCEPT
 REMOVE J3-1 TO J3-2

FOR INTERLEAVE MODE
 JUMPER J2-A4 TO J2-B4
 IN BOTH TAG BOARDS.
 WITH 1st TAG SW 1
 POSITION 2 DOT DOWN &
 2nd TAG SW 1 POSITION
 2 DOT UP.



MEMORY SIZE VS J2 JUMPERS AND SWI POSITIONS


INCREMENT	MEMORY SIZE INK	SWI - ALL POS DOWN EXCEPT	J2 - JUMPER FROM TAG BOARD						
			A2	A3	A4	A5	A6	A7	
4K	0-4	NONE	-	-	-	-	-	-	-
	A-B	1	-	-	-	-	-	-	-
	B-12	3	-	-	-	-	-	-	-
	12-16	1,3	-	-	-	-	-	-	-
	16-20	6	-	-	-	-	-	-	-
8K	0-8	NONE	-	-	-	-	-	-	-
	8-16	3	-	-	-	-	-	-	-
	16-24	6	-	-	-	-	-	-	-
	24-32	1,3,6	-	-	-	-	-	-	-
	32-40	1,3,6	-	-	-	-	-	-	-

TAG

REVISIONS	DATE	APPROVED
DESCRIPTION		
ZONE/LTR		


1		
2		
3		
4		

DL1-12.5 SB1	(E4)	E66
DL2-32.5 SB3	(E85)	E48
DL2-26 SB3	(E87)	E43
DL2-104 SA4	(E82)	E68
DL1-50 SA2	(E52)	E49
DL1-62.5 SB2	(E12)	E63
DL1-25 SB2	(E32)	E4C
DL1-187.5 SA2	(E17)	E42
SA3, DL2-130	(E90)	E72
CLWS-P SA2		




SIZE CODE IDENT NO.	DRAWING NO.	REV
C 14715	LD2001002273	B
SCALE	PROJECT	
	SHEET 4	OF 6

PROJECT: LD2001002273
 SHEET 4 OF 6
 SCALE: PROJECT
 DATE: 1971




TAG

ZONE	LTR	DESCRIPTION	DATE	APPROVE
1				
2				
3				
4				



REF B
 SIZE CODE IDENT NO. DRAWING NO. C 14715 LD2001002273
 SCALE 1:1
 PROJECT 604
 SHEET 6 OF 6

JNH



PREPARED F. SOUTA	DATE 1/22/70	LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022	B	14715	PL	2001002273-1	C
CHK'd (U)	DATE 1/22/70		SIZE	CODE IDENT	SHEET	REV	
ENGR	DATE	PROJ ENGR	DATE				

SYM	QTY	REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATERIAL NOTE(S) REF DESIGNATION(S)	FIND NO.
			START	END						
001	000	0001			2001002273-1		TAG-CKT CARD ASSY		USED ON SUE 3312	1
002	001	0001			1001005140-1		PRINTED WRG BD, TAG			2
003	000									3
004	F	104	0001		1005000764-1		PIN, TERMINAL		NOTE 211	4
005	F	001	0001		8001600001-1		DELAY LINE		DL1	5
006	F	001	0001		8001600004-1		DELAY LINE		DL2	6
007	F	001	0001		LC-DIP-100B	19615	DELAY LINE	ALLEN AVIONICS	DL3	7
008	000									8
009	F	001	0001		435166-1	00779	SWITCH, 7 TOGGLE	AMP, INC	SW1	9
010	000									10
011	E	001	0001		8001100001-1		DIODE		CR1 .5 IS	11
012	E	001	0001		8001100002-1		DIODE, ZENER		CR2 .5 IS	12
013	002	0001			1N5231B		DIODE, ZENER		CR3,4 .5 IS	13
014	000									14
015	F	001	0001		2N4898		TRANSISTOR		Q1 (TO-66)	15
016	000									16
017	F	008	0001		8001800042-1		ICP		U22,25,31,34,58,61,62,71 (74HC0)	17
018	F	003	0001		8001800044-1		ICP		U27,36,49 (74HC04)	18
019	F	006	0001		8001800046-1		ICP		U23,24,32,35,48,78 (74H10)	19
020	F	003	0001		8001800047-1		ICP		U42,47,52 (74H11)	20
021	000									21
022	F	001	0001		8001800050-1		ICP		U18 (74H22)	22
023	F	002	0001		8001800052-1		ICP		U33,77 (74H40)	23
024	F	003	0001		8001800054-1		ICP		U21,41,72 (74H51)	24
025	F	001	0001		8001800055-1		ICP		U57 (74H52)	25
026	000									26
027	F	001	0001		8001800058-1		ICP		U59 (74H55)	27
028	F	002	0001		8001800100-1		ICP		U28,38 (7475)	28
029	F	004	0001		8001800120-1		ICP		U20,30,40,50 (BDR)	29
030	000									30
031	000									31
032	F	001	0001		8001803139-1		ICP		U37 (7437)	32
033	F	001	0001		8001803128-1		ICP		U51 (7412)	33
034	F	001	0001		8001803203-1		ICP		U60 (74S112)	34
035	F	001	0001		U6A7723393	97263	ICP	FAIRCHILD	U13	35
036	F	002	0001		18242A	18324	ICP	SIGNETICS	U19,39	36

CONFORMS TO MIL-STD-100

SYM AND FIND NO. COLUMN CODES		DEFINITIONS	REVISIONS
A -- DENOTES SEPARATE PL	E -- SOURCE CONTROL DWG	ICP -- INTEGRATED CIRCUIT PKG	FOR REV RECORD SEE SHEET 1
B -- REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO	F -- SPEC CONTROL DWG	IS -- INSERTION SPAN	
C -- INFO UNAVAILABLE TO BE ADDED BY CHG DOCUMENTS	M -- DENOTES MAKE FROM	A/R -- AS REQD	
	& -- ALTERNATE SOURCE		

TAG



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 1002273-1

C

SIZE CODE IDENT SHEET 3

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL. NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
037	001	0001		SN75452 P	01295	ICP	TEXAS INSTR INC	U68	37
038	000								38
039	F 018	0001		8001300101-1		CAPACITOR		C4, 6, 7, 10, 11, 14, 15, 16, 17, 23, 24, 25, 27, 28, 29, 31, 32, 33 .25 IS	39
040	F 001	0001		8001300015-1		CAPACITOR		C5 .1 IS	40
041	007	0001		M39003/01-2018		CAPACITOR	MIL-C-39003/1	C8, 9, 13, 18, 19, 21, 22 .8 IS	41
042	006	0001		M39003/01-2050		CAPACITOR	MIL-C-39003/1	C2, 3, 12, 20, 26, 30 .8 IS	42
043	001	0001		M39003/01-2035		CAPACITOR	MIL-C-39003/1	C1 1.1 IS	43
044	000								44
045	000								45
046	000								46
047	013	0001		RL07S301G		RESISTOR	MIL-R-22684/1	R16, 19, 23, 24, 25, 26, 27, 32, 33, 34, 35, 18, 29 .5 IS	47
048	012	0001		RL07S102G		RESISTOR	MIL-R-22684/1	R7, 8, 9, 10, 11, 12, 13, 14, 15, 21, 31, 39 .5 IS	48
049	001	0001		RL07S620G		RESISTOR	MIL-R-22684/1	R1 .5 IS	49
050	001	0001		RL07S472G		RESISTOR	MIL-R-22684/1	R6 .5 IS	50
051	003	0001		RL07S101G		RESISTOR	MIL-R-22684/1	R20, 28, 37 .5 IS	51
052	003	0001		RL32S510G		RESISTOR	MIL-R-22684/3	R17, 36, 38 .8 IS	52
053	003	0001		RL42S101G		RESISTOR	MIL-R-22684/4	R2, 22, 30 1.0 IS	53
054	001	0001		RN55D1241F		RESISTOR	MIL-R-10509/7	R4 .5 IS	54
055	000								55
056	002	0001		3007P-1-502	80294	RESISTOR, VARIABLE	BURNS, INC	R3, 5	56
057	000								57
058	A/R	0001		SN60/SN63		SOLDER	QQ-S-571		58
059	F 010	0001		9003400417-10		WIRE, SOLID		30AWG WHT APPROX FT REQD	59
060	F 001	0001		9003400419-4		WIRE, SOLID		28AWG APPROX FT REQD	60
061	REF	0001		LD2001002273-1		LOGIC DIAGRAM			61

CONFORMS TO MIL-STD-100



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90072

B 14715

PL 2001002273-1

C

SIZE

CODE IDENT

SHEET


4

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
WIRE LIST									
						FROM	TO	COLOR	FIND NO.
						E87	E43	WHT	59
						E90	E72	WHT	59
						E28	E69	WHT	59
						E2	E67	WHT	59
						E32	E46	WHT	59
						F17	E42	WHT	59
						E12	E63	WHT	59
						F82	E68	WHT	59
						F52	E44	WHT	59
						E16	E56	WHT	59
						E18	E58	WHT	59
						E31	E33	WHT	59
						E4	E57	WHT	59
						E78	E54	WHT	59
						E75	E55	WHT	59
						E61	E41	WHT	59
						E96	E45	WHT	59
						E131	E47	WHT	59
						E85	E71	WHT	59
						E12	E39	WHT	59
						E30	E40	WHT	59
						E27	E64	WHT	59
						E21	E34	WHT	59
						E74	E59	WHT	59
						E25	E65	WHT	59
						E51	E38	WHT	59
						E5	E35	WHT	59
						E25	E37	WHT	59
						E15	E36	WHT	59
						E4	E66	WHT	59
						E35	E48	WHT	59
						E6	E26	WHT	59
						E8	E49	WHT	59
						E10	E50	WHT	59
						J2-A6	J2-B6	WHT	60
						J2-A5	J2-B5	WHT	60
						J4-2	J4-3	WHT	60
						J5-1	J5-2	WHT	60

CONFORMS TO MIL-STD-100

TAG



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2001000273

C

SIZE


CODE IDENT

SHEET 8

REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
200	REF	0001		SPEC/DWG/S10		NOTES:			200
201	A/R	0001		LECP1049-17		MARKING (IDENTIFY).			201
202	REF	0001		LECP1080		CLEANING.			202
203	REF	0001				AREA TO BE FREE OF SOLDER.			203
204	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NO. ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS.			204
205	REF	0001				COMPONENT HEIGHT .395 MAX.			205
206	REF	0001				PROTRUSION SIDE 2, .075 MAX., LEADS TO BE VISIBLE THRU SOLDER.			206
207	REF	0001				TOTAL WARP AND TWIST SHALL NOT EXCEED .010 INCH/INCH IN GENERAL AREA AND .005 INCH/INCH IN CONNECTOR AREA.			207
208	REF	0001				SQUARE PAD DENOTES CATHODE END (STRIPE) OF DIODE, OR POSITIVE (+) END OF CAPACITOR.			208
209	REF	0001				RECTANGULAR PAD AND DOT OR SLOTTED END OF ICP DENOTES PIN 1.			209
210	REF	0001				MAXIMUM COMPONENT CONFIGURATION DEPICTED ON FACE OF DRAWING. FOR ACTUAL USAGE SEE APPLICABLE PARTS LIST.			210
211	REF	0001				TRIANGLE SYMBOL DENOTES TERMINAL PIN LOCATION.			211
212	000								212
213	000								213
214	A/R	0001		LECP1075		HARDWARE.			214
215	A/R	0001				INSTALL MICA WASHER UNDER 01 AS SUPPLIED WITH FIND NO. 15.			215








CONFORMS TO MIL-STD-100



TAG

NOTES:

1. ALL RESISTOR VALUES ARE IN OHMS 1/4W, ±2%
 2. ALL NON-POLARIZED CAPACITORS ARE 6001300101.
 3. ALL DIODES ARE 8001100001.
 4. ALL TRANSISTORS ARE 8001200016.
 5. \square DENOTES COMMON VOLTAGE TO ALL CRTS.
 6. \leftarrow DENOTES CONNECTOR INPUT/OUTPUT PIN NO.
 7. \square DENOTES COMMON SIGNAL.
 8. INTEGRATED CIRCUIT PACKAGE TYPE DESIGNATIONS ARE ABBREVIATED FOR COMPLETE PART NUMBERS SEE 8001800200.
- R53 & R55 ARE TRIM RESISTORS (LAB SET)
 R54 & R56 VALUES MAY BE CHANGED AT TEST LEVEL.
 ZERO VOLTAGE PINS USED:
 PI-A01, B01, A02, B02, A15, B15, 140, B40, A54, B54, A55, B55.
 J1-A01, B01, A02, B02, A04, B04, A6, B18, A20, B20, A22, B22, A34, B24, A26, B26, A28, B28, A30, B30, A32, B32, A50, B50, A52, B52, A54, B54, A55, B55.




D

C

C

A

FOR OVERLAPPED MODE
 REMOVE JUMPER BETWEEN
 J2-1 & J2-2 AND ADD
 JUMPER BETWEEN J3-1 & J3-2



D

C

B


A


1

2

3

4





D

C

B


A

1

2

3

4



D

C

B


A

1


2


3

4



TAG





1

2


3

4

TAG

(ASSY STACK 2002001197-3)

X MATRIX



(X COMMONS 0-7)

D


C

B

A

(ASSY STACK 2002001187-3)

X MATRIX



1

2

3

4


TAG

D

C

B

A



JNH



PREPARED M. GLEIXNER DATE 6/28/77	LEC LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022	B 14715	PL 2001002219-1	R
CHK DATE		SIZE	CODE IDENT SHEET 2	REV
ENGR DATE				

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION VENDOR	MTRL NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002219-1		EXY-CKT CARD ASSY		USED ON SUE 3312	1
002	001	0001		1001004954-5		PRINTED WRG BD, EXY			2
003	001	0001		2002001187-3		FRAME, ASSY			3
004	001	0001		1001005141-1		COVER			4
005	000								5
006	F	001	0001	8001800044-1		ICP		U17 (74H04)	5
007	F	005	0001	8001800083-1		ICP		U3,4,21,22,20 (7442)	7
008	F	003	0001	8001800100-1		ICP		U8,12,18 (7475)	8
009	F	003	0001	8001800120-1		ICP		U15,16,19 (BDR)	9
010		001	0001	8001803139-1		ICP		U14 (7437)	10
011		020	0001	SN75325N	01295	ICP	TEXAS INSTR INC	U1,2,5,6,7,9,10,11,23,24,26,27,28,29,30,31,32,33,34,35	11
012		002	0001	SN75452P	01295	ICP	TEXAS INSTR INC	U13,25	12
013		000							13
014		000							14
015	E	002	0001	8001400092-1		TRANSFORMER		Z1,2	15
016		000							16
017	E	004	0001	8001200016-1		TRANSISTOR		Q1 THRU Q4 (T05)	17
018		000							18
019	E	055	0001	8001100001-1		DIODES		CR1 THRU CR24, CR26 THRU CR56 .5 IS	19
020		000							20
021		000							21
022		003	0001	M39003/01-2015		CAPACITOR	MIL-C-39003/1	C3,15,19 .65 IS	22
023		002	0001	M39003/01-2018		CAPACITOR	MIL-C-39003/1	C7,11 .8 IS	23
024		005	0001	M39003/01-2050		CAPACITOR	MIL-C-39003/1	C1,4,9,10,13 .8 IS	24
025	F	010	0001	8001300101-1		CAPACITOR		C2,5,6,8,12,14,16,17,18,20 .25 IS	25
026		000							26
027		000							27
028		001	0001	RL07S120G		RESISTOR	MIL-R-22684/1	R48 .5 IS	28
029		030	0001	RL07S202G		RESISTOR	MIL-R-22684/1	R1 THRU R4, R6 THRU R9, R13 THRU R17, R26, R33 THRU R36, R40 THRU R47, R49 THRU R52 .5 IS	29
030		002	0001	RL07S301G		RESISTOR	MIL-R-22684/1	R5,37 .5 IS	30

CONFORMS TO MIL-STD-100

SYM AND FIND NO. COLUMN CODES		DEFINITIONS	REVISIONS
A — DENOTES SEPARATE PL	E — SOURCE CONTROL DWG	ICP — INTEGRATED CIRCUIT PKG	FOR REV RECORD SEE SHEET 1
B — REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO	F — SPEC CONTROL DWG	IS — INCEPTION SPAN	
C — INFO UNAVAILABLE, TO BE ADDED BY CHG DOCUMENTS	M — DENOTES MAKE FROM & — ALTERNATE SOURCE	A.R. — A/R REQD	

TAG





LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B 14715

PL 2001002219-1

R

SIZE CODE IDENT SHEET 3 REV

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL NOTE(S) / REF DESIGNATION(S)	FIND NO.
		START	END						
031	002	0001		RL075511G		RESISTOR	MIL-R-22684/1	R24,25 .5 IS	31
032	000								32
033	B 006	0001		TYPE BR5-47.0	07716	RESISTOR	IRC, INC	R11,22,23,31,32,39 .6 IS BR5-47.0 OHM1PCT TC100PPM/C DEG	33
034	B 004	0001		TYPE BR5-150	07716	RESISTOR	IRC, INC	R20,21,29,30 .6 IS BR5-150 OHM1PCT TC100PPM/C DEG	34
035	B 001	0001		TYPE BR5-324	07716	RESISTOR	IRC, INC	R12 .6 IS BR5-324 OHM1PCT TC100PPM/C DEG	35
036	002	0001		RL075162G---		RESISTOR	MIL-R-22684/1	R54,56 NOTE 219	36
037	002	0001		RL075621G		RESISTOR	MIL-R-22684/1	R10,38 .5 IS	37
038	002	0001		RL075431G		RESISTOR	MIL-R-22684/1	R19,28 .5 IS	38
039	002	0001		RL075151G		RESISTOR	MIL-R-22684/1	R18,27 .5 IS	39
040	001	0001		9310-24		INDUCTOR	J.W. MILLER CO COMPTON, CA	L1 .6 IS	40
041	001	0001		9310-22		INDUCTOR	J.W. MILLER CO COMPTON, CA	L2 .6 IS	41
042	F 006	0001		9003400419-7		WIRE, BARE		28AWG APPROX INCH REQD	42
043	004	0001		2226B	13103	HEATSINK	THERMALLOY		43
044	F 004	0001		1005000041-1		TRANSIPAD		T05	44
045	F 006	0001		9003400419-3		WIRE, RISER		APPROX FT REQD	45
046	006	0001		1001005025-2		SPACER		5/16 DIA	46
047	F 008	0001		10050000764-1		PIN, TERMINAL		NOTE 217	47
048	A/R 0001			1203	71984	PRIMER	DOW CORNING		48
049	A/R 0001			3145	71984	RTV COATING	DOW CORNING		49
050	A/R 0001			SN60/SN63		SOLDER	QQ-S-571		50
051	000								51
052	REF 0001			LD2001002219-1		LOGIC DIAGRAM			52
053	000								53
054	003	0001		26AWG WHT		SLEEVING	MIL-I-22129	APPROX INCH REQD	54
055	001	0001		M70-9-506	14193	THERMISTER	CAL-R, INC	RT1 .1 IS	55
056	A/R 0001			DELTA BOND	05820	ADHESIVE	WAKEFIELD ENGR	NO. 152	56
057	A/R 0001			RTA	05820	HARDENER	WAKEFIELD ENGR		57

CONFORMS TO MIL-STD-100



LOCKHEED ELECTRONICS COMPANY
DATA PRODUCTS DIVISION
LOS ANGELES, CALIFORNIA 90022

B

14715

PL

2001002219

8

SIZE

CODE IDENT

SHEET

6

REV




SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	FIND						
200	REF	0001		SPEC/DWG/STD		NOTES:			200
201	A/R	0001		LECP1049-17		MARKING (IDENTIFY).			201
202	REF	0001		LECP1080		CLEANING.			202
203	REF	0001				AREA TO BE FREE OF SOLDER.			203
204	REF	0001				COMPONENTS NOT CALLED OUT BY THEIR FIND NO. ON FACE OF DRAWING ARE IDENTIFIED BY THEIR REF DESIGNATIONS.			204
205	REF	0001				COMPONENT HEIGHT .395 MAX.			205
206	REF	0001				PROTRUSION SIDE 2 .075 MAX. LEADS TO BE VISIBLE THRU SOLDER.			206
207	REF	0001				TOTAL WARP AND TWIST SHALL NOT EXCEED .010 INCH/INCH IN GENERAL AREA AND .005 INCH/INCH IN CONNECTOR AREA.			207
208	REF	0001				SQUARE PAD DENOTES CATHODE END (STRIPE) OF DIODE OR POSITIVE (+) END OF CAPACITOR.			208
209	REF	0001				RECTANGULAR PAD AND DOT OR SLOTTED END OF ICP DENOTES PIN 1.			209
210	REF	0001				MAXIMUM COMPONENT CONFIGURATION DEPICTED ON FACE OF DRAWING. FOR ACTUAL USAGE SEE APPLICABLE PARTS LIST.			210
211	000								211
212	000								212
213	000								213
214	A/R	0001		LECP1075		HARDWARE.			214
215	REF	0001				THE FOLLOWING CONNECTIONS ARE TO BE MADE USING FIND NO. 42.			215
						FROM TO			
						J2-1 J2-2			
						E13 E14			
						E15 E16			
						E17 E18			
						E19 E20			
216	REF	0001				R53 IS A TRIM RESISTOR (LAB SET) AND MAY BE INSTALLED AT TEST LEVEL. (IF NECESSARY)			216
217	REF	0001				SYMBOL DENOTES TERMINAL PIN INSTALLATIONS.			217
218	REF	0001				PRECOAT MATING SURFACE OF FIND NO. 55 WITH FIND NO.S 56 AND 57. BOND FIND NO. 55 TO FIND NO. 3 WITH FIND NO.S 56 AND 57. INSULATE LEADS WITH FIND NO. 54 AND SOLDER TO PADS AS SHOWN.			218
219	REF	0001				R54, 55 AND 56 COMPONENT VALUES MAY BE CHANGED AT TEST LEVEL.			219
220	REF	0001				FOR 2001002219-2 APPLICATION THESE RISER WIRES ARE NOT REQUIRED.			220

CONFORMS TO MIL-STD-100

TAG

ALL DIMENSIONS AND SPACES UNLESS OTHERWISE SPECIFIED ARE IN INCHES AND DECIMALS THEREOF. DIMENSIONS ARE TO BE TAKEN TO THE CENTER UNLESS OTHERWISE SPECIFIED. DIMENSIONS ARE TO BE TAKEN TO THE CENTER UNLESS OTHERWISE SPECIFIED. DIMENSIONS ARE TO BE TAKEN TO THE CENTER UNLESS OTHERWISE SPECIFIED. DIMENSIONS ARE TO BE TAKEN TO THE CENTER UNLESS OTHERWISE SPECIFIED.

REVISIONS			
REV	DATE	DESCRIPTION	APPROVED
A	3/4/72	INITIAL PRODUCTION RELEASE SAME AS PROTOTYPE RELEASE REV 3	[Signature]
B	7-17-73	REVISED PER DCN 16742	[Signature]
C	6-14-73	REVISED PER DCN 17993	[Signature]



VIEW A-A
TYP 3 PLACES

INTERPRET DRAWING FOR MIL-STD-1000, FORM 3 CATEGORY E 2002001235 SUE 3312 2002001474 SUE 1110 SEE ENGINEERING RECORDS 2002002049 SUE 3311 NEXT ASST USED ON APPLICATION	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS ± 1/32 ANGLES ± 1/2° DECIMALS .XX ± .00 .XXX ± .010 MATERIAL: SEE ATTACHED SHEETS	DATE 25 OCT. 71 DESIGNED BY [Signature] CHECKED BY [Signature] ENGR [Signature] APPR [Signature] APPR [Signature]	LOCKHEED ELECTRONICS COMPANY MILITARY PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90032 CIRCUIT CARD ASSY ICM INTERCONNECT MODULE SIZE CODE IDENT NO: DRAWING NO: B 14715 2001002166 SCALE SHEET 1 OF 5
---	--	--	---

2001002166

PREPARED	DATE	LEC	LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022	A	14715	PL	2001002166-0	C
CHK	DATE			SIZE	CODE IDENT	SHEET	2	REV
ENGR	DATE							
PROJ ENGR	DATE							

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002166-0		ICM-CKT CARD ASSY		PROCUREMENT ONLY	1
002	001	0001		1001004808-1		PRINTED WRG BD, ICM			2
003	003	0001		121-7360-035	71468	INSULATOR, ECP4	ITT CANNON	70 POS (DUAL 35)	3
004	003	0001		121-7360-020	71468	INSULATOR, ECP4	ITT CANNON	40 POS (DUAL 20)	5
005	330	0001		030-7331-001	71468	CONTACT, ECP4	ITT CANNON	.094 THK BD	6

CONF. AS TO MIL-STD-100

SYM AND FIND NO. COLUMN CODES	DEFINITIONS	REVISIONS
A — DENOTES SEPARATE PL B — REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO C — INFO UNAVAILABLE, TO BE ADDED BY CHG DOCUMENTS	E — SOURCE CONTROL DWG F — SPEC CONTROL DWG M — DENOTES MAKE FROM & — ALTERNATE SOURCE	FOR REV RECORD SEE SHEET 1

LECW 263 (JAN 70) K & E

TAG



M



PREPARED G. MERINO DATE 7/20/72	A 14715 PL 2001002166-1 C
CHK L. OHANESIAN DATE 7/20/72	
ENGR J. RITTER DATE 7/21/72	
LOCKHEED ELECTRONICS COMPANY DATA PRODUCTS DIVISION LOS ANGELES, CALIFORNIA 90022	SIZE CODE IDENT SHEET 3 REV
PROJ ENGR DATE	

SYM	QTY REQD	SERIAL NO.		PART NUMBER	CODE IDENT	DESCRIPTION	SPECIFICATION / VENDOR	MATL/NOTE(S) REF DESIGNATION(S)	FIND NO.
		START	END						
001	000	0001		2001002166-1		ICM-CKT CARD ASSY		USED ON SUE 1110-1	1
002	001	0001		2001002166-0		ICM-CKT CARD ASSY			2
003	000								3
004	000								4
005	000								5
006	000								6
007	012	0001		4508 .75 WIDE	04963	FOAM TAPE	3M CO	APPROX INCH REQD	7

CONFORMS TO MIL-STD-100


SYM AND FIND NO. COLUMN CODES		DEFINITIONS	REVISIONS
A — DENOTES SEPARATE PL	E — SOURCE CONTROL DWG	IC P — INTEGRATED CIRCUIT PKG	FOR REV RECORD SEE SHEET 1
B — REMARKS COLUMN CONTAINS ADDITIONAL ORDERING INFO	F — SPEC CONTROL DWG	IS — INSERTION SPAN	
C — INFO UNAVAILABLE, TO BE ADDED BY CHG DOCUMENTS	M — DENOTES MAKE FROM & — ALTERNATE SOURCE	A/R — AS REQD	

APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	2/3/72	

TAG

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

CONTRACT NO:		 Bolt Beranek and Newman Inc. Cambridge Massachusetts	
DRAFTSMAN <i>JH JF</i>			
CHECKER		DRAWING TITLE TAG TECHNICAL REF	
ENGINEER <i>[Signature]</i>			
APP'D FOR REL	SIZE A	CODE IDENT NO.	DRAWING NO. TAG-05
APP'D (CUSTOMER)	SCALE	REV A	SHEET 1 OF 3



Status - address none

W	
R	

Switches

Memory Address Select

Address Range	Set These Switches						
	1	2	3	4	5	6	7
0-8K	X	X	X	X	X	X	X
0-4K	X	X	X	X	X	X	X
4-8K	-	X	X	X	X	X	X
8-16K	X	X	-	X	X	X	X
8-12K	X	X	-	X	X	X	X
12-16K	-	X	-	X	X	X	X
16-24K	X	X	X	X	X	-	X
16-20K	X	X	X	X	X	-	X
20-24K	-	X	X	X	X	-	X
24-32K	X	X	-	X	X	-	X
24-28K	X	X	-	X	X	-	X
28-32K	-	X	-	X	X	-	X
32-64K	as above			X	-	as above	
64-96K	as above			-	X	as above	
96-128K	as above			-	-	as above	

1	2	3	4	5	6	7
---	---	---	---	---	---	---

KEY 0

Note: In interleave mode, set one switch #2 and reset the other switch #1.

KEY 1

KEY 2

KEY 3

TAG

X = set

Note: On some cards these switches will be pairs of jumper pins instead. A jumper equals a set switch.

TAG

Jumpers

Address Recognition

Address Bit	Connect	
	From	To
17	J2-A2	J2-B2
16	J2-A3	J2-B3
15	J2-A5	J2-B5
14	J2-A6	J2-B6
13	J2-A7	J2-B7
1	J2-A4	J2-B4

For 8K memory, do not connect J2-A7 to J2-B7. Connect J2-A4 to J2-B4 only for interleave mode.

Memory Core Card

Card Type	Connect	
	From	To
EXY	J5-1	J5-2
MXY	J5-2	J5-3

Memory Size:

For 4K memory, U28 is not installed.

Jumper E141 and E142 for 4K memory.

Note: MXY is 4K only;
EXY is 4K or 8K.

High Core Blind

To make 30K to 32K blind connect:

J2-A5 to J2-B5

J2-A6 to J2-B6

J2-A1 to J2-B1

To make 31K to 32K only blind, also connect:

J3-1 to J3-2

Interleave Mode - Jumper J2-A4 to J2-B4


Interlock Mode unused.

APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION	2/2/76	

TAG

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:		 Bolt Beranek and Newman Inc. Cambridge Massachusetts
	DRAFTSMAN <i>[Signature]</i>		
	CHECKER		DRAWING TITLE
	ENGINEER <i>[Signature]</i>		
	APP'D FOR REL.	SIZE	CODE IDENT NO.
	APP'D (CUSTOMER)	A	DRAWING NO.
		SCALE	REV A
		SHEET 1 OF 3	

TAG MODIFICATION STND

TAG-15



Card Type TAG Modification Standard

Card Function: Memory Timing

Modification Description:

Enable later selection of key bit recognition.


Implementation:

Insert and solder wire wrap pins at

J2: pins 2A, 2B, 3A, 3B.

See attached drawing.

TAG




APPLICATION		REVISION			
NEXT ASSY	USED ON	LTR	DESCRIPTION	DATE	APPROVED
		A	RELEASE FOR PRODUCTION		


 SEE TAG - Ø2

TAG

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

RECORD OF REVISION STATUS OF EACH SHEET

	CONTRACT NO:	 Bolt Beranek and Newman Inc. Cambridge Massachusetts		
	DRAFTSMAN <i>W. H. ...</i>			
	CHECKER	DRAWING TITLE TAG SCHEMATIC		
	ENGINEER <i>Lee ...</i>			
	APP'D FOR REL <i>...</i>	SIZE A	CODE IDENT NO.	DRAWING NO. TAG - 2Ø
APP'D (CUSTOMER)	SCALE	REV	SHEET 1 OF 1	



Report No. 3004

Bolt Beranek and Newman Inc.

CABLES

CABLES

CABLE LIST

<u>Drawing No.</u>	<u>Revision</u>
AHSA-10	A
AHSA-11	A
DBRS-10	A
DBRS-11	A
DHLD-10	F
DHLD-11	B
DHLS-10	G
DHLS-11	B
DHSD-10	E
DHSD-11	B
DHSS-10	D
DHSS-11	B
DILS-10	C
DILS-11	B
DKGB-10	A
DKGB-11	A
DKGC-10	A
DKGC-11	A
DLCF-10	A
DLCF-11	A
DLCM-10	A
DLCM-11	A
DLTF-10	A
DLTF-11	A
DLTM-10	A
DLTM-11	A

CABLE LIST Cont'd.

<u>Drawing No.</u>	<u>Revision</u>
DMLD-10	F
DMLD-11	C
DMLS-10	F
DMLS-11	C
DPSB-10	F
DPSB-11	C
DPTP-10	A
DPTP-11	A
DPTR-10	E
DPTR-11	B
DRBS-10	A
DRBS-11	A
DRSP-10	C
DRSP-11	A
DRSS-10	C
DRSS-11	A
DTTY-10	D
DTTY-11	A
FHDA-10	A
FHDA-11	A
FHSA-10	E
FHSA-11	C
FHSH-10	A
FHSH-11	A
FHSI-10	B
FHSI-11	B
FHSS-10	A
FHSS-11	A

CABLES

CABLE LIST Cont'd.


<u>Drawing No.</u>	<u>Revision</u>
FHST-10	A
FHST-11	A
FKGA-10	B
FKGA-11	B
FMHA-10	C
FMHA-11	B
FMLA-10	C
FMLA-11	A
FPTP-10	A
FPTP-11	A
FTIA-10	A
FTTY-10	B
FTTY-11	A
IAMA-10	B
IAMA-11	A
IAMC-10	B
IAMC-11	A
IBCA-10	B
IBCA-11	A
IFCA-10	A
IFCA-11	A
IILJ-10	B
IILJ-11	B
IJMP-10	B
IJMP-11	B
IPTP-10	B
IPTP-11	A
IPTR-10	C
IPTR-11	A

CABLE LIST Cont'd.

<u>Drawing No.</u>	<u>Revision</u>
IRLD-10	A
IRLD-11	A
ITTC-10	A
ITTC-11	A
ITTR-10	A
ITTR-11	A
ITTY-10	A
ITTY-11	A
PILC-10	C
PWRA-10	B
PWRA-11	A
SBRS-10	A
SBRS-11	A
SRBS-10	A
SRBS-11	A
XILC-10	A
XILC-11	A

CABLES

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	12 77



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO.
A	1	FEMALE CONN	CINCH	18-1018-315	149
A1	1	PLASTIC BACK SHELL	AMPHENOL	17-1373	155
A2	2	DISC LATCHES	CANNON	119278	367
B	(*)	25 TW/TP CABLE	WOVEN CABLE	12510-2807-01277N	49
C	1	MALE CONN	AMPHENOL		
A1	1	TIE WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELEIBLE FELT TIP PEN (BLK)

CABLE LENGTH

	TYPE	B	D	NOTES
(*)	- A	5 FT		


DISTANT HOST ADAPTER CABLE

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	FANTAIL	DRAWN	DRF	2511
TO C	DISTANT HOST	CHECKED		
TO E		APPROVED	JNB	8/6/77
		TITLE CABLE ASSEMBLY DETAILS		
		CUSTOMER/NO.	DWG NO	REV
		HSMIMP	AHSA-10	A

REVISION		DATE
APP'D	BY	DESCR
	A	REL / R&D
		11/77


(INCH) CONNECTOR A PIN NO.	WIRE COLOR B	(AMPHENOL) CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
9	GRN	13									
10	WHT	14									
11	YEL	12									
12	WHT	11									
13	ORN	7									
32	WHT	8									
15	RED	5									
33	WHT	6									
19	BRN	3									
37	WHT	4									
17	BLK	1									
35	WHT	2									
1	GRY	17									
20	WHT	18									
6	VIO	19									
25	WHT	20									
8	BLU	23									
27	WHT	24									
7	GRN	21									
26	WHT	22									

DISTANT HOST ADAPTER CABLE

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	25/77	TITLE				
			CABLE RUN-LIST				
CHECKED			CUSTOMER/NO.	DWG NO.	REV		
APPROVED	78	5/77	HSMIMP	AHSA-11	A		

CABLES

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	11/28/77





SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	3M	3425 - 3000	442
B	(*)	25 TW-PAIR CABLE	WOVEN CABLE	T25TP2807-UL1227H	49
C	1	FEMALE CONN 25 P	CINCH	DB-25S	211
C1	1	PLASTIC BACK SHELL	AMPHENOL	17-1372	526
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M - CP	366

ASSEMBLY NOTES	
1	THE BOARD NUMBERING SYSTEM DIFFERS FROM THE CONNECTOR'S. NO 3/25 CABLE DWG. DIRTY-11) PUE ONLY
2	CABLE TYPE & S/N TO BE MARKED ON (B1) WITH INDILIBLIE FELT-TIP PEN (BLK) USING STAMP (SCD-0002), STAMP PAD (SCD-0003) MARK (ON PIN 50 END OF CONN) AS SHOWN WITH WHITE INK (SCD-0004)
3	

CABLE LENGTH

TYPE	B	D	NOTES
(*) A	4 FT		

PIN NUMBERING & ASSEMBLY DETAILS




CABLE FUNCTION		DRAWN		TITLE	
FROM A	KGB	IAF	11/28/77	CABLE ASSEMBLY DETAILS	
TO C	FILTER Box PNL	CHECKED		CUSTOMER/NO.	DWG NO.
TO E		APPROVED	AEL 11/28/77	HSMIMP	DBRS-10
					REV
					A

COMPUTER SYSTEMS DIVISION
BOLT, BERANEK & NEWMAN INC.
CAMBRIDGE, MASS. 02138


REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	11/28/77

3M CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used TERMINALS CONNECTOR E PIN NO. (REF ONLY)	NOTES SIG. NAME	3M CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used TERMINALS CONNECTOR E PIN NO. (REF ONLY)	NOTES SIG. NAMES
1	BROWN	1			XFCW	31	PURPLE			TB3-2	ISO12-
2	WHITE	14			GND	32	WHITE			TB3-4	ISO13-
3	RED	2			RBW0-	33	GRAY			TB3-6	GND-C
4	WHITE	15			GND	34	WHITE			TB3-8	ISO15-
5	ORANGE	3			RBW1-	35	BLACK			TB3-11	GND-C
6	WHITE	16			GND	36	WHITE			TB2-11	GND-B
7	YELLOW	4			RBW2-	37	BROWN			TB1-11	GND-A
8	WHITE	17			GND	38	WHITE			TB1-11	GND-A
9	GREEN	5			RBW3-	39	RED			TB3-12	ISOYY
10	WHITE	18			GND	40	WHITE			TB3-11	GND-C
11	BLUE	6			RBW4-	41	ORANGE	N.C.	DO NOT	N.C.	
12	WHITE	19			GND	42	WHITE	N.C.	CUT SHORT	N.C.	
13	PURPLE	7			RBW5-	43	YELLOW	10			B2RWE+
14	WHITE	20			GND	44	WHITE	23			GND
15	GRAY	8			RBW6-	45	GREEN	11			RRFR-
16	WHITE	21			GND	46	WHITE	24			GND
17	BLACK	9			RBW7-	47	BLUE	12			RBBR-
18	WHITE	22			GND	48	WHITE	25			GND
19	BROWN			TB1-2	ISO00-	49	PURPLE			TB3-10	ISOXX
20	WHITE			TB1-4	ISO01-	50	WHITE			TB3-9	GND
21	RED			TB1-6	ISO02-						
22	WHITE			TB1-8	ISO03-						
23	ORANGE			TB1-10	ISO04-						
24	WHITE			TB1-12	ISO05-						
25	YELLOW			TB2-2	ISO06-						
26	WHITE			TB2-4	ISO07-						
27	GREEN			TB2-6	ISO08-						
28	WHITE			TB2-8	ISO09-						
29	BLUE			TB2-10	ISO10-						
30	WHITE			TB2-12	ISO11-						


CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	12/30/77	TITLE	CABLE RUN-LIST			
CHECKED			CUSTOMER/NO.	DWG NO.	REV		
APPROVED	ABL	11/28/77	HSMIMP	DBRS-11	A		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	7/27/79
	B	ECN 0127	1.9.79
	C	ECN 0230	4.9.79
	D	ECN 0225	7.31.79
	E	ECN 0342	1.9.79
	F	ECN 0356	2.8.79



PIN NUMBERING & ASSEMBLY DETAILS



CONN A & C
VIEW FROM BACK
(UNASSEMBLED)

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	AMP	86905-2	47
	OR	FEMALE CONN	ANSLEY	609-3430	1687
		STRAIN RELIEF ASSY	ANSLEY	609-3431	1688
B (*)		13 PR TWIST N' FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
C	1	FEMALE CONN	AMP	86905-2	47
	OR	FEMALE CONN	ANSLEY	609-3430	1687
		STRAIN RELIEF ASSY	ANSLEY	609-3431	1688
D (*)		13 PR TWIST N' FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
E	1	FEMALE CONN	CINCH	DC-375	148
E1	2	SPRING LATCH	CANNON	D110277	368
E2	1	PLASTIC BACK SHELL	AMPHENOL	17-1373	155
E3	2	4-40X1/2 PHM SCREW	LEHIGH METALS	-	336
B1	1	TIE WRAP NAME TAG	PANDUIT	PLFIM-CP	366

SEE NOTE 3

ASSEMBLY NOTES	
1	THE BOARD NUMBERING SYSTEM DIFFERS FROM THE CONNECTORS, (3399) EX: *1 ON CONN = *13 ON BOARD.
2	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
3	DO NOT USE SCREWS SUPPLIED WITH THIS UNIT, INSTEAD USE E3 FOR ASSY
4	STRIP BRN/TAN PAIR OF CABLE, PRIOR TO ASSY
5	REMOVE 1ST PR BRN/TAN WIRES FROM CABLE, START CABLE AT PINS 2 & 15

CABLE LENGTH

TYPE	B	D	NOTES
(*) -A	5 FT	5 FT	ACTUALLY 1.10 FT LENGTH UNBROKEN CUT. CABLE TO LENGTH IN MIDDLE OF FLAT AREA

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	HLC	DRAWN	DRF	TITLE CABLE ASSEMBLY DETAILS
TO C	HLC	CHECKED	APPROVED	CUSTOMER/NO. DWG NO. REV
TO E	FANTAIL (HOST)			HSMIMP DHLD-10 F

REVISION			
APPD	BYN	DESCR	DATE
	A	REL PROD	7/27/70
	B	ECH034Z	1.9.71


CINCH

CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
13 (1)	ORN	13 (1)	ORN	1	1 RFNIB +						
26 (14)	TAN	26 (14)	TAN	20	1 GND						
12 (2)	RED	12 (2)	RED	2	2 TY1MB						
25 (15)	TAN	25 (15)	TAN	21	2 GND						
11 (3)	BRN	11 (3)	BRN	3	3 LIBIT						
24 (16)	TAN	24 (16)	TAN	22	3 GND						
10 (4)	BLK	10 (4)	BLK	4	4 IMDTA						
23 (17)	TAN	23 (17)	TAN	23	4 GND						
9 (5)	WHT	9 (5)	WHT	5	5 RFNHB						
22 (18)	TAN	22 (18)	TAN	24	5 GND						
8 (6)	GRY	8 (6)	GRY	6	6 TYHBR						
21 (19)	TAN	21 (19)	TAN	25	6 GND						
7 (7)	VIO	7 (7)	VIO	7	7 LHBIT						
20 (20)	TAN	20 (20)	TAN	26	7 GND						
6 (8)	BLU	6 (8)	BLU	8	8 HSDTA						
19 (21)	TAN	19 (21)	TAN	27	8 GND						
5 (9)	GRN	5 (9)	GRN	9	9 XMTOT						
18 (22)	TAN	18 (22)	TAN	28	9 GND						
4 (10)	YEL	4 (10)	YEL	10	10 XMTXM						
17 (23)	TAN	17 (23)	TAN	29	10 GND						
3 (11)	ORN	3 (11)	ORN	11	11 HMRDY						
16 (24)	TAN	16 (24)	TAN	30	11 GND						
2 (12)	RED	2 (12)	RED	12	12 HRDYT						
15 (25)	TAN	15 (25)	TAN	31	12 GND						


NUMBERS ENGRAVED
ON CONNECTOR BODY (TYP)

IC BOARD (TYP)
PIN NO'S (REF)


CABLES

 COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138				TITLE	
				CABLE RUN-LIST	
DRAWN	DRF	R 16/71	CUSTOMER/NO.	DWG NO.	REV
CHECKED	JK	7/27/70	HSMIMP	DHLD-11	B
APPROVED	OK	7/27/70			

REVISION			
APPD	SYM	DESCR	DATE
<i>AK</i>	A	REL PKG D	1.24.74
<i>AK</i>	B	ECN 0127	1.27.75
<i>AK</i>	C	ECN 0148	6.11.75
<i>AK</i>	D	ECN 0230	6.9.76
<i>AK</i>	E	ECN 0325	9.8.76
<i>AK</i>	F	ECN 0347	1.10.79
<i>AK</i>	G	ECN 0356	2.8.79



PIN NUMBERING & ASSEMBLY DETAILS



SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	AMP	86905-2	47
	OR	FEMALE CONN	ANSLEY	609-2630	1689
		STRAIN RELIEF ASSY	ANSLEY	609-2631	1690
B	(#)	13 PR TWISTY N' FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
C	1	FEMALE CONN	CINCH	DC 375	148
C1	2	SPRING LATCH	CANNON	D-110277	368
C2	1	PLASTIC BACK SHELL	AMPHENOL	17-1373	155
C3	2	4-40x1/2PHMSCREW	LEHIGH METALS	-	336
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

SEE NOTE 3

CONN @
VIEW FROM BACK
(UNASSEMBLED)

ASSEMBLY NOTES	
1	THE BOARD NUMBERING SYSTEM DIFFERS FROM THE CONNECTOR (3399) EX: *1 ON CONN = *13 ON BOARD
2	CABLE TYPE (#) TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
3	DO NOT USE SCREWS SUPPLIED WITH THIS UNIT, INSTEAD USE C3 FOR ASSY
4	REMOVE 1ST PR BRN/TAN WIRES FROM CABLE, START CABLE AT PINS 2 & 15

CABLE LENGTH

TYPE	B	D	NOTES
(*) - A	5 FT		CUT CABLE TO LENGTH IN MIDDLE OF FLAT AREA

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	HLC:	DRAWN	DRP
TO C	FANTAIL (HOST)	CHECKED	DATE
TO E		APPROVED	DATE
		TITLE CABLE ASSEMBLY DETAILS	
		CUSTOMER/NO.	DWG NO.
		HSMIMP	DHLS-10
		REV	G


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	1 24 74
	B	ECN0347	1.10.79

CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
13 (1)	ORN	1			1 RFNIB+						
26 (14)	TAN	20			1 GND						
12 (2)	RED	2			2 TYIMB						
25 (15)	TAN	21			2 GND						
11 (3)	BRN	3			3 LIBIT						
24 (16)	TAN	22			3 GND						
10 (4)	BLK	4			4 IMDTA						
23 (17)	TAN	23			4 GND						
9 (5)	WHT	5			5 RFNHB						
22 (18)	TAN	24			5 GND						
8 (6)	GRY	6			6 TYH8X						
21 (19)	TAN	25			6 GND						
7 (7)	VIO	7			7 LHBIT						
20 (20)	TAN	26			7 GND						
6 (8)	BLU	8			8 HSDTA						
19 (21)	TAN	27			8 GND						
5 (9)	GRN	9			9 XMTOT						
18 (22)	TAN	28			9 GND						
4 (10)	YEL	10			10 XMTXN						
17 (23)	TAN	29			10 GND						
3 (11)	ORN	11			11 HMRDY						
16 (24)	TAN	30			11 GND						
2 (12)	RED	12			12 HRDYT						
15 (25)	TAN	31			12 GND						

NUMBERS ENGRAVED
ON CONNECTOR BODY (TYP)

IC BOARD (TYP)
PIN NO'S (REF)

CABLES

				COMPUTER SYSTEMS DIVISION		
				BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
DRAWN	DRF	0.13.79	TITLE			
CHECKED	DK	1/17/74	CABLE RUN-LIST			
APPROVED	DK	1/24/74	CUSTOMER/NO.	DWG NO.	REV	
			HSMIMP	DHLS-II	B	


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	2.23.77
	B	ECN 0349	1.10.79

CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
9	YEL	14 (41-1)	YEL	14 (41-1)	XMTOT						
10	TAN	31 (41-2)	TAN	31 (41-2)	XMTXN						
11	ORN	13 (42-1)	ORN	13 (42-1)	HMRDY						
12	TAN	30 (42-2)	TAN	30 (42-2)	HRDYT						
13	RED	12 (43-1)	RED	12 (43-1)	RFNBV+						
32	TAN	29 (43-2)	TAN	29 (43-2)	RFNBV-						
15	BRN	11 (44-1)	BRN	11 (44-1)	TYIMV+						
33	TAN	28 (44-2)	TAN	28 (44-2)	TYIMV-						
19	BLK	10 (45-1)	BLK	10 (45-1)	IMDTV+						
37	TAN	27 (45-2)	TAN	27 (45-2)	IMDTV-						
17	WHT	9 (46-1)	WHT	9 (46-1)	LIBIV+						
35	TAN	26 (46-2)	TAN	26 (46-2)	LIBIV-						
1	GRY	8 (47-1)	GRY	8 (47-1)	RFNIB+						
20	TAN	25 (47-2)	TAN	25 (47-2)	RFNIB-						
6	VIO	7 (48-1)	VIO	7 (48-1)	TYHBY+						
25	TAN	24 (48-2)	TAN	24 (48-2)	TYHBY-						
8	BLU	6 (49-1)	BLU	6 (49-1)	HSDTA+						
27	TAN	23 (49-2)	TAN	23 (49-2)	HSDTA-						
7	GRN	5 (50-1)	GRN	5 (50-1)	LHBIT+						
26	TAN	22 (50-2)	TAN	22 (50-2)	LHBIT-						
2	YEL	4 (51-1)	YEL	4 (51-1)	TYIMB						
21	TAN	21 (51-2)	TAN	21 (51-2)	GND						
5	ORN	3 (52-1)	ORN	3 (52-1)	RFNHB						
24	TAN	20 (52-2)	TAN	20 (52-2)	GND						
4	RED	2 (53-1)	RED	2 (53-1)	IMDTA						
23	TAN	19 (53-2)	TAN	19 (53-2)	GND						
3	BRN	1 (54-1)	BRN	1 (54-1)	LIBIT						
22	TAN	18 (54-2)	TAN	18 (54-2)	GND						


NO'S ENGRAVED
ON CONN BODY

IC CARD
PIN NO'S (REF)


CABLES

				COMPUTER SYSTEMS DIVISION			
				BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	S.E.	B.Z.	TITLE				
CHECKED			CABLE RUN-LIST				
APPROVED	MAN	1/25/77	CUSTOMER NO.	DWG NO.	REV		
			HSMIMP	DHSD-II	B		

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	7.25.77
	B	ECN0325	1.2.78
	C	ECN0348	1.18.79
	D	ECN0356	2.8.79



PIN NUMBERING & ASSEMBLY DETAILS



SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	CINCH	DC-375	148
A1	1	PLASTIC BACK SHELL	AMPHENOL	17-1373	155
A2	2	SPRING LATCH	CANNON	D-110277	368
A3	2	4-40x1/2 PHM SCREW	LEHIGH METALS		336
B	(#)	17PR TWIST'N FLAT CABLE	SPECTRA-STRIP	455-248-34	1658
C	1	FEMALE CONN	AMP	86987-2	522
	OR	FEMALE CONN	ANSLEY	609-3430	1687
		STRAIN RELIEF ASSY	ANSLEY	609-3431	1688
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLFIM-CP	366

ASSEMBLY NOTES	
1	THE BOARD NUMBERING SYSTEM DIFFERS FROM THE CONNECTOR (3414)
2	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT-TIP PEN (BLK)
3	SCREWS CONNECTING A & A1 TO BE FROM 'AMP' CONNECTOR PACKAGE
4	USING STAMP (SCD-0002), STAMP PAD (SCD-0003) MARK ON END PIECE OF CONN AS SHOWN (PNS 17 & 34 END) WITH WHITE INK (SCD-0004)
5	DO NOT USE SCREWS SUPPLIED WITH THIS UNIT, INSTEAD USE A3 FOR ASSY

CABLE LENGTH

TYPE	B	D	NOTES
(#) -A	5 FT		CUT CABLE TO LENGTH IN MIDDLE OF FLAT AREA

CABLE FUNCTION		DRAWN		DRF		TITLE	
FROM A	FANTAIL (HOST)					CABLE ASSEMBLY DETAILS	
TO C	HST	CHECKED				CUSTOMER/NO.	DWG NO.
TO E		APPROVED	MAN	7/25/77		HSMIMP	DHSS-10
							REV D

COMPUTER SYSTEMS DIVISION
 BOLT, BERANEK & NEWMAN INC.
 CAMBRIDGE, MASS. 02138


REVISION			
APPD:	SYM	DESCR	DATE
	A	REL PRD	7/25/77
	B	ECN 0348	1/10/79

CINCH CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
9	YEL	14 (41-1)			XMTOT						
10	TAN	31 (41-2)			XMTXN						
11	ORN	13 (42-1)			HMRDY						
12	TAN	30 (42-2)			HRDYT						
13	RED	12 (43-1)			RFNBV+						
32	TAN	29 (43-2)			RFNBV-						
15	BRN	11 (44-1)			TYIMV+						
33	TAN	28 (44-2)			TYIMV-						
19	BLK	10 (45-1)			IMDTV+						
37	TAN	27 (45-2)			IMDTV-						
17	WHT	9 (46-1)			LIBIV+						
35	TAN	26 (46-2)			LIBIV-						
1	GRY	8 (47-1)			RFNIB+						
20	TAN	25 (47-2)			RFNIB-						
6	VIO	7 (48-1)			TYHBY+						
25	TAN	24 (48-2)			TYHBY-						
8	BLU	6 (49-1)			HSDTA+						
27	TAN	23 (49-2)			HSDTA-						
7	GRN	5 (50-1)			LHBIT+						
26	TAN	22 (50-2)			LHBIT-						
2	YEL	4 (51-1)			TYIMB						
21	TAN	21 (51-2)			GND						
5	ORN	3 (52-1)			RFNHB						
24	TAN	20 (52-2)			GND						
4	RED	2 (53-1)			IMDTA						
23	TAN	19 (53-2)			GND						
3	BRN	1 (54-1)			LIBIT						
22	TAN	18 (54-2)			GND						


NO'S ENGRAVED
ON CONN BODY

IC CARD PIN NO'S (REF)

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	3/77	TITLE CABLE RUN-LIST				
CHECKED			CUSTOMER NO.	DWG NO.	REV		
APPROVED	MW	7/25/77	HSMIMP	DHSS-11	B		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	1.18.77
	B	ECN 0344	1.9.79
	C	ECN 0356	2.8.79





SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	AMP	86905-2	47
	OR	FEMALE CONN	ANSLEY	609-2630	1689
		STRAIN RELIEF ASSY	ANSLEY	609-2631	1690
B	(*)	13 PR TWIST 'N FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
C	1	FEMALE CONN	WINCHESTER ELECTRONICS	PGB-13A	1112
C1	10	CRIMP CONTACT (PIN)	WINCHESTER ELECTRONICS	100-71126S	1481
B1	1	TIE-WRAP NAME TAG	FANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	THE BOARD NUMBERING SYSTEM DIFFERS FROM CONN (3399) EX: *1 (CONN) = *15 (BOARD)
2	THE WIRE WRAP PIN NUMBERING SYSTEM DIFFERS FROM CONN (PGB) (C) EX: *1 ON CONN (C), = *7 ON WIRE WRAP PIN CONN (DYNATECN)
3	CABLE TYPE (S/N TO BE MARKED ON (B)) WITH INDELIBLE FELT-TIP PEN (BLK)
4	USING STAMP (SCD-0002), STAMP PAD (SCD-0003) MARK AS SHOWN WITH WHITE INK (SCD-0004)
5	PINS 1 & 25 TO BE MARKED AS SHOWN, WITH INDELIBLE FELT-TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
* - A	80"		CUT CABLE TO LENGTH IN MIDDLE OF FLAT AREA

PIN NUMBERING & ASSEMBLY DETAILS



ASSEMBLY INSTRUCTIONS

- 1- CRIMP CONTACT PINS TO CABLE WIRES PER DWG DILS-11 USING A CRIMPING TOOL (WINCHESTER # 107-0525 or equiv)
- 2- INSERT PINS INTO CONN 'C' (SNAP FIT) PER DWG DILS-11


CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	MLR	DRAWN	DRF
TO C	ILC	CHECKED	A-T
TO E		APPROVED	A-T
		TITLE CABLE ASSEMBLY DETAILS	
		CUSTOMER/NO.	DWG NO.
		HSMIMP	DILS-10
		REV	C

		REVISION	
APP'G	SYM	DESCR	DATE
	A	REL PADD	2.12.77
	B	ECN 0314	1.1.79


CONNECTOR A PIN NO.	WIRE COLOR B	WINCHESTER CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES SIG NAMES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
13 (1)	ORN	N.C.									
26 (14)	TAN	N.C.									
12 (2)	RED	N.C.									
25 (15)	TAN	N.C.									
11 (3)	BRN	1			TDATA+(MXDL0)						
24 (16)	TAN	2			GND						
10 (4)	BLK	3			TLOOP+(MXPLD)						
23 (17)	TAN	4			GND						
9 (5)	WHT	5			TCLK+(MXCLR)						
22 (18)	TAN	6			GND						
8 (6)	GRY	7			RDATA+(MRDLR)						
21 (19)	TAN	8			GND						
7 (7)	VIO	9			RCLK+(MRCLR)						
20 (20)	TAN	10			GND						
6 (8)	BLU	N.C.									
19 (21)	TAN	N.C.									
5 (9)	GRN	N.C.									
18 (22)	TAN	N.C.									
4 (10)	YEL	N.C.									
17 (23)	TAN	N.C.									
3 (11)	ORN	N.C.									
16 (24)	TAN	N.C.									
2 (12)	RED	N.C.									
15 (25)	TAN	N.C.									
1 (13)	BRN										
14 (26)	TAN										

IC BOARD (TYP) PIN NO'S (REF ONLY)
 NUMBERS ENGRAVED ON CONNECTOR BODY (TYP)

CABLES

		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
DRAWN	DRF	5/2/77	TITLE
CHECKED	AT	6/16/77	CABLE RUN-LIST
APPROVED	AT	6/16/77	CUSTOMER/NO. DWS NO. REV
			NSMIMP DILS-11 B

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	5/8/78



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 PIN I/O CONNECTOR	CANNON	121-7326-118	269
A1	20	PINS FOR 209	CANNON	030-7312-811	218
B	*	15 TW PAIR	ALPHA	1927	356
			OR BELDEN	8749	356
B1	1	NAME TAG TIE WRAP	PANDUIT	PLF 1M CP	366
C	1	RT ANGLE CONN	CANNON/CINCH	MS 3188B-28-123	420
C1	1	CABLE CLAMP ADAPTER	CANNON/CINCH	CA-2255-10	421



ASSEMBLY NOTES

1	AT C, SLIDE CABLE CLAMP C1 OVER CABLE END BEFORE SOLDERING PINS
2	WRAP OR TAPE CABLE AT C1 TO PROVIDE STRAIN RELIEF
3	AT A CRIMP PINS A1 WITH CANNON CRIMPER # CCT-UBC
4	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 19 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)
5	LEAVE SLACK IN WIRE FOR STRAIN RELIEF AS SHOWN
6	
7	
G	CABLE TYPE & SIN TO BE MARKED ON B1 WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
A	5 FT		

PIN NUMBERING & ASSEMBLY DETAILS




CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	KGB CARD	DRAWN	D _{ET}	D ₃₀
TO C	OPTICAL ISOLATOR CONNECTOR BOX	CHECKED		
TO E		APPROVED	D _{AN}	5/8/78
		TITLE: CABLE ASSEMBLY DETAILS		
		CUSTOMER/NO. DWG NO. REV		
		PLI-1 DKGB-10 A		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PLOD	5.21.75

3M CONNECTOR A PIN NO.	WIRE COLOR B	MS 3108 CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
1	BLK /	A									
2	RED	B									
3	BLK /	C									
4	WHT	D									
5	BLK /	E									
6	GRN	F									
7	BLK /	G									
8	BLU	H									
9	BLK /	J									
10	BRN	K									
11	BLK /	L									
12	YEL	M									
13	BLK /	N									
14	ORG	P									
15	RED /	R									
16	GRN	S									
17	RED /	T									
18	WHT	U									
19	RED /	V									
20	WHT	W									
OTHER WIRES NOT USED											


CABLES

		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
DRAWN	DATE	TITLE	CABLE RUN - LIST	
CHECKED		CUSTOMER/NO.	DWG NO.	REV
APPROVED	Dm	PLI-1	DKGB-II	A


REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	11.28.77

CINCH CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR F PIN NO.	NOTES (REF ONLY)	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
7	BRN / WHT	7			XLRM+						
20		20			GND						
8	RED / WHT	8			PWRON+						
21		21			GND						
10	ORN / WHT	10			KMIAR+						
23		23			GND						
11	YEL / WHT	11			KRPP+						
24		24			GND						
		1	BRN / WHT		(J1) RCLK						
		14			GND						
		2	RED / WHT		(J2) RDATA						
		15			GND						
		3	ORN / WHT		(J3) TCLK						
		16			GND						
		4	YEL / WHT		(J4) TDATA						
		5			GND						
		E (CINCH)									
12			BLK / WHT	A	TPREP-						
13				B	GND						


CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	12/77	TITLE				
			CABLE RUN-LIST				
CHECKED			CUSTOMER/NO.	DWG NO.	REV		
APPROVED	ABL	11/28/77	HSMIMP	DKGC-11	A		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	1/2/71



PIN NUMBERING & ASSEMBLY DETAILS




VIEW FROM CABLE SIDE, UNASSEMBLED

SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 PIN CONN, FEMALE	ANSLEY	609-2030	1647
A1	1	STRAIN RELIEF CLAMP	ANSLEY	609-2031	1648
	OR	20 PIN CONN, FEMALE	AMP	86904-2	1660
B	*	20 WIRE FLAT CABLE	SPECTRA-STRIP	455-044-20	1646
C	1	25 PIN CONN, FEMALE	CINCH	DB255	211
C1	1	PLASTIC CONN SHELL	AMP	205-781-1	1649
C2	2	FEMALE SCREW LOCK ASSY	CINCH	O20418-2	429
B1	1	TIE WRAP NAME TAG	PANDUIT	PLFIM-CP	366

SEE NOTE 3

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (A) WITH INDELIBLE FELT TIP PEN (BLK)
2	USING STAMP (SCD-0002), STAMP PAD (SCD-0003) MARK ON END PIECE OF CONN AS SHOWN (PINS 10 & 20 END) WITH WHITE INK (SCD-0004)
3	AMP CONN IS AN ALTERNATE REPLACEMENT FOR (A) & (A1) (STRAIN RELIEF CLAMP SUPPLIED WITH AMP CONN)



CABLE LENGTH


(*)	TYPE	B	D	NOTES
	A	3 FT		
	B	10 FT		
	C	20 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	ELI CARD	DRAWN	DRF	1/1/78	TITLE
TO C	MODEM	CHECKED	ENR	7/20/77	CABLE ASSEMBLY DETAILS
TO E		APPROVED	EYGC	11/77	CUSTOMER/NO. DWG NO. REV
					DLCF-10 A


REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	1/28/78

CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
1	BRN	3			LINE IN						
11	RED	N.C.									
2	ORG	4			MODCNT0						
12	YEL	20			+12V						
3	GRN	6			MODSTAT1						
13	BLU	1			PROT GND						
4	VIO	5			MODSTAT0						
14	GRY	N.C.									
5	WHT	19			MODCNT2						
15	BLK	N.C.									
6	BRN	2			LINEOUT						
16	RED	N.C.									
7	ORG	8			MODSTAT2						
17	YEL	N.C.									
8	GRN	NC									
18	BLU	N.C.									
9	VIO	14			MODCNT1						
19	GRY	N.C.									
10	WHT	12			MODSTAT3						
20	BLK	7			SIG GND						


CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	M 1-78	TITLE CABLE RUN - LIST				
CHECKED	AYH	2-77	CUSTOMER NO.	DWG NO.	REV		
APPROVED	EYGC	2-77		DLCF-11	A		

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	12/77



PIN NUMBERING & ASSEMBLY DETAILS



VIEW FROM CABLE SIDE, UNASSEMBLED

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 PIN CONN, FEMALE	ANSLEY	609-2030	1647
A1	1	STRAIN RELIEF CLAMP	ANSLEY	609-2031	1648
		OR			
B	(*)	20 WIRE FLAT CABLE	SPECTRA-STRIP	453-044-20	1646
C	1	25 PIN CONN, MALE	CINCH	DB25P	353
C1	1	PLASTIC CONN SHELL	AMP	205-718-1	1649
C2	2	JACK SCREW ASSY	CINCH	D20419-16	361
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366


SEE NOTE 3

ASSEMBLY NOTES

1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
2	USING STAMP (SCD-0002), STAMP-PAD (SCD-0003), MARK ON END PIECE OF CONN AS SHOWN (PINS 10 & 20 END) WITH WHITE INK (SCD-0004)
3	AMP CONN IS AN ALTERNATE REPLACEMENT FOR (A) & (B) (STRAIN RELIEF CLAMP IS SUPPLIED WITH AMP CONN).

CABLE LENGTH

TYPE	B	D	NOTES
(*) -A	3 FT		
B	10 FT		
C	20 FT		




CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	ELI CARD	DRAWN	DRF	10/13/77	TITLE CABLE ASSEMBLY DETAILS
TO C	MODEM	CHECKED	EXGC	12/1/77	CUSTOMER/NO. DWG NO. REV
TO E		APPROVED	EXGC	12/1/77	DLCM-10 A


REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PRGD	12/21/77

CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
1	BRN	3			LINE IN						
11	RED	NC									
2	ORG	4			MODCNT0						
12	YEL	20			+12V						
3	GRN	6			MODSTAT1						
13	BLU	1			PROT GND						
4	VIO	5			MODSTAT0						
14	GRY	N.C.									
5	WHT	19			MODCNT2						
15	BLK	N.C.									
6	BRN	2			LINEOUT						
16	RED	NC									
7	ORG	8			MODSTAT2						
17	YEL	NC									
8	GRN	N.C.									
18	BLU	N.C.									
9	VIO	14			MODCNT1						
19	GRY	N.C.									
10	WHT	12			MODSTAT3						
20	BLK	7			SIG GND						

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	10/13/78	TITLE	CABLE RUN-LIST			
CHECKED	<i>PH</i>	10/14/77	CUSTOMER NO.	DWG NO.	REV		
APPROVED	EYGC	12/21/77		DLCM-11	A		


REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	1/29/78




SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 PIN CONN, FEMALE	ANSLEY	609-2030	1647
A1	1	STRAIN-RELIEF CLAMP	ANSLEY	609-2031	1648
	OR	20 PIN CONN, FEMALE	AMP	86904-2	1660
B	(*)	20 WIRE FLAT CABLE	SPECTRA-STRIP	455-044-20	1646
C	1	25 PIN CONN, FEMALE	CINCH	DB255	211
C1	1	PLASTIC CONN SHELL	AMP	205-718-1	1649
C2	2	FEMALE SCREW LOCK ASSY	CINCH	D20418-2	429
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLFIM-CP	366

SEE NOTE 3

PIN NUMBERING & ASSEMBLY DETAILS



VIEW FROM CABLE SIDE, UNASSEMBLED



ASSEMBLY NOTES

1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
2	USING STAMP (SCD-0002), STAMP PAD (SCD-0003) MARK ON END PIECE OF CONN AS SHOWN (PINS 10 & 11 END) WITH WHITE INK (SCD-0004)
3	AMP CONN IS AN ALTERNATE REPLACEMENT FOR (A) & (B) (STRAIN RELIEF CLAMP SUPPLIED WITH AMP CONN)

CABLE LENGTH


TYPE	B	D	NOTES
A	3 FT		
B	10 FT		
C	20 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138				
FROM A	ELI CARD	DRAWN	DRF	1/1/78	TITLE	CABLE ASSEMBLY DETAILS
TO C	TERMINAL (RS232)	CHECKED	EW/H	2/1/78	CUSTOMER/NO.	DWG NO.
TO E		APPROVED	EYGC	2/2/78	DLTF-10	REV A


REVISION			
APP'D	SYM	DESCR	DATE
A		REL PRGD	1.2.79

CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
1	BRN	2			LINEIN						
11	RED	N.C.									
2	ORG	5			MODCNT0						
12	YEL	N.C.									
3	GRN	19			MODSTAT 1						
13	BLU	1			PROT GND						
4	VIO	4			MODSTAT0						
14	GRY	N.C.									
5	WHT	6			MODCNT 2						
15	BLK	N.C.									
6	BRN	3			LINEOUT						
16	RED	N.C.									
7	ORG	20			MODSTAT 2						
17	YEL	N.C.									
8	GRN	8			MODCNT 3						
18	BLU	N.C.									
9	VIO	16			MODCNT 1						
19	GRY	N.C.									
10	WHT	12			MODSTAT 3						
20	BLK	7			SIG GND						

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	11	TITLE				
CHECKED	28	29	CABLE RUN - LIST	CUSTOMER NO.	DWG NO.	REV	
APPROVED	EVGC	21	DLTF-11	A			

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	1.29.73



SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 PIN CONN, FEMALE	ANSLEY	609-2030	1647
A1	1	STRAIN RELIEF CLAMP	ANSLEY	609-2031	1648
	OR	20 PIN CONN, FEMALE	AMP	86904-2	1660
B	*	20 WIRE FLAT CABLE	SPECTRA-STRIP	455-044-20	1646
C	1	25 PIN CONN, MALE	CINCH	DB25P	353
C1	1	PLASTIC CONN SHELL	AMP	205-718-1	1649
C2	2	JACK SCREW ASSY	CINCH	D20419-16	361
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366


ASSEMBLY NOTES

1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
2	USING STAMP (SCD-0002), STAMP PAD (SCD-0003), MARK ON END PIECE OF CONN AS SHOWN (PINS 10 & 20 END) WITH WHITE INK (SCD-0004)
3	AMP CONN IS AN ALTERNATE REPLACEMENT FOR (A) & (A1) (STRAIN RELIEF CLAMP IS SUPPLIED WITH AMP CONN)


CABLE LENGTH

(#)	TYPE	B	D	NOTES
	A	3 FT		
	B	10 FT		
	C	20 FT		

PIN NUMBERING & ASSEMBLY DETAILS



VIEW FROM CABLE SIDE, UNASSEMBLED




CABLE FUNCTION		DRAWN		DRF		TITLE	
FROM A	ELI CARD					CABLE ASSEMBLY DETAILS	
TO C	TERMINAL (RS232)	CHECKED	EYGC	DATE	7/12/73	CUSTOMER/NO.	DWTM-10
TO E		APPROVED	EYGC	DATE	1/21/73	DWG NO.	DLTM-10
						REV	A

COMPUTER SYSTEMS DIVISION
BOLT, BERANEK & NEWMAN INC.
CAMBRIDGE, MASS. 02138


REVISION			
APP'D	SYM	DESCR	DATE
A		REL PROD	12/9/79

CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
1	BRN	2			LINE IN						
11	RED	N.C.									
2	ORG	5			MODCNT0						
12	YEL	N.C.									
3	GRN	19			MODSTAT 1						
13	BLU	1			PROT GND						
4	VIO	4			MODSTAT 0						
14	GRY	N.C.									
5	WHT	6			MODCNT 2						
15	BLK	N.C.									
6	BRN	3			LINEOUT						
16	RED	N.C.									
7	ORG	20			MODSTAT 2						
17	YEL	N.C.									
8	GRN	8			MODCNT 3						
18	BLU	N.C.									
9	VIO	16			MODCNT 1						
19	GRY	N.C.									
10	WHT	12			MODSTAT 3						
20	BLK	7			SIG GND						


CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	DATE	TITLE	CUSTOMER/NO.	DWG NO.	REV	
		12/9/79	CABLE RUN-LIST		DLTM-11	A	
CHECKED	EYGC	DATE					
APPROVED	EYGC	DATE					

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	7.6.74
	B	ECN 0127	1.27.75
	C	ECN 0230	6.4.76
	D	ECN 0325	7.22.78
	E	ECN 0345	1.4.79
	F	ECN 0356	2.8.79



PIN NUMBERING & ASSEMBLY DETAILS



SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	AMP	86905-2	47
	OR	FEMALE CONN	ANSLEY	609-2630	1689
		STRAIN RELIEF ASSY	ANSLEY	609-2631	1690
B	(*)	13 PR TWIST N FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
C	1	FEMALE CONN	AMP	86905-2	47
	OR	FEMALE CONN	ANSLEY	609-2630	1689
		STRAIN RELIEF ASSY	ANSLEY	609-2631	1690
D	(*)	13 PR TWIST N FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
E	1	MALE CONN	CINCH	DC 37P	149
E1	2	SPRING LATCH	CANNON	D-110277	368
E2	1	PLASTIC BACK SHELL	AMPHENOL	17-1373	155
E3	1	4-40x1/2 PHMSCREW	LEHIGH METALS	-	336
B1	1	TIE WRAP NAME TAG	PANDUIT	PLFIM-CP	366

SEE NOTE 3

CONN A & C
VIEW FROM BACK
(UNASSEMBLED)

ASSEMBLY NOTES	
1	THE BOARD NUMBERING SYSTEM DIFFERS FROM THE CONNECTORS, (3399) EX: #1 ON CONN = #13 ON BOARD.
2	CABLE TYPE & SIZE TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
3	DO NOT USE SCREWS SUPPLIED WITH THIS UNIT, INSTEAD USE E3 FOR ASSY

CABLE LENGTH

	TYPE	B	D	NOTES
(*)	- A	5 FT	5 FT	ACTUAL 1, 10 FT I.G. UNBROKEN, CUT CABLE TO LENGTH IN CENTER OF FLAT AREA

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	MLR	DRAWN	DRF 9/15/73
TO C	MLR	CHECKED	LR 6/2/74
TO E	FANTAIL (LOW SPEED MODEM)	APPROVED	UR 8/2/74
TITLE CABLE ASSEMBLY DETAILS		CUSTOMER/NO. HSMIMP	
DWG NO. DMLD-10		REV F	


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	12.75
	B	ECN 0102	1.8.76
	C	ECN 0345	1.1.79

CINCH


CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
13 (1)	ORN	13 (1)	ORN	N.C.							
26 (14)	TAN	26 (14)	TAN	N.C.							
12 (2)	RED	12 (2)	RED	N.C.							
25 (15)	TAN	25 (15)	TAN	N.C.							
11 (3)	BRN	11 (3)	BRN	8	1 (SD) MXDLD						
24 (16)	TAN	24 (16)	TAN	27	1 GND						
10 (4)	BLK	10 (4)	BLK	11	2 (LT) MXPLD						
23 (17)	TAN	23 (17)	TAN	30	2 GND						
9 (5)	WHT	9 (5)	WHT	12	3 (SCT) MXCLR						
22 (18)	TAN	22 (18)	TAN	31	3 GND						
8 (6)	GRY	8 (6)	GRY	10	4 (RD) MRDLR						
21 (19)	TAN	21 (19)	TAN	29	4 GND						
7 (7)	VIO	7 (7)	VIO	6	5 (SCR) MRCLR						
20 (20)	TAN	20 (20)	TAN	25	5 GND						
6 (8)	BLU	6 (8)	BLU	N.C.							
19 (21)	TAN	19 (21)	TAN	N.C.							
5 (9)	GRN	5 (9)	GRN	N.C.							
18 (22)	TAN	18 (22)	TAN	N.C.							
4 (10)	YEL	4 (10)	YEL	N.C.							
17 (23)	TAN	17 (23)	TAN	N.C.							
3 (11)	ORN	3 (11)	ORN	N.C.							
16 (24)	TAN	16 (24)	TAN	N.C.							
2 (12)	RED	2 (12)	RED	N.C.							
15 (25)	TAN	15 (25)	TAN	N.C.							
1 (13)	BRN	1 (13)	BRN	N.C.	6						
14 (26)	TAN	14 (26)	TAN	32	6 GND						

NUMBERS ENGRAVED ON CONNECTOR BODY (TYP) IC BOARD (TYP) PIN NO'S (REF)


CABLES

				COMPUTER SYSTEMS DIVISION			
				BOLT, BERANEK & NEWMAN INC.			
				CAMBRIDGE, MASS. 02138			
DRAWN	DRF	7/15/72	TITLE				
CHECKED	DK	7/29/74	CABLE RUN-LIST				
APPROVED	DK	7/29/74	CUSTOMER/NO.	MSMIMP	DWG NO.	DMLD-11	R'V
							C

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PRD	7.21.74
	B	ECN 0127	1.21.75
	C	ECN 0230	6.4.76
	D	ECN 0325	7.22.76
	E	ECN 0343	1.1.79
	F	ECN 0356	2.8.79



PIN NUMBERING & ASSEMBLY DETAILS



SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	AMP	86905-2	47
	OR	FEMALE CONN	ANSLEY	609-2630	1689
		STRAIN RELIEF ASSY	ANSLEY	609-2631	1690
B	(*)	13 PRTWIST'N'FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
C	1	MALE CONN	CINCH	DC 37P	149
C1	2	SPRING LATCH	CANNON	D-110277	368
C2	1	PLASTIC BACK SHELL	AMPHENOL	17-1373	155
C3	2	4-40 x 1/2 PHM SCREW	LEHIGH METALS	-	336
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

SEE NOTE 2

ASSEMBLY NOTES	
1	THE BOARD NUMBERING SYSTEM DIFFERS FROM THE CONNECTOR (3399) Ex: *1 ON CONN = *13 ON BOARD
2	CABLE TYPE & S/N TO BE MARKED ON (A) WITH INDELIBLE FELT TIP PEN (BLK)
3	DONOT USE SCREWS SUPPLIED WITH THIS UNIT, INSTEAD USE C3 FOR ASSY

CABLE LENGTH

TYPE	B	D	NOTES
(*) -A	5 FT		CUT CABLE TO LENGTH IN MIDDLE OF FLAT AREA


CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	MLR	DRAWN	DRF ^{0.15.74}
TO C	FANTAIL (LOW SPEED MODEM)	CHECKED	DK ^{2/1/74}
TO E		APPROVED	DK ^{2/1/74}
		TITLE CABLE ASSEMBLY DETAILS	
		CUSTOMER/NO.	DWG NO.
		H5MIMP	DMLS-10 F

APPD	A	REL PRJ	1217
	B	ECN0343	1.9.71
	C	ECN0356	2.7.71


CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
13 (1)	ORN	N.C.									
26 (14)	TAN	N.C.									
12 (2)	RED	N.C.									
25 (15)	TAN	N.C.									
11 (3)	BRN	8			1 (RD) MXDL0						
24 (16)	TAN	27			1 GND						
10 (4)	BLK	11			2 (LT) MXPLD						
23 (17)	TAN	30			2 GND						
9 (5)	WHT	12			3 (SCT) MXCLR						
22 (18)	TAN	31			3 GND						
8 (6)	GRY	10			4 (RD) MRDLR						
21 (19)	TAN	29			4 GND						
7 (7)	VIO	6			5 (SCR) MRCLR						
20 (20)	TAN	25			5 GND						
6 (8)	BLU	N.C.									
19 (21)	TAN	N.C.									
5 (9)	GRN	N.C.									
18 (22)	TAN	N.C.									
4 (10)	YEL	N.C.									
17 (23)	TAN	N.C.									
3 (11)	ORN	N.C.									
16 (24)	TAN	N.C.									
2 (12)	RED	N.C.									
15 (25)	TAN	N.C.									
1 (13)	BRN	N.C.			6						
14 (26)	TAN	32			6 GND						

NUMBERS ENGRAVED ON CONNECTOR BODY (TYP) IC BOARD (TYP) PIN NO'S (REF)

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & HEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	TITLE		CUSTOMER/NO.		DWG NO.	REV
		CABLE RUN-LIST		HSMIMP		DMLS-II	C
CHECKED	APPROVED						

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	7.26.74
	B	ECN 0105	11.18.74
	C	ECN 0127	1.25.75
	D	ECN 0137	7.27.75
	E	ECN 0230	2.17.76
	F	ECN 0267	7.2.76



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 COND FEMALE CONN	CANNON	121-7326-110	209
A1	20	PINS, FEMALE CONN	CANNON	030-7312-011	210
B	(*)	5COND, 22AWG CABLE (OR EQUIV)	BELDEN	8445	212
C	1	FEMALE CONN	CINCH/CANNON	DB-25 S	211
C1	1	PLASTIC BACK SHELL	AMPHENOL	17-1372	526
C2	2	SCREW-LATCH SOCKET	CINCH	D-2041B-2	429
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366


NOTE: ITEMS (A) & (A1) AVAILABLE AS KIT FROM LEC (PN 7770-1)

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
2	INSERT PINS IN ALL POSITIONS OF CONNECTOR
3	USE CANNON HAND-CRIMP * CCT-UBC
4	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 19 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)

CABLE LENGTH

(#)	TYPE	B	D	NOTES
	-A	10FT		

PIN NUMBERING & ASSEMBLY DETAILS




CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	PSB	DRAWN	DRF
TO C	FANTAIL (INFOTON)	CHECKED	OK
TO E		APPROVED	
TITLE		CABLE ASSEMBLY DETAILS	
CUSTOMER/NO.		HSMIMP	
DWG NO.		DPSB-10	
REV		F	


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	7/24/74
<i>JK</i>	B	ECN 0105	8.18.74
<i>JK</i>	C	ECN 0117	1.24.75

CANNON CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES TERMINAL SIGNAL IDENT	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES	
19 (A1)	WHITE	3			BB RCY DATA							
11 (A5)	GREEN	5	} JUMPER ALL 3 TO GREEN WIRE		CB CLEAR TO SEND	} DERIVED FROM NOTE: DATA - TERM - READY SIGNAL ON PSB CARD						
		8			CF CARRIER DETECT							
		6			CC DATA SET READY							
5 (A8)	BLACK	2			BA TRANS DATA							
1 (A10)	BROWN	7			GND							
(REF ONLY)												
3 (A9)	RED	20			CD DATA TERM READY						NOTE: TO CLEAR TO SEND ON PSB CARD	
CARD J1 ()												

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	8.21.74	TITLE CABLE RUN-LIST				
CHECKED	<i>JK</i>	7/24/74	CUSTOMER/NO.	DWG NO.	REV		
APPROVED	<i>JK</i>	7/24/74	HSMIMP	DPSB-11	C		

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL Pkg	2.9.79



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	CINCH	DC-375	148
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
B	(#)	12 LENGTHS	ALPHA/BELDEN	RG-174/U	432
B2	(#)	1" ZIPPER TUBING	ALPHA/BELDEN	ZIP-31-1 BLK/QPL	347
C	1	FEMALE CONN	CINCH	DC 375	148
C1	1	PLUG SHELL	AMPHENOL	17-1373	155
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE (#) S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH


TYPE	B	D	NOTES
(#) A	3 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	LOCAL HOST (PLURIBUS CABLE)	DRAWN	DRF	5-78
TO C	LOCAL HOST (PLURIBUS CABLE)	CHECKED		
TO E		APPROVED		
		TITLE: CABLE ASSEMBLY DETAILS		
		CUSTOMER/NO.	DWG NO.	REV
		M5MIMP	DPTP-10	A


REVISION			
APP'D	SYN	DESCR	DATE
	A	REL PRD	2.9.77

CINCH CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
12	CENTER	9									
31	SHIELD	28									
11	CENTER	10									
30	SHIELD	29									
9	CENTER	12									
28	SHIELD	31									
10	CENTER	11									
29	SHIELD	30									
4	CENTER	8									
23	SHIELD	27									
2	CENTER	6									
21	SHIELD	25									
1	CENTER	5									
20	SHIELD	24									
3	CENTER	7									
22	SHIELD	26									
8	CENTER	4									
27	SHIELD	23									
6	CENTER	2									
25	SHIELD	21									
5	CENTER	1									
24	SHIELD	20									
7	CENTER	3									
26	SHIELD	22									

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	5	TB	TITLE CABLE RUN - LIST			
CHECKED				CUSTOMER/NO.	DWG NO.	REV	
APPROVED	<i>JUH</i>	<i>2/13</i>		MSMIMP	DPTP-11	A	

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	2.28.79
	B	ECN 0137	4.25.79
	C	ECN 0230	10.1.79
	D	ECN 0350	1.11.79
	E	ECN 0356	2.9.79



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	40 PIN FEMALE CONN	AMP	86896-2	443
	OR	40 PIN FEMALE CONN	ANSLEY	609-4030	1685
		STRAIN RELIF ASSY	ANSLEY	609-4031	1686
B	(*)	13 PA TWIST N FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
C	1	25 PIN, RS232	CANNON/CINCH	DB25S	211
C1	1	PLASIC BACK SHELL	AMPHENOL	17-1372	526
C2	2	SCREW-LATCH SOCKET	CANNON/CINCH	D-20418-39	354
C3	2"	1/2 SHRINK TUBING	ALPHA	FIT-221-1/2"	1034
B1	1	TIE-WRAP NAME TAG	FANDUIT	PLFIM-CP	366


ASSEMBLY NOTES

1	USE 1/2" SHRINK TUBING (C) AROUND CABLE (B) AT PLASTIC BACK SHELL (C1)
2	AT CONN (A) BUNDLE THE INDICATED 6 WIRES WITH A PIGTAIL TO PIN 12 AND BUNDLE THE INDICATED 5 WIRES WITH A PIGTAIL TO PIN 13 (SEE DPTR-11)
3	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 20 END OF CONN) AS SHOWN WITH WHITE INK (SCD-0004)
4	CABLE TYPE & SIN TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
5	CUT CABLE TO LENGTH IN CENTER OF FLAT AREA

CABLE LENGTH

	TYPE	B	D	NOTES
(*)	-A	5 FT		
(*)	-B	10 FT		
(*)	-C	20"		

PIN NUMBERING & ASSEMBLY DETAILS



CABLE FUNCTION		DRAWN		DRF		TITLE	
FROM A	PPB					COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
TO C	FANTAIL (REMEX RR6300)	CHECKED				TITLE CABLE ASSEMBLY DETAILS	
TO E		APPROVED				CUSTOMER/NO.	DWG NO.
						DPTR-10	REV E

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	2/28/79
	B	ECN 0350	1/12/79

AMP/ANSLEY CONNECTOR A PIN NO.	WIRE COLOR B	REMEX-MATE CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PR NO & SIG NAME	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
40	TAN	N.C.			13 SPARE						
20	ORN	14			13 SYS RDY						
39	TAN	13			12 GND						
19	RED	9			12 DAT RDY						
38	TAN	13			11 GND						
18	BRN	16			11 DRV RT						
37	TAN	N.C.			10 SPARE						
17	BLK	N.C.			10 SPARE						
36	TAN	12			9 GND						
16	WHT	1			9 DAT BIT 1						
35	TAN	12			8 GND						
15	GRY	2			8 DAT BIT 2						
34	TAN	12			7 GND						
14	VIO	3			7 DAT BIT 3						
33	TAN	12			6 GND						
13	BLU	4			6 DAT BIT 4						
32	TAN	12			5 GND						
12	GRN	5			5 DAT BIT 5						
31	TAN	12			4 GND						
11	YEL	6			4 DAT BIT 6						
30	TAN	13			3 GND						
10	ORN	7			3 DAT BIT 7						
29	TAN	13			2 GND						
9	RED	8			2 DAT BIT 8						
28	TAN	N.C.			1 SPARE						
8	BRN	13			1 GND						
		10			MODE SEL						
		11			GND						
		15 / 17 / 25			NO CONNECTION						

JUMPED TOGETHER


NO CONNECTION

FOR WIRING SEE ASSY NOTE 2 ON CABLE ASSY DWG DPTR-10

CABLES


		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138	
DRAWN	SET	1/1/79	TITLE CABLE RUN-LIST
CHECKED	DRF	2/3/79	CUSTOMER NO. DWG NO.
APPROVED	DM	2/2/79	MSMIMP DPTR-11
			REV B

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	11-28-77




SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN, 25 PIN	CINCH	DB25S	211
A1	1	PLASTIC BACK SHELL	AMPHENOL	17-1372	526
A2	2	DISC LATCHES	CANNON	D-110278	367
B	*	13 TW-PAIR CABLE	WOVEN	T13TP2807-UL1227	48
C	1	FEMALE CONN, 25 PIN	CINCH	DB25S	211
C1	1	PLASTIC BACK SHELL	AMPHENOL	17-1372	526
C2	2	DISC LATCHES	CANNON	D-110278	367
D	*	4 TW-PAIR CABLE	WOVEN	T4TP-2807UL-1227	208
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLFIM-CP	366

PIN NUMBERING & ASSEMBLY DETAILS



CONN A & C TW-PR WIRING SEQUENCE



ASSEMBLY NOTES

1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT-TIP-PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
* A	20"	15"	

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	RED CONT PNL (J5)	DRAWN	DRF	11-27-77
TO C	CAPACITOR BOX (J10)	CHECKED		
TO E	RED CONT PNL (J1, 2, 3, 4)	APPROVED	ABL	11-28-77
		TITLE		CABLE ASSEMBLY DETAILS
		CUSTOMER/NO.	DWG NO.	REV
		HSMIMP	DRBS-10	A


REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	11.28.77

CINCH CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	RED PANEL PLI-10 NOTES (REF ONLY)	CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
1			BRN		(J1) RCLK	N.C.	BRN	1			
14			WHT		GND	N.C.	WHT	14			
2			RED		(J4) RDATA	N.C.	RED	2			
15			WHT		GND	N.C.	WHT	15			
3			ORN		(J3) TCLK	N.C.	ORN	3			
16			WHT		GND	N.C.	WHT	16			
4			YEL		(J2) TDATA	N.C.	YEL	4			
17			WHT		GND	N.C.	WHT	17			
5	GRN	5			XFCW						
18	WHT	18			GND						(SEE NOTE 2)
6	BLU	6			B2RWE-						
19	WHT	19			GND						
7	VIO	7			RRFR-						
20	WHT	20			GND						
8	GRY	8			RBBR-						
21	WHT	21			GND						
9	BLK	9			XTRA						
22	WHT	22			RBW0-						
10	BRN	10			RBW7-						
23	WHT	23			RBW6-						
11	RED	11			RBW5-						
24	WHT	24			RBW4-						
12	ORN	12			RBWW3-						
25	WHT	25			RBW2-						
13	YEL	13			RBW1-						
25	WHT	25			RBW2-						
(SEE NOTE 1)											


NOTES

- 1- WHITE WIRE OF 13 PAIR (YEL/WHT) SOLDER TO PIN #25 OF CONN'S A & C
- 2- WIRE WIRES OF 'B' (13 TW-PA) TO PINS OF 'C' AS SHOWN

CABLES


				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	11.27.77	TITLE CABLE RUN - LIST				
CHECKED			CUSTOMER/NO.	DWG NO.	REV		
APPROVED	ADJ	11.28.77	HSMIMP	DRBS-11	A		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL HEAD	7-28-75
	B	ECN 0137	9-25-75
	C	ECN 0230	10-1-76



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	3M	3399-0000	351
B	(*)	RIBBON CABLE	3M	3365-26 COND	352
C	1	MALE CONN	CANNON OR CINCH	DB 25 P	353
C1	2	SCREWLOCK SOCKET	CANNON OR CINCH	D 20418-39	354
C2	1	PLASTIC BACKSHELL	AMPHENOL	17-1372	526

PIN NUMBERING & ASSEMBLY DETAILS



VIEW FROM BACK
(UNASSEMBLED)

START CABLE ASSY WITH THIS END.
CABLE CANNOT BE MADE CORRECTLY
IF NOTES 1 & 2 ARE NOT FOLLOWED,
WHICH ONLY OCCURS AT ONE END OF
THE CUT RIBBON-CABLE.

ASSEMBLY NOTES

6	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 26 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)
1	RED CABLE STRIPE GOES ON PIN 1 (BELOW TRIANGLE SYMBOL)
2	LUMPY SIDE OF CABLE GOES AGAINST CONN END PIECE
3	WIRE #26 NOT CONNECTED AT CINCH CONN - CUT & TAPE
4	ASSEMBLE USING 3M PRESS & LOCATOR PLATE NO: 3443-1
5	CABLE TYPE & S/N TO BE MARKED DIRECTLY ON RIBBON CABLE WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH


	TYPE	B	D	NOTES
(*)	A	5 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	SLI	DRAWN	SET	TITLE CABLE ASSEMBLY DETAILS
TO C	FANTAIL	CHECKED		CUSTOMER/NO. DWG NO. REV
TO E		APPROVED	1/11/76	CCP DRSP-10 C


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	2-18-75

3M CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	ETA R5-232 DESIGNATION NOTES IF APPLICABLE	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
1	RED STRIPE	1			PROTECTIVE GROUND						
14	GRAY	14			SEC. TRANSMITTED DATA						
2		2			TRANSMITTED DATA						
15		15			TRANSMIT CLOCK (DCE SOURCE)						
3		3			RECEIVED DATA						
16		16			SEC. RECEIVED DATA						
4		4			REQUEST TO SEND						
17		17			RECEIVE CLOCK						
5		5			CLEAR TO SEND						
18		18			(UNASSIGNED)						
6		6			DATA SET READY						
19		19			SEC. REQUEST TO SEND						
7		7			SIGNAL GROUND						
20		20			DATA TERMINAL READY						
8		8			CARRIER DETECT						
21		21			SIGNAL QUALITY DETECTOR						
9		9			(DO NOT USE)						
22		22			RING INDICATOR						
10		10			(DO NOT USE)						
23		23			CLOCK RATE SELECTOR						
11		11			(UNASSIGNED)						
24		24			TRANSMIT CLOCK (DTE SOURCE)						
12		12			SEC. CARRIER DETECT						
25		25			(UNASSIGNED)						
13		13			SEC. CLEAR TO SEND						
26											

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	SET	DATE	TITLE				
CHECKED			CABLE RUN-LIST				
APPROVED	DM	7/2/75	CUSTOMER/NO.	DWG NO.	REV		
			HSMIMP	DRSP-11	A		

REVISION			
APPD	SYM	DESCR	DATE
A		REL PRD	2.28.75
DRF	B	ECN 0137	7.23.78
	C	ECN 0230	6.1.76



SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	3M	3399-0000	351
B	(#)	RIBBON CABLE	3M	3365-26 COND	352
C	1	FEMALE CONN	CANNON / CINCH	DB 255	211
C1	2	SCREW-LATCH SOCKET	CANNON / CINCH	D20418-39	354
C2	1	PLASTIC BACK SHELL	AMPHENOL	17-1372	526


ASSEMBLY NOTES

6	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (GNP.N 26 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)
1	RED CABLE STRIPE GOES ON PIN 1 (BELOW TRIANGLE SYMBOL)
2	'LUMPY' SIDE OF CABLE GOES AGAINST CONN END PIECE
3	WIRE #26 NOT CONNECTED AT CINCH CONN - CUT & TAPE
4	ASSEMBLE USING 3M PRESS & LOCATOR PLATE NO: 3443-1
5	CABLE TYPE & S/N TO BE MARKED DIRECTLY ON RIBBON CABLE WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
(*) -A	5 FT		

PIN NUMBERING & ASSEMBLY DETAILS



VIEW FROM BACK (UNASSEMBLED)


START CABLE ASSY WITH THIS END. CABLE CANNOT BE MADE CORRECTLY IF NOTES 1 & 2 ARE NOT FOLLOWED, WHICH ONLY OCCURS AT ONE END OF THE CUT RIBBON CABLE.

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	SMS	DRAWN	DRF	DATE	TITLE CABLE ASSEMBLY DETAILS
TO C	FANTAIL	CHECKED			CUSTOMER/NO. DWG NO.
TO E		APPROVED			CCP DRSS-10 REV C


REVISION			
APPD	BYM	DESCR	DATE
	A	REL PRD	2 20 75

3M CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	EIA RS-232 DESIGNATION NOTES IF APPLICABLE	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
1	RED STRIPE	1			PROTECTIVE GROUND						
14	GRAY	14			SEC. TRANSMITTED DATA						
2		2			TRANSMITTED DATA						
15		15			TRANSMIT CLOCK (DCE SOURCE)						
3		3			RECEIVED DATA						
16		16			SEC. RECEIVED DATA						
4		4			REQUEST TO SEND						
17		17			RECEIVE CLOCK						
5		5			CLEAR TO SEND						
18		18			(UNASSIGNED)						
6		6			DATA SET READY						
19		19			SEC. REQUEST TO SEND						
7		7			SIGNAL GROUND						
20		20			DATA TERMINAL READY						
8		8			CARRIER DETECT						
21		21			SIGNAL QUALITY DETECTOR						
9		9			(DO NOT USE)						
22		22			RING INDICATOR						
10		10			(DO NOT USE)						
23		23			CLOCK RATE SELECTOR						
11		11			(UNASSIGNED)						
24		24			TRANSMIT CLOCK (DTE SOURCE)						
12		12			SEC. CARRIER DETECT						
25		25			(UNASSIGNED)						
13		13			SEC. CLEAR TO SEND						
26		NO CONNECTION (CUT & TAPE)									

CABLES


				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	12/23	TITLE CABLE RUN - LIST				
CHECKED			CUSTOMER/NO.	DWG NO.	REV		
APPROVED	<i>[Signature]</i>	<i>[Signature]</i>	CCP	DRSS-11	A		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL 760D	2.28.75
	B	ECN 0137	2.28.75
	C	ECN 0193	2.28.75
	D	ECN 0230	10.1.76



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 PIN I/O CONN	CANNON	121-7326-110	209
		NOTE (A) & (B) AVAILABLE AS PKG FROM LEC		7770-1	
A1	20	CRIMP PINS, FEMALE	CANNON	030-7312-011	210
B	(*)	5 COND, 22 AWG CABLE	BELDEN	8445 (or equiv)	212
C	1	CONN, MALE	CANNON / CINCH	DB-25 P	353
C1	2	SCREEN-LATCH SOCKET	CANNON / CINCH	D-20418-39	354
C2	1	PLASTIC BACK SHELL	AMPHENOL	17-1372	526
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

PIN NUMBERING & ASSEMBLY DETAILS



VIEW FROM CABLE SIDE, UNASSEMBLED (A)


ASSEMBLY NOTES	
1	CRIMP PINS (A) WITH CANNON HAND CRIMPER * CCT-UBC
2	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT-TIP PEN (BLK)
3	AT (A) INSERT ALL 20 PINS
4	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 19 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)

CABLE LENGTH

TYPE	B	D	NOTES
(*) - A	5 FT		

CABLE FUNCTION CURRENT-LOOP TTY		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	PSB	DRAWN	DRF
TO C	FANTAIL	CHECKED	
TO E		APPROVED	
		TITLE CABLE ASSEMBLY DETAILS	
		CUSTOMER NO.	DWG NO.
		HSMIMP	DTTY-10
		REV	D

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PRD	2.17.77



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN	CINCH	DC-37P	149
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
A2	2	DISC LATCHES	CANNON	D-110278	367
B	(*)	[RECOMMENDED] RAWS-12 PR DIRECT BURIAL CABLE	REA SPEC # PE-23		
B	**	[RECOMMENDED] FOR RUNS UNDER 300 FT	COLUMBIA # 6059		
C	1	CONNECTOR	(SUPPLIED BY SITE)		
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH				
	TYPE	B	D	NOTES
(*)	A			SUPPLIED BY SITE
(**)	A	UNDER 300 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	FANTAIL	DRAWN	S.E.T.	1/27/77	TITLE CABLE ASSEMBLY DETAILS
TO C	HOST	CHECKED	DRF	1/27/77	CUSTOMER/NO. DWO NO.
TO E		APPROVED	D.E.F.	2/17/77	HSMIMP FHDA-10 REV A

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	2.12.77


(ALTERNATE)

CINCH CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	COLUMBIA 6009 If used WIRE COLOR B	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
1			WHT		1 RFNIB +						READY FOR NEXT IMP BIT
20			RED	SEE NOTE 1 (TYP)	1 RFNIB -						" " " "
15			YEL		2 TYIMV +						THERES YOUR IMP BIT
33			BLK	SEE NOTE 2 (TYP)	2 TYIMV -						" " " "
17			BLU		3 LIBIV +						LAST IMP BIT
35			BLK		3 LIBIV -						" " " "
19			GRN		4 IMDTV +						IMP DATA
37			BLK		4 IMDTV -						" " " "
13			WHT		5 RFNBV +						READY FOR NEXT HOST BIT
32			BLK		5 RFNBV -						" " " "
6			YEL		6 TYHBX +						THERES YOUR HOST BIT
25			RED		6 TYHBX -						" " " "
7			BLU		7 LHBIT +						LAST HOST BIT
26			RED		7 LHBIT -						" " " "
8			GRN		8 HSDTA +						HOST DATA
27			RED		8 HSDTA -						" " " "
9			BLK		9 XMTOT +						IMP READY TEST
10			BRN		9 XMTXM +						IMP MASTER READY
11			BRN		10 HMDY +						HOST MASTER READY
12			RED		10 HRDYT +						HOST READY TEST
			BLK								SPARE
			RED								
			BLK								SPARE
			ORN								
22			SHIELDS	(SEE NOTE 3)	GND						SHIELD GROUND


NOTES

- 1- SIGNALS ORIGINATING AT HOST USE ONLY HALF-RED TWISTED PAIRS
- 2- SIGNALS ORIGINATING AT IMP USE ONLY HALF-BLK TWISTED PAIRS
- 3- CONNECT ALL SHIELDS TOGETHER AND WIRE TO PIN # 22

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	S.E.T.	2/2/77	TITLE CABLE RUN-LIST				
CHECKED	DRF	11/77	CUSTOMER NO.	DWG NO.	REV		
APPROVED	RF	2/1/77	HSMIMP	FHDA-II	A		

REVISION			
APPD	SYM	DESCR	DATE
MA	A	REL No D	1-22-74
MA	B	ECN 0124	1-22-75
MFL	C	ECN 0147	6-10-75
MFL	D	ECN 0148	6-11-75
MFL	E	ECN 0221	7-21-76



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN	CINCH	DC-37P	149
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
A2	2	DISC LATCHES	CANNON	D-110278	367
B	(*)	12 LENGTHS	ALPHA / BELDEN	RG-174/U	432
B2	(*)	1" ZIPPER TUBING	ALPHA / BELDEN	ZIP-31-1 BLK/Q.P.L.	347
C	1	CONN	(SUPPLIED BY SITE)		
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366


ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
-A	30 FT		
B	40 FT		
C	60 FT		
D	70 FT		
E	150 FT		
F	200 FT		
G	100 FT		
H	300 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	FANTAIL	DRAWN	DRF
TO C	HOST	CHECKED	APR 21/74
TO E		APPROVED	MFL 1/21/75
		TITLE CABLE ASSEMBLY DETAILS	
		CUSTOMER/NO.	DWG NO.
		HSMIMP	FHSA-10 E

REVISION			
APP'D	SYM	DESCR	DATE
	A	KEL PRoD	4.29.71



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN	CINCH	DC-37P	149
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
A2	2	DISC LATCHES	CANNON	D-110278	367
B	(*)	12 LENGTHS	ALPHA / BELDEN	RG-174/U	432
B2	(*)	1" ZIPPER TUBING	ALPHA / BELDEN	ZIP-33-1 BLK/Q.L.P.	347
C	1	PADDLE CONN	HONEYWELL	O13-625-701	446
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
A	30 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	FANTAIL	DRAWN	DRF	DATE	TITLE
TO C	316 IMP	CHECKED			CABLE ASSEMBLY DETAILS
TO E		APPROVED	<i>DM</i>	10/2/75	CUSTOMER/NO. DWG NO. REV
					HSMIMP FHS-10 A

REVISION			
APP'D	SYM	DESCR	DATE
A		REL. PROD	8.24.58


CINCH CONNECTOR A PIN NO.	WIRE COLOR B	HONEYWELL CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
1	CENTER	7			1 RFNIB						
20	SHIELD	33			1 GND						
2	CENTER	4			2 TYIMB						
21	SHIELD	33			2 GND						
3	CENTER	6			3 LIBIT						
22	SHIELD	33			3 GND						
4	CENTER	8			4 IMDTA						
23	SHIELD	33			4 GND						
5	CENTER	2			5 RFNHB						
24	SHIELD	33			5 GND						
6	CENTER	5			6 TYHBY						
25	SHIELD	33			6 GND						
7	CENTER	1			7 LHBIT						
26	SHIELD	33			7 GND						
8	CENTER	3			8 HSDTA						
27	SHIELD	33			8 GND						
9	CENTER	11			9 XMTOT						
28	SHIELD	33			9 GND						
10	CENTER	12			10 XMTXM						
29	SHIELD	33			10 GND						
11	CENTER	13			11 HMRDY						
30	SHIELD	33			11 GND						
12	CENTER	14			12 HRDYT						
31	SHIELD	33			12 GND						

ALL SHIELDS MECHANICALLY TIED TOGETHER AND TERMINATE AT PIN NO 33

CABLES

LOGO				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	10/17/58	TITLE	CABLE RUN-LIST			
CHECKED			CUSTOMER/NO.	DSWG NO.	REV		
APPROVED	<i>[Signature]</i>	<i>[Signature]</i>	HSMIMP	FHSH-11	A		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	12/1/75
	B	ECN 0192	2/26/76



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN	CINCH	DC-37P	149
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
A2	2	DISC LATCHES	CANNON	D-110278	367
B (*)	12	LENGTHS CABLE	ALPHA / BELDEN	RG-174/U	432
B2 (*)	1	" ZIPPER TUBING	ALPHA / BELDEN	ZIP-33-1 BLK/QLP	347
C	1	85PIN CONN WITH PINS	AMPHENOL	348-46E18-85P1	499
C1	1	CABLE CLAMP	AMPHENOL	348-260-18001	513
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF 1M - CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
A	30 FT		

CABLE FUNCTION		DRAWN		DRF		TITLE	
FROM A	HOST (PLT) FANTAIL					CABLE ASSEMBLY DETAILS	
TO C	516 IMP (LOCAL HOST)	CHECKED	1/1/75			CUSTOMER/NO.	DWG NO.
TO E		APPROVED	1/1/75			HSMIMP	FHSI-10 B



COMPUTER SYSTEMS DIVISION
 ROLT, BERANEK & NEWMAN INC.
 CAMBRIDGE, MASS. 02138


REVISION			
APPR	BYM	DESCR	DATE
A		REL PROD	8.1.77
B		ECN 0142	Feb. 78

37 PIN CINCH CONNECTOR A PIN NO.	WIRE COLOR B	85 PIN AMPHENOL CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	SIGNAL NAMES (REF. PLURIBUS) NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
1	CENTER	13			1 RFNIB						
20	SHIELD	14			1 GND						
2	CENTER	7			2 TYIMB						
21	SHIELD	8			2 GND						
3	CENTER	11			3 LIBIT						
22	SHIELD	12			3 GND						
4	CENTER	15			4 IMDTA						
23	SHIELD	16			4 GND						
5	CENTER	3			5 RFNHB						
24	SHIELD	4			5 GND						
6	CENTER	9			6 TYHXB						
25	SHIELD	10			6 GND						
7	CENTER	1			7 LHBIT						
26	SHIELD	2			7 GND						
8	CENTER	5			8 HSDTA						
27	SHIELD	6			8 GND						
9	CENTER	21			9 XMTOT						
28	SHIELD	22			9 GND						
10	CENTER	23			10 XMTXM						
29	SHIELD	24			10 GND						
11	CENTER	27			11 HMRDY						
30	SHIELD	28			11 GND						
12	CENTER	25			12 HRDYT						
31	SHIELD	26			12 GND						


↑
HOST

↑
516 IMP

CABLES

 COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138				TITLE	
				CABLE RUN - LIST	
DRAWN	DRF	12/27	CUSTOMER/NO.	DWG NO.	REV
CHECKED	Wm	1/1/78	HSMIMP	FHSI-11	B
APPROVED	Wm	1/1/78			

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	2.9.73



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN	CINCH	DC-37P	149
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
A2	2	DISC LATCHES	CANNON	D-110278	367
B	(#)	12 LENGTHS	ALPHA/BELDEN	RG-174/U	432
B2	(#)	1" ZIPPER TUBING	ALPHA/BELDEN	ZIP-31-1 BLK/Q.PL.	347
C	1	MALE CONN ASSY	AMPHENOL	48-16R18-31P	1307
B1	1	TIE WRAP NAME TAG	PANDUIT	PLFIM-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (1) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH


TYPE	B	D	NOTES
A	30 FT		
B	40 FT		
C	60 FT		
D	70 FT		
E	150 FT		
F	200 FT		
G	100 FT		
H	300 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	FANTAIL	DRAWN	DRF	TSS
TO C	HOST	CHECKED		
TO E		APPROVED		
		TITLE CABLE ASSEMBLY DETAILS		
		CUSTOMER/NO.	DWG NO.	REV
		HSMIMP	FHSS-10	A


REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PRD	2.7.79

CINCH CONNECTOR A PIN NO.	WIRE COLOR B	AMPHENOL CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
1	CENTER	17									
20	SHIELD	18									
2	CENTER	5									
21	SHIELD	6									
3	CENTER	1									
22	SHIELD	2									
4	CENTER	3									
23	SHIELD	4									
5	CENTER	7									
24	SHIELD	8									
6	CENTER	19									
25	SHIELD	20									
7	CENTER	21									
26	SHIELD	22									
8	CENTER	23									
27	SHIELD	24									
9	CENTER	13									
28	SHIELD	31									
10	CENTER	14									
29	SHIELD	31									
11	CENTER	11									
30	SHIELD	31									
12	CENTER	12									
31	SHIELD	31									

CABLES

 COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	6.2.76



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	CINCH	DC-375	148
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
B	(#)	12 LENGTHS	ALPHA / BELDEN	RG-174/U	432
B2	(#)	1" ZIPPER TUBING	ALPHA / BELDEN	ZIP-33-1 BLK/Q.L.P.	347
C	1	PADDLE CONN	HONEYWELL	031-625-701	446
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH

(#)	TYPE	B	D	NOTES
	A	3 FT		

CONNECTOR 'A' COUPLES TO FHSA CABLES CONNECTOR 'A'


CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	SEE ABOVE	DRAWN	DRF	CHK	TITLE CABLE ASSEMBLY DETAILS
TO C	316 IMP	CHECKED			CUSTOMER NO. DWG NO.
TO E		APPROVED			NSMIMP FHST-10 REV A

REVISION			
APPD	BYM	DESCR	DATE
	A	22. PWD	4.1.76


CINCH CONNECTOR A PIN NO.	WIRE COLOR B	HONEYWELL CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
1	CENTER	2			1 RFNIB						
20	SHIELD	33			1 GND						
2	CENTER	5			2 TYIMB						
21	SHIELD	33			2 GND						
3	CENTER	1			3 LIBIT						
22	SHIELD	33			3 GND						
4	CENTER	3			4 IMDTA						
23	SHIELD	33			4 GND						
5	CENTER	7			5 RFNHB						
24	SHIELD	33			5 GND						
6	CENTER	4			6 TYHBY						
25	SHIELD	33			6 GND						
7	CENTER	6			7 LHBIT						
26	SHIELD	33			7 GND						
8	CENTER	8			8 HSDTA						
27	SHIELD	33			8 GND						
9	CENTER	14			9 XMTOT						
28	SHIELD	33			9 GND						
10	CENTER	13			10 XMTXM						
29	SHIELD	33			10 GND						
11	CENTER	12			11 HMRDY						
30	SHIELD	33			11 GND						
12	CENTER	11			12 HRDYT						
31	SHIELD	33			12 GND						

ALL SHIELDS MECHANICALLY TIED
TOGETHER AND TERMINATE AT PIN NO 33

CABLES

				COMPUTER SYSTEMS DIVISION			
				BOLT, BERANEK & NEWMAN INC.			
				CAMBRIDGE, MASS. 02138			
DRAWN	DRF	DATE	TITLE				
		8.26	CABLE RUN - LIST				
CHECKED			CUSTOMER/NO.	DWG NO.	REV		
APPROVED			HSMIMP	FHST-11	A		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRoD	5.21.75
E/L	B	ECN 24-3	3.23.77



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	25 PIN MALE CONN	CANNON/CINCH	DB 25 P	353
A1	1	CONN HOOD	CANNON/CINCH	DB 24659	423
A2	2	JACK SCREW (M)	CANNON/CINCH	D 20419-16	361
B	(*)	FANTAIL MODEM CABLE	ALPHA	# 1323 9TW PR 22 GA	219
B1	1	TIE WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE (S/N TO BE MARKED ON (B)) WITH INDELIBLE FELT TIPPEN (BLK)
2	WRAP OR TAPE CABLE AT (A) IF REQ'D TO PROVIDE STRAIN RELIEF
3	TAPE OR TIE BACK UNUSED PAIRS INSIDE SHELL AT (A)
4	AT (C) DO NOT CUT BACK JACKET OR INSULATION

CABLE LENGTH


	TYPE	B	D	NOTES
(*)	- A	30FT		
	- B	50FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION	
KG STATUS & CONTROL (BLACK)		BOLT, BERANEK & NEWMAN INC.	
		CAMBRIDGE, MASS. 02138	
FROM A	BLACK FANTAIL	DRAWN	S.E.T.
TO B	KG-34 TB-4 (INTERNAL)	CHECKED	
TO C		APPROVED	D.M. 5/2/75
		TITLE CABLE ASSEMBLY DETAILS	
		CUSTOMER/NO.	DWG NO.
		PLI-1	FKGA-10
		REV	B

REVISION			
APPD	SYM	DESCR	DATE
A		DEL PROD	5.11.75
B		ECH 0194	8.21.76


DB 25 P CONNECTOR A PIN NO.	WIRE COLOR B	KG 24 TB4 CONNECTOR E PIN NO.	If used WIRE COLOR D	WIRE CONNECTOR E PIN NO. SIGNAL	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
7	YELLOW / BLACK	1		XLRM+							
20		13		GND							
8	ORANGE / BLACK	2		PWRON+							
21		13		GND							
10	BROWN / BLACK	11		KMIAR+							
23		14		GND							
11	RED / BLACK	9		KRPAP+							
24		14		GND							
12	BLUE / BLACK	10		TPREP+							
13		15		TPREP- (GND)							

NOTE: THIS COLOR-CODE SCHEME IDENTICAL TO FMLA CABLE AND DOES NOT FOLLOW MANUFACTURERS (ALPHA) STANDARD.

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	F. E. T.	5/11/75	TITLE CABLE RUN LIST LOW SPEED KG SIGNALS				
CHECKED			CUSTOMER NO.	DWG NO.	REV		
APPROVED	DM	7/1/75	PLI-1	FKGA-11	B		


CABLES

REVISION			
APPD	SYM	DESCR	DATE
	A	DEL PROD	7 15 74
	B	ECN 0124	1 22 75
	C	ECN 0148	6 16 75



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	CINCH	DC-375	148
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
A2	2	DISC LATCHES	CANNON	D-110278	367
B	(*)	25 TW-PR TELEPHONE CABLE			215
C	.1	MALE CONN	WINCHESTER	MRAC 34P JTDH	216
C1	32	PINS	WINCHESTER	100-2516 P OR 100-1016 P	217
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366



VIEW FROM PIN END
WINCHESTER CONN.

ASSEMBLY NOTES	
CABLE TYPE/S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BK)	

CABLE LENGTH

TYPE	B	D	NOTES
(*) -A	30 FT		

CABLE FUNCTION		DRAWN		DRF		TITLE	
FROM A	FANTAIL					CABLE ASSEMBLY	
TO C	306 MODEM	CHECKED	DRF			DETAILS	
TO E		APPROVED	DRF			CUSTOMER/NO.	DWG NO.
						RSMIMP	FMHA-10
							REV C




COMPUTER SYSTEMS DIVISION
BOLT, BERANEK & NEWMAN INC.
CAMBRIDGE, MASS. 02138


REVISION			
APPD	BYN	DESCR	DATE
	A	Est. Prod	7.28.74
XU	B	ECN 0113	10.1.74

CINCH CONNECTOR A PIN NO.	WIRE COLOR B	WINCHESTER CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
1	BLUE\WHITE	V			1 SCR+						
20	WHITE\BLUE	X			1 SCR-						
2	ORANGE\WHITE	R			2 RD+						
21	WHITE\ORANGE	T			2 RD-						
3	GREEN\WHITE	Y			3 SCT+						
22	WHITE\GREEN	Z (Lower case)			3 SCT-						
4	BROWN\WHITE	P			4 SD+						
23	WHITE\BROWN	S			4 SD-						
5	SLATE\WHITE	U			5 SCTE+						
24	WHITE\SLATE	W			5 SCTE-						
6	BLUE\BLACK	L			6 GND						
25	BLACK\BLUE	B			6 GND						
7	ORANGE\BLACK	C			7 RS						
26	BLACK\ORANGE	B			7 GND						
8	ORANGE\YELLOW	B			8 GND						
27	YELLOW\ORANGE	B			8 GND						
9	SLATE\YELLOW	H			9 DTR						
28	YELLOW\SLATE	B			9 GND						
10	VIOLET\BLUE	B			10 GND						
29	BLUE\VIOLET	B			10 GND						
11	VIOLET\ORANGE	K			11 LT						
30	ORANGE\VIOLET	B			11 GND						
12	VIOLET\GREEN	B			12 GND						
31	GREEN\VIOLET	B			12 GND						
13	VIOLET\SLATE	A			13 PFC GND						
32	SLATE\VIOLET	A			13 PFC GND						

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	DATE	TITLE	CUSTOMER/NO.	DWG NO.	REV	
			CABLE RUN-LIST	MSMIMP	FMHA-11	B	
CHECKED	APPROVED						

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	7/8/79
	B	ECN 0124	1.27.75
	C	ECN 0148	6/11/80




SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	CINCH / CANNON	DC-375	148
A1	1	SHELL, CONN	AMPHENOL	17-1373	155
A2	2	DISC LATCH	CANNON	D-110278	367
B	(*)	9PR-TW 22AWG CABLE	ALPHA	1323	219
C	1	FEMALE CONN	BURNDY	MD-12-MXP-7TC	213
C1	5	OUTER PINS, CONN	BURNDY	RMMX110-1	293
C2	5	INNER PINS, CONN	BURNDY	RFM22W1	292
C3	5	CRIMP COLLAR, PIN	BURNDY	YORX110-2	294
C4	5	TEFLON, INNER-SLEEVE	BURNDY	RCMXB-067	295
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT-TIP PEN (BLK)

CABLE LENGTH

	TYPE	B	D	NOTES
(*)	- A	30 FT		

PIN NUMBERING & ASSEMBLY DETAILS



BURNDY CONNECTOR PIN ASSEMBLY INSTRUCTION

- 1 - SLIDE CRIMP COLLAR AND TEFLON-SLEEVE ONTO WIRE 1 AS SHOWN.
- 2 - STRIP WIRE 1 AS SHOWN, INSERT IN INNER-PIN AND CRIMP, USE BURNDY CRIMPING TOOL M8ND-HOLE MARKED 22.
- 3 - SLIDE TEFLON-SLEEVE UP TO INNER-PIN END, INSERT INNER-PIN INTO OUTER, UNTIL IT SNAPS LOCKED.
- 4 - STRIP WIRE 2 AS SHOWN, INSERT THRU CRIMP-COLLAR, PLACE STRANDS ON SHOULDER OF OUTER-PIN, AS SHOWN IN FIG 1.
- 5 - SLIDE CRIMP COLLAR ONTO OUTER-PIN AND CRIMP, USE BURNDY CRIMPING TOOL M8ND-HOLE MARKED 110.
- 6 - SLIDE ENTIRE PIN ASSY INTO PROPER HOLE OF BURNDY CONNECTOR UNTIL IT SNAPS LOCKED.


CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	FANTAIL	DRAWN	DRF	DATE	TITLE
TO C	303 MODEM	CHECKED	DK	11/24/79	CABLE ASSEMBLY DETAILS
TO E		APPROVED	DK	11/24/79	CUSTOMER/NO. DWG NO. REV
					HSMIMP FMLA-10 C

REVISION			
APPD	BY	DESCR	DATE
A		REL PROD	1/24/78


CINCH CONNECTOR A PIN NO.	WIRE COLOR B	BURNDY CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO'S	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
8	YELLOW	(*) E (INNER)			1 SD						
27	BLACK	(*) E (OUTER)			1 GND						
11	ORANGE	8 (INNER)			2 LT						
20	BLACK	8 (OUTER)			2 GND						
12	BROWN	J (INNER)			3 SCT						
31	BLACK	J (OUTER)			3 GND						
10	RED	K (INNER)			4 RD						
29	BLACK	K (OUTER)			4 GND						
6	BLUE	L (INNER)			5 SCR						
25	BLACK	L (OUTER)			5 GND						

* - INNER PIN (-TYP)
 † - OUTER PIN (-TYP)

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	DATE	TITLE				
CHECKED	RK	1/24/78	CABLE RUN-LIST				
APPROVED	RK	1/24/78	CUSTOMER/NO.	DWG NO.	REV		
			HSMIMP	FMLA-11	A		

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PRoD	2.9.71



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN	CINCH	DC-37P	149
A1	1	PLUG SHELL	AMPHENOL	17-1373	155
B	(*)	12 LENGTHS	ALPHA/BELDEN	RG-174/U	432
B2	(*)	1" ZIPPER TUBING	ALPHA/BELDEN	ZIP-31-1 BLK/QPL	347
C	1	MALE CONN	CINCH	DC-37P	149
C1	1	PLUG SHELL	AMPHENOL	17-1373	155
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF 1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & SIN TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH


	TYPE	B	D	NOTES
(*)	A	100FT		


CABLE FUNCTION			COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	LOCAL HOST (FANTAIL)	DRAWN	DRF	5	TITLE CABLE ASSEMBLY DETAILS	
TO C	LOCAL HOST (FANTAIL)	CHECKED			CUSTOMER/NO.	DWG NO.
TO E		APPROVED			HSMIMP	FPTP-10
						REV A

REVISION		
APP'G SYM	DESCR	DATE
A	REL PROD	2.9.79


CINCH CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
12	CENTER	9									
31	SHIELD	28									
11	CENTER	10									
30	SHIELD	29									
9	CENTER	12									
28	SHIELD	31									
10	CENTER	11									
29	SHIELD	30									
4	CENTER	8									
23	SHIELD	27									
2	CENTER	6									
21	SHIELD	25									
1	CENTER	5									
20	SHIELD	24									
3	CENTER	7									
22	SHIELD	26									
8	CENTER	4									
27	SHIELD	23									
6	CENTER	2									
25	SHIELD	21									
5	CENTER	1									
24	SHIELD	20									
7	CENTER	3									
26	SHIELD	22									

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	ES	TITLE	CABLE RUN - LIST			
CHECKED			CUSTOMER/NO.	HSMIMP		OWG NO.	REV
APPROVED				FPTP-11			A



REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PRD	2 20 75



PIN NUMBERING & ASSEMBLY DETAILS

APPLICATIONS REQUIRING ONLY A 6FT CABLE (SILENT 700 TERMINAL),
DO NOT REQUIRE THIS MODIFICATION.

THE CONVERSION OF THE T.I. CABLE TO A FTIA-A ALLOWS A FEIN
CABLE TO BE ATTACHED, TO INCREASE THE OVER-ALL CABLE LENGTH.
(THIS IS NECESSARY BECAUSE PARTS OF CONN (A) ARE NOT
COMMERCIALY AVAILABLE)

SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	PLUS/US P/N
A	1				
B	1	6 FT CABLE ASSY	TEXAS INSTRUMENT	959372-1	364
C		(ONE FURNISHED WITH EACH T.I. SILENT 700 TERMINAL)			
(*) C1	2	SCREW-LOCK SOCKET (FEMALE)	CINCH/CANNON	D-204 18-2	354
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
(*) 1	REPLACE JACKSCREW WITH JACK SOCKETS (C) ON 25 PIN CONNECTOR
2	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH


TYPE	B	D	NOTES
-A	6FT		

NOTE: THERE IS NO DWG FTIA-11, FOR WIRING
SEE TEXAS INSTR. SERVICE MANUAL

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	T.I. SILENT 700 TERM (EIA OPTION)	DRAWN	SET	ZP	TITLE
TO C	FANTAIL DPSB	CHECKED			CABLE ASSEMBLY DETAILS
TO E		APPROVED	1/2m	2/2m	CUSTOMER/NO. DWG NO. HSMIMP FTIA-10
					REV A

CABLES

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRP	2.28.78
	B	ECN CHG	2.28.78



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	25PIN RS-232 CONN (F)	CINCH / CANNON	DB-25S	211
A1	1	CONN HOOD, DB	CINCH / CANNON	DB-20962	359
A2	2	JACKSCREW (MALE)	CINCH / CANNON	D-20419-16	361
B	(*)	2 TW-PR, 22AWG	BELDEN	9744	383
			OR ALPHA	1317	
C	4	#6 SPADE-LUG (CRIMPED)	BURNOY	BA 16 FB	384
			OR AMP	60199-1	
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLFIM-CP	366
C1	1	TIE-WRAP NAME TAG	PANDUIT	PLFIM-CP	366

ASSEMBLY NOTES


- 1 STRIP JACKET BACK 6" AT (C) AND CRIMP LUG ON EACH WIRE
- 2 CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT-TIP PEN (BLK)
- 3 MARK ON TAG (C1) "20 MA, FULL DUPLEX" WITH INDELIBLE FELT-TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
(*) -A	15 FT		


CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	FANTAIL (DTTY)	DRAWN	DRF	DATE	TITLE CABLE ASSEMBLY DETAILS
TO C	TELETYPE (CURRENT LOOP)	CHECKED			CUSTOMER/NO. DWG NO. REV
TO E		APPROVED			HSMIMP FTTY-10 B

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	12/78
EN	B	ECN 0218	1/2/79



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	3M	3425-3000	442
B	(*)	25 TW-PAIR CABLE	WOVEN CABLE	T25TP2807-UL1227M	49
C	1	FEMALE CONN	3M	3425-3000	442
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

PIN NUMBERING & ASSEMBLY DETAILS



VIEW FROM CABLE SIDE, UNASSEMBLED

ASSEMBLY NOTES

1	THE BOARD NUMBERING SYSTEM DIFFERS FROM THE CONNECTOR'S NO 3425 (SEE DWG IAMA-11) REF ONLY
2	CABLE TYPE & S/N TO BE MARKED ON B1 WITH INDELIBLE FELT-TIP PEN (BLK)
3	USING STAMP (SCD-0002), STAMP PAD (SCD-0003) MARK (ON PIN 50 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)

CABLE LENGTH

	TYPE	B	D	NOTES
(*)	A	15 FT		
	B	3 FT		FOR USE BETWEEN PPB AND CARD TESTER


CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	AML	DRAWN	DRF	DATE	TITLE CABLE ASSEMBLY DETAILS
TO C	CLM	CHECKED			CUSTOMER/NO. DWG NO.
TO E		APPROVED			HSMIMP IAMA-10 REV B

REVISION			
APPD	SYM	DESCR	DATE
EWJ	A	REL PROD	12/78


3M CONNECTOR A PIN NO.	WIRE COLOR B	3M CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES	3M CONNECTOR A PIN NO.	WIRE COLOR B	3M CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
49 [3]	PURPLE	49 <1>				19 [18]	BROWN	19 <16>			
50	WHITE	50				20	WHITE	20			
47 [4]	BLUE	47 <2>				17 [19]	BLACK	17 <17>			
48	WHITE	48				18	WHITE	18			
45 [5]	GREEN	45 <3>				15 [20]	GRAY	15 <18>			
46	WHITE	46				16	WHITE	16			
43 [6]	YELLOW	43 <4>				13 [21]	PURPLE	13 <19>			
44	WHITE	44				14	WHITE	14			
41 [7]	ORANGE	41 <5>				11 [22]	BLUE	11 <20>			
42	WHITE	42				12	WHITE	12			
39 [8]	RED	39 <6>				9 [23]	GREEN	9 <21>			
40	WHITE	40				10	WHITE	10			
37 [9]	BROWN	37 <7>				7 [24]	YELLOW	7 <22>			
38	WHITE	38				8	WHITE	8			
35 [10]	BLACK	35 <8>				5 [25]	ORANGE	5 <23>			
36	WHITE	36				6	WHITE	6			
33 [11]	GRAY	33 <9>				3 [26]	RED	3 <24>			
34	WHITE	34				4	WHITE	4			
31 [12]	PURPLE	31 <10>				1 [27]	BROWN	1 <25>			
32	WHITE	32				2	WHITE	2			
29 [13]	BLUE	29 <11>									
30	WHITE	30									
27 [14]	GREEN	27 <12>									
28	WHITE	28									
25 [15]	YELLOW	25 <13>									
26	WHITE	26									
23 [16]	ORANGE	23 <14>									
24	WHITE	24									
21 [17]	RED	21 <15>									
22	WHITE	22									

↖ AML BOARD J3 PIN NUMBERS (TYP) ↗ MLC CABLE TERMINATOR CARD PIN NUMBERS (TYP)
 ↘ SCOTCHFLEX CONN PIN NUMBERS (TYP)

CABLES

 COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138				TITLE	
				CABLE RUN-LIST	
DRAWN	DRF	7	CUSTOMER/NO.		REV
CHECKED		EST	HSMIMP		A
APPROVED	AJT	1/1/78	IAMA-11		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	8/1/73
CKU	B	ECN 0215	7/2/74



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	CONNECTOR PLUG, 50 PINS	3M	3417-3000	443
B	#	25 TW-PAIR CABLE	WOVEN	T25TP2807-UL1227M	49
C	1	CONNECTOR PLUG, 50 PINS	3M	3417-3000	443
B1	1	TIE-WRAP NAME	PANDUIT	PLF1M - CP	366


ASSEMBLY NOTES

1	CONNECT WIRES PER DWG IAMC-11, USE 1st 20 PAIRS. (LEAVE LAST 5 PRS LOOSE AS SHOWN)
2	USING STAMP (SCD-0002) & STAMP 14D (SCD-0003) MARK (ON PIN 39 END OF CONN) AS SHOWN WITH WHITE INK (SCD-0004)
3	CUT WIRE SHOWN APPX 2" FROM CONN'S END AND SOLDER (LEAVE CABLE WIRES UNCONNECTED) COVER CONNECTION WITH SHRINK TUBING
4	CABLE TYPE & S/N TO BE MARKED (B) WITH INDELIBILE FELT TIP PEN (BLK)


CABLE LENGTH

TYPE	B	D	NOTES
(#)	A	15 FT.	
	B	3 FT.	FOR USE BETWEEN PPB AND CARD TESTER

PIN NUMBERING & ASSEMBLY DETAILS



VIEW FROM CABLE SIDE, UNASSEMBLED
FOR ASSEMBLY DETAIL, SEE BELOW



CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	AML	DRAWN	DRF	8/2/73	TITLE CABLE ASSEMBLY DETAILS
TO C	CLM	CHECKED			CUSTOMER/NO. DWG NO.
TO E		APPROVED	1/1/74	8/1/73	HSMIMP IAMC-10 REV B

REVISION			
APPD	BYM	DESCR	DATE
LWH	A	REL PROG	8-24-78

3M CONNECTOR A PIN NO.	WIRE COLOR B	3M CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES	3M CONNECTOR A PIN NO.	WIRE COLOR B	3M CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
39 [36]	RED	39 < 1 >				9 [81]	GREEN	9 < 16 >			
40	WHITE	40				10	WHITE	10			
37 [37]	BROWN	37 < 2 >				7 [52]	YELLOW	7 < 17 >			
38	WHITE	38				8	WHITE	8			
35 [38]	BLACK	35 < 3 >				5 [53]	ORANGE	5 < 18 >			
36	WHITE	36				6	WHITE	6			
33 [39]	GRAY	33 < 4 >				3 [54]	RED	3 < 19 >			CUT WIRES SHOWN APPL 2" FROM CONN'S END AND SOLDER (LEAVE CABLE WIRES UNCONNECTED) COVER CONNECTION WITH SHRINK TUBING (SEE ASSY SKETCH DAMC-10)
34	WHITE	34			4	WHITE	4				
31 [40]	PURPLE	31 < 5 >			1 [55]	BROWN	1 < 20 >				
32	WHITE	32			2	WHITE	2				
29 [41]	BLUE	29 < 6 >									
30	WHITE	30									
27 [42]	GREEN	27 < 7 >									
28	WHITE	28									
25 [43]	YELLOW	25 < 8 >									
26	WHITE	26									
23 [44]	ORANGE	23 < 9 >									
24	WHITE	24									
21 [45]	RED	21 < 10 >									
22	WHITE	22									
19 [46]	BROWN	19 < 11 >									
20	WHITE	20									
17 [47]	BLACK	17 < 12 >									
18	WHITE	18									
15 [48]	GRAY	15 < 13 >									
16	WHITE	16									
13 [49]	PURPLE	13 < 14 >									
14	WHITE	14									
11 [50]	BLUE	11 < 15 >									
12	WHITE	12									

SOLDER (JUMPER)

AML BOARD J1 PIN NUMBERS (TYP) MLC CABLE TERMINATOR CARD PIN NUMBERS (TYP)
SCOTCHFLEX CONN PIN NUMBERS (TYP)


CABLES

		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
DRAWN	E.T.	T-24	TITLE
CHECKED	D.R.F.	7-24-78	CABLE RUN-LIST
APPROVED	M.T.	8-21-78	CUSTOMER/NO. DWG NO. REV
			HSMIMP IAMC-II A


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	1.25.74

<u>3M</u> CONNECTOR A PIN NO.	WIRE COLOR B	<u>3M</u> CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR No's	<u>3M</u> CONNECTOR A PIN NO.	WIRE COLOR B	<u>3M</u> CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR No's
1	BROWN	1			1	29	BLUE	29			15
2	WHITE	2			1	30	WHITE	30			16
3	RED	3			2	31	PURPLE	31			16
4	WHITE	4			2	32	WHITE	32			16
5	ORANGE	5			3	33	GRAY	33			17
6	WHITE	6			3	34	WHITE	34			17
7	YELLOW	7			4	35	BLACK	35			18
8	WHITE	8			4	36	WHITE	36			18
9	GREEN	9			5	37	BROWN	37			19
10	WHITE	10			5	38	WHITE	38			19
11	BLUE	11			6	39	RED	39			20
12	WHITE	12			6	40	WHITE	40			20
13	PURPLE	13			7	41	ORANGE	41			21
14	WHITE	14			7	42	WHITE	42			21
15	GRAY	15			8	43	YELLOW	43			22
16	WHITE	16			8	44	WHITE	44			22
17	BLACK	17			9	45	GREEN	45			23
18	WHITE	18			9	46	WHITE	46			23
19	BROWN	19			10	47	BLUE	47			24
20	WHITE	20			10	48	WHITE	48			24
21	RED	21			11	49	PURPLE	49			25
22	WHITE	22			11	50	WHITE	50			25
23	ORANGE	23			12						
24	WHITE	24			12						
25	YELLOW	25			13						
26	WHITE	26			13						
27	GREEN	27			14						
28	WHITE	28			14						

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	⁶ / _{As}	TITLE	CABLE RUN-LIST			
CHECKED	<i>AK</i>	<i>7/27</i>	CUSTOMER/NO.	DWG NO.	HSMIMP 1BCA-11 A		
APPROVED	<i>OK</i>	<i>7/27/74</i>					

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	7.13.78




SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN	AUGAT	1P16-3T24-1	1528
B	*	CABLE ASSY			
C	1	FEMALE CONN, 25 PIN	CINCH	DB 25 S	211
D	*	13 TW-PR CABLE	WOVEN	T13TP2807-UL1227N	48
E	1	MALE CONN, 25 PIN	CINCH	DB 25 P	353
F	*	13 TW-PR CABLE	WOVEN	T13TP2807-UL1227N	48
G	1	FEMALE CONN, 25 PIN	CINCH	DB 25 S	211
	4	TIE WRAP			793
DI	1	NAME TAG TIE WRAP	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	WIRE CONN'S (C), (E), (G) PER WIRE RUN LIST IFCA-11. FAN WIRES OUT OF CABLE (B) AND CONNECT TO CONN'S (C), (E), (G) PER WIRE RUN LIST IFCA-11
2	LEAD OUT 2 TW-PRS OF CABLE (B) (PER IFCA-11) 6" FROM CONN (C) AS SHOWN, ALSO CUT ALL UNUSED WIRES OF CABLE (B) AT CONN (C) EDGE AND TIE OFF
3	CABLE (D) & (F) EQUAL 1 CABLE. USING DAISY CHAIN WIRING METHODS, WIRE FROM (C) TO (E) TO (G) PER WIRE RUN LIST IFCA-11
4	CABLE TYPE (S/N) TO BE MARKED ON (D) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH

	TYPE	B	D	F	NOTES
(*)	A	10"	4"	4"	D & F = 1 CONTINUOUS CABLE

PIN NUMBERING & ASSEMBLY DETAILS



CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	FCL CARD	DRAWN	DRF 11/16/77
TO C	TFB-J1	CHECKED	JA 7/13/78
TO E	TFB-J2	APPROVED	JK 7/13/78
TO G	TFB-J3	TITLE	CABLE ASSEMBLY DETAILS
		CUSTOMER/NO.	HSMIMP
		DWG NO.	IFCA-10
		REV	A


REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	1.13.78

(CINCH) CONNECTOR C PIN NO.	WIRE COLOR D	(CINCH) CONNECTOR E PIN NO.	WIRE COLOR F	(CINCH) CONNECTOR G PIN NO.	NOTES	(AUGAT) CONNECTOR A PIN NO.	WIRE COLOR B	(CINCH) CONNECTOR C PIN NO.	(CINCH) CONNECTOR E	(CINCH) CONNECTOR G PIN NO.	NOTES
1	YEL	1	YEL	1		1	BRN	14 (*)			
2	WHT	3	WHT	3		16	WHT			16	
3	ORN	2	ORN	N.C.		2	RED		15		
4	WHT	4	WHT	4		15	WHT				
5	RED	5	RED	5		3	ORN			2	
6	WHT	6	WHT	6		14	WHT				
7	BRN	7	BRN	7		4	YEL	17 (*)			
8	WHT	8	WHT	8		13	WHT				
9	BLK	9	BLK	9		5	GRN	3 (*)			
10	WHT	10	WHT	10		12	WHT				
11	GRY	11	GRY	11		6	BLU	7 (*)			
12	WHT	12	WHT	12		11	WHT				
13	VIO	13	VIO	13		7	PUR				PWR SUPPLY +12V
14	WHT	16	WHT	N.C.		10	WHT				PWR SUPPLY +12V
15	BLU	17	BLU	17		8	GRY				
16	WHT	14	WHT	14		9	WHT				PWR SUPPLY -12V
17	GRN	N.C.	GRN	15							PWR SUPPLY -12V
18	WHT	18	WHT	18							
19	YEL	19	YEL	19							
20	WHT	20	WHT	20							
21	ORN	21	ORN	21							
22	WHT	22	WHT	22							
23	RED	23	RED	23							
24	WHT	24	WHT	24							
25	BRN	25	BRN	25							
N.C.	WHT	N.C.	WHT	N.C.							


(*) - INDICATES THESE WIRES TO BE SOLDERED TO CINCH CONN PINS WITH WIRES FROM CABLE D-F

PURCHASED AUGAT CABLE

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	DRF	DATE	TITLE	CUSTOMER/NO.	DWG NO.	REV	
		1/18/78	CABLE RUN-LIST	HSMIMP	IFCA-11	A	
CHECKED	JA	1/18/78					
APPROVED	JK	1/18/78					

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	2.19.77
	B	ECN 0346	1.10.79



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE CONN	WINCHESTER ELECTRONICS	PGB-13 A	
A1	10	CRIMP CONTACT (PIN)	"	100-711265	
B	*	13PR TWIST 'N' FLAT CABLE	SPECTA-STRIP	455-248-26	1659
C	1	FEMALE CONN	WINCHESTER ELECTRONICS	PGB-13A	
C1	10	CRIMP CONTACT (PIN)	"	100-711265	
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366



ASSEMBLY NOTES	
1	THE WIRE WRAP PIN NUMBERING DIFFERS FROM THE CONN (PGB) EX: #1 ON CONN (PGB) = #43 ON WIRE WRAP CONN (DYNATECH)
2	CABLE TYPE #5/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
3	USING STAMP (SCD-0002), STAMP PAD (SCD-0003) MARK AS SHOWN WITH WHITE INK (SCD-0004)
4	PINS 1 & 25 TO BE MARKED AS SHOWN, WITH INDELIBLE FELT-TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
* A	5 FT		CUT CABLE TO LG IN CENTER OF FLAT AREA

PIN NUMBERING & ASSEMBLY DETAILS

CONN'S A & C



ASSEMBLY INSTRUCTIONS

- 1-CRIMP CONTACT PINS TO CABLE WIRES PER DWG IILT-11, USING A CRIMPING TOOL (WINCHESTER #107-0525 or equiv)
- 2-INSERT PINS INTO CONN'S A & C (SNAP FIT) PER DWG IILJ-11


CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	ILC #1A	DRAWN	DRF	5/10/77	TITLE CABLE ASSEMBLY DETAILS
TO C	ILC #1B	CHECKED	AT	9/18/77	CUSTOMER/NO. HSMIMP
TO E		APPROVED	AT	9/18/77	DWG NO. IILJ-10
					REV B

REVISION			
APP'D	SYM	DESCR	DATE
	A	DEL PRGD	2.11.77
	B	ECN0346	1.10.78


WINCHESTER CONNECTOR A PIN NO.	WIRE COLOR B	WINCHESTER CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES SIG NAMES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
N.C.	TAN	N.C.									
N.C.	ORN	N.C.									
N.C.	TAN	N.C.									
N.C.	RED	N.C.									
N.C.	TAN	N.C.									
N.C.	BRN	N.C.									
N.C.	TAN	N.C.									
N.C.	BLK	N.C.									
N.C.	TAN	N.C.									
N.C.	WHT	N.C.									
N.C.	TAN	N.C.									
N.C.	GRY	N.C.									
N.C.	TAN	N.C.									
N.C.	VIO	N.C.									
N.C.	TAN	N.C.									
N.C.	BLU	N.C.									
17	TAN	17			RECCLK -						
18	GRN	18			RECCLK +						
19	TAN	19			RECDATA -						
20	YEL	20			RECDATA +						
21	TAN	21			TRANSCLK -						
22	ORN	22			TRANSCLK +						
23	TAN	23			TRANSLOOP +						
24	RED	24			TRANSLOOP -						
25	TAN	25			TRANSDATA +						
26	BRN	26			TRANSDATA -						

FOR PIN LOCATION ON CONN'S (TYP)
SEE DWG IILJ-10

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DEF	5/2/77	TITLE				
CHECKED	AT	8/8/77	CABLE RUN-LIST				
APPROVED	AT	9/14/77	CUSTOMER NO.	DWG NO.	REV		
			HSMIMP	IILJ-11	B		

REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	11.6.74
	B	TECN 0124	1.27.75



PIN NUMBERING & ASSEMBLY DETAILS

SEE NOTE 1

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	FEMALE LUG	T & B	.25 FASTON TAB	166
B	(*)	10AWG STRANDED WIRE	COLUMBIA	# 7804	218
		NEOPRENE INS. (RED)	(OR EQUIV)		
C	1	FEMALE LUG	T & B	.25 FASTON TAB	166


ASSEMBLY NOTES	
1	8 WIRES REQUIRED FOR EACH POWER SUPPLY #5952

CABLE LENGTH

TYPE	B	D	NOTES
(*) - A	1.5 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	#5952 PWR. SUPPLY	DRAWN	DUF	11/24/74
TO C	24 SLOT INFIBUS	CHECKED	WAF	11/24/74
TO E		APPROVED	WAF	11/24/74
		TITLE CABLE ASSEMBLY DETAILS		
		CUSTOMER/NO.	DWG NO.	REV
		HSMIMP	IJMP-10	B


REVISION			
APPD	SYM	DESCR	DATE
	A	REL PRD	1.20.75
	B	ECN DIS B	7.6.75



PIN NUMBERING & ASSEMBLY DETAILS

VIEW FROM CABLE SIDE, UNASSEMBLED
(SEE ASSY NOTES)

LEC CANNON CONNECTORS ARE UNNUMBERED, SCHEME BELOW IS 3M CONN NUMBERING SYS. (REF ONLY)




SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	50 PIN FEMALE CONN	CANNON	121-7326-125	372
		NOTE A (A) AVAILABLE AS PKG FROM LEC		7770-1	
A1	50	CRIMP-PINS, FEMALE	CANNON	030-7312-011	210
B	(*)	15 TW PR CABLE	ALPHA	1327	357 or 356
		OF BELDEN		8749	
C	1	25 PIN MALE CONN	CANNON / CINCH	DB-25 P	353
C1	1	CONN HOOD	CANNON / CINCH	DB-20962	359
C2	2	JACKSCREW (MALE)	CANNON / CINCH	D20419-16	361
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT-TIP PEN (BLK)
2	USE HEAT-SHRINK TUBING (1/2\"/>

CABLE LENGTH

	TYPE	B	D	NOTES
(*)	-A	10 FT		
(*)	-B	5 FT		



- JACKSCREW SUB-ASSY INSTRUCTIONS
- 1- REMOVE SCREW FROM CLIP, IF NECESSARY
 - 2- SLIP CLIP ONTO ASSEMBLED CONN AND SHELL IN DIRECTION SHOWN.
 - 3- RE-INSERT SCREW THRU CLIP

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	PPB	DRAWN	DRF	P. 3/78	TITLE CABLE ASSEMBLY DETAILS
TO C	REMX PAPER TAPE PUNCH	CHECKED			CUSTOMER/NO. DWG NO.
TO E		APPROVED	Vm	7/8/75	CCP IPTP-10
					REV B


REVISION			
NO.	DESCR.	DATE	BY
1	REL. PWD	1/1/67	

30 PIN CANNON CONNECTOR A PIN NO. LEC 72-1	WIRE COLOR B	DB25 P CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
17 (A17)	RED	1			DATA BPT 1						
18 (B17)	BLACK	10			GND						
19 (A16)	WHT	2			2						
20 (B16)	BLACK	10			GND						
21 (A15)	GREEN	3			3						
22 (B15)	BLACK	10			GND						
23 (A14)	BLUE	4			4						
24 (B14)	BLACK	10			GND						
25 (A13)	BROWN	5			5						
26 (B13)	BLACK	23			GND						
27 (A12)	YELLOW	6			6						
28 (B12)	BLACK	23			GND						
29 (A11)	ORANGE	7			7						
30 (B11)	BLACK	23			GND						
31 (A10)	GREEN	8			8						
32 (B10)	RED	23			GND						
37 (A7)	WHT	11			START PUNCH CYCLE						
38 (B7)	RED	25			GND						
45 (A3)	BLUE	12			PUNCH DATA CALL						
46 (B3)	RED	25			GND						
43 (A4)	YELLOW	30			PUNCH NOT READY						
44 (B4)	RED	25			GND						
15 (A18)	JUMPER										
16 (B18)	JUMPER										
UNUSED PAIRS NOT CONNECTED											


NOTES

- 1 - ALPHA & BELDEN USE THE SAME PAIR COLORING BUT NUMBER DIFFERENT. WIRE AS ABOVE AND IGNORE BELDEN GUIDE.
- 2 - WIRE ABOVE, USING ASSY NOTES ON DWG IPTP-10 AS REF. GUIDES.

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
DRAWN	SET.	2	5	TITLE CABLE RUN-LIST			
CHECKED				CUSTOMER/NO.		DWG NO.	
APPROVED	<i>[Signature]</i>	1/1/67		CCP	IPTP-11	A	


REVISION			
APPD	SYM	DESCR	DATE
	A	REV. P&WD	2.26.75
	B	ECN 0153	7.25.75
	C	ECN 0312	2.10.78



PIN NUMBERING & ASSEMBLY DETAILS

VIEW FROM CABLE SIDE, UNASSEMBLED (A)
(SEE ASSY NOTES)

LEC/CANNON CONNECTOR ARE UNNUMBERED. SCHEME BELOW IS 3M. CONN NUMBERING SYS. (REF ONLY)




SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	40 PIN FEMALE CONN	CANNON	121-7326-120	355
		NOTE (A) & (A) AVAILABLE AS PKG FROM LEC.		7771-1	
A1	22	CRIMP-PINS, FEMALE	CANNON	030-7312-011	210
B	(*)	15 TW PR. CABLE	ALPHA	1327	356
		OR BELDEN		8749	
C	1	25 PIN RS232 TYPE (F)	CANNON / CINCH	DB-255	211
C1	1	CONN HOOD	CANNON / CINCH	DB-20962	359
C2	2	JACKSCREW (MALE)	CANNON / CINCH	D20419-16	361
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES

1	CABLE TYPE & SIN TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
2	USE HEAT-SHRINK TUBING (1/2" DIA) AT POINT WHERE JACKET STOPS, ON BOTH ENDS
3	AT (A) ALLOW 5" ON JACKETED PAIRS FOR FLEXIBILITY, BUT LACE BUNDLE
4	CRIMP PINS WITH CANNON CCT-UBC HAND CRIMPER AT (A)
5	AT (C) BUNDLE THE INDICATED 6 WIRES WITH A PISTAIL TO PIN 12
	AT (C) BUNDLE THE INDICATED 5 WIRES WITH A PISTAIL TO PIN 13
6	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 39 END OF CONN) AS SHOWN WITH WHITE INK (SCD-0004)

CABLE LENGTH


	TYPE	B	D	NOTES
(*)	- A	10 FT		
(*)	- B	5 FT		



JACKSCREW SUB-ASSY INSTRUCTIONS
 1- REMOVE SCREW FROM CLIP, IF NECESSARY.
 2- SLIP CLIP ONTO ASSEMBLED CONN AND SHELL IN DIRECTION SHOWN.
 3- RE-INSERT SCREW THRU CLIP


CABLE FUNCTION (INTERNAL REMEX RR-6300 PTR)		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	PPB	DRAWN	DRF	TITLE CABLE ASSEMBLY DETAILS
TO C	REMEX PAPER TAPE READER	CHECKED		CUSTOMER/NO. HSMIMP
TO E		APPROVED		DWG NO. IRTR-10
				REV C

REVISION			
APPD	SYM	DESCR	DATE
	A	REL. PRD	2.20.75



SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	8	FEMALE CONN	3M	3416-0001 (16 PIN)	207
B	(*)	4 PR TW. FLAT CABLE	WOVEN CABLE	T4TP2807 UL1227N	208
C	1	FEMALE CONN	3M	3415-0001 (CARD EDGE CONN)	53

PIN NUMBERING & ASSEMBLY DETAILS



ASSEMBLY NOTES

4	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 1 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)
1	THIS CABLE ASSEMBLY IS MADE UP OF (8) 3416 CONNECTORS FEEDING INTO (1) 3415 CONNECTOR
2	ADD STRAIN RELIEF ON 3415 CONNECTOR PER SAN-12
3	CABLE TYPE & S/N TO BE MARKED ON STRAIN RELIEF WITH INDELIBLE FELT-TIP PEN (BLK)

CABLE LENGTH

	TYPE	B	D	NOTES
(*)	-A	2.5 FT		8 RUNS PER CABLE

CABLE FUNCTION		DRAWN		DRF		TITLE	
FROM A	MLR/MHR (1-8)					CABLE ASSEMBLY DETAILS	
TO C	RLD	CHECKED	HFK	28	75	CUSTOMER/NO.	UWG NO.
TO E		APPROVED	HFK	28	75	MSNIMP	IRLD-10
							REV A




COMPUTER SYSTEMS DIVISION
BOLT, BERANEK & NEWMAN INC.
CAMBRIDGE, MASS. 02138


REVISION			
APPD	SYM	DESCR	DATE
	A	22C FRP	FRLA

3416 CONNECTOR A PIN NO.	WIRE COLOR B	3415 CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES PAIR NO.	3416 CONNECTOR A PIN NO.	WIRE COLOR B	3415 CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
16	BROWN	1			1A CLK+	16	BROWN	25	1E CLK+		
15	WHITE	2			1A CLK-	15	WHITE	26	1E CLK-		
14	RED	3			2A DAT+	14	RED	27	2E DAT+		
13	WHITE	4			2A DAT-	13	WHITE	28	2E DAT-		
12	ORANGE	5			3A GO+	12	ORANGE	29	3E GO+		
11	WHITE	6			3A GO-	11	WHITE	30	3E GO-		
10	JUMPER	N.C.				10	JUMPER	N.C.			
9		N.C.				9		N.C.			
16	BROWN	7			1B CLK+	16	BROWN	31	1F CLK+		
15	WHITE	8			1B CLK-	15	WHITE	32	1F CLK-		
14	RED	9			2B DAT+	14	RED	33	2F DAT+		
13	WHITE	10			2B DAT-	13	WHITE	34	2F DAT-		
12	ORANGE	11			3B GO+	12	ORANGE	35	3F GO+		
11	WHITE	12			3B GO-	11	WHITE	36	3F GO-		
10	JUMPER	N.C.				10	JUMPER	N.C.			
9		N.C.				9		N.C.			
16	BROWN	13			1C CLK+	16	BROWN	37	1G CLK+		
15	WHITE	14			1C CLK-	15	WHITE	38	1G CLK-		
14	RED	15			2C DAT+	14	RED	39	2G DAT+		
13	WHITE	16			2C DAT-	13	WHITE	40	2G DAT-		
12	ORANGE	17			3C GO+	12	ORANGE	41	3G GO+		
11	WHITE	18			3C GO-	11	WHITE	42	3G GO-		
10	JUMPER	N.C.				10	JUMPER	N.C.			
9		N.C.				9		N.C.			
16	BROWN	19			1D CLK+	16	BROWN	43	1H CLK+		
15	WHITE	20			1D CLK-	15	WHITE	44	1H CLK-		
14	RED	21			2D DAT+	14	RED	45	2H DAT+		
13	WHITE	22			2D DAT-	13	WHITE	46	2H DAT-		
12	ORANGE	23			3D GO+	12	ORANGE	47	3H GO+		
11	WHITE	24			3D GO-	11	WHITE	48	3H GO-		
10	JUMPER	N.C.				10	JUMPER	N.C.			
9		N.C.				9		N.C.			

CABLES



 COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138				TITLE	
				CABLE RUN-LIST	
DRAWN	DRF	8.15.73	CUSTOMER/NO.	DWG NO.	REV
CHECKED	MFK	2.27.75	MSMIMP	IRLD-1	A
APPROVED	MFK	2.27.75			

REVISION			
APPD	SYM	DESCR	DATE
<i>Jm</i>	A	REL PROD	<i>8/28/78</i>



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 PIN I/O CONN	CANNON	121-7326-110	209
		NOTE (A) & (A1) AVAILABLE AS PKG FROM LEC		7770-1	
A1	20	CRIMP PINS, FEMALE	CANNON	030-7512-011	210
B	(R)	5 COND. 22 AWG CABLE	BELDEN	8445 (or equiv)	212
C	1	CONN. MALE	CANNON / CINCH	DB-25 P	353
C1	2	SCREW-LATCH SOCKET	CANNON / CINCH	D-2041B-2	429
C2	1	CONNECTOR HOOD	CANNON / CINCH	DB-20962	359
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF 1M-CP	366
B2	1	TIE-WRAP NAME TAG	PANDUIT	PLF 1M-CP	366

PIN NUMBERING & ASSEMBLY DETAILS



ASSEMBLY NOTES


1	CRIMP PINS (A1) WITH CANNON HAND CRIMPER * CCT-UBC
2	CABLE TYPE & S/N TO BE MARKED ON (B1) WITH INDELIBLE FELT-TIP PEN (BLK)
3	AT (A) CRIMP 4" PIECE OF WIRE ON ALL UNUSED PINS, USE MULTI TIE-WRAPPS OR LACE, TO PROVIDE STRAIN RELIEF
4	WRAP OR TAPE CABLE AT (C) AS REQUIRED FOR STRAIN-RELIEF
5	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 19 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)
6	MARK *FULL DUPLEX, 20 MIL* ON B2 WITH BLACK FELT TIP PEN

CABLE LENGTH


TYPE	B	D	NOTES
(*) - A	5 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION		
CURRENT-LOOP TTY		BOLT, BERANEK & NEWMAN INC.		
		CAMBRIDGE, MASS. 02138		
FROM A	PSB	DRAWN	DRF	DATE
TO C	FTTY CABLE WITHOUT FANTAIL	CHECKED		
TO E		APPROVED	<i>Jm</i>	<i>8/28/78</i>
		TITLE		CABLE ASSEMBLY DETAILS
		CUSTOMER/NO. DWG NO.		HSMIMP ITTG-10
		REV		A

REVISION			
APPD	SYM	DESLCH	DATE
<i>[Signature]</i>	A	REL PROD	8/22/75



PIN NUMBERING & ASSEMBLY DETAILS




SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 COND FEMALE CONN	CANNON	121-7326-110	209
A1	20	PINS, FEMALE CONN	CANNON	020-7812-011	210
B	(B)	5 COND, 22 AWG CABLE (OR EQUIV)	BELDEN	8445	212
C	1	FEMALE CONN	CINCH / CANNON	DB-25B	211
C1	1	CONNECTOR HOOD	CINCH / CANNON	DB-20962	359
C2	2	SCREW-LATCH SOCKET	CINCH	D-20418-2	429
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

NOTE: ITEMS (A) & (A1) AVAILABLE AS KIT FROM LEC (PN 7770-1)

ASSEMBLY NOTES

1	CRIMP PINS (A) WITH CANNON HAND CRIMPER [®] CCT-UBC
2	CABLE TYPE & S/N TO BE MARKED ON (B1) WITH INDELIBLE FELT-TIP PEN (BLK)
3	AT (A) CRIMP 4" PIECE OF WIRE ON ALL UNUSED PINS, USE MULTI TIE-WRAPPS OR LACE, TO PROVIDE STRAIN RELIEF
4	WRAP OR TAPE CABLE AT (C) AS REQUIRED FOR STRAIN-RELIEF
5	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 19 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)

(SEE NOTE 3)



CABLE LENGTH

(#)	TYPE	B	D	NOTES
	-A	10FT		

CABLE FUNCTION INPOTON OR EIA TERMINAL		DRAWN		DRP		TITLE	
FROM A	PSB	CHECKED	APPROVED	COMPUTER SYSTEMS DIVISION BOLT, DFRANK & NEWMAN INC. CAMBRIDGE, MASS 02138		CABLE ASSEMBLY DETAILS	
TO C	EIA CABLE WITHOUT FANTAIL			CUSTOMER/NO.	DWG NO.	REV	
TO E				HSMIMP	ITTR-10	A	


REVISION			
AMTD	SYM	DESCR	DATE
✓	A	REL PRGD	8-11-75

CANNON CONNECTOR A PIN NO.	WIRE COLOR B	CINCH CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES TERMINAL SIGNAL IDENT	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
19 (A1)	WHITE	3			BB ACV DATA						
11 (A5)	GREEN	5	} JUMPER ALL 3 TO GREEN WIRE		CB CLEAR TO SEND	} DERIVED FROM NOTE: DATA - TERM - READY SIGNAL ON PSB CARD					
		8		CF CARRIER DETECT							
		6		CC DATA SET READY							
5 (A8)	BLACK	2			BA TRANS DATA						
1 (A10)	BROWN	7			GND						
(REF ONLY)											
3 (A9)	RED	20			CD DATA TERM READY						NOTE: TO CLEAR - NO - SEND ON PSB CARD
CARD J1 ()											

CABLES

		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
DRAWN	S.L. T.	S.V. TA	TITLE CABLE RUN - LIST
CHECKED			CUSTOMER/NO. DWG NO.
APPROVED	✓	✓	HSMIMP ITTR-11 REV A

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	F.M. 76





SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	20 PIN I/O CONN	CANNON	121-7326-110	209
		NOTE (A) & (M) AVAILABLE AS PKG FROM LEC		7770-1	
A1	20	CRIMP-PINS, FEMALE	CANNON	030-7312-011	210
B	(#)	5 COND, 22 AWG CABLE	BELDEN	8445 (OR EQUIV)	212
C	4	#6 SPADE LUG (CRIMP)	BURNDY OR AMP	BA16 FB 60199-1	384
B1	1	TIE WRAP NAME TAG	PANDUIT	PLF1M-CP	366
C1	1	TIE-WRAP NAME TAG	PANDUIT	PLF1M-CP	366

ASSEMBLY NOTES	
1	CRIMP PINS (A1) WITH CANNON HAND CRIMPER * CCT-UBC
2	CABLE TYPE & S/M TO BE MARKED ON (B1) WITH INDELIBLE FELT-TIP PEN (BLK)
3	CRIMP 4" PIECE OF WIRE ON ALL UNUSED PINS, LACE TO PROVIDE STRAIN RELIEF
4	USING STAMP (SCD-0002) & STAMP PAD (SCD-0003) MARK (ON PIN 19 END OF CONN) AS SHOWN, WITH WHITE INK (SCD-0004)
5	MARK ON (C1) "20 MA, FULL DUPLEX" WITH INDELIBLE FELT-TIP PEN (BLK)

CABLE LENGTH

(#)	TYPE	B	D	NOTES
	- A	10 FT		

PIN NUMBERING & ASSEMBLY DETAILS




VIEW FROM CABLE SIDE, UNASSEMBLED (A)


CABLE FUNCTION CURRENT LOOP TTY		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	PSB	DRAWN	DRF	DATE	TITLE
TO C	CURRENT LOOP TTY	CHECKED			CABLE ASSEMBLY DETAILS
TO E		APPROVED			CUSTOMER/NO. DWG NO. HSMIMP ITTY-10
					REV A



REVISION			
APPD	SYM	DESCR	DATE
	A	REL PROD	11.17
	B	ECN 274	1.78
	C	ECN 316	8.79



PIN NUMBERING & ASSEMBLY DETAILS



SYM	AMT	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	5	TERMINAL LUG-	T E B	RB14-250F	1048
B	*	#16 AWG, 5 COND CABLE	ALPHA	# 4105	1113
C	5	RING TERMINAL	T E B	RB14-6	924
B1	1	TIE WRAP NAME TAG	PANDUIT	PLFIM-CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)

CABLE LENGTH


TYPE	B	D	NOTES
(*) A	6 FT		

NOTE: THERE IS NO DWG PILC-II

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138			
FROM A	I/O FOR BACK PLANE	DRAWN	DRF	6/27/77	TITLE CABLE ASSEMBLY DETAILS
TO C	LCE LEVEL CONVERTER ENCLOSURE	CHECKED	AT	11/27/77	CUSTOMER/NO. HSMIMP
TO E		APPROVED	AT	9/10/77	DWG NO. PILC-11
					REV C


CABLES

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	11/28/77



SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN. 25 PIN	CINCH	UR25P	353
A1	1	PLASTIC BACK SHELL	AMPHENOL	17-1372	526
A2	2	DISC LATCHES	CANNON	D-110278	367
B	*	13 TW-PAIR CABLE	WOVEN	T13TP2807-UL1227	48
B1	1	TIE-WRAP NAME TAG	FULLDUIT	PLF1M-CP	366

PIN NUMBERING & ASSEMBLY DETAILS



CONNECTOR A TW-PR WIRING SEQUENCE

ASSEMBLY NOTES	
1	CABLE TYPE & LENGTH TO BE MARKED ON (B) WITH INDELIBLE FELT-TIP PEN (BLK)

CABLE LENGTH

TYPE	B	D	NOTES
A	3.5 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, DE RANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
FROM A	RED CNT PNL (J6)	DRAWN	LRF	11/27/77
TO C	FILTER PNL (TB 4,5,6)	CHECKED		
TO E		APPROVED	ABL	11/28/77
		TITLE CABLE ASSEMBLY DETAILS		
		CUSTOMER/NO.	DWG NO.	REV
		HSMIMP	SBR5-10	A

REVISION		
SYM	DESCR	DATE
A	W.L. PRD	11-28-77

CONNCH CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	WIRE COLOR D	If used CONNECTOR E PIN NO.	FILTER PANEL TERM BOARDS NOTES (RTF ONLY)	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES
14	BRN		ISO13		TB6-3						
15	WHT		ISOZZ		TB6-5						
2	RED		ISO01		TB4-3						
1	WHT		ISO00		TB4-1						
16	ORN		ISO15		TB6-7						
20	WHT		GND		TB6-12						
4	YEL		ISO03		TB4-7						
3	WHT		ISO02		TB4-5						
5	GRN		ISO04		TB4-9						
17	WHT		GND		TB4-12						
6	BLU		ISO05		TB4-11						
7	WHT		ISO06		TB5-1						
19	VIO		ISOXX		TB6-9						
21	WHT		GND		TB6-10						
8	GRY		ISO07		TB5-3						
18	WHT		GND		TB5-12						
9	BLK		ISO08		TB5-5						
22	WHT		ISOYY		TB6-11						
10	BRN		ISO09		TB5-7						
25	WHT		GND		N.C.						
11	RED		ISO10		TB5-9						
12	WHT		ISO11		TB5-11						
24	ORN		TPREP		PREP FILTER						
23	WHT		GND		GND LUG, PREP FILTER						
13	YEL		ISO12		TB6-1						
25	WHT				N.C.						
(SEE NOTE 1)											
			(SIG NAMES)								


NOTES

1 - WHITE WIRE OF #13 PAIR (YEL/WHT) SOLDER TO PIN #25 OF CONN 'A'


CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138		
DRAWN	DRF	12777	TITLE CABLE RUN-LIST			
CHECKED			CUSTOMER/NO.	DWG NO.	REV	
APPROVED	ARL	11/28/77	HSMIMP	SBR5-11	A	

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	4.28.77



PIN NUMBERING & ASSEMBLY DETAILS



CONNECTOR (A) TW-PR WIRING SEQUENCE

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	MALE CONN, 25 PIN	CINCH	DB-25P	353
B	(#)	13 TW-PAIR CABLE	WOVEN CABLE	T13TP2807-UL1227N	48
B1	1	TIE-WRAP NAME TAG	PANDUIT	PLF 1M - CP	366

ASSEMBLY NOTES	
1	CABLE TYPE & S/N TO BE MARKED ON (B) WITH INDELIBLE FELT-TIP-PEN (BLK)

CABLE LENGTH


TYPE	B	D	NOTES
A	2.5 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	FILTER BOX (J11)	DRAWN	DRF 2-27-77
TO C	CAPACITOR BOX	CHECKED	
TO E		APPROVED	ABL 4-28-77
		TITLE CABLE ASSEMBLY DETAILS	
		CUSTOMER/NO.	DWG NO.
		HSMIMP	SRBS-10
		REV	A


REVISION			
APP D	SYM	DESCR	DATE
A		REL PROD	11.28.77

CINCH CONNECTOR A PIN NO.	WIRE COLOR B	CAPACITOR BOX CONNECTOR D PIN NO. REF ONLY	If used WIRE COLOR D	If used CONNECTOR E PIN NO.	NOTES SIG NAMES	CONNECTOR A PIN NO.	WIRE COLOR B	CONNECTOR C PIN NO.	if used WIRE COLOR D	if used CONNECTOR E PIN NO.	NOTES
1	BROWN	XFCW (C12) + GND			XFCW						
14	WHITE	GND									
2	RED	C1			RBW0-						
15	WHITE	GND									
3	ORANGE	C2			RBW1-						
16	WHITE	GND									
4	YELLOW	C3			RBW2-						
17	WHITE	GND									
5	GREEN	C4			RBW3-						
18	WHITE	GND									
6	BLUE	C5			RBW4-						
19	WHITE	GND									
7	VIOLET	C6			RBW5-						
20	WHITE	GND									
8	GRAY	C7			RBW6-						
21	WHITE	GND									
9	BLACK	C8			RBW7-						
22	WHITE	GND									
10	BROWN	C9			B2RWE-						
23	WHITE	GND									
11	RED	C10			RRFR-						
24	WHITE	GND									
12	ORANGE	C11			RBBR-						
25	WHITE	GND									
13	YELLOW	N. C.									
12	WHITE	N. C.									

CABLES

				COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS 02138			
DRAWN	DRF	12772	TITLE				
			CABLE RUN - LIST				
CHECKED			CUSTOMER/NO.	DWG NO.	REV		
APPROVED	A&L	11-28-77	HSMIMP	SRBS-11	A		

REVISION			
APP'D	SYM	DESCR	DATE
	A	REL PROD	29.79



PIN NUMBERING & ASSEMBLY DETAILS

SYM	AM'T	PART DESCRIPTION	MANUFACTURER	PART NUMBER	BBN NO
A	1	12 PIN ROUND CONN(MALE)	CANNON	GK12-22C-1/2	1700
B	#	13PR TWIST'D FLAT CABLE	SPECTRA-STRIP	455-248-26	1659
C	1	12 PIN ROUND CONN(FEMALE)	CANNON	GK12-21C-1/2	1115
B1	1	TIE WRAP NAME TAG	PANDUIT	PLF1M	366
B2	AS REQ'D	ELECTRICAL TAPE (BLK)	-	-	1056

ASSEMBLY NOTES	
1	CABLE TYPE & SIN TO BE MARKED ON (B) WITH INDELIBLE FELT TIP PEN (BLK)
2	USING TAPE (B) TAPE BACK ALL UNUSED WIRES TO CABLE (B)
3	USING TAPE (B) WRAP AS REQ TO PROVIDE STRAIN RELIEF

CABLE LENGTH

TYPE	B	D	NOTES
(*) - A	25 FT		

CABLE FUNCTION		COMPUTER SYSTEMS DIVISION BOLT, BERANEK & NEWMAN INC. CAMBRIDGE, MASS. 02138	
FROM A	EXTENDER FOR	DRAWN	DRF
TO C	ILC CABLES	CHECKED	
TO E		APPROVED	
		TITLE CABLE ASSEMBLY DETAILS	
		CUSTOMER NO.	DWG NO.
		HSMIMP	XILC-10
		REV	A

