## 

TABIE OF CONTENTS

SUBJECT
1.
1.1
1.2
1.3
1.4
1.5
1.6
2. 2.1
2.2
2.3
2.4
2.5
2.6
2.7
3.
3.1
3.2
4.
4.1
4.2
5.
5.1
5.2
5.3
5.4
5.5
5.6
5.7
5.8
6. CIRCUIT ANALYSIS
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6.9
6.10
6.11
6.12
6.13

PREVENTIVE

Monthly
Quarterly
Semí-Annually
Annually
TROUBLESHOOTING
Precautions
AC Circuits
DC Power Supplies
Voltage Regulators
Voltage Sensing.
Power Control Relays
RIN Index

ASSEMBLY \& DISASSEMBLY
Power Supply
Voltage Regulators

TITIE

Daily (Not Applicable).................................. November 15, 1963
Weekly........................................................... . .
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963

November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
March 29, 1965

May 25, 1964
November 15, 1963
Calibration Procedure for Meter Check Circuit

November 15, 1963
November 15, 1963

November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963

November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963

## TABLE OF CONTENTS (Continued)

SUBJECT
6.14

Pre-Stop ( $\overline{\text { PGDL }})$ I Megacycle Clock In Central Control.
+20V Switch Control Level.
-20V B.
Power Interlock (Peripheral Units)
Cover Interlock
Voltage Sensing.
Voltage Sensing Package
Voltage Reference Package
TITLE
-12V Regulator.
B 5000 Parallel Plate Packages
Flip-flop 20-70.
Switch I
Driver 50-90
Delay "A"
Delay "C".
Multi
Compressor
Pulse Synchronizer.
Clock Oscillator \& Squaring Amplifier
Blocking Oscillator \& Line Driver
Direct-Coupled Local Clock Driver and Variable Bias
6.35
6.36

Double Driver 90
Inverter Driver 90
Flip-Flop Amplifier

General.
Classification of DC Supplies
+20 V Electrical Switch
+100V Electrical Switch
AC Circuits.
Elapsed Time Indicator
Meter Check Switch
Meter Check Circuit
Control Relays
Voltage Sensing.
Voltage Sensing Package
Voltage Reference Package
-12V Regulator
-4.5V Regulator
-l.2V Regulator
Power Off Circuit

November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963
November 15, 1963

November 15, 1963
November 15, 1963
November 15, 1963

## 7. FUNCTIONAL DESCRIPTION

7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
7.10
7.11
7.12
7.13
7.14
7.15
7.16

## ヨכNVNヨINIVW ヨヘIINヨへヨヌd

### 1.2 WEEKLY

1. Monitor all AC and DC voltages from the Power Supply meters.
2. Check fan operation.

### 1.4 QUARTERLY

1. Verify voltage sensing. Refer to Section 5.6 for procedure.
2. Monitor the voltage regulator outputs according to Section 5.5. Use a precision voltmeter.
3. Check terminals for tightness.

### 1.5 SEMI-ANNUALLY

1. Scope all DC supplies for ripple. For ripple specifications, see Table 5.6-1.
2. Check the DC meter and the ammeter for proper adjustment. See Section 3 for adjustment procedure.
3. Visually check all capacitors for any leakage and replace if necessary.
4. Lubricate Rotron Muffin fans with Anderol L-826 using special oil injector.

Oil injector .... Part No. 11838588
Oil ............... Part No. 11838596

## PROCEDURE

The exhaust fans are lubricated by inserting the Oil Injector needle through a selfsealing rubber cap, located in the center of the motor hub.

NOTE
On most units, a Gold Seal label is mounted over the rubber plug. This series of fans is called the Gold Seal series.

There are 8 fans in the Power Supply. Five are located at the top of the cabinet, and three directly above the transformers. These three are accessible by removing two screws and swinging the assembly down. The assembly is hinged to allow this access.

1. Fan grill, remove and clean as necessary.
2. Remove air from Oil Injector by holding the needle up, and pressing on the plunger.
3. Place Oil Injector needle at the center of circle marked on the Gold label (on the 034 series, place the needle approximately $1 / 8^{\prime \prime}$ from the edge of the rubber cap).
4. Position the needle at an angle of approximately 45 degrees to the center of the rubber cap.
5. Pierce the label and the concealed self-sealing rubber cap located under the label.
6. Insert the needle approximately $1 / 4^{\prime \prime}$ deep.
7. Depress the plunger of the 0il Injector to allow approximately $1 / 16^{\prime \prime}$ of oil to escape. Rotating the fan will relieve air pressure and allow oil to flow into the oil chamber.

# November 15, 1963 <br> B 5370.51 <br> 1.6-1 <br>  

1.6 ANNUALLY

1. Visually check the Surge Suppressors for any trace of overloads.
2. General visual inspection of all components and wire for overloads, overheating, or any other general damage.

## SECTION 2

## TROUBLESHOOTING

### 2.1 PRECAUTIONS

1. Do not use a battery-buzzer for continuity checking. The buzzer current exceeds the maximum current rating for diodes and transistors in the system.
2. Do not use the first two low scales (Xl or X10) on the Triplett ohmmeter for continuity checking. For these scales, the meter current exceeds the maximum current rating for diodes and transistors in the system.
3. Do not remove packages or diode sticks when Power is UP.
4. Care must be taken when using Scope or Jumper Clip Leads to prevent touching adjacent pins. Use Minigator Clips with insulators or the Wire Wrap Pin Probe Tip (Part No. 11838547).
5. Use extreme caution when working on the plug-in side of the panels. Avoid hitting packages when moving the scope.
6. Do not attempt to force a TRUE level with -12V. In all cases, the desired effect can be obtained either by the use of a ground clip, or by taping off one or more diodes.
7. A ground jumper may be used to force a FALSE level.

NOTE
Connect clip to the point to be grounded prior to making ground connection.
8. Do not pull Cable Plugs with POWER ON at either end of the cable.
9. Only soldering irons that have an isolation transformer may be used.
10. Scope ground - to prevent ground loops and noise interference use only the ground clip on the scope probe. Attach it to a suitable ground as near as possible to the point being observed.

### 2.2 AC CIRCUITS

The convenience outlets, the -24 V and the l20V Supplies, are controlled by the primary wall breaker.

The AC Input to the DC Power Supplies is controlled by Kll and K12 contactors.


FIGURE 2.2-1. AC CONTROL CONTACTORS

### 2.3 DC POWER SUPPLIES

The DC Power Supplies are all of the constant voltage type. The transformers have associated tuning capacitors. See Section 4 for the physical layout of Power Supply components.

The SP (Surge Suppressors) in the secondary are selenium type rectifiers. These are active for high surge currents and can possibly short. They are used to protect the diode rectifiers.

There are two supplies whose outputs are controlled by electronic switches. They are the +20 V and +100 V supplies.

When troubleshooting these voltages, the Power Supply monitoring system will show that the voltages are present even though they are not being delivered to the system.

If the +20 V electronic switch is open, the power regulators of the system will not operate. If it is shorted, the DC LOCKOUT switch on the Display and Distribution Panel will not turn the power regulators off.

If the $+100 V$ electronic switch circuit is open, the undervoltage sensing will indicate +100 V undervoltage. If it is shorted, the system Flip-flops will be in random on-off conditions when power is applied. If the +100 V switch is working properly, they should come on cleared.

### 2.4 VOLTAGE REGULATORS

The -12 V regulator controls the -4.5 V and -1.2 V regulators. The -4.5 V and -1.2 V regulators cannot operate until -l2V is present.

It is possible for the -l2V regulator to operate with one or more of the output transistors open, depending on load requirement. Each heatsink assembly contains three (3) power transistors with common collector and base connections. See Figure 2.4-1.

If an output transistor opens, it can be located by checking the voltage drop across the 0.2 ohm emitter resistor while the regulator is operating.

The regulator will not shut down due to an open output transistor unless the current load becomes too high for the remaining transistors. When this occurs, one of the remaining transistors will short, and an overvoltage condition will be displayed by the voltage sensing panel.

If an output transistor shorts, the output of the regulator will go from -12 V to -19V. A -12 overvoltage will be indicated, and the power supply will shut down. The voltage sensing panel will also indicate in which cabinet the failure occurred. With power off, disable the voltage sensing for the cabinet indicated on the voltage sensing panel.

Refer to Table 3.1-1 for the Inhibit points. Disconnect the emitter terminals of one heatsink. Refer to Figures 2.4-1 and 2.4-2.

Apply power and monitor the output of the -12 V regulator if it is still at -19 V . Shut power down and reconnect the emitter terminals. Continue this procedure until the shorted heatsink assembly is located. When the proper heatsink assembly is located, the output of the regulator should read -I2V. Remove the heatsink and locate the shorted transistor. Another cause of -12 V overvoltage is the loss of one of the control voltages on the regulator. These are the -33 V and +50 V . Do not leave the -19 V from the regulator on the system for longer than necessary.

If a failure occurs in the -4.5 V regulator or the -1.2 V regulator, the same procedure can be used as described for the -12V regulator.

## NOTE

If the -12V regulator fails in Central Control (no output), there will be no voltage sensing available. The voltage sensing circuits are supplied operating voltages from Central Control. Power could be applied and the system would look normal, except there would be no +looV for Flip-flop clear.


FIGURE 2.4-1 HEATSINK CONNECTION

2.5 VOLTAGE SENSING

The Voltage Sensing circuits can be checked by comparing the operation of one to another. If the voltage regulator outputs are at the proper value and a fail condition is still displayed, disable sensing for that unit. Refer to Table 3.1-1.

After sensing is disabled, apply power and compare the failing circuit to an operating one. See Figure 2.5-1 for Sensing Package Layout.


FIGURE 2.5-1. SENSING PACKAGE LAYOUT (PACKAGE SIDE)
2.6 POWER CONTROL RELAYS

The Power Control Panel Relays are shown in the following figures.


COIL CHARACTERISTICS
COIL RESISTANCE: 300 OBMS $\pm 10$ PERCENT © $25^{\circ} \mathrm{C}$. OPERATING CURRENT: . 080 AMPS NOMINAL. operating voltage: 12V DC.

FIGURE 2.6-1. K13, 18, 19 (S-52066-21)


COIL CHARACTERISTICS
COIL RESISTANCE: 500 OHMS $\pm 10$ PERCESTT $25^{\circ} \mathrm{C}$. OPERATING CURRENT: . 048 AMPS NOMIMAL. OPERATING VOLTAGE: 24V DC.

FIGURE 2.6-2. K14 and K15 (S-11895380)


FIGURE 2.6-3. KI7 (SIl 895398 )
The Power ON-OFF sequencing is controlled by relays located in the D and D cabinet. Refer to Figure 2.6-4 for component layout.

POWER ON CYCLE
Refer to Figure 2.6-5 for Power Control Schematic.

1. Pushing the ON button will pick Kl 3 ( DHJl ), which will then latch in.
a. The $-24 V A-R$ line should go from open to $-24 V$.
2. K18 (DHR1) should pick approximately 400 ms later than K13 (DHJ1).
a. PGDL' should go from -0.3 V to -12 V .
b. DC Lockout to core memory should go from ground to -24 V .
3. KI9 (DHMI) should drop out.
a. +20 V control line should go to -1.5 V .
b. Inhibit-B line should remain true for approximately 20 ms .
c. The Power Interlock line will go to -12V if K17 (DHP1) is picked.
4. KI4 (DHKI) is also picked by pushing the ON button. It should drop out approximately 150 ms after release of the ON button.


FIGURE 2.6-4. RELAY PANEL D \& D
a. While Kl4 (DHKI) is picked, the peripheral unit ON bus should have $-24 V$ on it.
5. Applying -12 V to K 17 (DHP1) will cause it to pick.
a. The Power Interlock line should go from ground to the same level as the +20 V control line. (Ground, if K19 (DHM1) is picked; -12V if K19 (DHM1) is dropped out).
b. The $-24 V-B$ line should go from open to $-24 V$.

POWER OFF CYCLE

Refer to Figure 2.6-5 for Power Control Schematic.

1. Pushing the OFF button will cause Kl 3 (DHJl) to drop out.
a. The $-24 \mathrm{VA}-\mathrm{R}$ line will go from -24 V to open.
2. K18 (DHRI) will drop out.
a. PGDL' will go from -12 V to -0.3 V .
b. DC Lockout to core memories will go to ground.
3. Kl9 (DHMI) will pick approximately 35 ms after DC Lockout becomes grounded.
a. Inhibit-B will go to approximately -5 V .
b. The +20 V control line will go to ground.
c. The Power Interlock line will go to ground if K17 (DHPI) is picked.
4. K14 (DHKI) and K15 (DHLI) should both pick and remain picked for approximately 150 ms after the OFF button is released.
a. The peripheral unit OFF bus should go from open to $-24 V$ and remain as long as Kl4 (DHKI) is picked.
5. Removing the -12V from K17 (DHP1) causes it to drop out.
a. The Power Interlock level becomes grounded.
6. K20 (DCK2) Neon Power Interlock. This relay is controlled by the neon interlock switch located on the D \& D cabinet.

NOTE

> When measuring the -20 V , special attention should be given the reading because -100 V is also present thru the neon drivers. It may appear that -120V is present when it is not.


### 2.7 RIN INDEX

RIN INDEX FOR THE B 5370 POWER SUPPLY AND REGULATORS (11831450)

| RIN NO. | INSTAL. <br> TIME IN HOURS | PREREQUISTTE | UNITS EFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 5002 | 1.0 |  | $102 \Rightarrow 143$ | Improve reliability of the +20V switch. |
| 5007 | 0.5 |  | $102 \Rightarrow 143$ | Replacement of the AC input box cover. |
| 5008 | 1.0 |  | $102 \Rightarrow 143$ | Replacement of the Kl2 relay to improve reliability. |
| 5011 | 1.0 |  | $102 \Rightarrow 143$ | Addition of a resistor to reduce transient surge current in the -24 V supply. |
| 5024 | 1.0 |  | $102 \Rightarrow 143$ | Replace end panel washers with the proper size. |
| 5034 | 2.0 |  | $102 \Rightarrow 143$ | Improve heat dissipation of the 30 watt resistors by removing insulation from leads. |
| 5035 | 1.0 |  | $102 \Rightarrow 143$ | Installation of spacers to high wattage resistors mounts, in order to provide better air circulation. |

## SECTION 3

## ADJUSTMENTS

### 3.1 VOLTAGE REGULATOR

The Voltage Regulators are adjustable in each cabinet.

## PROCEDURE

To make adjustments on the voltage regulator, perform the following steps:

1. Connect a precision voltmeter to terminal CSMI of the voltage regulator. Check for -12 V .
2. Adjust R36 on the -l2V regulator parallel plate package until the output is -12 V .
3. Connect the precision voltmeter to terminal CSLl of the voltage regulator. Check for -4.5 V .
4. Adjust R 27 on the -4.5 V regulator parallel plate package until the output is -4.5 V .
5. Connect the precision voltmeter to terminal CSN1 of the voltage regulator. Check for -l.2V.
6. Adjust R 27 on the -1.2 V regulator parallel plate package until the output is -1.2 V .

## -12V EXCESS CURRENT ADJUSTMENT

The overcurrent potentiometer should be adjusted so that the sensing threshold is 10 to 15 percent above the desired operating range of the regulator.

In order to determine the threshold setting for the overcurrent potentiometer, it is desirable to inhibit the power failure sensing so that the indicator lights will come on without power going down. This can be done by grounding the test inhibit line for the cabinet of interest. Refer to Table 3.1-1. This line is located on the Power Sensing Panel in the D and D cabinet.

With the potentiometer R35 all the way clockwise, begin turning it counterclockwise until the AMP light comes on. The threshold setting will then be equal to the -12 V load current at the time of setting.

To achieve the 10 to 15 percent margin for operation, set the threshold at nominal load and then back potentiometer R35 off (clockwise) by the proper amount. Potentiometer R35 is designed so that the threshold changes approximately 5 amps per turn.
3.1-2
B 5370.51
November 15, 1963

TABLE 3.1-1. TEST INHIBIT

| UNIT | TEST INHIBIT PIN (D \& D) |
| :---: | :---: |
| PA | AFAO U5 |
| PB | AFAO T4 |
| CC | AFAO V4 |
| I/0 | AFAO T3 |
| CM-1 | AFAO V3 |
| CM-2 | AFAO T2 |

In order to lower the range of potentiometer R35 and increase its sensitivity at low normal loads, it is recommended that one of the two parallel .02 ohm resistors in the output of the -12 V regulator be disconnected. This may be done for nominal load less than 40 amps . The sensitivity of potentiometer R35 is then increased to about 2.5 amps per turn and the minimum threshold lowered to about 15 amps.

#  

### 3.2 CALIBRATION PROCEDURE FOR METER CHECK CIRCUIT

1. Remove hole plug located below test points on the meter panel.
2. Pre-set R1 and R2 fully counterclockwise.
3. Rotate meter selector switch to "Meter Check" position.
4. Apply POWER to the system.
5. Adjust Rl clockwise for $5.0 \pm .05$ volts at TPI (1) to common TP2 (-).
6. Adjust R2 clockwise for $50.0 \pm .5$ millivolts at TP3 (+) to common TP2 ( - ).
7. Recheck voltage at TPI. If it is not $5.0 \pm .05$ volts, repeat steps 5, 6,7 and 8. If the voltage is correct, calibration is complete and both the Ammeter and Voltmeter should indicate full scale deflection. Accuracy of both meters should be 2 percent or better.
8. Insert hole plugs.

## ASSEMBLY AND DISASSEMBLY

4.1 POWER SUPPLY

INTRODUCTION
This section of the manual contains illustrations of each DC Power Supply by panel.

Layouts of the Heatsink Assemblies used within the Power Supply are also illustrated.


FIGURE 4.1-1. PÓWER SUPPLY (FRONT VIEW)


FIGURE 4.1-2. POWER SUPPLY (REAR VIEW)

Printed in U.S.A.


FIGURE 4.1-3. POWER SUPPLY (INTERIOR)


FIGURE 4.1-4 PANEL LAYOUT ( $-33 \mathrm{~V},+19 \mathrm{~V},+74 \mathrm{~V}$ )


FIGURE 4.1-5. PANEL LAYOUT (+100V, -100V)


FIGURE 4.1-6. PANEL LAYOUT ( $+50 \mathrm{~V},-24 \mathrm{~V},-120 \mathrm{~V}$ )


FIGURE 4.1-7. PANEL LAYOUT ( -38 V )


FIGURE 4.1-8. PANEL LAYOUT (+2OV)

## 





 IT-T・サ ts•OLES G


FIGURE 4.1-11. +100 ELECTRIC SWITCH

### 4.2 VOLTAGE REGULATORS

## INTRODUCTION

The Power Regulator Unit Heatsink Assemblies are illustrated in this section of the manual.


FIGURE 4.2-2. HEATSINK ASSEMBLY \# 11896255 (TYPE 2)


FIGURE 4.2-1. HEATSINK ASSEMBLY \#11896271 (TYPE 1)


FIGURE 4.2-3. HEATSINK ASSEMBLY \#11896297 (TYPE 3)


FIGURE 4.2-4. HEATSINK ASSEMBLY \#11896313 (TYPE 4)


FIGURE 4.2-5. HEATSINK ASSEMBIY \#\#1896339 (TYPE 5)


FIGURE 4.2-6. HEATSINK ASSEMBLY \#11896354 (TYPE 6)

### 5.1 INTRODUCTION

The installation procedures described, pertain to the B 5000 Power Supply and the associated controls (from the remainder of the system) necessary to operate the Power Supply for check-out.

The Voltage Regulator and Sensing circuit check-out will also be described. Site preparation such as power, floor space and floor load requirements are assumed completed according to the Pre-Installation Planning Manual and customer specifications. The unpacking and physical placement of the system is assumed completed.

### 5.2 PRIMARY POWER CONNECTIONS

The 3 wire AC input, neutral, and building ground lines from the Main Power Disconnect are connected to the Power Supply.

For Primary Power Connections, See Figure 5.2-1.

## SUPPLY CONNECTIONS:

A. FOR WYE SYSTEMS $120 / 208 \mathrm{~V}$, 4 WIRES: CONNECT TERMINAL 1 \& 2 (\#10 AWG) 2 \& 3 OPEN.
B. FOR SYSTEMS 230V, 3 WIRES AND SEPARATE 115 V : CONNECT TERMINAL 2 \& 3 (\#10 AWG), 1 \& 2 OPEN.


## WARNING:

INPUT CONNECTIONS ON ALL TRANSFORMERS.
A. FOR 208V - CONNECT TO TERMINALS 1 \& 2
B. FOR 230 V - CONNECT TO TERMINALS $1 \& 3$


FIGURE 5.2-1. AC POWER CABLE CONNECTION

### 5.3 CABLING AND POWER SUPPLY TO D \& D

## SINGLE CONDUCTOR CABLES

Connect the Single Conductor Cables listed in Table 5.3-1 between the Power Supply and the D \& D Unit.

Install the Cables in the sequence listed in Table 5.3-1.
TABLE 5.3-1. SINGIE CONDUCTOR CABLES

| CABLE NO. | POWER SUPPLY | DISPLAY \& DISTRIBUTION | WIRE SIZE | FUNCTIOA | ASSEMBLY NO. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 200 | DAJ1 13 | DAJ1 02 | \#4/0 | GND | 11891629 |
| 201 | DAJ 114 | DAJ1 01 | W4/0 | GND | 11891629 |
| 202 | DAJ 15 | DAJ1 01 | \#4/0 | GND | 11891629 |
| 203 | DAK1 06 | DAJ1 13 | \#0 | +20 GND | 11891611 |
| 210 | DAK1 05 | DBL4 01 | H0 | $+20$ | 11891611 |
| 211 | DAK8 12 | DBL3 01 | \#4 | +19 | 11891595 |
| 212 | DAK1 07 | DBK3 01 | \#0 | -38 | 11891611 |
| 213 | DAK8 13 | DBT2 01 | \#4 | -33 | 11891895 |
| 216 |  | DF GND | \#4 | CABINET GND | 11891595 |

See Figure 5.3-1 for Distribution Box Layout.

CABLING - MINUS 19 VOLTS
The -19V cables ( 4 minimum, 6 maximum) from the Power Supply to the other units of the system (for example, Processor, I/O Control, etc.) are routed through Display and Distribution, but are not physically connected to it.

Perform the following steps to install the -19V cables.

1. Trip the -19V output circuit breakers in the Power Supply.
2. Insulate the regulator end of each cable until it is ready to be connected to its respective regulator.

Refer to Table 5.5-1, Regulator Power for Regulator Cabling.

## MULTIPLE WIRE CABLE

Cable \#198 is the only multiple wire cable connected between the Power Supply Unit and the Display and Distribution Unit. This cable carries several low current voltages and miscellaneous control signals. Connect the hamess breakouts as indicated in Figure 5.3-2.


FIGURE 5.3-1. DC DISTRIBUTION BOX


FIGURE 5.3-2. POWER SUPPLY TO D \& D CONNECTIONS (FOR CABLE \#198)

CONVENIENCE AND FAN POWER CABLES
Install Cable \#224 from PS DAK8 05/06 to D \& D DFPl 03/04 and from PS DAK8 02/03 to D \& D DFP1 01/02. Cable \#224 is the Fan Power Cable and convenience outlet power cable.

### 5.4 POWER ON-OFF

Before the Power Supply can be operated, the Console and Display and Distribution units must be cabled according to Figure 5.4-1 Power On-Off Gabling Requirements.

Only one POWER ON button exists. It is located on the Console.
There are three POWER OFF switches located on the Power Supply, the Console, and the Central Control Panel of D \& D. The operation of each of these circuits will be checked.

When the above cabling has been accomplished, perform the following steps:

1. Turn all of the Power Supply Output circuit breakers ON, except the -19V circuit breakers.
2. Close the primary wall breaker and monitor the AC voltage from the Power Supply meter.
3. Check the -24 V indicator on the Power Supply Cabinet. It should be ON .
4. Put the DC Lockout Switch (located on the CC Display and Distribution Panel) in the DC on position.
5. Depress the POWER ON button on the Console.
6. Calibrate the Voltmeter and Ammeter on the Power Supply. See Section 3 for procedure.
7. Monitor all DC Supplies from the Power Supply meters.

NOTE

> The $+20 V$ and $+100 V$ will indicate normal on the voltage monitor. However, the monitoring is accomplished on the supply side of the electronic switch. It does not indicate that the electronic switch is functioning properly. The +lo0 switch will not operate until -l2V is available from CC.
> 8. Turn off the Power Supply from all positions. After Power Off check, leave Power OFF.


FIGURE 5.4-1. POWER ON-OFF CABLING REQUIREMENTS
5.5 REGULATOR CONNECTIONS AND CHECK OUT

The $+50 \mathrm{~V},+20 \mathrm{~V},-19 \mathrm{~V}$, and -33 V Cables must be connected to the regulators. See Table 5.5-1 for connections from PS and D \& D to each regulator. See Figure 2.4-2 for pictorial of Voltage Regulator.

TABLE 5.5-1. REGULATOR POWER CONNECTIONS

| CABLE NO. | FUNCTION | FROM UNIT | CONNECTOR | TO UNIT | COMNECTOR <br> (ON REG.) | VIA TRAY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 204 | -19V | PS | DAL3B2 | 1/0-ss | CAJ101 | $2 R$ |
| 205 | -19V | PS | DAK2B2 | PA | CAJ101 | 2R |
| 206 | -19V | PS | DAM7B2 | PB | CAJ101 | 2R |
| 207 | -19V | PS | DAL6B2 | M-SS2 | CAJ101 | 2R |
| 208 | -19V | PS | DAK5B2 | M-SS1 | CAJ101 | 2R |
| 209 | -19V | PS | DAM4B2 | CC | CAJ101 | 2R |
| 25-41 | -33V | D \& D | DBJ205 | CC | CTN201 | 1R |
| 25-42 | -33V | D \& D | DBJ204 | 1/0-ss | CTH201 | 18 |
| 25-43 | -33V | D \& D | DBJ203 | DP-A | CTN 201 | 2 F |
| 25-44 | -33V | D \& D | DBJ202 | DP-B | CTN 201 | 2 F |
| 25-46 | -33V | D \& D | DBJ206 | M-SS1 | CTN201 | 2 F |
| 25-47 | -33V | D \& D | DBJ207 | M-SS2 | CTN201 | 2 F |
| 25-30 | +50V | D \& D | DBL106 | M-SS1 | CTM 204 | 2 F |
| 25-31 | +50V | D \& D | DBL107 | M-Ss2 | CTN204 | 2 F |
| 25-32 | +50V | D \& D | DBL105 | CC | CTN204 | 1 F |
| 25-33 | +50V | D \& D | DBL104 | 1/0-SS | CTN204 | 15 |
| 25-34 | +50V | D \& D | DBL103 | DP-A | CTM 204 | $2 F$ |
| 25-35 | +50V | D \& D | DBL102 | DP-B | CTN 204 | 2 F |
| 25-21 | +20V | D \& D | DBL406 | M-SS1 | CSK112 | 2 F |
| 25-22 | +20V | D \& D | DBL407 | M-SS2 | CSK112 | 2 F |
| 25-23 | +20V | D \& D | DBL405 | CC | CSK112 | 17 |
| 25-24 | +20V | D \& D | DBL404 | 1/O-SS | CSK112 | 1 F |
| 25-25 | +20V | D \& D | DBL403 | DP-A | CSK112 | $2 F$ |
| 25-26 | +20V | D \& D | DBL402 | DP-B | CSK112 | 2 F |

Turn power $O N$ and measure the outputs of all regulators in the system. Use a precision meter.

The regulator output terminals are -12 V (CSM1), -4.5 V (CSL1), and -1.2 V (CSN1). Refer to Figure 2.4-2. These terminals are located on the regulator. The regulator outputs should measure their true values. If not, adjust the following potentiometers.

1. Adjust R 36 on the -12 V Regulator Amplifier package until the -12 V regulator output reads -12V. DO NOT ADJUST R35 ON THE -12V PACKAGE.
2. Adjust R27 on the -4.5V Regulator Package. Adjust R27 on the -1.2 V Regulator Package.

### 5.6 SYSTEM POWER APPLICATION AND VOLTAGE SENSING VERIFICATION

Apply all power. When all units of the system have power applied, perform the following procedure for under and over voltage detection.

1. Install a temporary ground wire to package AFBlA7, Pin $K 5$ on the Sensing Panel of D \& D. The ground wire will allow power to remain on, and only the power fail indicators will light for the following check:
a. Vary all regulator voltages $\pm 10$ percent.

Monitor each voltage with a precision meter. Refer to Figure 2.4-2 for terminals.

DO NOT VARY THE EXCESS CURRENT POTENTIOMETER (R35) ON THE -12V REGULATOR PACKAGE. This potentiometer is factory set. If adjustment is necessary, see Section 3 for proper procedure.

The $\pm 10$ percent voltage variation should light the proper indicators for each cabinet, voltage condition, and the voltage that failed. Once all regulators have been checked, insure that all voltages are returned to their proper value.
2. Remove the ground wire at AFBlA7, Pin $K 5$ of $D$ \& $D$.
3. Vary one of the regulator voltages to a FAIL condition. The Power Supply should completely shut down except for the -24V Supply.
a. Adjust the potentiometer to approximately its original position and apply power.
b. Reset the regulator voltage to its proper value. Refer to Section 5.5 for proper procedure.

DC VOLTAGE RIPPLE
Scope all DC voltages for ripple. Maximum allowable ripple is indicated in Table 5.6-1.

Scope at the input terminals of the D \& D Cabinet.
Scope the -19 V at one of the regulator units.

DC LOCKOUT
Turn the DC Lockout to the lockout position. The regulator units in the system should shut down. The +20 V and +100 V output to the system should also shut down.

NOTE
ALL OTHER VOLTAGES WILL BE PRESENT IN D \& D

TABLE 5.6-1. POWER SUPPLY RIPPLE

| CLASS | POWER SUPPLY DESCRIPTION |  |  | QUALIFYING SPECIFICATION |  |  |  | REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MAX, DC <br> VOLTAGE <br> © NO EXT. <br> LOAD | MIN. DC VOLTAGE © FULL LOAD | mAX. DC voltage © FULL LOAD | MAX. RIPPLE $V_{p p}$ © FULL LOAD © NOM. LINE $\pm 3 \%$ |  |
|  | NO. | $\begin{gathered} \text { DC } \\ \text { VOLTAGE } \end{gathered}$ | DC CURRENT |  |  |  |  |  |
| 3 | 9 | -24V | 18A | 27.0 | 23.5 | 25.5 | 3.5 | C -120V LOADED $80 \%$ |
| 3 | 8 | -120V | 0.75 A | 129.0 | 118.0 | 124.0 | $\begin{gathered} \text { SEE } \\ \text { REMARKS } \end{gathered}$ | e-24V LOADED 80\% ADJUST CF8 SO V PEAK $\leqslant 140 \mathrm{~V}$ |
| 1 | 2 | +20V | 30A | 22.5 | 19.5 | 21.5 | 1.0 | - +50V LOADED 80\% |
| 1 | 10 | +50V | 12A | 55.0 | 49.0 | 52.0 | 3.5 | - +20V LOADED 80\% |
| 2 | 5 | -38/30V | 90A | 42.0 | 36.5 | 38.5 | 2.2 |  |
| 1 | 3 | +100V | 4 A | 106.0 | 99.0 | 103.0 | 2.2 | - -100V LOADED 80\% |
| 1 | 4 | -100V | 14A | 108.0 | 99.0 | 103.0 | 3.5 | © +100V LOADED 80\% |
| 2 | 11 | +74/60V | 8A | 78.0 | 72.0 | 75.6 | 3.5 | $\begin{aligned} & \text { @ +19/12V \& }-33 / 25 V \\ & \text { LOADED } 80 \% \end{aligned}$ |
| 2 | 6 | +19/12V | 14A | 22.0 | 18.2 | 20.0 | 2.0 | $\begin{aligned} & \text { e +74/60V \& }-33 / 25 \mathrm{~V} \\ & \text { LOADED } 80 \% \end{aligned}$ |
| 2 | 7 | -33/25V | 12A | 36.0 | 31.5 | 33.5 | 3.5 | $\begin{aligned} & \text { e +74/60V \& }+19 / 12 \mathrm{~V} \\ & \text { LOADED } 80 \% \end{aligned}$ |
| 2 | 1 | -19/12V | 500A | 21.0 | 18.2 | 20.0 | 1.5 |  |

### 5.7 FCN INSTALLATION

The purpose of this section is to recommend a procedure to expedite wiring changes when installing FCN's and to explain the new "B" size Circuit List Transcription Form (EDD 1760).

## EXPEDITING FCN INSTALLATION

In order to eliminate clerical errors, the circuit list change sheets are not modified from the original engineering instructions. Therefore, the add/delete sequence indicated on the change sheet is not always the most convenient. The following procedure is recommended to expedite wiring changes:

1. Remove all access wires (code 6 in column 71).
2. Remove all level "2" deletes (code 1 in column 71). Levels are encoded in column 25.
3. Remove all level "1" deletes (code 1 in column 71).
4. Add all level "I" adds (code 4 in column 71).
5. Add all level "1" to level "2" adds (code 4 in column 71).
6. Add all level "2" adds (code 4 in column 71).
7. Add all access wires (code 6 in column 71).

When making wire changes which require a wire to be removed and then replaced on the same pin, (status 6, column 71) do not rewrap previously wrapped wire. If length permits, clip off the previously wrapped part and then wrap. If length does not permit clipping, replace the wire.

## CIRCUIT LIST TRANSCRIPTION FORM (EDD 1760)

1. The circuit list will consist of a B size sheet as shown one-half scale in Figure 5.7-1.
2. The Circuit List Transcription Form EDD 1760, is a hand prepared document. It is a vellum 17 inches wide and 11 inches in length. The working area of the document is comprised of 34 horizontal rows, each row contains 80 character positions. One (1) character is the maximum allowed in any one character position.
3. The 80 character positions are divided into 21 vertical column increments, each increment is separated by a thick vertical partitioning line (Figure 5.7-1).
4. The usage of the 80 character positions is as follows:

CHARACTER
POSITIONS
$1 \Rightarrow 10 \quad$ Circuit Number (Single Origin)
A circuit number is derived from the location of the circuit origin on the logic schematic and is comprised of the page number, horizontal row and vertical column of the logic schematic from which the circuit originates. It is thus possible to read the circuit number directly from the schematic.

The illustration (Figure 5.7-2A and 5.7-2B) shows how the circuit numbers of single origin circuits are determined on the logic schematic and transcribed onto the transcription form (Figure 5.7-2C).

Circuit Number (Multiple Origins)
The circuit number of a circuit with multiple origins (if on the same page) is derived from the origin within the circuit which has the lowest horizontal row number and vertical column number on the logic schematic. If the origins are on more than one page, the circuit number is derived from the lowest page number.

The illustration (Figure 5.7-3) shows a circuit with three origins, and how the circuit number is depicted and transcribed.
$11 \Rightarrow 14 \quad$ Circuit Continuity Number
Each wire within a circuit is identified by a continuity number. A continuity number is comprised of four (4) numeric characters. All continuity numbers are assigned in a numerical sequence which allows for the future insertion of additional wires.

The continuity field indicates the order in which the individual wires within a circuit appear on the circuit list.

| circuit no |  |  |  |  |  |  |  | $\begin{aligned} & \text { cincuit } \\ & \text { CONT. } \end{aligned}$No. |  |  | FRom |  |  |  |  |  | T0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { WIAE } \\ \text { SEO } \\ \text { No. } \end{gathered}$ |  | $\left\|\begin{array}{ll} \text { WIRE } & \text { SIZE } \\ \text { AND } & \text { TYPE } \end{array}\right\|$ |  |  | LENGTM OF WIRE |  | adotd information |  |  |  |  |  |  | 3 | \% | 20 | $$ | $\square]^{\infty}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | Location |  |  | Etement |  |  | cocation |  |  |  | $\underset{\text { Element }}{\text { TYPE }}$ |  |  | $2{ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | ${ }^{10} 1$ |  |  | ${ }^{18}$ |  | * | 粼 |  |  |  | ${ }^{21}$ |  | $\cdots$ | 3 | 32 |  | $35^{50}$ | 滈 ${ }^{\text {a }}$ |  | * |  | 3 | * |  | ${ }^{17} 4$ |  |  | $3{ }^{3}$ |  |  |  | 30 |  |  |  |  |  |  |  |  | T |  |  |  |
| n | nn | n $n$ | n | n $n$ | n | an $n$ | n | $n \mathrm{n}$ | $n$ n | n 1 | a 0 | n | a $n$ | a 0 | a $a$ | a $n$ | a | a 1 | n | n | a 1 | $a$ | a $n$ | n 0 | 0 | no | a | $a$ | $n$ | a 0 | a $n$ |  | $n$ | a | a | a | n | $n$ | a | a | a | a | 0 | a a | a, |  | n | a | a |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | , |  |  | + |  |  |  |  |  |  | - | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 |  |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  | 0 | c |  |  |  |  | $\square$ |  |  |  |  |  |  |  | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 |  |  |  |  |  |  | $\infty$ |  | - | - |  |  |  |  |  | $\cdots$ |  |  |  | $\cdots$ | $\cdots$ |  |  |  |  | 0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | r |  |  |  |  |  |  | $\infty$ |  |  |  |  | - |  |  |  |  |  |  |  | $\cdots$ | $\sim$ |  |  |  |  | $\cdots$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 3 |  |  |  |  |  |  | 3 |  |  |  |  |  |  |  |  |  | 3 |  |  | 3 | 3 |  |  |  |  | 3 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 4 |  |  |  |  |  |  | $\cdots$ |  |  |  |  |  |  |  |  | $\omega$ | 4 |  |  | us | 4 |  |  |  |  | $\pm$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 2 |  |  |  |  |  |  | 2 |  |  |  |  |  |  |  |  |  | 2 |  |  | 2 | 2 |  |  |  |  | 2 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 4 |  |  |  |  |  |  | 4 |  |  |  |  |  |  |  |  |  | 4 |  |  | 4 | 4 |  |  |  |  | 2 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\pm$ |  |  |  |  |  |  |  |  |  | 1 |  |  | - | - |  |  |  |  | - |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $a$ |  |  |  |  |  |  | a. |  |  |  |  |  |  |  |  | 0 |  |  |  | a | $\square$ |  |  |  |  | a |  |  |  |  |  |  |  | 4 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | en |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |  |  |  |  |  |  | $x$ |  |  |  |  |  |  |  |  |  | 2 |  |  | $x$ | $\underline{2}$ |  |  |  |  | $\underline{y}$ |  |  |  |  |  |  |  | 2 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 5 |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  | 3 |  |  | 0 | 0 |  |  |  |  | 0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 4 |  |  |  |  |  |  | 4 |  |  |  |  |  |  |  |  |  | 1 |  |  | 4 | $\checkmark$ |  |  |  |  | c |  |  |  |  |  |  |  | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\infty$ | 0 |  |  |  |  |  | $\cdots$ |  |  |  |  |  |  |  |  |  | 0 |  |  | $\infty$ | $\infty$ |  |  |  |  | $\infty$ |  |  |  |  |  |  |  | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 2 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | a | $\underline{1}$ |  |  |  |  |  | $\underline{\sim}$ |  |  |  |  |  |  |  |  |  | $\underline{L}$ |  |  | c | $\sim$ |  |  |  |  | $\infty$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | O | O |  |  |  |  |  | O |  |  |  |  |  |  |  |  |  | 0 |  |  | 0 | $\bigcirc$ |  |  |  |  | 0 |  |  |  |  |  |  |  | O |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 4 | - |  |  |  |  |  | 12 |  |  |  |  |  |  |  |  |  | 1 |  |  | 4 | 4 |  |  |  |  | U |  |  |  |  |  | . |  | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 4 |  |  |  |  |  | (1) |  |  |  |  |  |  |  |  |  | 4 |  |  | 4 | 4 |  |  |  |  | 4 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | $n$ |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  | 2 |  |  | cos | 0 |  |  |  |  | 0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | 5 |  |  |  |  |  | 2 |  |  |  |  |  |  |  |  |  | 2 |  |  | 2 | 2 |  |  |  |  | 3 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  | $1-$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  | O |  |  | 0 | 0 |  |  |  |  | 0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 2 |  |  |  |  |  | 2 |  |  |  |  |  |  |  |  |  | 2 |  |  | 2 | 2 |  |  |  |  | 2 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  |  |  |  | O |  |  | 0 | 0 |  |  |  |  | O |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  | 0 |  |  |  | 0 |  |  |  |  | - |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\pm$ |  |  |  |  |  |  |  |  |  |  |  | $\pm$ |  |  |  |  | $\xrightarrow{+}$ |
|  | OMPIL | 150 | Br |  |  | dat | TE |  | APPAO | OVED | By |  | DA | TE |  | CHECM | ED ${ }^{\text {br }}$ | r |  | OA |  |  |  |  | UNIT | NO. |  |  |  |  |  |  |  | UNI | I | Mame |  |  |  |  |  |  |  |  | RCuis | 1 | ST | No. |  | HEY. |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

FIGURE 5.7-1. CIRCUIT LIST TRANSCRIPTION FORM, EDD 1760
a - denotes use of alpha character
n - denotes use of numeric character

*     - denotes that an alpha character may be used for Non Back Plane wires

LOGIC SCHEMATIC

(A)

(B)

(C)

FIGURE 5.7-2. DETERMINATION AND TRANSCRIPTION OF THE ORIGIN OF SINGLE CIRCUIT

LOGIC SCHEMATIC

(A)

(B)

FIGURE 5.7-3. DETERMINATION AND TRANSCRIPTION OF CIRCUIT NUMBER FROM A CIRCUIT WITH MULTIPLE ORIGINS

CHARACTER
POSITIONS
$15 \Rightarrow 20 \quad$ Location (FROM)
The location of an Element is depicted in character positions 3 thru 6 on the bottom row of an element box, Figure 5.7-4, and is comprised of the Rack (3), Panel (4), Connector Block Row (5) and Connector Block Column (6). The 'From' or 'To' pin designations are depicted in character positions 1 and 2 for a line entering an element box or character positions 7 and 8 for a line leaving an element box. Figure 5.7-5 gives examples of the above.


## FIGURE 5.7-4. ELEMENT LOCATION AND TYPE DESIGNATION

$21 \Rightarrow 24 \quad$ Element Type (FROM)
The Element Type is depicted in character positions 3 thru 6 on the top row of an element box (Figure 5.7-4). The Element Type transcription for 'From' pins appears in Vertical Columns 21 thru 24 and for ' To ' pins, in Vertical Columns 32 thru 35, (Figure 5.7-5B). These character positions contain abbreviations which indicate the type of elements connected together. Most of the abbreviations may be found in the Design Automation Element representation book. The following list contains additional abbreviations that may appear in these columns:

| P | Plug |
| :--- | :--- |
| J | Jack |
| TB or Y | Terminal Bd. |
| C | Capacitor (also used as connector) |
| DS | Buzzer or bell |
| HS | Heat Sink |
| L | Choke |
| M | Meter |
| NE | Neon |

## 



FIGURE 5.7-5. 'FROM' AND 'TO' PIN LOCATIONS

CHARACTER
POSITIONS
25
EXPLANATION
"Z" (FROM)
The 'Z' Level (Figure 5.7-6) depicts the physical location of the wire wrap on a connector block pin. Two wire wraps are permitted to one pin. The ' $Z$ ' Level is applicable to Back Plane wires only. Vertical Character Position 25 is used to designate the 'From' pin 'Z' Level, and Vertical Character Position 36 is used to designate the 'To' pin 'Z' Level. The ground strip pins are allowed one (1) wrap only; the level is assigned as $Z 1$ automatically.


FIGURE 5.7-6. 'Z' LEVELS
$26 \Rightarrow 31$ Same as $15 \Rightarrow 20$ except this is the "TO" location.
$32 \Rightarrow 35$ Same as $21 \Rightarrow 24$ except this is the "TO" location.
Group
Group denotes the type of connection and method of wiring used. Five Groups exist. The character used to denote the Group is transcribed into Vertical Column 37.

The five Groups refer to connections as defined below:
(0) Between two pins not on a wire wrap frame.
(1) Between two pins on the same wire wrap frame (machine installation).
(2) Between two pins on the same wire wrap frame (manual installation).
(3) Between two pins on the same frame non-wire wrap connection such as current loops, etc.

|  | (4) Manual calculation of Gardner-Denver installed wires which cannot be handled through the normal Back Plane processing, specifically ground wires along the 'M' or 'R' pin columns of a connector block. The cards for these wires are entered directly into the Circuit List. No wire entered through the normal Back Plane processing may carry this group number. At present this group is special for the B 5000 System. |
| :---: | :---: |
|  | (5) Between two pins of different frames of the same rack (Inter-Frame Jumpers and Cables). |
| $38 \Rightarrow 47$ | Gardner Denver Wire Wrap Information |
|  | If the wire is a twisted pair, columns 38 thru 42 are used to identify the return "FROM" pins. If the wire is a twisted pair, colums 43 thru 47 are used to identify the return "TO" pins. |
| $48 \Rightarrow 52$ | Wire Sequence Number |
|  | The Wire Sequence Number indicates the order in which wires are installed on frames and is applicable to Back Plane wires only. |
| $53 \Rightarrow 56$ | Wire Size and Type |
|  | Gage size $12 \Rightarrow 36$ |
|  | Type - TW - Thin Wall |
|  | TP - Twisted Pair |
|  | CX - Coaxial Cable <br> SD - Solid Wire |
| $57 \Rightarrow 59$ | Length of Wire |
|  | Gardner Denver Wire Wrap Information |
|  | The length of wires between "FROM" and "TO" pins is measured in increments of two tenths of an inch, which is the approximate physical distance between two wire wrap pins. A figure of 24 in character positions $57 \Rightarrow 59$ indicates the length of wire in terms of 24 wire wrap pins resulting in $24 \times 2$ or 4.8 inches. |
| $60 \Rightarrow 70$ | Added Information |
|  | Used for Engineering Project Information or specific information on a given connector. |

71
Status



CODE
1

4

5

6

8

NAME
Wire
Wire
Add
NAME
Wire
Wire
Add
Clerical

Access Wire

Clerical Add

DESCRIPTION
Physically remove this wire from the equipment. (Also delete from $\mathrm{C} / \mathrm{L}$ ).

Physically add this wire to the equipment. (Also add to C/L).

Delete this wire from the C/L only. This change does not affect the wiring in any way.

This wire must be removed with the deletes and added with the adds to facilitate adding or deleting a wire underneath it.

Add this wire to the C/L only. This code will always have a matching wire listed under code 5.
$76 \Rightarrow 80 \quad$ Undefined.

### 5.8 INSTALLATION CHECK LIST

1. Remove packing and locate cabinets. Section 5.1-1 of D \& D Manual.
2. Bolt cabinets (Processor, I/O, D \& D, CC and Core Memory) together. Level and install trim.

NOTE

> The process of bolting these cabinets together will necessitate swinging gates open. Where a unit has gates on both sides, open both sides as there is a slight possibility of unbalance with only one side open when the unit is free standing. On units with only one gate, bolt the side with no gate first. and then swing the gate to bolt the other side.
3. As the process of adjusting the heads on the drum may be lengthy, it is suggested that the Drum Cabinet be placed in position and wired up first so that the head adjustment can go on concurrently with the hook up on the system. Refer to Section 3.3-1 of the Drum Memory Technical Manual. Prior to applying power, refer to Section 5 of the B 430 Manual.
4. While electricians are hooking up primary power to Power Supply, install convenience and fan cables in the main frame cabinets. Refer to Figure 5.2-3, Detail B, of the D \& D Manual. Install the ground straps between the cabinets. Refer to Section 5.3-1 of the D \& D Technical Manual.
5. Install ground cables from $D \& D$ to Individual Cabinet Regulators.
6. Install power cables ( $D C$ and $A C$ ) from Power Supply Cabinet to D \& D (where required by special conduit, it may be necessary to cut off and relug certain cables at the D \& D panel). Refer to Section 5.3-1 of Power Supply Technical Manual.
7. Connect inter-unit cables. Refer to B 5000 System Special Instruction. Document All891660.
8. Lay out all peripheral unit cables. Do not hook up the D \& D end until after power checkout on main frame units.
9. Make resistance checks in Core Memory according to the B 460 Manual, Section 5.4-1.
10. Check out power as described in Power Supply Manual, Section 5.
11. Check out maintenance panel functions (unit checks).
12. Hook up peripheral equipment and check LOCAL and REMOTE operation of each. Manpower permitting, the LOCAL check of peripheral equipment may have been accomplished concurrently with other operations.
13. Check all multis and record settings.
14. Run system tests.
15. Place MCP on Drum and run test ALGOL and/or test COBOL programs.

## SECTION 6

## CIRCUIT ANALYSIS

### 6.1 GENERAL

## INTRODUCTION

The B 5000 System Power Supply provides all DC voltages required for proper operation of the system, and 115 V AC for the Convenience Outlets and Fan Motor Power.

The voltages are distributed through the Display and Distributions Cabinet to the Central Processors, Central Control, Core Memories and the Input/Output which are the Main cabinets of the system; and also to the Control Console.

All power is supplied through the Distribution Panel in the D \& D Unit EXCEPT -19 V which comes from the Power Supply via the D \& D Cabinet to the cabinets with regulator units.

The peripheral units not receiving power from the Main Supply for example, the Drum Memories, Readers, Punches, Printer, Magnetic Tapes, etc., will be dealt with separately and connected electrically for optimum phase balance according to the Pre-Installation Planning Manual.

The raw voltages of the System Supply are developed from transformers of the constant voltage type, and are used as inputs to voltage regulators, drive voltage sensing and shut-down circuits, and energize Control Relays. The raw supplies are also used directly without external regulation within the B 5000 system.

The voltage regulators (B 5000 Regulator Power Unit) develop the regulated voltages $-1.2 \mathrm{~V},-4.5 \mathrm{~V}$ and -12 V . The regulator units are physically separate and each unit provides its own three (3) regulated voltages. There are six (6) of these power units in a maximum system configuration, one in each of the Main cabinets except the Display and Distribution cabinet, Drum cabinet and the Power Supply cabinet. Each of the three voltages, provided by the power unit of each cabinet, is sensed for over and under voltage within the Display and Distribution cabinet. The status is shown by indicator lights.

Excess Current is also sensed from the power unit (-12V Regulator), and indicated on the Power Maintenance Panel located in the Display and Distribution cabinet. In addition, the +20 V and +100 V Supplies are sensed only in the Display and Distribution cabinet and indicated on the Power Maintenance Panel.

Overheat in the cabinets, and excess current drawn from a power unit ( -12 V Regulator) and the other FAIL conditions provide automatic shut-down of the system Power Supply.

Voltage is controlled by DC relays. The relays sequence the supplies ON and OFF, provide delays, control peripheral units and Core Memories, and serve inhibit functions.

The operation of the fans in each cabinet, and power for the running of the Elapsed Time Meter is under the control of the relay contactors. Also under power control, but not directly associated with the contactors, is a manual switch to remove DC power from Core Memories and the Regulator Units.


FIGURE 6.2-I. -2LV AND -I2OV SUPPLY


FIGURE 6.2-2. -19/12V SUPPLY


FIGURE 6.2-3. + 20V AND +50V SUPPLIES


### 6.2 UNREGULATED SUPPLIES

There are six (6) Power Transformers supplying eleven (11) separate raw voltages: $\pm 19 \mathrm{~V},+20 \mathrm{~V},-24 \mathrm{~V}-\mathrm{A},-33 \mathrm{~V},-38 \mathrm{~V},+50 \mathrm{~V},+74 \mathrm{~V}, \pm 100 \mathrm{~V}$, and -120 V . These transformers are supplied from the input line voltage.

The primary windings of all the transformers except transformer 5 are controlled through contacts of power control relays. Transformer 5 provides -2LV-A (control voltage) for power sequencing and -120 neon voltage as soon as primary power is applied. Refer to Figure 6.2-1. The -l20 neon voltage is only available in the Power Supply unit until Kl2 is picked. Also, at this time, 115 V , 60 cycle power is supplied to the convenience outlets. Each transformer primary is protected by a circuit breaker.

## CIRCUIT DESCRIPTION

Refer to Figures 6.2-2, 3, 4, and 5.
Transformers 1, 2, 3, 4 and 6 are of the constant voltage type. These transformers stabilize line input fluctuations from $\pm 13$ percent to approximately $\pm 1$ percent, and are used with supplies requiring this regulation.

When supplies require the use of the complete secondary tranformer winding, bridge rectifiers are used. Circuits of this type are $+74 \mathrm{~V},-120 \mathrm{~V}$, and the $\pm 100 \mathrm{~V}$ supplies. Other circuits requiring only partial use of their transformer secondaries use the two full wave diode rectifier circuits.

The Surge Suppressors (SP) across the transformer secondary windings are of the selinium stack type and are used to suppress the starting surge, due to the large amount of capacitance. They have no function during normal supply operation.

The relays $\mathrm{K} 1, \mathrm{~K} 2$ and K 5 are used to shunt the current limiting series resistor circuits which prevent the filter capacitors from drawing an excess of current which could damage the rectifier circuits at the onset of power. As the capacitors charge, the relays pick and shunt the current around the limiting resistors.

The fans in each unit, which are tied in parallel across the 115 V AC line, are used to cool the individual unit cabinets.

The Elapsed Time Meter indicates the time in hours that the DC Power has been available to the system.


FIGURE 6.2-5. +1OOV AND -100V SUPPLIES
$6.3+20$ VOLT ELECTRICAL SWITCH

## INTRODUCTION

The +20 V Electrical Switch is a circuit which provides the means of controlling the +20 V Power Supply. This circuit is used to insure that the +20 V power is supplied to the transistor circuit prior to the negative voltages. In this way, damage to circuit components is prevented.

This circuit also provides a means of removing the negative potentials from the circuitry, prior to removal of the bias voltage when power is lost due to a power failure, or during power shut down.

## CIRCUIT DESCRIPTION

Refer to Figure 6.3-1.
In the quiescent state, the emitter follower transistor Q1 has a ground input at DA K9 11 and Q2 is cut off. (This is for Power OFF state.)

The collector voltage of Q2 is from the +20V Supply Common and, depending on whether the transistor Q2 is cut off or saturated, this +20 Common is completed or open, thereby acting as a switch. The +74 V and the -24 V are bias voltages used in this switch. The -24 V is used on the collector of Q1 rather than -12 V which is not available prior to the +20 V switch. The -24 V is available with the wall circuit breaker ON .

The input at DA K9 11 ( +20 Control from D \& D cabinet), is the input from Control Relay Kl9 in the Display and Distribution cabinet. When the power fails in any manner, the +20 V Supply is the first supply that starts down. All other voltages follow in sequence.

During normal operation -12 V is supplied thru a 12.1 K resistance to DA K9 11. Negative 24 V is available with the wall circuit breaker on. This back biases the diode CR3, allowing base drive current to flow through diodes CR2 and CRI. With the emitter of Q1 tied to +74 V , transistor Q1 is saturated. With Q1 on, negative drive current is supplied to the base of Q2 turning it on through the forward biased base emitter junction to ground. With the transistor Q2 on, the +20 V Common circuit is complete and +20 V is available to the system.

During a power failure or shut down, DA K9 11 is false (ground), shunting the Q1 base drive current, and allowing +74 V through resistor RL to take Q1 to less conduction. With Q1 conducting less, +74 V through resistor R1 cuts off Q2, opening the +20 V common. This drops the +20 V Supply and subsequent voltage will follow.


FIGURE 6.3-1. +2OV ELECTRICAL SWITCH

## IAMAMAMA

## $6.4+100$ VOLT ELECTRICAL SWITCH

## INTRODUCTION

The +l00V Electrical Switch provides a means of controlling the +100 V Power Supply. The switch circuit is used to insure that all other voltages are present on the system prior to the +100 V . The +100 V is used to develop the +20 V delayed to clear all flip-flops when power is applied.

## CIRCUIT DESCRIPTION

Refer to Figure 6.4-1.
In the quiescent state Q1 is in saturation due to the input at DA K9 09 being at ground. The emitter follower, Q2, is conducting enough to hold its emitter at approximately +0.9 V . Q3 will be cut off due to Q2. Q4 will also be cut off due to Q3 being at cut off. The $+100 V$ Supply will not have a ground reference due to Q3 and Q4. When the circuit goes from the quiescent state to operating state, Q1 senses the change from ground to -12V at DA K9 09. When the emitter of Q1 reaches approximately $-9 \mathrm{~V}, \mathrm{Q1}$ will cut off. At this time, Q2 will be biased on to almost full drive. $Q 3$ will remain off until Q3 receives full drive current. At that time, Q3 will switch to saturation. When Q3 switches, Q4 will also switch to saturation due to the collector emitter circuit of Q3 and Q4. Q4 receives its base drive from the -12V thru CR2. This action causes the collector of $Q 4$ to reference the +100 common line to near ground.

The capacitor and diode circuit in the collector of Q4 allows Q3 and Q4 to turn off at a very low collector voltage. During turnoff transistion, the current normally supplied by Q3 and Q4 comes. out of Cl thru CR3. The voltage +100 common decays toward $-100 V$ as $C 1$ becomes charged. To lower the surge current of Q3 and Q4 during turn on transistion, the amount of currrent going into Cl is limited by RlO. Cl charges on an RC time constant at this time.


FIGURE 6.4-1. +100V EIECTRICAL SWITCH

6.5 AC METER

## INTRODUCTION

The AC Meter indicates the voltage across any two legs of the input lines. It is controlled through a four position, two layer, rotary switch and provides monitoring of the three phase (3 3 ) AC input.

There are four neon indicators located on the Power Supply cabinet, adjacent to the AC Meter. When lit, they indicate Power ON. There is one light for each of the following combinations: $\varnothing \mathrm{AB}, \varnothing \mathrm{BC}, \varnothing \mathrm{AC}$ and $\varnothing \mathrm{AN}$.

## CIRCUIT DESCRIPTION

Refer to Figure 6.5-1, AC Monitoring Circuit.
In the following explanation, only one position of the AC Meter switch and the accompanying light will be considered. The other three positions and circuits are similar.

With the rotary switch in the position shown in the figure, the AC Meter is monitoring the potential across phases $A$ and $N$ (neutral). The circuit runs from $\varnothing \mathrm{A}$ to $\mathrm{D} 1, \mathrm{Ol}$ or the rotary switch, through the meter, 02, D2 to neutral: the meter will read the voltage between these two legs.

Also across these two legs is the neon and its resistor EA M7. When this light is $O N$, it indicates there is power across these two phases.


FIGURE 6.5-1. AC MONITORING CIRCUIT

### 6.6 ELAPSED TIME METER

## INTRODUCTION

The Elapsed Time Meter indicates in hours the time that DC power is available to the system. This meter is located on the system Power Supply cabinet.

## CIRCUIT OPERATION

Refer to Figure 6.6-1.
The meter is connected between $\varnothing_{\mathrm{A}}$ and Neutral of the input power line. The meter is protected by a 15 amp . circuit breaker, and is controlled through the 03 , 04 contacts of power contactor Kl2. The contactor is energized and its contacts close any time power is applied to the system. Also shown in the figure is the distribution of the $\emptyset \mathrm{A}$ and Neutral, for use with system fans and convenience outlets.


FIGURE 6.6-1. AC DISTRIBUTION, $\varnothing \mathrm{A}$

### 6.7 METER CHECK SWITCH

## INTRODUCTION

The Meter Check switch is a five deck rotary wafer switch located on the Power Supply Indicator Panel. The Meter Check switch is used to individually monitor the voltage and amperage of the DC supplies.

The voltmeter is 1 millamperes movement and ranges $0-50 \mathrm{~V}$. The ammeter is 1 50 millivolt movement and ranges $0-5 \mathrm{~A}, 0-10 \mathrm{~A}, 0-50 \mathrm{~A}$, and $0-100 \mathrm{~A}$.

The Meter Check switch is used in conjunction with a voltmeter and an ammeter to select and monitor a given DC Supply.

## CIRCUIT OPERATION

In the following discussion, only the monitoring of the +2OV DC Supply will be explained, all others are similar.

For the output of the +20 V Supply refer to Figure 6.2-3. At the terminal board ED K6 O1 and ED K6 02 of the schematic, two lines go out to the Meter Panel. These lines are labeled EA LO OL and EA 1003 and continue in Figure 6.7-1.

In Figure 6.7-1 a table indicates that when monitoring the +20V Supply, the rotary switch will be in a position "M", and the voltmeter should read +20 V , and the ammeter should be read on the 50 amp scale.

The +20 V at EA 1003 goes to pin M of Deck-1, through the swinger to pin A, through the voltmeter, the 50K resistor EA J2, pins M and A of Deck-5, pins A and M of Deck-2 to +20 V common EA JO 11. This circuit monitors the +20 V DC voltage.

The current is monitored through the following circuit: EA LO 03, pins M and A of Deck-3, the emitter, pin A and M of Deck- 4 to EA LO OL and back to the Power Supply.

6.8 METER CHECK CIRCUIT

INTRODUCTION
The Meter Check Circuit provides a means by which the meters themselves can be checked.

Fixed potentials are supplies such that with the rotary switch in Meter Check position ( $V$ ), the meters are examined for full deflection of their needles. These potentials are +5 V and 50 milliamperes.

## CIRCUIT OPERATION

Refer to Figure 6.7-1.
The voltmeter check is through the following circuit: The +20 V Common (EA JO 11), Deck-2 pins A and V, Deck-5 pins A and V, the voltmeter, A and V Deck-1, 5K resistor R2, the 1 K potentiometer to +20 V . The potentiometer R2 is adjusted to establish +5 V for the voltage check.

The ammeter check is from the $+20 V$ Common, pins $A$ and $V$ of Deck- 4 , ammeter, pins A and V of Deck-3 through the variable resistor Rl to +9V. This +9 V is established from +20 V Common, 9 V zener diode, 500 ohm resistor to +20 V . The IK potentiometer Rl is used to adjust the ammeter current to 50 ma .
6.9 POWER OFF SWITCH

INTRODUCTION
The Power OFF pushbutton switch is used to shut down power and is located on the Indicator Panel of the Power Supply cabinet.

CIRCUIT DESCRIPTION
Refer to Figure 2.6-5.
There are three sets of contacts in the Power OFF switch. One set is in the HOLD circuit fo relay K13, the Main Power relay. The second pair picks relay K15, sending a Power OFF signal to the peripheral units. The third pair of contacts holds the drop relay Kl4 to provide the delay for the peripheral to shut down.

### 6.10 POWER CONTROL

## GENERAL

Power for the B 5000 system is controlled through the use of DC relays and contactors. There are seven (7) DC relays which control the distribution of DC Power to the main units and the peripheral equipment. These relays provide DC Power to the system in the proper sequence when applying power, and provide the removing of DC Power in the proper order when removing power or during a power failure either within the Power Supply itself or a power failure within one of the units of the system. There are two (2) DC contactors which control the AC input to the system.

CONTACTOR OPERATION

Relay KII
Refer to Figure 6.2-4 for Relay Kll.
This relay opens and closes the primary winding of Power Tranformers 1 and 4.

Relays K12
Refer to Figure 6.2-4 for Relay Kl2.
This relay opens and closes the primary windings of Transformers 2, 3 and 6. Relay Kl2 also controls the -120V Supply, Cabinet Fans and the Elapsed Time Meter.

CONTROL RELAY OPERATION

Relay Kl3
Refer to Figure 2.6-5.
K13 controls the pick and drop of KIl and K12. It is the main Power ON relay, and is controlled through the Power ON and Power OFF buttons, the overvoltage, excess current and overheat sensing.

Relay K14
K14 allows 150 ms delay during Power OFF to insure that the peripheral units have time to function. Kl4 is a slow release relay.
Relay Kl5Sends Power ON and Power OFF signals to the peripheral equipment.
Relay Kl7
Inhibit Interlock to peripheral units and -24VB to DC Indicators.
Relay K18
Removes Lockout ground to Core Memories and 1 MC clock in Central Control.
Relay Kl9
Decoding matrix inhibit, +20 V switch control and Core Memory Supply delay.
Relay K20Display and Distribution cabinet cover interlock.The following list explains the use of the various contacts of the controlrelay.
RELAY CONTACT FUNCTION

| RELAYS | PIN NOS. | FUNCTION |
| :---: | :---: | :---: |
| K13 | 7 \& 9 | K13 hold circuit |
|  | 8 \& 10 | Pick Kll and Kl2 |
|  | 14 \& 16 | Pick Kl8 |
| K14 | 8 \& 10 | 150 ms slow release |
|  | 7 \& 9 | Power ON to peripheral units |
| K15 | 8 \& 10 | Hold circuit to insure K15 does not drop prior to Kll |
|  | 7 \& 9 | Power OFF to peripheral |
|  | $5 \& 7$ | Power ON to peripheral |
| K17 | $5 \& 7$ | Inhibit power to peripheral units |
|  | 9 \& 11 | Ground interlock to peripheral |
|  | $8 \& 10$ | -24VB for DC Indicators |
| K18 | $5 \& 7$ | Remove Lockout ground to Core Memories and 1 MC Clock |
|  | $8 \& 10$ | Discharge Kl8 slow pull capacitor |
|  | 8 \& 6 | Charge Kl8 delay capacitor providing 500 ms delay |

## RELAY CONTACT FUNCTION (Continued)

| RELAYS | PIN NOS. | FUNCTION |
| :---: | :---: | :---: |
| K19 | 7 \& 9 | Control to +20V switch |
|  | 11 \& 13 | False to inhibit (decoding Matrix) |
|  | 14 \& 16 | 40 ms delay |
|  | $13 \& 15$ | True to inhibit (decoding Matrix) |
|  | 8 \& 10 | A delay allowing Core Memory Supplies to start down first |
| K20 | $4 \& 5$ | -l20V to neon displays |
|  | 7 \& 8 | -l00V to neon displays |

### 6.11 POWER ON

Refer to Figure 2.6-5.
The main wall breaker supplies -24 V relay control voltage, and 115 V AC for convenience outlets through the system.

With the depression of the Power ON button S2 (A5), Relay Kl4 (6B) energizes, sending through its contacts 7 and 9 a true (Power ON signal) to the peripheral units. Contacts 8 and 10 charge the two $50 \mu f d$ capacitors which effect the slow release of KIL. The slow release, 150 ms , insures that a signal of sufficient length has been generated independent of the length of time the Power ON button is depressed.

The Power ON button completes the following circuit for the pick of Relay K13, the Main Power Control relay: -24 VA ( 5 A ), S 2 switch, pins 1 and 4 of relay Kl3 (5C), KI3 coil and the saturated transistor Q1 to ground. With the pick of K13 contacts 8 and 10 pick the two relay contactors K1l and K12. These relays close the primary windings of the Power Transformers. (Reference Drawing Dll918448 - Supplying DC Power.)

Contacts 7 and 9 of K13 provide the following hold circuit for K13: -24VA (4B), the three Power OFF switches in series, the contacts 7 and 9, the coil, pins 1 and 4 of K13 and the saturated transistor Q1 (5D).

This relay remains energized during normal operation. The contacts 14 and 16 of Kl3 close the pick path for K18 (6D). However, the K18 contacts 6 and 8 allow the charge of the $325 \mu \mathrm{fd}$ capacitor which delays the pick of Kl8 for 500 ms . This delay is necessary to provide time for the DC Supplies to settle down.

With Kll picked and dropped, turning on peripheral units, K13 picked and held, giving DC Power, K18 to inhibit undervoltage sensing during Power ON and all power interlocks removed, the system supply is in a normal operation status.
6.12 POWER OFF

Refer to Figure 2.6-5.
The depression of the Power OFF button either on the Display and Distribution cabinet, the Power Supply cabinet, or the System Console, will open the HOLD circuit for K13. With the drop of K13, K1l and Kl2 will both drop, opening the primary windings of the power transformers removing DC Power. The -2LVA and 115 V AC remain on the system.

### 6.13 UNDERVOLTAGE INHIBIT

Refer to Figure 2.6-5.
Prior to the depression of the Power ON button, but with the relay voltage available ( -24 VA ), relay Kl9 will be energized through the normally closed contacts 7 and 5 of relay K18.

With the Power ON button activated, K18 picks dropping Kl9. However, Kl8 is a slow pick relay ( 500 ms ), and during this time a true level ( -12 V ), through contacts 13 and 15 of K19, is sent to the undervoltage sensing during the time required for the DC Supplies to come up and settle down. Upon the completion of the 500 ms delay, K18 picks. K19 drops and the line to the inhibit circuitry goes false through the transferred contacts 11 and 13 of K19. The -12 V Inhibit Level is sent to the $\mathrm{D} \& \mathrm{D}$ sensing panel to inhibit any sensing during the Power ON period.
6.14 PRE-STOP (PGDL) 1 MEGACYCLE CLOCK IN CENTRAL CONTROL

Refer to Figure 2.6-5.
This control line is used to inhibit the 1 MC Clock in Central Control in the event that the Main System Power is not normal. For example; Power failure, Power shut-down, or DC Lockout.
$6.15+20 V$ SWITCH CONTROL LEVEL
Refer to Figure 2.6-5.
This control line in normal operation is true and provides the ON condition for the +20 V electrical switch in the common line of the +20 V Power Supply. It is turned ON or OFF through contacts of K19. Relay K19 is picked by the drop of K18, which is dropped by the drop of K13. Relay K13 is de-energized by any Power OFF or Power failure condition. Through the transferred contacts 7 and 9 of K19, the +20 V switch opens the +20 V Supply. This supply is instrumental in initiating and sequencing down of all DC system Power except the -20VA.

## $6.16-24$ VOLT B

Refer to Figure 2.6-5.
The $-24 V B$ is DC indicator voltage and is applied through contacts 8 and 10 of relay K17. K17 is picked with the -12V regulated Supply. The -2 LVB differs from the -24 VA only in that it is controlled through Kl7, insuring that DC Power is on the system prior to the indicators being lit. Were -2LVA used on the DC indicators, false indications would occur.

As -2LVA is available with the activation of the circuit breaker, it is independent of the DC Supplies.

### 6.17 POWER INTERLOCK (PERIPHERAL UNITS)

Refer to Figure 2.6-5.
There are two control lines connected with this function, one labeled $O N$ the other OFF. With the Power ON button activated, relay Kl4, (slow release 150 ms ) is energized. The contacts 8 and 10 provide a charge path for the two $50 \mu \mathrm{fd}$ capacitors across the coil. These capacitors effect the slow release of Kllu. The contacts 7 and 9 transfer and provide a true, out to the peripheral units through the contacts 7 and 5 of K15. K15 is not picked at this time.

The purpose of the slow release of Kl4 is to insure that a peripheral ON or OFF signal is of sufficient duration for the peripheral unit to activate, independent of the time the button is manually activated.

During a Power OFF operation, relay K15 is energized supplying a true through the transferred contacts 8 and 10 , holding contacts for Kl5 and 7 and 9 of Kl5 to the peripheral units as a Power OFF signal. Relay Kl4 is picked also at this time to supply the delayed release. However, there will be no peripheral ON signal due to the transferred contacts 7 and 9 of Kl5.

In the event of a Power failure, Kl7 is de-energized as soon as the -12V regulated Supply is lost. This is lost immediately following the +20V Supply. which drops with the pick of KI9 through the +20 V electrical switch. With the drop of K17, the Interlock Line is grounded through the transferred contacts 9 and 11 of K17.
6.18 COVER INTERLOCK

Refer to Figure 2.6-5.
This Interlock insures that the neon indicators within the Display and Distribution Cabinet are inoperative any time the machine covers are in place. Power is supplied to the neon indicators through this Interlock switch and the contacts of K2O any time the covers are removed.

With the covers in place on the Display and Distribution cabinet, K2O is deenergized and the neon displays are inoperative.

With the covers removed, K20 picks and contacts $7 \& 8$, and $4 \& 5$ supply Power to the indicators.

### 6.19 VOLTAGE SENSING

GENERAL DESCRIPTION
The B 5000 system has facilities for sensing over and under voltage conditions for the $-12 \mathrm{~V},-4.5 \mathrm{~V},-1.2 \mathrm{~V},+20 \mathrm{~V}$ and +100 V . In addition, excess current from the -12V Regulator and overheat conditions are sensed. These conditions will shut down the Power Supply. The +20 V and +100 V are sensed in the Display and Distribution cabinet. The remainder of the voltages and excess current and overheat conditions are sensed in the Display and Distribution, but they are also sensed by cabinet.

Using this method, a visual indication can be presented. For example: the voltage that failed, over or under voltage, and the cabinet where the failure occurred. Overheat is indicated by the cabinet causing the failure. Excess current is indicated by cabinet, -12V Indicator ON, and EC Indicator ON. Only the -12V regulator Supply is sensed for excess current.

## CIRCUIT DESCRIPTION

Figure 6.19-1 shows the sensing for Processors A and B. It also includes the gating for other sensing circuits. The following theory will discuss only the -12V sensing for Processor A. All other sensing is accomplished in a similar manner.

## CABINET FAIL INDICATOR

Each cabinet in the B 5000 system will contain a Voltage Regulator Power Unit which will develop $-12 \mathrm{~V},-4.5 \mathrm{~V}$ and -1.2 V . The outputs of the regulator are monitored in the Display and Distribution cabinet for overvoltage and undervoltage conditions.

The Voltage Sensing Circuit (VSC) has an input from the -l2V of Processor A at pin B4. Pins J6 and El receive a constant reference voltage of -4.5 V from the Voltage Reference Package (RV). The reference voltages are used to sense for a $\pm 10$ percent change in the -l2V Supply.

Assuming the -12V Supply developed an undervoltage condition, the output of the Voltage Sensing Package, Pin Kl, would go false indicating a FAIL condition. The FAIL condition is sensed at the AND gate AE A9 Ll, pin Dl. The output of the AND gate, pin Al, will then become false and pin B9 of AE A9 A7 will become false. The output of the switch, pin C9 will become true. The output of the AND gate AE BO L6 will become true at pin L6, switch AF Bl A2 will have a false output at CO. The false at CO is sensed at B3 of the Relay Package. The relay will now pick (see inset schematic of the Relay Package in Figure 6.19-1), supplying a ground return for the Processor A.

The -2LV applied to the other coil is a HOLD circuit until the CLEAR button is depressed. The $-24 V$ is from the Main Power Supply and is always present unless the Main Power switch to the Power Supply is OFF. Due to this condition, even
though the Power Supply shuts down, a visual indication of the failure will exist until it is cleared.

## VOLTAGE INDICATOR

The false output of the Voltage Sensing Circuit (VSC) at pin Kl feeds AND gate AE B9 Y2, pin P2, which in turn will make the output at N2 false. This output is sensed at AE B9 Y3, Pin X3. The output of AE B9 Y3, pin Y3, becomes false, which in turn makes switch AF B9 Y7 cut OFF, making its output at R5 true. The true into AND gate AF Bl Y2, pin 2, will make its output true, which is then switched by switch AF B1 N7. The false from switch AF Bl N7 picks the relay in package AF B2 N7 which turns ON the -12V Indicator.

## UNDER VOLTAGE FAIL INDICATOR

The false output of AND gate AE B9 Y2, pin N2, also feeds AND gate AF BO Yl, pin Ul. The output pin Yl of AF BO N7, turns switch AF BO N7 OFF. The true output of switch AF BO N7, pin W5, makes the output of AND gate AF BO Y2, pin N2, true. The true is inverted by switch AF BO N7. Its output at pin S7 picks the relay in Relay Package AF B2 N2 which turns ON the -l2V Under Voltage Indicator.

POWER OFF CIRCUIT
The true output of switch AE A9 A7, pin C9, feeds AND gate AE BO L6, pin K6, and AND gate AF AO Y7, pin X5. AND gate AF AO Y5, pin Y5, will have a true output feeding pin P6 of AF AO Y6, the Power OFF OR gate. The true output causes the output of switch AF Bl A7, pin J5, to become false. The false output is transmitted to the control transistor of Kl3 in the Power Control circuitry. This transistor will cut OFF, breaking the Kl3 coil circuit. Kl3 will drop out, dropping primary power to the Power Supply. The primaries of the input transformers have two contactors in the AC line; Kll and Kl2, which are dropped by K13.

## INHIBIT OPERATION

The Power Supply Inhibit Input to switch AE B9 A7, pin B9, controls the sensing circuits for Power ON operation. The input from Power Supply will be true for 25 ms when Power is applied. This will be switched to a false switch AE B9 A7, which will inhibit any type of sensing until the Power Supply voltages are settled down.


### 6.20 VOLTAGE SENSING PACKAGE

## INTRODUCTION

There are twenty Voltage Sensing Packages such as shown in Figure 6.20-1. One circuit is used for each of the three separate voltages ( $-1.2 \mathrm{~V},-4.5$, and -12 V ) in the B 5000 Power Regulator Unit. There are six power regulator units in a maximum system. A total of eighteen voltage sensing circuits are used for these voltages. The +20 V and the +100 V are also sensed for undervoltage and overvoltage requiring two additional sensing circuits for a total of twenty. These packages are located in the Display and Distribution Cabinet.

The Voltage Sensing Package is a circuit providing two separate outputs. An output when an overvoltage is sensed and an output when an undervoltage is sensed. Both outputs in normal operation (neither an overvoltage or undervoltage condition exists) have a negative output (true). With the detection of an overvoltage, output 1 becomes false. With an undervoltage detection, output 2 becomes false. At no time are both outputs false at the same time.

Figure 6.20-1 shows multiple inputs to the base of transistor Q2 and four separate collector resistors. Any one, or any combination of these four resistors is used to supply the collector voltage for any chosen voltage to be sensed. The input to the Ql base is also determined by the voltage sensing.

For the following explanation, the sensing package used with the -1.2 V regulated Supply will be used.

## CIRCUIT DESCRIPTION

When used to sense the -1.2 V regulated Supply, the input $\mathrm{IN}-\mathrm{RV}$ is at -9 V obtained from the voltage reference package. Inputs $\mathbb{N}-A, \mathbb{N}-B$, and $\mathbb{N N}-\mathrm{C}$ are not used. IN-D is -1.2 V from the -1.2 V regulator output. With the base and collector voltage set, transistor Q1 is in conduction, and the junction of the Q1 collector and the Q2 base is approximately -4.5 V . This potential keeps Q2 in conduction and the emitter at approximately -4.5 V . With the Q 3 emitter at -4.5 V and Q 3 base (IN V2) at -4.5 V from the voltage reference package, transistor Q3 is in conduction. Transistors Q2 and Q3 comprise a difference amplifier whose emitters are at -4.5 V .

Transistors Q4 and Q7 make up an amplifier and output stage for the sensing of overvoltage and are cut off. With Q7 OFF, the output 1 is true. Transistors Q5 and Q6 make up the final output for undervoltage sensing and also are cut off. With Q6 OFF, output 2 is true.

This is the normal state with Power Up and all conditions normal.
Should an overvoltage be sensed and the base of Ql driven more negative, Ql would go toward saturation and its collector increase in a positive direction. This positive switch would be felt on the base of Q2 and emitters of Q3 and Q5. Because Q2 and Q3 form a difference amplifier and work opposite and equal to each other, (Q2 increases conduction when Q3 decreases conduction), their emitter voltage does not change. However, the increased conduction of $Q 3$ supplies the


FIGURE 6.20-1. VOLTAGE SENSING CIRCUIT
base drive for Q4 taking it out of cutoff and into conduction. Q4 in conduction turns on Q7 giving a false out. Under the conditions of overvoltage, the emitter base junction of $Q 5$ is reversed biased and the output of Q 6 remains true.

On an undervoltage condition, the swing on the Q5 emitter would be negative and with its base at -4.5 V from the reference voltage package, $Q 5$ would conduct, driving Q6 $O N$ and the output false.

The diodes, CR2O and CR15, are ground clamps and prevent excessive positive voltage on the base of $Q 6$ and $Q 7$ when in cut off.
6.21 VOLTAGE REFERENCE PACKAGE

## INTRODUCTION

The Voltage Reference Package is made up of a circuit that develops three separate voltages for use in the voltage sensing circuits. These three voltages, -9 V and two separate voltages of -4.5 V each, are used as reference voltages in sensing for overvoltage and undervoltage.

## CIRCUIT DESCRIPTION

Refer to Figure 6.21-1.
In the quiescent condition, the transistors Q1, Q2 and Q3 are all in conduction.
Transistor Q2 is supplied base drive current through the bias circuit of R8, CR7 and Zener diode (CR27 (9V). This network establishes 9.2 V on the base of Q2. Through the emitter follower action of Q2 and its voltage divider network, R3 and the variable resistor R28, base drive current is supplied to turn on transistor Q3. With Q3 in conduction, the voltage divider consisting of resistors R2O, R22 and R21 provides a reference voltage of 9 V at the terminal "output -9 RV", for use in the voltage sensing package.

The two -4.5 V reference voltages at the output terminals labeled "OUT V1" and "OUT V2", are taken from the emitter of transistor Q1. The base voltage of approximately $-3 V$ is taken from the voltage divider consisting of resistors R22 and R21. With the emitter tied to a positive potential, Q1 is turned on and through the network of R23, Q1, CR25 and R24 the two outputs are obtained. The output at V1 will be -4.5 V and V2, due to the diodes CR25 will be somewhat less negative, approximately -4.2 V .



### 6.22 -12V REGULATOR

## GENERAL DESCRIPTION

The -l2V Regulator is of the standard series type with the output being sensed through a difference amplifier. The difference is amplified, inverted, and applied to the output as a corrective signal.

The -l2V Regulator provides circuitry for the detection of excess current being drawn from the supply. If excess current is drawn from the supply, the Main Power source is shut down automatically through a sensing circuit.

A - 12 V regulator is located in each of the major units except the Display and Distribution cabinet.

## CIRCUIT DESCRIPTION

Refer to Figure 6.22-1.
Transistor Q5 detects variations in the output of the regulator through the voltage divider R19, R36 and R17.

With the base of Q4 at a constant potential, developed by R22 and the Zener diode CR23, a constant potential will be developed at the emitters of both Q4 and Q5 through the common load resistor R20. Therefore, the emitter of Q5 of the difference amplifier is used as a reference against which the fluctuations of the base are compared.

The inverted difference is fed through diodes CR12 and CR10 to the base of the emitter follower transistor Q2 from the emitter to the two following stages if emitter followers, through the parallel regulator stages to the output.

Transistor Q3, whose base is held at a constant potential by the voltage divider R6, R9 and the emitter tied to ground, provides a constant current source to increase the base drive current to transistor Q2.

Transistor Q1 is biased through the variable resistor R35, R30 and R31. The variable resistor R35 is adjusted such that transistor Q1 is cut OFF. If the load on the regulator draws excess current, the emitter of the NPN transistor Ql will go negative and cause conduction which provides a true or negative output under a fail condition. Under normal operation and with Q1 just cut OFF, the output is false, or near ground.

THE - 4.5 VOLT REGULATOR
Refer to Figure 6.22-2.
The -4.5 V Regulator provides regulation for the -4.5 V from the source portion of the regulator. It also regulates the incoming current through the sink portion of the regulator.

The regulator, at times, supplies Power to the circuit loads that terminate at a voltage more negative than -4.5 V . At these times, current will flow in the reverse direction, or toward the positive potential. In this case, the -4.5 v . This negative source is flowing into the regulator through the -4.5 V normal output terminal, thereby overriding the -4.5 V source. With this condition existing, the incoming current must also be regulated, as it will vary the -4.5 V output. This is done in the sink regulator section.

## CIRCUIT DESCRIPTION

All transistors in this regulator are operating in conduction. They are biased in such a way as to handle both positive and negative excursions of the -4.5 V output.

## QUIESCENT STATE

Transistor Q1 is conducting through the circuit -12V, R5, its base emitter junction, and resistor R6, to +20 V . From the emitter of Q1, a base drive current is supplied to the base of the emitter follower which controls the voltage regulator stages. These stages supply the -4.5 V source output.

The sink regulator portion is controlled by $Q 5$. Q5 is supplied its base drive by Q3 of the difference amplifier. Q5 drives the first stage of the sink supply which in turn drives the 5 emitter followers.

## CIRCUIT OPERATION

For the following analysis, the -4.5 V output will be assumed to have changed in the positive direction, approximately 0.5 V . The positive change is felt on the base of Q2. Q2 and Q3 form a difference amplifier. The base of Q3 is held constant by the circuit consisting of Q4, R27 and CR22. R27 is adjusted for the desired output of -4.5 V . The difference amplifier will sense any variation and regulate accordingly. The positive change felt on the base of Q2 will cause Q2 to conduct less. The emitter of Q2 will become more negative, supplying more base drive for Ql. The emitter of Ql will supply more base drive to the emitter follower, which in turn will drive the regulator source supply transistors harder, causing the output to become more negative. The sink regulators controlled by the positive change felt on the collector of $Q 5$ and a positive change also felt on its base due to the increased conduction of Q3. The emitter of $Q 5$ will become more positive. The positive is felt on the base of the emitter follower controlling the sink regulator. The sink regulator will decrease in conduction.


FIGURE 6.22-1. -I2V REGULATOR


## THE -1.2 VOLT REGULATOR

Refer to Figure 6.22-3.
The purpose of a voltage regulator is to maintain a given DC voltage output despite normal changes in input voltage to the Power Supply, or normal load changes. A regulator contains essentially, a reference voltage against which the output voltage is compared, a difference amplifier for comparison, a buffer and a variable resistor (transistor stage, or stages) in series with the load. This transistor resistance is controlled by a sensing circuit which monitors the regulated output voltage.

The negative 10.8 V is dropped across the regulator and -l .2 V is dropped across the load.

## CIRCUIT DESCRIPTION

In the quiescent state, all transistors Q1 through Q7, are biased into conduction. Q2 and Q3 make up a difference amplifier. Q1 is a constant current source. Transistor Q4 is a voltage amplifier. Q5 is a driver. Q6 and Q7 are the variable resistance regulators.

Zener diode CR2 develops a constant voltage on the base of transistor Q1 (9.0V). Resistor Rl is used to drop the remaining input voltage. With the collector and emitter of Q1 both tied to a fixed potential, Q1 is a constant current source to supply drive current to the base of Q2 through the variable resistor R27. This allows the emitter resistor R20 to develop -1.2 V on the emitters of Q1 and Q3. Any variation in the output, either in the positive or negative direction, is felt on the base of Q3 which causes either an increase or decrease in conduction of Q3.

This difference in potential is amplified and inverted through Q3 and Q4, and applied through the emitter follower $Q 5$ to the bases of the two paralleled transistors Q6 and Q7. Transistors Q6 and Q7 are power transistors. Varying their resistance, regulates the output. Should the -1.2 V output go positive, this rise should be reflected on the base of Q3, causing Q3 to increase conduction. This increased conduction would develop a more negative potential on the base of Q4. This negative base drive on Q4 increases the conduction of Q4, forcing the collector to rise in a positive direction. A positive signal on the base of Q5 drives the emitter in a positive direction, providing less base drive to Q6 and Q7, thus driving their collectors and the output negative (back to -1.2 V ).


FIGURE 6.22-3. -1.2V REGULATOR
6.23 B 5000 PARALLEL PLATE PACKAGES

## INTRODUCTION

The basic operations of the standard Parallel Plate Packages used in the B 5000 system are described in this section. Included in this description is an explanation of the characteristics and use of these packages in the B 5000 system.

The description by no means exhausts the subject. It is only meant to give anyone who might work with these packages a general idea of their operation and use in the B 5000 system.

The following is a table of the B 5000 Parallel Plate Packages described in this text.

TABLE 6.23-1. PARALLEL PLATE PACKAGES

| DESCRIPTION | SChEmatic no. |
| :---: | :---: |
| SWITCH I | C-80661 |
| FLIP-FLOP 20-70 | C-1182424 |
| B.O. \& LINE DRIVER | C-1182507 |
| CLOCK OSCILLATOR * SQUARE AMP. | C-1182681 |
| MULTI $5.5 \mu \mathrm{~s}$ | C-11833100 |
| MULTI $20 \mu \mathrm{~s}$ | C-11833118 |
| MULTI 115 ${ }^{\text {m }}$ | C-11833126 |
| MULTI $300 \mu \mathrm{~s}$ | C-11833134 |
| MULTI 2.0 ms | C-11844719 |
| MULTI 4.9 ms | C-11833142 |
| MULTI 55ms | C-11833159 |
| MULTI 85ms | C-11833167 |
| DC LOCAL CLOCK DRIVER | C-11832771 |
| dELAY A 30us | C-11833175 |
| DELAY A 77 ${ }^{\text {S }}$ | C-11837143 |
| DELAY C 1.54s | C-10025518 |
| DELAY C 10ヶs | C-10025476 |
| DELAY C 10ms | C-11836681 |
| DRIVER 50-90 | C-11836392 |
| SXNCHRONIZER | C-11844735 |
| COMPRESSSOR | C-11844743 |
| DOUBLE DRIVER 90 | C-11918307 |
| INVERTRR DRIVER 90 | C-11902400 |
| FLIP-FLOP AMPLIFIER | C-11900347 |

6.24 FLIP-FLOP 20-70

## GENERAL DESCRIPTION

The high speed, 20-70, flip-flops are intended for use as active elements in current steering diode logic circuitry operating at frequencies up to 2 megacycles. It serves both as a one-bit memory and as a current amplifier.

## BLOCK DIAGRAM DESCRIPTION

The basic high speed flip-flop is shown as a block diagram in Figure 6.24-1. The flip-flop has two input sides, 1 and 0 , two corresponding outputs, and a clock line. The outputs are complements of one another, when one output is true, the other is false. An input signal may be in either of two states, true or false.


FIGURE 6.24-1. FLIP-FLOP BLOCK DIAGRAM
A false input signal will have no affect on the condition of the flip-flop. A true input signal will determine the state of the flip-flop at the next clock time.

The effect of a true input signal on the flip-flop depends upon which side, 0 or l, it appears. If it appears on the 0 side, the flip-flop will switch to the "O State" within a few tenths of a microsecond. If the flip-flop is already in the "O State", it will remain there. Similarly, a true input signal on the 1 side will cause the flip-flop to switch to the "l State". If the flip-flop is already in the "l State", it will remain there. A true signal may occur at either of the two inputs on a side; the unclocked input or the clocked input. If the signal occurs at the unclocked input, it will unconditionally set the flip-flop to the corresponding state. If the signal occurs on a clocked input, it will not set the flip-flop unless the clock is simulataneously true.

If both clocked inputs are true when the clock is true, the flip-flop will complement. That is, it will go from the stable state it is in to the other stable state.

## STATIC CONDITIONS

The analysis of the flip-flop can be simplified by first studying its two stable states. The circuit of Figure 6.24-2 shows only those components essential to these states. Since a DC condition is represented, capacitors are shown as open circuits and the delay line is shown as a resistor.

The flip-flop is shown in the " 0 State". Since Q2 is in saturation, $\mathrm{V}_{\mathrm{c} 2}$ is only a few tenths of a volt more negative than $V_{2}$. The collector current, $I_{c 2}$, will adjust itself to maintain this condition.

There are two resistor networks running from $V_{1}$ to the collector of Q2. The first network consists of RD2A and RIA. The resistance ratio is such that when $Q 2$ is in saturation, $\mathrm{V}_{\mathrm{b} 3}$ is more positive than ground. Therefore, the base of Q3 is back biased, ${ }^{\text {Q3 }}$ is OFF, and the 0 output is true.

The second network consists of resistors $R 4 A$ and $R 5 A$. This resistance ratio is such that the base of Q1 is more positive than $V_{2}$, so that Q1 is held OFF. When Q1 is OFF, $\mathrm{V}_{\mathrm{Cl}}$ is approximately -6 V . This voltage is determined by the resistance of R3, R4 and RD2.

The resistance of RD 2 is such that when $Q 1$ is $O F F, I_{2}$ is much greater than $I_{1}$. The resulting $I_{b 4}$ is enough to hold $Q 4$ in saturation and thereby make the 1 output false.

The value of $R 4$ is such that $I_{4}$ is much larger than $I_{5}$ when Q1 is OFF. The resulting $I_{b 2}$ is sufficient to hold Q2 in saturation. ${ }^{5}$ Therefore, if Q2 is made to saturate, the circuit alone will maintain Q2 in saturation.
$R 2=R 2 A, R 3=R 3 A$, etc.
Q1 and Q2 are interchangeable, as are Q3 and Q4. A signal applied to the 1 input will force Q1 into saturation. From symmetry it is apparent that once Ql saturates, the circuit will maintain it in saturation. In this state, Q3 will also be in saturation while Q2 and Q4 will be OFF.


## SWITCHING

Refer to Figures 6.24-3 through 6.24-7.
The process followed by the circuit in going from one stable state to the other is described below. Refer to Figures $6.24-4$ through 6.24-7 while going through this description. The amplitudes and timing shown in these figures are only nominal.

Until time, $T_{0}$ the flip-flop is in the "l State", and all voltages and currents have attained a steady state value. At $T_{0}$ a current pulse $I_{i n}$, is drained from the 0 input. This current is sufficient to drive Q2 into saturation. As Q2 goes from cut off to saturation, $V_{c 2}$ rises towards $V_{2}$. As $V_{c 2}$ changes, $I_{4} A$ decreases and capacitor $C_{7 A}$ discharges, inducing a negative $I_{7 A}$. Sometime during the rise of $V_{c 2}, I_{7 A}$ becomes greater than $I_{4 A}-I_{5 A}$. At this time, the base of Q1 becomes back biased and Q1 starts turning OFF.

As Q1 goes off, $V_{c l}$ goes negative. This charges $C 7$ thereby inducing $I_{7} . I_{4}$ is also increased. Both of these currents provide more base drive to Q2.

As Q2 went into saturation, the voltage across RD2A, a series resistance delay element, was decreased by several volts. The delay characteristics of the element prevent the current $I_{2 A} / 0$ from changing for a time $T_{d}$ after the change in voltage on the input. After that time $I_{2 A} / 0$ decreases and stops supplying the base current $I_{b 3}$.

Meanwhile, the change in $\mathrm{V}_{\mathrm{cl}}$ increases the voltage across RD 2 , a component identical to RD2A. The amplitude of $I_{2 / 0}$ cannot change for the same time $T_{d}$, but after this, time increases rapidly to its upper limit. As this current change occurs the base emitter diode of Q4 is forward biased and the base current $I_{b 4}$ starts to flow.

By the time $T_{1}$ the inside transistors, Q1 and Q2 have exchanged states. Q1 is OFF, Q2 is in saturation. The input current IIN may be turned OFF at this time or even before. After $T_{1}$, the base current in Q3 decreases and Q3 starts to turn OFF. Simultaneously, the base current in Q4 increases and Q4 starts to turn ON. As Q4 turns ON $\mathrm{V}_{\mathrm{c}}$. rises towards ground and as Q3 turns OFF, $\mathrm{V}_{\mathrm{c} 3}$ heads for $V_{3}$ due to $I_{6 A}$, but is clamped by CR5A at around -5 V .
Finally Q4 is in saturation and Q3 is OFF. Q4 is maintained in saturation by the current $I_{2} / 0$ which is now larger than $I_{1}$. $Q 3$ is held OFF because its base is back-biased. The flip-flop has reached its second stable state, the "O State".


FIGURE 6.24-3. SWITCHING ANALYSIS SCHEMATIC OF THE FLIP-FLOP


FIGURE 6.24-4. Q2 SWITCHING WAVEFORMS FOR A FLIP-FIOP GOING FROM THE "I" STATE TO THE "O" STATE


FIGURE 6.24-5. Q1 SWITCHING WAVEFORMS FOR A FLIP-FLOP GOING FROM THE "I" STATE TO THE "O" STATE


FIGURE 6.24-6. Q3 SWITCHING WAVEFORMS FOR A FLIP-FLOP GOING FROM THE "1" STATE TO THE "O" STATE


FIGURE 6.24-7. QL SWITCHING WAVEFORMS FOR A FLIP-FLOP GOING FROM THE "l" STATE TO THE "O" STATE

## INPUTS

The input signals in Figure 6.24-2 and Figure 6.24-3 are shown as coming in through diodes CRI and CRIA. These are the unclocked inputs: When the gate attached to one of these inputs goes true, the associated transistor will be driven into saturation and the flip-flop will be set. Figure 6.24-8 shows the arrangement of diodes for both the clocked and unclocked inputs on each side.

Each clocked input line is connected to three diodes. On the 0 side (base of Q2) the diodes are CR2, CR3, and CR4. On the l side (the base of Q1), the diodes are CR2A, CR3A and CR4A. In order to turn ON Ql through the clocked input, CR2A must conduct the input current. CR2 must do likewise in order to turn Q2 ON.

Assume that 1 clocked input is true ITN (1) is applied. If the clock is false, $V_{c l}$ will be -0.6 V . Therefore, $\mathrm{V}_{\text {in }}$ (1) cannot go more negative than -0.9 V since CR3A will supply a current equal to $I_{i n}$ (1) at that voltage. If the clock is true during the time $I_{i n}$ (1) is present, CR3A is back biased and CR2A conducts, driving Q1 into saturation.


FIGURE 6.24-8. INPUT GATING SCHEMATIC

If instead $I_{\text {in }}$ (0) drives the 0 clocked input (trying to set the flip-flop to the "O State") CR2 cannot conduct, even at clock time, as CR4 clamps $V_{\text {in }}$ to -0.6 V . However, if Q4 is in saturation, the flip-flop is already in the "O State".

If $I_{\text {in }}$ (I) and $I_{\text {in }}(0)$ are applied simultaneously and the clock is also true, the flip-flop will complement, that is, it will change state. If the flip-flop is in the " 0 State", then CR2 will not see $I_{i n}(0)$ due to the clamping effect of CR4, but CR2A will conduct $I_{\text {in }}$ (1). The flip-flop would therefore switch to the "l State". If the flip-flop started in the "l State", it would switch to the "O State".

LOGICAL OUTPUTS
There are two logical outputs per flip-flop. These outputs are logical complements of one another.

When an output is false, it must supply currents to the gates attached to it. These currents are usually the major part of the collector current through the saturated transistor. When an output is true, the output transistor is OFF. The collector resistor and the -12V Supply pull the output voltage negative until it is clamped by the diode to the -4.5 V Supply.

## INDICATOR OUTPUTS

The resistor $\mathrm{R}_{\mathrm{ind}} / \mathrm{A}$ may be connected to neon indicator light drivers. These lights will visually indicate the state of a flip-flop.

## SEQUENCING POWER SUPPLIES ON

The flip-flop will be in the "O State" immediately after the power is turned ON if the supplies are activated in the sequence $+20 \mathrm{~V},-1.2 \mathrm{~V},-4.5 \mathrm{~V},-12 \mathrm{~V}$, then +20 V delayed.

When the -12V Supply is turned ON, the collectors of Q1 and Q2 will start to go negative. As the collector of Q1 goes negative, Q2 will get the base current and start conducting since it has no cut off current. However, though the collector of Q2 may go a little negative, Q1 will not go on because of the cut off current supplied by +20V Supply through R5A. Since Q1 is held OFF, Q2 will go into saturation. When +20 V delayed goes $\mathrm{ON}, \mathrm{Q} 2$ will be in saturation and Q1 will be cut off (the 0 state). In this condition, the cut off current through R5 cannot affect the state of the flip-flop.

## MANUAL CONTROL

The flip-flops can be set to either state through a manual switching operation which is completely decoupled from the logical inputs. This operation is performed on the input normally connected to the +20 V delayed input. R 5 in conjunction with an external switching arrangement can supply drive current to manually SET and RESET the flip-flop.

## 

Figure 6.24-9 shows an arrangement which will provide this manual SET/RESET feature. $S_{l}$ is a make before break switch normally set to position B. While the switch is in this position the flip-flop can be used in a normal fashion by the machine.


FIGURE 6.24-9. MANUAL CONTROL SWITCH
To manually set the flip-flop to the "l" or "O State", $S_{2}$ is set to the appropriate position. $S_{1}$ is momentarily set to position $A$ and returned to position B. By the time $S_{1}$ is returned to position $B$, the flip-flop will be in the desired state.

If $S_{2}$ were connected to the -IOOV Supply, then an IIN would be induced through R5 which would drive Q2 into saturation and force the flip-flop to the "O State".
$S_{1}$ is a make before break switch. If it were not, then in the interval that no contact was made at either $A$ or $B$, the connection to $R 5$ would be open circuited. At this time the flip-flop would have no noise threshold on the 0 input and might be spuriously set to an undesired state.

POWER SUPPLY VOLTAGES
The +20 V , and +20 V Delayed provide the off bias for the transistors. The -1.2 V is used to give an input voltage threshold. If the emitter of Q1 and Q2 were grounded, a false input level, $V_{\text {IN }}$, no more negative than -0.5 V could trigger the flip-flop. This is unacceptable for logical operation since the false levels of the input gates may be as negative as -1.2 V .

The -l2V provides collector voltages and the base currents for the circuit.
The -4.5 V prevents the true output levels from going excessively negative. This reduces voltage swings and the time required to charge and discharge stray capacitance. This also reduces the collector voltages on Q3 and Q4.

PACKAGE SCHEMATIC
Refer to Figure 6.24-10 for the complete schematic of the flip-flop 20-70 parallel plate package.


### 6.25 SWITCH I

## GENERAL DESCRIPTION

The standard Switch $I$ is intended for use as an active element in currentsteering diode-mode logical circuitry. The switch always inverts and amplifies the incoming signal. The logical is used as an inverter.


FIGURE 6.25-1. SWITCH I SCHEMATIC

## COMPONENTS

The circuit consists of one transistor stage with associated components. Diodes CRI and CR2 are silicon diodes (stabistors) with a forward drop in the range of 0.5 V .

The purpose is to hold the transistor base IV positive with respect to the input. This guarantees that the switch will be back-biased even if the input goes to -lV.

The resistor $R_{b}$ is used as a pull-up resistor during the back-biasing of the transistor. It also supplies the ICBO protection and the current to remove base charge during the transistor turn-off. The transistor Q1 is the active element in the circuit. It is a PNP germanium transistor of the mesa design and provides the amplification and inversion of the signal. Diode CR3 is used to clamp the output voltage at -4.5 V . This clamping action drastically reduces the switching dissipation of the transistor. Resistor $R_{c}$ is the collector supply return, the value of which is determined by expected loads.

## OPERATION

The following is a description of the basic operation of the circuit.

Assuming the transistor is OFF, the input signal will be more positive than -1.0 V . The base of the transistor will then be positive through the action of CR1, CR2 and Rb . The transistor is back-biased and the collector voltage is damped through CR 3 to -4.5 V . When the input signal becomes more negative than -1.0 V , the transistor becomes forward-biased and goes into the saturation region. During this state, there is an effective amplification of the input current to the collector current in the ratio of 20:1.

PACKAGE SCHEMATIC
Refer to Figure 6.25-2 for the complete schematic of the Switch I parallel plate package.


FIGURE 6.25-2. SWITCH I PACKAGE SCHEMATIC


### 6.26 DRIVER 50-90

GENERAL DESCRIPTION

The Driver 50-90 is a non-inverting switch amplifier to be used in current mode diode logic circuitry and for driving cables and other loads requiring currents up to 90 ma. Depending on load conditions, it can operate at switching rates in excess of 5 megacycles. In current mode diode logic, the circuit restores the true and false levels as well as amplifying.

## BLOCK DIAGRAM DESCRIPTION

See Figure 6.26-1 for Driver 50-90 Block Diagram illustration.


FIGURE 6.26-1. DRIVER 50-90 BIOCK DIAGRAM
A Driver has one input and one output. The output responds to input signals in one of two ways.

1. If the input signals are such as to hold the input between ground and -1.0 V , then $\mathrm{V}_{0}$ will be between ground and -0.3 V and will be able to supply an $I_{L}$ of up to 90 ma .
2. If the input signals can produce an $I_{\text {in }}$ of 1 ma or more (occurring when $V_{i}$ is more negative than -1.8 V ), then $V_{0}$ will be more negative than -4.5 V provided $I_{L}$ is no greater than -8.0 ma .

## CIRCUIT DESCRIPTION

Refer to Figure 6.26-2 for working schematic of Driver 50-90.


FIGURE 6.26-2. DRIVER 50-90 CIRCUIT SCHEMATIC
Driver 50-90 is basically two switches connected serially. The two states described under Block Diagram Description occur as follows:

1. When $V_{\text {in }}$ is -1.0 V or more positive, $\mathrm{V}_{\mathrm{b}}$ is at ground or above, due to the forward drop characteristics of silicon diodes CRI and CR2. With Vbl at ground, Q1 is necessarily cut off. With QI OFF, $I_{2}$ flows through CR3. This current is much greater than $I_{3}$ so that a large $I_{b 2}$ results. $I_{b 2}$ is sufficient to hold Q2 in saturation when $I_{c 2}$ is as great as 119 ma. Since the maximum $I_{4}$ is 20 ma , $\mathrm{I}_{\mathrm{L}}$ can be as great as 90 ma .
2. When $I_{i n}$ exceeds 1.0 ma , it also exceeds $I_{l}$ by several hundred microamps. Therefore, an $I_{b l}$ flows, which is sufficient to drive QI into saturation. This brings $\mathrm{V}_{\mathrm{cl}}$ to -0.3 V . Thus, the base of $\mathrm{Q2}$ is above ground so that Q2 is OFF. Thus, the base of Q2 is above ground-so that Q2 is OFF. CRL is forward-biased and supplies $I_{4}$ so that $V_{0}$ is slightly more negative than -4.5 V .

## SWITCHING

Refer to Figures 6.26-2 and 6.26-3.
When the input changes from the false conditions ( $V_{i}$ more positive than -1.0 V ) to the true condition ( $V_{i}$ more negative than -1.8 V and $I_{\text {in }}>1.0 \mathrm{ma}$ ), the following sequence of events occurs in the driver.

1. $I_{b l}$ starts from the cut off condition in which no forward current flows.
2. When $I_{\text {in }}$ exceeds $I_{1}, I_{b l}$ starts flowing.
3. Q1 turns on at a rate which depends on transistor speed and available $I_{b l}$.


FIGURE 6.26-3. DRIVER 50-90 TYFICAL WAVEFORMS
4. $\mathrm{V}_{\mathrm{cl}}$ is about -1.3 V when Q1 is OFF. It is clamped at this level by the sum of the forward drop of CR3 and the base emitter diode of Q2. It is driven to -0.3 V as Q1 turns ON .
5. During turn on, Q2 starts supplying $I_{2}$ so that $I_{b 2}$ is reduced. Also during this period, CR3 which is a stabistor, looks like a battery so that some reverse current may flow through it even though it is forward-biased. This reverse current and $I_{3}$ combine to sweep out the stored base charge of Q2 and turn Q2 OFF in the shortest possible time.
6. When $Q 2$ turns OFF, $V_{O}$ falls. The rate at which $V_{O}$ falls will depend primarily on the output load conditions.

When the input goes from this true state to the false state, the reverse sequence occurs.

PACKAGE SCHEMATIC
Refer to Figure 6.26-4 for the complete schematic of the Driver 50-90 Parallel Plate Package.


FIGURE 6.26-4. DRIVER 50-90 PACKAGE SCHEMATIC

#  

6.27 DELAY "A"

## GENERAL DESCRIPTION

The Delay "A" is a delay circuit of the holdover type to be used in current steering diode logic. The output in the quiescent state is false. When a short negative pulse ( 0.10 to $0.20 \mu \mathrm{~s}$ ) is received, the output becomes true. With this type input, the delay time is measured from the beginning of the input pulse.

If after at least 25 percent of the delay time, a second input pulse is received, the output will continue true and will now be timed from the beginning of the second pulse. The circuit may thus be kept in the true state for any desired length of time by the repeated application of short input pulses.

After the conclusion of the last input pulse, the circuit will time out the delay and then return to the false state.

The delay time is determined by the choice of two capacitors and by the adjustment of a potentiometer.

## CIRCUIT DESCRIPTION

Refer to Figure 6.27-1 for circuit schematic and to Figure 6.27-2 for Delay "A" Timing.

## INITIATE OUTPUT PULSE

In the quiescent condition, Q1 is cut OFF, Q2 is conducting, and Q3 and Q4 are saturated. At this time, the potential at the input terminal is -1.2 V .

When a negative pulse of greater magnitude is applied to the input terminal so that the potential lies in the range of -1.4 V to -2.2 V , Ql will begin to conduct. The input voltage cannot go more negative than this because the base emitter diode of Q1 will act as a clamp.

When QI begins to conduct, the collector which has been resting at -6.0 V will start toward its saturation voltage of about -0.3 V . The collector is restrained by capacitors Cl2 and Cl4 so that approximately 6 coulombs must be removed from these capacitors before saturation is reached. The time required for this is called $T_{a}$. In general, $T_{a}=T_{i n}$. Therefore, it is necessary to supply current to hold Q1 ON until the end of $\mathrm{T}_{\mathrm{a}}$. The collector current of QI is derived between R9, Cl2 and C14. That portion which flows in Cl4 is applied to the base of Q3 to turn Q3 OFF. When Q3 begins to turn OFF, its collector which was resting near ground, starts toward -12V. CR20 will then begin to conduct, allowing R19 to supply current to the base of Q1, thus holding Q1 ON. As soon as Q1 has become saturated, Cl4 receives no more current from Q1.


FIGURE 6.27-1. DELAY "A" CIRCUIT SCHEMATIC


FIGURE 6.27-2. DELAY "A" TIMING
At this time, the base of Q3 will be at approximately +0.3 V , being prevented from going more positive by CRI3. When Q1 goes into saturation, the base of Q3 will be pulled toward -l2V by Rl7, but will move slowly because Cll must be charged. When the base of Q3 becomes slightly negative, Q3 will begin to conduct. CR20 will then cease to conduct so that Q1 will be turned OFF. Meanwhile, as soon as the collector of Q1 has moved about 0.1V, Q2 has begun to turn OFF.

The turn OFF of Q2 removes the drive from Q4 so that it turns OFF, initiating a true output pulse

## OUTPUT PULSE TERMINATION

After Q1 turns OFF, Cl2 and Cl4 begin to charge toward -l2V thru R9. When the potential reaches approximately 6 V , Q2 begins to turn 0 N . When Q2 turns 0 N , the collector current will begin to turn Q4 ON. When Q4 begins to turn ON, feedback through R6 will speed up the turn ON, thus terminating the output pulse.

After 20 percent of the delay time has passed, Cl4 will be reset and the collector of Ql has moved far enough so that a new input pulse will re-trigger the circuit. The delay time may now be measured from the new pulse.

PACKAGE SCHEMATIC
Refer to Figure 6.27-3 for complete schematic of the Delay "A" Parallel Plate Package.


FIGURE 6.27-3. DELAY "A" PACKAGE SCHEMATIC
6.28 DELAY "C"

## GENERAL DESCRIPTION

The Delay "C" is a delay circuit of the holdover type. When a negative pulse of prescribed minimum width ( $0.11 \mu \mathrm{~s}$ ) and magnitude is received at the input, the output is caused to go negative, and will remain negative until a specified delay time after the completion of the input pulse. If, before the output pulse is completed, a new input pulse of the proper length and magnitude is received, the output will continue negative until the delay time has elapsed after the completion of the last input pulse received. There is no maximum limit on length of input pulse which can be tolerated, but the delay time does not begin until the input is completed. Delay time is determined by the choice of a capacitor and by the adjustment of a potentiometer.

## CIRCUIT DESCRIPTION

Refer to Figure 6.28-1 for Delay "C" circuit schematic, and Figure 6.28-2 for Delay "C" Timing.

## INITIATION OF THE OUTPUT PULSE

In the quiescent condition, Q1 is cut OFF, Q2 is conducting, and Q3 is saturated. At this time, the potential at the input terminal is -1.0 V . When a negative pulse is applied to the input terminal, the potential will become more negative and lie in the range of -1.2 V to -2.2 V , being prevented from going more negative by the base emitter diode of Q1. Q1 begins to conduct, causing its collector which has been resting at -6.0 V , to start toward its saturation voltage of approximately -0.3 V . The first change in the collector voltage will be a small step due to voltage drop across R14. Since the emitter of Q2 is connected to this point, Q2 will quickly be turned OFF. The collector of Q1 will now continue toward saturation at a rate determined by C17. The input time must be suffficient ( $0.11 \mu \mathrm{~s}$ ) to allow this process to reach completion if accurate timing is to be obtained.

When Q2 is turned OFF, the drive is removed from Q3 so that Q3 is quickly turned OFF. When Q3 is turned OFF, the output pulse is initiated.

CONCLUSION OF THE OUTPUT PULSE
At the conclusion of the input pulse, Q1 turns OFF and Cl7 begins to charge toward -12V through R21 and R27. When the potential reaches -6.0 V , Q2 will begin to turn ON. When Q2 begins to turn ON, Q3 will also begin to conduct. As soon as the current at the collector of Q3 is sufficient to cause the collector voltage to charge, the base of Q2 will be made slightly more positive. This brings Q2 further into conduction and speeds the turn ON of Q3. When Q3 goes into conduction, the output pulse is terminated. If at any time during the above delay cycle, a new input pulse of sufficient length is received, Cl7 will again discharge, initiating a new delay.


FIGURE 6.28-1. DELAY "C" CIRCUIT SCHEMATIC


FIGURE 6.28-2. DELAY "C" TIMING

PACKAGE SCHEMATIC
Refer to Figure 6.28-3 for the complete schematic of the Delay "C" Parallel Plate Package.


FIGURE 6.28-3. DELAY "C" PACKAGE SCHEMATIC

### 6.29 MULTI

## GENERAL DESCRIPTION

The Multi is a delay circuit of the "Multi" type which differs from most Multis in that no allowance need be made for reset time because the reset time is included in the delay.

When a negative pulse of $0.1 \mu \mathrm{~s}$ or greater width, and at least $1100 \mu \mathrm{mp}$ magnitude is received at the input, the output is caused to go negative and will remain negative until a specified delay time after the application of the input pulse.

If a new input pulse is received before the reset portion of the delay begins, the pulse will not be accepted; the delay time will be measured from the application of the first pulse.

If an input pulse is received during reset time, the pulse will be accepted but will result in an unpredictable delay time.

If the logic allows an input to arrive during reset time, provision is made for inhibiting the input during this time by means of an external switch circuit driven by the output of the delay circuit. The length of the input pulse is not to be longer than the delay time minus the reset time in the first case, or longer than the delay time in the second.

Delay time is determined by the choice of one capacitor and by the adjustment of a potentiometer.

## CIRCUIT DESCRIPTION

Refer to Figure 6.29-1 for Delay "B" Multi circuit schematic, and Figure 6.29-2 for Delay "B" Multi Timing.

## INITIATION OF THE OUTPUT PULSE

In the quiescent state, Q1 is cut OFF, Q2 is conducting, and Q3 and Q4 are in saturation. At this time, the potential at the input is 0 to $-1.1 V$. When a negative pulse equal to or greater than $400 \mu \mathrm{mp}$ is applied to the input terminal, the potential will become more negative and lie in the range of -1.7 V to -2.5 V . It is prevented from going more negative by the base emitter diode Q1.

Q1 begins to conduct, causing the collector which has been resting at -6.0 V , to start toward its saturation voltage of -0.3 V . As soon as the collector of Ql has moved 0.3 V in the positive direction, Q2 will turn OFF because its emitter is tied to the collector of Q1. As soon as Q2 begins to turn OFF, the base of Q4 will go positive, causing Q4 to turn OFF and thus initiating the output pulse.


FIGURE 6.29-1. DELAY MULII "B" CIRCUIT SCHEMATIC

## 



FIGURE 6.29-2. MULTI TIMING

## THE DELAY HALF CYCLE

When the collector of Ql goes toward ground, capacitor Cl4 cannot discharge instantaneously, so the base of Q3 is driven positive, resulting in the transistor being turned OFF.

When Q3 is turned OFF, the base of Q1 is held negative so that the collector of Q1 is brought to -0.3 V and held there as long as Q3 is cut OFF.

The cathode of CRI7 which is now at +6.0 V , begins to move toward -12 V as Cl 4 is charged through R15 and R27. When this point begins to go negative, Q3 will begin to turn ON. When Q3 turns ON, Q1 will turn OFF (assuming that there is no input at this time).

THE RESET HALF CYCLE
When Q1 turns OFF, its collector starts toward -12V, being restrained by C14.
When the collector of Q1 reaches -6.0 V , Q2 will begin to turn ON. When Q2 turns ON, Q4 will be turned ON, thus ending the output pulse.

The circuit is now ready to receive a new input and repeat the above cycle.

INHIBIT
The input is automatically inhibited during the time Q3 is OFF, but a separate inhibit input has been provided to prevent triggering during the reset time if this is desirable.

The complete inhibit circuit was not included in this package because in most cases, no pulses would be received during this time. The use of this inhibit input with an external switch is shown in Figure 6.29-3.


FIGURE 6.29-3. POSSIBLE CONNECTIONS FOR INHIBIT CIRCUIT
The true output from the multi circuit produces a false output from the switch, which when applied to the inhibit input (a shunt AND) prevents an input from reaching the base of $Q 1$.

PACKAGE SCHEMATIC
Refer to Figure 6.29-4 for the complete schematic of a Multibrator Parallel Plate Package.


FIGURE 6.29-4. MULTIVIBRATOR PACKAGE SCHEMATIC
6.30 COMPRESSOR

## GENERAL DESCRIPTION

The Compressor is a circuit which produces an output pulse of about $0.400 \mu \mathrm{~s}$ when an input pulse longer than $1 \mu \mathrm{~s}$ is received.

The output of the circuit is primarily meant to trigger a flip-flop.

## BASIC CIRCUIT

Refer to Figure 6.30-1.


FIGURE 6.30-1. COMPRESSOR CIRCUIT SCHEMATIC
The circuit is basically a monostable multivibrator, except for the fact that no feedback is used since the input pulse is longer than the desired output pulse.

In its stable state, Q1 is OFF, and Q2 is ON. For a false input, the output is false. For a true input pulse of duration longer than $1 \mu \mathrm{~s}$, there will be a true output pulse of approximately $0.400 \mu \mathrm{~s}$. The input must be of a minimum length, and the output will never be longer than the input.

The width of the output pulse actually produces ranges from $0.340 \mu \mathrm{~s}$ to $0.450 \mu \mathrm{~s}$. A reset time of $0.400 \mu \mathrm{~s}$ is required.

OPERATION
Refer to Figure 6.30-1 for Compressor circuit schematic, and to Figure 6.30-2 for Compressor waveforms.


FIGURE 6.30-2. COMPRESSOR WAVEFORMS
BEGINNING OF CYCLE
In the quiescent state, Q1 is OFF and Q2 is ON. At this time, the input voltage is -0.2 V to -1.0 V . When a true input pulse is applied, transistor Ql will turn 0 N . The potential at the input will be in the range of -1.3 V to -2.0 V . It will not be any more negative because of the clamping action of Q1, CR1 and CR2. As Q1 is turned ON, its collector will swing from a potential of about -7.0 V to about -0.2 V . $\mathrm{V}_{5}$, normally at about -0.6 V , now rises through capacitor Cl to a potential of about +5.0 V .

## DURATION OF OUTPUT

As soon as $\mathrm{V}_{5}$ becomes more positive than -0.6 V , Q2 starts turning 0 FF and the stored charges in CR4 and the base of Q2 just about cancel out. The time during which $V_{5}$ is greater than -0.6 V is mainly determined by the RC combination of Cl and $\mathrm{R5}$. The output of the circuit is true during this same time, minus the rise time, plus the fall time.

RESET
At the end of the input pulse when $V_{\text {in }}$ reaches -1.0 V in the positive direction, Q1 is turned OFF, but $V_{2}$, the voltage at the collector of Q1, cannot change instantly from about -0.2 V to about -7.0 V . The reset time is determined by the $R C$ combination of R 2 and Cl . The minimum duration of a complete cycle is equal to the length of the input pulse plus the reset time.

PACKAGE SCHEMATIC
Refer to Figure 6.30-3 for the complete schematic of the Compressor Parallel Plate Package.


FIGURE 6.30-3. COMPRESSOR PACKAGE SCHEMATIC

### 6.31 PUISE SYNCHRONIZER

## GENERAL DESCRIPTION

The Pulse Synchronizer is a circuit which synchronizes a pulse with a level.
There are two inputs to the circuit. One input is a negative going clock pulse of a given width and frequency, and the other is a negative going logical level whose maximum width or frequency is not specified. However, the minimum duration of the logical level must be such that it overlaps at least two clock pulses. A certain minimum reset time must be allowed to elapse between two consecutive logical levels.

The output is true only when both inputs are true and there is only one negative going output pulse for every logical level input. The output pulse starts after the clock pulse has completed and it (output pulse) brackets one and only one input clock pulse. Refer to Figure 6.31-1.

## GENERAL OPERATION OF THE CIRCUIT

Since there must be only one input pulse for every time both inputs are true, the circuit consists of three stages.

1. To trigger the circuit with the trailing edge of the clock pulse when both inputs are true.
2. The second stage holds the circuit from triggering again with another clock pulse for the same logical level input.
3. There is a timing circuit which controls the width of the output followed by the third and final stage.

## CIRCUIT DESCRIPTION

Refer to Figure 6.31-1.
When both the level and clock are false, transistors Q1 and Q3 are in saturation, and Q2 is cut OFF.

When the clock pulse becomes true, Q1 may be driven harder. However, when the clock pulse terminates, Q1 will be cut OFF by the stored charge in Cl. If the level input is false, Q2 will remain cut OFF. However, if the level input is true when Q1 is cut OFF, Q2 will be turned ON and the positive voltage at $P_{1}$ will be coupled to the base of Q3, turning it OFF. The output pulse width is dependent upon the RC time constant of C3 and R8. This time must be more than $1 \mu \mathrm{~s}$, but less than $2 \mu \mathrm{~s}$. Since point $\mathrm{P}_{1}$ is fed back to the input, when $\mathrm{P}_{1}$ goes positive (false) Q1 will be held off and Q1 is turned ON.


FIGURE 6.31-1. PUISE SYNCHRONIZER CIRCUIT SCHEMATIC


FIGURE 6.31-2. PULSE SYNCHRONIZER TIMING

PACKAGE SCHEMATIC
Refer to Figure 6.31-3 for the complete schematic fo the Synchronizer Parallel Plate Package.


FIGURE 6.31-3. PUISE SYNCHRONIZER PACKAGE SCHEMATIC
6.32 CLOCK OSCILLATOR \& SQUARING AMPLIFIER

## GENERAL DESCRIPTION

The Clock Oscillator and Squaring Amplifier consists of two circuits; one which generates the 1 megacycle Master Clock sine wave signal, and one which shapes the sine waves into square wave output pulses.

The oscillator circuit is a crystal controlled oscillator with a basic frequency of 1 megacycle. The circuit is so packaged that the crystal may be shorted out of the circuit thus converting the circuit to a Variable Frequency Oscillator for maintenance purposes.

The Squaring Amplifier circuit uses the positive peak to negative peak slope of the oscillator sine wave to produce a negative output pulse having a frequency of 1 megacycle with a width of 0.43 to $0.48 \mu \mathrm{~s}$.

## CIRCUIT DESCRIPTION

Refer to Figure 6.32-1 for circuit schematic and to Figure 6.32-2 for Timing.
Transistor Q3 and Q4, crystal X37 and the tank circuit L36 and C4 make up the basic oscillator circuit. Q3 and Q4 are both biased into conduction. When power is applied to the circuit, the crystal X37 will be shocked into oscillation. The AC voltage developed across the crystal is coupled through C2 and R35 to the emitter of Q3. This voltage on the emitter results in a pulsating Q4 emitter current which develops an AC voltage across R23, which supplies positive feedback to the crystal to maintain oscillation.

Capacitor C20 and diodes CRI8 and CRI' make up a gain limiter, limiting the voltage applied to the base of QL, plus providing a more symetrical sine wave at the base of Q4.

Capacitor C2 provides DC isolation to the crystal X37.
R35 provides a means of adjusting the gain of the circuit.
Transistor Q5 and its associated circuit comprise the Squaring Amplifier circuit. Q5 is normally ON. The change from a positive to a negative peak of the sine wave applied to the base of Q4, causes Q4 to conduct more. Part of this greater collector current flows through Cl4, R13 and CR15, resulting in a positive potential on the base of Q5 cutting it OFF. Q5 remains cut OFF until the signal on the base of Q4 has nearly reached its peak in the negative direction, resulting in a negative pulse to be developed at the collector of Q5. This method of deriving a square wave pulse from a sine wave results in a constant width pulse of 0.43 to $0.48 \mu \mathrm{~s}$, regardless of the amplitude of the sine wave.

The negative potential at the collector of $Q 5$ when it is cut $0 F F$, is applied to the bases of the two emitter followers Q2 and Q1. The emitters follow the bases providing a negative pulse of -4.5 V at outputs 1 and 2.


FIGURE 6.32-I. CLOCK OSCILLATORY SQUARING AMPLIFIER CIRCUIT SCHEMATIC

Output 1 is used to trigger the BO and Line Drivers and output 2 is used in the Clock Control circuitry of Central Control.


FIGURE 6.32-2. CLOCK OSCILLATOR AND SQUARING AMPLIFIER TIMING

## VARIABLE FREQUENCY OSCILLATOR OPERATION

The oscillator circuit may be converted to a variable frequency oscillator for maintenance purposes by shorting out crystal X37. Without the crystal in the circuit, the oscillator is dependent upon the tuned tank circuit, L36 and C4, to determine the frequency of oscillation. Therefore, by varying the inductance L36, the circuit will oscillate over a frequency range of 400 kc from 800 kc to 1.2 megacycles.

Potentiometer R35 provides a means of adjusting the gain of the circuit. When using the circuit as a variable frequency oscillator, it may be necessary to increase the gain to obtain stable operation when tuned near the limits of the frequency range.

When returning the circuit to normal by removing the short from across X37, it is necessary to tune the tank circuit to 1 megacycle prior to removing the short.

## PACKAGE SCHEMATIC

Refer to Figure 6.32-3 for the complete schematic of the Clock Oscillator and Squaring Amplifier Parallel Plate Package.


FIGURE 6.32-3. CLOCK OSCILLATOR AND SQUARTNG AMPLIFIER PACKAGE SCHEMATIC

### 6.33 BLOCKING OSCILIATOR AND LINE DRIVER

## GENERAL DESCRIPTION

The Blocking Oscillator and Line Driver is a circuit used in conjunction with the Clock Oscillator and Squaring Amplifier to produce a 1 megacycle clock pulse having a width of $0.155 \mu \mathrm{~s}$. The Line Drivers drive the clock lines going to all units requiring these pulses.

## CIRCUIT DESCRIPTION

Refer to Figures 6.33-1 and 6.33-2.
In the quiescent state, Q7, Q4 and Q1 are cut OFF. Q6, Q2, Q3, Q5 and Q8 are conducting.

The input to Q7 consists of a level (Inhibit IN) and a negative pulse from the Clock Oscillator and Squaring Amplifier (IN). The inhibit level is false until such time that the start, load or single pulse switch is depressed. When any of these three switches are depressed, a true level is applied at the Inhibit IN terminal. This level along with a negative clock pulse at the $\operatorname{IN}$ terminal will bias Q7 into conduction.

R23 limits the emitter current of Q7 when the input is true. The collector of Q7 in the quiescent state has a +10.0 V bias applied to it due to the voltage divider R20 and R21 between ground and +20V. When A7 begins to conduct, the collector will start to go negative towards its saturation voltage, causing current to flow through C28, thus supplying base drive to $Q 4$ to turn it ON . The turning ON of Q4 provides a current path for Q1 emitter current, resulting in turning ON Q1.

The base of Q1 is held at a constant -6.0 V due to the voltage divider Rl and R34 between ground and -l2V. This constant voltage on the base of Q1 results in a constant Q1 emitter current as long as Q4 and Ql are held ON. When Q1 turns $0 N$, a 6.0 V potential is placed across the primary of the constant voltage switching transformer (T28).

Q1 collector current will begin to flow and to increase linearly through T38 inducing a voltage in the secondary and feedback windings of T38. The voltage induced in the secondary cuts OFF Q6. The voltage induced in the feedback winding continues to supply base drive to Q4 to hold it ON. When the collector current has increased to such a value that it equals the constant emitter current, the field across the primary of $T 38$ collapses, removing base drive to Q4, cutting it OFF along with Q1, and turning Q6 ON again.

The circuit and T38 are so designed as to allow a pulse of $0.155 \mu$ s duration to be produced during the time Q4 and Q1 are ON. R37 provides a means of accurately adjusting the width of the pulse. CR2 and R3 provide a damping network across the primary of T38.


FIGURE 6.33-1. BLOCKING OSCIITATOR AND LINE DRIVER CIRCUIT


FIGURE 6.33-2. BLOCKING OSCILLATOR AND LINE DRIVER TIMING
When Q6 is cut OFF by the induced voltage in the secondary of T38, its collector starts toward its cut OFF potential of -12 V . CR8, however, prevents it from reaching -12 V by clamping it to -4.5 V . The -4.5 V potential is applied to the bases of the emitter followers Q2, Q3, Q5 and Q8. The emitters follow this potential resulting in a -4.5 V pulse of $0.155 \mu s$ width to be sent out via cables to all units requiring the clock pulses from the output terminals Al through D3.

PACKAGE SCHEMATIC
Refer to Figure 6.33-3 for the complete schematic of the Blocking Oscillator and Line Driver Parallel Plate Package.


FIGURE 6.33-3. BLOCKING OSCILLATOR AND LINE DRIVER PACKAGE SCHEMATIC


### 6.34 DIRECT-COUPLED LOCAL CLOCK DRIVER AND VARIABLE BIAS

## GENERAL DESCRIPTION

The Direct-Coupled Local Clock Driver is a circuit centrally located in each panel of each gate of every unit requiring clock pulses. Its function is to distribute the clock pulses sent via cables from the BO and Line Driver package in Central Control to the individual circuits on a panel. It also isolates the loads of these circuits from the clock cables.

## CIRCUIT DESCRIPTION

Refer to Figure 6.34-1.
In the quiescent state, Q1 and Q2 are cut OFF. Q3, Q4 and Q5 are conducting.
When a negative clock pulse is applied to the input between $T / P$ Input and $T / P$ Ground Input, Q1 will be turned ON. R8 provides termination for this pulse.

The turn ON of Ql results in its collector going negative towards its saturation potential, supplying base drive to Q2 turning it ON.

When Q2 turns ON, its collector starts toward its saturation potential, removing the base drive from Q3, Q4 and Q5, cutting them OFF. This action results in a -4.5 V clock pulse at outputs 1 through 6 being made available to be used by the circuits within the unit.

Diodes CR35, CR30, CR39 and CR27, clamp the outputs at -4.5 V .

## VARIABLE BIAS

In the flip-flop circuit, the clocked inputs see the gated circuits as a load if the diodes between the clock line and the gated levels are not back biased. This would normally be the case since the gated inputs will tend to be at a lower level than the clock lines due to the drop through the cascading of gating diodes. The leakage would load the clock driver to a greater extent than necessary. Therefore, the false level from the Local Clock Driver is adjusted sufficiently negative by the variable bias input, to back bias the flip-flop gating diodes, reducing the current and loading caused by it.

This variable bias is in the range of -0.5 V to -0.8 V and is applied to the two paralleled bias terminals from a variable bias package. There is a variable bias package associated with each Local Clock - package.

## PACKAGE SCHEMATIC

Refer to Figure 6.34-2 for the complet ヨct-Coupled Local Driver Parallel Plate Package.


FIGURE 6.34-1. DIRECT COUPIED LOCAL CLOCK DRIVER


FIGURE 6.34-2. DIRECT COUPLED CLOCK DRIVER PACKAGE SCHEMATIC

### 6.35 DOUBLE DRIVER 90

## GENERAL DESCRIPTION

The Double Driver 90 is a package specifically designed to reduce the number of driver packages required by the system as well as to reduce the number of backplane wires.

The package consists of two identical Double Driver 90 circuits. Each has one input and two outputs. The circuit is a non-inverting switch amplifier to be used to drive cables and load requiring currents up to 90 ma.

## CIRCUIT DESCRIPTION

Refer to Figures 6.35-1 and 6.35-2.


FIGURE 6.35-1. DOUBLE DRIVER 90 CIRCUIT SCHEMATIC

In the quiescent state, Q1 is cut OFF and Q3 and Q5 are in saturation.
When a negative input greater than $-1.2 V$ is applied at the input, base drive is supplied to Q1, turning it ON. When Q1 goes ON, its collector goes toward its saturation voltage, removing base drive to Q3 and Q5 cutting them OFF. The cut OFF of Q3 and Q5 results in their collectors rising toward -12V. However, the clamping diodes CR2O and CR19, clamp the rise to -4.5 V resulting in an output of -4.5 V at 1 A and 1 B .


FIGURE 6.35-2. DOUBLE DRIVER 90 TIMING

## SWITCHING

When the input goes from a true level to a false, the reverse action takes place.
Q1 will be turned OFF, Q3 and Q5 will be turned ON, resulting in a false level of -0.3 V at output 1A and 1B.

Capacitors C26 and C23 speed up the switching time of Q3 and Q5.
Resistors R27 and R24 limit the base to emitter current of Q3 and Q5 when Q1 is cut OFF.

## PACKAGE SCHEMATIC

Refer to Figure 6.35-3 for the complete schematic of the Double Driver 90 parallel Plate Package.


FIGURE 6.35-3. DOUBIE DRIVER 90 PACKAGE SCHEMATIC

### 6.36 INVERTER DRIVER 90

## GENERAL DESCRIPTION

The Inverter Driver 90 is a circuit which provides two driver outputs. One non-inverted and one inverted, for one input.

The package contains two identical circuits, each having one input and two outputs. The circuits are used to drive loads and cables requiring currents up to 90 ma .

CIRCUIT DESCRIPTION
Refer to Figures 6.36-1 and 6.36-2.


FIGURE 6.36-1. INVERTER DRIVER 90 CIRCUIT SCHEMATIC
In the quiescent state, Q1 and Q5 are cut OFF, and Q3 is in saturation.
When a true level is applied to the input, base drive will be supplied to Ql turning it ON. When Q1 turns ON, its emitter follows the base supplying base to Q5, turning it $0 N$.

The turn $0 \mathbb{N}$ of $Q 5$ results in its collector going toward its saturation potential, supplying an inverted (false in this case) output at Output 1 Prime.

The turn ON of Q1 also results in its collector going toward its saturation potential, removing base drive from Q3 turning it OFF. When Q3 goes OFF, its collector rises toward -12.0 V , the clamp diode CR9 clamps the rise to -4.5 V resulting in an output of -4.5 V at Output 1.


FIGURE 6.36-2. INVERTER DRIVER 90 TIMING

## SWITCHING

When the input goes from a true level to a false, the reverse action takes place. Q1 will be turned OFF, turning OFF Q5, which results in Ouput 1 Prime going true $(-4.5 \mathrm{~V})$. The turn OFF of Q1 also results in Q3 turning ON, producing a false (-0.3V) output at Output 1.

PACKAGE SCHEMATIC
Refer to Figure 6.36-3 for the complete schematic of the Inverter Driver 90 Parallel Plate Package.


FIGURE 6.36-3. INVERTER DRIVER 90 PACKAGE SCHEMATIC

#  

### 6.37 FLIP-FLOP AMPLIFIER

## GENERAL DESCRIPTION

The Flip-Flop Amplifier is a package containing three circuits. Two of these circuits are double switches, having two outputs for a single input, and the third is a single switch.

The circuits are used directly with the outputs of a flip-flop, providing drive to more loads, with no time delay than is possible with the conventional switch or driver circuit.

## CIRCUIT DESCRIPTION

Refer to Figures 6.37-1 and 6.37-2.
In the quiescent state, Q1 and Q3 are cut OFF.
When a negative level is applied to input l, base drive is supplied to Q1 and Q3, turning both ON.

The collectors of Q1 and Q3 move toward their saturation potentíals providing false ( -0.3 V ) outputs at Output 1A and 1B.

Capacitors C27 and C24 speed up the switching time of Q1 and Q3.
Resistors R28 and R25 limit the base to emitter currents off Q1 and Q3 when the input is true.

The identical circuit consisting of $Q 4$ and $Q 5$ operates the same as the QL and Q3 circuit. However, normally, this circuit will have as its output the opposite state of the flip-flop. Therefore, if Input 1 is true, Input 2 will be false, and Output 2A and 2B will be true.

In the third circuit, Q2 is cut OFF in the quiescent state.
When a negative level is applied to Input 3, base drive is supplied to Q2, turning it $O N$. Its collector will then start toward its saturation potential, producing a false (-0.3V) output at Output 3.

## PACKAGE USAGE

When the Flip-F'lop Amplifier is used with a flip-flop, its inputs tie directly to the output of the flip-flop, and is the only load tied to the flip-flop.

All loads requiring an input from the flip-flop are then tied to the outputs of the Flip-Flop Amplifier.

If a Flip-Flop Amplifier is used with the flip-flops "l" output, there will also be an amplifier on the " 0 " output. The maximum amplifiers used with one output of a flip-flop is 5. Inputs l, 2 and 3 are connected in parallel to one of the outputs of the flip-flop.


FIGURE 6.37-1. FLIP-FLOP AMPLIFIER CIRCUIT SCHEMATIC


FIGURE 6.37-2. FLIP-FLOP AMPLIFIER WAVEFORMS

PACKAGE SCHEMATIC

Refer to Figure 6.37-3 for the complete schematic of the Flip-Flop Amplifier Parallel Plate Package.


FIGURE 6.37-3. FLIP-FIOP AMPLIFIER PACKAGE SCHEMATIC

### 7.1 GENERAL

## INTRODUCTION

The B 5000 System Power Supply provides all DC voltages required for proper. operation of the system, and 115 V AC for the Convenience Outlets and Fan Motor Power.

The voltages are distributed through the Display and Distribution Cabinet to the Central Processors, Central Control, Core Memories and the Input/Output Unit, which are the Main cabinets of the system, and also to the Control Console.

All power is supplied through the Distribution Panel in the D \& D Unit EXCEPT -19V which comes from the Power Supply via the D \& D Cabinet to the cabinets with regulator units.

The peripheral units not receiving power from the Main Supply; for example, the Drum Memories, Readers, Punches, Printer, Magnetic Tapes etc., will be dealt with separately and connected electrically for optimum phase balance according to the Pre-Installation Planning Manual.

The raw voltages of the System Supply are developed from transformers of the constant voltage type, and are used as inputs to voltage regulators; drive voltage sensing and shut-down circuits, and energize Control Relays. The raw supplies are also used directly without external regulation within the B 5000 system.

The voltage regulators (B 5000 Regulator Power Unit) develop the regulated voltages $-1.2 \mathrm{~V},-4.5 \mathrm{~V}$ and -12 V . The regulator units are physically separate and each unit provides its own three (3) regulated voltages. There are six (6) of these power units in a maximum system configuration, one in each of the Main cabinets except the Display and Distribution cabinet, Drum cabinet and the Power Supply cabinet. Each of the three voltages, provided by the power unit of each cabinet, is sensed for over and under voltage within the Display and Distribution cabinet. The status is shown by indicator lights.

Excess Current is also sensed from the power unit (-12V Regulator), and indicated on the Power Maintenance Panel located in the Display and Distribution cabinet. In addition, the +20 V and +100 V Supplies are sensed only in the Display and Distribution cabinet and indicated on the Power Maintenance Panel.

Overheat in the cabinets, and excess current drawn from a power unit (-12V Regulator) and the other FAIL conditions provide automatic shut-down of the system Power Supply.

### 7.2 CLASSIFICATION OF DC SUPPLIES

Power Supplies in the Power Supply can be divided into three classes.

CLASS 1 - POWER SUPPLIES WITH FINAL REGULATION
These voltages have no means of regulation but the constant voltage transformer, which has more stringent requirements for load and line regulation. They will have heavier bleeder current. Loads on these supplies are anticipated to be fairly constant and will also represent a significant part of the maximum current. Voltages $+20 \mathrm{~V},+100 \mathrm{~V},-100 \mathrm{~V}$ and +50 V belong to this class.

CLASS 2 - POWER SUPPLIES WITH DC VOLTAGE PRE-REGULATED
These are the raw DC voltages for the local transistorized regulators. Preregulation primarily means compensation of wide line voltage variation ( $-30 \%$, $+10 \%$ ), and some load regulation (by the compensating winding of the constant voltage transformers). Bleeder currents on these supplies are limited from $3 \%$ to $5 \%$ of the nominal DC output circuits.

Voltages in this class are $-19 / 12 \mathrm{~V}$ (used also to produce -4.5 V and -1.2 V ), and Core Memory voltages, $-38 / 30 \mathrm{~V},+19 / 12 \mathrm{~V},-33 / 25 \mathrm{~V}$, and $+74 / 60 \mathrm{~V}$.

CLASS 3 - POWER SUPPLIES WITH DC VOLTAGES NOT REGULATED
Only two voltages are NOT regulated. These are: neon indicator voltage -120V and auxiliary control voltage -24 V .

These two voltages will follow directly the line voltage variation (this means $\pm 10 \%$ ), and will also be affected by the changes in load and temperature.
$7.3+20$ VOLT ELECTRICAL SWITCH
The +20V Electrical Switch is a circuit which provides a means of controlling the +20 V Power Supply. The circuit is used to insure that the +20 V power is supplied to the transistor circuits prior to the negative voltages. In this way, damage to circuit components is prevented.

This circuit also provides a means of removing the negative potentials from the circuitry, prior to removal of the bias voltage when power is lost due to a power failure, or during power shutdown.
$7.4+100$ VOLT EIECTRICAL SWITCH
The +100 V Electrical Switch provides a means of controlling the +100 V Power Supply. The switch circuit is used to insure that all other voltages are present on the system prior to the +100 V . The +100 V is used to develop the +20 V Delayed to clear all flipflops when power is applied.

### 7.5 AC CIRCUITS

AC METER
The $A C$ Meter measures the voltage across any two legs of the input lines. It is controlled through a four position, two layer, rotary swi.tch and provides monitoring of the three phase (3ø) AC input.

There are four neon indicators located on the Power Supply cabinet, adjacent to the AC meter, which, when lit, indicate power on. There is one light for each of the following combinations: $\varnothing \mathrm{AB}, \varnothing \mathrm{BC}, \varnothing_{\mathrm{AC}}$ and $\varnothing \mathrm{AN}$.

## AC AUXILIARY CIRCUITS

There is a group of single phase l20V circuits, derived from Neutral to Phase A. These circuits serve the following:

1. Fans

Five on top of the cabinet, three on the power rectifier assembly. This circuit is extended to other cabinets of the Main Frame through terminals $\mathrm{K} 8-01 / 02-03 / 04$ in the distribution box.
2. Convenience Outlets

The l20V AC should be checked at local convenience outlets and at terminals $\mathrm{K} 8-05-06$ in distribution box. This voltage is controlled by circuit breaker CBl8 in AC input box.
7.6 ELAPSED TIME INDICATOR

The Elapsed Time Indicator indicates in hours, the time that power is applied to the system. The meter is located in the Power Supply cabinet.

### 7.7 METER CHECK SWITCH

The Meter Check Switch is a five deck rotary wafer switch located on the Power Supply Indicator Panel. The Meter Check switch is used to monitor the voltage and amperage of the DC Supplies individually.

The voltmeter is 1 milliampere movement and ranges $0-50 \mathrm{~V}, 0-150 \mathrm{~V}$.
The ammeter is 50 millivolt movement and ranges $0-5 \mathrm{~A}, 0-10 \mathrm{~A}, 0-50 \mathrm{~A}$ and $0-100 \mathrm{~A}$.
The Meter Check switch is used in conjunction with a voltmeter and an ammeter to select and monitor a given DC Supply.

### 7.8 METER CHECK CIRCUIT

This circuit provides a means by which the meters themselves can be checked. Fixed potentials are supplied such that with the rotorary switch in position $V$ (Meter Check) the meters are examined for full deflection. The potentials are +5 V and 50 milliamperes.

Refer to Section 3 for adjustment procedure.

### 7.9 CONTROL RELAYS

Power for the B 5000 system is controlled through the use of DC relays. There are two (2). DC contactors and seven (7) DC relays which control the distribution of DC power to the main units and the peripheral equipment. These relays provide DC power to the system in proper sequence when applying power. They also provide cycling down of DC power in the proper order when removing power or during a power failure, either within the Power Supply itself, or a power failure within one of the main units of the system except the Drum cabinet.

## RELAY OPERATION

Refer to Figure 6.2-4 for schematic showing relays Kll and K12.
The following is a list of the control relays giving their use.

Relay Kll
Relay Kll opens and closes the primary winding of power transformers 1 and 4 .
Refer to Figure 6.2-5 for schematic showing relays K12, K13, K14, K15, K17, K18, K19 and K20.

Relay Kl2
Kl2 opens and closes the primary windings of transformers 2, 3 and 6. Relay Kl2 also controls the l20V AC Supply to the Cabinet Fans and the Running Time Meter.

Relay K13
Kl3 controls the pick and drop of Kll and Kl2. It is the main Power ON relay, and is controlled through the Power ON and Power OFF buttons, the overvoltage, undervoltage, excess current and overheat sensing.

Relay Klu
Kl4 allows 150 ms delay during Power OFF to insure that the peripheral units have time to function. Kl4 is a slow release relay.

Relay K15
Sends Power ON and Power OFF signals to the peripheral equipment.

Realy Kl7
Inhibit interlock to peripheral units and -24 VB to DC Indicators.

Relay Kl8
Remove System Power down level to Core Memory, and inhibit or enable the 1 megacycle clock.

Relay K19
Power Sensing Matrix inhibit, +20V switch control and Core Memory Power Supply delay.

Relay K20
Display and Distribution cabinet cover interlock.

### 7.10 VOLTAGE SENSING

The B 5000 System has facilities for sensing over and under voltage conditions for the $-1.2 \mathrm{~V},-4.5 \mathrm{~V},-12 \mathrm{~V},+20 \mathrm{~V}$ and +100 V . In addition, excess current from the -12 V regulator and overheat conditions are sensed. These conditions will shut down the Power Supply. The +20 V and +100 V are sensed in the Display and Distribution cabinet. The remainder of the voltages, excess current, and overheat conditions are sensed in Display and Distribution by cabinet.

Using this method, a visual indication can be presented. For example: the voltage that failed, over or under voltage, and the cabinet where the failure occurred. Overheat is indicated by the cabinet causing the failure. Excess current is indicated by cabinet, -12 V indicator ON , and excess current indicator ON. Only the -l2V regulator supply is sensed for excess current.

### 7.11 VOLTAGE SENSING PACKAGE

There are twenty identical voltage sensing circuits. One circuit is used for each of the three separate voltages ( $-1.2 \mathrm{~V},-4.5 \mathrm{~V}$, and -12 V ) in the B 5000 Regulator Power Pack. There are six power units in a maximum system. Therefore, there are eighteen voltage sensing circuits for these voltages alone. The +20 V and the +100 V are also sensed for undervoltage and overvoltage, requiring two additional sensing circuits, for a total of twenty. These circuit packages are located in the Display and Distribution cabinet.

The Voltage Sensing Package is a circuit providing two separate outputs, an output when an overvoltage is sensed, and an output when an undervoltage is sensed. Both outputs in normal operation (neither an overvoltage or undervoltage condition exists) have a negative output (true). With the detection of an overvoltage, output 1 becomes false. With an undervoltage detection, output 2 becomes false. At no time are both outputs simultaneously false.
7.12 VOLTAGE REFERENCE PACKAGE

The Voltage Reference Package is made up of a circuit that develops three separate voltages for use in the voltage sensing circuits. These three voltages, -9V and two separate voltages of -4.5 V each, are used as reference voltages in sensing for overvoltage and undervoltage.

## 

7.13 - 12 VOLT REGULATOR

The -12V Regulator is a standard series type with the output sensed through a difference amplifier. The difference is amplified, inverted and applied to the output as a corrective signal.

The -l2V Regulator provides circuitry for the detection of excess current being drawn from the supply. If excess current is drawn from the supply, the main power source is shut-down automatically through a sensing circuit.

A -l2V Regulator is located in each of the major units except the Display and Distribution, Power Supply, and Drum cabinets.
$7.14_{4}-4.5$ VOLT REGULATOR
The -4.5 V regulator provides regulation for the -4.5 V from the source portion of the regulator. It also regulates the incoming current through the sink portion of the regulator.

The regulator, at times, supplies power to circuit loads that terminate at a voltage more negative than -4.5 V . At these times, current will flow in the reverse direction or toward the positive potential, in this case the -4.5 V . This negative source is flowing into the regulator through the -4.5 V normal output terminal, thereby overriding the -4.5 V source. With this condition existing, the incoming current must also be regulated, as it will vary the -4.5 V output. This is done in the sink regulator section.
$7.15-1.2$ VOLT REGULATOR
The $-1.2 V$ regulator is a series type with the output sensed through a difference amplifier. The difference is amplified and applied to the output circuit as a corrective signal.
7.16 POWER OFF CIRCUIT

This circuit is a part of power control located in D \& D and Console. It is intended for emergency use and regular use when checking the Power Supply Main Unit.

