
CONTROL DATA® AC104-ACENTRAL PROCESSOR DC111-ACOMMUNICATIONS MODULE

Volume 2

DIAGRAMS
CABLE TABS



CONTROL DATA® AC104-ACENTRAL PROCESSOR DC111-ACOMMUNICATIONS MODULE

Volume 2

DIAGRAMS
CABLE TABS



REV	'ISIO	N RE	CORE)

REVISION	DESCRIPTION
01	Preliminary Edition. Information in this manual current through Product
(9-15-67)	Designation CPU01-A01 and CHB01-A01.
02	Engineering/Publication Change Order 17631. New Product Designation
(1-29-68)	CPU01-A02. Pages revised: 5-31,5-37,5-43,5-49,6-61,6-63,6-67,6-69,
	6-73, 6-75, 6-79 and 6-81.
03	Publications Change Order 18576 which incorporates Engineering Change
(1-20-68)	Orders 17786, 17830 and 18343. New Product Designations are AC104-A03,
	CR105-A01 and DC111-A01. Pages revised: Cover, Title Page, Contents,
	1-1, 1-5, 1-7, 2-3, 2-5, 2-7, 2-9, 2-11, 2-13, 2-17, 2-19, 2-21, 2-23, 2-27, 2-37,
	2-41, 2-43, 2-45, 2-47, 2-49, 2-51, 2-53, 3-i, 3-19, 3-23, 3-29, 3-41, 4-1, 4-3,
	4-5, 4-7, 4-9, 4-11, 4-13, 4-15, 4-17, 4-19, 4-21, 4-23, 4-25, 4-27, 4-29, 4-31,
	4-33, 4-35, 4-37, 4-41, 4-43, 4-45, 4-47, 4-49, 4-51, 4-53, 4-55, 4-57, 4-59,
	4-67, 4-69, 4-73, 4-77, 4-79, 4-81, 4-83, 4-85, 5-7, 5-33, 5-35, 5-39, 5-41,
	5-45, 5-47, 5-51, 5-53, 5-89, 6-59, 6-65, 6-71, 6-77 and 6-83. Pages added:
	1-9, 1-11, 4-i, 6-197, 6-199, 6-201, 7-0, 7-1, 8-1, 8-3, 8-5, 8-7, 8-9, 8-11, 8-13,
	8-15,8-17,9-1,9-2,9-3,9-4,9-5,9-7,9-8,9-9,9-11,9-13,9-14,9-15,9-17,
	9-19, 9-21, 9-23, 9-25, 9-27, 9-29, 9-31, 9-33, 9-35, 9-37, 9-39, and 9-41.
A	Manual released; includes Field Change Order 18461, equipment level
(10-9-68)	AC104-A05 and Engineering Change Order 20696, publications change only.
	This printing obsoletes all previous editions.
В	Manual not affected. Engineering Change Order 20639.
(12-13-68)	
С	Manual revised. Engineering Change Order 20704, publication change
(12-13-68)	only. Page 8-7 revised.
D	Manual not affected. Engineering Change Order 20736.
(12-13-68)	
E	Manual revised. Engineering Change Order 21229, to incorporate
Publication No.	
60181000	

Address comments concerning this manual to:

Control Data Corporation Technical Publications Department 4201 North Lexington Avenue Arden Hills, Minnesota 55112

or use Comment Sheet in the back of this manual.

© 1967, 1968, 1969, 1970 by Control Data Corporation Printed in the United States of America

DESCRIPTION REVISION E (Cont'd) Engineering Change Orders 19601, 19861 and 19960 into this manual. Pages 1-14, 1-15, 2-1, 2-5, 2-8, 2-19, 2-23, 2-29, 2-37, 2-51, 2-52, 2-53, 2-65, 3-1, (12-13-68)3-3, 3-7, 3-9, 3-11, 3-13, 3-17, 3-19, 3-23, 3-29, 3-35, 3-41, 3-43, 3-45, 3-51, 3-63, 3-75, 3-77, 3-93, 3-97, 3-101, 3-103, 3-105, 3-111, 3-115, 3-117, 3-119, 3-121, 3-123, 3-127, 3-135, 4-3, 4-5, 4-7, 4-9, 4-11, 4-13, 4-15, 4-19, 4-22, 4-33, 4-37, 4-41, 4-43, 4-45, 4-49, 4-51, 4-53, 4-67, 4-79, 4-83, viii, ix, 6-5, 6-7, 6-11, 6-13, 6-17, 6-51, 6-52, 6-57, 6-109, 6-121, 6-123, 6-131, 6-133, 6-135, 6-137, 6-139, 6-167, 6-169, 6-171, 6-173, 6-175, 6-197, 8-5 and 8-7 revised. F Manual revised; includes Engineering Change Order 21227, publication (2-28-69)change only. Pages 10-17, 10-19 and 10-21 revised. Manual revised; includes Engineering Change Order 21773, publication G (2-28-69)change only. Pages 1-5, 1-7, 1-15, 2-1, 2-19, 2-37, 3-5, 3-7, 3-9, 3-11, 3-13, 3-19, 3-35, 3-43, 3-47, 4-1, 4-5, 4-7, 4-11, 4-13, 4-15, 4-19, 4-21, 4-31, 4-33, viii, 5-31, 5-33, 5-37, 5-39, 5-43, 5-45, 5-49, 5-51, 6-61, 6-63, 6-67, 6-69, 6-73, 6-75, 6-79, 6-81, 10-3, 10-4, 10-5 and 10-7 revised. \mathbf{H} Manual revised; includes Engineering Change Order 21714, equipment (6-12-69)level CR105-A02. Pages 10-5 and 10-7 revised. J Field Change Order 22076, equipment level AC104-A06. Page 1-4, 1-5, 2-3, (10-8-70)2-7, 2-9, 2-15, 2-17, 2-19, 2-21, 2-34, 2-35, 2-36, 2-37, 2-42, 2-43, 2-48, 2-49, 2-70, 2-71, 3-3, 3-5, 3-7, 3-9, 3-11, 3-12, 3-13, 3-14, 3-15, 3-23, 3-29, 3-40, 3-41, 3-107, 3-111, 3-113, 3-125, 3-127, 4-1, 4-3, 4-5, 4-8, 4-9, 4-10, 4-11, 4-14, 4-15, 4-16, 4-17, 4-18, 4-19, 4-20, 4-21, 4-25, 4-26, 4-27, 4-29, 4-30, 4-31, 4-33, 4-35, 4-37, 4-39, 4-44, 4-45, 4-48, 4-49, 4-51, 4-53, 4-57, 4-59, 4-61, 4-67, 4-69, 4-79, 4-83 and 9-1 changed. Pages 2-6, 2-14, 2-16, 2-18, 2-20, 3-22, 3-106, 3-108, 3-110, 3-112, 3-124, 3-126, 4-0, 4-4, 4-24, 4-28, 4-32, 4-34, 4-38, 4-50, 4-52, 4-56, 4-58, 4-60, 4-66, 4-68, 9-21, 9-22, 9-23 and 9-24 added. K Field Change Order 23184, equipment level AC104-A07. Page 2-11 (10-8-70)changed. \mathbf{L} Field Change Order 24499, equipment level AC104-A08. Pages 1-14, 1-15. (10-8-70)viii, ix, 5-23, 6-iii, 6-119, 8-1, 8-3, 8-5, and 8-9 changed. N Field Change Order 25019, equipment level CR105-A04. Pages 1-9. (10-8-70)10-17, 10-19 and 10-21 changed. FC025308 CRIOS - 404.

REVISION DESCRIPTION FCO 25308, modifies CR105, new equipment level CR105-A04 FCO 23835, modifies CR105, new equipment level CR105-A06 ECO 25918 Documentation change only FCO 23691 & 25950, modifies AC104-A and DC111-A, new equipment levels AC104-A14, DC111-A02 FCO 24235, modifies AC104-A, new equipment level AC104-A11 FCO 25892, modifies CR105-A, new equipment level CR105-A08 FCO 26069, modifies CR105-A, new equipment level CR105-A07 FCO 21066, modifies AC104-A, new equipment level AC104-A12 FCO 23690, modifies AC104-A, new equipment level AC104-A13 AA FC025840 4 FC0 26162 " A18 FCO 27293 AIA Publication No.

6	0	8	1000	2
	V	of.	7-	

Address comments concerning this manual to:

©
by Control Data Corporation

Printed in the United States of America

or use Comment Sheet in the back of this manual.

REVISION	DESCRIPTION
	andra ar mandra menterar mendelega terretaria di persona del persona del persona del persona del persona del p Referencia del persona del
	g per menungkan mengan per pengan mengangan pengan pengan pengan pengan pengan pengan pengan pengan pengan pen Pengan pengan penga

TITLE: AC106 A, CR106 A, DCIII-A, AT124-A CE Diagrams

REASON FOR CHANGE:

Field Change Order 23466, equipment level ACIOG-AOI xhru A10 and AT124-AOI and AOZ.

Jo(1) improve the reliability and maintainability and to (2) reduce the manufacturing cost of the 3514 Computer System by replacing the present HSSP with one of a new designor

INSTRUCTIONS: Replace the following pages with the attached revised pages:

Rec of Revs

12,	4-53	5-19
		5-81
4 33	5.61	5-83

4 -51

ORIGINATED BY APPROVED DATE

The Mars Marker will have to be for a sumber will have to be have to be for a ferred. 7 - PM 6731 5000 1866 2500 New Hasp

C.E. TRAINING COPY

AA3148

FOREWORD

This manual contains customer engineering material for the CONTROL DATA® AC104-A Central Processor, DC111-A Communications Channel and CR105-A Console. It consists primarily of logic and power diagrams. A maintenance section will be added later on.

The manual is intended for use as a maintenance aid by personnel who have attended the CONTROL DATA training course on the above devices. It is not primarily a training manual and thus does not contain a detailed explanation of theory.

The following CONTROL DATA publications will also be useful in maintaining the above devices.

- 3500 Computer System Reference Manual
- 3500 Computer System Site Preparation Manual
- 3300/3500 Computer Systems Instruction Codes
- 3L00 System Maintenance Monitor Reference Manual
- Parts Data for AC104-A, DC111-A and CR105-A
- Maintenance Aids for AC104-A (Command Timing Charts)
- Maintenance Aids for AC104-A, DC111-A and CR105 (Module Striptabs and Maps)
- INTEBRID® Circuits Manual
- 3000 Series Computer Systems Input/Output Specification IBM Selectric Series 73 Reference Manual (Applies to Console Typewriter)

GENERAL CONTENTS

Part 1.	General Information
Part 2.	Main Control Section
Part 3.	Arithmetic Section
Part 4.	Business Data Processor Section
Part 5.	Relocation Section
Part 6.	Block Control Section
Part 7.	Maintenance Panel and I/O Switch Panel
Part 8.	Central Processor Power Wiring
Part 9.	Central Processor Cable Tabs
Part 10.	Console
Part 11.	Maintenance
	Part 2. Part 3. Part 4. Part 5. Part 6. Part 7. Part 8. Part 9. Part 10.

 \mathcal{L}_{i} , where \mathcal{L}_{i} is the second constant \mathcal{L}_{i} . The second constant \mathcal{L}_{i}


CONTENTS - VOLUME 2


Part 5. Relocation Section		D4 Control	6-15
Block Diagram - Main Control and Block Control Interface with Page File	5-i	Miscellaneous Controls	6-17
Block Diagram - Page File and Storage Interface Address Bits	5-iii	I/O Enables (Chan 0-7)	6-19
Page File Control 1 - Priority and Address Change Compare	5-1	F0 and D0 Translations	6-23
Page File Control 2 - Illegal Write and Read/Write	5-3	Register File Address Translations and Search Buffer Register	6-25
5	5-5	Typewriter O Register and Typewriter Switches	6-27
Page File Control 3 - Storage and Data Enables	5-7	Data Bus Register (D4)	6-29
Page File Address Decoding and Timing Stage Delay Chain	0-1	Block Control Timing Chain (T150-T157)	6-41
Storage Address Register Bits 00-05, 07, and 08, and Address Parity Generator	5- 9	Z0 Control	6-43
Storage Address Register and Address Holding Register Bits 09 and 10, and	E 10	Z0 Register	6-45
Partial Page Adder	5-13	Z0 Translations	6-57
Storage Address Register and Address Holding Register Bits 11-16 and RD/WR PF Addr Bits 0-5	5-15	SO Register and Address Translations	6-59
Storage Address Register Bits 06 and 17, Addr Holding Reg Bit 17, Ill. WR		Register File Locations 00-77	6-61
Sensed, and RD/WR PF Addr Bit 06	5-21	Chan B Control (Ext Stat Bits 00-11 → Fan-In and Ext Line Ints 0-7 → Fan-In)	6-85
Storage Protect, No Response, and Parity Generator	5-23	F0 Translations (B Control)	6-101
Block Diagram - PF → (A00-11)	5-25	Common Control (Chan 0-7) and Int Mask Register Bits 00-07	6-103
Block Diagram - (A00-11) → PF	5-27	Channel Coupler Control	6-107
Read/Write Page Address Bits	5-28	Interrupt Priority	6-109
Page File Sense/Digit Line Configuration and Address Structure	5-29	Interrupt Fan-In	6-113
Page File Quadrants 0-3	5-31	Internal Faults and Interrupt Mask Reg Bits 08-11	6-117
Block Diagram - Data Flow in Relocation Section	5-55	Block Diagram - Status Control	6-119
Data Bus and Data Parity Generator/Checker	5-57	Status Fan-In	6-121
Data Bus Parity Bits 24-27	5-73	Chan 0-3 A Control	6-125
Par. Err Ident and Int Code Bits 0-6, Part. WR Bits 0-4, and Data to PF		Chan 0-3 C Control	6-133
(Write 13th Bit)	5-75	O Register (Chan 0-3)	6-141
TCS to DTL Conversion for Displays	5-79	O Register Fan-In (Chan 0-3	6-157
		Chan 4-7 A Control	6-161
Part 6. Block Control Section		Chan 4-7 C Control	6-169
Block Diagram - Block Control Data and Control	6-i	O Register (Chan 4-7)	6-177
Block Diagrams - Block Control I/O Channels, Reg File, and Interrupt Priority	6-ii	O Register Fan-In (Chan 4-7) Communication Channel Dummy Modules	6-193 6-197
Block Control Timing Chain (T158-T166 and T265-T268)	6-1	Communication Chainer Bunning Incomes	
Block Control Priority	6-5		
Clear Sequence and Connect/Function Cont	6-9		
Typewriter, Clock, and Program Controls	6-10		
D4 I/O and SRCH/MOVE Control	6-13		

Part 7. Maintenance Panel and I/O Switch Panel		Light Driver Card	10-10							
O Switch Panel	7-i	Octal Translator Schematic	10-11							
Tabs for Maintenance Panel	7-2	Block Diagram - Typewriter	10-13							
Computer Maintenance Panel Schematic	7-3	Typewriter Logic Interface	10-14							
1		Selectric Typewriter Wiring Diagram	10-15							
Part 8. Central Processor Power Wiring		Typewriter Timing and Control	10-17							
		Case Control and Decoding and Type Code Print Enables	10-19							
Typical Power Distribution	8-1	O Register Bits 0-5 and BCD Char to Storage Transmit Enable	10-23							
nter-Unit Power Connections	8-3	Real-Time Clock, Auto-Step OSC and Typewriter to BCD Word Line Select	10-25							
Central Computer Assemblies	8-5	Typewriter to BCD Diode-Matrix Memory Translator	10-31							
CPU AC and Terminator Power Distribution	8-7	BCD to Typewriter-Word Line Select	10-33							
Power Control and Logic Chassis Schematic	8-9	BCD to Typewriter-Diode Matrix Memory Translator	10-35							
Logic Power Supply Schematic	8-11	Relay Drivers	10-33							
Γerminator Supply Schematic (40V, 20 amp)	8-13	· ·								
Emergency Off Panel Schematic	8-15	Type Load Timing	10-38							
Power Control Panel Schematic	8-17	Type Dump Timing	10-39							
		Part 11. Maintenance								
Part 9. Central Processor Cable Tabs		Introduction	11-1							
Part 10. Console		Instruments, Tools, and Materials	11-1							
Fart 10. Console		3500-T CEM Tool Kit	11-1							
Console Assembly and Cabling Diagram	10-1	Publications	11-1							
Tabs for Display Panel	10-2	Maintenance Panel	11-2							
Display Panel Assembly Schematic	10-3	Channel Coupler	11-4							
Tabs for Console Switch Panel	10-4	Maintenance Mode	11-6							
Schematic-Console Switch Panel, Assembly A3	10-5	Margin Testing	11-9							
Schematic-Console Display Panel, Assembly A2	10-7	Scheduled Maintenance	11-10							
Tabs for Typewriter Logic Chassis	10-8	Emergency Maintenance Procedures	11-10							
Cynewriter Logic Chassis Schematic	10-9	Emergency Maintenance i rocedures	11-20							

0 626	I 184630	2 184626	3 184630	AI N C 4 184626	5 184630	6 184626	7	8 184626	9 184630	② IA	I 0		2	3 184008	4	777 i TC 5	6 184400	7	8 184008	9	IA2	0	186032	2	3 IB6031	4	5 184635	6 202934	7	8 186094	9	(
4 63	004 2-83	003	003 2-81	08 002 2-59	01 002 2-79	001	01 001 2-77	000 2-55	000	PART SNO. SERIAL NO. SERIAL PAGE NO. SERIAL PA	01	01	01 003	01	010	01 009 3-59	02 000 3-77	01 008 3-57	01 007 3-55	01 006 3-53		01 000 4-27	73 000 4-11	000	02 000 4-1	000	01 001 4-7	000 4-13	01 000 4 - 5	01 000 4-21		
	8 + 4 B6	2 - Be	3,86	9 6 . 80 .	9890	5. P. B.	0305	3, P6	3, B6 .02	A	, E2 23	. E2	E2	ADDER 23	ADDER 9	ADDER	RRY	ADDER	ADDER 07	ADDER 33	A	B 0	EQUEST	COUEST	ITROL	UN INC	IING	9	STOP	такт		
	81, 82, 83 81TS 12	DO, PI, P3, BITS 09-11	BITS 09-11	00, PI, P3, P6 BITS 06-08	BI, B2, B3, B6 BITS 06 - 08	00, PI, P3, P6 BITS 03-05	B178	00, PI, P	B1, B2, B3, B B1TS 00-02		IO, II, EI, BITS 20-3	IO, II, EI, BITS 16-19	IO, II, EI, E BITS 12-15	A1,42,43 BITS 20-	A1, A2, A3 BITS 16 - 19	A1, A2, A3 BITS 12-1	GROUP CA	A1, A2, A3	AI, A2, A3 BITS 04-	A1, A2, A3 BITS 00-0		MAINTENAN	MEMORY R	MEMCRY RE	STATE CON	RNI 2 TI	N HAG	MAIN TIMIN	INTERRUPT	BLOCK RES		
) 4 % (0.44 (0.45) (1.45)	01 000 2-85	003	01 001 2-89	01 002 2-69	01 000 2-87	001 2-67	000 2-91	000 2-65			01 002 3-83	01 001 001 3-81	01 000 3-79	01 005 3-75	01 004 3-73	01 003 3-71	01 000 3-51	01 002 3-69	01 001 3-67	01 000 3-65		000 4-25	186096 (3 000 4-37	000 4-35	000	000	⊙2 000	000	186095 000 4-15	<i>C.</i> ?	186093 OI 000 4-19	
		8°		လ လ		o n		. S. 6.		В	E2 -	57 57	3 12	ADDER 3	ADDER	ADDER	TROLS	ADDER	ADDER 7	ADDER	В	CONTROL	10		9 0.	NS	o z	SS		REGISTER	COMPLETE	
	BE CARRY NETWORK	CO, FO, FI BITS 09 -	S6 GATES	CO, FO, F1, BITS 06-01	C3 GATES	CO, FO, FI, BITS 03-05	P6 CARRY NETWORK	CO, FO, FI,			IO, II, EI, BITS 08-1	HO, HI, EI, 8	IO, II, E1, E2 BITS 00-03	01, 02, 03 / BITS 20-23	01, 02, 03 BITS 16-19	01, 02, 03 BITS 12 - 15	ADDER CON	01, 02, 03 BITS 08-11	01, 02, 93 BITS 04.0	01, 92, 93 BITS 00-03		DS AND DS	CAC 2 AND	CAC -	W3,4,5, AN	FUNCTION	FUNCTION	FUNCTION	BCD FAULT	CONDITION	OPERATION	
•	1 100000	2	3	- 4	CONTROL	6	,	8	9	IB	l <u> </u>		2	3	4	HMETIC 5	6	7	8	9		0		2	3	4	DP 5	6	7	8	9	
8	01 001 2-33	000	O2 000	02 000 2-1	000 2-29	01 000 2-25	01 000 2-15	02 000 2-13			O1 003	01 002 3-103	001	01 000 3-99	000	01 000 3-97	01 007 3-113	01 006 3-111	01 005 3-109	01 004 3-107		01 000 4-59	000	185572 02 000 4-49	000	C 2 000	02	000	02 000 4-67	000 4-69		
	, FI	14.E1	4TROLS	NG CHAIN	E - NOI	-1 X O	YCLE	N N		Α	ю			ΣQ						35	A	10		25	, AND Z3	0	HARACTER	NTROLS				
	CO, DO, FO, BITS 18 - 2	CO, DO, FC BITS 15-	S6, P6 C0	MAIN TIM	FUNCTION	FUNCTION	BB ADD C	BS ADD C			XI, I2, 14	XI, IZ, I4 BITS 12-17	X1, I2, I4 BITS 06-11	X1, IZ, I4 BITS 00-0	IZ-IS ENABLE-A	I2-I5 ENABLE -B	X2, I3, I5 BITS 18-23	X2,13,15 BITS 12-17	X2, I3, I5 BITS 06-1	X2, I3, I5 BITS 00-(DS BITS 00-0 AND 12-17	CS COMPAR NETWORK	13, 15, AND	34,07, 22	W2 A FIEL C FIELD LOOK-AHEA	W2 C FIELD CURRENT C	W2 EDIT CO		2		
	185116 01 000 2-9	185125 02 000 2-23	000	01 000 2-7	184852 02 000 2-5	02 000 2-27	02 000 2-19	185238 <i>OZ</i> 000 2-11	184851 01 000 2-17		01 003 3-123	183898 01 002 3-121	183898 O i 001 3-119	000		184252 OI 000 4-39	184393 01 000 3-91	185309 OI 000 3-93	184391 O1 001 3-127	01 000 3-125		185530 O1 001 4-61	000 4 - 57	000	1855 44 O1 001 4 - 65	185562 O1 000	000	185282 OI 000	01	185543 02 000	001	
	EOUS		CYCLE	AMETIC	CYCLE	2 - 2	80 0.	CHAIN	4 0 0	В		ADDER ER	NODER R	ER	ONTROLS				REGISTER	REGISTER	В	- 53		FO	14-65 10	4-33	and the second	4-71	4-75	4-73 ==	4-77 	
	MISCELLAN	C3, D2, D0 CONTROLS	MAIN CHAIN	START ARIT	MAIN CHAIN FFS.	FUNCTION	FO, FI, FB,	ADD TIMING	BI, BZ, B3, CONTROLS		EXPONENT	EXPONENT AND REGIST BITS 18-20	EXPONENT. AND REGIST BITS 15 - 1	EXPONENT AND REGIST BITS 12-14	EXPONENT	CHARACTER	SHIFT COUN	GENERATOR	MAINTENANCE BITS 08 - II AND 20 - 23	MAINTENANCE BITS 00-07 AND 16-19		DS BITS OG.	8 AND 69	D6 BITS 00.	D6 BITS 32.	CD ADDER	72 CHARAC	W3 BITS 00	W5 BITS 00.		W5 BITS 06 W6 BITS 06	
		IAIN CONT	TROL	4		BDP ^ 6	\	RITHMET	IC 9	ic	0		2	3	ARIT	U HMETIC	6	7	8	9	L IC2			2	3	ARITH	IMETIC 5	6	7	8	9	
54) 7	01 000 2-43	01 000	000	01 000 2-41	000 4-79,81	000	01 000 3-1	02 002 3-9	02 003 3-11		02 000 3-43	01 000 3-45	03 000	184885 01 000 3-49	02 000 3-31	185113 O1 000 3-33	185534 O1 000 3-35	185482 03 000 3-37	185135 02 000 3 - 39	02 000 3-41		01 002 3-133	184399 O/ 001 3-131	184399 01 000 3-129	184398 O1 000 3-149	01 005 3-147	01 004 3-145	184397 OI 003 3-143	184397 O1 002 3-141	01 01 001 3-139	184397 01 000 3-137	
	CONTROL	83 L	IR AND REGISTER 2	CONTROLS TION BITS 3,	T0 BCD	ASCII	NTROL	AIN MASTER	SLAVE	A	ENABLES	ENABLES	ENABLES	ENABLES	OINT ACT	EQUENCE	JENCE				A				N O EN	¥	XX 4	ж 4	4. XH.	¥	4 ORK	
	INTERRUPT	DIGIT COU	ISR, OSR, C CONDITION BITS O, 1,	INTERRUPT AND CONDI- REGISTER 4,5	WO ASCII	WI BCD TC	MANUAL CO	TIMING CHA	TIMING CH		OI ONA OIL	IZ AND IS	I4 AND IS	IG AND IT	FLOATING PADD/SUBTR	MULTIPLYS	DIVIDE SEQ	COMPLEMEN AND MERGE		SEQUENCE		E3, E4 BITS 16-23	E3, E4 BITS 08-15	E3, E4 BITS 00-07	NORMAL IZE TRANSLATIO	SHIFT NETWOI	SHIFT NETW LOWER 1, 2, BITS 32 - 35	SHIFT NETW LOWER 1, 2, BIT 24-31	SHIFT NETW. LOWER 1,2,	SHIFT NETWC OWER 1, 2, 4 31TS 08-15	SHIFT NETW .OWER 1, 2, 31TS 00 - 07	
5	0 1 0 0 0 2-47	C 2 000	184627 O J 000				185504 (3 000 3-3	184874 02 000 3-5	184874 02 001 3-7		185542 C3 000	00 000	184583 D2 000	000		185505 01 000	185276 O1 000	184643 <i>O2</i> 000	184584 O3 000	03 000			184006 OI 000	184396 00 007	184396 00 006	184396 00 005	184396 00 004	184396 OO 003	184396 00 002	184396 00 001	184396 00	
	ONTROLS		S ×				And Committee of the Co	MASTER	SLAVE	В	3-23	3-25 m	3-27 0	3-29 0 1		3-21	3-13	3-15	3-17 2	3-19 8	В		3-135 Q	3 - 165	3-163	3 - 161	4 04, 12, 4	3-157 03'-1-	02; 10, 0, 10,	01, 09, 3-123	3K UPPER 00, 08,	
	KEYBOARD C	AUTO LOAD	GO, STOP, A				START, STOP	TO AND TI	TIMING CHA		FUNCTION	FUNCTION	FUNCTION	FUNCTION		CONSTANT	TIMING FANC	SYCLE COUN	TRANSLATION	AULTS AND			MBI AND ME REGISTERS	SHIFT NETWORK B, 16, 32 BITS 23, 31, 39, 47	SHIFT NETWORK 8, 16, 32, BITS 22, 30, 38, 46	SHIFT NETWORI 8, 16, 32 BITS 21, 29, 37, 45	SHIFT NETWORK 8, 16, 32 BITS 20, 28, 36, 44	SHIFT NETWOR B, 16, 32 BITS 19, 27, 35, 43	SHIFT NETWOR 8, 16, 32, 81TS 18, 26, 34, 42	7.6 25,3	HIFT NETWOF , (6, 32 BITS 5, 24, 32, 40	
	NOTE:	BDP MODU		THE 50-P	AK PART NUN	ABER IS 8 D	IGITS: THE						1			100		U	4. 5	LUL			2 ¢	CON	TROL DA	TA TITLE		ở∞ºº UNIT I	w m ==	が 🖒 🗀	<u>κ</u> ω ω΄	

	And the second s		And the second s	A Comment of the Comm	TO Continue to the Continue of	The second secon		What are the second of the sec	Activities (Communication)		The second secon	processor and the state of the	Washing Transmission		The state of the s	A Commission of the Commission	(Commonwealth)	And Community of the Co	**************************************						27 (Personantial Control of the Cont		Company of the second of the s		A STATE OF THE STA		The second secon
0 18 4 603	184003	2 (j) 185437		BLOCK 1 183980	CONTROL 5	6 (1)	() 7 185437	8	9 184003	6 2AI	0	185301	2	3 185301	BLOCK 4	CONTRO 5 183984	6	7	B 184700	9	2A2] [0 185301	185301	2	3 185301		OCATION 5 9 184992	6	7 184875	8 i 183374	9 183374
003 6-153	01 002 6-149	003 6-139	01 002 6-137	000		01 001 6-135	000 6-133	01 001 6-145	01 000 6-141	PART NO. SERIAL → NO. PAGE → NO.	00 003 6-79	00 002 6-73	00 001 6-67	00 000 6-61	01 000 6-59	01 000 6-47	01 001 6-49	01 002 6-51	000 000 6-55			00 007 5-49	00 006 5-43	00 005 5-37	00 004 5-31	000 5-7	000 5-3	000	01 000 5-5	01 000 5-9	01 001 5-11
				z						NO.	6-81 6-83	6-75 6-77	6-69 6-71	6-63 6-65							Δ.	5-51 5-53	5-45 5-47	5-39 5-41	5 - 33 5 - 35	RESS		JRITY TOR	FACE	AND 000,	AND OI,
EL 3	ANNEL 2 LOWER	IEL 3	ANNEL 2 CONTROLS	ER FAN		VTROLS	CONTROLS	EL .	ANNEL O LOWER						EGISTER ADDRESS SLATION	REGISTER 04-07	REGISTER S 08-11	ZO REGISTER BITS 12 - 15	EGISTER 20-23							FILE ADD LATION	PAGE FILE MISCELLANEOUS CONTROL	FILE PRIC ADDRESS NGE DETEC	GE INTER	SS BUS Y BITS 4, 08	S BUS BITS 07
NA CO S	NO 184003	CHANNEL C CONTRO C CONTRO	185415	Ø LOWER	183980	NO N	185415	CHANNEL OWER	184003		77,	7.2.	7.	37,	182191 8 0 A A	8 S O E N B B B B B B B B B B B B B B B B B B	0 Z E	© 0 0 = N m 184854	2 S C E N E 184853							PAGE FILE TRANSLATION CH		PAGE CHAND PAGE	STORAGE CONTROL TIMING	ADDRESS PARITY E 02, 04, C	ADDRES PARITY 03, 05,
O I 0 I I 6-155	01 010 6-151	O1 003 6-131	002 6-129		01 001 6-159	01 001 6-127	01 000 6-125	01 009 6-147	0 I 008 6-143		ONS 40-	- 04 SNC	30F 00 -	SNS OO	01 000 6-57	00 000 6-45	01' 000 6-43	000	01 000 6-53				a		0	01 000 5-21	01 002 5-19	01 001 5-17	01 000 5-15	01 000 5-13	01 000 5-23
					2					В	LOCATIO	LOCATIO	REGISTER FILE LOCATIONS UPPER 12 AND 2 CONTROL	FILE LOCATIONS AND 2 CONTROL	2						В	DRAN1 T	ADRANT	ADRANT	ADRANT	WRITE					m m
다. 5	EL 2 PER 2	IEL 3	EL 2 ITROLS		PER FAN	VEL I	CHANNEL O A CONTROLS	- F	PER 0		TER FILE	7 ER FILE	TER FIL	TER FILE	TRANSLATI	REGISTER S 00 - 03	WTROL	TISO - TIST	REGISTER S 16-19			FILE QUA	FILE OU	FILE QU	FILE QU	ADDRESS BUS BITS OG AND AND ILLEGAL	SS BUS	IS BUS	ADDRESS BUS BITS 11 AND 12	SS BUS	AL WRIT
O CHANN	CHANNEL Ø UPPER	CHANNEL A CONTRO	CHANNEL A CONTRO		\$ \$	CHANNEL A CONTROL	C)	CHANNEL Ø UPPER	CHANNEL Ø UPPER		REGISTER UPPER 12	REGISTER LOWER 12	REGIS UPPER	REGISTER LOWER 12) F 02	ZO Z BITS R	8 8	TIMIT 100	ZO RE BITS			PAGE	PAGE	PAGE	PAGE	ADDRE BITS AND I	ADDRESS BITS 15	ADDRESS BITS 13	ADDRE	ADDRESS BITS 09	ILLEGAL SWITCH
3 0 184658	3 I 184658	3 2 184658	③ 3	BLOCK 4	CONTROL 5		,	8 185416	9	2B1	0	185438	2	3 3 183988	4	CONTRO	6	7	8	9	1 ^{2B2} г	0	184668	2	3 184668	RELC 4	CATION 5	6	7	8	9
0/ 003 6-91	0/ 002 6-89	0/ 001 6-87	0/ 000 6-85	0/ 000 6-103	0/ 001 6-123	0/	01 000 6-117	00 000 6-109	000		01 000 6-5	01 000 6-25	00 005 6-39	00 004 6-37	003 003 6-35	01 000 6-19	01 000 6-13	01 001 6-1	000	01 000 6-23			01 007 5-71	01 006 5-69	01 005 5-67	004 5-65	01 000 5-73	01 003 5-63	01 002 5-61	01 001 5-59	01 000 5-57
				ol. s	N N N N N N N N N N N N N N N N N N N	Z NA		ORITY		A		۵	ន	8	ā		EARCH/		<u>v</u>	z	A						È				
EL 3 TROLS	HEL 2 VTROLS	IEL I	FEL O FTROLS	EL O, I,	TATUS F	STATUS F	INTERNAL MASK AND INTERRUPT	A PRI	TRANSLATIONS CONTROLS		CONTROL ITY I AND	AR FILE SS SLATION AN	REGISTER S 05, 11, 17,	D4 REGISTER BITS 04, 10, 16,	REGISTER S 03,09,15,	I/O ENABLES CHANNEL 0-3	D4 I/O AND S MOVE CONTROL	TIMING CHAIN TIS8-TIGS	LLANEOU	ANSLATI			BUS 21-23	BUS 18-20	8US 15-17	BUS (2 - 14	BUS PAR 24 - 27	80.8 09-11	80-80 06-08	BUS 03-05	80. 00 - 05
184658	CHANNEL B CONTR	HANNE CHANNE 184658	CHANNEL B CONTRC	CHANNEL COMMON COMMON	185677	EVEN		- NTERRUPT - AND 4	FO TR B CON		3 8 0 8 8 185304	REGUL ADDRE TRANS	183988		7 =			185391	TREATTH TO THE TREATT TO THE TREATTH TO THE TREATT	P 2 185281			DATA E	185392	185392	185392	DATA BITS	185392	DATA BITS	185136 A TH 8	본 경출 186136
0/ 0b7 6-99	0 / 006 6-97	0/ 005 6-95	0/ 004 6-93	01	000	01	000	000			01 001 6-7	03	00 002 6-33	00 001 6-31	000 6-29	01 001 6-21	02 000 6-15	01 000 6-3	000	000 6-27				005 005 5-89	00 004 5-87	00 003 5-85	002 5-83	001 5-81	000	001 5-77	00 000 5-78
				٩,٩	<u>«</u>		5 110	ORITY		В	. ON .	E TROL	8	<u></u>	•			5-T268	ock,		В			Д Д Д	T INEL US	T SER	ec I- W	t.t	LW		g.,
EL 7 TROLS	EL 6 ITROLS	IEL 5 ITROLS	EL 4 ITROLS	EL 2, 3, ON CONTR	EL COUPI	Z TERRUPT	NTERRUE	RUPT PRI			BLOCK CONTRO PRIORITY 2 A	CLEAR SEQUENC AND CONNECT/ FUNCTION CON	D4 REGISTER BITS 02,08,14	D4 REGISTER BITS 01,07,13,	D4 REGISTER BITS 00,06,12	I/O ENABLES CHANNEL 4-7	NTROL	TIMING CHAIN	TYPEWRITER, CL AND PROGRAM CONTROL	TYPEWRITER REGISTER AND SWITCHES				CONSOLE LIGHT DRIVERS: CHAN STATUS AND MISCELLANEOU	OLE LIGERS: CHAUS AND	OLE LÍGI	CONSOLE LIGH DRIVERS: BB AND F LOW	CONSOLE LIGH DRIVERS: MISCELLANEO	CONSOLE LIGH DRIVERS: A/Q/ REGISTER	PARTIAL WRITE BITS 2-4 AND INTERRUPT CODE BITS 3, 5, 6	PARTIAL WRITE BITS O AND I A INTERRUPT COD BITS O, I, 2, 4
CHAN B CON	CHANNEL B CONTRC	CHANNEL B CONTRC	CHANNEL B CONTRO	COMMON	CONTROL	FAN - IN	FAN-IN	INTERRUP 2 AND 3			PRIOR	CLEAR AND C	40 8 F E	0 8 4 E 8 S	40 STIB	CHANN	4 2	E E E	AND	REGIS				CONS DRIVI STAT	CONS DRIVI STAT	CONS	DRIVI B 8 A	M S C C C C C C C C C C C C C C C C C C	CONS	PARTIL BITS : INTER BITS	PARTIL BITS INTER
0 184003	1 184003	2 (2) (2) 3	4	CONTROI 5		② 7 185415	8 184003	9	1 2CI					MAINTEN	ANCE PAI	NEL				2 ²⁰² г		ı			1				1	
01 015 6-191	01 014 6-187	01 007 6-167	01 006 6-165		01 003 6-195	01 005 6-163	01 004 6-161	01 013 6-183	01 012 6-179																						
					2					A					SEE PAG	iE 7-1															
EL 7 2ER	PER 6	IEL 7 ITROLS	IEL 6 VTROLS		WER FAN	IEL 5 ITROLS	IEL 4	PER S	PER 4																						
CHANN	CHANNEL & UPPER	CHANNEL	CHANNEL	197000	<i>B</i>	CHANNEL A CONTRC	CHANNEL	CHANNEL	CHANNEL																						
01 007 6-189	01 006 6-185	O1 007	006	01		01 005 6-171	01 004 6-169	01 005 6-181	01 004 6-177																						
9-109	0-183	9-113	0-1/3	2		0-11	0-103	0-101		В																					
IEL 7	ER 6	IEL 7 TROLS	NEL 6 TROLS	ER FAN-		VEL 5 VTROLS	IEL 4	WER S	VER 4																						
CHANNE Ø LOWE	CHANNEL Ø LOWER	C CONTRO	CHANNEL C CONTRO	1 n n		C CONTR	C CONTRC	CHANNEL Ø LOWER	CHANNEL Ø LOWER												_										
			0			NO. 186944 NO. 186943	' ==	A, B, A	MODULES RE ND C CONTROL A PARTICULAR	L MODULES		AND 9	LOWER M	FOR SUPPODULES ARE		2 DIGITS	PAK PART NU REPRESENT WHEN ORDER	THE REVIS	ON LEVEL	OF THE				CORF	ROL DAT	BLOC	SIS MAP, K CONTRO			SIZE DRAWING C 6018	1000 Z





DR 7 TR33 D-3 -3 -3 -5 A20


PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.

DEST, POINT


A3 2A2B4+M1 5= 21 NOT MAIN CONTROL ADDR. COMPARE
B3 2A2B8+J3 5= 13 NOT MAIN CONTROL ADDR. COMPARE
C0 2A1B6+L1 6- 43 NOT MAIN CONTROL ADDR. COMPARE
C1 2A1B6+L0 6- 43 RC PAGE FILE REQUEST
C3 2A2B7+Q3 5= 15 NOT MAIN CONTROL ADDR. COMPARE
D0 2B1A8+L1 6- 17

5-0 Rev A


150000




				O. M. Market Commission of the
PIN	ORIGIN/ PAGE DEST.	TEST POINT	SIGNAL DEFINITION.	
A 0 A 3	24285-U3 5- 19 24244-J0 5- 7	2A2A4-AJ	ENABLE ILLEGAL WRITE SWITCHES WRITE PAGE FILE	
80	24289-M3 5= 23	2A2A5-AB	STOR PROTECT COMP TO ILL. MR	
82 83	24287+V1 5+ 15 24288+Q0 5+ 13		NOT OPERAND REFERENCE SAVE NEW (S) REG UNTIL CHANGE	
CO	2A2B6=T0 5= 17		AUTO LOAD/AUTO DUMP ADDRESS OR	I have a court have have a facility of some
			EXECUTIVE MODE	
C1 C2	2A284-M0 5- 21 2A286-V1 5- 17		AUTO LOAD/AUTO DUMP ADDR. EN.	(Solo)
C3	24285-V1 5= 19		NOT OPERAND REFERENCE	V 1 2 3 4 <
D0 D1	2A2B4-A0 5- 21 2A2B7-U3 5- 15	SASAD+AF	PAGE FILE ILLEGAL WRITE SENSED PAGE 0 OR NOT EXPOUTIVE MODE	
D2	2A2B4+L3 5= 21		NOT OPERAND REFERENCE	Property Commence of the Comme
D3	2A2R8+V1 5+ 13		NOT OPERAND REFERENCE	
E0 E1	2A2A4+M3 5= 7 2A2A6+F3 5= 1	2A2A5-AV	NOT PAGE FILE TIME O EXECUTIVE MODE	
Ē2	2A2A6+S2 5+ 1	2A2A6-BP	RLOCK CONTROL ADDR COMPARE EN	
E3	2A2B4=D2 5= 21		BLOCK CONTROL COMPARE BIT 17	
F0	2A1A06J06E=06 1A4A06P01E=06			
	1A2A1=82 4= 11			
F1	2A1A06J06E+05 1A4A06P01F-05		READ C OPERAND REQUEST(EDIT+ 67(0+1))	
	1A2A1+B3 4= 11		0	
F2	2A2B4*D3 5* 21 2A2A6*X2 5* 1	0.014 07	RNI + RADR COMPARE BIT 17 Instruction addr compare en	+0 1 13
F3 G0	2A2A6+X2 5+ 1 2A2B5+T2 5+ 19	2A2A6-8Z	NOT BLOCK CONTROL OR MON STATE	10 12 12 1V
G1	24289-UN 5- 23		HUS REQUEST	
G2 G3	2A2P4+C3 5+ 21 2A2A6+S1 5+ 1	2A2A6-AU	ROP + STOR COMPARE BIT 17 OPERAND ADDRESS COMPARE ENABLE	
H0	2A2B4=P0 5= 21	24240440	WRITE INTO STORAGE	
н1	2A2B9-V1 5- 23	2A2B9-AV		, 100
H2 H3	2A2B5+01 5+ 19 2A2B6+01 5+ 17		SAVE NEW (S) REG UNTIL CHANGE Save New (S) Reg until Change	
10	241A06P03H-06		the second of the state of the second of the	Lev Levinson
	1A4A06J20R+06			
11	1COAO=L1 2= 37 2A1AO6PO3R=05		STORE CYCLE, INT. PROCESSING	
1.4	1A4A06J20B-05			




5-2 Rev A





main memory!






PAGE INDEX FILE ADDRESSING SCHEME









ORIGIN/ PAGE DEST. 2A2B5-13 5- 19 SIGNAL DEFINITION. NOT STOR ADDR BIT 16 TO PAR.
GENERATOR AND IND DRIVER
NOT STOR ADDR BIT 11 TO PAR.
GENERATOR AND IND DRIVER
RELOC ADDR BIT 16 TO INDICATOR 2A2B7=K0 5= 15 B0 2A2A04J017-01 5-10 Rev A

2A2A04J01T+02 ADDRESS PARITY GENERATOR RELOC ADDR BIT 11 TO INDICATOR 2A2A04J01M=01 2A2A04J01M=02 NOT STOR ADDR BIT 15 TO PAR. GENERATOR AND IND BRIVER 24285+K0 5+ 19 CO S REGISTER 242404J01N+02 RELOC ADDR BIT 12 TO INDICATOR 2A2A04J01N-01 2A2A04J01U-02 G2 SOIPE RELOC ADDR BIT 17 TO INDICATOR 2A2A04J01U=01 2A2B8=T2 5= 13 GENERATOR AND IND DRIVER NOT STOR ADDR BIT 09 TO PAR. 24288eT3 5e 13 GENERATOR AND IND DRIVER 2A2A04J015-02 SOPPL >D3 RELOC ADDR BIT 15 TO INDICATOR 2A2A04J01S-01 2A2A04J01L-02 2A2A04J01L-01 RELOC ADDR BIT 10 TO INDICATOR NOT STOR ADDR BIT 14 TO PAR. 24286=13 5= 17 GENERATOR AND IND DRIVER NOT STOR ADDR BIT 17 TO PAR. 2A2B4+12 5= 21 GENERATOR AND IND DRIVER NOT STOR ADDR BIT 12 TO PAR. 2A2B7=13 5= 15 F3 GENERATOR AND IND BRIVER NOT STOR ADDR BIT 01 TO PAR. GENERATOR AND IND BRIVER 24248-D2 5- 9 NOT STOR ADDR BIT 07 TO PAR. GENERATOR AND IND DRIVER 24248=A0 5= 9 MSB03S >X3 ADDR BIT 16 TO TERMINATE
RELOC ADDR BIT 09 TO INDICATOR 242B5eX0 5e 19 2A2A04J01K-01 <u>- K3</u>< S13RL 242404J01K=02 NOT STOR ADDR BIT 03 TO PAR. 2A2A8+F3 5+ 9 13< SO3PL GENERATOR AND IND DRIVER 2A2A04J01R-02 RELOC ADDR BIT 14 TO INDICATOR NOT STOR ADDR BIT 13 TO PAR. GENERATOR AND IND BRIVER 2A2A04J01R=01 2A2B6=K0 5= 17 2 M2< SPE2 1 0 A 2A1A06J058-02 ADDR BIT 05 TO INTERNAL STOR 2A1A06J05B=01 2A2A04J01P=02 - R2 - R3 < INSO3A RELOC ADDR BIT 13 TO INDICATOR TOTO B2 SIIRL 2A2A04J01P=01 2A1A06J05B=06 ADDR BIT 07 TO INTERNAL STOR ADDR BIT 07 TO INTERNAL STOR 2A1A06J05R-05 2A1A06J03B-05 2A1A06J03R-06 ADDR PAR, GENERATE ADDR PAR, GENERATE 2A2B9=E0 5= 23 2A2B9=F1 5= 23 2A1A06J07B=06 2A1A06J08B-06 O12 < 805 ADDR BIT 07 TO EXTERNAL STOR 2A1A06J078-05 MSB05S >RO 2A1A06J08R-05 2A1A06J07B-02 241A06J08B=02 ADDR BIT 05 TO EXTERNAL STOR 2A1A06J078-01 2A1A06J08B-01 2A1A06J03B-02 2 M3< SPE3 ADDR BIT 05 TO INTERNAL STOR ADDR BIT 01 TO INTERNAL STOR 244406J054=03 2A1A06J05A=04 2A2B4-L1 5- 21 2A1A06J05A-08 ADDR BIT 07 TO DETECT ILL. WR P1 INS05A ADDR BIT 03 TO INTERNAL STORE MAIN CONTROL S BIT 05 SHIFTED ADDR BIT 03 TO INTERNAL STORE Q3 2A1A06J05A-07 STAPL >FC 5= 19 2A2A9-AS R0 2A2B5=C3 R2 2A1A06J03A-07 R3 2A1A06J03A*08 S0 2A2B4+H3 5+ 21 1 0 A BIT 07 ADDR. BITS 01, 03, AND 05 SET 2A1A06J07A-08 2A1A06J08A=08 B C S B O 7 2A1A06J07A=07 2A1A06J08A=07 ADDR BIT 03 TO EXTERNAL STOR BLOCK CONTROL PRIORITY 24246 M1 --O^{A C} T1 2A2A6=Q1 T2 2A1A06J07A=04 5- 1 2A2A9-AM LOAD S REGISTER HO SOPPL 241A06J08A-04 T 0 T 0 ADDR BIT 01 TO EXTERNAL STOR 2A1A06J07A=03 2A1A06J084=03 BCB >TO S6(S BUS) BIT 07 U0 2A1A06J06B=05 1A4A06P01B=05 1A0B4#P2 2= 69 2 00< SO7 0 T 0 H 1 INSO7A 2A1A06J06B=06 1A4A06P01B-06 1A084=P3 2= 69 2A1A06J03A=03 ADDR BIT 01 TO INTERNAL STOR 2A1A06J03A=04 2A1A6=G1 F9≤ INSO1B 4 NSEC BC S BUS BIT 07 TO PAGE FILE 2A1A6#G0 6# 49 2A1B7=X1 6# 41 2A1B7=X0 6# 41 HC S BUS BIT O1 TO PAGE FILE BC S BUS BIT 05 TO PAGE FILE 24145=F2 24145=F3 6= 47 6= 47 6" 47 6= 47 BC S BUS BIT 03 TO PAGE FILE 24145 - G1 24145.G0 ADDR BIT 05 TO DETECT ILL. WR. STORAGE ADDRESS REGISTER NOT STOR ADDR BIT-05 TO PAR. GENERATOR AND IND DRIVER 24248-F0 5e 9 BITS 01, 03, 05, 07 AND T E 2 B 1 2 2A2B7+C3 5- 15 2A2A9-RZ MAIN CONTROL S BIT 01 SHIFTED 2A2B6+C3 5- 17 2A2A9-RY MAIN CONTROL S BIT 03 SHIFTED ADDRESS PARITY GENERATOR C 60181000 DEVELOPMENT OC: 2A2A9 PART NO. 183374 SFR.00! PAGE 5" 11 200



PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.
DEST, POINT
A0 24245=03 5= 3 READ/HRITE PAGE FILE


5-14 Rev A



PIN ORIGIN/ PAGE TEST DEST. POINT AD 24245+02 5+ 3


SIGNAL DEFINITION. READ/WRITE PAGE FILE

5-16 Rev A



PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.
DEST. POINT
A0 24245-S2 5- 3 READ/HRITE PAGE FILE

5-18 Rev A



NOT BIT 06 FROM PF QUADRANT 0 NOT LOAD S REGISTER 2A2A8-AS MAIN CONTROL S BIT 04 SHIFTED 2A2B3=N1 5= 33 2A2A6=01 5= 1 2A2A8=R0 5# 9 2A2B2=N1 5= 39 2A2B1=N1 5= 45 NOT BIT 06 FROM PF QUADRANT 1 NOT BIT 06 FROM PF QUADRANT 2 TE2 A42 SI INCRIS TE2 A22 C4 FAN IN BIT O(S BUS BIT 15) CO 2A1A06P03D=01 MCSB15 ≥CC 1A4A06J20D-01 100A3-M0 SO ØPCØ15 2A1A06P03D-02 1A4A06.J2DD=02 R1< BCCØ15 100A3-M1 2A2RD=N1 ALO NOT BIT 06 FROM PF QUADRANT 3 MAIN CONTROL S BIT 05 SHIFTED D0 24249 . RD 5. 11 2A2A9-AS A MO-24148-K0 6- 55 4 BIT 15 4 BIT 15 B1 MSB04S 3 S REGISTER BC S BUS BIT 15 TO PAGE FILE 24148-K1 6- 55 24148-10 6- 55 5 A S BC S BUS BIT 16 TO PAGE FILE 3 | TFTF 2A1A8=I1 6= 55 2A2A4=G3 5= 7 4 A BIT 5 4 OR 15 @ TFTD O TETE NOT PAGE FILE ADDRESS BIT 04 2A1A06P03D-04 1 A ØR 144A06J20D-04 1C0A3-Y1 2- 39 E3 2A1A06P03D-03 C4 FAN IN BIT 1(S BUS BIT 16) B AO-KO SISPL 144406J200-03 100A3=T0 2= 39 | H0< SMP15 BBO-S6(S BUS) BIT 04 EO< PFS04 F2 2A1A06J06A-09 1A4A06P01A-09 ØR B CO-RIT IS BIT IS 1A0B6-P2 2= 67 F3 2A1A06J06A-10 TDTD 16 A30 A CO-1A4A06P01A-10 6 TFTD (5) TFTD 140B6=P3 2= 67 A B **(4)** S6(S BUS) BIT 05 FDL T F T C A 1 1 G2 241A0AJ068=01 1A4A06P018=01 1A086=S3 2= 67 10 515L T 4 D L A 3 1 MCC >MO 2A1A06J06B=02 1A4A06P01B=02 4 NSEC LØGO >VOIZ A ØR 14086=S2 2= 67 TO EXMODE ADDR BIT 15 TO TERMINATE NOT PAGE FILE ADDRESS BIT 05 24248+H1 5 · 9
5 · 7 1 4 A 3 0 TDTD FDL 24244-G0 EXECUTIVE MODE STOR ADDR BIT 15 TO INDICATOR 2A2A6=F2 5= 1 T 4 D L A 3 1 R3≤ S16L 2A2A04J02V=01 EXMODD >H 2A2A04J02V=02 BLOCK CONTROL COMPARE BIT 16 NOT STOR ADDR BIT 16 TO PAR. 2A2A6 S3 5 1 2A2A9 A0 5 11 BCØHØN >T2 GENERATOR AND IND DRIVER U3 ENILHR BCCØHD >P T D T D B 2 D ØR J0 2A1A06J03D=02 ADDR BIT 15 TO INTERNAL STOR ADDR BIT 16 TO INTERNAL STOR 2A1A06J03D=01 2A1A06J03D=03 P TDTD A43 SAVED >81 2A1A06J03D=04 NOT STOR ADDR BIT 15 TO PAR. GENERATOR AND IND DRIVER 3 2A2A9=C0 5+ 11 WE #3 PFZ06D 2A1A06J05D-04 K2 K3 ADDR BIT 16 TO INTERNAL STOR B HCCOHD >03 241 A06 J05D=03 A P12 241A06J05D-02 N2 INC016 ADDR BIT 15 TO INTERNAL STOR E 241A06J05D=01 LDSC >BO 2A1A06J07D=04 PF006 382 PF106 382 T 0 T 0 A 0 1 1 1 15 TD TD B 2 3 2A1A06J08D=04 ADDR BIT 16 TO EXTERNAL STOR U2< 15-17 3 PF206 >B3 L3 2A1A06J07D=03 2A1A06J08D-03 ØPREFC >V1 PF306 >C2 MAIN CONTROL PRIORITY PF-DBD >N 2A2A6=L1 5= 1 2B2A7=G3 5= 61 TOTO B BIT 07 OUT OF PF TO DB XMTR 3 A ØR 282A7-G2 5- 61 <u>2 P3</u>< ØPCØ16 6 16 TDTD B A B33 241AD6J07D-02 2A1A06J08D-02 2A1A06J07D-01 ADDR BIT 15 TO EXTERNAL STOR N1 PU RWPFC >AO 5 BIT 16 B QO S BIT IS BPO 5 BIT IS BYO M² M³ PFZ07D 244 A06 J08D=01 PF107 >M3 PNI + RADE COMPARE BIT 16 2A2A6=W3 5= 1 2A2A5=P2 5= 3 PF007 >M2 ENABLE PAGE FILE TO DATA BUS SAVE NEW (S) REG UNTIL CHANGE BIT 06 OUT OF PF TO DB XMTR 24245-H2 5-01 02 03 P2 P3 Q2 PF307 >X3 3 TF T D B 1 2 \$2 \$3 PFZ07L 2R2A7#H3 5# 61 0 @ PF207 >X2 282A7#H2 5# 61 2A2A6#Q3 5# 1 NOT BLOCK CONTROL ADDR COMP EN ROP + STOR COMPARE BIT 16 NOT PAGE 0 TO ENABLE PAGE FILE QUADRANT BITS 6,7 PG00C >02 2A2A6=L3 5= 1 2A2B8=E2 5= 13 (1) 817 X1 NOT MAIN CONTROL ADDR. COMPARE BLOCK CONTROL COMPARE BIT 15 C3 MSB05S 03 R1 R2 R3 S0 2A2A6=D3 5= 1 2A2A6=R3 5= 1 2A2A04J03A=D1 XO SMP16 STOR ADDR BIT 16 TO INDICATOR H2 PFS05 5 A BIT 14 5 OR 16 15 A ØR 2A2A04J03A-02 2A2A6-L2 ROP + STOR COMPARE BIT 15 RNI + RADR COMPARE BIT 15 BIT 07 OUT OF PF TO INDICATOR BIT 16 1 1 BIT 16 2A2A6#W2 5- 1 2A2A04J02H=01 O B Z FF FF K5 IN216B 2A2A04J02H+02 **⑤** 6 TFTD 4 TETD EXECUTIVE MODE
NOT BLOCK CONTROL OR MON STATE F T D B 1 3 2A2B4+A3 NOTES: 24245=G0 5= 3 PAGE FILE OUT BITS 6 TO 7 = 0 NOT ADDRESS BITS 15 TO 17 A DIR IN SIGPL 2A2B8-L3 5- 13 2A2B6-X1 5- 17 BC ADDR HOLDING REGISTER ENABLE ILLEGAL WRITE SWITCHES 2 INST ADDR HOLD REGISTER 2A2A5 + A0 2A2A5 + C3 BIT 06 OUT OF PF TO INDICATOR CONT OPER ADDR HOLD REGISTER 2A2A04J02G-01 242404J02G-02 NOT BIT OF FROM PF QUADRANT D STORAGE ADDRESS REGISTER
AND ADDRESS HOLDING REGISTERS 2A2B3-M0 5- 33 CONTROL DATA NOT BIT 07 FROM PF QUADRANT 1 ADDR BIT 16 TO TERMINATE MAIN CONT INST ADDR RELOC HOLD REGISTER 5. 39 5. 11 5. 21 5. 45 242B2=M0 C 6018 1000 MAIN CONT OPER ADDR RELOC HOLD REGISTER BITS 15 AND 16, AND RD/WR PF NOT ADDRESS BIT 17 NOT BIT 07 FROM PF QUADRANT 2 NOT BIT 07 FROM PF QUADRANT 3 24284-J2 DEVELOPMENT ADDR BITS 4 AND 5 2A280-M0 "5-19 DIVISION LOC: 2A2B5 PART NO. 184755 SER, 002

PAGE 5- 19

PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION,

DEST,

A0 24255-D0 5- 3 24245-AF PAGE FILE ILLEGAL WRITE SENSED

A3 24285-T0 5- 19

B0 241406J038-03

B2 24283-M1 5- 33 MOT BIT 06 TO INTERNAL STOR A

MOT STOR ADDR BIT 06 TO INTERNAL STOR A

MOT STOR ADDR BIT 06 TO INTERNAL STOR A

MOT STOR ADDR BIT 06 TO INTERNAL STOR A

GENERATOR AND IND DRIVER


C0 241406J058-03

C1 241406J058-03

C2 24283-K0 5- 31

C3 24245-G2 5- 3 ROP + STOR COMPARE BIT 17

5-20 Rev A




7-47A

7 17 R

2A2B9+C1 5- 23 2A2B9-AK NOT ADDR BIT 10 TO STOR PROT 2A2A4+E0 5- 7 NOT PAGE FILE ADDRESS BIT 86 D1 - PF009 >R1 BLOCK CONTROL COMPARE BIT 17 BNI + BADR COMPARE BIT 17 QO PFZ09L 2A2A5+E3 5+ 3 2A2A5+F2 5+ 3 PF109 >RO PF209 >\$1 244 A 0 6 . I 0 6 R = 0 4 1A4A06P01B=04 1A0R4=M3 2= 69 S REGISTER PF309 >50 PF-DBE >UO mcsBoe >E 4 BIT OF AM 56(5 BUS) BIT 06 2A1A06J068-03 1A4A06P018-03 B3 SOGPL 1A084=M2 2= 69 2A2R3-Q0 5= 33 NOT RIT 11 FROM PF QUADRANT 0 NOT RIT 11 FROM PF QUADRANT 1 RC S BUS BIT 06 TO PAGE FILE TDEX AO3 bits (6-5) BCSB06 2A2B2=Q0 2A1A6=B0 5 a 39 E3 F0 WO PFZ100 082848 >H2 4 6= 49 777 2A1A6=B1 6= 49 2A1A8=S1 6= 55 2A1A8=S0 6= 55 183858 >H3 6 BC S BUS BIT 17 TO PAGE FILE B1 B0

✓ INSOGA DBLPRE >K1 5 OTES: ADDR BIT 10 TO STOR PROTECT C4 FAN IN BIT 2(S BUS BIT 17) 2A2B9=B0 5= 23 2A1A06P03D=05 BC ADDR HOLDING REGISTER -PF010 >K0 1 2 INST ADDR HOLD
REGISTER
3 MAIN CONT OPER
ADDR HOLDING
REGISTER 1A4A06J20D-05 PF110 >U1 1 1C0A3=S0 2= 39 2A1A06P03D=06 PF210 >11 1A4A06J20D=06 1C0A3=S1 2* 39 2A2B8=M0 5= 13 2A2A8=S0 5= 9 PF310 >V0 15 S07 >L1 15 NOT ADDRESS BIT 10 BC ADDR RELOC HOLD REGISTER ADDR. BITS 00, 02, AND 04 SET ADDR. BITS 01, 03, AND 05 SET ADDR BIT 09 TO STOR PROTECT NOT ADDR BIT 09 TO STOR PROT NOT STOR ADDR BIT 17 TO PAR. PF012 >C2 24248+S0 5+ 9 24249+S0 5+ 11 s08 >L0 PF112 >K2 6 MAIN CONT INST --H3-11 I1 SMP09 2A2B9+A0 5+ 23 2A2B9+B1 5+ 23 2A2B9+AE ADDR RELOC HOLD, REGISTER PF212 >N2 11 010 A12 12 10 SMP09 EQ 2A2A9*F1 5* 11 6 MAIN CONT OPER ADDR RELOC HOLD. PF312 >N3 GENERATOR AND IND DRIVER BLOCK CONTROL PRIORITY REGISTER MO ALDAEN 13 24247-H2 5. 5 5 · 1 24246=K1 509 >J1 NOT BLOCK CONTROL ADDR COMP EN 2 AO PFILWR 24246-N2 24288-N0 Q A S 5 × 13 5 × 19 5 → 3 NOT ADDRESS BIT 09 NOT ADDRESS BIT 17 71 73 75 71 T E 2 A 2 0 242R5=X1 NOT ADDRESS BIT 17
SAVE NEW (S) REG UNTIL CHANGE
NOT RIT 10 FROM PF QUADRANT 0
DOUBLE PRECISION FIRST OPERAND
NOT RIT 12 FROM PF QUADRANT 1
LOAD S REGISTER 24245=K3 24283=R1 24245=X0 5 · 33 ОАН WRMEM >PO 2A2B2=K0 5= 37 2A2B8=V0 5= 13 T E 2 PFOIT >E2 1 4 ZO-7EZ >P1 6 A 2A2A6=00 5= 1 2A2A8=Q0 5= 9 PF111 >E3 15 ADDR BIT OS TO DETECT ILL. WR. DO SMP10 ADDR 811 08 TO DETECT ILL, WR, NOT RIT 08 FROM PF QUADRANT 1 NOT OPERAND REFERENCE PF211 >P2 15 2A2A9=Q0 5= 11 2A2B2=M1 5= 39 2A2A5=D2 5= 3 12 P1 FFS06 PF311 >03 AUTO LOAD/AUTO DOMP ADDR. EN. 24245.C1 5. 3 NOT MAIN CONTROL ADDR. COMPARE NOT BIT 08 FROM PF QUADRANT 2 A'NO-2A2A6*A3 5* 1 2A2B1*M1 5* 45 2A2B0*M1 5* 51 D3 INCOL PF008 >B2 U2 U3 PFZ11D NOT BIT ON FROM PF QUADRANT 3 ADDR BIT OF TO EXTERNAL STOR . A ØR D2 BCCØ17 2A1A06J078-03 BYO-PF108 >L2 241406J08B=03 1010 B44 3 \$3 PFZ08D PF208 >M2 N1 2A1A06J07B-04 BIT 17 BIT 17 PF308 >M3 2A1A06J088-04 NOT BIT 12 FROM PF QUADRANT 2 NOT BIT 12 FROM PF QUADRANT 3 STOR ADDR BIT 17 TO INDICATOR 2A2B1=K0 5= 43 2A2B0=K0 5= 49 N2 N3 PGOOD >92 1010 843 3 2A2A04J038-01 2A2A04J03R-02 02 03 P0 P1 P2 P3 EXMODE >A (I) I F I I (3) @ F T D B O 2 WRITE INTO STORAGE 2A2A5+H0 5+ 3 2A2B8+J2 5= 13 PAGE FILE OUT BITS 0 TO 7 = 0 NOT BIT 11 FROM PF QUADRANT 2 15dc D11 W2 EXTS17 MCSB17 -15dc 24281-00 5- 45 24245.T3 5. 3 READ/WRITE PAGE FILE BIT 09 OUT OF PF TO INDICATOR 2A2A04J02K-01 0.0 12 517 2A2A04J02K-02 2A2B8=E3 5= 13 BIT 17 $\begin{array}{c|c} & R3 \\ \hline 1010 \\ \hline 841 \\ \end{array}$ BCSB17 Q1 Q2 4 BIT 17 BIT 17 NOT PAGE D TO ENABLE PAGE FILE QUADRANT BIT 8
NOT BIT 11 FROM PF QUADRANT 3
NOT BIT 09 FROM PF QUADRANT 1 s A S 1.5 1.4 1.3 A Q3 R0 24280-Q0 5. 51 FF 5 TF TD B 0 2 6 TF TD 2A2B2+R0 5- 39 4 TFTE Ó B R X2 INS 17B NOT BIT 09 FROM PF QUADRANT 0 BCD > 132A2B3=R0 5= 33 ADDR BIT 17 TO INTERNAL STOR AND BIT 09 FROM PF QUADRANT 3 2A1A06J03D-05 4 NSEC 2A2B0=R0 5= 51 2A2B1=R0 5= 45 2B2A7=R1 5= 61 2B2A7=R0 5= 61 TOTO NOT BIT 09 FROM PF QUADRANT 2 BIT 08 OUT OF PF TO DB XMTR T 4 D L B 2 2 1010 0 12 < SI7PL BCCOME >10 282A6+H2 5+ 63 282A6+H3 5+ 63 BIT 09 OUT OF PF TO DB XMTR ØR 2A2A04J02J=02 2A2A04J02J=01 гртр RIT 08 OUT OF PF TO INDICATOR ENABLE PAGE FILE TO NATA BUS NOT BIT 10 FROM PF QUADRANT 1 BIT 11 OUT OF PF TO DB XMTR U0 U1 U2 2A2A5 P3 5 3 MCCOME 4 NSEC 2A2B2*R1 5* 39 2B2A6*R1 5* 63 U3 V D 28246-R0 5 - 63 NOT PIT 10 FROM PF QUADRANT 3 2A2B0*R1 5* 51 2A2B1*R1 5* 45 () B G BIT 11 OUT OF PF TO INDICATOR 2A2A04J02M=01 2A2A04J02M=02 LDSC >K BIT 10 OUT OF PF TO DB XMTR 282A6#G3 5# 63 282A6#G2 5# 63 WO Wi APP ADDR BIT 17 TO EXTERNAL STOR 2A1A06J07D=05 ØPREFD > 2A1A06J08D=05 2A1A06J07D=06 STORAGE ADDRESS REGISTER BITS OG AND 17, ADDR HOLDING ы3 QВF CONTROL DATA 2A1A06J08D=06 REG BIT 17, ILL. WR SENSED, AND RD/WR PF ADDR BIT 06 x o 2A2A04J02L=02 C 60181000 BIT 10 OUT OF PF TO INDICATOR OBE 2A2A04J02L+01 2A1A06J05D+06 X1 X2 DEVELOPMENT 5-2/ ADDR BIT 17 TO INTERNAL STOR B SAVEE >JS 2A1A06J05D=05 C: 2A2B4 PART NO. 185236

see abor



Pext Page is a Rev. X

LOWER LIMIT COMPARATOR PO CLEXTM PØMCLR >V2 2 M3 SPCPR TSTMØD ><mark>∀3</mark> SP14S0 > 13 LW2 TSTMØD MCLPEC >61 **(III)** \$5-73 UPPER LIMIT COMPARATOR SIGNAL DEFINITION. ORIGIN/ DEST. PAGE POINT ADDR BIT 09 TO STOR PROTECT 2A2B4+I0 5- 21 ADDR BIT 10 TO STOW PROTECT
ADDR BIT 10 TO STOW PROTECT
NOT ADDR BIT 10 TO STOW PROTECT
NOT ADDR BIT 12 TO STOW PROTECT
LWR STOW PROTECT BIT 19 SW = 1 SP13SO > N3 2A2B4-IU 5- 21 2A2B7-H0 5- 15 2A2B4-G1 5- 21 2A2B4-I1 5- 21 2A2B7-X0 5- 15 81 83 C0 2A2A04J02R-03 LWR STOR PROTECT BIT 19 SW = 1
NOT ADDR BIT 11 10 TO STOR PROT
LWR STOR PROTECT BIT 11 SW = 1
UP. STOR PROTECT BIT 10 SW = 1
UP. STOR PROTECT BIT 10 SW = 1
UP. STOR PROTECT BIT 11 SW = 1
ADDR PAR, GENERATE
ADDR PAR, GENERATE EXTONR \geq_{T0}^{T1} 2A2B4+D0 5+ 21 2A2A04J02F+03 T E 2 B 1 2 вт 🔾 SMP13 >K3 D0 D1 D3 2A2A04J018*03 2A2A04J02D-03 2A2A04J01F-03 2A2A9-M2 2A2A04J01D-03 0 BNÓ $SP12S0 > \frac{13}{}$ 2A2A8+M2 5+ 9 2A2A9+M3 5+ 11 ADDR PAR. GENERATE ADDR PAR. GENERATE MASTER CLEAR PAGE FILE 2A2A8=M3 5= 9 2A2A7=H3 5= 5 ADOR LWR PAR BIT TO INT STOR B 2A1A06J05F-05 2A1A06J05F-06 2A2A04J01H-03 UP. STOR PROTECT BIT 12 SW = 1 ADDR LWR PAR. RIT TO INDICATOR вн О 2A2A04J01V-01 2A2A04J01V-02 LWR STOR PROTECT BIT 12 SW = 1 MASTER CLEAR INTERNAL STOR A 2A2A04.I02H=03 2A1A06J03F-03 2A1A06J03F-04 2A2B6-H0 5- 17 2A1A06J03F-05 SP11S0 > C3 ADDR BIT 13 TO STOR PROTECT ADDR LWR PAR BIT TO INT STOR A 2A1A06J03F+06 2R2B9+U2 STORAGE NO RESPONSE STOR PROTECT COMP TO ILL. WR ADDR LWR PAR, BIT TO EXT STOR 2B2B9=U3 5= 75 2A2A5=B0 5= 3 2A2A5=AB INDNRB $\geq \frac{XD}{X1}$ NO RESPONSE 2A1A06J07F-05 2A1A06J08F-05 BE Q 01 00 NØRESP 2A1A06J07F+06 2A1A06J08F+06 LWR STOR PROTECT BIT 13 SW = 1 N3 00 2A2A04J02K=03 MASTER CLEAR INTERNAL STOR B 2A1A06J05F-03 2A1A06J05F+04 2A2A04J01K-03 SPIOSI >E1 UP, STOR PROTECT BIT 13 SW = 1 MASTER CLEAR EXTERNAL STORAGE 2A1A06J07F-03 2A1A06J08F-03 2A1A06J07F-04 M1 MNØRES BUSROA >UO 2A1A06J08F=04 2A2B6=X0 5= 17 ADDR BIT 14 TO STOR PROTECT Q0 2A1A06P05F-04 PUDØDL >RO 1A4A06J14F-04 18081=F2 2= 01 241406P05F=03 STORAGE NO RESPONSE 1A4A06J14F=03 18081+F3 2+ 9 2A2A7+W3 5- 5 2A2B9+AP PSEUNO REPLY DELAYED UP. STOR PROTECT BIT 14 SW = 1 2A2A04J01H-03 2A1A06J07F-08 2A1A06J08F-08 SMP09 >B1 15 A TDID 15 A A 32 EXT STOR NO RESPONSE 2A1A06J07F-07 2A1A06J08F-07 PARITY GENERATOR LWR STOR PROTECT BIT 14 SW = 1 BUS REQUEST 2A2A04J02M-03 2A2A5-G1 A04J02M=03 2A2A5-G1 5- 3 AUS REQUEST 2A2A7-G3 5- 5 2A2A7-DA INITIATE PSENDO STORAGE REPLY 2A2A5-H1 5- 3 2A2B9-AV RD/WR PAGE FILE ADDR REPLY 2B1B1-K0 6- 9 SWITCH, POWER ON HASTER CLEAR NO EXTSLP 3/0 V2 28181-K0 6- 9

28180-160-07


V3 282804-025-03


W0 281806-037-07

W1 281806-037-08 U INSLPA SWITCH, TEST MODE INTERNAL STOR A NO RESPONSE 14 SWITCH, TEST MODE 2A1A06P09F+09 1A4AD6J12E-09 1COB2-QO 2-51 2A2A7-CO 5+ 5 SPE2 > E0NOT STOR ADDR REPL INTERNAL STOR B NO RESPONSE 2A1A06J05F+07 2A1A06J05F+08 STOR ADDR REPLY CONTROL DATA 2A1A06J15C-08 2A1A06J16C-08 STORAGE PROTECT, NO RESPONSE, AND C 60181000 2A1A06J15C-07 2A1A06J16C-07 DEVELOPMENT PARITY GENERATOR DIVISION SER, 000 LOC:2A2B9 PART NO.186443 PAGE 5- 23

F3 2A2A8-J3 5-9
G3 2A2A8-J3 5-9

Revious los correction and updated.






READ

ON A READ OPERATION, THE DECODED PAGE ADDRESS BITS (0-2) TURN ON THE SENSE LINES WITHIN THE UPPER OR LOWER HALF OF THE SELECTED QUADRANT FOR A 14-BIT READ (12-BIT INDEX, 1-BIT LOOK AHEAD, AND 1-BIT SPARE).

TYPICAL ADDRESS



SENSE SELECT TRANSLATIONS

- 0= LOWER HALF OF QUADRANT
- 2) 01 = QUADRANT 1

- 3) Y = 11 = WORD 3
 4) X = 01 = GROUP 1
 5) BITS 3 & 4 = (Y FOR QUADRANTS 0 & 1) AND (X FOR QUADRANTS 2 & 3)
- 6 BITS 5 & 6 = (x FOR QUADRANTS 0 & 1) AND (y FOR QUADRANTS 2 & 3)


WRITE

ON A WRITE OPERATION, THE DECODED PAGE ADDRESS BITS (0-2) TURN ON THE DIGIT LINES IN ONE OF TWO WAYS: (1) IF THE UPPER HALF OF A QUADRANT IS SELECTED, A 12-BIT WRITE OCCURS IN THAT HALF AND A 2-BIT WRITE OCCURS IN THE LOWER HALF, OR (2) IF THE LOWER HALF OF A QUADRANT IS SELECTED. A 12-BIT WRITE OCCURS IN THAT HALF AND A 2-BIT WRITE OCCURS IN THE UPPER HALF OF THE PRECEDING QUADRANT.

THE PURPOSE OF HAVING 2 DISTINCTIVE WRITE OPERATIONS IS TO ALLOW A LOOK AHEAD BIT TO BE WRITTEN INTO THE 13TH BIT POSITION OF EACH WORD INDEX. IF A "1" IS WRITTEN INTO THE 13TH BIT, THE FOLLOWING WORD INDEX CONTAINS 4000, AND IF "O" IS WRITTEN INTO THE 13TH BIT, THE FOLLOWING WORD INDEX CONTAINS A QUANTITY OTHER THAN 4000. A WORD INDEX OF 4000 DEFINES AN UNADDRESSABLE PAGE WHERE READING AND WRITING ARE PROHIBITED.

IF THE FIRST OPERAND FOR A DOUBLE PRECISION INSTRUCTION IS TO BE READ FROM THE LAST AVAILABLE STORAGE LOCATION SPECIFIED BY PL, OR IF FROM THE LAST STORAGE LOCATION WHEN PL SPECIFIES A FULL PAGE AND THE NEXT INDEX TO BE USED CONTAINS 4000, THE DOUBLE PRECISION INSTRUCTION WILL NOT BE PROCESSED. THE 13TH BIT OF THE WORD INDEX OF THE FIRST OPERAND CONTAINS A "1" LOOK AHEAD INDICATOR FOR TERMINATING THE DOUBLE PRECISION IN ADVANCE, THUS AVOIDING PARTIAL COMPLETION OF THE INSTRUCTION.

TYPICAL ADDRESS



* DIGIT SELECT TRANSLATIONS

- 1) 010 = QUADRANT 1 LOWER AND QUADRANT O UPPER
- Y = 11 = SELECT WORD 3 QUAD 1 AND SELECT WORD 3 - QUAD O
- 3. X = 01 = SELECT GROUP 1 QUAD 1 AND SELECT GROUP 1 - QUAD O
- 4. BITS 3 & 4 = Y FOR QUADRANTS 0 & 1 AND X FOR QUADRANTS 2 & 3
- (5) BITS 5 & 6 = X FOR QUADRANTS 0 & 1 AND Y FOR QUADRANTS 2 & 3

★ THE PAGE ADDRESS BITS ARE ALWAYS DECODED FOR TWO HALF QUADRANTS ON A WRITE OPERATION




READ/WRITE PAGE ADDRESS BITS C 60181000 AGE 5-28

CIRCLE DIAGRAM

- 1. DO D3 = DIGIT LINES (WRITE)
- 2. SO S3 = SENSE LINES (READ)
 3. 2 BITS $(2^{13} \ge 2^{12})$ $(2^{12} \bot A)$
- (4.) 12 BITS
- (5) UPPER HALF OF QUADRANT
- 6. LOWER HALF OF QUADRANT
- 7. ALL QUADRANTS ARE IDENTICALLY STRUCTURED.
- 8. IT IS IMPORTANT TO NOTE THAT THE 14-BIT WORD INDEX STORAGE IS DIVIDED INTO A 12-BIT PORTION AND A 2-BIT PORTION, EACH WITH ITS OWN SENSE LINES FOR READING AND DIGIT LINES FOR WRITING.

READ

IF A READ OPERATION OCCURS, WITH QUADRANT 3 UPPER SELECTED, SENSE LINE S3 IS TURNED ON FOR A 12-BIT READ AND SENSE LINE S2 IS TURNED ON FOR A 2-BIT READ. THE CONTROLS FOR THE SENSE LINES ARE SEPARATE YET SIMULTANEOUSLY OPERATING WITHIN THE SAME HALF QUADRANT. THE SENSE LINES READ A FULL 14-BIT WORD INDEX.



WRITE

IF A WRITE OPERATION OCCURS, WITH QUADRANT 3 UPPER AND QUADRANT 3 LOWER SELECTED, DIGIT LINE D3 IS TURNED ON FOR A 12-BIT WRITE AND DIGIT LINE D0 IS TURNED ON FOR A 2-BIT WRITE. THE CONTROLS FOR THE DIGIT LINES ARE SEPARATE YET SIMULTANEOUSLY OPERATING WITHIN TWO HALF QUADRANTS BECAUSE THE DIGIT LINES MUST WRITE A "1" IN THE 13TH BIT POSITION OF THE WORD INDEX PRECEDING A WORD INDEX CONTAINING 4000 AND THEY MUST WRITE A "0" FOR ALL OTHER QUANTITIES. THE 13TH BIT, A LOOK AHEAD BIT, IS USED ON SPECIFIC DOUBLE PRECISION OPERATIONS TO INDICATE A TOTALLY EXCLUDED PAGE IN STORAGE WHERE READING AND WRITING ARE PROHIBITED. SEE THE TYPICAL ADDRESS AND WRITE ON PAGE ______ FOR A MORE DETAILED EXPLANATION OF THE LOOK AHEAD FEATURE.

NOTE THE DISTINCTIVE DIFFERENCES BETWEEN THE READ AND WRITE SENSE/DIGIT LINES.

PAGE ADDRESS BITS FOR_

1 1 1 0 0 1 0 1 1 1 0 0 1 1

1 1 1 1 0 1 0 1 1 1 1 1 0 1 1

QUADRANT I

LOWER								UPPER								
0	0	0	0	1	0	0		0	0	0	0	1	0	1		
0	0	0	1	1	0	0		0	0	0	1	1	0	1		
.0	0	1	Ô	1	0	0		0	0	1	0	1	0	1		
0	0	1	1	1	0	0		0	0	1	1	1	0	1		
0	1	0	0	1	0	0		0	1	0	0	1	0	1		
0	1	ó	1	1	0	0		0.	1	0	1	1	0	1		
0	1	1	0	1	0	0		0	11	1	0	1	0	1		
0	1	1	1	1	0	0		0	1	1	1	1	0	1		
1	0	0	٥	1	0	0		1	0	0	0	1	0	1		
1	0	٥	1	1	0	0		1	0	0	1	1	0	1		
1	0	1	0	1	0	0		1	0	1	0	1	0	1		
1	0	1	1	1	0	0		1	0	1	1	1	0	1		
1	1	0	0	1	0	0		1	1	0	0	1	0	1		
1	1	0	1	1	0	0		1	1	0	1	1	0	1		
1	1	1	0	1	0	0		1	1	1	0	1	0	1		
1	1	1	1	1	0	0		1	1	1	1	1	0	1		

QUADRANT 2

LOWER									UPPER								
0	. 0	. 0	.0	. 1	1	_0		0	0	0	0	1	1	1			
0	0	0	1	1	1	0		0	0	0:	1.	1	1	1			
0	0	1	0	1	1	0		0	0	1	0	1	1	1			
0	0	1	1	1	1	0		0	0	1	1	1	1	1			
0	1	0	0	1	1	0	ľ	0	1	0	0	1	1	1			
0	1	0	1	1	1	0		0	1	0	1	1	1	1			
0	1	1	0	1	1	0		0	1	1	0	1	1	1			
0	1	1	1	1	1	0		0	1	1	1	1	1	1			
1	0	0	٥	1	1	0		1	0	0	0	1	1	1			
1	0	۵	1	1	1	0		1	0	a	1	1	1	1			
1	0	1	0	1	1	0		1	0	1	0	1	1	1			
1	0	1	1	1	1	0		1	0	1	1	1	1	1			
1	1	0	0	1	1	0		1	1	0	0	1	1	1			
1	1	0	1	1	1	0		1	1	0	1	1	1	1			
1	1	1	0	1	1	0		1	1	1	0	1	1	1			
1	1	1	1	1	1	0		1	1	1	1	1	1	1	2		

QUADRANT 3

CONTROL DATA


DEVELOPMENT


DIVISION

PAGE FILE SENSE/DIGIT LINE CONFIGURATION AND ADDRESS STRUCTURE

SIZE DRAWING NO. C 60181000 A SHEET PAGE 5-29


'A Rey to Page File Instruction pull (Data) 58 AL AL Is D^2 20 Od. Kx 183






```
24241-F1 4- 43
24244-F0 4- 7
24241-E1 4- 43
24244-F0 4- 7
24241-E1 4- 43
2424-F3 4- 7
24241-E1 4- 43
2424-F3 4- 7
24241-F3 4- 7
     181
                                                                                                                                                                                                                      QUADRANT 2 Y=0: QUADRANT 0 X=0
      101
                                                                                                                                                                                                                      QUADRANT 2 Y=1: QUADRANT 0 X=1
                                                                                                                                                                                                               QUADRANI 2 X=1, QUADRANI 0 Y=1
QUADRANI 2 X=1, QUADRANI 0 Y=1
QUADRANI 2 X=0, QUADRANI 0 Y=0
QUADRANI 2 X=3, QUADRANI 0 Y=3
QUADRANI 2 X=3, QUADRANI 0 Y=3
QUADRANI 2 X=3, QUADRANI 0 Y=3
QUADRANI 2 X=2, QUADRANI 0 Y=2
QUADRANI 2 X=2, QUADRANI 0 Y=2
QUADRANI 2 X=2, QUADRANI 0 X=2
QUADRANI 2 X=2, QUADRANI 0 X=2
  101
1E1
1F1
1G0
1G1
1H0
1I1
1J1
1K0
   141
                                                                                                                                                                                                                    E=X 0 THANDAUD, E=Y S THANDAUD
140
141
201
                                                                                                                                                                                                           DATA TO PF QUADRANT 0, BIT 12
QUADRANT 0 DIGIT GATE 3 AND
QUADRANT 0 DIGIT GATE 0
QUADRANT 0 DIGIT GATE 3 AND
QUADRANT 0 DIGIT GATE 3 AND
QUADRANT 1 DIGIT GATE 1 AND
QUADRANT 1 DIGIT GATE 2
QUADRANT 0 DIGIT GATE 2
QUADRANT 0 SENSE GATE 0 AND
QUADRANT 0 SENSE GATE 1
QUADRANT 0 SENSE GATE 2
QUADRANT 0 SENSE GATE 2
QUADRANT 0 SENSE GATE 2
QUADRANT 0 SENSE GATE 3
QUADRANT 0 SENSE GATE 3
QUADRANT 0 SENSE GATE 3
                                                24283-C0 4- 32
24244-N0 4- 7
24282-D1 4- 39
24244-P0 4- 7
24263-I0 4- 33
24244-V0 4- 7
24283-G0 4- 33
24244-V0 4- 7
24283-C2 4- 21
  2 F 0
  2 F 1
  200
  2 J 1
```

2-62A





SECT I SECT O BIT 00 SECT O BIT OF X0 F X1 E X 2 B 6 TOTO 6 A 52 X O C X i C PF2000 280 15 TR33 TO 10 3 02008-11 X 3 B X 3 G DZ018 ---DZOOA DZOIA 15 A TOTO A63 0 12 0Z00B-10 DZ 00A --DZ00B DZOIA 0 200 A-10 YOA YOE Y 1 G Y 2 C Y 3 D YIA 6 TO 10 A A 60 YZA 7 TOLO 3 DZ0 | B - 11 Y 3'A PF2001 31X1 12 TR33 D ZO I A - 10 1 A TOTO 15 A TO TO A S 1 2 DZ018-10 - DZOI A-11 Z ZTO CUSEDN 1 0 1 0 0 3 2 1 1 < PF000 TOTO 13 250 (PFOOI 6 TOIO A64 3 7 4 7 07 0 4 65 3 PFZ002 3 14 0R 13 A 5 4 13 A TOTO A65 12 DZ02 B-11 DZ02A-11 BIT 02 BIT 03 XOE XIF T 0 1 0 A 42 X2F X3A A TOTO A 43 02038-10 PF 2003 3 170 12 1833 DZ03A-11 DZOZA -DZ028 -ÒZ O 3 B D Z O 3 A F 1 1 6 B 8 3 DZ028 ---DZOZA -0703B -16 A TOTO 12 15 A TO TO A DZ03B-11 YOG 0203A-10 Y 1 E Y 2 D Y 3 B 5 A51 3 DZ048-11 S 3 8 -7 A 52 3 PF 2004 3100 15 TR 33 D Z O 4 A - 11 SIA 15 A51 01 Z ZVI CUSEDK I 200 SEDL 15 A 52 012 DZ04B-10 TO TO 3 2X0 < PF003 1010 A93 12 251 < PF002 - DZ04A-10 6 A 53 3 - DZ058-11 7 A TOTO 3 PF 2005 31V1 DR DZ05A-10 14 TOTO 12 DZ058-10 BIT 04 BIT 05 DZ05A-11 XOF X I E XIB X 2 E D3F D3C DIE DIA X 3 C X 3 B FROM PREVIOUS PAGE DZG4 B DZ05B -D Z O 4 A D 205 A DZ05B DZO4A DZO5 A YOB YOÉ YIG Y2C -YZE Y36 3 A RR 4 A OR B T D T D B 2 5 SIA. 2 2VO < USEDJ SEDI 4 A VOTO 012 2WO PFOOS A93 3 24+ < PF004 CONTROL DATA PAGE FILE QUAD. 0 ADDRESSES XXO, XXI 2A2A3 LOC: 2A2B3 PART NO (8530) GIZE DRAWING NO C 60289500 W DEVELOPMENT

```
2A2A0-F1 4- 49
2A2A4-C0 4- 7
2A2A4-A0 4- 7
2A2A4-A3 4- 7
2A2A4-B4 4- 7
2A2A0-C1 4- 49
2A2A4-B4 4- 7
2A2A0-C1 4- 49
2A2A4-B4 4- 7
2A2A0-B4 4- 7
2B2B9-P2 4- 75
2B2B9-P3 4- 75
2B2B9-P3 4- 75
  181
                                                                                                                                                                                                     QUADRANT 3 Y=0, QUADRANT 1 X=0
  101
                                                                                                                                                                                                     QUADRANT 3 Y=1. QUADRANT 1 X=1
                                                                                                                                                                                                 QUADRANT 3 X=1, QUADRANT 1 Y=1
QUADRANT 3 X=1, QUADRANT 1 Y=1
QUADRANT 3 X=0, QUADRANT 1 Y=0
QUADRANT 3 X=3, QUADRANT 1 Y=3
QUADRANT 3 X=3, QUADRANT 1 Y=3
QUADRANT 3 X=3, QUADRANT 1 Y=2
QUADRANT 3 X=2, QUADRANT 1 Y=2
QUADRANT 3 X=2, QUADRANT 1 Y=2
QUADRANT 3 X=2, QUADRANT 1 X=2
QUADRANT 3 X=2, QUADRANT 1 X=2
  101
1E1
1F1
1G0
1G1
1H0
1I1
1J1
  į X Į
                                                                                                                                                                                                    QUADRANT 3 Y=3, QUADRANT 1 X=3
  1 MO
1 M1
2 C1
                                                                                                                                                                                              DATA TO PF QUADRANT 1, BIT 12

QUADRANT 1 DIGIT GATE 3 AND

QUADRANT 1 DIGIT GATE 3 AND

QUADRANT 1 DIGIT GATE 3 AND

QUADRANT 2 DIGIT GATE 1 AND

QUADRANT 2 DIGIT GATE 1 AND

QUADRANT 1 DIGIT GATE 2

QUADRANT 1 DIGIT GATE 2

QUADRANT 1 SENSE GATE 0 AND

QUADRANT 1 SENSE GATE 1

QUADRANT 1 SENSE GATE 2


QUADRANT 1 SENSE GATE 2

QUADRANT 1 SENSE GATE 3

NOT RIT 12 FROM PF QUADRANT 1
                                            24282-C0 4- 39
2424-K1 4- 7
24281-01 4- 45
2424-00 4- 7
24282-10 4- 39
2424-10 4- 39
2424-10 4- 39
2424-V1 4- 7
24282-C0 4- 39
2424-V1 4- 7
24284-K2 4- 21
  2F0
2 F 1
  2 J0
  2J1
2 K O
```

2-68A

Rev W Paye 4-36





SECT. 0 BIT O7 SECT. 0 BIT 06 SECT. I XOD TO TO 3 X I D 0 Z 0 6 A ~11 X 3 E 15 A 1 0 1 0 A 2 3 DZ07A 02078 -02078 -DZ 0 6 B - 1 O DZOTA F116 890 DZOGA DZ06A-10 5 TO TO A 2 0 3 Y2F ---7 TOTO 3 ¥3F • 15 A T OT O A 2 O 12 02078-10 - DZ07A-10 2 2NO USEDH 7 TOTO 3 3 2 M 1 PF 106 1010 805 3 2 MO PF 107 6 A 31 3 DZ088-10 13 A 30 16 A TOTO 12 0Z08B-11 DZ08A-11 BIT 09 BIT 08 XOB X I B 6 A 32 3 X 2 G -6 TOTO A 3 3 X 3 D D Z O 9 A D Z O 8 A 02088 15 A 3 2 1 2 DZ 0 9 A 0 Z O 9 B DZOBA D Z O 8 B 13 TO TO 12 DZ098-10 YOC -DZ 09A-10 YIF YID Y 2 E Y 3 G Y 2 G 7 TO TO A O 3 Y3E PFZ 110 3 1N1 11 DR TR3? 6 A 3 3 DZ10B-11 DZ10A-11 14 A03 12 13 A 13 0 12 11 2 00 USEDF DZ108-10 2 2 P I < USEDE DZ10A-10 TO TO 8 1 1 3 2RO PF 109 1010 12 2M1 < PF108 4 TOT 0 A TOTO 3 DZIIA-II 13 TOT 0 DZ118-10 DZ 11 A- 10 BIT II X I G X3F DZIIA DZ 1 0 B --DZIOA DZIIA YOF A 15 03 C YIB Y 2 B Y30 -| 150|S| USEDR >2H1 14 TERW 2 61 < 182183 2 ZQI CUSEDC ZPO < USEDD 7 0 T 0 3 200 < PF III 188183 >260 CONTROL DATA PAGE FILE QUAD. I ADDRESSES XX2, XX3 C 60289500 V/ 2Å2Å2 LOC: 2Å2 B 2 PART NO 18530I DEVELOPMENT DIVISION

BIT OI 81T 00 5 TO 1 O A 62 3 SECT O SECTI X 0 C X 1 C X 2 D X 3 G XOF -7 A 63 3 XIE -X 2 B D Z O Ø A - 11 15 A 62 DZOIA -DZ018 -07008-10 DZOOA 02008 D Z 00 A - 10 YOA YOE -10 10 A60 YIA YIG YZA -7 TOTO 3 YZC 02018-11 15 A 60 15 A TO TO 12 02018-10 DZ01 A-11 Z ZTO USEDN 6 TO10 A64 10 T 0 0 13 250 < PF 101 3 2T 1 < PF 100 4 TOT 0 4 A65 3 PFZ 102 3 1W0 15 TR33 A45 DZ 02 A- 10 13 A6 4 13 A 10 TO D 16 A 65 12 - DZC2A-11 BIT 02 BIT 03 XIF A TOIO 6 A 42 3 X 2 F 6 TOTO A 43 PFZ 103 3110 0R X 3A 0203B-10 DZ03A-11 DZ 03A ÒZОЗВ D Z O Z A DZ02B -15 A 10 TO A 42 01 DZOJA DZ 0 3 B DZOZA 15 A TO TO TO A 43 DZ038-11 Y 0 G 0 Z0 3 A-10 Y 2 0 TO TO A51 3 Y3B PFZ 104 3100 15 TR 33 A44 7 TOTO A 52 3 12 T D T D 13 A B 14 D Z O 4 A - 11 15 A 51 15 A 52 012 2 2VI < USEDK DZ048-10 - DZ04A-10 TO TO 3 2XO PF 103 1010 A93 6 TOTO 3 7 A 54 3 PFZ 105 31V1 11 0R TR 33 A45 DZ058-11 D 2 0 5 A - 10 13 A 5 3 0 1 14 TOT 0 12 02058-10 BIT 05 BIT 04 DZ05A-11 XIE XIB DIE DIA D3E D3A 03F D3C X2B X 2 E X 3 B X 3 C FROM PREVIOUS PAGE D Z 05 A D Z O S B D Z O 4 A DZ05 A DZ05 B DZO4A DZ04B YOB Y 1 G Y 2 C YIF Y 2 E Y 3 G 2 WI - USEDI 2 2 VO V USEDJ 1010 B35 12 240 < PF105 PAGE FILE QUAD. I ADDRESSES XX2, XX3 6122 DRAWING HO C 60289500 VV 2A2A2 OC. 2A2B2 PART NO 185301 SER 005

2-74A

Rev W /g 4-42





6 A 62 SECT O BIT OI SECT I SECT O BIT 00 SECTI A TOTO A 63 XOF -XIC X1E -X 2D 0200A-11 X 3 G X 3 B 15 A T O T O A 6 3 1 2 TOTO 5 A62 DZOIA DZO | B -0200 B-10 0 Z 00 B -ISFF DZOOA DZOIA DZOOA -DZ00 A-10 YOA YOE AIY 6 A60 $\overline{Y + G}$ PFZ 201 31X1 12 TR33 A55 7 A6 1 3 YZA -Y 2 C DZ018-11 Y3A DZ0 : A - 10 T 0 T 0 16 TO TO A DZ01B-10 DZ0 | A-11 S16 __ II ZUI CUSEDM 2 210 USEDN 6 7010 A64 3 10 TO 0 13 250 (PF 201 1 0 T 0 3 2 T 1 < PF 200 PFZ 202 31W0 15 TR33 A45 4 T OT 0 A 65 3 D Z O 2 B - 10 16 A TOTO A 6 4 DZ02 A-10 13 A TOTO 16 A 65 - DZ02 B-11 - DZ02A-11 BIT 03 BIT 02 X 0 E X 1 F X 2 F A T O T O A 42 PFZ 203 3171 TR 33 A44 A TOTO A 43 - DZO3B-10 X3A - DZO3A-II 16F F 12 DZ03A ĎZO3B 15 A TO TO A 42 DI DZOZA -DZOZB -DZOJA 0Z 0 3 B F116 883 ASOZO -15 A 43 012 D Z O 2 B -F116 B93 DZ038-11 Y 0 G Y 1 E Y 2 D Y 3 B DZ03A-10 6 TO TO A 3 PFZ204 3100 15 TR33 7 TOT 0 A 5 2 DZ048-11 14 A BR K DZ04A-11 12 T DTD 13 A B14 SIB -SIA -15 A51 012 - DZ04B-10 - DZ04A-10 15 TO TO A 52 2 2VI CUSEDK 11 2 0 0 USEDL TOTO 3 2×0 PF 203 1010 A93 12 251 C PF 202 6 A 5 3 3 PFZ 205 31V1 TR 33 A 45 7 A TOTO 7 A 5 4 3 0 Z O 5 8 - 1 I - DZ05A-10 13 A53 TOTO A54 DZ05B-10 DZ05A-11 BIT 05 BIT 04 XOF XOB DIE DIA XIE D3E D3A DIF DIC D3F D3C XIB X2B X 2 E X3B FROM PREVIOUS PAGE X 3 C DZC5 A DZ058 -DZ04A DZC4B DZ05 A DZ05 B DZO4A -DZC4B YOE YOB Y 1 G Y 2 C YZE ¥3D ¥36 8 TDTD 825 SIB SIA --TI 2WI CUSEDI 2 2VO - USEDJ TOTO 12 2WO < PF 205 T010 A93 3 2x1 PF204 CONTROL DATA PAGE FILE QUAD, 2 ADDRESSES XX4, XX5 C 60289,500 W DEVELOPMENT DIVISION 2A2A1 LOC: 2A2B1 PART NO 85301

4-47

```
ZAZAZ=F| 4- 37

ZAZA4-D3 4- 7

ZAZAZ-E1 4- 37

ZAZA4-B3 4- 7

ZAZA4-A3 4- 7

ZAZAZ-C1 4- 37

ZAZAZ-B1 4- 7

ZAZAZ-B1 4- 7

ZAZAZ-B1 4- 7

ZAZAZ-B1 4- 37

ZAZA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 QUADRANT 3 X=0, QUADRANT 1 Y=0
                            1C1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 STANDARD 1 1 YEL THANDAUL
       101
1E1
1F1
1G0
1G1
1H0
1I1
1J1
1K0
                                                                                                                                                                                                                                                                                                                                                                                                                                                          QUADRANT 3 Y=1, QUADRANT 1 X=1
QUADRANT 3 Y=1, QUADRANT 1 X=1
QUADRANT 3 Y=0, QUADRANT 1 X=0
QUADRANT 3 Y=3, QUADRANT 1 X=3
QUADRANT 3 Y=3, QUADRANT 1 X=3
QUADRANT 3 Y=2, QUADRANT 1 X=3
QUADRANT 3 Y=2, QUADRANT 1 X=2
QUADRANT 3 Y=2, QUADRANT 1 X=2
QUADRANT 3 X=2, QUADRANT 1 X=2
QUADRANT 3 X=2, QUADRANT 1 Y=2
           1 < 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      QUADRANT 3 X=3+ QUADRANT 1 Y=3
140
141
201
                                                                                                                                                                                                                                                                                                                                                                                                                                                DATA TO PF QUADRANT 3, 81T 12
QUADRANT 3 DIGIT GATE 3 AND
QUADRANT 3 DIGIT GATE 3 AND
QUADRANT 3 DIGIT GATE 3
QUADRANT 3 DIGIT GATE 0
QUADRANT 3 DIGIT GATE 0
QUADRANT 3 DIGIT GATE 1
QUADRANT 3 SENSE GATE 2
QUADRANT 3 SENSE GATE 1
QUADRANT 3 SENSE GATE 2 AND
QUADRANT 3 SENSE GATE 2
QUADRANT 3 SENSE GATE 3
NOI BIT 12 FROM PF QUADRANT 3
                                                                                                 2A2H0=C0 4= 51

2A2A4=N1 4= 7

2A2B3=D0 4= 33

2A2A4=M1 4= 7

2A2B0=I0 4= 51

2A2A4=M1 4= 7


2A2B0=G0 4= 51


2A2A4=X0 4= 7


2A2B4=N3 4= 21
       2 F O
       2 F 1
       2Jŋ
  2J1
2 K O
```

2-80A

Rev W 4-48







PIN OHIGIN/ PAGE 1531 SIGNAL DEFINITION.

UPSI:
POINT

24132-51 5-67 SHITS 01/00 = 0 TO RE 00-37

24140-40 5-59

101 24140-40 5-59

101 24140-40 5-59

101 24140-40 5-67 SHITS 04/02 = 1 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 1 TO RE 00-37

161 24140-40 5-59 SHITS 04/02 = 0 TO RE 00-37

161 24140-40 5-59 SHITS 04/02 = 0 TO RE 00-37

161 24140-40 5-59 SHITS 04/02 = 0 TO RE 00-37

161 24140-40 5-59 SHITS 04/02 = 0 TO RE 00-37

161 24140-40 5-59 SHITS 04/02 = 0 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 0 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 0 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

161 24140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37

26140-40 5-67 SHITS 04/02 = 2 TO RE 00-37


26140-40 5-67 SHITS 04/02 SHI

2-86A


Lev


W

Pays 5-60





OC: 2 A I A 3, 2 A I B 3 PART NO.





Out of the second





SIGNAL DEFINITION. OMIGIN/ PAGE

UEST,

20140-F1 5- 79

20140-F1 5- 79

20140-F0 5- 59

20140-F0 5- 59

20140-F0 5- 79

20140-F0 5- 79

20140-F0 5- 59

20140-F0 5- 79

20140-F0 5- 79 TEST POINT 5 8175 01/00 = 0 10 RF 40-11 S 9115 01/00 # 1 10 HF 40-77 181 S 81TS 01/00 = 1 TO RF 40-77

S 81TS 04/02 = 1 TO RF 40-77

S 81TS 04/02 = 1 TO RF 40-77


S 81TS 04/02 = 0 TO RF 40-77


S 81TS 04/02 = 0 TO RF 40-77

S 81TS 04/02 = 0 TO RF 40-77

S 81TS 04/02 = 2 TO RF 40-77


S 81TS 01/00 = 2 TO RF 40-77 101 101 |E1 |F1 |G0 |G1 |H0 |L1 |J1 |J1 5 8115 01/00 = 3 10 RF 40-77 (X) 2-96A





DIVISION

LOCIZALA I, ZAIBI PARTNO 185301. SEROOZ



TOTO B A62 BIT OI SECT O XIC XOF XIE X2B TO 10 A 63 3 02008-11 X 2D DZCOA-II 16 A T O T O A 62 D 7 00A DZ008-10 DZDIA . DZ DOA DZOOB . D Z 00 A - 1 0 YIA YIG -6 A60 7 A61 YZA YZC DZ018-11 Y3A Y3D TOTO 15 A60 15 A TO TO 18 DZ018-10 DZ01A-11 2 2TO USEDOO T0T0 B05 D13 250 < SRFUOI 3 21 1 SRFU00 4 TOLO 4 A65 3 02028-10 DZ02 A- 10 13 TO TO A 6 4 I3 A TOTO DZ02 8-11 DZ02A-11 BIT 03 A TO 10 6 A 42 0 TOTO 6 A43 DZ038-10 DZ03A-11 DZ O3A DZ 03B DZ028 DZOJA DZOZA D Z O 2 B -15 A TO TO A 43 10 TO DZ03B-11 D 20 3 A - 10 YZD Y3B 1010 6 A51 3 7 TOTO 7 A52 DZ04A-11 15 A TO TO A 52 15 A51 DZ048-10 D204A-10 A 7010 3 DRFU05 7 TOTO 7 A54 DZ058-11 DZ05A-10 13 TO TO 10 DZ058-10 TOT 0 - DZ05A-11 BIT 05 XIE XIB D3E D3A DIF DIC XZE FROM PREVIOUS PAGE D 205 A DZ058 DZO4A DZ048 DZ05 A DZ05B DZO4A DZO4B YOE YOB YIG YIF YZC YZE II 2WI < USEDO5 2 2VO CUSEDO4 REGISTER FILE
LOCATIONS 40-77
LOWER 12
2 AIAI
LOC; 2AIBI PART NO 185301 SER 002 DEVELOPMENT DIVISION

151 25131-F1 5- 77 S 4115 08/02 = 0 10 AF 40-17

161 24141-F1 5- 75

171 24140-F1 5- 59

171 24140-F1 5- 59

171 24141-F1 5- 77

172 24141-F1 5- 77

173 24141-F1 5- 77

174 24141-F1 5- 77

175 24141-F1 5- 77

177 24141-F1 5- 77


178 24141-F1 5- 77

179 24141-F1 5- 77


170 24141-F1 5- 7

BIT USED SECT. 1 SECT. 0 XIA XZG X 3D X36 -DZ 13B DZ!28 DZT3A -DZIZB ∀o**c** YOA -YID . YIA -YZG Y2A -(10x1xx) TO TO D YBE TOTO B 12 TO TO 12 2K1 < USED 27 TOTO 12 2KO CUSED26 USED 04 > 1F0 1F1 < 1X03Y0 1X03Y0 > 1G1 A T 0 T 0 A 0 2 DZ 12B - 11 USED03 >100 IVEIXI> 13 TO TO A O2 DZ128-10 - DZ12A-10 USEDO6 > 10 4 TOTO 3 111 < 1X23Y2 USED 01 31L1 11 DR TR33 A24 TO TO - DZ + 3 B - + 1 DZ134-11 (XXXXIO) > 131 13 A O I DZ13B-10 2FO LØGOC DZ 1 3 4 - 10 USED 05 > HI 1 GO <1 X 3 3 Y 3 **CONTROL DATA** REGISTER FILE C 60289500 W LOCATIONS 40-77 DEVELOPMENT DIVISION

LOC: 2AIAO, 2AIBO PART NO



81T 13 1010 6 462 XOC DZ00-B-11 X 2D X 2 B DZOLA 0200 B-10 DZOIB DZOOA D Z 00 A - I 0 YZA TOTO D Z O I A - I O 16 A 1 12 - DZOI A-11 2 210 USED IS 6 TOIO A 64 TOTO 13 250 SRFUI3 1 0 1 0 0 3 2 1 1 < SRFU12 A T OT 0 A 65 D 20 2 B - 10 DZ02 A-10 13 A TOTO A 65 0 Z 02 B - 11 BIT 15 BIT 14 XOE -A Y 0 1 0 A 42 0 3 X2F DZ 03A D Z O Z B DZOJA DZ038-11 D Z O 3 A - 10 YIE 10 TO 3 DZ04B-11 DZ04A-11 15 A 51 15 A 52 012 2 2VI < USEDIS 11 2 U O USE D 14 - DZ04A-10 10 TO 3 2 XO SRFUIS 1010 A93 6 A53 3 D Z O 5 B - I I 7 TOTO 7 A54 0 Z 05 A - 10 DZ058-10 TOT 0 DZ05A-11 XIE XIB D3E D3A D3F. D3C X 2 E FROM PREVIOUS PAGE D Z O 4 A DZO5 A DZO4A -DZ04B YIG YZC YIF YZE 2 2VO CUSEDIO REGISTER FILE LOCATIONS 40-77 UPPER 12 2AIAO LOC: 2AIBO PART NO. C 60289500 V/ DEVELOPMENT DIVISION




```
117
```

```
PIN ORIGIN/ PAGE SIGNAL DEFINITION

DEST.


100 282A6-M1 5- 63
1N1 282A6-M0 5- 63 DATA TO PF QUADRANT 0, BIT 10
100 262A6-T0 5- 63
101 282A6-T1 5- 63 DATA TO PF QUADRANT 0, BIT 11
1P0 282A6-G0 5- 63 DATA TO PF QUADRANT 0, BIT 09
1Q0 282A7-T0 5- 61
1Q1 282A7-T0 5- 61
1Q1 282A7-H0 5- 61
1R1 282A7-M0 5- 61 DATA TO PF QUADRANT 0, BIT 07
1S0 282A7-M0 5- 61
1S1 282A7-G0 5- 61 DATA TO PF QUADRANT 0, BIT 07
1S0 282A7-M0 5- 61
2C0 2A283-F0 5- 31 QUADRANT 0 DIGIT GATE 3 ¢
2A2A4-N0 5- 7 QUADRANT 0 DIGIT GATE 1 ¢
QUADRANT 0 SENSE GATE 2 ¢
QUADRANT 0 SENSE GATE 3 ,
2C1 2A2A4-V0 5- 7 QUADRANT 0 SENSE GATE 2 ¢
QUADRANT 0 SENSE GATE 3 ,
2L1 2A2A4-V0 5- 7 QUADRANT 0 SENSE GATE 2 ¢
QUADRANT 0 SENSE GATE 0 ¢
QUADRANT 0 SENSE GATE
```

5-32 Rev A



									-		
PIN	ORIGIN/ DEST.	PAGE				SIGNAL DEFINITION					
110	282A8-G1					_					- 1
111	282A8-G0			UATA	TO	PF	QUADE	ANT	0,	BIT	0 :
100	282A8-M1	5- !						_			
101	28288-M0			DATA	TO	P۴	QUADE	RANT	0,	BIT	04
1 v 0	5854H-10	5-	59			-					
1 1 1	282A8-T1			DATA	TU	P۴	GUADE	(AN I	0.	811	0:
1 40	285V3-10	5-	57	,		_					
1-1	282A9-T1			DATA	T0	PF	QUADE	RANT	0,	BIT	0 2
1.0	28578-41	5=	57	_						~	٠.
111	28578-W0	5-	57	UATA	10	PF	QUADE	KANI	ο,	BIT	0
200	282A9-G1	_									
2 61	28249-G0	5-	57	DATA	10	PF	QUADE	≀ANT	Ο,	BIT	0 (
2 50	2A2H8-A3	5-	13	NOT	BIT	01	FROM	ΡF	QUA	DRAN'	Τ (
251	2A2H7-A3						FROM	PF	QUA	DRAN	T (
211	2A2B8-F2	5-					FROM				
2"0	24246-M2						FROM				
2 40	2A2H7-W2										
2×1	2A2H6-43	5-	17	NOT	ыIT	04	FROM	PF	QUAI	DRAN	T (


5-34 Rev A



May problem of the services of SELECT | OF 4 BIT USED GROUPS IN A QUAD. SECT. 0 4FF 0 0 3 FF4 GROUP O 5 WDR 002 0 1 3 5 WDR 012 5 WDR (OOXXXXXX) 023 5 WDR 022 033 5 WDR 032 5 WDR 5 WDR GROUP 043 FF4 BI2 5 WDR B3 FF4 BIO 0 42 5 WDR B2 053 052 3YIIXI > 5 WDR 063 062 WDR B4 073 072 TO NEXT BITS 5 W D R B 9 5 & 6 DECODED 5 WDR B8 F F 4 D 1 3 103 FF4 GROUP 2 102 113 3Y2 | X2 > 1K0 112 5 WDR D5 (IOXXXXX) 123 WDR D4 122 133 132 143 142 WDR D8 FF4 CI2 FF4 CI3 153 GROUP 3 FF4 ORIGIN/ PAGE SIGNAL DEFINITION 152 DEST. 249 QUADRANT 3 Y=0. QUADRANT 1 X=0 5 3 4 163 5 WDR C2 1 11 3Y31X3 > 1K1 13 2A2A4-CO 5- 7 2A2A0-E1 5- 49 QUADHANT 3 Y=1. QUADRANT 1 X=1 162 101 (IIXXXXXX)173 2A2A4-A0 5- 7 2A2A4-H3 5- 7 UUADRANT 3 X=1, QUADRANT 1 Y=1 101 2 → 2LI < USEDB 2AZAO-C1 5- 49 WUADHANT 3 X=1, QUADRANT 1 Y=1 161 2 DI2 2LO USEDA 2AZAO-B1 5- 49 WUADHANT 3 X=0, QUADRANT 1 Y=0 1F1 SELECT 1 OF 4 USEDV WORDS IN A SECT. 100 2A2A4-D3 5- 7 WUADHANT 3 X=0, QUADRANT 1 Y=0 101 SECT. 0 2-BIT >100 15 24240-K1 5- 49 GUADRANT 3 X=3. QUADRANT 1 Y=3 1 110 USEDW 3X01Y0 > 161 5 T6 12 4 >>> 103100 >2C 2A2A4-13 5- 7 GUADRANT 3 X-2, QUADRANT 1 Y-2 111 (xx<u>oo</u>xxx) <3X0IYO A5 SECT. 12-BIT 101 2A2A0-KO 5- 49 WUADRANT 3 X=2, QUADRANT 1 Y=2 2A2A0-J1 5- 49 WUADRANT 3 Y=2. QUADRANT 1 X=2 2A2A4-H0 5- 7 USEDX SA2 7 2KI USEDP C5 CII DIO 7 →> 2KO < PF112 1 < 0 201102 >2F 3X11Y1 T6 | 2 | 24240-HO 5- 49 GUADRANT 3 Y=3, QUADRANT 1 X=3 SECT. 0(2-BIT 141 (XXXIOXX) 1 IDI CAXIIYI AT 2A2A4-H1 5- 7 RD LWR 28289-P2 5- 75 28289-P3 5- 75 UATA TO PF QUADRANT 1, BIT 12 1M0 1M1 USEDY 180181 >210 24244-K1 5- 7 WUADHANT 1 DIGIT GATE 34 WUADHANT 1 DIGIT GATE 0 3X21Y2 201 SECT. I 2-BIT (XX<u>IO</u>XXX) RD UP. III <3X2IY2 AI 24282-CO 5- 34 WUADHANT | DIGIT GATE 34 2 F o 2824-K1 5- 7 WUADRANT 1 DIGIT GATE 0 2828-DI 5- 45 WUADRANT 2 DIGIT GATE 14 152153 > 2JI USEDZ **CONTROL DATA** 2+1 > 1HO 13 PD B1 T6'12 12 >> 2A244-00 5- 7 QUADRANT 1 DIGIT GATE 2
2A242-10 5- 37 QUADRANT 1 SENSE GATE 0 &
2A2A4-10 5- 7 QUADRANT 1 SENSE GATE 1
2A2B2-50 5- 39 QUADRANT 1 SENSE GATE 2 &
2A2A4-VI 5- 7 QUADRANT 1 SENSE GATE 3
2A2B4-VI 5- 7 QUADRANT 1 SENSE GATE 3 PAGE FILE QUAD. I 3X31Y3 CORPORATION C 60181000 ADDRESSES XX2, XX3 2J0 $(xx_{11}xxx)$ NOTES:

1 TO INTERNAL TERMINATING RESISTOR.
2 ADDR BITS 0-2 DECODED.
3 ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF 1612. 2F0 ID31D0 160 3X31Y3 DEVELOPMENT 211 5 - 37 DIVISION LOC: 2A2B2 PART NO. 185301 SER.005

5-38 Rev A





```
120
```

```
PIN ORIGIN/ PAGE SIGNAL DEFINITION DEST.

200 28249-10 5- 57
281 28249-10 5- 57 UAIA TO PF QUADRANT 1, BIT 00
281 28249-10 5- 57 UAIA TO PF QUADRANT 1, BIT 00
281 28288-82 5- 13 NUT BIT 01 FROM PF QUADRANT 1
281 28288-83 5- 17 NUT BIT 02 FROM PF QUADRANT 1
280 28288-83 5- 17 NUT BIT 03 FROM PF QUADRANT 1
280 28288-83 5- 17 NUT BIT 03 FROM PF QUADRANT 1
280 28288-83 5- 17 NUT BIT 03 FROM PF QUADRANT 1
280 28288-10 5- 59
161 28288-10 5- 59
161 28288-10 5- 59
161 28288-10 5- 59
180 28288-10 5- 59
180 28288-10 5- 59
180 28288-10 5- 59
180 28288-10 5- 59
180 28288-10 5- 59
180 28288-10 5- 59
180 28288-10 5- 59
181 28288-10 5- 59
181 28288-10 5- 59
181 28288-10 5- 59
181 28288-10 5- 59
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 28289-10 5- 57
181 5- 57
181 5- 57
181 5- 57
181 5- 57
181 5- 57
181 5- 57
181 5- 57
181 5- 57
181 5- 57
181 5- 57
181
```

5-40 Rev A





BIT USED

4FF

3

SELECT I OF 4 GROUPS IN A QUAD.

5 WDR

BIT 12

SECT. 0


FF4

GROUP O

SECT. I


005


5-44 Rev A



PIN	ORIGIN/ DEST.	PAGE				SIGNAL DEFINITION					
1T0	28573-01	5-	67				-		a 1000000		
111	282A3-G0	5-	67	UATA	TO	PF	QUADE	RANT	2.	BIT	0
100	28573-WI	5-	67								
1 v i	58573-W0	5-	67	UATA	Τ0	PF	QUADE	RANT	2,	BIT	0
1 v 0	285V3-10	5-	67								
1 1	28243-T1	5-	67	DATA	TO	PΕ	QUADI	RANT	2,	8IT	0
1*0	2H2A4-T0	5-	65								
1*1	28244-T1	5-	65	UATA	10	ΡF	QUADI	RANT	2,	BIT	0
140	2B2A4-M1	5-	65								
141	282A4-M0	5-	65	UATA	10	PΕ	GUADI	RANT	2,	BIT	0
200	28244-61										
201	28244-GQ										
250	24588 - C5				RII	01	FHOM	PF	QUA	DRAN	T
2 3 1	2A2R7-B3					02	FROM	PF	QUA	DRAN	Т
211	2A2HH-G2						FROM				
240	2A2B6-X2	5-	17	NUT	ьП	05	FROM	PF	QUA	DRAN'	Ţ
2 4 9	2A2H7-X2					03	FROM	PF	QUA	DRAN	T
2 1	2A2A6-A3	5-	17	TUN	ыП	04	FROM	PF	QUA	DRAN	Ţ

5-46 Rev A





SELECT I OF 4 GROUPS IN A QUAD

Low Jakes

007

Mille

SECT. 0

FF4 Al2

GROUP O

BIT USED

SECT. I

SECT. O


BIT 12

```
PIN ORIGIN/ PAGE SIGNAL DEFINITION DEST.


INO 282A1-NO 5- 71
IN1 282A1-NO 5- 69
IN1 282A2-NO 5- 7 UUADHANNI 3 DIGIT GATE 3
ZAZA4-NO 5- 7 UUADHANNI 3 DIGIT GATE 1¢
UUADHANNI 2 DIGIT GATE 1¢
UUADHANNI 3 SENSE GATE 2¢
UUADHANNI 3 SENSE GATE 0¢
UUADHANNI 3 SENSE GATE 1


2MO 2A2H3-X3 5- 19 NOT BII 06 FROM PF QUADRANI 3
2MI 2A2H3-X3 5- 21 NOT BII 09 FROM PF QUADRANI 3
2MI 2A2H3-X3 5- 21 NOT BII 09 FROM PF QUADRANI 3
2MI 2A2H3-X3 5- 21 NOT BII 09 FROM PF QUADRANI 3
```

5-50 Rev A




5-52 Rev A





```
13/
```


5-56 Rev A



PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION,
DEST,
A3 282A5-E1 5- 73 282A5-A0 PARITY CHECK, CHARACTER 3 ODD
82 281A4-E1 6- 35 NOT BC READ BIT 03
C0 282A5-00 5- 73 282A8-A0 DATA TRANSMITTERS ON
C2 2A1A06J13A-07
C3 2A1A06J13A-07
C3 2A1A06J13A-07
C3 2A1A06J1A-06
D1 281A4-E2 6- 35
D1 281A4-E2 6- 35
D2 2A1A06J1A-07
D2 2A1A06J1A-07
E0 2A1A06J1A-07
1A4A06J0A0-07
1A0A6-C1 2- 57
E1 2A1A06P01D-08
1A4A06J0AD-07
1A0A6-C0 2- 57
E2 2A1A06P1A-08
1A4A06J0AA-08

NOT MAIN CONTROL READ, BIT 03
1A4A06J0AA-08

5-58 Rev A



```
PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.

DEST, POINT

A3 28245=J1 5= 73 28245-AR PARITY CHECK, CHARACTER 2 EVEN

82 28184=X1 6= 29 NOT BC READ BIT OF DATA TRANSMITTERS ON

C2 281406J138=03
C3 281406J138=04

D0 28184=K2 6= 29 NOT DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE B

B1T 06 TO INTERNAL STORAGE B

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN

NOT BC READ BIT OF DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE B

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN

NOT BC READ BIT OF DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN

NOT DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN

NOT DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN

NOT DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN

NOT DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN

NOT DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN

NOT DATA TRANSMITTERS ON

B1T 06 TO INTERNAL STORAGE A

NOT DO REGISTER BIT 06

PARITY CHECK, CHARACTER 2 EVEN


NOT DATA TRANSMITTERS ON

NOT DATA TRANSMITERS

NOT DATA TRANSMITTERS

NOT DATA
```

5-60 Rev A



PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.

DEST.

A3 28235=J0 5- 73 28245=AP

82 28144-X1 6- 35

83 28144-X1 6- 35

C0 28245-00 5- 73 28246-AO

C2 241406J138-10

D0 28144-X3 6- 35

D1 28144-X3 6- 35

D2 241406J118-10

D3 241406J118-10

D4 241406P01E-09

14406J04E-10

11082-C1

221406P01B-09

14406J04B-10

144406J04B-10

144406J04B-10

144406J04B-10

5-62 Rev A

1A0B2-E0 2- 71 2B2A5-T3 5- 73 2B2A5-Q2 5- 73 2A1A06J09B-09 LINK MN CONT/BC DB REG THRU DE PFZ09D >H3 DATA BUS BLOCK CONTROL DATA XMIT ENABLE BIT 19 TO/FROM EXTERNAL STOR DATA TO STOR XMTR 2A1A06J108=09 DATA FROM STOR RCVR 2A1A06J098+10 2A1A06J108=10 2A2A3=P1 2A2A3=P0 DATA TO PF QUADRANT 6. BIT 09 EXTZO9 > F2 24284-W1 24284-W0 5. 21 5. 21 D3 INO9AØ BIT 10 OUT OF PF TO DB XMTR 5. 75 28289-RR MAIN CONTROL DATA BITS 09-11= 5. 63 28246-AL MAIN CONTROL DATA BIT 11 28289+81 DTØND >CO 28246-51 INOSAI >L3 24284-10 24284*T0 5* 21 24284*T1 5* 21 T D T D A 1 2 DATA TO PF XMTR RIT 09 OUT OF PF TO DB XMTR 24242-P0 DATA TO PE QUADRANT & BIT 09 3 O A D 24242-P1 5. 39 INO 9 BI $\frac{K}{K}$ 2A1A06J14C-02 A06J14C-01 PIT 10 FROM INTERNAL STORAGE L 2B2A7-J1 5- 61 2B2A7-AM PARITY GENERATOR, GROUP 3 EVEL 2B2A7-KO 5- 61 2B2A6-AM PARITY GENERATOR, GROUP 2 ODD 2A1A06J14C=01 2B2A7=J1 Q A F 2A1A06J12C-02 2A1A06J12C-01 BIT 10 FROM INTERNAL STORAGE 282A7-K1 5- 61 282A7-AN PARITY GENERATOR, GROUP 3 ODD 282A7-J0 5- 61 282A6-AN PARITY GENERATOR, GROUP 2 EVE PARITY CHECKER PARITY GENERATOR TOTO 12 PFZ109 241406J148-10 2A1A06J148-09 2A1A06J12B-09 HIT 09 FROM INTERNAL STORAGE V3 PCG3E _J0< PGG3E 2A1A06J12B*10 DATA TO PE QUADRANT 6. BIT 10 24243-N1 5- 33 2A2A3=N0 5= 33 2B1A3=X1 6= 37 2B1A3=X0 6= 37 HO DB4XXX PCG2Ø >V2 13 A BR NOT BC READ BIT 10 PGG2Ø >JI 15 A BR O LO USEDA PCG2E > 13, 14 PGG2E >K1 13 DATA TO PF QUADRANT 1, BIT 10 2A1A06P01C-01 1A4A06J04C-01 NOT MAIN CONTROL READ, BIT 10 1A0B2=F1 2= 71 N3 2A1A06P01C=02 1A4A06J04C+02 1A0B2=F0 2= 71 2B1A3=K2 6= 37 281A3-K3 6. 37 NOT D4 BIT 10 TO MCS VIA FT BIT 10 TO/FROM EXTERNAL STOR 241404.000=01 2A1A06J10C=01 2A1 A06 109C-02 2A1A06J10C-02 241404P01F=01 NOT DO REGISTER BIT 10 140A2-81 2- 61 2A1A06P01F=02 1A4A06J04F=02 ВМ 1A0A2=B0 2= 61 2A1A06J13C=01 BIT 10 TO INTERNAL STORAGE B 2A1A06J13C+02 2B1A2+K3 6+ 39 NOT D4 BIT 11 TO HCS VIA FI 281A2+K2 6+ 39 2A1A06J14C-04 2A1A06J14C-03 BIT 11 FROM INTERNAL STORAGE E 2A2B4=U3 5= 21 2A2B4=U2 5= 21 M2 BCRD10 BIT 11 OUT OF PF TO DB XHTR 2A1A06J12C=04 BIT 11 FROM INTERNAL STORAGE MAIN CONTROL DATA BIY 11 T E 2 A 2 1 2A1A06J11C-02 2A1A06J11C-01 BIT 10 TO INTERNAL STORAGE A 2A2A3=00 5= 33 2A2A3=01 5= 33 2B1A2=X1 6= 39 DATA TO PF QUADRANT 8, BIT 11 281A2=X0 6= 39 2A1A06J11C=04 NOT BC READ BIT 11 BIT 11 TO INTERNAL STORAGE A PARITY CHECK, GROUP 3 ODD PARITY CHECK, GROUP 2 EVEN BIT 11 TO INTERNAL STORAGE B 2A1A06J11C+03 2B2A7+U3 5- 61 2B2A7-AZ 2B2A7+V3 5- 61 2B2A6-AZ 241404J13C=03 2A1A06J13C=04 282A7-V2 5- 61 282A6-AY PARITY CHECK, GROUP 2 ODD 282A7-V2 5- 61 282A7-AY PARITY CHECK, GROUP 3 EVEN 242A2-01 5- 39 DATA TO PF QUADRANT 1, BIT 11 24A06P01C-03 NOT MAIN CONTROL READ, BIT 11 SO< USEDB <u>\$1</u>< BIT11 T2 BCRDIT 1A4A06J04C=03 1A0B2=W0 2= 71 2A1A06P01C-04 1A4A06J04C-04 1A082eH1 2e 71 X0 2A1A06P01F=03 NOT DO REGISTER BIT 11 144A06J04F=03 1A0A2=H1 2= 61 X1 2A1A06P01F=04 DATA BUS BITS 09-11 1A4A06J04F=04 140A2=H0 2= 61 AND DATA PARITY 2A1A06J09C-03 BIT 11 TO/FROM EXTERNAL STOR SIZE DRAWING NO. REV. C 60181000 A GENERATOR/CHECKER X3 2A1A06J09C+04 LOC: 282A6 PART NO. 184668 SER 003

2A1A06J10C=04

PIN ORIGIN/ DEST. POINT
A3 282A5-v1 5- 73 282A5-RH PARITY CHECK, CHARACTER 1 EVEN
B2 28184-D0 6- 29
B3 28184-D1 6- 29
C0 282A5-P0 5- 73 282A4-A0 DATA TRANSMITTERS ON
C2 241A06J13C-05
C3 2A1A06J13C-05
D0 28184-02 6- 29
D1 28184-02 6- 29
D1 28184-03 6- 29
D2 2A1A06J11C-05
D3 2A1A06J11C-05
D4 2A1A06J01F-05
1A4A06J04F-05
1A0A0-C1 2- 63
E1 2A1A06J04F-06
1A0A0-C0 2- 63

5-64 Rev A

NOT MAIN CONTROL READ, BIT 12 E2 241406P01C+05 1A4A06J04C=05 1A080-E1 2- 73 LØGOA >H3 H2 E3 241406P01C-06 1A4A06J04C=06 282A5-P2 5- 73 282A5-N2 5- 73 LINK MN CONT/BC DB REG THRU DB BLOCK CONTROL DATA XMIT ENABLE BIT 12 TO/FROM EXTERNAL STOR E3 HCRD12 F2 241406J09C-05 2A1A06J10C=05 2A1A06J09C=06 2A2B1*B1 5* 47 DATA TO PF QUADRANT 2, BIT 00 2A2B1*B1 5* 47 DATA TO PF QUADRANT 2, BIT 00 2B2B8*H1 5* 77 2B2B8*RU MAIN CONTROL DATA BITS 00*02=0 2B2A4*S0 5* 65 2B2A4*AL NOT MAIN CONTROL DATA BIT 14 C2 C3 IN12BØ DATA TO PF XMTR QAD 24280+80 5+ 53 24280+81 5+ 53 DATA TO PF QUADRANT 3, BIT 00 IN15BI $\frac{1}{2}$ K3 2A1A06J14C-08 B2 BCRD12 2A1A05J14C-07 2A1A05J14C-07 2B2A3-K1 5- 67 2B2A3-AN PARITY GENERATOR, GROUP 4 EVEN 2B2A3-UD 5- 67 2B2A4-AM PARITY GENERATOR, GROUP 5 EVEN 2A1A05J12C-08 BIT 13 FROM INTERNAL STORAGE QAF 6 A T D T D 2A1A06J12C-07 2B2A3-J1 5- 67 2B2A3-AM PARITY GENERATOR, GROUP 4 ODD 2B2A3-K0 5- 67 2B2A4-AN PARITY GENERATOR, GROUP 5 ODD PARITY GENERATOR PARITY CHECKER 2A1A06J14C-06 BIT 12 FROM INTERNAL STORAGE 2A1A06J14C-05 JO< PGG4E V3< PCG4E 282A5+K2 5+ 73 282A5+RV 2A1A06J12C+05 PARITY GEN., CHARACTER 1 EVEN BIT 12 FROM INTERNAL STORAGE A 2A1A06J12C-06 DATA TO PF QUADRANT 2. BIT 01 24241 - X1 5 - 47 S HO DBAAAO BIT14 >H 28183-D0 6- 31 28183-D1 6- 31 2A2A0-X0 5- 53 O LO PGCH1E 10 A3 POCHIE NOT BC READ BIT 13 2A2A0=X1 5= 53 2A1A06P01C=07 DATA TO PF QUADRANT 3, BIT 01 NOT MAIN CONTROL READ, BIT 13 1A4A06J04C=07 1A0B0=F1 2= 73 2A1A06P01C=08 1A4A06J04C=08 1A0B0=F0 2= 73 2B1B3=02 6= 31 LøGOB ≥63 NOT D4 BIT 13 TO MES VIA FI 28183=03 6= 31 2A1A06J09C=07 2A1A06J10C-07 2A1A06J09C-08 2A1A06J10C-08 2A1A06P01F-07 NOT DO REGISTER BIT 13 N3 √2> MCRD13 1A4A06J04F=07 1A0A0=B1 2= 63 14040=B0 2= 63 14040-80
P2 241406J13C-07
P3 241406J13C-08
Q0 28182-03
Q1 28182-02
Q2 241406J14C-10
Q3 241406J14C-10
R3 241406J12C-10 BIT 13 TO INTERNAL STORAGE B NOT D4 BIT 14 TO MCS VIA F1 28182*03 6* 33 28182*02 6* 33 BIT 14 FROM INTERNAL STORAGE E M2 BCRD13 RIT 14 FROM INTERNAL STORAGE A NOT MAIN CONTROL DATA BIT 14 282A4-H1 5- 65 282A4-AL 2A1A06J11C-08 T E 2 A 2 1 BIT 13 TO INTERNAL STORAGE A T1 PF ₹202 2A2A1=W0 5= 47 2A2A1=W1 5= 47 2B1B2=D0 6= 33 DATA TO PF QUADRANT 2, BIT 02 T E 2 B 2 1 NOT BC READ BIT 14 28182-D1 6- 33 2A1A06J11C-10 2A1A06J11C-09
2B2A3-V2 5- 67 2B2A3-AY PARITY CHECK, GROUP 4 ODD
2A1A06J13C-09
2A1A06J13C-09
2A1A06J13C-09
2A1A06J13C-09
2A1A06J13C-09 W3 W2 → MCRDI4 2A1A06J13C*10 292A3=V3 5= 67 2B2A4=AY 2B2A3=U3 5= 67 2B2A3=AZ PARITY CHECK, GROUP 5 EVEN PARITY CHECK, GROUP 4 EVEN DATA TO PF QUADRANT 3, BIT 02 2A2A0=W1 5- 53 S1< USEDB 2A2A0=W0 5= 53 2A1A06P01C=09 NOT MAIN CONTROL READ, BIT 14 1A4A06J04C=09 T2 BCRD14 1A080~W0 2= 73 2A1A06P01c=10 1A4A06J04C=10 1A080=W1 2= 73 NOT DO REGISTER BIT 14 2A1A06J06E-07 1A4A06P01E-07 1A0A0=H1 2= 63 2A1A06J06E=08 1A4A06P01E=08 1A0A0=H0 2= 63 DATA BUS BITS 12-14 AND DATA PARITY BIT 14 TO/FROM EXTERNAL STOR X2 2A1A06J09C=09 C 60181000 2A1A06J10C-09 GENERATOR/CHECKER DEVELOPMENT X3 2A1A06J09C-10 LOC: 282A4 PART NO. 184668 Sits 2A1A06J10C-10

```
146
```

PIN ORIGIN/ DEST.

A3 282A5-K3 5- 73 282A5-RS

B2 281A4-D0 6- 35

B3 281A4-D1 6- 35

C0 282A5-C1 5- 73 282A3-AO

C2 241A06J13D-02

D1 281A4-02 6- 35

D2 2A1A06J1D-02

D3 2A1A06J1D-01

E0 241A06J0E-03

180A2-F0 2- 31

E1 2A1A06P04E-04

1A4A06J10E-04

FOR TEST SIGNAL DEFINITION.

POINT SIGNAL DEFINITION.

5-66 Rev A

180A2=F1 2= 31 NOT MAIN CONTROL READ, BIT 15 E2 2A1A06P04C=05 1A4A06J10C=05 LØGOA >H3 STORAGE DATA XMTRS 180A2-Q0 2- 31 E3 2A1A06P04C-06 144406J10C-06 12 DATA RCVRS 180A2=Q1 2= 31 LINK MN CONT/BC DB REG THRU DB BLOCK CONTROL DATA XMIT ENABLE BIT 15 TO/FROM EXTERNAL STOR F2 2A1A06J09D-01 2A1A06J10D-01 2A1A06J09D-02 DTØNF >CO 2A1A06J10D=02 2A2A1=T1 5= 47 IN15AI 3L3 DATA TO PF QUADRANT 2. BIT 03 24241-TO 5- 47 20288-MO 5- 77 28288-BS MAIN CONTROL DATA BITS 03-85=0 28243-50 5- 67 28243-AL NOT MAIN CONTROL DATA BIT 17 24240-T0 5- 53 C2 C3 ≥ IN15BØ O A D DATA TO PE QUADRANT 3, BIT 03 G0 PFZ203 24240 = 71 5 = 53 BERD15 OAF 2A1A06J12D-03
BIT 16 FROM INTERNAL STORAGE A
2B2A4-K1 5= 65 2B2A4-AN PARITY GENERATOR, GROUP 5 ODD
2B2A4-JO 5= 65 2B2A3-AN PARITY GENERATOR, GROUP 4 EVEN PARITY CHECKER PARITY GENERATOR T 0 T 0 1 2 1 0 PF Z 3 0 3 2A1A06J14D=02 J0< PGG5E BIT 15 FROM INTERNAL STORAGE BIT 15 FROM INTERNAL STORAGE 2A1A06J12D=01 2A1A06J12D=02 2A2A1*U1 5* 47 2A2A1*U0 5* 47 2B1A3*D0 6* 37 DATA TO PF QUADRANT 2. BIT 04 2 HO DBYYOY PGG4Ø >JI 15 A ØR BIT17 >H1 O A3< PCCH10 10 LO USEDO 281A3=D1 6= 37 2A2A0=U0 5= 53 NOT BE READ BIT 16 PGG4E >K1 DATA TO PF QUADRANT 3, BIT 04 N1 2A2A0=U1 5= 53 N2 2A1A06P04C=07 NOT MAIN CONTROL READ, BIT 16 144406J10C=07 180A2-E3 2- 31 U2< PCG50 KO< PGG5Ø N3 2A1A06P04C=08 144406J10C=08 180A2*E2 2* 31 281A3=02 6= 37 281A3=03 6= 37 NOT D4 BIT 16 TO HES VIA FI 01 281A3=03 02 2A1A06J09D=03 BIT 16 TO/FROM EXTERNAL STOR 2A1A06J10D=03 03 2A1A06J09D=04 2A1A06J10D=04 2A1A06P04E=05 1A4A06J10E=05 N3 HCRD16 DO REGISTER BIT 16 180A2+01 2+ 31 P1 2A1A06P04E+06 1A4A06J10E-06 18042+00 2= 31 2A1A06J13D=03 2A1A06J13D=04 BIT 16 TO INTERNAL STORAGE B P3 IN1680 14 DR IN1681 13 TR33 NOT D4 BIT 17 TO MES VIA F1 281A2+03 6= 39 281A2=02 6= 39 2A1A06J14D=06 A BR M2 BCRDIE BIT 17 FROM INTERNAL STORAGE B Q3 2A1A06J14D=05 R2 2A1A06J12D=06 R3 2A1A06J12D=05 BIT 17 FROM INTERNAL STORAGE NOT MAIN CONTROL DATA BIT 17 282A3=H1 5= 67 282A3=AL 2A1A06J11D=04 T E 2 BIT 16 TO INTERNAL STORAGE A 2A1A06J11D=03 2A2A1=V0 5= 47 T1 PFZ205 DATA TO PF QUADRANT 2. BIT 05 242A1 - V1 5 = 47 281A2 - D0 6 = 39 NOT BC READ BIT 17 281A2=D1 6= 39 2A1A06J11D=06 2A1A06J11D=05 ₩3 M2 MCRD17 BIT 17 TO INTERNAL STORAGE A 28244-U3 5- 65 28244-AZ PARITY CHECK, GROUP 5 ODD 28244-V3 5- 65 28243-AZ PARITY CHECK, GROUP 4 EVEN 2A1A06J13D=05 BIT 17 TO INTERNAL STORAGE B 2A1A06J13D=06 2B2A4=U2 5= 65 2B2A3=AY PARITY CHECK, GROUP 4 ODD 2B2A4=V2 5= 65 2B2A4=AY PARITY CHECK, GROUP 5 EVEN 2A2A0=V1 5= 53 2A2A0=V0 5= 53 \$0< BITT7 PARITY CHECK, GROUP 5 EVEN DATA TO PF QUADRANT 3, BIT 05 S1 USEDB NOT MAIN CONTROL READ, BIT 17 2A1A06P04C-09 T2 BCRD17 1A4A06J10C-09 180A2=V2 2= 31 W3 2A1A06P04C=10 1A4A06J10C-10 1B0A2=V3 2- 31 2A1A06P04E=07 1A4A06J10E=07 1B0A2=X1 2= 31 DO REGISTER BIT 17 2A1A06P04E=08 1A4A06J10E=08 DATA BUS BITS 15-17 180A2=X0 2= 31 2A1A06J09D=05 2A1A06J10D=05 AND DATA PARITY C 60181000 A BIT 17 TO/FROM EXTERNAL STOR GENERATOR / CHECKER DEVELOPMENT X3 2A1A06J09D=06 2A1A06J10D=06 LOC: 282A3 PART NO. 184668 SFR 005



```
148
```

```
PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION,
DEST,
A3 292A5-13 5- 73 282A5-80 PARITY CHECK, CHARACTER 0 EVEN
B2 29184-J0 6- 29 NOT BC READ RIT 18
C0 282A5-P1 5- 73 282A2-A0 DATA TRANSMITTERS BN
RIT 18 TO INTERNAL STORAGE B
C1 2A1A06J13D-08 NOT D4 BIT 18 TO MCS VIA FI
C2 2A1A06J11D-08 NOT D4 BIT 18 TO MCS VIA FI
C3 2A1A06J11D-07 RIT 18 TO INTERNAL STORAGE A
D3 2A1A06J11D-07 RIT 18 TO INTERNAL STORAGE A
D4 2A1A06J10E-09 DO REGISTER BIT 18
1A4A06J10E-10
1A4A06J10E-10
1B0A1-F1 2- 33
```

5-68 Rev A

NOT MAIN CONTROL READ, BIT 18 E2 2A1A06P04D+01 18041-00 2- 33 STORAGE > E3 241406P040-02 1A4A06J10D-02 18041-01 2- 33
F0 28245-X3 5- 73
F1 28245-03 5- 73
F2 241406J09D-07 DATA RCVRS 13 PLR LINK MN CONT/BC DB REG THRU DE BLOCK CONTROL DATA XMIT ENABLE BIT 18 TO/FROM EXTERNAL STOR EXTZ18 E3 MCRD18 2A1A06J10D-07 2A1A06J09D-08 D3 INIBAØ 2A1A06J10D-08 2A2A1-S1 5- 45 2A2A1-S0 5- 45 DATA TO PF QUADRANT 2, BIT 06 28288-J0 5- 77 28288-BT MAIN CONTROL DATA BITS 06-08=1 28282-S0 5- 69 28282-AL NOT MAIN CONTROL DATA BIT 20 C3 IN18BØ DATA TO PE XMTE 24240=S0 5= 51 OAD 2A2A0+S1 5+ 51 2A1A06J14D-10 DATA TO PE QUADRANT 3, BIT 06 IN18BI >K3 2A1A06J14D=09

282A1=K1 5= 71 282A1=AN PARITY GENERATOR, GROUP 6 EVEN
282A1=J0 5= 71 282A2=AM PARITY GENERATOR, GROUP 7 EVEN
2A1A06J12D=10 BCRD18 A06J12D-09
BIT 19 FROM INTERNAL STORAGE A
2B2A1-J1 5= 71 2B2A1-AM PARITY GENERATOR, GROUP 6 ODD
2B2A1-KO 5= 71 2B2A2-AN PARITY GENERATOR, GROUP 7 ODD 2A1A06J12D-09 PARITY GENERATOR PARITY CHECKER 2A1A06J14D-08 BIT 18 FROM INTERNAL STORAGE 2A1A06J14D-07 V3 PCG6E JO PGGGE 28245-A3 5- 73 28245-RB PARITY GEN,, CHARACTER D EVEN A06J12D-07 BIT 18 FROM INTERNAL STORAGE 2A1A06J12D-07 2A1A06J12D-08 2A1A06J12D=08 2A2A1=R1 5= 45 2A2A1=R0 5= 45 2B1B3=J0 6= 31 2B1B3=J1 6= 31 2A2A0=R0 5= 51 2A2A0=R1 5= 51 2A2A0=R1 5= 51 2A1A06P04D=03 DATA TO PF QUADRANT 2, BIT 07 S HO C DBAOAA ALTON SH PGG7E >JI 15 A BR PCG7E >V2 13 A BR 10 A3 PCCHOE 10 LO PGCHOE NOT BC READ BIT 19 PGG70 >K1 13 PCG7Ø >U3 14 DATA TO PF QUADRANT 3, BIT 07 NOT MAIN CONTROL READ, BIT 19 1A4A06J10D-03 1B0A1-E3 2- 33 U2< PCGۯ N3 2A1A06P04D=04 1A4A06J10D=04 180A1-E2 2- 33 281B3-L2 6- 31 281B3-L3 6- 31 2A1A06J09D-09 LØGOB NOT D4 BIT 19 TO MCS VIA FI BIT 19 TO/FROM EXTERNAL STOR TO TO 3 MI PFZ207 2A1A06J10D-09 2A1A06J09D-10 2A1A06J10D=10 2A1A06P04F=01 DO REGISTER BIT 19 1A4A06J10F=01 180A1=01 2= 33 P1 2A1A06P04F=02 1B0A1=00 2= 33 2A1A06J13D-09 2A1A06J13D-10 BIT 19 TO INTERNAL STORAGE B 28182=L3 6= 33 28182=L2 6= 33 NOT 14 BIT 20 TO MCS VIA FT 2A1A06J14E=02 2A1A06J14E=01 BIT 20 FROM INTERNAL STORAGE I M2 BCRD19 2A1A06J12E-02 BIT 20 FROM INTERNAL STORAGE NOT MAIN CONTROL DATA BIT 20 241406J12E-01 282A2=H1 5= 69 282A2=A1 2A1A06J11D-10 2A1A06J11D-09 BIT 19 TO INTERNAL STORAGE A T1 PFZ208 24241=Q0 DATA TO PF QUADRANT 2, BIT 08 2A2A1+Q1 5+ 45 28182=J0 6= 33 28182-J1 6- 33 NOT BC READ BIT 20 2A1A06J11E=02 A06J11E-01 BIT 20 TO INTERNAL STORAGE A
282A1=V2 5- 71 282A1-AY PARITY CHECK, GROUP 6 ODD
282A1-U2 5- 71 282A2-AZ PARITY CHECK, GROUP 7 ODD U1 2A1A06J11E=01 BIT 20 TO INTERNAL STORAGE B 2A1A06J13E=02 PARITY CHECK, GROUP 7 EVEN PARITY CHECK, GROUP 6 EVEN DATA TO PF QUADRANT 3, BIT 08 4 \$1 USEDB NOT MAIN CONTROL READ, BIT 20 1A4A06J10D-05 T2 BCRD20 180A1 - V2 2 = 33 2A1A06P04D=06 1A4A06J10D=06 1B0A1=V3 2= 33 X0 2A1A06P04F=03 DO REGISTER BIT 20 144A06J10F=03 180A1-X1 2- 33 X1 2A1A06P04F-04 1A4A06J10F-04 DATA BUS BITS 18 - 20 X2 2A1A06J09F-01 BIT 20 TO/FROM EXTERNAL STOR AND DATA PARITY 2A1A06J10E=01 X3 2A1A06J09E=02 C 60181000 A GENERATOR/CHECKER 2A1A06J10E=02 LOC: 282A2 PART NO. 184668

```
150
```

PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.


A3 282A5-12 5- 73 282A5-8R PARITY CHECK, CHARACTER 0 ODD

82 281A4-J0 6- 35
83 281A4-J1 6- 35 NOT BC READ BIT 21

C0 282A5-01 5- 73 282A1-A0 DATA TRANSMITTERS ON


C2 2A1A06J13E-03
C3 2A1A06J13E-04
D0 281A4-L2 6- 35
D1 281A4-L3 6- 35
D2 2A1A06J11E-04
D3 2A1A06J11E-04
D3 2A1A06J11E-05
180A0-F0 5
1A4A06J10F-05
180A0-F0 2- 35
E1 2A1A06P04F-06
1A4A06J10F-06

5-70 Rev A



PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION,
DEST. POINT
A0 282A7-L0 5- 61 282A5-AB PARITY GEN., CHARACTER 2 EVEN
A3 282A2-L0 5- 69 282A5-AB PARITY GEN., CHARACTER 0 EVEN
B0 2A1A06J11F-02
B1 2A1A06J11F-05
B2 2A1A06J11F-05
B3 2A1A06J11F-06


5-72 Rev A



										X	
							nt-Jipotk dostlyngs	<u> </u>	personal construction of the state of the st	SOMMING POSITIONS AND	ili fallocia a la particologo
							dimonotus.	And the second	Y	The second secon	
							Talli-rilorastins	- Park Anthonoria Park (Anthonoria Park	The state of the s	Final Property of the Control of the	
		* 1					Thirties by the second		<u> </u>		No.
d		144 (47 47 11 5 154					MINOR REPORT			Communication of the Communica	of the Anthony and the
P	IN O	RIGIN/ DEST,	PAGE	TEST Point	SIGNAL DEFINITION.		TECHNICA STATE OF THE STATE OF		Yiii		Company of the Compan
8	0 1 2 2A1 3 2A1 0 2A1	2R2B9+S0 2R2B8+S0 2R2A6+H0 A06J03D+07 A06J03D+08 A06P05D+06 A06J14D+06	5 77 5 63	28289-RR	STORAGE ADDRESS REPLY TIME STORAGE ADDRESS REPLY TIME MAIN CONTROL DATA BITS 09=11=4 PART, WR. BIT 0 TO INT STOR A			The state of the s			
С	1 241	18085-E1 A06P05D-05 A06J14D-05	2 = 5		OPERAND REFERENCE		Control of the Contro			0 · Lu es	
C	2 2A1	19085*E0 ³ A06J05D*07 A06J05D*08	(T.)		PART, WR. BIT O TO INT STOR B		+			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
ם ס	0	24246-J1 24246-J0	5. i 5. 1		RLOCK CONTROL PRIORITY		/\# 				
D E	3 241	A06J05D=10 A06J05D=09 A06J05D=09			PART, WR, BIT 1 TO INT STOR B		**************************************				i. Ng Ş
E	1	24144-D1 406J03D-10	6= 59		BC IDENT, TO PF . MCS PE CODE	The state of the s	# 1 849.				
E	3 2A1	A06J03D-09 A06P03C-10 A06J20C-10			PART. HR. BIT 1 TO INT STOR A				Market Market Company		
	1 2A1/	100A1=N3 406P03C=09 406J20C=09 100A1=N2	2= 43		NOT READ ADDRESS CTCLE				3 4		
	2A1/ 5 2A1/	NO6J07D-10 NO6J08D-10 NO6J07D-09			PART, WR BIT 1 TO EXT STORAGE						
G:) L 2 2 4 1 A	24247-S0 24247-S0 24247-S1 106J07D-08	5 • 5 5 • 5		NOT STOR ADDR REPLT TIME						
G:	2414	106J08D=08 106J07D=07 106J08D=07			PART. WR BIT O TO EXT STORAGE						
H 5)	28289-HO	5 • 77 5 • 57	28289 - 8U	MAIN CONTROL PRIORITY MAIN CONTROL DATA BITS 00=52=0						
H:	2414	2A1B4-12 2A1B4-13 06P08D-03	6 = 57 6 = 57		BC PARTIAL WRITE BIT 01 TO PF INTERRUPT CODE BIT 1					r	
. 1		06J08D=03 1A0A2=M3 06p08D=04	2= 61								
,-	1444	06J08D=04 1A0A2=M2	2 • 61								

		PW		Video and the second se	with	
10	•	Z.		4	**************************************	
×	X	erection primary prima	X			fall v
	X	Personal Control Contr			. I	17 b
		×	- X		And the second control of the second control	15 A
Community (Control of Control of	Control of Assessment Control of		The state of the s	Management of the company of the com	Account for manufacture for every five figures and the second sec	Charact
editiviti in impositi del egibilita	TO A COME TO THE ALL OF THE SECOND SE		- Company of the Comp	Confidencial Action of the Confidencial Action o		Dest
And the second s			only us	6	estructur	Road "A")
Ţ	40					
			. 4		No.	

5-74 Rev A




PIN	ORIGINA	PAGE	TEST	SIGNAL DEFINITION.
	DEST. 28289•W0	S. 75	PUINT	NOT ENABLE PARTTY ERROR CODE
AT	28288•H0	5 77		
	28288=W0			NOT ENABLE PARITY ERROR CODE
81				
82		and the second	T-1-1-1	PART, WR. BIT 2 TO INT STOR A
83	2A1A06J03E~02			
CO	2A1A4=C0	6- 59		
				RC IDENT, TO PF . HCS PE CODE
	2A1A06J05E-01			PART, WR. BIY 2 TO INT STOR B
C3	2A1A06J05E-02 2A1A4-10			
D1		4- RO		BC IDENT, TO PF . MCS PE CODE
D2	24404 1085-04			00 182471 10 71 2 300 12 2002
D3	2A1A06J05E-03			PART, WR. BIT 3 TO INT STOR B
	241A4=M0	6= 59		
€1	24144-M1	6= 59		BC IDENT, TO PF . HCS PE CODE
E2	2A1A06J03E-04			
£3	2A1A06J03E=03			PART, WR. BIT 3 TO INT STOR A
F 2	2A1A06J07E=04			


241406J08E-04 TT3 01 62 EXTPH2 PART, WR BIT 3 TO EXT STORAGE 2A1A06J07E-03 2A1A06J08F-03 28187 E1 6 3 28187 E0 6 3 16 A ØR PARTIAL WRITE LINE TO STORAGE FNABLE MCS PE CODE TO PF TO MAIN CONTROL 2A1A06J07E-02 RANK 3 RANK 2 ; TOTO B2 INPW2A 241406J08E-02 IC@DE6 PART, WR BIT 2 TO EXT STORAGE 2A1A06J07E=01 2A1A06J08E=01 28288-A3 5- 77 CODE BIT 2 FROM INT SCAN, XLTN 28284-H0 5- 65 28288-BU MAIN CONTROL DATA BITS 00-02=0 24184-J2 6- 57 24184-J3 6- 57 BC PARTIAL WRITE BIT 03 TO PF C3 INPW2B 2A1A06P03C=04 1A4A06J20C=04 HO BCIDS SETNR 100A0-T2 2- 37 FF PHTONB >R3 MC PARTIAL WRITE BIT 2 2A1A06P03C-03 1A4A06J20C=03 2- 37
5- 69 28288-BT MAIN CONTROL DATA BITS 06-88-0
5- 75 28288-AJ SET NO RESPONSE BIT IN CODE
6- 57 BC PARTIAL HRITE BIT 02 TO PF 100A0=T3 282A2=H0 F2 EXTPH3 VO TEHNE 28289-W1 24184-G2 24184-G3 6- 57 CØDEB5 ≥P 28088-U0 6-111 - E3 INPH3 V NORMAL INTERRUPT CODE BIT 06 28088=U1 6=111 MC PARTIAL WRITE BIT 3 2A1A06P03C=05 BCPW3 3 1 5 TR33 1A4A06J20C=05 1C0A0=S2 2= 37 BCID2 >A3 2A1A06P03C=06 1A4A06J20C=06 > D3 D2 INPH3B 100A0=S3 2= 37 2A1A06P03B=08 1A4A06J20B=08 1C0A1=W1 2= 43 Å B B INTERRUPT CODE BIT 6 2A1A06P038-07 1A4A06J20B-07 CØDEB3 > ₽ L2 USEDE 1COA1=W0 2- 43 282A3=H0 5- 67 282B9=V0 5- 75 BCIDOO \geq_{C1}^{C9} MAIN CONTROL DATA BITS 03-05=0 NOT STORAGE PARITY ERROR PART, WR. BIT 4 TO INT STOR A CØDE3 28288-RS 2A1A06J03E-05 2A1A06J03E-06 2A1A06P08D-07 INTERRUPT CODE BIT 3 1A4A06J08D=07 1A0A0=M3 2= 63 2A1A06P08D=08 4 NSEC FDL 1A4AD6J08D=08 T 4 D L A 3 2 14040=H2 2= 63 PART, WR. BIT 4 TO INT STOR B 2A1A06J05E-05 2A1A06J05E-06 LDSDB >51 28088-H3 6=111 28088-H2 6=111 NORMAL INTERRUPT CODE BIT 03 24241 - MO 4 NSEC DATA TO PF QUADRANT 2. BIT 12 24241=H1 5= LØGOA >L3 28088=P1 6=111 28088=P0 6=111 2A2A0=M0 5= 49 NOT NORMAL INT CODE BIT 05 2A2A0 -M1 5- 49 2A1A06P08E-02 DATA TO PF QUADRANT 3, BIT 12 DB4YYY >B1 1A4A06J08E-02 1A0A7=G0 2= 77 2A1A06P08E=01 ADREPB > S.O. INTERRUPT CODE BIT 5 4 NSEC DBYYOY >MO Look 1A4A06J08E-01 1A0A7-G1 2- 77 FDL 40000 But. 2A1A06J07E-06 2A1A06J08E-06 WI USEDC P3 PFZ312 DBYOYY >10 PART, WR BIT 4 TO EXT STORAGE QAZ 2A1A06J07E-05 2A1A06J08E=05 2A2A7=L1 5= EN PARTIAL WRITE BITS TO STOR DBYYYO >H1 2A2A7=L0 5= 5 2B2B9=B0 5= 75 2B2B9=U0 5= 75 ENPECE >NO STORAGE ADDRESS REPLY TIME LOAD S REGISTER TIME AO ENPECA 24247=U3 SELECT MAIN CONT PAR HR BITS DAREPB >TO 24247-U2 STORAGE DATA REPLY TIME MAIN CONTROL PRIORITY 28288-U0 5- 77 MEMPE >M1 28289-H0 5- 75 28288*T0 5* 77 282A5*V0 5* 73 282A5*AX STORAGE DATA REPLY TIME STORAGE ADDRESS PARITY ERROR 7 BO ENPECE 2A1A06J03F-02 ADDR PAR. ERR. FROM INT STOR NOT STORAGE NO RESPONSE STORAGE DATA REPLY TIME 2A1A06J03F=01 2B2B9=M1 5= 75 2B2B9=T0 5= 75 2A1A06P03C=08 TE2 842 144AD6J20C-08 1C0A6=H2 2= 37 V3 2A1A06P03C=07 MC PARTIAL WRITE BIT4 OR ADDRPE 1A4A06J20C=07 1C0A0=H3 2= 37 DESTRUCTIVE LOAD NOT ENABLE PARITY ERROR CODE ADDR PAR, ERR, FROM INT STOR О́вх 28288=80 5= 77 UO C DAREPB 2A1A06J05F=01 2A1A06J05F+02 PAR. ERR IDENT AND INTERRUPT 2A2A7+X1 5= 5 2A2A7+X0 5= 5 CODE BITS 3,5, & 6, PARTIAL NOT STORAGE DATA REPLY TIME WRITE BITS 2-4, AND DATA TO C 60181000 A X2 2A1A06J07F*01 2A1A06J08F*01 X3 2A1A06J07F*02 ADDR PAR. ERR FROM EXT STOR DEVELOPMENT PF (WRITE 13TH BIT). LOC: 28288 PART NO. 185136 5-77 241406J08F=02


P	N ORIGIN/ PAGE	TEST	SIGNAL DEFINITION.
A	2A1A06J18A=01	PUINI	A/Q/E REG DISPLAY BIT no
A3 Bo			A/Q/E REG DISPLAY BIT 14
B1			A/O/F REG DISPLAY BIT 02 A/O/E REG DISPLAY BIT 01
82	2A1A06J18H=06		A/Q/E REG DISPLAY BIT 01 A/Q/F REG DISPLAY BIT 15
83			A/Q/E REG DISPLAY BIT 16
CO	2A1A06J17A=06 1A4A06P02A=06		
	14182-73 3- 79		
C1	2A1A06J17A-05		NOT BIT 02 OF A1+Q1+E1+E2
	1A4A06P02A+05		
C2	1A182=T2 3= 79 2A1A06J17C=10		
•-	1A4A06P02C-10		
. 7	1A1A2=T3 3= 85		
¢3	2A1A06J17C+09 1A4A06P02C+09		NOT BIT 14 OF A1+Q1+E1+E2
	1A1A2*T2 3* 85		
DÛ	2A1A06J17A=04		
	144406P024-04 14182-U1 3- 79		
D1	2A1A06J17A=03		NOT BIT 01 OF A1+Q1+F1+F2
	1A4A06P02A+03		NOT BIT 01 OF A1+Q1+E1+E2
- 2	1A182+U0 3+ 79		
D2	2A1A06J17D=02 1A4A06P02D=02		
	1A1A2=U3 3+ 85		
D3	2A1A06J17D-01		NOT BIT 15 OF A1+Q1+E1+E2
	1A4A06P02D=01 1A1A2-U2 3- 85		
ΕO	2A1A06J17A-01		NOT BIT 00 OF A1+01+E1+E2
	144A06P02A+01		
E1	1A1B2=T0 3= 79 2A1A06J17A=02		
E 7	1A4A06P02A+02		
	1A1B2+T1 3- 79		
€5	2A1A06J17D+03 1A4A06P02D+03		NOT BIT 16 OF A1+Q1+E1+E2
	1A1A1=TO 3= 87		
E3	2A1A06J17D=04	ŕ	
	1A4A06P02D=04		
FO	1A1A1=71: 3= 87 2A1A06J18A=05:		A/Q/E REG DISPLAY BIT 04
F1	2A1A06J18A=04		A/Q/E REG DISPLAY BIT 04 A/Q/P REG DISPLAY BIT 03
F2	2A1A06J18B=08		A/O/E REG DISPLAY BIT 17
F3	2A1A06J188+09 2A1A06J18A+06		A/G/F REG DISPLAY BIT 18 A/G/E REG DISPLAY BIT 05
G3	2A1A06J188-10		A/G/E REG DISPLAY BIT 05 A/G/E REG DISPLAY BIT 19
ΗO	2A1A06J178=02		waye was assistant bit if
	1A4A06P02R+02		
H1	141B1=U1 3= 81 2A1A06J17B=01		NOT RIT 05 OF A1+Q1+E1+E2
	1A4A06P028-01		A Margaret
н2	1A1B1 * UD 3 * 81		
H Z	2A1A06J17D+06 1A4A06P02D+06		
	14141-U1 3- 87		
H3	2A1A06J17D-05		NOT BIT 17 OF A1+01+81+82
	1A4A06P02D=05 1A1A1=U0 3= 87		
10	2A1A06J17A=10		
	1A4A06P02A-10		
11	14181-71 3- 81 241406J174-09		NOT BIT OF 14.04.54
	144060024-09		NOT RIT 04 OF A1+Q1+81+E2
	1A1B1=T0 3= 81		
15	2A1A06J17D-08 1A4A06P02D-08		
	1A1A1=T3 3= 87		
13	2A1A06J17D=07		NOT BIT 18 OF A1+Q1+E1+E2
	1A4A06P02D=07		
	1A1A1=T2 3= 87		

5-78 Rev A totototototototototototototototototot

	Salaha di Salaha Salaha	
٥٥.	2A1A06J17A-07	NOT PIT 03 OF A1+Q1+E1+E2
	1A4AD6PD2A=07 1A1B2=U2 3= 79	
J1	1A1B2=U2 3= 79 2A1A06J17A=08	
•	144406P024=08	
	1A1B2=U3 3= 79	NOT HIT 19 OF A1+Q1+E1+E2
75	2A1A06J17D=09 1A4AD6P02D+09	101 111 17 01 H2-01-01-01
	1A1A1#U2 3- 87	
J3	2A1A06J17D-10	
	1A4A06P02D=10 1A1A1=U3 3= 87	
K O	2A1A06J18A=08	A/Q/E REG DISPLAY BIY 07
K1	2A1A06J18A=09	A/G/E REG DISPLAY BIT 08 A/G/E REG DISPLAY BIT 20
K2 K5	2A1A06J18C=01 2A1A06J18C=02	A/Q/E REG DISPLAY BIT 20 A/Q/F REG DISPLAY BIT 21
LO	2A1A06J18A-07	A/Q/F REG DISPLAY BIT 06
L3	2A1A06J18C=03	A/Q/E REG DISPLAT BIT 22
M O	2A1A06J178=08 1A4A06P028=08	
	1A180=71 3= 83	
Mi	2A1A06J17B-07	NOT BIT 08 OF A1+Q1+F1+E2
	1A4A06P02B=07 1A1B0=T0 3= 83	
M2	2A1A06J17E-02	
	1A4A06P02E-02	
м3	1A1A0=T1 3= 89 2A1A06J17E=01	NOT BIT 20 OF A1+Q1+E1+E2
MO	1A4A06P02E-01	
	1A1A8=T0 3- 89	
N ₀	2A1A06J17B=06 1A4A06P02B=06	
	1A1B1=U3 3= 81	
N1	2A1A06J17B-05	NOT BIT OF A1+Q1+E1+E2
	1A4A06P028+05 1A181=U2 3= 81	
N2	2A1A06J17E=04	
.,-	1A4A06P02E=04	
N3	14140=U1 3= 89 241406J17E=03	NOT BIT 21 OF A1+Q1+B1+E2
No	1A4A06P02E=03	
	1A1A0=U0 3= 89	NOT DIT 84 OF 14184-64-69
0.0	2A1A06J178=03 1A4A06P02H=03	NOT BIT 06 OF A1+Q1+E1+E2
	1A181=T2 3= 81	
01	2A1A06J17B=04	
	1A4A06P028-04 1A181-T3 3- 81	
02	2A1A06J17E+05	NOT BIT 22 OF A1+01+81+E2
•	1A4A06P02E=05	
03	14140=T2 3= 89 241406J17E=06	
0 u	1A4A06P02E+06	
	1A1A0=T3 3= 89	A/Q/E REG DISPLAY BIT 10
р0 Р1	2A1A06J18B+01 2A1A06J18B+02	A/Q/F REG DISPLAY BIT 11
P2	2A1A06J18C=04	A/Q/E REG DISPLAY BIT 23
0.0	2A1A06J18A=10	A/Q/F REG DISPLAY BIT 09
Ŕΰ	2A1A06J17C=04 1A4A06P02C=04	
	1A180-U3 3- 83	
R1	2A1A06J17C=03	NOT BIT 11 OF A1+Q1+E1+E2
	1A4A06P02C=03 1A1B0=U2 3= 83	
R2	2A1A06J17E=08	
	1A4A06P02E=08	
0.8	14140=U3 3= 89 241406J17E=07	NOT RIT 23 OF A1+01+E1+E2
Ŗ3	1A4A06P02E-07	
_ a	141A0=U2 3= 89	
Sõ	2A1A06J17C=02 1A4A06P02C=02	
	1A1B0 = T3 3 = 83	NAV BEW 45 AM 14184184.55
51	2A1A06J17C=01 1A4A06P02C=01	NOT BIT 10 OF A1+Q1+E1+E2
	14180=12 3= 83	
Ţ 0	2A1A06J178=10	
	1A4A06P02B+10 1A1B0+U1 3+ 83	
71	2A1A06J178=09	NOT BIT 09 OF A1+Q1+E1+E2
	1A4A06P02B=09	
,,,	1A1B0=U0 3= 83 2A1A06J18B=03	A/Q/E REG DISPLAÝ BIÝ 12
U0 1	2A1A06J188=04	A/Q/F REG DISPLAY BIY 13
MO	2A1A06J17C=08	
	1A4A06P02C=08 1A1A2=U1 3= 85	
¥1	1A1A2-U1 3- 85 2A1A06J17C-07	NOT BIT 13 OF A1+01+E1+E2
~~	1A4A06P02C-07	
,	141A2=U0 3= 85	
χo	2A1A06J17C°06 1A4A06P02C°06	
	1A1A2-T1 3. 85	
χí	2A1A06J17C-05	NOT BIT 12 OF A1+Q1+E1+E2
	1A4A06P02C=05 1A1A2=T0 3= 85	
	PAGE 5º 79	







CONTROL DATA

DEVELOPMENT
DIVISION

TCS TO DTL CONVERSION FOR CONSOLE DISPLAYS PART I

```
160
```

PIN	ORIGIN/	PAGE	TEST POINT	SIGNAL DEFINITION.
A O	2A1A06J18C-07			TATE FOR A/Q. B REG. DISPLAY
A3	2A1A06J18E=01			NTER AUTO PROGRAM DISPLAY
80	2A1A06J18C-09			GATE MIDDLE DISPLAY
81	2A1A06J18C=08		F	GATE LOWER DISPLAY
CO	2A1A06P09F-04			
	1A4A06J12F+04			
	1C0A2=J3	2 53		
C1	2A1A06P09F+03		0	BATE C + F DIGIT 4
	1A4A06J12F-03			
_	1C0A2+J2	2 53		
C5		5- 3	_	
C3	24245-L1	5. 3	6	NTER AUTO PROGRAM INDICATOR
DO	2A1A06P09F-02			
	1A4A06J12F-02	2, 53		
_ •		24 50	_	
D1	2A1A06P09F=01 1A4A06J12F=01		6	ATE C + F DIGITS 0+3
	1C0A2=12	0- 61		
₽Û	2A1A0AJ21C+03	2 9 9 9 9		ATE A.Q.E REGISTER DISPLAT
Ευ	1A4A06P04C-03:		G	ALE ALUJE REGISTER DISPLAT
	1C0A2=L3:	2- 63		
E1	2A1A06J21C-04	24 50		
C-	1A4A06P04C=04			
	100A2=L2	2 m 53		
F1	2A1A06J18C-10			GATE UPPER DISPLAY
G1	2A1A06J18D-02			O INDICATOR - CONSOLE SHITCH
HÖ	2A1A06J21D-04			o inst ton a someone entre
	1A4A06P04D-04			
	1C083+J1	2 49		
н1	2A1A0AJ21D=03		N	OT (GO FF)
	1A4A06P04D-03			
	1C083 • J0	2 * 49		
J0	2A1A06P09F+05		G	ATE C + F DIGITS 5=7
	144406J12F-05			
		2= 53		
J1	2A1A06P09F-06			
	1A4A06J12F-06			
	100A2=C3	2= 53	_	
Κū	2A1A06J18D=04			WEEP/ENTER CONTINUOUS IND
	2A1A06J18D-05			TOP SWITCH INDICATOR
	2A1A06J18F-02			ACKGROUND LIGHT IN OSR
L O	2A1A06J18D=03		Ī	NDICATOR FOR DISPLAY C


5 -80

OSR BIT O TO CONSOLE DISPLAY L3 241406J18F+03 M0 2A1A06J21D-06 1A4A06P04D+06 1C0B3=L1 2= 49 H1 2A1A06J21D=05 1A4A06P04D=05 STOP FF 1C0B3=L0 2= 49 NO 2A1A06J21D=02 1A4A06P04D-02 1C0B1=F0 2= 47 K2 USEDL SWEEP-ENTER CONTINUOUS FF SET 2A1A06J21D-01 1A4A06P04D-01 1C0B1=F1 2+ 47 N2 2A1A06P06C=10 2A1AUSPUSC=10 1A4AUSJ18C=10 1CUAU=E0 2= 37 2A1AUSPUSC=09 1A4AUSJ18C=09 OSR BACKGROUND LIGHT K3 DISØSR B1< FGTLØW 100A0-E1 2- 37 2A1A06J21E-01 CO DISPLAY INDICATOR 1A4A06P04E=01 1C0A2=G2 2= 53 100,2=62 2=53 01 2A1A06,21E=02 1A4A06,004E=02 100,2=63 2=53 02 2A1A06,21A=07 1A4A06,004A=07 100,3=30 2=39 BO FGTMID OSR ,BIT 0 2A1A06J21A-08 1A4A06P04A-08 1C0A3=J1 2* 39 P0 2A1A06J18D=07 P1 2A1A06J18D+08 AUTO LOAD SHITCH INDICATOR TYPEWRITER FINISH INDICATOR OSR BIT 1 TO CONSOLE DISPLAY P1 2A1A06J18D+08 P2 2A1A06J18F+04 OSR BIT 2 TO CONSOLE DISPLAY P3 2A1A06J18F+05 TO AUTO - DUMP - SWITCH LAMP Q0 2A1A06J18D-06 Q3 2A1A06J18F-06 ISR BIT O TO CONSOLE DISPLAY <u>₽3</u>< ØSR2 281A0+M0 6+ 5 281A0+M1 6+ 5 R1 2R1AU=---R2 2A1A06J21A=10 1A4A06F04A=10 NOT TYPEWRITER FINISH LIGHT DE 100A3-Q1 2- 39 R3 2A1A06J21A-09 OSR BIT 1 1A4A06P04A-09 100A3=Q0 2= 39 S0 2A1A06J218=10 1A4A06P04B-10 1C0B2-N1 2- 51 2A1A06J21B=09 1A4A06P04B=09 1C0B2=N0 2= 51 AUTO LOAD LIGHT \$2 2A1A06J218-02 1A4A06P048-02 1C0A3=L1 2= 39 S3 2A1A06J218=01 OSR ,BIT 2 1A4A06P04B-01 100A3=L0 2= 39 T0 2A1A06J21C=02 1A4A06P04C=02 1C0B2=L0 2= 51 T1 2A1A06J21C=01 AUTO DUMP LIGHT 1A4A06P04C-01 1C0B2-L1 2-51 2A1A06J21A-02 1A4A06P04A-02 100A3=01 2= 39 2A1A06J21A=01 ISR ,BIT 0 F3< USEDH 1A4A06P04A-01 1C0A3-00 2- 39 2A1A06J18D-09 TYPEWRITER REPEAT INDICATOR DISABLE STOR PROTECT INDICATOR SET SWITCH, ISR, BIT 2 2A1A06J18F-08 ISR BIT I TO CONSOLE DISPLAY U3 2A1A06J18F-07 SET SWITCH, ISR, BIT 1 2A2A5+K1 5= 3 2A2A5+K0 5= 3 DISABLE STOR PROTECT INDICATOR 2A1A06J21A-04 1A4A06P04A-04 1C0A3+N0 2- 39 2A1A06J21A=03 1A4A06P04A-03 ISR .BIT 1 10043=N1 2- 39 X0 28147=C0 6- 1 X1 28147=C1 6- 1 X2 241406/214-06 144406/044-06 NOT TH REPEAT LIGHT DRIVER 100A3-P1 2- 39 X3 2A1A06J21A-05 ISR ,BIT 2 TCS TO DTL CONVERSION 1A4A06P04A-05 FOR CONSOLE DISPLAYS 100A3-P0 2- 39 C 60181000 PART 2 DEVELOPMENT PAGE 5 81 5-81 LOC: 28286 PART NO. 185392 SER:001

0

PIN		TEST	SIGNAL DEFINITION.
A 3	DEST.	POINT	
80	2A1A06J20B-03 2A1A06J20A-01		P BIT 12 TO CSL DISPLAY P BIT 00 TO CSL DISPLAY
B2	2A1A06J208+04		P BIT 00 TO CSL DISPLAY P BIT 13 TO CSL DISPLAY
83	2A1A06J208-05		P BIT 14 TO CSL DISPLAY
CO	2A1A06J21R+04		THE TANK OF MICHER
	144A06P04B+04		
	1C0A3-V3 2- 39		
C1	2A1A0AJ21R=03 1A4A06P04R=03		B DISPLAY, BIT O
	1c043-v2 2- 39		
CŞ	2A1A06P07E-10		
	1A4A06J02F-10		
	14044-71 2- 07		88 BIT 12 12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
C3	2A1A06P07E-09		88 BIT 12
	144406J02E=09		*
D2	1A0A1-T0 2- 83		
UE	2A1A06P07F=02 1A4A06J02F=02		
	140A1-L2 2= 83		
D3	2A1A06P07F-01		88 BIT 13
	1A4A06J02F=01		
	140A1-L3 2- 83		
E2	2A1A06P07F-03		88 BIT 14
	1A4A06J02F+03		
£3	14041+S1 2+ 83 241406P07F+04		
	1A4A06J02F+04		
	1A0A1-S0 2- 83		
F0	2A1A06J20A+03		P BIT 02 TO CSL DISPLAY
F1	2A1A06J20A+02		P BIT 02 TO CSL DISPLAY P BIT 01 TO GSL DISPLAY
F2	2A1A06J208-07		C/F RIT OO TO CONSOLE DISPLAY
F3	2A1A06J20R+08		C/F RIT 01 TO CONSOLE DISPLAY
G1	2A1A06J20A=04		P BIT 03 TO CSL DISPLAY
G3 H0	2A1A06J208+09 2A1A06P07D+02		C/F BIT 02 TO CONSOLE DISPLAY
a v	1A4A06J02D=02		
	1A0A7-T1 2= 77		
H1	2A1A06P07D=01		88 817 3
	1A4A06J02D+01		
_	1A0A7=T0 2= 77		
H2	2A1A06P08A=02		
	1A4A06J08A=02 1A0B8=P0 2= 65		
нЗ	2A1A06P08A-01		C2 81T 0
.,,	144406,084-01		C2 0[1 0
	1A088-P1 2- 65		
10	2A1A06J218=08		
	1A4A06P048=08		
[1	100A3#M2: 2# 39		0.71401111 515.0
1.	2A1A06J21B=07 1A4A06P04R=07		8 DISPLAY, BIT 2
	10043-M3 2- 39		
12	2A1A06P08A=04		
	1A4A06J08A+04		a visit de la filo de
	140B8=T0 2= 65		
13	2A1A06P08A=03		C2 BIT 1
	144063084-03		
J O	1A0B8+T1 2+ 65 2A1A06J21B+05		B DISPLAY, BIT 1
	1A4A06P04B+05		n piachui pii T
	1C0A3-P3 2= 39		
J 1	2A1A0AJ218-06		
	1A4A06P04B+06		
	1C0A3-P2 2- 39		
	2A1A06P08A=05		C2 BIT 2
	144406J084+05 14088+Q1 2= 65		
J 3	2A1A06P08A+06		
	1A4A06J08A-06		
	1A0B8=Q0 2= 65		
	2A1A06J20A=06		P BIT 05 TO ESL DISPLAY
	2A1A06J204+07		P BIT 06 TO CSL DISPLAY
	2A1A06J20B=10		BACKGROUND DIGIT O C DISPLAY
	2A1A06J20C=01 2A1A06J20A+05		C/F RIT 03 TO CONSOLE DISPLAY
	2A1A06J20C+02		P BIT 04 TO CSL DISPLAY C/F BIT 04 TO CONSOLE DISPLAY
10 :	24140AD07D=08		The same of the consider Bischall
	144406J02D=08		
	14045=T1 2= 79		
	2A1A06P07D=07		88 BIT 6
	LA4A06J02D+07		
2 2	1ADA5=Y0 2= 79 Pa1AD6J21E=06		
	LA4A06P04E=06		
	1C0A2=V0: 2= 53		
3 2	2A1A06J21E-05		BOUNCING BALL, OCTAL DIGIT O


5-82 Rev A





		3. L	
PIN	ORIGIN/ DEST.	PAGE	TEST SIGNAL DEFINITION.
A O	2A1A06J20C-08		BACKGROUND DIGIT 2 C DISPLAY
A3	241406J20E-02		C/F BIT 19 TO CONSOLE DISPLAY
80 R1	2A1A06J20C-10		C/F BIT 10 TO CONSOLE DISPLAY
B2	2A1A06J20C+09		C/F RIT 09 TO CONSOLE DISPLAY C/F RIT 20 TO CONSOLE DISPLAY
83	2A1A06J20E-04		BACKGROUND DIGIT 6 C DISPLAY
CO	2A1A06P08C-02		
	1A4A06J08C=02		
C1	1A082*T0- 2A1A06P08C-01	2= 71	40 D.T. 14
C.I	1A4A06J08C-01		C2 B[T 10
	1A082-T1	2= 71	
C5	2A1A06P09C=02		
	1A4A06J12C-02		
C3	180A1=J1 : 2A1A06P09C=01		C2 BIT 19
U	144406J12C-01		CZ B11 19
	180A1+J0	2= 33	
D0	2A1A06P08B=10		
	1A4A06J08B+10		
n1	1A0B2=P0 2 2A1A06P08B=09	2= 71	C2 BIT 9
-	1A4A06J088-09		
_	140B2-P1 2	2= 71	
	2A1A06P09C+04		
	184406J12C+04	2= 33	
D3	2A1A06P09C+03		C2 BIT 20
	1A4A06J12C-03		
€0	180A1=T1 2 2A1A06J21E=09	2* 33	Pourethe out own mints o
	1A4A06P04E-09		BOUNCING BALL, OCTAL DIGIT 2
	100A2-02 2	2 - 53	
	2A1A06J21E-10		
	1A4A06P04E+10. 1C0A2+03: 2		
E5	2A1A0AJ21F+07	, .	BOUNCING BALL, OCTAL DIGIT 6
	144A06P04F+07		STATE SHEET TOTAL BIGIT O
_	1C0A2+W3 2	?= 53	
	2A1A06J21F+08 1A4A06P04F+08		
	1C0A2-H2 2		
	2A1A06J20D=02		BACKGROUND DIGIT 3 C DISPLAY
	2A1A06J207-01		C/F BIT 11 TO CONSOLE DISPLAY
	2A1A06J20E-05		C/F BIT 21 TO CONSOLE DISPLAY C/F BIT 22 TO CONSOLE DISPLAY
	2A1A06J20D-03		C/F RIT 12 TO CONSOLE DISPLAY
G3 1	241A06J20E-07		C/F BIT 23 TO CONSOLE DISPLAY
	2A1A06P08C=06		
:	LA4A06J08C=06 1A0B0=P0 2	· 73	
	7400 -10 E	. , •	


5-84 Rev A

C2 B!T 12 H1 2A1A06P08C=05 1A4A06J08C=05 1A0B0-P1 2- 73 2A1A06P09C-06 1A4A06J12C=06 1B0A0=C1 2= 35 2A1A06P09C=05 C2 B1T 21 1A4A06J12C-05 180A0+C0 2+ 35 2A1A06J21F+02 1A4A06P04F=02 100A2=P2 2= 53 BOUNCING BALL, OCTAL DIGIT 3 2A1A06J21F+01 1A4A06P04F+01 1C0A2+P3 2= 53 2A1A06P09C-08 1A4A06J12C-08 180A0=J1 2= 35 13 2A1A06P09C=07 1A4A06J12C=07 1B0A0=J0 2= 35 K3< USEDB C2 B1T 22 C2 B17 11 2A1A06P08C-03 1A4A06J08C-03 1A0B2=01 2= 71 J1 2A1A06P08C=04 1A4A06J0BC=04 1A0B2=Q0 2= 71 _<u>B0</u>< CF10 C2 B1T 23 2A1A06P09C=09 1A4A06J12C=09 180A0+T1 2+ 35 2A1A06P09C+10 1A4A06J12C=10 1A4A06J12C=10 1B0A0=70 2= 35 K0 2A1A06J2CD=05 K1 2A1A06J2CD=06 K2 2A1A06J2CD=08 P2< USEDF C/F BIT 14 TO CONSOLE DISPLAY 2A1A06J20D=04 2A1A06J21F=04 C/F RIT 13 TO CONSOLE DISPLAY 1A4A06P04F=04 1C0A2+R3 2= 53 2A1A06J21F+03 BOUNCING BALL, OCTAL DIGIT 4 P3 USEDH 1A4A06P04F=03 1C0A2=R2 2= 53 M2 2A1A06J21E=04 1A4A06P04E-04 1C0A2-V3 2-53 2A1A06J21E-03 1A4A06P04E-03 BOUNCING BALL, OCTAL DIGIT 7 03< USEDJ 1C0A2=V2 2= 53 2A1A06P08C=10 1A4A06J08C=10 1A0B0=Q0 2= 73 N1 2A1A06P08C=09 C2 BIT 14 1A4A06J08C-09 1A0B0-Q1 2- 73 2A1A06P08C=07 1A4A06J08C=07 C2 B1T 13 N3< DREDE 140B0=T1 2= 73 01 2A1A06P08C=08 1A4A06J08C=08 14080=T0 2= 73 2A1A06J20D=08 2A1A06J20D=09 C/F BIT 16 TO CONSOLE DISPLAY C/F BIT 17 TO CONSOLE DISPLAY USEDN 2A1A06J20D=07 2A1A06P098=08 C/F BIT 15 TO CONSOLE DISPLAN 184806J128=08 18082=T0 2= 31 C2 B1T 17 24140AP098-07 1A4A06J128-07 180A2=T1 2= 31 2A1A06P09B=06 <u>F3</u>< CF22 144A06J12B=06 18042-J1 2- 31 241406P098-05 C2 BIT 16 1A4A06J128-05 180A2-J0 2- 31 2A1A06P098-04 1A4A06J12R+04 1B0A2=C1 2= 31 T1 2A1A06P09B+03 C2 BIT 15 180A2+C0 2= 31 2A1A06J20D=10 2A1A06J20E=01 BACKGROUND DIGIT 5 C DISPLAY C/F BIT 18 TO CONSOLE DISPLAY 2A1A06P09B-10 1A4A06J12B-10 180A1=C1 2= 33 2A1A06P098=09 C2 B1T 18 1A4A06J128-09 180A1 = C0 2= 33 X0 2A1A06J21F=06 1A4A06P04F=06 1C0A2=S3 2= 53 JUNIRUL DATA TCS TO DTL CONVERSION X1 2A1A06J21F+05 BOUNCING BALL, OCTAL DIGIT 5 FOR CONSOLE DISPLAYS 1A4A06P04F+05 1C0A2+S2 2+ 53 REV C 60181000 PART 4 DEVELOPMENT LOC:28284 PART NO.185392 SER:003 PAGE 5+ 85










100						Sec.	
		ΠN	HR.	M		ar.	
P	-			-		STATE OF THE PARTY.	-
-		DΕ	VEL(₽₩	EN	Γ	3

TCS TO DTL CONVERSION FOR CONSOLE DISPLAYS PART 5 LOC:28283 PART NO.185392



```
64
```

PIN ORIGIN/ DEST.

0 241406J22C-08

A3 241406J22C-10

B1 241406J22C-10

B2 241406J22C-03

B3 241406J22F-03

B3 241406J22F-03

B3 241406J22F-03

B3 241406J22F-04

C0 241406J2C-09

1 14406J18C-08

1 20144-F3

2 41

C1 241406J18C-07

1 241406J18C-07

2 28042-H1


D0 241406P06C-04


1 241406J18D-04


1 241406J18D-03


1 241406J18D-04


5-88 Rev A





























DBGSA ASIDDEA PROG COMP FF 150 156 DA BARA BE DATA BUS REQ FE COME BUBY FF RESCAN FF BROBA LL Rey File & bycle bouted Time Page 6-41 Data Xfer Page 6-183 Special Deto Yfer for m from D4
Page 6-3 Chan, 0 Through F. CLE, Total or Billy I BEREIN IN MAINERS WAS (DBOSA) - WARELES - SERVICES! RWS I








PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.

DEST.

A0 28149-R2 6- 23 28149-RR EXECUTIVE HODE TO CONTROL XLTN
A3 28184-H3 6- 29 SUM OF 00/01/06/07- ODD TOTAL

6-6 Rev A



ed P

Low 4 191


PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.

DEST,

A0 28146-J2 6- 13 F=71 - ACTIVATE SEARCH
A3 28188-K2 6- 11 NOT(CLR FUNCTION READY FF)

B0 28188-T3 6- 11 NOT(CLEAR PRIORITY LOGIC)


6-8 Rev A



PIN	ORIGIN/ DEST.	PAGE	TEST	SIGNAL DEFINITION.
A0 A3 B2 B3 C0 C2	28180 = T0 28186 = C1 28186 = I0 28189 = C0 28181 = X2 28189 = U1	6 • 7 6 • 15 6 • 15 6 • 23 6 • 25 6 • 23	28180-RY 28186-AD	CLOCK BFR REQ TO BC PRIORITY READ/HRITE REGISTER FILE CONT CLEAR PROGRAM RESUESTS NOT(RNI 2) FROM MN CONT TO BC CLOCK CONT XLTN TO CLOCK BFR WRITE REGISTER FILE GONTROL


28181-L2 6- 9 241406J15C-04 241406J16C-04 NOT (CLEAR PROG/TW CONTROLS) D0 1 0 1 0 1 2 C ĐĨ CLOCK PULSE-50 USEC EACH MS 2A1A06J15C-03 2A1A06J16C-63 2B5A8-G3 6-109 2B5A8-G2 6-109 2A1A06P05B-63 2 AO CLKREQ TEST STORAGE AVAILABILITY TATO 3 A INIT. RNI 2 CYCLE FF 1A4A06J14B-n3 18-85-C2 2- 5 R1 SRCOMP BCCPTX 1334 010 FO CLØCKB 2A1A06P05B-04 1A4A06J14B-04 CLKCON >CO D3 D 18/85-C3 2- 5
281A8-H3 6- 17 281A8-BL NOT(CLOCK CONTROL) TO TIMING
CHAIN ENABLE 4
CHAIN ENABLE 4 CIKON NI DTØTWB READ OR WRITE REGISTER FILE 2A1A06P06B-06 144406.118B-05 10681-F3 2- 45 2A1A06P06B-05 1A4A06J18B-06 1C6B0-F2 2- 45 2B1A6-G0 6- 13 2A1A06P05B-05 1 . NO TWRRED NOT (CLOCK CONTROL) TO D4 CONT EXTUBE $\geq \frac{x}{x}$ REQUEST BC PULSE 184406J148-05 18644-V2 2- 1 THRIN >S1 LT265A >80 SO CLTURE 241406P05B-06 YPEWRITER ERMINATE LT160A >#1 18744-V3 2- 1 241406J16D-09 F F SWITCH: WRITE STORAGE OR RF WRITE STORAGE SWITCH ON KYBD SET FUNCTION READY FF EARLY FCN XLTN OF 77 TO CLYWRI LT268D >P0 THROUT >11 281A8-M2 6- 17 281A9-Q0 6- 23 281B1-N0 6- 9 - 250NSEC FUNCTIONS STABLE
CLOCK ON FROM MAINT. PANEL SW RT155A >MO вн♀ TYPEWRITER F T D DATA SIGNAL 2A2A04J02N-03 2B0A8-B2 6-109 #3 EXTHDR TDTD FCN CODE=XX51 TO CLR CHAN XLTN 2BAAB-B3 6-109 2B189-83 TYPE IN XLTN TO TWR BFR 28688-82 6-111 LTIESA >00 (F BIT 09) (NOT F BIT 10) NOT(CLR FUNCTION READY FF)
NOT(BLOCK F XLTN BIT 17)
TYPE OUT XLTN TO TWR BFR THRACT >P1 2B1B1-A3 6- 9 2B1A9-00 6- 23 2B1A9-01 RO TURBY 28189-D2 6- 27 280A9-Q3 6-101 280A9-Q2 6-101 THROWN >11 FCN CODE = 77 AND STABLE EXT TW PRIORITY REQ ON LOAD 2A1A06J15B-05 2A1A06J16B-05 MI< THRCYC TWRIN >JO 2A1 A06 J158-06 6- 15 28186-AA NORMAL PHOGRAM CONTROL
6- 7 28180-AW PROG REQUEST TO BC PRIC
6- 27 NOT (04 TO TW O REG CLR/ 241A06J168-06 28186-AC PROG REQUEST TO BC PRIORITY
TWR BFR REQUEST TO BC PRI. 3 TWRØUT >LO #2< RESCNA 2B180-V1 Ø R 2B1B9-01 NOT (D4 TO TW O REG CLR/SET) NOT (PROG CONT) EN PROG XLTN всмере > с з 28186-P1 28186-U1 6- 13 6- 15 V2 RESCNB NOTIBE REPLY TO MN CONT ON SPECIAL BU RTISTA >R3 77.51) 77.01)
1265 - TO TWR BFP CONTROLS
1166 - SET TWR DATA EN
RESCAN TO BC PRIORITY 1 AND 4
INTERNAL OPR REG TO BC PRI. 4 28187-H3 <u> A3</u>< RWRFPR PRØGCA >N2 281A7-N2 281A7-S0 CHAN. CLEM. Q3 SPSCNA (C)-281A₀-Si 6- 5 28187-T2 6- 3 281A0-AQ RD/WR REG FILE REQ TAPLOSTIE (D)-NOTITIZENAL UP NEW TO SOME TO SOME TO SOME TO TWE BERN NOT (S/M REQ) TO INT REQ FAN-IN 1 0 1 0 0 1 2 U3 SPSCNB 2B1B9-K3 6- 27 2B1A6-Nn 6- 13 FF FAN-IN
NOT(T163) TO CLR TWR LOCKOUT
TWR CONTROL XLTN TO TWR BFR
NOT(SPECIAL SCAN BC PRIO 4)
NOT(TYPE OUT HFR CYCLE)
NOT(SEARCH COMPLETE - ADDRESS)
NOT(T157) - CLR RESCAN F/F
NOT(CLEAR TYPEOUT FF) X2 PRHØDE 2B1A7-U3 6- 1 2B1A1-T3 6- 25 1010 BLKF7X PROGRAM CLPRGR >B 6- 15 28186-BL 6- 13 LOCKOUT K3 BLKF17 28186-F3 2 Y3< PRGLKT 1 2 PROG REQ BC 281A8-P2 6- 17 281B9-J2 6- 27 UZ PRGLKT NOT (TYPE IN) XLTN TO TWR BFR 28189-C2 6- 27 M3<. PRGREQ SET RESCAN F/F NOT(CLEAR TYPE-IN FF) 28189-F3 NOTITYPE OUT) XLTN TO TWR BFR NOTICLEAR PRIORITY LOGIC) ADDR COMPARE TO SEARCH/TYPE 6- 27 6- 9 2B189-C3 28181-R0 SETFRD >H1 2A184-C2 6- 57 SHREQ >P3 12 83 INTREQ 2A1B4-C3 6- 57 28180-Q0 6- 7 28180-N0 6- 7 286A9-U3 6-101 **A**)-NOT (PROGRAM LOCKOUT) TO FANOUT NOT (SPECIAL SCAN BC PRIO 3) STOP CLOCK ON PRIORITY PAUSE CLFRDY >K2 UNCTION = 77 AND 1 2 A READY (G)-285A9-U2 6-101 RESCAN TO BC PRIORITY 2 AND 3 2B1B0-S0 6- 7 2B1A9-C3 6- 23 L3 77FRDY PROGRAM LOCKOUT TO I/O ACT. FUNSTB >H3 TRANSLATION
T155 - TO CLOCK/TW/PROG CONT
TYPE. CONTROL TO TYPE. RCVR 28187-Jn 6- 3 28189-Fn 6- 27 2A1A06J15C-n2 EFUN77 >H2 SA1406716C-05 TW DATA READY SIGNAL FROM BC 12 N3 BCRPYA 2A1A06J16C-01 2A1A06J158-03 TW CONTROL BUSY 2A1A06J16B-03 CONTROL DATA TYPEWRITER, CLOCK, 2A1A06J15B-04 B3< RN12BC 2A1A06J16B-n4 AND PROGRAM CONTROLS NOT (PROG MODE TO BC PRIO XLTN) C 60181000 E 281A1-L1 6- 25 281A9-T0 6- 23 NOT (BLOCK F XLTNS OF 7X) DEVELOPMENT TE2 TE2 LOC: 28188 PART NO. 185459 6-11

PAGE 6- 11




See page 24 of Block botol


17 DT Mas post




RT154C >00

KO TITOOT Sue/







EN CONN+FCN CONT BUS TO O REGISTER TIMING ENABLE - CHAN 4-7 SELECTED CHANNEL (4-7) BUSY 281A8-D0 6- 17 CHAN BUSY XLTN BUSY TO TEST/STATUS 28181*V2 20082*V3 D2 C4ENCØ R CHAN 4 C4BUSY > G3 EN CHAN 7 BUS TO O XFER/XMIT 200R2=V2 6-175 280A6-V2 ATDTD NOT CHL 4 BUSY TO STAT FAN-IN 280A6+V3 6=121 £3 €2 C5ENCØ 20087-V2 6-169 20087-V3 6-169 EN CHAN 4 BUS TO 0 XFER/XMIT NOT CHL 5 BUSY TO STAT FAN= IN 280A5=V3 6-123 T E 2 ØR 28045-V2 6-123 EN CHAN 5 BUS TO 0 XFER/XMIT 1 2 A T D T D 2C086=V3 6=171 2C0A7=H2 6=161 2C0A7=H3 6=161 C3 C5BSYA A3< C4-7BY 20083+V2 6+173 20083+V3 6+173 EN CHAN 6 BUS TO 0 XPER/XMIT CEBUSY >M2 200A6+H3 6=163 200A6+H2 6=163 TDTD B12 13 CEBSYA 28084-D2 6-105 28084-D3 6-105 ACT, CHAN 6 SUPPR EXT A/D NOT CHAN 5 BUSY XLTN TO T E 2 B 2 2 4 CHAN 7 200A6=D2 6=163 C7BUSY > L3 ↑3< ceenca F3 20nA6-D3 6-163 280A4=R3 6=103 280A4=R2 6=103 H2 C7BSYA ACT, CHAN 5 SUPPR EXT A/D NOT CHAN 4 BUSY KLTN TO TEST/STATUS 2C0A7.D2 6:161 K3 C7ENCØ CØRFF4 > TBUSY4 >N2 200A7=D3 280A4+D3 ACT, CHAN 4 SUPPR EXT A/D 6-103 280 A4 - D2 PROG CHAN DESIGNATOR BITS, AND CHAN BC 280A5+W1 6+123 280A5+W0 6+123 NOT CHL 7 BUSY TO STAT FAN-IN PRIO XLTN ACT. CHAN 7 SUPPR EXT A/D 28084-R2 6-105 NOT CHE 6 BUSY TO STAT FANDIN 280A6-W0 6-121 4CHDSO >T2 280 A6 - W1 281 A6 - W0 ACT. SUPPR A/D - CHAN 4-7 ACADE4 >JO 20043#H2 6=165 20043#H3 6=165 4CHDS1 >S3 A BR 200B6-11 200B6-10 EN CHAN 5 TO COMMON CONTROL C4BCPR >Y2 BUS → Ø A C 200A2=H3 6=167 2C0A2=H2 6=167 2C0B2=I1 6=175 cî≶ c4Busø EN CHAN 7 TO COMMON CONTROL TCHAN 4 2C0B2-I1 2C0B2-I0 4CHDSO >T3 NOT CHE 7 BUSY XLTN TO 200A2-D2 6-167 3CHDS2 > \$2 20042=D3 6=167 NOT(CLR BUS TO O REG EN 4=7) STORE BUS TO O ENABLE CHL 4-7 28186mJ3 6m 15 C5BCPR >H3 CHAN 5 2C0A3-D3 6-165 2C0A3-D2 6-165 GO CSSPAD NOT CHAN 6 BUSY KLTN TO TEST/STATUS EN CHAN 4 TO COMMON CONTROL M2 USEDOI 20087-11 6-169 D1<> C5BUSØ TEST CHL 4=7 BUSY 28181=L3 6= 9 2C083=I0 6=173 2C083=I1 6=173 CONN + FCN TO CONTROL XLTN 4=7 4CHDS1 > 03 EN CHAN 6 TO COMHON CONTROL NOT(RIGHT SHIFT D4 2 CHAR POS RS 2 CHAR POS. TO B4 BIT 04 281A6=E1 6= 13 281A3=G1 6= 37 CHAN 6 NOTICER CHL ENABLES 4-7)
SET SELECTED CHL ENABLE 4-7
SET SHIFT D4 CHAR + BYTE
NOTICHAR-BYTE TO D4 RIT 04 CEBCPR >V3 28187-A0 C6SPAD 281A8-H0 -01A6*E⁰ 6* 13 281A3*Q2 6* 37 281A6*A0 6* 13 281A4 28183-RN NOT(CHAR+BYTE TO D4 RIT 04 28185-AX NOT(CHAR+BYTE TO D4 RIT 05 RS 1 CHAR POS. TO D4 BIT 00 RS 1 CHAR+BYTE) TO D4 BIT 00 RS 1 CHAR+BYTE) TO D4 BIT 00 RS 1 CHAR+BYTE) TO D4 BIT 00 RS 2 CHAR POS. TO D4 BIT 00 RS 2 CHAR POS. TO D4 RIT 00 RS 2 CHAR POS. TO D5 RESIDENT 4PROGC >X2 £1<> ceansa 29182-Q2 6- 33 28184-02 28186-83 +0 C7CHEN 4CHDS2 >U2 28184-J3 28182-G1 28184-G1 C7BCPR >X3 TO C7SPAD 281A6-B0 \$0 \$1 \$2 \$3 \$0 \$1 \$1 \$2 PROG CHL DESIGNATOR BIT 02 28185-AV NOT(PROG CHAN DES - BIT 01) STCEN4 >P1 B1 B0


€ C7BUSØ BLOCK XFER TO D4 CHAR 0/1
NOT(BLK 00/01) TO D4 BIT 00
NOT(PROG CHAN DES = RIT 00)
PROG CHL DESIGNATOR BIT 00
NOT(BLK 00/01) TO D4 BIT 02
NOT(BLK 00/01) TO D4 BIT 04 S1< TBLCH2 CLCEN4 >PO 281A8=R1 6= 17 2R1B2=I2 6= 33 2R1A3=I2 6= 37 BLKCH2 >SC XO< 3BLCH2 X1 < 5BLCH2 A D13 R3 < 1RS2CH A P10 T1 TBLCOT PROG CHL DESIGNATOR BIT 02 PROG CHL DESIGNATOR BIT 01 281A8=N3 281A8=S3 T334 11 R2 3RS2CH B23 10 B3 5RS2CH <u> 02</u>< <u>3CHBYM</u> RS2CHP >82 28182-8J NOT(CHAR MODE) TO D4 BIT 02
28183-RJ NOT(CHAR MODE) TO D4 BIT 02
28185-RW NOT(CHL 4 BC PRIORITY XLTN)
RS 1 CHAR POS, TO D4 BIT 02
RS 1 CHAR POS, TO D4 BIT 04
28185-RX NOT (CHL 5 BC PRIORITY XLTN) BLCØA1 >TO DII VO 3BLCOT 28182-J3 28143-J3 CLBEN4 >MD P3 SCHBYM 8 Q1 < IRSICH UI< SBLCOT R1 CHARM 28180 + N2 28180 + N3 16 HO SRSICH VO< 3CHARM T 3 3 4 A 4 3 1 5 H1 5 RS 1 CH 28182*00 6* 33 I/O ENABLES 281A3-00 28180-M2 CHAN 4 -- 7 NOT(RLK CHAR 02) TO D4 BIT 02 NOT(RLK CHAR 02) TO D4 BIT 04 28182-AL 28143-AL 28182+A0 C 60181000 6* 33 6* 37 Ā PROG CONT-ENABLE CHL 4-7 XLTN LOC:28185 PART NO.183982 6-21 28185-RZ NOT(CHL 7 BC PRIORITY XLTN)

```
206
```

PIŅ	ORIGIN/ DEST,	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	28184-R2	6= 29	281B4-RV	ACT, I/O CHAN ASSY/DISASSY
80	2A1A06J16E-07			CONSOLE MANUAL INTERRUPT SH
81	281A6+H3	6- 13		FCN CODE = 73 THRU 76 TO ACT, FF
82	28183+R2	6- 31	2B1B3-RV	
83	28183±G0	6- 31		NOT (DO BIT 19) TO FORWARD XLT
Ĉo	28188-83	6 - 11		NOT (RNT 2) FROM HN CONT TO 8C
C1	2A1A06J16E=08	-		NOT (CONSOLE MANUAL INT SH)
C2	281A7+03	6- 1	281A7=RQ	NOT (BLOCK CHAN TEST SIGNAL)
Č3	2R1B8=V3	6- 11		PROGRAM LOCKOUT TO I/O ACT.
				TRANSLATION
DÜ	28181-H1	6= 9		FUNCTIONS STABLE
D1	28181-83	6. 9		SPECIAL CLEAR OF TIMED XLTN
D2	28186-E0	6 15		F= (71 THRU 76)(NOT INA)
D3	28186-E1	6 15		PROGRAM LOCKOUT TO HISC CONT
ΕŌ	241B6+X1	6- 43		
E1	241B6=X0	6= 43		FCN CODE = 73 + 76 TIMED XLTN
£2	281A3+R2	6= 37	2B1A3-RV	
E3	281A4-R2	6- 35	281A4-RV	
F2	241R8=U3	6- 53		CODÉ 19 TO Z REG=D0+F0
F3	24188-U2	6- 53		
GØ	280A8+T1	6-109		SET MANUAL INTERRUPT
G1	280A8-T0	6-109		
G2	281A8 • VO	6- 17	281A8-AW	CHAN RESUME EN=(PROG)(73 + 74)
G3	281A7#E3	6- 1	281A7-RE	
ΗO	2A1A06P05A-03			FO REGISTER BIT 19
	1A4A06J14A-03			
_	180A1-N0	2. 33		
H1	2A1A06P05A-04			
	1444063144-04			
_	180A1-N1	2. 33		
H2	28184-F1	6= 29		DO BIT 18 TO Z REG FAN IN XLTN

6-22 Rev A


EXT Warmed Interrept FUNSTA >DO EXMNIN >C1 DO BIT 19 TO Z REG FAN IN XLTH 1 D3 PGLKTC 28183-F1 6- 31 241406P054-01 PRGLKT >C3 £1 €0 7376TX QAOU 1A4A06J14A-01 FOR DØRMI9 >B3 SPCLEN >D 180A1.E0 2. 33 [1 2A1A06P05A-02 FTD AO3 EXMNIN >BO B2< ACNBKD 6-31



N ORIGIN/ PAGE TES DEST, POI 201A2=K1 6- 39 201A0=D0 6- 5 201A4=K1 6- 35

SIGNAL DEFINITION.

SEARCH BFR NOT(BIT 23) TO D4 NOT (CHAN D INITIAL BC PRID) SEARCH BFR NOT(BIT 21) TO D4



P810-23 TYPEWRITER

8 Ø REGISTER AF

BIT O O DOTØTH >BO DI EXTHOO 3 1 D 1 D 4 A A B 1 CO< TWRIOD GI EXTHOI OITØTH >C1 1 4 BIT I SIGNAL DEFINITION. PAGE PIN ORIGIN/ DEST. 29183*F0 6* 31 28184*D2 6* 29 AO< TURIOT NOT(TWR BIT 01) CONSOLE TO D4 D4 BIT 00 TO TYPEWRITER O REG TYPE IN XLTN TO TWR BFR NOT(TWR BIT 00) CONSOLE TO D4 LO EXTHO2 OZTØTH >HO 8 BIT 2 83 C0 C1 C3 D0 28188=J0 6= 11 28184=F0 6= 29 28183=D2 6= 31 D4 BIT D1 TO TYPEWRITER O REG NOT(TYPE IN) XLTN TO TWR BFR 28188-\$1 6- 11 28188-\$1 6- 11 28188-\$1 6- 11 241406J154-02 241406J164-02 NOT (TYPE OUT) XLTN TO THE BFF KO< THRIO2 OSTØTW >JO RO EXTWOS TW O REG BIY OO YO CONSOLE D1 241 ADA J154-01 TYPE OUT XLTN TO THE BER 28188*L0 6= 11 CONSOLE TYPE LOAD SW NOT(TYPE CONTROL/WRITE MCS) NOT(CONSOLE TYPE LOAD SW 2A1A06J16F=07 2B1B6=E2 6= 15 TURTO3 2A1A06J16F=08 DATØTW >NO 8 BIT 4 XI EXTWO4 TYPE, CONTROL TO TTPE, RCVR NOT(CLEAR TYPE-IN FF) 28188-W1 6- 11 28188-70 6- 11 241406J154-03 TW O REG BIT 01 TO CONSOLE S3< USEDB 2A1A06J16A=03 2A1A06J15A=04 USEDD >X2 G1 010 12 YO THRIDA 2A1A06J16A=04 280A6=01 6=121 280A6=00 6=121 28182=D2 6= 33 2A1A06J158=07 2A1A06J168=07 0510TH >10 HO EXTHOS BIT 5 NOT TH BUSY TO STATUS FI D4 BIT 02 TO TYPEWRITER O REG TW LOAD XLTN TO CONSOLE 2A1A06J158-08 UO< THRID5 DTØTWB >00 2A1A06J168-08 NOT(TWR BIT 03) CONSOLE TO D4 TW DUMP XLTM TO CONSOLE QAE THROYC >FO 281A4.F0 6. 35 2A1A06J15B-09 Ó A R OAY 2A1A06J168=09 2A1A06J158=10 2A1A06J16B-10 2B1A4-D2 6- 35 2B1B8-S0 6- 11 D4 BIT 03 TO TYPEWRITER O REG NOT(CLEAR TYPEOUT FF) CONSOLE TYPE DUMP SW NOT(THR BIT 02) CONSOLE TO D4 EO< THRHR 2A1A06J16F=05 28182*F0 6= 33 2A1A06J16F*06 2B188*P1 6* 11 O A Q 4 Q B B NOT (CONSOLE TYPE DUMP SW)
TYPE BUSY TO TWR BFR SETTHØ >PO 1 20 T R 3 3 BG 2A1A06J15A-05 2A1A06J16A-05 TH O REG BIT 02 TO CONSOLE 14 DR Q TYPE DUMP 2 SETTWI ZOO 2A1A06J15A-06 2A1A06J16A-06 2A1A06J16F-02 2A1A06J16F-01 NOT(CONSOLE TYPE FINISH SW)
CONSOLE TYPE FINISH SW
D4 BIT 04 TO TYPEWRITER O REG
NOT(D4 TO TW O REG CUR/SET)
NOT(CONSOLE TYPE CLEAR SW)
SET TYPE OUT TO TWR CONTROL 10-17 EXTHES >K2 13 EXTTHE FF 281A3+D2 6= 37 281B8+N1 6+ 11 A DIZ DZ THROUT CLTURE>12 EXTWØS >13 2A1A06J16E-10 2A1A06J16E-09 C3< TWRBUT TYPE LOAD I 280A9=03 6=101 280A9=02 6=101 EXTWIS >E3 NOT(CONSOLE TYPE REPEAT SW) 2A1A06J16F=04 2A1A06J16F=03 H2 ≤ EXTTHI TFTD AH BI3 TYPE LOAD 2 CONSOLE TYPE REPEAT SW. SET TYPE IN TO THE CONTROL CLTWRY>F 280A9=N2 6=101 280A9+N3 6+101 281A0+L0 6+ 5 EXTHIS >D3 B3 THRIN THR FINISH XLTN TO FAN OUT 281B1-L1 6- 9 2B1B1-AN 2A1A06J15A-07 2A1A06J16A-07 NOT (TWR CLEAR REG) TO CLR BFR TW O REG BIT 03 TO CONSOLE REPEAT I EXTURS >P2 REPEAT 2 Ri 2A1A06J15A=08 2A1A06J16A=08 62 €3 TWRBSY R2 THRPFØ THR REPEAT XLTN TO FAN OUT NOT (CLEAR TH BFR CONTROLS) D4 BIT 05 TO TYPEHRITER O REG NOT(CLR TYPEHRITER BFR) NOT(TWR BIT 05) CONSOLE TO D4 CLEAR TYPEHRITER FINISH FF 281A7-AE 281A7=11 6= 1 281B1=H1 6= 9 EXTURS >P3 BQ 281A2=D2 6= 39 281B1=H0 6= 9 281A2=F0 6= 39 FINISH I FINISH 2 K3< THRACT FXTWES >L2 280A5+B1 6+123 280A5+B0 6+123 NOT (TWR BIT 64) CONSOLE TO D4 CLEAR TYPEWRITER REPEAT FF 281A3-F0 6= 37 281A3-F0 6= 37 280A6-81 6=121 280A6-80 6=121 2A1A06J158=01 OBF CLTHPR >13 CLEAR 2 TW O REG BIT 05 TO CONSOLE 2A1A06J16B=01 W1 2A1A06J15B=02 Q3< THELRO 2A1A06J16B=02 2B0A9=00 6=101 2B0A9=01 6=101 CLEAR TYPEWRITER CONTROLS O12 T2 USEDA Q B Y EXTUCS >02 X0 2A1A06J15A=09 TW O REG BIT 04 TO CONSOLE TYPEWRITER Ø REGISTER CONTROL DATA 2A1A06J16A=09 2A1A06J15A=10 BCHCPB >R3 BITS 0-5, AND TYPEWRITER REV 2A1A06J16A-10 SWITCHES C 60181000

EXTUCS >#3

PAGE 6= 27

SER, 000

6-27


DEVELOPMENT


OC: 28189 PART NO. 185281


SHIFT / STRAIGHT TRANSFER CONTROL IRSICH >80 ORIGIN/ PAGE
DEST,
28185=S1 6-21
28184=V2 6-29
24187=L2 6-41
24187=L3 6-41 SIGNAL DEFINITION. NOT(BLK CHAR 02) TO D4 BIT 00 BIT 00 = BIT 06 = B4 REGISTER OAA DO BIT 00 TO Z REG FAN IN D4 BIT 00 TO CHL 0=3 FAN OUT D4 REGISTER <u>B2</u> B3


COGØOO 2A0A7+C0 6+133 2A0A7+C1 6+133 24147 W1 DO BIT 12 TO Z REG FAN IN D4 BIT 00 TO CHL 4-7 FAN OUT 24147-W0 20087-00 6= 51 6=169 <u>C2</u> C3


C40Ø00 20087=C1 28244=82 28244=83 6=169 5= 65 5= 65 NOT BC READ BIT 12 D4 BIT 00 TO TYPEWRITER O REG PARITY NOT BC READ BIT OO 28249#B3 282A9 . DO NOT D4 BIT 00 TO MCS VIA F1
NOT(TWR BIT 00) CONSOLE TO D4
D0 BIT 18 TO Z REG FAN IN XLTN
NOT(BIT 00 # BIT 06) D4 REG
NOT (D0 BIT 18) TO SUPPRESS A3 ODEQUE F3 OOEQOE A/D XLTN
RS 2 CHAR POS. TO D4 BIT 00
D4 BIT 06 TO CHL 4-7 FAN OUT 28185=R3 20083=D1 2C0B3=D0 6=173 2A1B5=R1 6= 45 RF SENSE AMP BIT 00 TO D4 REG 6= 45 6=137 6=137 2A185-R0 2A0A3-D1 D4 BIT 06 TO CHAN 0=3 FANOUT H3 H3 C06006 240A3=D0 2A0A4+11 2A0A4+10 6+157 6+157 NOT CHL 0=3 BIT 00 F1 TO D4 NOT(RLK 00/01) TO D4 BIT 00 SEARCH COMPARE(D4 BIT 00 = D4 28185=T1 6= 21 281A1=01 6= 25 TBLCH2 >AO <u>62</u>≤ c46006 RIT 18) NOT BC READ RIT 18 NOT(CHAR MODE) TO D4 BIT 00 SEARCH BFR NOT(BIT 18) TO D4 28185-R1 6- 21 281A1-B1 6- 25 282A7-D0 5- 61 282A7-D1 5- 61 13< 16RCPR T E 2 NOT D4 BIT 06 TO HES VIA FI 2C0A5=I1 6=195 2C0A5=I0 6=195 2B2A2=D0 5= 69 NOT CHL 4-7 BIT 12 FT TO D4 TD TD 8 2 2 1 NOT D4 BIT 18 TO HCS VÍA FT 282A2=D1 5= 69 2084=P3 6=193 NOT CHL 4=7 BIT 06 FT TO D4 D4 BIT 12 TO CHL 0=3 FAN OUT 2C0B4=P2 6=193 2A0A7=W2 6=133 240A7-W3 6-133 NOT CHAN 0=3 BIT 06 FT TO D4 24044-P2 6-157 2A0A4-P3 6-157 (BIT 12 = BIT 18) D4 REG RS 1 CHAR POS. TO D4 BIT 00 INPUT TO D4 TIMING = BIT 00 28183-V2 6- 31 28185-Q1 6- 21 NOT D4 BIT 12 TO MCS VIA FT TER 282A4+D1 NOT (SEARCH DATA) TO D4 BIT 18 ENABLE DO + MCS TO D4 = BIT OF N3 12EQ18 28184-AR D4 BIT 12 TO CHL 4-7 FAN OUT 20087-W2 6-169 20087-W3 6-169 03 TEEDIE 24085-11 6-159 2B1B4-RN NOT CHAN 0-3 BIT 12 FI TO D4 NOT (CHAR-BYTE) TO D4 BIT 00 NOT (BIT 12 = BIT 18) D4 REG 2A0B5=10 6-159
2B1B5=03 6-21 2B1B4=N NOT CHAN 0=3 BIT 12 F1 TO D4
2B1B3=S2 6-31 2B1B3=RX NOT (CHAR+BYTE) TO D4 BIT 100
2C0B4=11 6-193 NOT (RIT 12 = BIT 18) D4 REG
2C0B4=10 6-193 NOT CHL 4=7 BIT 00 F1 TO D4
2B1B0=P0 6- 7 2B1B4=BU NOT (ACT, 1/0 CHAN ASSY/DISASSY NOT (ACT, 1/0 CHAN ASSY/D TDTD 12 BCHRI8 BIT 18) RF SENSE AMP BIT 06 TO D4 REG 241A5=12 6= 47 2A1A5=13 6= 47 2R1R4=F3 6= 29 2R1Rh=G3 6= 7 NOT(BIT 00 = BIT 06) D4 REG SUM OF 00/01/06/87= EVEN TOTAL 2A1A7-J1 2A1A7-J0 RF SENSE AMP BIT 12 TO D4 REG BIT 01 = BIT 07 = D4 REGISTER ACENAD >R2 TCHARM >J3 28183+A3 6= 31 2A1A5=U3 6= 47 TCHBYH >02 DO BIT 06 TO Z REG FAN IN IITØDT >#1 2A1A5+U2 2C0A6+G0 ODE ODE >VS D4 BIT 18 TO CHL 4+7 FAN OUT 00E006 > 5 0 8 x OAE 2C0A6=G1 6=163 2A085-P3 6=159 2A085-P2 6-159 NOT CHAN 0-3 BIT 18 FI TO D4 RIT 00 = BIT 06 = D4 REGISTER NOT(RIT 01 = BIT 07) D4 REG OTEGO7 >V3 O BM IRDHEM >P1 PAR 28184*A3 6* 29 28183*F3 6* 31 28184-RW 01EQ07 > 13 0 BY NOT CHL 4=7 BIT 18 FT TO D4 SUM OF 00/01/06/07= ODD TOTAL 2C0A5=P2 6=195 2B1B0=A3 6= 7 2R2A7=B3 5= 61 2R2A7=B2 5= 61 2A0B6=G1 6=127 DATA BUS REGISTER (D4) NOT BC READ BIT 06 CONTROL DATA T 4 D L A 3 O BITS 00,06,12, AND 18 D4 B1T 18 TO CHL 8-3 FAN OUT C 60181000 DEVELOPMENT 6-29 OC:28184 PART NO.183988 PAGE 6- 29















A3					
A0	PIN		PAGE		SIGNAL DEFINITION.
A3	A D		6- 41		
B0	A3	24187-N1	6- 41	2A187-AG	
B1	80				
B2	81	2A1A4=03	6. 59		NOT (READ/WRITE RF XLTN) = Z
## STATE OF THE PROGRAM CONTROL XLTN TO GR 4 ## STATE OF THE PROGRAM CONTROL XLTN ## STATE OF THE PROGRAM	82	2A184-A3	6= 57		NOT (S/M FIRST CYCLE) - BLOCK
C0	93	24488+00	A. 53		
C1 281A8+X3 6- 17 NOT RC DATA REG RUSY HORD MOVE TO INCR/PART. WRIT XLTN C3 2A1B5-D1 6- 45 NOT (S/M FIRST CYCLE) - BLOC INT CODE 1 D0 2R1A1-S3 6- 25 NOT READY/BC START EN D1 2R1A1-S2 6- 25 D2 2B1A8-V2 6- 17 D3 2B1A8-V3 6- 17 MAINT MODE BLOCK RF INCREMEN PROGRAM CONTROL XLTN E0 2B1A1-V2 6- 25 PROGRAM CONTROL XLTN E1 2B1A1-V3 6- 25 E2 2B1A6-N3 6- 13 NON-CONSECUTIVE MOVE CYCLE			-		HOLD BEOK ME OF ALIM TO GH 4
C2 2A184-D1 6- 57 WORD MOVE TO INCR/PART, WRIT XLTN C3 2A185-D1 6- 45 MOT (S/M FIRST CYCLE) - BLOC D0 2B1A1-S3 6- 25 INT CODE 1 D1 2B1A1-S2 6- 25 D2 2B1A8-V2 6- 17 D3 2B1A8-V3 6- 17 MAINT MODE BLOCK RF INCREMEN E0 2B1A1-V2 6- 25 PROGRAM CONTROL XLTN E1 2B1A1-V3 6- 25 E2 2B1A6-N2 6- 13 NON-CONSECUTIVE MOVE CYCLE E3 2B1A6-N3 6- 13					HOT BE BATA DEC BURN
C3					
C3	UZ.	54104*DT	0 - 7/		
D0 281A1*S3 6= 25 NOT READY/BC START EN D1 281A1*S2 6= 25 D2 281A8*V2 6= 17 D3 281A8*V3 6= 17 MAINT MODE BLOCK RF INCREMEN E0 281A1*V2 6= 25 PROGRAM CONTROL XLTN E1 281A1*V3 6= 25 E2 281A6*N2 6= 13 NON*CONSECUTIVE MOVE CYCLE E3 281A6*N3 6= 13	C3	24185-D1	6= 45		NOT (S/M FIRST CYCLE) - BLOCK
D1 2R1A1-S2 6- 25 D2 2B1A8-V2 6- 17 D3 2R1A8-V3 6- 17 E0 2B1A1-V2 6- 25 E1 2B1A1-V3 6- 25 E2 2B1A6-N2 6- 13 E3 2R1A6-N3 6- 13 E4 2R1A6-N3 6- 13 E5 2R1A6-N3 6- 13	n O	20141-93	A= 25		
D2 281A8-V2 6- 17 D3 281A8-V3 6- 17 E0 281A1-V2 6- 25 E1 281A1-V3 6- 25 E2 281A6-N2 6- 13 NON-CONSECUTIVE MOVE CYCLE E3 281A6-N3 6- 13					NO. MEADING START EN
D3 281A8=V3 6= 17 MAINT MODE BLOCK RF INCREMEN E0 281A1=V2 6= 25 PROGRAM CONTROL XLTN E1 281A1=V3 6= 25 E2 281A6=N2 6= 13 NON=CONSECUTIVE MOVE CYCLE E3 281A6=N3 6= 13					
E0 281A1+V2 6- 25 PROGRAM CONTROL XLTN E1 281A1+V3 6- 25 E2 281A6+N2 6- 13 NON-CONSECUTIVE MOVE CYCLE E3 281A6+N3 6- 13					MAINT MODE DIDER DE INCOEMENT
E1 281A1-V3 6- 25 E2 281A6-N2 6- 13 NON-CONSECUTIVE MOVE CYCLE E3 281A6-N3 6- 13					
E2 281A6=N2 6= 13 NON=CONSECUTIVE MOVE CYCLE E3 281A6=N3 6= 13					SHORKS CONTROL XELM
E3 281A6=N3 6= 13					NON-CONSECUTIVE MAVE OUGLE
					MOMMODINGERGITAE MOME CARE
					NOT(T157) TO BC PAGE FILE F/F

6-42 Rev A



```
PIN ORIGIN/ PAGE TEST POINT

A0 24184-C0 6-57
A3 24183-x0 6-65
B0 24187-K2 6-41
B1 24184-H2 6-97
B2 24181-x0 6-77
B3 24184-S3 6-57
B3 24184-S3 6-57
C1 24184-S2 6-57
C2 24184-S2 6-57
C3 24183-S1 6-65
C4 24184-S2 6-57
C5 24184-S2 6-57
C6 24184-S2 6-57
C7 25 26184-S2 6-57
C8 26184-S2 6-57
C9 26185-S2 6-57
C9 26185
```

6= 1.1 / Person of 1

6-44 Rev A

Gover & Increment by +1 into 20-RT SENSE RF 40-77 NOT(817 00) 24181 mT1 6m 77 TO BOOCPR 28182#81 6# 33 28182#80 6# 33 NO BIT 02 TO Z REG FAN+IN SRFLOO >DO 2A1A5+C0 6+ 47 2A187+12 6+ 41 PIT 01 GENERATE TO GROUP 1 DO BIT 01 TO Z REG BIT 01 T E 2 T E 2 T E 2 A D 4 T E 2 B 3 1 2A1R1+S1 6+ 77 2A1A4+A3 6+ 59 SENSE RF 40-77 NOT(BIT 02) NOT(F BIT 02) TO S REG FAN IN R1 RFSA00 280A8=D0 6=109 110RD2 >81 F BIT 00 TO STATUS COMPARE 280A8+D1 6+109 280A7+R3 6+117 (M) F BIT 02 TO STATUS COMPARE SENSE RF 00-37 NOT(BIT 01) BIT 00 GENERATE TO GROUP 1 NOT(FO TO Z FAN IN) TO GROUP 1 2 A 280A7-R2 6-117 IDECRL >C1-ISMICY >K 24183-S0 6= 65 24145-C1 6= 47 IINCRL >CO WO CHAROO 1 3 ZO REGISTER 2A1A8=V3 6= 55 2A1A6=C1 6= 49 ISHICY >D1 GROUP O GENERATE TO GROUP 2 4 A . 241406P02D=02 144406J06D=02 DØH00 >80 0 1 0 1 A 2 2 STRIPO >MO 1A088+B1 2-65 2A1A06P02D+01 1A4A06J06D+01 Q1 DRFU00 >2 FO REGISTER BIT 0 ΑZ $FOBCOO > \frac{11}{10}$ 1 2 T R 3 3 1A088#80 2# 65 2A188#A0 6# 53 4 3 A EO< FOOTØS T 0 T 0 A 1 1 1 GROUP O GENERATE TO GROUP Q B N H1< GENBOO 2A1A7+C1 6+ 51 2A184+P3 6+ 57 GROUP O GENERATE TO GROUP 3: CHARACTER ADDRESS DESIGNATOR: 4 DR TRFTØD >TI GO SFUNDO 2A1B1+S0 6+ 77 2A1A06P02D+06 SENSE RF 40=77 NOT(BIT 01) 1A4A06J06D-06 SRFUO1 >11 1A088-K0 2- 65 2A1A06P02D-05 1A4A06J06D-05 BOICPR FO REGISTER BIT 2 J3 CRFL01 >HO 16 1A088=K1 2= 65 2A186+F2 6= 43 S/M FIRST CYCLE-EN RF SENSE UI RFSA01 AMPL 00 NOT(F BIT 01) TO WORD MVE XLT NOT(F BIT 03) TO S REG FAN IN 110RD4 >AO 24186=P2 6# 59 2A1A4*AM 24144+Q0 24148+U1 NOT(F0+D0 TO Z LS2) TO GROUP (M) JO< CHARD1 28048=F0 6=109 F BIT 01 TO STATUS COMPARE F BIT 03 TO STATUS COMPARE 280A8#E1 6=109 280A7#02 6=117 TINCR4 >M1 DØMO1 >F1 1 5 BIT OI 280A7=03 6=117 2A186=V0 6= 43 NOT (BLOCK BIT OR TO Z ON \$0 \$1 € DRFUOI ATDID ACT.)
NOT INCR BY 4 TO Z BITS 0/1 2A184-C1 6- 57 FOBCO1 >NO FAKEO1 0 (ADDER TO Z) TO GROUP O WORD ADDR BIT O1 TO PF XMTR FO REGISTER BIT 1 2A1A8=E3 6= 55 2A187=W1 6= 41 2A187-AZ K1< FOITØS T 0 T 0 FO GENBOI PI DRFLOT 2A1A06P02D-03 L1 SFUNDI 144404.1060+03 1A0B8=D1 2= 65 2A1A06p02D=04 SRFU02 >F2 14 1A4A06J06D=04 15 14 A TDTD 14 A B 43 H3 BOZCPR 14088*D0 2= 65 2A1A06P02D=07 1A4A06J06D=07 FO REGISTER BIT 3 SRFL02 >C3 1A086=80 2= 67 2A1A06P02D=08 R3 RFSA02 OBF 2DECRL >C2 1A4A06J06D=08 140B6#B1 2# 67 2INCRL >B3 BK 2A1B6=U1 2A1B4=M1 FORCE_BIT 01 TO Z ON ACTIVATE V3< ADDSOO RF=Z BIT 01 BIT 02 GENERATE TO GROUP 1 2A1A5*D1 6* 47 2A1B4-11 6- 57 2A1A3-X0 6- 65 2A1A5 * D1 2A1B4 - 11 RF=Z BIT 03 ISUM-Z >M2 10, NOT DIGIT DR 01 TO RF 00-37 03 02 DRFU02 14 DR 3 A T D T D 2A1A3+T0 6+ 65 2A1A3+T1 6+ 65 N2 021804 FOBCO2 NOT DIGIT DR 03 TO RF 00=37 DIGIT DRIVE 00 TO RF 40-77 150 TR33 B Z F3< FO2TØS 1010 2A181=81 6= 77 #2< GENBO2 X2 X3 DRFL02 1 DR 24141-HO G3 SFUND2 2A1A1=W1 6= 77 2B1B4=H1 6= 29 DIGIT DRIVE 02 TO RF 40=77 28184eH0 28182eH0 SRFU03 >B2 0 #3< BOSCPR 6= 33 6= 77 28182 H1 DIGIT DRIVE OF TO RF 40-77 241A1=X1 SRFL03 >A3 T 0 T 0 1 1 B 0 0 24141=X0 6= 77 U2 U3

✓ RFSAO3 DIGIT DRIVE 03 TO RF 40-77 2A1A1=T1 6= 77 2A1A1=T0 6= 77 1 1 A RF=Z BIT 00 NOT(EN REG FILE TO D4) TO GR F 2A184=I0 6= 57 2A1A8=W3 6= 55 ABR BIT 03 28183+H0 6+ 31 RF SENSE AMP BIT 01 TO D4 REG - M3< ADDSO1 A IDID 28183=H1 6= 31 28144=H0 6= 35 DØRMO3 ≥D3 H3 OGEN-2 Ą.E 14 10 10 0 00 EN - 3 в иО-RF SENSE AMP BIT 03 TO D4 REG 281A4+H1 6- 35 2A1A5=D0 6= 47 T010 S3 DRFU03 RIT 03 GENERATE TO GROUP 1 NOT (S/M XLTN TO ADDR SEL 2A1A8#R0 6- 55 12 OGEN-4 GR 0)
2A1A5=M0 6= 47 2A1A5=BX F0+D0(BIT 03) TO Z REG(BIT 05) - ¥0< GENBO3 P3 DRFL03 6= 41 2A1B7=AV F0BC03 N3 15 TR33 WORD ADDR BIT OF TO PF XMTR CHARACTER ADDRESS DESIGNATOR (2A1B7=R1 2A1B4=L3 <u>∨2</u>< 031005 4 NSEC 2A1B6=00 6= 43 2A1A5=M1 6= 47 2A1B4=H0 6= 57 INPUT TO Z REG TIMING *GROUP F0+D0(BIT 02)TO Z REG(BIT 04) CONTROL DATA ZO REGISTER 2A1A5-AZ OITØZT >H1 RF=7 817 02 BITS 100-03 6= 65 6= 65 NOT DIGIT DR 00 TO RF 00=37 24183*B1 C 60181000 A. 2A183=B0 2A1A3eW0 6e 65 2A1A3eW1 6e 65 DEVELOPMENT DIVISION NOT DIGIT DR 02 TO RF 00*37 6-45 SER, 000 OC: 2AIB5 PART NO. 185379

6-46 Rev A

	RIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0 B0 B1	2A184=K0 2A2A8=W2 2A2A8=W3	6= 57 5= 9 5= 9	, 01,,	RF=Z BITS(04)(05)(06)(07) RC S BUS BIT 02 TO PAGE FILE
83 82	24248=W1 24248=W0 24185=F0	5= 9 5= 9 6- 45		BC S BUS BIT 04 TO PAGE FILE BIT 01 GENERATE TO GROUP 1
C1 D0 D1	24185=H1 24185=V0 24185=02	6= 45 6= 45 6= 45		BIT NO GENERATE TO GROUP 1 BIT 03 GENERATE TO GROUP 1 BIT 02 GENERATE TO GROUP 1

compare DIGIT DRIVE 06 TO RF 40=77 2A1A1 - S1 2A1A1 - S0 DD30123012301230H12 2A1A1 • S1 6 • 75 2A1A1 • S1 6 • 75 2A1A1 • U1 6 • 77 2A1A1 • U0 6 • 77 2A1A3 • R1 6 • 63 2A1A3 • R0 6 • 63 GENBOO >C1 DIGIT DRIVE 04 TO RF 40-77 GENBO1 >CO NOT DIGIT DR 07 TO RF 00=37 GENBO2 >D1 GENBO3 >DO 2A1A3+V0 6= 65 2A1A3+V1 6= 65 2A2A9+W0 5= 11 2A2A9+W1 5= 11 JO RFSA04 NOT DIGIT DR 05 TO RF 00-37 BC S BUS BIT 05 TO PAGE FILE SRFU04 >T1 OAA O A D SRFL04 >50 2A2A9*H2 5= 11 2A1A1*R1 6= 75 2A1A1*R0 6= 75 2A1A1*V0 2A2A9+H3 5= 11 2A2A9+H2 5= 11 1SMBFR >K3 AC S BUS BIT 03 TO PAGE FILE DIGIT DRIVE 07 TO RF 40-77 3DECRL >XI SINCRL >XO 2A1A1=R0 6= 75 2A1A1=R0 6= 75 2A1A1=V0 6= 77 2A1A1=V1 6= 77 2A1A3=S0 6= 63 DIGIT DRIVE 05 TO RF 40-77 DØRMO4 >WO DRFU04 -Овс 2A1A3=S1 6= 63 2A1A3=U1 6= 65 2A1A3=U0 6= 65 2B1B4=S0 6= 29 2B1B4=S1 6= 29 021004 >M1 NOT DIGIT DR 06 TO RF 00=37 NOT DIGIT DR 04 TO RF 00=37 OB Q FOBCO4 RF SENSE AMP BIT 06 TO D4 REG 10 DRFL04 NO FOATOS -O_{B P} IRFTØD >X2 1 28184-51 6- 29 281A3-H0 6- 37 281A3-H1 6- 37 2A1A8-U2 6- 55 2A188-B1 6- 53 2A1A7-C0 6- 51 RF SENSE AMP BIT 04 TO D4 REG PD 3FUN04 FO TO Z FAN-IN TO GROUP 1 GROUP 1 GENERATE TO GROUP 4 GROUP 1 GENERATE TO GROUP 3 GROUP 1 GENERATE TO GROUP 2 2A1A7=C0 6= 51 2A1A6=C0. 6= 49 SRFU05 >10 L1 RFSA05 6- 49 2A1A6=BX 6- 55 6- 39 FO+DO(BIT 07) TO Z RES(BIT 09) 241A6=M0 B A ÓAC S/M XLTN TO ADDR SELECT GR 1 TOTO 24148=R1 28142=H1 SRFL05 >\$1 A ØR RF SENSE AMP BIT 05 TO D4 REG RF SENSE AMP BIT 07 TO D4 REG 281A2*H0 6* 39 281B3*S0 6* 31 28183-81 6- 31 24185-V2 6- 45 24145-8X F0+D0(817 03) TO Z REG(817 05) 24185-82 6- 45 24145-8Z F0+D0(817 02)TO Z REG(817 04) HI DRFU05 2A1A6=M1 6- 49 2A1A4=X3 6= 59 FO+DO(BIT 06) TO Z REG(BIT 08) NOT(F BIT 04) TO S REG FAN IN Q AS 03TØ05 >M0 NOT (F BIT 05) TO S REG 24144.W3 6- 59 FOBCO5 ≥RO 280A7=P3 6=117 N2 NI FOSTØS F BIT 07 TO STATUS COMPARE F BIT 05 TO STATUS COMPARE N3 00 01 02 03 P0 P1 P2 280A7=P2 6=117 280A8=C1 6=109 1 K1< 1GEN-2 3 A Ø0 Ø1


3FUNOS 2B0A8=C0 6=109 F BIT 06 TO STATUS COMPARE 280A7=Q2 6=117 280A7=Q3 6=117 SRFUOG >12 F BIT 04 TO STATUS COMPARE 280A8=F0 6=109 280A8=F1 6=109 12 13
₹ RFSAD6 INPUT TO Z REG TIMING -GROUP TO TO 3 SRFLOG >13 FO REGISTER BIT 4 4DECRL >W3 BCSB04 2A1A06P02D=10 1A4A06J06D=10 1A0B6=D0 2= 67 2A1A06P02E=01 4INCRL >X3 1 6 Å 0.2 DEL NOE D&BHOE ∑AS FO REGISTER BIT 6 1A4A06J06E-01 1A0B4-B0 2- 69 2A1A06P02E-02 1A4A06J06E-02 ØR M3< 061008 £08006 ><mark>03</mark> H2 DRFLDE P3 VSEDOT 1A084-81 2= 69 R0 2A1A06P05D-07 FO REGISTER BIT 5 11 DR KO 1GEN-3 1A4A06J14D=07 1B0A5=F3 2= 29 Ri 2A1A06P05D=08 #2 #3 3 3 3 3 3 5 3 5 0 N O 6 SRFUO7 >52 R1 EALAUSPUDDEUS 1A4A05J14D=08 1B0A5=F2 2= 29 R2 2A1A05P02E=03 1A4A05J06E=03 FO REGISTER BIT 7 L2 RFSAO7 1010012 SRFLO7 >53 1A0B4=D1 2= 69 2A1A06P02E-04 1A4A06J06E-04 IFTMZ >12 14084-D0 2- 69 SENSE RF 00-37 NOT(BIT 04) 2A183=X1 6= 65 2A183=W0 6= 65 SENSE RF 00-37 NOT(BIT 04)
SENSE RF 00-37 NOT(BIT 05)
SENSE RF 40-77 NOT(BIT 07)
SENSE RF 00-37 NOT(BIT 07)
SENSE RF 40-77 NOT(BIT 05)
SENSE RF 40-77 NOT(BIT 04)
SENSE RF 40-77 NOT(BIT 06)
(F0-D0 TO Z LS2) TO GROUP 1 DØRMO7 ≥V2 2A1B1+M0 6+ 75 2A1B3+M0 6+ 63 BJO 24181 - WO 24181 - X1 6= 77 6= 77 FOBCO7 ≥R2 TSUM - Z>U1 A E O O 2A1B1-N1 2A1B3-N1 6= 75 6= 63 M2 VSEDO2 (A)-2A1A8=U0 6= 55 2A1A8=E2 6= 55 2B184=U1 6= 29 J3 IGEN-4 U0 U1 U2 U3 V0 V1 V2 V3 NOT (ADDER TO Z) TO GROUP 1 DO BIT 06 TO Z REG FAN IN **B** AD GPICER N3 N2


→ 3FUN07 (c)-28184-U0 6= 29 28182-81 6= 39 DO BIT 05 TO Z REG FAN IN (D)-281A2+80 6- 39 IIIØZT >P2 DO BIT OF TO Z REG FAN IN 28183*U1 6* 31 28183*U0 6* 31 28183*81 6* 37 O A F DO BIT 04 TO Z REG FAN IN ISHIFT >UO ÓBZ **ZO REGISTER** CONTROL DATA FDL 281A3*80 6* 37 DECREMENT RF L17 TO BITS 06/07 INCREMENT RF L17 TO BITS 04/05 2A1B4=P2 6= 57 2A1B4=T3 6= 57 2A1B4=T2 6= 57 BITS 04-07 U A O C 60181000 DECREMENT RF L17 TO BITS 04/05 (ENABLE RF TO D4) TO GROUP 1 INCREMENT RF L17 TO BITS 06/07 DEVELOPMENT 2A1A8=V2 6= 55 2A1B4=Q3 6= 57 SER. 000 6-47 LOC: 2AIA5 PART NO. 183984

PIB ORIGIN/ PAGE TEST SIGNAL DEFINITION.

A0 24184-L0 6-57 RF=Z BITS(08)(09)(16)(11)
B1 24284-F1 5-21 BC S BUS BIT 06 TO PAGE FILE

Rev A







```
PIN ORIGIN/ DEST.

A0 2A185-I2 6- 45
A3 2A1A4-B2 6- 59

B0 2A1A6-K0 6- 49
B1 2A1A7-P3 6- 51
B2 2A1A7-P3 6- 51
B3 2A1A7-P3 6- 51
C1 2A1AB-P1 6- 55
C2 2B0A6-X3 6-121
C3 2B0A6-X2 6-121
C3 2B0A6-X2 6-123
D3 2B0A5-X3 6-121
C3 2B0A6-X3 6-121
C3 2B0A6-X3 6-121
C4 2A1B4-M0 6- 57
C5 2B0A6-X3 6-123
D3 2B0A5-X3 6-123
D3 2B0A5-X
```

6-52 Rev **£**






6-56 Rev A

PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.


AC 2A1B7-Q1 6- 41 2A1B7-AR NOT(T158) TO CLEAR T157

AC 2A1B6-B2 6- 43 NOT (S/M FIRST CYCLE) - BLBCK

INT CODE 4




PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
ÁΟ	24142+11 24143-KD	6 -		S 81TS 01/00 = 2 TO RF 00#37
A3	241B5-F3	6- 45		NOT(F BIT 02) TO S REG FAN IN
80	241A0=D1	6+		S BITS 01/00 = 1 TO RF 40=77
	2A1A1=C1	6*		- 110 - 12,00 - 2 10 M
81	2A1A2+F1	6=		S BITS 01/00 = 0 TO RF 00=37
	2A1A3-B1	6-		
g2	24188-43	6± 53		ACT, I/O ADDR BIT 00 TO S
83	2A1B6=P3	6= 43		F BIT OU TO S REG FAN IN
CO	28288-C0	5± 77		-17 17 10 0 120 1 11 11
C1	28288-C1	5- 77		BC IDENT, TO PF . MCS PE CODE
C2	2B1A1 *02	6= 25		NOT RE ADDR XLTN BIT OF TO S
C3	2B1A1-03	6= 25		101 M M25K E1K 011 01 10 0
D0	28289-E0	5- 75		
D1	28289-E1	5= 75		BC: IDENT. TO PF . MCS PE CODE
D2	281A1-M3	6- 25		NOT RE ADDR XLTN BIT OF TO S
D3	28141+M2	6. 25		



6~58 Rev *i*


Example for Reg File 13.




REGISTER FILE ADDRESSING SCHEME

2A1A0 80

PHYSICAL LOCATION





BIT 25

0X02Y0 > 181 13

(0 XXX 0 0)

PIN

101

101

1 = 1

1F 1

100

101

1H0

111

111

100

1×1

1L0 1L1 1M0

2C1

2F0

210

ORIGIN/


BIT 24

00 14

04

PIN	ORIGINA	PAGE	SIGNAL DEFINIT	ION
	DEST.			
1140	2A1A6-H2			
1N1	2A1A6-H3	6- 49	NOT DIGIT OR 10 TO RF 00-3	3 [
100	2A1A6-E3	6- 49		~ 7
101	241A6-E2		NOT DIGIT OR 11 TO RF 00-	31
110	2A1A6-F0	6- 49		
1P1	24146-F1	6- 49	NUT UIGIT UR NO TO RE 00-	31
140	24146-I1			
141	24146-IO		NUT DIGIT DE OR TO RE 00-	3 /
1K0	2A1A5-E3			
1K [24145 - E2		NOT DIGIT DR 07 TO RE 00-	31
150	241A5-H2	6- 47	10 20	~ 7
101	2A1A5-H3	6- 47	NOT DIGIT DR 06 TO RE 00-	31
2 C0			WRITE RF 1X AND 3X 24 BI	12
	2A1A4-T0			75
200	241H2-C0	6- 67	WHITE HE OX AND ZX 24 BI	TS:
99,344			Arabita kalendaria da kabarata	
201	2A1A4-T1	6- 59	WRITE RF OX AND ZX 24 81	†S
260	24192-64	4- 49	READ RE IX AND 3X LOWER B	TTS
2 00	SATUS	0. 01	MEAD IN THE AMILY SK EGHEN B	1.0
261	24144-R1	6= 50	HEAD RF 1x AND 3X LOWER B	TTS
		-	_	
2H0	2A132-G0			1113
	2A144-L1			
2H1	ZA1B2-10			3112
	21144-01	6-59		
210	24102-01	6- 69	READ HE OX AND 2X LOWER E	4 T T S
	ENTRE III		THE STATE OF THE PARENT	
211	24144-96	6- 50	HEAD RE OX AND ZX LOWER E	3 T T S
1	2-14-	, ., .,		
200	2A1A5-S3	6- 47	7 SENSE RF 00-37 NOT(BIT 07	71
211	2A1A6-50		SENSE RF 00-37 NOT (BIT DE	
2 1 1	2A1A5-T3	6- 47	7 SENSE RF 00-37 NOT (BIT 06	5)
240	2A1A6-53			
2 110	24146-S1	6- 40		
2H1	24146-T		SENSE RF 00-37 NOT (BIT 10	

6-62 Por A



PIN	ORIGIN/ DEST.	PAGE	C	SIGN	IAL DEI	INITIO
110	2A185-P2 2A185-P3		NUT DIGI	I NH 63	TO RF	00-37
100 101	24145-I1 24145-I0	6- 47 6- 47	NOT DIGI	T DR 04	TO HE	00-37
1 v 0 1 v 1	2A1A5-F0 2A1A5-F1		NUT DIGI	T DR 05	TO RE	00-37
1-0	2A195-X2 2A195-X3		NOT DIGI	T DR 02	TO RF	00-37
1×0 1×1	2A195-P0 2A145-P1		NUT DIGI	T DH 01	TO RE	00-37
200 201	2A1H5=X1 2A1H5=X0		NUT DIGI			
250 251	2A1H5-H0 2A1H5-C3	6- 45		00-37		(20
211	24185-00 24185-51	6- 47	SENSE RE	00-37	NOT (BI	T 05)
210 211	24145-43 24145-80				NOT (RI NUT (RI	

6-64 Box \ 4 F F 4 A 3 0 5 3 4 4FF 2 FF4 7 A28 7 4 F F 2 F F 4 7 5 4 3 4 F F 2 F F 4 7 FF 4 7 7 5 4 3 FF4 7 FF4 7 A 3 4 FF4 7 FF4 7 4FF 2 4FF 7 836 7 6 5 13 4 4 FF 2 FF4 7 835 7 4 F F F F A B 2 7 5 4 3 4 FF 2 FF4 7 B 3 2 5 3 4 4 F F F 4 B 3 3 4FF 2 FF4 7 5 3 4 4FF 2 FF4 7 B26 4 F F F F 4 B 2 8 4 F F F F 4 B 3 O FF 4 8 2 9 FROM PREVIOUS PAGE 4FF 2 7 7 6 5 4 3 4 F F F F A D 3 1 4 F F 2 F F 4 D 2 8 6 5 3 4 4 F F C F F A 7 D 2 7 T S A 3 4FF FF4 7 D35 5 4 3 5 4 3 5 3 4 5 3 4 F F 4 D 2 6 5 F 4 0 2 4FF 2 FF 4 7 6 5 4 3 4ff 2 f 5 4 3 4 FF 2 F F 4 7 5 5 3 4 4FF 2 FF4 7 5 4 3 4FF 2 FFF 4 C 3 6 5 3 4 4FF FF4 C30 4FF FF4 C31 FF4 C32 4FF 2 FF4 7 4 F F F F 4 C 2 9 4 F F F F 4 C 3 3 07 33 23 DRFLOO \$281 14 DR 7 \$\\
\times \text{280 } \text{15 TR33 } \\
\text{F108} \\
\text{VSED0?} 6 A DG1 6 A 2 6 A DG I DRFL02 | WI | 1 | DR | TR33 | FI28 | DRFL04 3 4 5 F27B 2 200 USEDO2


3 4 9 F27B 2 200 USEDO2

3 4 9 F27B 2 3 200 USEDO2

2 5 A 9 PR 5 5 2 5 7 3 251 SRFLO2 6 A DG1 7 F24 DG: 7 F23 DG 1 F2 7 6 DG I 7 E 2 2 11 DR → → TR 33 FIOA DRFLO5 31VI 3 A PR SAZ 2 2 2 2 3 4 9 8 6 22 4 3 7 7 2 2 2 3 2 3 4 9 8 6 2 1 1 1 7 7 2 2 2 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 6 A DG I E 25 6 A D G I 7 F 2 5 6) FI3A
T104 4 F58
T104 4 F6A

PD 11 F14A

F104 4 F6B
T104 4 F6B WIXA3X FROM PREVIOUS PAGE SE | ST | 7 RIX3XL FIBB ROX2XL 251 CONTROL DATA
REGISTER FILE
LOCATIONS 00-37
LOWER 12 AND 2 CONT
2AIA3
LOC: 2AIB3 PART NO 185301 SER OCC 5128 DRAWING NC A 60181000 A FACE 6-65



BIT 27

4 A 5 WDR A 3

2

PIN

181

1¢1

101

1 t l

100

101

1 110

111

111

1 K O

161

111

1 M0 1 M1


Ž60

281A9-T3 6- 23

BIT 26

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1 IN 0	2A1A8-02	6- 55	
1 A1	2A1A8-03	6- 55	NOT DIGIT OR 22 TO RF 00-07
1 00	2A1A8-02	6- 55	
101	2A1A8-03	6- 55	NUT DIGIT DR 23 TO RF 00-37
1 10	24148-K2	6- 55	
1+1	2A148-K3	6- 55	NOT DIGIT DR 21 TO RF 00-37
1 40	2A1A8-J3	6- 55	
1 u i	241A8-J2	6- 55	NUT DIGIT UR 20 TO RF 00-37
1 40	2A1B7-G1	6- 41	
1ห1	2A1R7-G0	6- 41	UIGIT DRIVE 19 TO RF 00-37
1 > 0	2A187-F2	6- 41	
151	2A1H7-F3	6- 41	DIGIT DRIVE IR TO RF 00-37
2 00	2A1R3-D0	6- 63	WRITE RF OX AND ZX 24 BITS
2 00	2A1A4-T1	6- 59	
2 40	2A1H3-C0		WHITE RF 1X AND 3X 24 BITS
2 00	£ 1113 BU	•	
2 1	2A1A4-T0	6- 59	WHITE HE IN AND 3X 24 BITS
200	2A1H3-HG	6 - 63	HEAD RF OX AND ZX UPPER BITS
201	2A144-L1	6- 59	HEAD RF OX AND 2X UPPER BITS
2H0	2A1B3-G0	6-63	READ RF IX AND 3X LOWER BITS
	24144-01	6 - 59	
2 H I	2A1B3-10	6-63	READ RE OX AND ZX LOWER DITS
	2 A 1 A 4 - PO	6-59	
210	54183-HI	6- 60	HEAD RF 1% AND 3% UPPER BIT
			D DE 14 AND 34 HODES OFT
211	2A1A4-01	6- 59	HEAD RE IX AND 3X UPPER BIT
	0.1		SENSE RF 00-37 NOT (BIT 19)
2140	54148-43		
2 M 1	2A1AB-40		
2111	2A148-H1	6- 53	
201	2A1-4-X1	6- 57	
2 (1)	2A1A8=N1	6- 55	
2110	SAIVE-CO		
2 11	24148-M1	6- 55	SENSE RF ng-37 NOT(BIT 22)

6-68 Rev A




PIN	ORIGINA	PAGE	SIGNAL DEFINITION
1T0	DEST. 2A1A7-E3	6= 51	
1.11	2A1A7-E2		NOT DIGIT OR 15 TO RF 00-37
100	2A188-T0		
101	2A188-T1	6- 53	NOT UIGIT UR 16 TO RF 00-37
1 4 0	2A1B7-C3	6- 41	
1 v į	2A187-C2	6- 41	DIGIT DRIVE 17 TO RF 00-37
1 * 0	2A1A7-H2	6- 51	
1 * 1	2A1 A7-H3		NOT DIGIT UR 14 TO DR 00-37
140	2A1A7-F0		
141	2A147-F1		NOT DIGIT DR 13 TO DR 00-37
200	24147-I1		107 HELT NO 12 TO DE 00 27
2 01	2A1A7-I0		
250	2A1A7-51	6- 51	
251	2A1A7-T3		
211	2A1A7-S0		
240		6- 53	
2 4 0	24147 - 53		SENSE RF 00-37 NOT (BIT 15)
211	2Alas-HI	6- 53	SENSE RF 00-37 NOT (BIT 16)

6-70 Rev A BIT 14 4 F F 2 F F A A Z 6 7 4 FF 2 FF 4 7 5 4 3 4FF F 5 4 7 6 5 3 4 4FF 2 FF4 7 5 3 4 4FF 2 FF4 7 6 5 4 3 4FF 2 FF4 7 5 3 4 4 F F Z F F 4 7 A 3 5 7 4 F F 2 F F 4 7 7 5 3 4 4 F F 2 F F 4 4 7 5 4 3 4 F F 2 F F 4 7 7 5 4 3 4FF 2 FF4 7 A 3 4 10 12 03 4FF FF4 827 5 4 3 4 FF 2 FF 4 7 8 3 2 7 6 5 3 4 4FF 2 FF 4 7 6 5 3 4 4 FF 2 FF 4 7 8 2 9 7 4 F F F F 4 B 3 0 4 F F 2 F F 4 7 7 5 4 3 4 F F | 2 F F 4 B 3 4 4 FF 2 FF 4 3 5 4 3 4FF FF4 837 6 5 4 3 FF4 7 826 5 3 4 4 F F F F 4 B 2 8 5 3 4 0.5 16 FROM PREVIOUS PAGE 4 F F F F 4 D 2 7 4 F F 2 7 7 6 5 3 4 4FF 2 FF4 7 026 4 F F 2 F F 4 D 2 9 4 F F F 4 D3 O F S 3 4 4 F F F F 4 D 3 6 4 F F F F 4 D 3 7 5 4 3 4FF FF4 034 7 4 F F F F A 7 7 5 5 4 3 20 4 F F F 4 D 3 I 5 4 3 F F 4 D 3 2 30 21 31 22 32 23 33 4 F F 2 F F 4 C 2 B 7 4FF FF 4 C 3 3 6 5 4 3 4FF FF4 C27 4 FF 2 FF 4 7 C 2 6 4 F F F F 4 C 2 9 4FF FF4 C31 4 F F 2 F F 4 7 7 5 3 4 4 F F 2 F F A 7 7 5 4 3 4FF 2 FF4 7 6 5 3 4 4FF 2 FF4 7 C37 4 F F F F 4 C 3 0 34 FF 4 C 3 2 25 35 36 27 6 A DG! 6 A 2 14 DR 7 N 17 R 3 3 6 FILA 6 SN 9 DRFLI6 3100 6 A DG! F28 6 A DGI 7532 6 A DGI 7E31 3 A 9R F258 2 2TO USEDI2

3 A 9R F258 2 2TO USEDI2

3 A 9R F258 2 2TO USEDI2

5 A 9R F248 7 2TI C SRFLI2 DG I 7 E 2 3 7 DG1 6 A DG I F 3 I 0G1 7 F23 7 F27 7 F27 |
6 A DG1 |
7 F26 |
7 F26 |
6 A DG1 |
7 F26 |
6 A DG1 |
7 F26 |
6 A DG1 |
7 E25 | 6 A D G I F 3 O D G I F 3 O 6 A DG I 7 F 22 DR FIOA DRFL15 3 170 17 1783 1812A DRFLI7 31VI 3 4 PR | CGNV | F25A | USEDI7 3 A GR 4 SAZ 2 SAZ 13 SRFL13 6 A D G I E 2 9 6 A D G I 7 F 2 5 6 A DG I FROM PREVIOUS PAGE ST I ROX2XU SE | STI HI2 FIBB RIX3XU 257 REGISTER FILE
LOCATIONS 00-37
UPPER 12 AND 2 CONT
2AIA 2
LOC: 2AIB 2 PART NO. 185301 SER 001 CONTROL DATA C 6181000 A DEVELOPMENT



BIT USED


BIT USED

URIGIN/ PAGE

1 t 1


PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
100	24146-03	6- 49	· management of the party of
101	2A1A6-02		U1617 DRIVE 10 TO RF 40-77
100	2A1A6-G3	6- 49	D. D. C.
101	2A1A6-G2	6- 49	DIGIT DRIVE 11 TO RF 40-77
120	2A1A6-H0	6- 49	
111	2A1A6-H1	6- 49	DIGIT DRIVE 09 TO RF 40-77
140	24146-E1	6= 49	
161	2A1A6-E0	6- 49	DIGIT DRIVE OR TO RF 40-77
140	2A1A5-G3	6- 47	
1+1	2A1A5-G2		UIGIT DRIVE 07 TO RF 40-77 .
150	2A1A5~D3	6- 47	
151	2A1A5-D2		UIGIT DRIVE 06 TO RF 40-77
2 C 0	2A1H0-00	6- 81	WHITE RF 5X AND 7X 24 BITS
	2A1A4-W1	6- 59	
200	2A1H0-C0	6- 01	WHITE RF 4X AND 6X 24 BITS
201	2A1A4-V1	6- 59	WRITE RF 4X AND 6X 24 BITS
260	2A1H0-H0	6-81	READ RF 5X AND 7X LOWER BITS
201	2A1A4-R0	6- 59	KEAD RF 5X AND 7X LOWER BITS
ZHC .	2A1B0-G0 2A104-00		READ 4X AND 6X UPPER BITS
2 H1	2 A1BO-10		READ 5x AND 7x UPPER BITS
411	2 A104-S0		ALL DY WAS IN OFFER \$110
210	2A180-H1	6- 81	HEAD RF 4X AND 6X LOWER BITS
211	2A1A4-P1	6- 59	READ RF 4X AND 6X LOWER BITS
2 M 0	2A1A5-52	6- 47	SENSE HF 40-77 NOT (BIT 07)
2 M I	2A1A6-T1	6- 49	SENSE RF 40-77 NOT(BIT 08)
211	2A1A5-T2	6- 47	SENSE RF 40-77 NOT (BIT 06)
240	2A146-S2	6- 49	SENSE RF 40-77 NOT (BIT 11)
2 H 0	2A1A6-T0	6- 49	SENSE RF 40-77 NOT(BIT 09)
2 H]	241A6-12	6- 49	SENSE RF 40-77 NOT (BIT 10)

6-74 Rev A



PIN	ORIGIN/ DEST.	PAGE		S	SIGN	ΙAL	DE	FH	NIT	ſ
110 111	2A1B5-S3 2A1B5-S2	6- 45	υIGII	DRIVE	03	то	RF	40	-77	
Lug Lug	24145-E1 24145-E0		01611	DRIVE	94	10	RF	40	-77	
lvo Lvl	2A1A5-H0 2A1A5-H1	6- 47 6- 47 6- 45	UIGIT	DRIVE	05	10	RF	40	-77	,
1 w 0 1 w 1	2A185-Q2 2A185-Q3 2A185-S1		DIGIT	DRIVE	0.5	TO	RF	40	-77	•
1 x 0 1 x 1 2 = 0	2A185-S0 2A195-01	6- 45	ulGIT	ORIVE	01	10	RF	40	-77	•
200 201 200	2A185-G0 2A185-J1	6- 45		RF 40-	-77	NO1	r (B	ΙŢ	01)	
251	2A185-F2 2A185-E1	6- 45	SENSE	RF 40-	-77 -77	NO1	T (8	ΙT	02)	
2 × 0 2 × 0	2A1A5-T0 2A1A5-B2	6- 45	SENSE	RF 40	-77 -77 -77	ИΟ.	T (B T (B	ΙT	05) 03) 04)	١
2 ^ 1	2A1A5-T1	6- 47	SENSE	RF 40	-11	NO	1 (0	+ 1	U 4)	,

6-76 Rev A 4FF 2 F54 7 5 3 4 4 F F 2 F F 4 7 7 5 4 3 4 F F 2 F F 4 A 3 0 7 5 3 4 FF 4 7 FF4 A 2 8 FF4 A29 FF4 A32 5 3 4 4FF 2 FF4 7 B30 4 F F 2 F F 4 B 2 8 7 4 FF 2 FF 4 B 2 9 7 B 2 9 4FF 2 FF4 7 B27 5 4 3 4 FF FF 4 B 3 2 4 FF FF4 835 4 F F F 4 B 3 4 FF4 7 B36 5 3 4 F F 4 837 5 4 3 4 FF F F 4 B 3 1 5 4 3 FF4 7 B26 4FF 2 FF4 036 6 5 3 4 FROM
PREVIOUS PAGE < 4 F F 2 7 7 0 2 8 5 3 3 4 4 F F F F 4 D 2 9 5 4 3 4FF 2 FF 4 030 6 5 3 4 7 4 F-F F F 4 D 3 4 4FF FF4 037 5 4 3 4 F F F F 4 D 2 7 4 F F F 4 D 3 5 5 4 3 F F 4 D 3 2 F F 4 D 3 3 FF4 D31 5 4 3 F F 4 D 2 6 72 4FF 2 FF4 7 6 3 4 3 4 F F F F 4 C 3 3 4FF FF4 C31 5 4 3 4FF FF4 C35 7 4FF 2 FF4 7 C28 4 F F F F 4 C 3 O 4 F F F 4 C 3 2 FF4 7 C 34 7 F F 4 7 F F 4 7 7 5 4 3 53 FF 4 C 2 7 43 57 47 73 63 6 A DG1 DRFU02 > 1W1 14 DR 7 F4B >> 1W0 15 TR33 F12B F12B 6 A DG I 7 F3A
7 F3A 6 A DG I 7 E 2 4 DRFU00 3280 15 TR33 A 9R 258 2 270 USEDOO DRFU04 3100 7 DG1 D G I F 3 2 3 4 5 CBNV F24B SRFU00 7 D G i 7 P 3 1 7 F23 6 A | DG | F 30 6 A 0G1 7 E22 6 A DG: 7 E26 6 A DG: 7 F26 7 E25 DRFU03 | ITI | DR | TR33 DR TR 33 FIOA 3 A BR SA2 SA1 SRFUOI DRFU05 31V0 6 A 2 OG 1 F 21 OG 1 F 21 OG 1 F 21 OG 1 6 A DG1 7 F2 9 5 >> 3 >> F13A 4 >> F5B W4XA6X W5XA7X FROM
PREVIOUS PAGE S E | SE STI R5X7XL F188 263 R4X6XL REGISTER FILE LOCATIONS 40-77 LOWER 12 C 6018 00 DEVELOPMENT 2AIAI LOC; 2AIBI PART NO 185301 SER 002



BIT USED


265

BIT USED

```
266
```

PIN	ORIGIN/	PAGE	SIGNAL DEFINITION
	DEST.		
1 N U	241A8-P3	6- 55	
1 N 1	24148-P2		DIGIT DRIVE 22 TO RF 40-77
100	2Alab-L3		1
101	24148-L2	6- 55	UIGIT DRIVE 23 TO RF 40-77
110	24148-13		
191	21-8A1AS		DIGIT DRIVE 21 TO RF 40-77
140	2A1A8-G3		
1 41	24148-G2		DIGIT DRIVE 20 TO RF 40-77
1 HO	2A1B7-C1	6- 41	
1 ∺ 1	2A187-C0		DIGIT DRIVE 19 TO RF 40-77
150	2A1H7-G3		
151	2A187-G2		
200	2A1B1-D0		WRITE RF 4X AND 6X 24 BITS
	2A1A4-V1	6- 59	
200	2A181-C0	6-75	WRITE RF SX AND 7X 24 BITS
241	24144-w1	6- 59	WHITE RF 5X AND 7X 24 BITS
260			HEAD RE 4X AND 6X UPPER BITS
200	CAIRI-HU	6- 13	READ RF 4X AND 6X OFFER BITS
261	2A1A4-00	6- 59	HEAD RF 4x AND 6X UPPER BITS
2H0	2A1B1-G0	6-75	READ RF 5X AND 7X LOWER BITS
:	241 A4- RO		
2 H I			READ RF 5% AND 7% UPPER BITS
_	2A1A4-P1	6-59	•
210	2A1A1-H1	6-75	HEAD RF 5% AND 7% UPPER BITS
211	2A1A4-S0	6- 59	MEAD RE SX AND 7X UPPER BITS
			_
2M0	24148-02	6- 53	SENSE RF 40-77 NOT (BIT 19)
2M1	2A1A8-81	6- 55	SENSE RF 40-77 NOT (BIT 20)
2111	2A188-R0	6- 53	SENSE RF 40-77 NOT (BIT 18)
240	2A148-N0	6- 55	SENSE RF 40-77 NOT (BIT 23)
2 H 0	241A8-D1	6- 55	SENSE RF 40-77 NOT (BIT 21)
2 K]	2A1A8-M0	6- 55	

6-80 Rev A



```
PIN ORIGIN/ PAGE SIGNAL DEFINITION DEST.

110 2A147-G3 6- 51
111 2A147-G2 6- 51
110 2A188-S0 6- 53
110 2A188-S1 6- 53
111 2A147-H2 6- 41
111 2A147-H3 6- 41
111 2A147-H3 6- 51
111 2A147-H2 6- 51
111 2A147-H2 6- 51
111 2A147-H2 6- 51
112 2A147-H2 6- 51
112 2A147-H2 6- 51
113 2A147-H2 6- 51
114 2A147-H2 6- 51
115 2A147
```

6-82 Rev A

4 F F 2 F F 4 A 3 O 7 6 5 3 4 4FF 2 FF4 7 6 5 3 4 4FF 2 F 5 6 7 4 F F 2 F F 4 A 2 7 4 F F 2 F F 4 A 3 1 7 5 4 3 4FF 2 FF4 7 A35 7 4FF 2 FF4 7 5 3 4 4 F F F F 4 A 3 2 4 F F 2 F 5 4 3 7 4FF 2 FF4 7 5 4 3 4FF 2 FF4 7 B26 4 FF 4 8 2 9 7 5 6 5 4 3 4 F F F 4 8 2 7 5 4 3 4FF FF4 B30 7 4 F F 2 7 9 5 5 7 9 5 5 6 5 3 4 3 4FF c F f 4 B 3 4 7 4FF FF4 B33 5 4 3 4 FF F F 4 B 3 2 4 FF F F 4 B 3 1 5 4 3 FF4 7 828 5 3 4 FF4 B37 FF4 B36 5 3 4 FROM PREVIOUS PAGE 4FF FF4 030 6 5 3 4 4FF 2 FF4 7 6 5 3 4 4FF 2 7 7 D29 6 5 4 3 4FF 2 7 6 5 3 4 4FF 2 FF4 035 7 4 F F F F 4 D 2 7 4 FF 2 1 5 4 3 7 5 4 3 4 F F 2 F F 4 7 7 5 3 4 4FF FF4 D31 5 4 3 4FF FF4 D37 FF4 D36 4FF FF 7 0 2 7 7 4 FF 2 7 5 3 4 4 FF 2 F F 4 7 6 5 3 4 4FF FF4 C2B 4FF FF4 C30 4FF FF4 C32 4 FF FF 4 C 3 3 4FF FF4 C 35 4FF FF4 C 3 6 4 F F F 4 C 2 9 5 5 4 3 4FF FF4 C31 76 F DRFUI4 3 180 15 183 6 128 1 1016 6 A DG I 6 A | DG I 7 E 32 7 F3A
7 F3A 6 A DG I DRFU12 380 15 TR33 DRFU16 3100 6 A DGI 7 F28 6 A DGI 7 E27 7 F 2 4 3 A SRFUI4 6 A DG I P E 2 D G 7 0G 1 6 A D G I T F 2 6 11 DR TR 33 FIOA DRFUI7 3 A GR C SNV F268 USEDI3

3 A GR C SNV F268

5 SNFUI3 3 A BR CGNV 525 WI CUSED17


3 A B G S A BR CGNV 525 WI CUSED17

3 A BR CGNV 525 WI CUSED17

3 A BR CGNV 524 WO SRFUI7 6 A DG1 7 E 25 B D G1 7 F 2 5 6 0G1 7 F21 F5A 6 >>> F13A 6 >>> F14A 7 10 4 | 7 10 4 7 10 4 | 7 10 4 8 | 7 10 4 8 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 1 2 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 | 7 10 4 9 W4XA6X FROM PREVIOUS PAGE R4X6XU ST I 4 STI HI2 269 R5X7XU REGISTER FILE LOCATIONS 40-77 UPPER 12 2AIAO LOC: 2AIBO PA . O. 185 E12E DRAWING NO C 6 - 83 DEVELOPMENT DIVISION O. 18530; SER003


6-84 Rev A

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A O	280A6-C3	6-121		CHI O STATUS FAN IN RIT OO
Ã3	280A6-Q3			CHL O STATUS FAN IN BIT 04
80	28283+H2	5 - 87		
81	28283-H3	5- 87		CHAN O PARITY ERROR LIGHT
82	28283-T1	5- 87		NOT CHAN 0 INT LIGHT DRIVER
B3	28283-T0	5- 87		
C0	2A4A05J03D-01			CHL O EXT. LINE INTERRUPT O
	2A4A05J04D-01			
C1	2A4A05J03D-02			
	2A4A05J04D+02			
C5	2A4A05J03A-09			CHL 0 EXTERNAL STATUS BIT 04
	244A05J04A-09			
C3	2A4A05J03A-10			
	2A4A05J04A-10			
D 0	24087-L2			
D1	2A0B7-L3	6-125		CHAN O PE STATUS - FAN-IN
D2	24087-J2	6-125		
D3	24087-J3	6-125		CHAN O NO RESPONSE STATUS TO
				FAN=IN
ΕŌ	2A087-V0	6-125		NOT CHAN O READ STAT TO FAN-IN
E1	2A0B7-V1	6-125		
E2	2A4A05J03D-09			CHL 0 EXT. LINE INTERRUPT 4
- 7	2A4A05J04D-09 2A4A05J03D-10			
E 3				
FO	2A4A05J04D-10 2A4A05J03A-02			
F 11	2444053044-02			
-4	2A4A05J03A*01			CHL 0 EXTERNAL STATUS RIT 00
F1	2A4A05J04A-01			CHE O EVIENNAL STATUS HIT DO
F2	28087-C0	6-113	28087-A0	CHL o LINE INTERRUPT 4 - C=040
F 3	280A4-H0	6-103	280A3-8L	CHAN O CHPTR RUNNING TO XMTR
G O	280A5-03	6-123	20040 11	CHL 0 STATUS FAN IN BIT 01
G1	28087-A0	6-113	28087-AA	CHL O LINE INTERRUPT O - CEOOD
G2	28086-C0	6-115	28086-A0	CHL O LINE INTERRUPT 5 - C=050
G3	280A5-Q3	6-123	20000 40	CHAN O STAT FAN-IN - BIT 5
H0	28282-W0	5- 89		O
H1	28282+W1	5= 89		CHAN O READ INDICATOR DRIVER
H2	2A4A05J03C-06	- 4,		THE PROPERTY OF THE PROPERTY O
,	2A4A05J04C-06			
H3	2A4A05J03C-05			CHAN O EXTERNAL CHPTR RUNNING
	2A4A05J04C-05			
10	28086-A0	6-115	280B6-AA	CHL O LINE INTERRUPT 1 - C=010



PIŊ	ORIGIN/ PAGE	TEST	SIGNAL DEFINITION.
ΑO	280A6-A3 6-121	FOINT	CHL 1 STATUS FAN IN BIT 00
A3	280A6=P3 6=121		
80	28283-12 5-87		CHL 1 STATUS FAN IN BIT 04
81	28283-13 5- 87		CHAN 1 PARITŸ ERR. LY DRIVER
B2	28283-S1 5- 87		NOT CHAN 1 INT LIGHT DRIVER
B3	28283-S0 5- 87		
CO	244A05J01D-01		CHL 1 EXT. LINE INTERRUPT 0
	2A4A05J02D+01		
Ci	2A4A05J01D-02		
	2A4A05J02D-02		
C2	2A4A05J01A-09		CHL 1 EXTERNAL STATUS BIT 04
	2A4A05J02A+09		consult to the second consultation and the second of the s
C3	2A4A05J01A-10		
	2A4A05J02A-10		
DO.	240B6-L2 6-127		
D1	2A0B6-L3 6-127		CHAN 1 PE STATUS . FAN-IN
D2	24086-J2 6-127		
D3	24086-J3 6-127		CHAN 1 NO RESPONSE STATUS TO
			FAN-IN
E0 .	24086-V0 6-127		NOT CHAN 1 READ STATUS TO FI
E1	24086-V1 6-127		
E2	2A4A05J01D+09		CHL 1 EXT. LINE INTERRUPT 4
	2A4A05J02D-09		4.4
E3	2A4A05J01D-10		
	2A4A05J02D-10		
FO	2A4A05J01A-02		
. 1	2A4A05J02A-02		
F1	2A4A05J01A-01		CHL 1 EXTERNAL STATUS BIT 00
	2A4A05J02A-01		
72	28087-J1 6-113	28087-AP	CHAN 1 LINE INT 4 - C=041
3	2R0A4-I1 6-103	280A2-BL	CHAN 1 CMPTR RUNNING TO XMTR
30	280A5-A3 6-123		CHL 1 STATUS FAN IN HIT 01
31	28087-E0 6-113	28087-A8	CHL 1 LINE INTERRUPT 0 - C=001
32	28086-J1 6-115	2B0B6-AP	CHL 1 LINE INTERRUPT 5 - C=051
33	2B0A5-P3 6-123		CHAN 1 STATUS FAN-IN - BIT 05
40	29282-02 5- 89		
11	28282-C3 5- 89		CHL 1 READ LIGHT DRIVER
12	2A4A05J01C-06		
	2A4A05J02C+06		
13	2A4A05J01C-05		CHAN 1 EXT COMPUTER RUNNING
	2A4A05J02C-05		
	-		

6 - 86



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A O	280A6*C2	6-121		CHL 2 STATUS FAN IN RIT OD
A3	280A6+03	6-121		CHL 2 STATUS FAN IN RIT 04
80	28283.J3	5 m 87		
81	2B2B3+J2	5- 87		CHAN 2 PARITY ERR. LT DRIVER
82	28283 R1	5 - 87		NOT CHAN 2 INT LIGHT DRIVER
83	28283±R0	5 a 87		
C0	2A4A06J03D-01			CHL 2 EXT, LINE INTERRUPT 0
	2A4A06J04D=01			
C1	2A4A06J03D-02			
	2A4A06J04D-02			
C5	2A4A06J03A=09			CHL 2 EXTERNAL STATUS BIT 04
	2444063044-09			
C3	2A4A06J03A-10			
	2A4A06J04A=10			
DO	240B3+L2	6-129		
D1	2A083=L3	6-129		CHAN 2 PE STATUS . FAN-IN
D2	24083+J2	6-129		
D3	24083-J3	6-129		CHAN 2 NO RESPONSE STATUS TO
				FAN=IN
ΕO	240B3 • VO	6-129		NOT CHAN 2 READ STATUS TO FI
E1	24083-V1	6-129		
E5	2A4A06J03D=09			CHL 2 EXT. LINE INTERRUPT 4
	2A4A06J04D-09			
£3	2A4A06J03D-10			
	2A4A06J04D-10			
FO	2A4A06J03A-02			
	2A4A06J04A=02			
F1	2A4A06J03A=01			CHL 2 EXTERNAL STATUS BIT 00
	2A4A06J04A-01	4 447	****	500 6 - 105 turnound 4 - 5-445
F 2	28087=P1 28084=H0	6-113 6-105	28087-AN 280A1-RL	CHL 2 LINE INTERRUPT 4 - C+042 CHAN 2 CMPTR RUNNING TO XMTR
F3		6-123	SHOWT-HE	
G 0	280A5=C2 280B7=L0	6=123	28087-AE	CHL 2 STATUS FAN IN BIT 01 CHL 2 LINE INTERRUPT 0 - C=002
G1			28086-AN	CHAN 2 LINE INT 5 = 0=052
G2	28086°P1 28085°03	6-115 6-123	SRABOLVA	CHAN 2 LINE IN 5 * U=032 CHAN 2 STATUS FANEIN = BIT 05
g3	28282=D2	5- 89		CHAN E SINIERNA CUINIC 3 NAME
HO	28282=D3	5 89		CHL 2 READ LIGHT DRIVER
H1 H2	28282=U3 284806J03C=06	7 6 Y		CHE S MEAN FIGHT BUILDER
	2A4A06J04C=06			
	2A4A06J03C=05			CHAN 2 EXT COMPUTER RUNNING
	244A04J04C=05			onen E ant oom vien womand
	P 4 4 4 6 6 6 6 4 6 4 6 5 6 5			

, -

28086+L0 6-115 28086-AE CHL 2 LINE INTERRUPT 1 - C≈012 28084-A0 6-105 280A1-AJ CHL 2 INTERRUPT ENABLE EXT LINE INT 2A4A06J03B=02 2A4A06J04B=02 TOTO 3 BO SEXT LINE INT O TO FAN-IN G1 C7 2A4A06J03B=01 2A4A06J04B=01 2A4A06J03A=03 2A4A06J03A=03 2A4A06J03A=04 F2< C2LIN4 CHL 2 EXTERNAL STATUS BIT 05 B1 C2PELD TOTO 4 BO1 CHL 2 EXTERNAL STATUS BIT 01 CHAN STATUS 3 CHAN STATUS 244406J044=04 _A3< C2ST04 11 ОВС 244404J03F=02 2A4A06J04E=02 2A4A06J03E=01 CHL 2 EXT. LINE INTERRUPT 5 2 AD C2STOO 244406J03D=04 244406J04D=04 CHL 2 EXT. LINE INTERRUPT 1 244A06J03D=03 2A4A06J040=03 28087=P0 6=113 28087-AR CHL 2 LINE INTERRUPT 6 - C±062 G2 C2LIN5 280A6*A0 6*121 28282*R2 5* 89 CHL 2 STATUS FAN IN BIT 06 28282=R3 5= 89 284806J038=04 CHL 2 WRITE LIGHT DRIVER __63< C2ST05 IO C2LIN1 244A06J04B+04 244A06J03B+03 CHL 2 EXTERNAL STATUS BIT 86 2A4A06J04B=03 28087-L1 6-113 28087-AL 28086-12 6-121 CHL 2 LINE INTERRUPT 2 - C+022 CHL 2 STATUS FAN IN BIT 02 2A4A06J03E=04 C2STO1 2A4A06J04E+04 2A4A06J03E=03 CHL 2 EXT. LINE INTERRUPT 6 2A4A06J04F=03 2A0B3=C3 6=129 2A0B3=C2 6=129 2A0B3=G3 6=129 CHAN 2 EXT REJ STAT TO FAN-IN CHL 2 PRESET STATUS TO FAN IN 2A0B3-B3 6-129 2A0B3-W1 6-129 2A0B3-W0 6-129 2A0B3-T2 6-129 2A0B3-T3 6-129 NOT CHAN 2 WRITE STATUS TO FI CHAN 2 INT TO STATUS - FAN-IN 2A4A06J03D-06 2A4A06J04D-06 KS CSFINE 11 C2WRLD 2A4A06J03D=05 CHL 2 EXT, LINE INTERRUPT 2 2A4A06J040=05 2B086=P0 6=115 2B086=AR CHL 2 LINE INTERRUPT 7 - C=072 2B0A5=A0 6=123 CHL 2 STATUS FAN IN BIT 07 MO< C2LIN2 244406J034=06 244406J044=06 K3< C28T06 CHL 2 EXTERNAL STATUS BIT 02 2A4A06J04A-05 <u>M1</u>< c25T02 NOT(CHL 2 MASKED INTERRUPT)
CHL 2 MASKED INTERRUPT - C=102 28088-R2 6-109 28088-L1 6-111 28283-J0 5- 87 28283-J1 5- 87 CHL 2 REJECT LIGHT DRIVER 2A4A06J03E-06 2A4A06J04E-06 2A4A06J03E-05 __03< c2mkin CHL 2 EXT, LINE INTERRUPT 7 244406J04E-05 28086-L1 6-115 28086-AL CHL 2 LINE INTERRUPT 3 - C*032 28085-12 6-123 CHL 2 STATUS FAN IN BIT 03 284406J038-06 02 CZMKIN P2 C2LIN7 2A4A06J04B-06 24406J03B-05 24406J03B-05 24406J03A-07 24406J03A-07 24406J03A-08 CHL 2 EXTERNAL STATUS BIT 07 CHL 2 EXTERNAL STATUS RIT 83 2A4A06J04A-08 2A4A06J03C-02 A 2 P CHL 2 EXTERNAL STATUS BIT 10 2A4A06J04C=01 2A4A06J03D-08 2A4A06J04D-08 C2INEN >11 2A4A06J03D-07 2A4A06J04D-07 CHL 2 EXT, LINE INTERRUPT 3 2A4A06J03C-04 C21MSK >VO 244406.1045-04 X2 CZINHK CHL 2 EXTERNAL STATUS BIT 11 244406J04C-03 A06014C-03
2R0B4-N0 6-105 2B0A1-AZ NOT(CHAN 2 INT MASK)TO FANOUT
2B0A9-63 6-101 2B0A1-BY CHL 2 SELECT EXT INTERRUPT
2B0A5-01 6-123 2B0A5-AT CHL 2 EXTERNAL STATUS RIT 09
2R0A5-J0 6-123 2B0A5-AE CHL 2 EXTERNAL STATUS RIT 11
2B0A6-J0 6-121 2B0A6-AE CHL 2 EXTERNAL STATUS BIT 08
2B0A9-F3 6-101 2B0A1-BZ CHL 2 SELECT INTERNAL STATUS C2XX4X >V1 O A E 2A4A06J03B-09 2A4A06J048-09 CHL 2 EXTERNAL STATUS BIT 89 **⊝вс** 2A4A06J03R-10 2A4A06J04R-10 caxxax >W1 2A4A06J03B-08 2A4A06J04B-08 11 MO< C2ST08 CHAN 2 B CONTROL CHL 2 EXTERNAL STATUS BIT 08 X1 2A4A06J038-07 EXT STAT BITS 00-II->FAN-IN SIZE DRAWING NO. EXT LINE INTS 0-7->FAN-IN C 60181000 2A4A06J04B-07 NOTICHE 2 INTERRUPT MASK) COPY 2R0A6-01 6-121 2B0A6-AT CHL 2 EXTERNAL STATUS BIT 10 DEVELOPMENT LOC: 280AI PART NO. 184658 SER. 002 PAGE 6- 89

PIN	ORIGIN/ DEST.	PAGE	TEST	SIGNAL DEFINITION.
ΑŪ	2R0A6-83	6-121	1 01111	CHL 3 STATUS FAN IN BIT 00
A3	280 A6-P2	6-121		CHL 3 STATUS FAN IN BIT 04
80	28283 M2	5 × 87		0 314103 144 IN 811 U4
81	28283-M3	5 - 87		CHAN 3 PARITY ERR. LT DRIVER
B2	28283-X1	5 - 87		CHL 3 INTERRUPT LIGHT DRIVER
83	28283-X0	5 • 87		
Co	2A4A06J01D-01			CHL 3 EXT. LINE INTERRUPT 0
	244406J020-01			
C1	2A4A06J01D=02 2A4A06J02D=02			
C2	244063020402			· · · · · · · · · · · · · · · · · · ·
ŲZ	244406J024-09			CHL 3 EXTERNAL STATUS BIT 04
C3	2A4A06J01A-10			
	2A4A06J02A-10			
D O	24082=L2	6-131		
D1	24082-L3	6*131		CHAN 3 PE STATUS . FAN-IN
DS	2A082+J2	6-131		THE TE STATES & PRINTING
D3	2A0R2-J3	6=131		CHAN 3 NO RESPONSE STATUS TO
				FAN=IN
E0	240B2=V0	6-131		NOT CHAN 3 READ STATUS TO FI
E2	2A0B2=V1 2A4A06J01D=09	6-131		
Ec	2A4A06J02D-09			CHL 3 EXT, LINE INTERRUPT 4
E3	2A4A06J01D-10			
	2A4A06J02D-10			
FO	244406J014-02			
	2A4A06J02A-02			
F1	2A4A06J01A-01			CHL 3 EXTERNAL STATUS BIT 00
	244406J024-01			
£5	28087 • UO	6-113	28087-AM	CHL 3 LINE INTERRUPT 4 - C=043
F3	28084-11	6=105	280A0-RL	CHAN 3 CMPTR RUNNING TO XHTR
G0		6-123		CHL 3 STATUS FAN IN BIT 01
G1 G2		6-113	28087-AD	CHL 3 LINE INTERRUPT 0 - C=003
G 3		6-115 6-123	28086-AM	CHL 3 LINE INTERRUPT 5 - C=053 CHAN 3 STATUS FAN-IN - BIT 05
H 0		5= 89		CHAM 3 SINIOS LANGE WARD
H1		5+ 89		CHL 3 READ LIGHT DRIVER
	2A4A06J01C-06	- ••		AUF A UPAR FIGUE BUTAEK
	2A4A06J02C-06			
	2A4A06J01C=05 2A4A06J02C=05			CHAN 3 EXT CHPTR RUNNING

6-90 Rev A


28086-00 6-115 28086-AD CHL 3 LINE INTERRUPT 1 - C=013 28084-x0 6-105 280A0-AJ CHL 3 INTERRUPT ENABLE 2844A06J018-02 EXT LINE INT 2A4A06J028=02 2A4A06J018=01 CHL 3 EXTERNAL STATUS BIT 05 F2 C3LIN4 B1 C3PELD

B0 C3PELD

EXT LINE INT
O TO FAN-IN 2A4AD6J02B-01 2A4AD6J01A-03 2A4A06J02A-03 CHL 3 EXTERNAL STATUS BIT 01 CHAN STATUS 2A4A06J01A-04 2A4A06J02A-04 2A4A06J01E-02 A3 C3ST04 2A4A06J02E-02 2A4A06J01E-01 CHL 3 EXT. LINE INTERRUPT 5 244404.102F-01 2A4A06J01D-04 AOC C3STOO 244406.1020=04 CHL 3 EXT, LINE INTERRUPT 1 2A4A06J01D=03 2A4A06J02D-03 AD0-J020-03
28087-V1 6-113 28087-AU CHL 3 LINE INTERRUPT 6 • C±063
28086-00 6-121 CHL 3 STATUS FAN IN BIT 06
28282-52 5-89
28282+53 5-89 CHL 3 WRITE LIGHT DRIVER G2 C3LIN5 2A4A06J018-04 2A4A06J028-04 G3< C3ST05 ____C3LIN1 2A4A06J018-03 CHL 3 EXTERNAL STATUS BIT 06 2A4A06J028-03 2B087-S1 6-113 2B087-AJ CHL 3 LINE INTERRUPT 2 • C=023 CHL 3 EXTERNAL STATUS BIT 06 28086*J3 6*121 284406J01E*04 284406J02E*04 CHL 3 STATUS FAN IN BIT 02 GO< C3STO1 CHL 3 EXT. LINE INTERRUPT 6 2A4A06J01E=03 2A4A06J02E=03 2A0B2=C3 6=131 2A0B2=C2 6=131 CHAN 3 EXT REJ STAT TO FAN-IN 2A0B2=G3 6-131 2A0B2=G2 6-131 2A0B2=W1 6-131 CHL 3 PRESET STATUS TO FAN IN NOT CHAN 3 WRITE STATUS TO FI 2A0B2*W0 6=131 2A0B2*T2 6=131 2A082*T3 6=131 2A4A06J01D=06 CHAN 3 INT TO STATUS FAN-IN 2A4A06J02D=06 10 € C3WRLD _K2< C3LIN6 CHL 3 EXT. LINE INTERRUPT 2 244404J010-05 2A4A06J012D-05
2B0B6-V1 6-115 2B0B6-AU CHL 3 LINE INTERRUPT 7 = C=073
2B0A5-C0 6-123 CHL 3 STATUS FAN IN BIT 07
2A4A06J01A-06
2A4A06J02A-06
2A4A06J01A-05
CHL 3 EXTERNAL STATUS BIT 02 MO< C3LIN2 K3< castos Qi 2A4A06J02A=05 280A8=R3 6=109 NOT (CHL 3 MASKED INTERRUPT) <u>_₩1</u>< сзятог 28088841 6=111 28283=11 5= 87 28283=10 5= 87 244406J01E=06 244406J01E=06 244406J01E=05 CHL 3 MASKED INTERRUPT . C=103 CHL 3 REJECT LIGHT DRIVER <u>_03</u>< C3WKIN CHL 3 EXT. LINE INTERRUPT 7 244404J02F=05 28086-S1 6-115 28086-AJ 280A5-J3 6-123 CHL 3 LINE INTERRUPT 3 - C=033 CHL 3 STATUS FAN IN BIT 03 05< C3MKIN 2A4A06J01B-06 2A4A06J02B-06 2A4A06J01B-05 P2< C3LIN7 CHL 3 EXTERNAL STATUS BIT 07 2A4A06J02B=05 2A4A06J01A=07 2A4A06J02A=07 CHL 3 EXTERNAL STATUS BIT 03 244A06J01A=08 244A06J02A=08 <u>_P3</u>< сзятол 244A06J01C=02 244A06J02C=02 2A4A06J01C=01 2A4A06J02C=01 CHL 3 EXTERNAL STATUS BIT 10 2A4A06J01D-08 2A4A06J01D-07 2A4A06J01D-07 2A4A06J02D-07 2A4A06J01C-04 CHL 3 EXT. I INF INTERRIPT 3 U2 2A4A06J02C=04 C3IMSK >VO CHL 3 EXTERNAL STATUS BIT 11 2A4A06J01C-03 2A4A06J02C-03 X2 C3INMK 28049-40 6-105 28040-4Z NOT(CHAN 3 INT HASK)TO FAN-OUT 28049-42 6-101 28040-8Y CHL 3 SELECT EXT INTERRUPT 28045-4X 6-123 28045-4X CHL 3 EXTERNAL STATUS BIT 09 28046-4X1 6-121 28046-8Y CHL 3 EXTERNAL STATUS BIT 18 28046-8X1 6-121 28046-8X CHL 3 EXTERNAL STATUS BIT 18 C3XX4X >V1 280A9-62 6-101 280A0-RZ CHL 3 SELECT INTERNAL STATUS 2A4A06J018-09 CHL 3 EXTERNAL STATUS BIT 89 O A E 2A4A06J02B-09 2A4A06J01B-10 Овс 2A4A06J02R-10 2A4A06J01B-08 C3XX3X >H1 2A4A06J02B-08 2A4A06J01B-07 <u> 1 ₩0</u>< C3ST08 CHAN 3 B CONTROL CHL 3 EXTERNAL STATUS BIT 08 EXT STAT BITS 00-II-FAN-IN C 60181000 2A4A06J02B-07 28086-JO 6-115 NOT(CHL 3 INTERRUPT MASK) COP' 28086-U1 6-121 28086-AV CHL 3 EXTERNAL STATUS BIT 10 DEVELOPMENT LOC: 280AO PART NO.184658 SER.003 6-91 PAGE 6 91

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A O	280A6-H2	6-121		CHL 4 STATUS FAN IN BIT 00
A3	2R0A6-R3	6-121		CHL 4 STATUS FAN IN BIT 04
80 81	2R2R3-N2 2R2R3-N3	5- 87 5- 87		CHAN 4 PARITY ERR. LT DRIVER
82	28283-W1	5 - 87		NOT CHE 4 INT LIGHT DRIVER
93	28283-W0	5- 87		
CO	2A4A07J03D-01			CHL 4 EXT, LINE INTERRUPT 0
C1	2A4A07J04D-01 2A4A07J03D-02			
ŲΙ	2A4A07J03D=02			
C2	2A4A07J03A-09			CHL 4 EXTERNAL STATUS BIT 04
	2A4A07J04A-09			
C3	2A4A07J03A-10			
0 ח	2A4A07J04A=10 2C0A7=L2	6-161		
D1	2C0A7-L3	6-161		CHAN 4 PE STATUS - FAN-IN
D2	2C0A7-J2	6-161		***************************************
D3	2C0A7-J3	6-161		CHAN 4 NO RESPONSE STATUS TO
				FAN-IN
E0 E1	200A7-V0 200A7-V1	6-161 6-161		NOT CHL 4 READ STAT TO FI
E5	2A4A07J03D-09	0.101		CHL 4 EXT. LINE INTERRUPT 4
	244407J04D-09			
E3	2A4A07J03D-10			
	2A4A07J040-10			
FO	2A4A07J03A-02 2A4A07J04A-02			
F1	2A4A07J03A-01			CHL 4 EXTERNAL STATUS BIT 00
	2A4A07J04A-81			
F2	28087-R3	6-113	28087-RK	CHL 4 LINE INTERRUPT 4 - C=044
F3	2R() 4 = J()	6+103	28083-BL	CHAN 4 CMPTR RUNNING TO XMTR CHL 4 STATUS FAN IN BIT 01
G0 G1	280A5=H2 28087=H2	6-123 6-113	28087-RX	CHL 4 LINE INTERRUPT 0 - C*004
G2	28086-R3	6-115	28086-RK	CHL 4' LINE INTERRUPT 5 - C+054
Ğ3	280A5+R3	6-123		CHL 4 STATUS FAN IN RIT 05
H0	28282*H2	5- 89		
H1	28282-H3 24407J03C-06	5- 89		CHL 4 READ LIGHT DRIVER
H2	2A4A07J03C-06			
нЗ	2A4A07J03C-05			CHAN 4 EXTERNAL CMPTR RUNNING
	2A4A07J04C-05			
10	28086+W2	6-115	58086-8X	CHL 4 LINE INTERRUPT 1 - C=014

6-92 Rev A




PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A D	280A6+F3	6-121	PUINI	C. E OTITUO FIN IN DIE 00
				CHL 5 STATUS FAN IN BIT 00
A3				CHL 5 STATUS FAN IN HIT 04
80	28283 - 03	5- 87		
B1	28283-02	5- 87		CHL 5 PARITY ERROR LIGHT DRIVE
85	29283-C3	5- 87		CHL 5 INTERRUPT LIGHT DRIVER
83	29283-C2	5 - 87		
CO	2A4A07J01D-01			CHL 5 EXT, LINE INTERRUPT 0
•	2A4A07J02D-01			
Ci	2A4A07J010-02			
0.1	2A4A07J02D-02			
C2	2A4A07J01A-09			CHL 5 EXTERNAL STATUS BIT 64
U Z	2A4A07J02A=09			OUT > EVIENNAT SINIOS BIL 84
- 7				
C3	2A4A07J01A-10			
	244A07J024-10			
Dΰ	2C0A6-L2	6-163		
D1	2C0A6-L3	6-163		CHAN 5 PE STATUS * FAN-IN .
D2	2C0A6-J2	6-163		
DЗ	2C0A6-J3	6-163		CHAN 5 NO RESPONSE STATUS TO
				FAN-IN
ΕO	2C0A6-V0	6-163		NOT CHL 5 READ STAT TO FI
E1	2C0A6-V1	6=163		
Ē2	2A4A07J01D-09			CHL 5 EXT. LINE INTERRUPT 4
	244407J02D-09			
€3	2A4A07J010-10			
	2A4A07J02D-10			
FO	2A4A07J01A-02			
FU	2A4A07J02A-02			
	2A4A07J01A-01			CHL 5 EXTERNAL STATUS BIT 60
F1	2A4A07J02A-01			CHE 2 EXTERNAL STATUS HIT OF
		7	-D407	AUG F LINE INTERNUES 4 8-445
F2	28087-K3	6-113	28087-RJ	CHL 5 LINE INTERRUPT 4 - C=045
F3	280A4-J1	6-103	28082-BF	CHAN 5 CMPTR RUNNING TO XMTR
G 0	2R0A5-F3	6-123		CHL 5 STATUS FAN IN BIT 01
G1	2R0R7-02	6-113	28087-RS	CHL 5 LINE INTERRUPT 0 - C=005
G2	28086-K3	6-115	28086-PJ	CHL 5 LINE INTERRUPT 5 - C=055
G3	2R0A5#13	6-123		CHAN 5 STAT FAN-IN - BIT 05
H0	28282-12	5- 89		
H1	28282-13	5- 89		CHL 5 READ LIGHT DRIVER
н2	2A4A07J010-06			
	2A4A07J02C-06			
	2A4A07J01C-05			CHAN 5 EXTERNAL CMPTR RUNNING
	2A4A07J02C-05			and the second s
10	28086-02	6-115	28086-RS	CHL 5 LINE INTERRUPT 1 - C=015
		:		

2ROA4-X2 6-103 2B082-AJ CHL 5 INTERRUPT ENABLE 12 244A07J01H-02 244A07J02H-02 2A4A07J019+01 2A4A07J029-01 CHL 5 EXTERNAL STATUS BIT 05 3 EXT LINE INT O TO FAN-IN G1 C F2< C5LIN4 244407J014-03 244407J024-03 CHL 5 EXTERNAL STATUS BIT 01 CHAN STATUS 244407J014-04 244407J024-04 __G1< C5LING A2< 053104 2A4A07J01F-02 2A4A07J02F-02 CHAN STATUS CHL 5 EXT. LINE INTERRUPT 5 2A4A07J01E-01 2A4A07J02E-01 2 AO< C5STOO 2A4A07J01D-04 244407J020-04 CHL 5 FXT. LINE INTERRUPT 1 244407J010-03 244407J020-03 28087-M2 6-113 28087-PD CHAN 5 LINE INT. 6" C=065 1 G2 C5LIN5 2R0A6-H0 6-121 2R2B2-W2 5- 89 2R2R2-W3 5- 89 CHL 5 STATUS FAN IN RIT 06 H1 C5RDLD CHL 5 WRITE LIGHT DRIVER 2A4A07J019+04 2A4A07J028+04 2A4A07J018+03 Γ2 _63< c58⊺05 IO< CSLIN1 CHL 5 EXTERNAL STATUS BIT 06 L3 2A4A07J028-03 2B0B7-03 6-113 2B0B7-RP CHL 5 LINE INTERRUPT 2 - C=025 2R0A6-L3 6-121 2A4A07J01E-04 CHL 5 STATUS FAN IN RIT 02 2 GO< C5ST01 2A4A07J02F-04 2A4A07J01E-03 CHL 5 EXT. LINE INTERRUPT 6 244A07J02F-03 2C0A6-C3 CHAN 5 EXT REJ STAT TO FAN-IN 2C0A6-C2 6-163 20046-G3 CHL 5 PRESET STATUS TO FAN IN 6-165 2C0A6-G2 6-163 2C0A6-W1 6-163 NOT CHE 5 WRITE STAT TO FI 200A6-W0 6-163 200A6-T2 6-163 CHAN 5 INT TO STATUS FAN-IN 200A6-T3 6-163 2A4A07J01D-06 <u>K2</u>< C5LIN6 2A4A07J02D-06 2A4A07J01D-05 L1 C5WRLD CHL 5 FXT, LINE INTERRUPT 2 2A4A07J02D-05 2R0B6-M2 6-115 2B0B6-PD 2R0A5-H0 6-123 CHL 5 LINE INTERRUPT 7 - C=075 CHL 5 STATUS FAN IN RIT 07 MO< C5LIN2 2A4A07J01A-96 2A4A07J02A-96 2 K3< C5STO6 244407J014-05 CHL 5 EXTERNAL STATUS BIT 02 2A4A07J02A-05 2B0A8-03 6-109 MOTICHE 5 MASKED INTERRUPT CHL 5 MASKED INTERRUPT - C=105 CHL 5 REJECT LIGHT DRIVER 28088-11 6-111 28283-00 5-87 28283-01 5-87 2A4A07J01E=06 2A4A07J02E=06 03< C5MKIN CHL 5 EXT. LINE INTERRUPT 7 R3 244407J01E-05 244407J02F-05 ОВВ 20086-03 6-115 28086-RP CHL 5 LINE INTERRUPT 3 - C=035 20085-L3 6-123 CHL 5 STATUS FAN IN HIT 03 02 C5MKIN SO C5LIN3 2A4A07J018-06 2A4A07J02R-06 2A4A07J018-05 P2 C5LIN7 S 3 CHL 5 EXTERNAL STATUS BIT 07 2A4A07J028-05 2A4A07J01A-07 CHL 5 EXTERNAL STATUS BIT 03 2A4A07J02A-07 2 S1 C5ST03 244407J014-08 2A4A07J02A-08 244A07.I01C-02 2A4A07J02C-02 2A4A07J01C-01 T 0 T 0 CHL 5 EXTERNAL STATUS BIT 10 244407J02C-01 244407J01D-08 244407J020-08 244407J010-07 CHL 5 EXT. LINE INTERRUPT 3 2A4A07J020=07 2A4A07J01C=04 C51MSK >VO 2A4A07J02C-04 TOTO A 4 3 1 1 X 2 CSINMK T E 2 A 4 0 CHL 5 EXTERNAL STATUS BIT 11 244407J02C-03 6-103 2BOB2-AZ WOT (CHAN 5 INT MASK) TO FANOHT 20049-C2 6-101 28082-09 CHL 5 SELECT EXT INTERRUPT 28045-96 6-123 28045-95 CHL 5 EXTERNAL STATUS RIT 09 BJ 280A5-M1 6-123 280A5-AJ CHL 5 EXTERNAL STATUS BIT 11 C5XX4X >V1 28086-M1 6-121 28086-AJ CHL 5 -XIERNAL STATUS RIT 10 28086-M1 6-101 28082-AJ CHL 5 SELECT INTERNAL STATUS 28080-82 6-101 28082-AJ CHL 5 SELECT INTERNAL STATUS 407J014-09 CHL 5 FXTERNAL STATUS RIT 09 . ΔE 244407.1019=09 2A4A07J028-09 2A4A07J018+10 2A4A07J02P+10 2A4A07J018+98 C5XX3X >M1)<mark>11 WO</mark>< C5STO8 244407J029-08 244407J018-07 CHAN 5 B CONTROL (OONTROUD'ATA CHL 5 EXTERNAL STATUS RIT 08 EXT STAT BITS 00-II-FAN-IN SIZE DRAWING NO.


EXT LINE INTS 0-7-FAN-IN C 60181000 244407J024-07 29097-02 CORPORATION MOTIONE 5 INTERRUPT MASK) COPY 280A6-VR 6-121 280A6-PS CHL 5 EXTERNAL STATUS RIT 10 DEVELOPMENT LOC: 2BOB2 PART NO.184658 ⁶6∙95 PAGE 6- 95

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A 0	280A6-G3	6-121		CHL 6 STATUS FAN IN RIT 00
Ã3	280A6-N3			CHL 6 STATUS FAN IN BIT 04
80	28283*R2	5 7 87		and a grafes tan 10 pt 1 c.
81	2R2B3=R3	5= 87		CHAN 6 PARITY ERR. LT DRIVER
82	28283+D3	5- 87		NOT CHL 6 INT LIGHT DRIVER
B3	28283-02	5- 87		AND OUT A THE FIRM DELACK
CO	2A4A08J03D=01	3. 07		CHL 6 EXT. LINE INTERRUPT 0
Cu	2A4A08J04D-01			CHE & EXIT FINE INTERROLL OF
C1	2A4A08J03D=02			
ÇΙ	2A4A08J04D-02			
CS	2A4A08J03A-09			CHL 6 EXTERNAL STATUS BIT 04
UE	244093044-09			ONE O EXIGNAL STATUS BIT UT
C3	2A4A08J03A-10			
CS	2A4A08J04A-10			
D O	2C0A3*L2	6-165		
D1	200A3-L3	6-165		CHAN 6 PE STATUS . FAN-IN
DS	2C0A3+J2	6-165		OHAN O IE STATOS & TAN-IN
n3	200A3-J3	6=165		CHAN 6 NO RESPONSE STATUS TO
U	20040-00	0.102		FAN-IN
ΕO	2C0A3-V0	6-165		NOT CHL 6 READ STAT TO FI
Εi	2C0A3-V1	6-165		NOT SHE S READ STATE TO TE
E 5	2A4A08J03D-09	0 102		CHL 6 EXT. LINE INTERRUPT 4
-	2A4A08J04D=09			ONE O EXIT EINE THIEMANT
E3	2A4A08J03D-10			
L	2A4A08J04D-10			
F 0	2A4A08J03A-02			
, -	2A4A0RJ04A-02			
F1	2A4A08J03A-01			CHL 6 EXTERNAL STATUS BIT 00
, -	2444083044-01			
F2	28087-E3	6-113	28087-RG	CHL 6 LINE INTERRUPT 4 - C=04
F3	2R0R4-J0	6-105	28081-BL	CHAN 6 CMPTR RUNNING TO XMTR
Gn	280 A5-G3	6-123		CHL 6 STATUS FAN IN BIT 01
G1	28087±J3	6-113	28087-RW	CHL & LINE INTERRUPT n - C=00
G2	28086-E3	6-115	280B6-RG	CHL & LINE INTERRUPT 5 - C=05
G3	280A5-N3	6-123		CHAN & STATUS FAN-IN - BIT 05
н0	2B2B2+J3	5- 89		
H1	28282 J2	5- 89		CHL 6 READ LIGHT DRIVER
H2	2A4A08J03C-06			
	2A4A08J04C-06			
нЗ	2A4A08J03C-05			CHAN 6 EXTERNAL CHPTR RUNNING
	2A4A08J04C-05			
10	2R086-J3	6-115	28086-8W	CHL 6 LINE INTERRUPT 1 - C=010
• •				



PIN	ORIGIN/	PAGE	TEST	SIGNAL DEFINITION.
	DEST.		POINT	
ΑO	200A6-G2	6-121	,	CHL 7 STATUS FAN IN BIT 00
A3	2R0A6-02	6-121		CHL 7 STATUS FAN IN BIT 04
80	28283-S2	5- 87		
R1	28283-53	5- 87		CHAN 7 PARITY ERR. LT DRIVER
82	28283-E2	5- 87		NOT CHAN 7 INT LIGHT DRIVER
83	29283-E3	5- 87		The second of th
C O	2A4A08J01D-01	• •		CHL 7 EXT. LINE INTERRUPT 0
0.0	2A4A08J02D-01			ONE / EXIL LINE INTERRUPT U
C1	2A4A08J010-02			
C1	2A4A08J020-02			
C2	2A4A08J01A-09			CHL 7 EXTERNAL STATUS BIT 04
UZ	2A4A0AJ02A-09			ONL / EXTERNAL STATUS OFF UT
C3	2A4A08J01A-10			
U	2444083014-10			
DO	2C0A2-L2	6=167		
D1	2C0A2-L3			50110 7 55 571700 F10 IN
D2	200A2=L3			CHAN 7 PE STATUS + FAN-IN
D3				CHAN 7 NO DECRONSE STATUS TO
ยูง	2C0A2-J3	6-167		CHAN 7 NO RESPONSE STATUS TO
- 0	20040 40	4 4 4 7		FAN-IN
E0	2C0A2-V0			NOT CHL 7 READ STAT TO FI
€1	2C0A2-V1	6-167		
£5	2A4A08J01D-09			CHL 7 EXT, LINE INTERRUPT 4
	2A4A08J020-09			
E3	2A4A08J01D-10			
	2A4A08J020-10			
FO	2A4A08J01A-02			
	2A4A08J02A-02			
F1	2A4A0RJ01A-01			CHL 7 EXTERNAL STATUS RIT 00
	2A4A08J02A-01			
F2	28087-C2	6-113	2B0B7-8H	CHL 7 LINE INTERRUPT 4 - C=047
F3	28084-J1	6-105	28080+HF	CHAN 7 CMPTR RUNNING TO XMTR
G ()	280 A5 - G2	6-123		CHL 7 STATUS FAN IN HIT 01
G1	280B7=D3	6-113	28087-BR	CHL 7 LINE INTERRUPT 0 - C=007
G2	28086-C2	6-115	28086-8H	CHL 7 LINE INTERRUPT 5 - C=057
G3	280A5-02	6-123		CHAN 7 STATUS FANDIN . BIT 05
ΗŌ	28282+H2	5+ 89		
H1	28282*M3	5- 89		CHL 7 READ LIGHT DRIVER
H2	2A4A08J01C-06			
	2A4A08J02C-06			
Н3	2A4A08J01C-05			CHAN 7 EXTERNAL CMPTR RUNNING
	2A4A08J02C-05			
10	28086-D3	6-115	28086-8R	CHL 7 LINE INTERRUPT 1 - C=017

6-98 Rev A



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A C	2R0A6-J1	6-121		SELECT PAUSE FAN IN EVEN STAT
A3	280A3-V1	6- 85	280A3-RY	CHL O SELECT EXT INTERRUPT
B 0	280A5-T2	6-123	·	EN ILLEGAL WRITE TO STATUS OF
81	2R0A5-J1	6-123		SELECT PAUSE FAN IN ODD STATE
B2	280A2-V1	6- 87	280A2-RY	CHL 1 SELECT EXT INTERRUPT
83	28083-V1	6- 93	28083-RY	CHL 4 SELECT EXT INTERRUPT
C O	241A7-R3	6= 51		Walter Carl Switchholl
C1	2A1A7-R2	6- 51		NOT FO BIT 15 TO Z REG FI
C2	28082-V1	6- 95	28082-RY	CHL 5 SELECT EXT INTERRUPT
C3	280A3-W1	6- 85	280A3-RZ	CHL D SELECT INTERNAL STATUS
Dΰ	2R0A7-J3	6-117	2B0A7-RL	NOT(SEL INTERRUPT FAN IN)
D 1	2R0A8-H3	6-109		F=XX6 TO TEST STO AVAIL. XLTN
DS	2R0A2-W1	6- 87	280A2-8Z	CHL 1 SELECT INTERNAL STATUS
D3	28083+W1	6- 93	28083-R7	CHL 4 SELECT INTERNAL STATUS
ΕO	24188-01	6- 53	•	NOT FO BIT 16 TO Z REG FI
E1	2A188+00	6- 53		
E2	28082+W1	6= 95	28082-BZ	CHL 5 SELECT INTERNAL STATUS
€3	28081-W1	6- 97	280B1-8Z	CHL 6 SELECT INTERNAL STATUS
FO	2A1A06P04B-09		_	FO REGISTER BIT 15
	1A4A06J108-09			· · · · · · · · · · · · · · · · · · ·
	180A2-E0	2, 31		

F1 2A1A06P048-10 2A1AU6PUBH-10 1A4A06JIBH-10 1R0A2-E1 2- 31 2R0B0-W1 6- 99 2B0B0-BZ CHL 7 SELECT INTERNAL STATUS 2B0A1-W1 6- 89 2B0A1-RZ CHL 2 SELECT INTERNAL STATUS FO REGISTER RIT 16 6 A3 COXX4X 4FUNO8 >PO B B2 CIXX4X 115 63 C2XX4X # CLRTWR 1A4A06J10C-01 T33416 H2 C3XX4X 180A2-NO 2- 31 6 B3< C4XX4X 2A1A06P04C-02 _____CLØRF6 1A4A06J10C-02 1B0A2-N1 8 C2 C5XX4X 18042-N1 2-31
28040-N1 6-91 28040-RZ CHL 3 SELECT INTERNAL STATUS
28041-V1 6-89 28041-RY CHL 2 SELECT EXT INTERNUPT
28047-M1 6-117 SET EXPONENT OVERFLOW FAULT
28048-F2 6-109
28040-V1 6-91 28040-RY CHL 3 SELECT EXT INTERNUPT 15 H3< C6XX4X 1334 16 12 C7XX4X TO ENCLEN <u>e c3</u>< coxx3x B DS CIXX3X 2 Q0< CLØRF9 28081-8Y CHL 6 SELECT EXT INTERRUPT NOT FO - BIT 17 1334 15 F3 C2XX3X 15 G2 C3XX3X 4FUN10 >00 281A9-RU 0" 20
281A9-RU 6" 23
280B0-Y1 6- 99 2B0B0-RY CHL 7 SELECT EXT INTERRUPT
280B7-N0 6-113 SEL SET INTERRUPT MASK-FAN OUT
Andpn4C-03 FO REGISTER BIT 17 SELECT INTERNAL F08C16 > 60 244AD6PD4C=03 133416 E2 C5XX3X 1A4A06J10C-03 180A2+W1 2= 31 2A1A06P04C+04 ___SO< CLØF10 F2 C7XX3X 1A4A06J10C-04 TOTO 3 CT 3FUNTS PI< CLRSMI 180A2-W0 2- 31 280A4-02 6-103 CLEAR CHL INTERRUPT TO 0/174/5
CLEAR CHL INTERRUPT TO 2/3/6/7
CLEAR CHANNEL TO 2/3/6/7
CLEAR CHANNEL TO 0/1/4/5
2B0A7-AK SET BCD FAULT 28064-02 6-105 28084-P2 6-105 4FUN11 >R1 280A4=P2 6=103 280A7=H0 6=117 NOT (F=XXX1) TO 77.5/77.6 VIS CLRSMC 280A8-D2 6-109 XLTN SET INTERRUPT LOCKOUT- 0/1/4/5 2R0A4-S1 6-103 L0 NOT(SEL INTERNAL STAT FANTIN) F BIT 12 TO STATUS COMPARE 280A7-12 6-117 2A1A7-P0 6-51 F0BC17 ><mark>J</mark> RO< CLØF11 A 2 BD SFNXX3 2 L1 FUNXX3 2A1A7-P1 2B0A7-T1 FO(BITS 00=07)NOT EQUAL ZERO SET INTERRUPT LOCKOUT= 2/3/6/7 6-117 28084-S1 6-105 2 K1< ICLCHL F BIT 13 TO STATUS COMPARE 241A7-00 6- 51 DIS DO FUNXX4 · KO< SCCCHL CLEAR CHANNEL ACTIVITY=2/3/6/7 CLEAR CHANNEL ACTIVITY=0/1/4/5 28084-M2 6-105 28084-M2 6-103 SET TYPE IN TO THE CONTROL 2R189-Q0 6- 27 1 3 3 4 1 5 B 1 < 2 F N X S A D D 1 6 D 1 < 3 F N X S B CLEAR TYPEWRITER CONTROLS 2 LO< 18TLKT 28189-W3 6- 27 28189-P1 6- 27 28189-P0 6- 27 TOTO 3 H1 FUNXX5 SET TYPE OUT TO THE CONTROL F BIT 08 TO STATUS TEST XLTN NOT(CLEAR S/M INTERROPT) 28088-A3 6-111 280A7+D3 6-117 280A7-RD 2A1A7+02 6-51 HI< 28TLKT OBG F BIT 14 TO STATUS COMPARE 2A1A7=03 6= 51 2B0A7=60 6=117 2B0A7=F0 6=117 2B1B8=L3 6= 11 CLEAR XLTN OR F REG BIT 09 CLEAR XLTN OR F REG BIT 08 N1< ICLCAC FCN CODE = 77 AND STABLE CLEAR XLTN OR F RES BIT 11 NO< SCTCYC 2 HO< TF7771 F BIT 11 TO STATUS TEST XLTN 28088-02 6-111 2A1A06J15C-10 2A1A06J25A-02 2A1A06J15C-09 EXT INTERRUPT - ASSOC PROC K2< 1F7772 U2 U2 STØPCK TO TO B 1 1 2A1A06J25A-01 CLEAR XLIN OR F REG BIT 10 ENABLE CLEAR IN REPEAT FF NOT(BLOCK LINE INTERRUPTS) SEL STATUS=F BIT 00+01+04+05 ENABLE CLEAR IN FINISH FF 280A7-01 6-117 280A6-C1 6-121 _¥3< ₹F773 8 J3 2CLCIN 6 J2 CLCIN Y2 ENCLIN 280A5-C1 6-123 MC + INT CLR + POWER ON CLR SEL STATUS=F BIT 08+09+10+11 280A8-J2 6-109 280A7-V1 6-117 s 13< ssinsk __H3< 774-50 SEL STATUS=F BIT 02+63+06+07 F BIT 10 TO STATUS TEST XLTN 6*117 280A7-N2 6-111 28088-R2 6-111 28188-V1 6- 11 F BIT 09 TO STATUS TEST XLTN H2< SCIMSK_ STOP CLOCK ON PRIORITY PAUSE 12 A T D T D 28188-V0 CLEAR SEARCH/MOVE CONTROLS 2B1A6-G2 6- 13 2B1A6-G3 6- 13 12 CD N3 SELLMI NOT(CLEAR ILLEGAL WRITE EN.) CLEAR INTERNAL FAULTS SENSED BC NOT COMPARE FF FF 280A8-J3 6=109 280A7-D2 6=117 K3< FXXXI HO 241406P05E-09 52< BLKEXI 1A4A06J14E=09 1B0B8=P3 2- 11 _______________SETTHØ 241A06P05E-10 SENSE | >53 1A4A06J14E-10 1R0B8-P2 2- 11 2B0B6-N0 6-115 SENSE2 >12 SEL CLR INTERRUPT MASK*FAN OUT CLEAR INTERNAL INTERRUPT/FAULT R2 EXTIOC SENSE3 >T3 15 2 SCCHPR 280A7-P0 6-117 X0 28181*C3 6* 9 X1 28181*C2 6- 9 X2 241406P05E-05 SEL STATUS = ANY BIT OF F L12 1A4A06J14E-05 18088-K0 2- 11 CONTROL DATA x3 241406P05E-06 FO TRANSLATIONS B CONTROL 18088-K1 2- 11 C 60181000 DEVELOPMENT PAGE 6-101


LOC: 280A9 PART NO. 185649

6-101

PIN	ORIGIN/ DEST.		TEST POINT	SIGNAL DEFINITION.
A 0	290A3-11		DA3-A.j	CHL 0 INTERRUPT ENABLE
Ã3	280A8-L1	6-109		CLEAR XLTN OR F REG RIT 04
80	24087-X2	6-125		NOT CHAN O GLR CHAN INTERRUPT
81	2A087-X3	6-125		
82	200A6-E0	6-163		
83	2C0A6-E1	6-163		CHL 5 CLEAR CHL AND EXT EQUIP
C ₀	2A4A05J03E=07 2A4A05J04E=07			CHL O EXTERNAL CLEAR INTERRUPT
C1	2A4A05J03E-08			
	2A4A05J04E-08			
C2	244A07J03E-07			CHL 4 EXTERNAL CLEAR INTERMUPT
	2A4A07J04E-07			
C3	2A4A07J03E-08			
	244407J04E-08			CHL O EXTERNAL SUPPRESS A/D
DO	2A4A05J03C-09			CHE II EXIERNAL SUFFRESS AVU
D1	2A4A05J04C-09 2A4A05J03C-10			
D 1	2A4A05J04C-10			
D2	28185-H1	6- 21		
D3	28185-HA	6- 21		ACT. CHAN 4 SUPPR EXT A/D
EO	281A5-H1	6- 19		
Ē1	281A5-H0	6- 19		ACT, CHAN O SUPPRESS EXT AZD
E2	2C0A7-Q3	6-161		
E3	2C0A7-02	6-161		CHL 4 TERMINATE TO COMMON B
FO	24087-02	6-125		CHL 0 TERMINATE TO COMMON B
F1	2A087-Q3	6-125		•
F2	2A4A07J03C-09			CHL 4 EXTERNAL SUPPRESS A/D
	2A4A07J04C-09			
F3	2A4A07J03C-10			
	2A4A07J04C-10			
G O	24087-E0	6-125		CUI A CLEAD GUI AND BUT COULD
G1	2A087-E1	6-125		CHL O CLEAR CHL AND EXT EQUIP

6-102 Rev A

IMR. Paged 6-105 & (117)




PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A O	280A1-I1	6- 89	280A1-AJ	CHL 2 INTERRUPT ENABLE
Ã3	280 A 7 - N3	6-117		CLEAR XLTN OR F REG HIT 06
BÔ	2A0B3-X2	6=129		NOT CHAN 2 CLR CHAN INTERRUP
81 82	2A083+X3 2C0A2-ED	6-129		
83	2C0A2-E1	6-167		CHL 7 CLEAR CHL AND EXT EQUIP
CO	2A4A06J03E-07 2A4A06J04E-07			CHL 2 EXTERNAL CLEAR INTERRU
C1	2A4A06J03E-08 2A4A06J04E-08			
C5	2A4A08J03E+07 2A4A08J04E-07			CHL 6 EXTERNAL CLEAR INTERRUF
C3	2A4A08J03E=08 2A4A08J04E=08			
Do	2A4A06J03C-09 2A4A06J04C-09			CHL 2 EXTERNAL SUPPRESS A/D
D1	2A4A06J03C-10 2A4A06J04C-10			
D2	28185•F0	6- 21		
D3	28185-F1	6 - 21		ACT, CHÂN 6 SUPPR EXT A/D
ΕO	281A5-F0	6- 19		
E1	281A5-F1	6- 19		ACT, CHAN 2 SUPPRESS EXT A/D
E2	200A3+03	6-165		
E3	2C0A3-02	6-165		CHL 6 TERMINATE TO COMMON B
Š	ECUAG-WE	0-103		AUF 2 (FULLHASE IN AGUIDA D

6-104

on Pag 6-1178 (6-103) вк 🗘 🔾 в L CHL 2 TERMINATE TO COMMON B EXT SUPPRESS A/D 2A083-Q2 6-129 A/D 2A0B3-Q3 6-129 2A4A0BJ03C-09 CESPAD ≥D3 ØR CHL 6 EXTERNAL SUPPRESS A/D STT3 DO CZEXSP F3 CGEX8P ØR C2SPAD ZEO 4 TDTD 6 A BO3 3 A CHAN 6 2A4A08J04C-09 2A4A08J03C-10 T D T D A O 3 2A4A08J04C-10 2A0R3-E0 6-129 2A0R3-E1 6-129 CHL 2 CLEAR CHL AND EXT EQUIP MOT(ILL: WRITE) TO LOAD XMTR MOT(CHAN 4-7 TERMINATE) TO INT LO. 280A8#12 6=109 280A4-K2 6=103 8 A BR <u> K3</u>< C€INEN AO CZINEN FAN-IN CHAN 2 CMPTR RUNNING TO XMTR COMPUTER RUNNING TO FAN OUT TDTD A A13 6- 89 2B0A1-RL 2R041-F3 INT MASK REGISTER-BIT 06 280A5+S0 6+123 2C0A3+E0 6+165 INT MASK REGISTER-BIT 02 CHL 6 CLEAR CHL AND EXT EQUIP CHAN 6 2C0A3-E1 6-165 280A0-F3 6- 91 280A0-PL CHAN 3 CMPTR RUNNING TO XMTR CHAN 2 83< CEIMSK 200A3=K0 6-165 NOT CHE 6 CER CHE ACTIVITY Ва O10 NO CZIMSK 200A3-K1 28081-F3 28080-RL CHAN 6 CMPTR RUNNING TO XMTR
28080-RL CHAN 7 CMPTR RUNNING TO XMTR
NOT ILLEGAL WRITE TO LIGHT DR CLØRF6 >A3 CLØRF2 >10 28080°F3 6- 99 28282-R1 5- 89 28282-R0 5- 89 Овв CHAN 6 CLEAR CONT OAC CHAN 2 CLEAR CONT H5 CECTEX 60 € CSCLEX NOT CHAN 2 CLR CHAN ACTIVITY 2A0B3*K0 6*129 TOTO 24083-K1 6-129 28081-11 6- 97 28081-AJ CHL 6 INTERRUPT ENABLE 28080-AZ MOT(CHAN 3 INT MASK)TO FAN-OUT 13 CecrcH 280A0-V0 6- 91 SEL SET 2,3,6,AND 7 INT MASK NOT CHL 6 CLR CHL INTERRUPT 28087-00 6-113 20043-X2 6-165 F3 CECLIN 2C0A3+X3 6-165 BI CZCLIN 2A4A06J03E=10 2A4A06J04E=10 NOT CHAN 2 EXT INTERRUPT LOCKOUT OVERRIDE CLEAR CHANNEL ACTIVITY+2/3/6/7 NOT (CHAN 7 INTERRUPT HASK) TO 2A4A06J03E=09 2A4A06J04E-09 C3 C3 C6EXCI OTO 280A9-N0 6-101 T E 2 28080-V0 6- 99 28080-AZ FANDUT NOT CHAN 2 INT MASK) TO FANOUT SEL CLR 2,3,6,7 OF INT MASK NOT CHAN 6 EXT INTERRUPT 280A1-V0 6-89 28086-00 6-115 G3 2CHLTR 280A1-AZ AVO O AU C7SPAD $\geq \frac{R2}{R3}$ 2A4A08J03E-09 2A4A08J04E-09 LOCKOUT OVERRIDE P1 C3EXSP 2A4A08J03E-10 \$2 \$3
€ C7EXSP 2A4A08J04E-10 CHL 3 CLEAR CHL AND EXT EQUIP 2A0B2#E1 6#131 2A082=E0 6=131 2B0A9=J3 6=101 CLEAR CHL INTERRUPT TO 2/3/6/7 28081-VO 6- 97 28081-AZ NOT (CHAN 6 INTERRUPT MASK) TO FANOUT 03 X2 C7INEN D12 XO C3INEN 2A4A06J01C-10 ΡO 2A4A06J02C-10 2A4A06J01C-09 CHL 3 EXTERNAL SUPPRESS A/D P1 B.T 3 2A4A06J02C-09 2B0A9-K0 6-101 CLEAR CHANNEL TO 2/3/6/7 CLR XLTN TO CHAN 2:3.6. AND 7 FANOUT 280A7-L2 6-117 Q B N M3 C71HSK ACT. CHAN 3 SUPPRESS EXT A/D 281A5-10 6- 19 LOC C31HSK 0.0 281A5=11 6= 19 200A2=02 6=167 CLØRF7 >X3 CHL 7 TERMINATE TO COMMON B CLØRF3 > SO 2C0A2-03 6-167 2A082-02 6-131 CHL 3 TERMINATE TO COMMON B B3 C7CLEX 24082-03 6-131 TOTO 4 B42 81 € C3CFEX 28185+10 6+ 21 28185-11 6+ 21 ACT, CHAN 7 SUPPR EXT A/D 280A7-J2 6-117 280A9-M1 6-101 2A4A08J01C-09 CLEAR XLTN OR F REG BIT 03 SET INTERRUPT LOCKOUT+ 2/3/6/7 CHL 7 EXTERNAL SUPPRESS A/D V³< C7CLCH V1 V0 ≥ C3CLCH C7TERM > 0.2 2A4A08J02C-09 2A4A08J01C-10 U2 CYCLIN 53 U1 COCLIN 2A4A08J02C-10 2A4A06J01E-07 CHL 3 EXTERNAL CLEAR INTERRUPT 2A4A06J02E-07 12≤ c7EXCI 2A4A06J01E-08 13×3€XCI 2A4A06J02E-08 CHL 7 EXTERNAL CLEAR INTERRUPT 244408.101F+07 TLLWRT >62 1 244408J02F-07 2STLKT >S1 Ţ 3 2A4A08J01E-08 16 P14 12 J2 C2 - RUN J3 J2 TEHRED 2A4A08J02E-08 NOT CHAN 3 CLR CHAN INTERRUPT 2A0B2=X2 6-131 LØG1 >KE 2A0B2-X3 6-131 2C0A2-X2 6-167 NOT CHL 7 CLR CHL INTERRUPT 2881MK >L1 A 6 II C3-RUN 2C0A2-X2 2C0A2-X3 6=167 2A0B2-K0 6-131 2A0B2-K1 6-131 2G0 >H1 133416 JO C6-RUN NOT CHAN 3 CLR CHAN ACTIVITY 2SCIMK >N1 NOT CHL 7 CLR CHL ACTIVITY 2C0A2-K0 6-167 2C0A2-K1 6-167 2MCØEC >P3 244406J01E-10 244406J02E-10 ØR NOT CHAN 3 EXT INTERRUPT LOCKOUT OVERRIDE MOT CHAN 7 EXT INTERRUPT 2A4A06J01E-09 2A4A06J02E-09 2CLCHL >P2 2A4A08J01E-09 2A4A08J02E-09 LOCKOUT OVERRIDE 2CLCAC >M2 CONTROL DATA COMMON CONTROL FOR 2A4A08J01E-10 CHANNELS 2,3,6, AND 7, AND INT MASK REGISTER 2A4A08J02E-10 AUBJ02E-1U 280A0-11 6- 91 280A0-AJ CHL 3 INTERRUPT ENABLE 280A0-H3 6- 99 280B0-AJ CHL 7 INTERRUPT ENABLE 280A7-M3 6-117 CLEAR XLTN OR F REG RIT 07 C 60181000 SCCCIN > 85 BITS 02,03,06, AND 07 T 0 T 0 B 2 0 DEVELOPMENT .s. BITS OO, OI, O4, & O5 OF INT MASK REGISTER ARE ON PAGE 6-103; BITS O8-11 ARE ON PAGE 6-117. 6-105 DIVISION OC:28084 PART NO.183986 SER,001

PAGE 6-105




PIN ORIGIN/ DEST. PAGE C2 2A4A13J01D+02 2A4A13.in2C-10 EXTERNAL READ - A CABLE 2A4A13J02C-09 2A4A13J01D-09 2A4A13J02F-05 EXTERNAL DATA SIGNAL - A CABLE 2A4A13J01D-10 2A4A13J02F-06 2A4A13J02D*06 2A4A13J02D-08 2A4A13J02D-05 2A4A13J02D-07 EXTERNAL CONN/FCN . B CABLE 2A4A13J02D=04 EXTERNAL WRITE - CABLE B 244A13J01E=09 2A4A13J02D-03 2A4A13J02E-02 EXTERNAL REPLY - CABLE C NOT SINGLE CHANNEL External reject . Cable C 2A2A04J02L-03 2A4A13J01E-03 2A4A13J02E-03 2A4A13J02E-04 2A4A13J02E-04 2A1A06P05D-02 1A4A06J14D-02 18088-02 2- 11 N1 241406P050-01 PAUSE FF TO 40 MS, DELAY 1A4A06J14D-01 18088-03 2- 11 02 244413J01E-06 244413J02F-08 03 244413J01E-05 EXTERNAL EOR + CABLE A 2A4A13J02F-07 2A1A06P05F-02 1A4A06J14F-02 18088+D3 2- 11 Q1 2A1A06P05F-01 FROM 40 MS DELAY 1A4A06J14F-01 18088-D2 2- 11 Q2 2A4A13J01D-03 2A4A13J02E-09 Q3 2A4A13J01D-03 2A4A13J01D-08 2A4A13J01D-08 2A4A13J01D-08 EXTERNAL WRITE - A CABLE FXTERNAL CONN/FCN - A CABLE **S**3 2A4A13J01D+07 U2 2A4A13J01F-06 EXTERNAL DATA SIGNAL - B CABLE U3 244413J01F-05 2A4A13J02D-09 W2 2A4A13J01C-09 EXTERNAL READ - B CABLE 2A4A13J02D-01 W3 2A4A13J01C-10 2A4A13J02D-02 2A4A13J01F-07 FXTERNAL EOR - CABLE 8 2A4A13J02E-05 X3 2A4A13J01F-08


2A4A13J02E=06

PAGE 6-107

PIN PAGE SIGNAL DEFINITION. DEST, 280A9-S3 6-101 280A4-10 6-103 280A7-L3 6-117 280A7-G1 6-117 281B8-12 6-11 281B8-13 6-11 24145-01 6-47 24145-00 6-47 SEL STATUS=F BIT 00+81+04+05 CLEAR XLTN OR F REG BIT 00 CLR XLTN TO OR HITH F 01,04,05 F REG BITS (00)(01)(04)(05)=0 FCN CODE=XX51 TO GLR CHAN XLTN F BIT 05 TO STATUS COMPARE (NORMAL INTERRUPTS)(ARITH) 2A1A06P03D=09 1A4A06J20D=09 1C0A1=K0 2= 43 2A1A06P03D=10 C3 1A4A06J20D-10 1C0A1-K1 2- 43 2A185-G0 6- 45 2A185-G1 6- 45 2R0A9-K3 6-101 2A185+L1 6- 45
2B187+H0 6- 3
2B187+H1 6- 3 D1 D1 D3 E1 E2 E3 F0 F1 F2 28187-W1 6- 3 2A1A5-P0 6- 47 2A1A5-P1 6- 47 F BIT 04 TO STATUS COMPARE NOT (F=XX5) TO 77.51 XLTN 280A9-H1 6-101


6-108






COMKIN >KO 15 A LINE INTERRUPT PRIORITY C4EVLI >H2 SIGNAL DEFINITION. PAGE COEVLI >M2 MISC. INTERRUPT PRIORITY TØSC3A >X3 2 HI< TØSC4A 28048-T3 6-109 F BIT 08 TO STATUS TEST XLTN MASKED BDP FAULT 280A9-P0 6-101 280A7-X0 6-117 NORMAL INT CODE C4MKIN >G1 COØDLI >M3 28188-J2 6- 11 28188-J3 6- 11 1 0 T 0 W3 CODEB3 (F BIT 09)(NOT F BIT 10)
MASKED EXPONENT FAULT 280A7-W1 6=117 2A1A06P05E=07 NOT F BIT 08 + 09 + 10 TO C4ØDLI >L3 1A4A06J14E-07 1B0B8-C3 2- 11 2A1A06P05E-08 TØSC3B >U3 CSEVLI >N2 CIMKIN >K1 14406J14E=08 18088-C2 2- 11 280A7+Q1 280A8+S3 MASKED DIVIDE FAULT ARITHMETIC INTERRUPT PRIORITY CIEVLI >N3 HO< TØSC4B CIBDLI >13 2A1A6+03 6+ 49 C5MKIN >11 BIT 10 TO STATUS COMPARE 2A1A6=02 6- 49 2B0A7=00 6-117 2B0A7=R0 6=117 MASKED ARITH OVERFLOW FAULT MASKED CLOCK INTERRUPT C5ØDLI >K3 2A1A6=01 F BIT 09 TO STATUS COMPARE MANUAL INTERRUPT HASKED SEARCH/MOVE INTERRUPT 24146-00 CZEVLI >LZ 280A8-U0 6-109 280A7-T0 6-117 CZMKIN >L1 2A1A6 = N2 6 = 49 2A1A6 = N3 6 = 49 F BIT 11 TO STATUS COMPARE 6-113, CHL 6 MASKED INTERRUPT - C=106 CHL 4 MASKED INTERRUPT - C=104 F BIT 08 TO STATUS COMPARE 28081-03 6- 97 CEEAŢI >H3 TERM CEMKIN >GO CSBDFI >75 2A1A6=P1 6= 49 2B0A8=N0 6=109 INPUT XLTN TO PRIORITY 4B INPUT XLTN TO PRIORITY 4B
INPUT XLTN TO PRIORITY 4A
CHL 4 EVEN LINE INTERRUPT PRI,
CHL 6 EVEN LINE INTERRUPT PRI,
INPUT XLTN TO PRIORITY 4C
CHL 5 MASKED INTERRUPT - C=105
CHL 7 EVEN LINE INTERRUPT PRI,
INPUT XLTN TO PRIORITY 4D
CHL 7 MASKED INTERRUPT - C=101 280A8=00 280B7-S3 6-113 6-113 CENDLI >K2 28087-E2 280A8-P0 6-109 280B2-Q3 6- 95 C3EVLI >R3 TERM C3HKIN >M1 28080-03 6= 99 28086-M1 6=115 28086-F0 6=115 C7EVLI >13 -JO< TØSC4D MARØVE >EQ CHL 2 ODD LINE INTERRUPT PRI CHL 1 ODD LINE INTERRUPT PRI CHL 1 ODD LINE INTERRUPT PRI,
CHL 0 MASKED INTERRUPT - C=100
CHL 1 MASKED INTERRUPT - C=101
CHL 6 ODD LINE INTERRUPT PRI,
CHL 5 ODD LINE INTERRUPT PRI,
28086-AZ INT PRIO 28 TO EN FAN=IN
CHL 2 MASKED INTERRUPT - C=102
CHL 2 EVEN LINE INTERRUPT PRI,
CHL 4 ODD LINE INTERRUPT PRI,
28086-AY INT PRIO 2A TO EN FAN=IN
CHL 3 MASKED INTERRUPT - C=103
CHAN 0 EVEN LINE INTERRUPT - C=103 C7MKIN >JI 28083+0 0+115 28083+03 6+ 85 28082+03 6+ 87 28086+E2 6+115 C3ØDLI >S3 MSMINT 28086*L2 6*115 28086*X0 6*115 280A1*Q3 6*89 28087*M1 6*113 C7ØDLI >03 MDIVFT >DQ 28086=\$3 6=115 28086=\$0 6=115 28086=\$Y 28080=\$Q3 6= 91 MCLKIN >E1 LO< SSCN2B CHL 3 MASKED INTERRUPT - C±103
CHAN 0 EVEN LINE INT PRIO
CHAN 0 ODD LINE INT PRIO
INT PRIO 2C TO EN FAN-IN
ASSOC PROCESSOR INTERRUPT
CHL 5 EVEN LINE INTERRUPT PRI,
LINE 4 FAN IN FOR CHL 0 THRU 7
INT PRIO 2D TO EN FAN-IN
F BIT 11 TO STATUS TEST XLTN
NOT NORMAL INT CODE BIT 05 MEXPFT >CO 28086-C1 28086*X3 6*115 28086*8Z 28088*V0 6*109 MANINT >FO MO< 25CN2A 2B087+L2 6-113 17.5 NSEC 28087-F0 28087-L3 CØDEOX >10 17.5 NSEC 2R0A9*R1 6=101 10 ≤ CBDEBe CODEIX >X1 280A8=S2 282B8=P1 SCANIB >E ØCINTR >N1 EVABLE 28288=P0 INPUT TO INTERRUPT PRIORITY 3D LINE 5 FAN IN FOR CHU 0 THRU 7 CHL 7 ODD LINE INTERRUPT PRI. LINE 6 FAN IN FOR CHL 0 THRU 7 LINE 7 FAN IN FOR CHL 0 THRU 7 F BIT 09 TO STATUS TEST XLTN CHL 3 EVEN LINE INTERRUPT PRI. TINEF 2R0R6-V3 FEZ 4FUNII CODE2X >MI 28086+L3 CØDEB4 28086=83 6=115 28087=H2 6=113 28086=H2 6=115 CODESX >XO 280A9-U1 280B7-R0 X2< FU4EQZ 1SCN2C CØDE4X >80 INT PRIO 2D TO EN FAN-IN
INT PRIO 2D TO EN FAN-IN
INT PRIO 2C TO EN FAN-IN
CHL 3 ODD LINE INTERRUPT PRI
LINE O FAN IN FOR CHL
INT PRIO 2A TO EN FAN-IN 28086 • X2 28087 • X3 CØDE5X >01 16 A34 CØDEB5 28086-R0 28087-H0 28087-AY 28087-W0 6-113 U2 ← 4FUNIO INPUT TO INTERRUPT PRIORITY 30 28086-W1 6-115 28288-K0 5-77 #1< ISCN2D CODE 6X >80 1 28288-K1 28049-U0 5- 77 6-101 NORMAL INTERRUPT CODE RIT 66 F BIT 10 TO STATUS TEST XLTN CØDE7X >R1 28087-V3 6-113 INPUT TO INTERRUPT PRIORITY 38 28289 - K0 5 - 75 28289 - K1 5 - 75 NOT NORMAL INT CODE BIT 04 NOT(PRIORITY 3A + PRIORITY 3C INT PRIO 2B TO EN FAM-IN LINE 2 FAM IN FOR CHE 0 THRU NORMAL INTERRUPT CODE BIT 03 280A8+U1 28087+X0 080910 -NO< SECNSC 28087-4Z 28087-H1 6-113 28288-01 5- 77 28288-00 5- 77 28086+H1 28086+H0 6-115 6-115 LINE 3 FAN IN FOR CHL 0 THRU LINE 1 FAN IN FOR CHL 0 THRU INTERRUPT PRIORITY 2 AND 3 CONTROL DATA 2= Ext. LIVE THTERTUP'S SIZE DRAWING NO. C 60181000 F BITS(08)(09)(10)(11)=ZERO INPUT TO INTERRUPT PRIORITY 3/ A3 4FUNOB REV. LINE & CHANNEL DEVELOPMENT 3: LINE & CHAI PAGE 6-111

			•	
PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A O	280A3-G1	6- 85	28087-AA	CHL O LINE INTERRUPT O - C+00
Ê	28080-K2	6- 99	28087-BA	CHL 7 LINE INTERRUPT 6 - C=06
Bo	280 A3 - M0	6- 85	28087-AK	CHL & LINE INTERRUPT 2 - C=02
B3	29088-13	6=111		CHL 7 EVEN LINE INTERRUPT PRI
CÕ	280A3-F2	6- 85	28087-A0	CHL & LINE INTERRUPT 4 - C+04
Či	28088-H2	6-111	20101 40	CHAN O EVEN LINE INT PRIO
CS	28080 • F2	6= 99	28087-8H	CHL 7 LINE INTERRUPT 4 - C=04
C3	28080-M0	6- 99	28087-80	CHL 7 LINE INTERRUPT 2 - C+02
DO	280A2+H0	6. 87	28087-AH	CHL 1 LINE INTERRUPT 2 - C=02
	280A3+K2	67 85	28087-AS	CHL 0 LINE INTERRUPT 6 . C=06
D1 D2	28081-K2	6- 97	28087-BC	CHL 6 LINE INTERRUPT 6 - C=06
	28081-K2	6- 97	28087-BC	CHL 6 LINE INTERRUPT 6 - C*06




		-		
PIN	ORIGIN/	PAGE	TEST	SIGNAL DEFINITION.
A O	DEST. 280A3-10	6= 85	POINT 28086-AA	CHL 0 LINE INTERRUPT 1 - C=01
Ã3	28080-P2	6- 99	28086-RA	CHL 7 LINE INTERRUPT 7 - C#07
Bū	280A3-S0	6- 85	28086-AK	CHL O LINE INTERRUPT 3 - C=03
83	28088-Q3 28083-G2	6-111 6- 85	28086-A0	CHL 7 ODD LINE INTERRUPT PRI CHL 0 LINE INTERRUPT 5 - C=05
CO C1	28088+M3	6-111	20000040	CHAN O ODD LINE INT PRIO
ÇŞ	28080-02	6- 99	28086-8H	CHL 7 LINE INTERRUPT 5 . C=05
C3	20080-50	6. 99	28086-80	CHL 7 LINE INTERRUPT 3 - CEO3
DO	280A2=S0 280A3=P2	6= 87 6= 85	28086-AH 28086-AS	CHL 1 LINE INTERRUPT 3 - C±03
D1 D2	28081-P2	6- 97	28086-8C	CHL 6 LINE INTERRUPT 7 - C=07
-			-	




PIN		PAGE	TEST Point	SIGNAL DEFINITION.
A O	2R0A6-11	6-121	280A7-AA	SELECTED STATUS BIT #8 TO TEST
A3	2R0A5-I1	6-123	280A7-8A	SELECTED STATUS BIT 11 TO TEST
BO	2A1A06P02R-08			
80	1A4A06J068=08			
_ •	1A0A4-Q1	2- 59		AFI FATED ATATUS DIT 40 TO DO
91	2A1A06P02B-07			SELECTED STATUS BIT 48 TO DO
	1A4A06J068-07			
	14044-00	2- 59		
82	2A1A06P02C-02			
	144A06J06C-02			
	1A0A2-X0	2- 61		
83	2A1A06P02C-01			SELECTED STATUS BIT 10 TO DO
	1A4A06J06C-01			
	14042-X1	2- 61		
C O	28262-S1	5- 89		BDP FAULT INDICATOR
Či	28282-S0	5- 89		
C2	28282-N0	5- 89		
C3	2R2B2+N1	5- 89		ARITH OVEL INDICATOR
	28282-10	5- 89		ARTIM OVEL INDIDATOR
DO				CVCCUCUT OVERELOW THE PRIVER
D1	28282-T1	5= 89		EXPONENT OVERFLOW IND DRIVER
D2	280A9-V3	6+101	0-15-05	CLEAR INTERNAL FAULTS SENSED
D3	280A9-P1	6-101	280A7-8D	NOT(CLEAR S/H INTERRUPT)
€0	2A1A06P02R-10			
	1A4A06J069-10			
	140A2-V0	2- 61		
E1	2A1A06P02B-09			SELECTED STATUS BIT 69 TO DO
	1444063068-09			
	14042-V1	2- 61		
E5	2A1A06P02C-04			
	1A4A06J06C-04			
	140A2-01	2- 61		
€3	2A1A06P02C-03			SELECTED STATUS BIT 11 TO DO
E .	1A4A06J06C-03			SECCOTES BYNIOS SET TE TE
	1A0A2-Q0	2= 61		
F 0	280A9-Q1	6=101		CLEAR XLTN OR F REG RIT 08
F1	280A5-NO	6-123	280A7-AD	SELECTED STATUS BIT NO TO TEST
		5+ 89	EGON, ND	SECTION STATES
F2	28282-M0	5- 89		DIVIDE FAULT INDICATOR DRIVER
F3	28282-M1			CLEAR XLTN OR F REG BIT 09
GO	28049+00	6-101		F REG BITS (00)(01)(04)(05)=0
G1	280A8-81	6-109		
G2	28146-03	6- 13		SET S/M INTERRUPT ON COMPL
G3	28146-02	6- 13		
ΗO	2A1A06P06A-04			
	1A4A06J18A-04			
	1C1B9-H1	3 ₋ 19		
H1	2A1A06P06A+03		-	SET OVERFLOW FF
	1A4A06J18A-03			
	1C189+H0	3= 19		
H2	2A1A06P06A-01	-		SET DIVIDE FAULT FF
,	चथच्याच्या रहत वर्ग			

6-116 Rev A

-other bil on 6-105.





CHAN X STATUS FAN-IN BIT XX COSTOG >DI COSTOO >C3 CISTOO >43 Caston >Ca 38106 >00 13 SELECTED STATUS BITS TO TEST 048T06 >H1 SIGNAL DEFINITION. B2 STATOO C48⊺00 >H2 DEST. 280A1-K3 280A2-A0 28189-V3 CHL 2 STATUS FAN IN BIT 06 CHL 1 STATUS FAN IN BIT 00 C58100 >F3 C6STO6 >60 28189-V2 CLEAR TYPEWRITER REPEAT FF C68100 >63 28 A8-L0 SELECTED STATUS BIT ON TO TEST
CHL 3 STATUS FAN IN BIT OO
CHL 3 STATUS FAN IN BIT O6
CHL 3 STATUS FAN IN BIT O6
CHL 2 STATUS FAN IN BIT OO
CHL 0 STATUS FAN IN BIT OO C7ST00 >62 OAA 00ST08 >61 280A9-51 COSTOR >K3 QAF 286A3-A6 6- 85 286A2-K3 6- 87 286A3-K3 6- 85 281A5-13 6- 19 281A5-17 6- 19 ISTO8 >KO CISTO2 >K2 CHL 1 STATUS FAN IN BIT 06 CHL 0 STATUS FAN IN BIT 06 OAF 28T08 >40 C2STO2 >12 NOT CHAN 2 BUSY TO STATUS FI затов 🥍 280 A6-R0 CHL DESIGNATOR BIT 01 TO XLTOR CHL DESIGNATOR BIT 00 TO XLTOR 28-A6-U2 O A Q NOT CHAN O BUSY TO STATUS FI 2B1A5-B2 Q A D CHL 7 STATUS FAN IN BIT 06
CHL DESIGNATOR BIT 02 TO XLTOR
CHL 5 STATUS FAN IN BIT 00
CHL 6 STATUS FAN IN BIT 06
CHL 6 STATUS FAN IN BIT 06
CHL 7 STATUS FAN IN BIT 06
CHL 7 STATUS FAN IN BIT 00
CHL 6 STATUS FAN IN BIT 00
CHL 5 STATUS FAN IN BIT 06
CHL 4 STATUS FAN IN BIT 00
ZBCAT-BR
2B0A6-AD
CHL 4 EXTERNAL STATUS BIT 08
SELECTED STATUS BIT 08
THE STATUS FAN IN BIT 02
CHL 6 STATUS FAN IN BIT 02
CHL 6 STATUS FAN IN BIT 02
CHL 7 EXTERNAL STATUS BIT 08
SELECT PAUSE FAN IN BIT 02
CHL 3 STATUS FAN IN BIT 02
CHL 1 STATUS FAN IN BIT 02
CHL 1 STATUS FAN IN BIT 02
CHL 0 STATUS FAN IN BIT 02
CHL 1 STATUS FAN IN BIT 02
CHL 1 STATUS FAN IN BIT 02
CHL 1 STATUS FAN IN BIT 02
CHL 0 STATUS FAN IN BIT 02
CHL 1 STATUS FAN IN BIT 02
CHL 1 STATUS FAN IN BIT 02
CHL 0 STATUS FAN IN BIT 02
CHL 1 STATUS FAN IN BIT 03
CHL 2 STATUS FAN IN BIT 03
CHL 3 CHL CHL 7 STATUS FAN IN BIT 06 4STO8 \$10 C4ST02 >M2 _H3< STATO2 28645-112 6-123 QAJ 28-82-An 28381-K3 C5STO2 >L3 OAG 28 nBn-An 6- 99 CESTO2 >13 78T08 >40 28A82-K3 C7STO2 >L2 28:83-K3 28:83-A0 OBX 28 A7-T2 Q A X 28 n B3 - Wn B 2 2 CISTO4 >P3 OAT 2BAA1-Mi 28 à 81 - MÎ C2STO4 >83 OAV 280A9-40 THRREP PI 280A2-WA OAL ZBAAZ-MI Овѕ CHL 7 EXTERNAL STATUS BIT 08 CHL 6 EXTERNAL STATUS BIT 08 2BnBn-wn CSSTIO >YO CHL 6 EXTERNAL STATUS BIT 0B
CHL 7 STATUS FAN IN BIT 02
CHL 5 STATUS FAN IN BIT 02
CHL 5 STATUS FAN IN BIT 02
CHL 0 EXTERNAL STATUS BIT 10
CHL 5 EXTERNAL STATUS BIT 08
CHL 4 STATUS FAN IN BIT 02
SELECTED STATUS BIT 10 TEST
SELECTED STATUS BIT 10 TO TEST
CHL 4 EXTERNAL STATUS BIT 10
CHL 6 STATUS FAN IN BIT 04
CHL 2 STATUS FAN IN BIT 04
NOT TW REPEAT TO STATUS FI C58T04 >13 2808C-M OBZ CESTIO >YI CESTO4 >N3 2BñA3-X7 28046-8x OBU 280A6-AJ 78T10 >40 CHAN DESIGNATOR BITS TO XLTR C7ST04 >82 B1 CLRREP 2 M3< STATO4 28ñA7-13 6-117 2B0A7-BK ENCLRP >C 28ñ83-X3 CHDSO >E1 Løgo >I 28681-A3 2BrA7-w3 6-117 2BrA1-X3 6- 89 280A7-81 280A6-AT USED >53 28686-A3 6- 99 286A1-A3 6- 89 U2< 1CHDSO 281A7-G1 281A7-G0 NOT TW REPEAT TO STATUS FI 288A0-A3 6- 91 CHL 3 STATUS FAN IN BIT 04 CHL 1 STATUS FAN IN BIT 04 28 A2-A3 28189-G3 NOT TH BUSY TO STATUS FI 28189-G2 286A3-A3 CHL 0 STATUS FAN IN BIT 04
CHL DESIGNATOR BIT 01 TO XLTOR
CHL 4 STATUS FAN IN BIT 04
CHL DESIGNATOR BIT 01 TO XLTOR
CHL 1 EXTERNAL STATUS BIT 10
CHL 5 STATUS FAN IN BIT 04
CHL 7 EXTERNAL STATUS BIT 10
CHL 3 EXTERNAL STATUS BIT 10 CHDS2 >F1 280A6-E0 28083-A3 010T 208 28ñA5-Eñ 6-123 28ñA2-X3 6-87 28 6- 95 28046=BU 28880-X3 6- 99 287A0-X3 <u>so</u>< 2chds≀ CHL DESIGNATOR BIT ON TO XLTOR CHL DESIGNATOR BIT ON TO XLTOR 6-121 281A5-E1 280A6-BS CHL 5 EXTERNAL STATUS BIT 10 280A6-BZ CHL 6 EXTERNAL STATUS BIT 10 28682-X3 6- 95 QвJ 28AB1-X3 6- 97 28185-82 6- 21 28185-83 28185-12 NOT CHL 4 BUSY TO STAT FAN-IN NOT CHL 6 BUSY TO STAT FAN-IN 28185-I3 6- 21 2A188-E3 6- 53 2A188-E2 6- 53 FNXX6 >J1 CONTROL DATA EVEN STATUS FAN-IN NOT CHAN SEL BIT 01 ON 7X NOT CHAN SEL BIT 00 ON 7X 2A188-C2 C 60181000 DEVELOPMENT PAGE 6-121 OC:280A6 PART NO. 183987 6-121

CHAN X STATUS FAN-IN BIT XX costoi >C3 18T07 >DO CISTOI >A3 ORIGIN/ DEST. PAGE SIGNAL DEFINITION. 38T07 >00 castoi >B3 13 SELECTED STATUS CHL 2 STATUS FAN IN BIT 07 280A1-P3 BITS TO TEST CHL 1 STATUS FAN IN BIT 01 28189-03 CLEAR TYPEWRITER FINISH FF SELECTED STATUS BIT 01 TO TEST 2 82< STATO1 28189-U2 28748-G0 6-27 4ST07 >H1 C4STO1 >H2 28 141 -G0 28 145 -P3 CHL 3 STATUS FAN IN BIT 01 CHL 3 STATUS FAN IN BIT 07 55T07 >#0 C5ST01 >F3 ENABLE CLEAR TW FINISH FF CHL 2 STATUS FAN IN BIT 01 CHL 0 STATUS FAN IN BIT 01 CHL 1 STATUS FAN IN BIT 07 28 A9-TO 28 A1-GO С68Т07 ><mark>G0</mark> C6ST01 > G3 28-A3-G0 28 A2-P3 C7ST01 >62 78T07 >F0 28c A3-P3 CHL 0 STATUS FAN IN BIT 07 COSTO3 >K3 NOT CHAN 3 BUSY TO STATUS FT CHL DESIGNATOR BIT 01 TO XLTOR CHL DESIGNATOR BIT 00 TO XLTOR NOT CHAN 1 BUSY TO STATUS FI CISTO3 >K2 287A6-113 6-121 Q A E 281A5-C3 6- 19 28080-P3 6- 99 C2STO3 >12 28780-P3 6- 99 28785-U3 6-123 CHL 7 STATUS FAN IN BIT 07 CHL DESIGNATOR BIT 02 TO XLTOR сэвтоз >ЛЗ CHL 5 STATUS FAN IN BIT 01
CHL 6 STATUS FAN IN BIT 01
CHL 0 EXTERNAL STATUS BIT 11
CHL 7 STATUS FAN IN BIT 01 28ñ82-Gñ 6- 95 28ñ81-P3 6- 97 OAG SMBUSY $\frac{0.0}{0.1}$ C3BSYA ≥D3 H3< STATO3 48T11 >10 C4ST03 >M2 28581-65 28582-P3 CHL 6 STATUS FAN IN BIT 01 CHL 5 STATUS FAN IN BIT 07 28783-67 28783-67 CHL 4 STATUS FAN IN BIT 07 CHL 4 STATUS FAN IN BIT 01 C58T11 >M1 C5STO3 >L3 CHL 4 STATUS FAN IN BIT 01


SELECTED STATUS BIT 03 TO TEST
CHL 4 EXIEMNAL STATUS BIT 11


SELECTED STATUS BIT 11 TO TEST
CHL 2 STATUS FAN IN BIT 03
CHL 2 STATUS FAN IN BIT 03
CHL 2 EXIEMNAL STATUS BIT 11

SELECT PAUSE FAN IN ODD STATUS
CHL 3 STATUS FAN IN BIT 03
CHL 1 EXIEMNAL STATUS BIT 11
CHL 3 EXIEMNAL STATUS BIT 11
CHL 3 TATUS FAN IN BIT 13 O A G 6-117 28 647 -W2 cestos > 1328nB3-V3 6- 93 287A7-A3 287A1-S1 2BOA7-BA 78T11 >LO C7ST03 >12 Овх 28r 81 - S1 OSTO9 >MO COSTO5 > 0.3 280A1-V3 2BAA9-BI 6-101 28cA6-51 CISTOS >P3 280A0-V3 O A T 280A5-8Y 280A5-BY CHL 3 EXTERNAL STATUS BIT 11
CHL 1 STATUS FAN IN BIT 03
CHL 0 STATUS FAN IN BIT 03
280A5-AH CHL 7 EXTERNAL STATUS BIT 11
CHL 7 STATUS FAN IN BIT 03
CHL 6 EXTERNAL STATUS BIT 11
CHL 7 STATUS FAN IN BIT 03
280A5-BX CHL 0 EXTERNAL STATUS BIT 09
280A5-AJ CHL 0 EXTERNAL STATUS BIT 11
CHL 4 STATUS FAN IN BIT 03
SELECTED STATUS BIT 05 TO TEST
280A7-AD SELECTED STATUS BIT 09 TO TEST
280A7-BQ SELECTED STATUS BIT 09 TO TEST
CHAN 6 STATUS FAN-IN - BIT 05
280A7-BQ SELECTED STATUS BIT 07 TO TEST bestos >#1 C2ST05 >#3 287A2-51 287A3-51 T E 2 B 1 G Q A V 3ST09 >U1 C3ST05 >P2 28080-V3 28081-V3 286B0-51 28782-S1 28743-V2 OAL C4ST05 *R3 28783-ST 6- 93 :58T09 >^{VC} C5ST05 > T3 28-A8-N1 Овг 285A7-F1 6-117 CESTOS >N3 28783-V2 6- 93 28781-63 6- 97 O B U 78T09 >U0 SELECTED STATUS BIT 07 TO TEST CHL 2 EXTERNAL STATUS BIT 09 CHAN 7 STATUS FAN-IN - BIT 05 CHAN 2 STATUS FAN-IN - BIT 05 28-A7-T3 28-A1-V2 C78T05 >#2 CHAN DESIGNATOR BITS TO XLTR M3 STATOS 28683-G3 6- 99 285A1-G3 6- 89 ENCLFN >C1 281A6-00 281A6-01 NOT TW FINISH STATUS BIT 09 CHDSO >E1 B5STAT >S3 CHAN 3 STATUS FAN-IN - BIT 05 CHAN I STATUS FAN-IN - BIT 05 28 A C - G3 287 A2-G3 11-94182 S/M BFR BUSY TO STATUS FAN-IN 2B1A6-Tō 6~ 13 6~ 85 CHAN O STAT FAN-IN - RIT 5 COMPUTER RUNNING TO FAN OUT CHL 4 STATUS FAN IN BIT 05 COMPUTER RUNNING TO FAN OUT 28nA3-G3 28083-G3 6-103 6- 93 U3< 2CHDS2 28 H4-H1 287A8-13 6-109 6- 87 ILL. WRITE TO BIT 05 OF STATUS CHL 1 EXTERNAL STATUS BIT 09 CHDS2 >F1 EN ILLEGAL WRITE TO STATUS 05 CHAN 5 STAT FAN-IN - RIT 05 28549-86 6-101 28-B2-G3 CHAN 5 SIAI FAN-IN - RII 09
CHL 7 EXTERNAL STATUS BIT 09
CHL 3 EXTERNAL STATUS BIT 09
CHL DESIGNATOR BIT 02 TO XLTOR
CHL DESIGNATOR BIT 02 TO XLTOR
CHL DE SEXTERNAL STATUS BIT 09 28 nBn-V2 6- 99 6- 91 286A6-F1 6-121 28242-V2 28:85-42 6- 95 28:85-63 6- 21 28:85-62 6- 21 28:85-83 6- 21 28:85-83 6- 21 280A5-BZ CHL 6 EXTERNAL STATUS BIT 09 NOT CHL 5 BUSY TO STAT FAN-IN NOT CHL 7 BUSY TO STAT FAN-IN 2A1A06P06C=06 1A4A06J18C-n6 10783-K1 2- 49 2FNXX6 >11 241406P06C-05 NOT (GO FE) TO BC CONTROL DATA ODD STATUS FAN-IN 1A4A06J18C-05 NOT CHAN SEL BIT n2 ON 7X C 60181000 2A1B8-D2 6- 53 DEVELOPMENT LOC:280A5 PART NO.183987 PAGE 6-123

PIŊ	ORIGIN/ PAGE DEST.	TEST POINT	SIGNAL DEFINITION.
ΑO	2A0A7+T3 6+133		CHL O NOT (BUS TO O) TO CONT A
A 3	2A0B2-R1 6-131	. 2AOB2-AA	CHL 3 EN. INTERRUPT ON COMPL.
80	24087-R1 6-125	2A087-AA	CHL O EN. INTERRUPT ON COMPL.
B1	2A0A4-T0 6-157		CHAN O TEST OPR COMPLIPE
B3	24085-D3 6-159)	CHAN 0 - NOT (EXT REJECT ON CONN + FCN)
CO	240B9+G0 6=143	2A0B9-AF	CHL O FAN OUT BIT 17 D4 TO OU
C1	2A0B8-G0 6-147	24088-AF	CHL 1 FAN OUT BIT 17 D4 TO OU
C2	280A3-N1 6- 85		CHAN O EXT REJ STAT TO FAN+IN
C3	280A3=N0 6= 85	i	
ĎΟ	2A0B2-C0 6-131		CHL A ACTIVATE CHL CONTROL A
D1	2A0A7=F1 6=133		CHL O CHANNEL ENABLE TO CONT A
D2	281A5-G2 6- 19		NOT CHAN O BUSY TO TEST/STATUS
D3	2B1A5+G3 6+ 19	•	
E0	280A4-G0 6-103		


6-124 Rev A





							A A Company of the Co	
			*					
						Same to the second		
								그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그


			and the state of the state of the state of		•			
			•.					
		AND AND AND SHARE TO SHARE	And the second of the second o					(All the All Annual Companies of the
		网络凯萨萨斯斯 医二甲二二甲二甲二甲二甲二甲二甲二甲二甲二甲二甲二甲二甲二甲二甲二甲二甲二甲二						
							e de la compansión de la c	
					,		그 그 그 그 그 그 그 그를 했다.	
					`			
							and the state of t	
		Contration (Section	 一、大学、大学、大学、大学、大学、大学、大学、大学、大学、大学、大学、大学、大学、					
			1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1					
				ARRAMA NA SANTANIA				
		ा प्रश्निक विकास स्थापन है है है। जन्म के बीच के समुद्रा स्थापन के स्थापन						
			en en en en entrekken kraken en j					
		alperativa at N. Biadonae ee di	problem of 18,086 and a company					
	•							
PIN	ORIGINA						*	
40 0 2 5	DEST.	PAGE TEST POINT	T SIGNAL DEFINITION.					
A3	24046-T	3 6-135	CHL 1 NOT (BUS TO 0) TO CONT A					
80	2A0A7+G:	1 6-133	CHL 3 ENABLE ASSY/DISASSY CHL 0 ENABLE ASSY/DISASSY					
81 83	24044-U1 24085-E2		CHAN 1 TEST OPP COMPLIAGE					
CO		and the same of th	CHAN 1 NOT (EXT REJECT ON CONN + FCN)					
Ci	2400000	SVDDOME	BZ CHL 1 FAN OUT BIT 18 D4 TO OU					
C2	EUANS-117	04.0/	CHAN 1 EXT REJ STAT TO FAN-IN					
C3	280A2-NO 2A0B2-C1	6=131	CHL 1 ACTIVATE OHL GONTROL A				•	
D1 D2	2A0A6=F1 2B1A5=F2	6-135 6- 19	CHL 1 CHANNEL ENABLE TO COST A					
D3	281A5+F3	6- 19	NOT CHAN 1 BUSY TO TEST/STATUS					
E0	280A4-01	6-103	The second of th					
			•					6-126 Rev A




CHL 1 CLEAR CHL AND EXT EQUIP CHL 1 EXTERNAL REJECT SIGNAL 28044-00 6-103 COC COFØ18 244A02J03E-03 8 C1 C1FØ18 2A4A02J04E=03 1334 A0416 FI C2FØ18 E3 2A4A02J03E-04 15 FO< C3FØ18 24080+J3 6-155 24080-BZ CHL 3 FAN OUT BIT 18 D4 TO OU 2A081-J3 6-151 2A081-BZ CHL 2 FAN OUT BIT 18 D4 TO OU B3 CIREJT 6 BO COENAD 16 I1 CIENAD 244A02J04D-08 1334 A0315 10 C2ENAD CHL 1 EXTERNAL SELECT SIGNAL 28184 = X3 6 = 29 28184 = X2 6 = 29 280 A 2 = N3 6 = 87 280 A 2 = N2 6 = 87 C2 C3
← CIRJST L8 A3 CSENAD QAL D4 BIT 18 TO CHL 0-3 FAN OUT **(**c) 6= 87 6=147 2A0B8=80 CHL 1 PRESET STATUS TO FAN 16 CHL 1 FAN OUT BIT 22 D4 TO OU CHL 0 FAN OUT BIT 22 D4 TO OU 240RA_FF2 24089#F2 6-143 24089-80 281A5*E3 6* 19 281A5*E2 6* 19 2A0A3*G1 6*137 CHL 2 ENABLE ASSY/DISASSY
CHL I ENABLE ASSY/DISASSY
CHL 1 EXTERNAL CONNECT SIGNAL 2A0A6-G1 6-135 1010 03 QO CIWRTE 2A4A02J03D-05 2A4A02J04D-05 P1 C1ACRC 1 3 A 2A4A02J03D-06 CIACRD >PO WRITE CHL 1 ACTIVATE READ 2A0B6-P0 6-127 2A087-P0 6-125 CHL O ACTIVATE READ 280A2+D2 6= 87 280A2-D3 6= 87 CHAN 1 NO RESPONSE STATUS TO 280 A4 - VO 6-103 6-103 NOT CHAN 1 CLR CHAN ACTIVITY 280A4-V1 READ 1 CHL 1 FAN OUT D4 FUNETION XLT 2A0B3-11 6-129 2 UO CIREAD 281A3=X3 6= 37 281A3=X2 6= 37 D4 BIT 22 TO CHL 0=3 FAN OUT CIEXPE > 280A2+D0 - 6+ 87 280A2-D1 6- 87 2A0B0-F2 6-155 2A0B0-B0 CHAN 1 PE STATUS . FAN-IN CHL 3 FAN OUT BIY 22 D4 TO OU CHL 2 FAN OUT BIY 22 D4 TO OU CHL 1 EXTERNAL REPLY TO CONT A 63 CIREPL 2A0B1-F2 6-151 2A0B1-B0 2A0A6-H3 6-135 2A0A6-K0 6-135 2A0B2-P0 6-131 CHL 1 INTERNAL PARITY ERROR CHL 3 ACTIVATE READ 2A0B3-P0 6-129 CHL 2 ACTIVATE READ 2A4A02J03E-08 CIINPE >M3 244AD2JD4F+08 ΑB 2A4A02J03E-07 2A4A02J04E-07 CHL 1 EXTERNAL PARITY ERROR 13 CIPEST CHL 1 CLEAR TO EXTERNAL EQUIP 2A4A02J03F-03 2A4A02J04F-03 2A4A02J03F-04 2A4A02J04F = 04 24046-L3 24044-E2 CHL 1 ENABLE TERMINATION
CHL 1 NOT(REPLY ON CONN/FUNC)
CHL 1 ACTIVATE READ AOT U3 CIENTX 240B6+J0 6+127 CHL 1 ACTIVATE READ TO CONT C
CHL 1 NOT(OPERATION GOMPL F/F)
CHL 1 OPERATION COMPLETE 24046=03 24046-02 6 A ØR 2 9 BP 24085-U1 6=159 2A0A6-P3 2A0A6-B3 CHL 1 NOT(WRITE) TO CONTROL C CHAN BT O CITEST >B! 8 CIENTR >82 2B0A4+R0 6=103 2B0A4+R1 6=103 CHL 1 TERMINATE TO COMHON B 2A0A6-G3 6-135 CHL | ENABLE DATA SIGNAL FF 2A0B7-11 6-125 2A0B6-AA CHL 1 EN, INTERRUPT ON COMPL, 2A4A02J03C-08 FF A h12 U2 CITRCL 2A4A02J04C-08 2A4A02J03C-07 CHL 1 EXTERNAL BUST SIGNAL TOTO 0 AQ 2A4A02J04C=07 2A0A6=K3 6=135 CHL 1 END OF RECORD TO CONT A 6 \$2 COF014 AX O 2A0B2-J0 6-131 2A0B9-K0 6-143 2A0B9-AR 2A0B8-K0 6-147 2A0B8-AR 2A4A02J03D-03 CHL 1 EN HORD COUNT CONTROL
CHL 0 FAN OUT BIT 14 D4 TO OU
CHL 1 FAN OUT BIT 14 D4 TO OU
CHL 1 EXTERNAL HRITE SIGNAL 8 S3 C1FØ14 1334 B4415 Y2 C2F014 16 V3 C3FØ14 COGØ14 >H3 2A4A02J04D=03 2A4A02J03D=04 2A4A02J04D=04 2B0A2=02 6= 87 2B0A2=03 6= 87 2A0A6=F3 6=135 8 HI< COFØ22 CIEØRA >50 14 DR 6 HO CIFØ22 COG022 >11 CHAN 1 INT TO STATUS FAN-IN CHL 1 NOT (READ) TO CONTROL C 16 M1 C2FØ22 U1 CIERNO 334 A1415 HO C3FØ22 CHAN 1 NOT(END OF REGORD) ←
WORD COUNT CONTROL
CHL 1 TERMINATE OR CLEAR
CHL 1 ENABLE O REG XMISSION
NOT CHAN 1 READ STATUS TO FI CIDLER >01 2A0A6-E1 6-135 8 JI< COACRD U2 24846-K1 6=135 CIENCC >S1 2A0A6-U0 6-135 2B0A2-E0 6- 87 6 JO CIACRD A1316 NI CZACRD 280A2*E1 6- 87 2A0B1-K0 6-151 2A0B1-AR CHL 2 FAN OUT BIT 14 D4 TO OU 2A0B0-K0 6-155 2A0B0-AR CHL 3 FAN OUT BIT 14 D4 TO OU 15 NO CSACRD RO CIENDS 280A2-01 6- 87 28182-M3 6- 33 NOT CHAN I WRITE STATUS TO FI CIEIØC >R1 ÓBZ 28182*M2 6- 33 284802J03D-02 284802J04D-02 284802J03D-01 D4 BIT 14 TO CHAN 0-3 FANOUT ONTROL DATA CHL 1 EXTERNAL READ SIGNAL CHANNEL I 2A4A02J04D-01 280A4-U0 6-103 NOT CHAN 1 GLR CHAN INTERRUPT A CONTROL C 60181000 2B0A4*U1 6*103 DEVELOPMENT LOC: 2AOB6 PART NO. 185415 6=127 PAGE 67127 SER OOL

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
ΑŪ	240A3-T3	6-137	, 01,11	CHL 2 NOTCHIS TO DE TO CONT A
A 3	24082-K3	6-131		CHL 2 NOT(BUS TO 0) TO CONT A CHL 3 FAN OUT D4 FUNCTION XLT
8.0	2A087-K3	6-125		CHL O FAN OUT D4 FUNCTION XLT
B1	2A0A4-U0	6-157		CHAN 2 TEST OPR COMPLIPE
83	24085-E3	6-159		CHAN 2 NOT (EXT REJECT ON CONN + FCN)
C 0	2A089-H1	6-143	2A089-AG	CHL O FAN OUT BIT 15 D4 TO OU
C1	24088-H1	6-147	2A088-AG	CHI 4 CAN OUT BIT 15 D4 TO OU
C 2	280A1-N1	6= 89	2.10=- AG	CHL 1 FAN OUT BIT 15 D4 TO OU CHAN 2 EXT REJ STAT TO FAN-IN
C3	290A1-N0	6= 89		CHAN E EXT REJ STAT TU FAN-IN
D O	240B2-F1	6-131		CHL 2 ACTIVATE CHL CONTROL A
D1	240A3-F1	6=137		CHL 2 ACTIVATE OHL CONTROL A
D2	281 A5 - M3	6+ 19		NOT CHAN 2 BUSY TO TEST/STATUS
D3	28145-M2	6- 19		101 0HM 2 0031 10 1821/21X102
ΕÒ	28084-G0	6-105		


6-128 Rev A






PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
ΑÜ	2A0A2-T3	6=139		CHL 3 NOT (BUS TO 0) TO CONT
A 3	24042+N1	6-139		CHL 3 ACTIVATE CHL CONTROL
80	2 A O A 7 = N1	6-133		CHL O ACTIVATE CHL CONTROL
91	24044-T1	6-157		CHAN 3 TEST OPR COMPLIPE
B3	24085-G2	6-159		CHAN 3 NOT(EXT REJECT ON CON
				+ FCN
CO	24087 - DO	6-125		CHL O ACTIVATE CHL CONTROL
C1	2A0B6-D0	6-127		CHL 1 ACTIVATE CHL CONTROL
C2	280A0=N1	6= 91		CHAN 3 EXT REJ STAT TO FAN-I
C3	280A0 = NO	6- 91		
D0	240B2-F0	6-131		CHL 3 ACTIVATE CHL CONTROL
Ď1	240A2+F1	6-139		CHL 3 CHANNEL ENABLE TO CONT
0.2	281A5-L2	6= 19		NOT CHAN 3 BUSY TO TEST/STAT
D3	281 A5 . L3	6= 19		
EO	28084=01	6-105		


6-130 Rev A






EXT AYPLY. — 1070
B21 3 H3
7


2 COREPB^{N3} (6-1255)




A 7070 H3



EXT PAPLY. — 7070 B21 B3. H3.







C3BPBU >NO 10 CHL 0 FAN OUT BIT 03 04 10 0C CHL 0 FAN OUT BIT 11 04 TO 0L CHL 1 FAN OUT BIT 03 04 TO 0L CHL 2 FAN OUT BIT 03 04 TO 0L CHL 2 FAN OUT BIT 11 04 TO 0L CHL 3 DELAYED EOR TO CONT A 2A0A9-AG 2A0A9-BH 24049-H1 6-141 6-141 C3ØPBU >Ø1 1 2AOA8-AG AQ COFØO3 TH-IASAS 6-149 2A0A1-AG CHANNEL TYPE SELECT 3507 24-BIT 6-149 2A0A1-BH 16 BO C1FØ03 2AFB2-Q1 6-131 2B1A4-B2 6- 35 2B1A4-B3 6- 35 C3ØPBU >P1 15 6 B1 C2F003 C3BPBU SO 14 BR D4 BIT 03 TO CHAN 0-3 FANOUT 033507 >RO L5 EO C3FØ03 CHL 3 EXTERNAL DATA SIGNAL KO CSINPE 244A04.103D-09 C3ØPBL >M1 <u>8 M2</u>< C0FØ07 F1< C3CENA **C3** C3BPBL >L1 1-050L40A4A5 6 M3 C1FØ07 033506 >R1 C3ØPBL >PO 1334 16 R3 C2FØ07 O A K 28183-H3 6- 31 6-31 6-145 2ACAB-BH 6-153 2ACAC-BH 6-153 2ACAC-AG D4 BIT 07 TO CHL 1-3 FAN OUT CHL 1 FAN OUT BIT 11 D4 TO OL CHL 3 FAN OUT BIT 11 D4 TO OL CHL 3 FAN OUT BIT 03 D4 TO OL 28183-H2 C3BPBL >LO DR 15 R2 C3FØ07 CSENTX >UD 13 PLR SAUVO-ES CHAN 3 NOT (END OF RECORD) + WORD COUNT CONTROL


CHL 3 NOT(ENABLE OL TO FAN IN)

CHL 3 CHANNEL ENABLE TO CONT A


CHL 3 NOT(READ) TO CONTROL C 24~44-UZ ZACB2-DI 2AnB2-Un C3ACTC >N1 CHL 3 FORWARD ASSY/DISASSY CHL 3 ENABLE ASSY/DISASSY CHL 3 ENABLE DATA ENABLE FF 2AAB3-NA 6-129 6-127 24-86-43 24-88-80 CSENAD >G1 6-131 6-159 6-159
2A-08 6-125
2A-082-M- 6-121
1 2B1A5-L1 6- 19
2B1A5-L0 6- 19
2A4A04J03E-05
2A4A04J04E-05
44A04J07 24085-U2 24087-NO CHL 3 NOT (ENABLE OU TO FAN IN CHL 3 ACTIVATE WRITE <u>SO</u>< C3ØUTU T E 2 CHL 3 EXTERNAL REPLY TO CONT . EN CHAN 3 TO COMMON CONTROL CHL 3 EXTERNAL REJECT SIGNAL сзивко >6 13 T E 2 B 4 2 244404.104F-06 2B1A2-H2 6- 39 2B1A2-H3 6- 39 D4 BIT 11 TO CHL ^-3 FAN OUT S1< C3ØLTL 2A4A04J04F-02 2A4A04J03E-01 CHL 3 EXTERNAL REPLY SIGNAL V1< C3RUØU T E 2 A 2 3 CO-340LADAFAS 2AnB2-M3 6-131 2AnB2-U2 6-131 2AnB2-Sn 6-131 CHL 3 INTERNAL PARITY ERROR CHL 3 TERMINATE OR CLEAR
CHL 3 END OF RECORD TO CONT A
O LWR PARITY GENERATED-CHAN 3 MARK 2A0A0-B0 2A0A0-B0 2A0B2-02 6-153 6-153 _U1< C3RLØL NOT (OL PARITY GENERATED) CHL C3ACHR >H 6-131 CHL 3 ENABLE TERMINATION
CHL 3 RESUME FROM BLOCK CONT.
0 LOWER PARITY RECEIVED CHL 3
CHL 0 FAN OUT BIT 07 D4 TO OL
CHL 1 FAN OUT BIT 07 D4 TO OL CSTRCL >K1 2AnA6-X2 C3RESH >MB EG-GAGAS 6-153 2AnA9-E3 6-141 ZACA9-BE 6-145 ZACA8-BE 2AnA8-E3 CHL 1 FAN OUT BIT 07 D4 TO OL NOT(OU PARITY GENERATED) CHL 3 CHL 3 ACTIVATE CHL CONTROL C CHL 3 NOT(CLEAR O REG LOWER) O UPPER PARITY GENERATED CHL 3 CHL 3 D4 FAN OUT TO OU REG NOT(OL PARITY RECEIVED) CHL 3 NOT(OL PARITY RECEIVED) CHL 3 2A680-80 2A682-A3 2A080-U0 2A080-C1 2A080-D3 6-153 6-155 6-155 01 00 € C3BCRQ C3BUSØ ≥V3 2A0B0-C0 ва FA-GAGAS 6=153 2Andg-A3 6-155 NOT (OU PARITY RECEIVED) CHL 3 CSACRC >0 2AnA3-X2 6-137 2AnB2-Qn 6-131 CHL 3 CLEAR O REGISTERS
CHL 3 NOT (WRITE) TO CONTROL C B DATA 2BIAS-KI 6- 5 6- 5 C3BPCP >02 63 63 281A0-K0 CHL 3 BLOCK CONTROL REQUEST CSERNC >E1 ±3< C3ENTR 24-83-P2 CHL 3 NOT(OPERATION COMPL F/F)
CHL 3 ACTIVATE READ TO CONT C 244A15J01G-01 CHAN 3 24-BIT IDENTIFIER C3ENDS >63 2A4A15J01H-01 CHAN 3 12-BIT IDENT FROM OU GROUND PIN
CHL 3 FAN OUT BIT 07 D4 TO OL
CHL 2 FAN OUT BIT 07 D4 TO OL
CHL 3 ENABLE OU TRANSMISSION N3 C3CLØL 12 C3CLØU 2A080-U1 2A080-U1 2A0A0-U1 COURTE >P3 CHL 3 ENABLE OL TRANSMISSION CHL 3 D4 FAN OUT TO OL REG NOT((CH 3)(12-BIT MODE)(A/D)) 6-153 втО 2AOAG-CO 281A0-X2 281Ar-X3 CHL 3 NOT (CLEAR O REG UPPER) ZAĎBO-UĎ CHL 3 NOT (BUS TO 0) TO CONT A CHL 3 ENABLE O REG XMISSION Q A R ZAPBZ-AN 247B2-U3 8 A3 COFØ11 CHAN 3 EXT RCVR TO 0 LOWER CHL 1 SUPPRESS WORD MARK OA-OAJAS 15 D2 C1FØ11 CSREAD >E3 ZATAT-VO 2A0A7-A0 2A0A2-A0 CHL 0 SUPPRESS WORD MARK CHL 3 SUPPRESS WORD MARK 6 B2 C2F011 16 D3 C3FØ11 281A5-B1 6-19 281A5-B1 6-19 281A5-B0 6-19 CHAN 3 EXT RCVR TO 0 UPPER EN CHAN 3 BUS TO 0 XFER/XMIT 6 U3< COSPWM H3 C3REPA OAY 8 U2 CISPHM 12 0 8 0 20-1E0L40AAS 15 X3 C28PWM 2A4A04J04F-02 T334 B4416 X2 C38PWM CHL 3 EXTERNAL WORD MARK 2A4A04J04F-01 ÒBE SUPPR WORD MARK TO CHAN 0-3 FANOUT 2A184-BR 6- 57 CONTROL DATA 244A04J01C-08 CHANNEL 3 2A4A04J02C-08 LO K3 CSEØRA C CONTROL C 60181000 B3< C3DLER CHL 3 EXT 24 BIT DEVICE CONNTD 2A4A04J01C-07 DEVELOPMENT 24404J02C-07 ZAĎAZ-VĎ 6-139 ZADAZ-AD CHL 3 SUPPRESS WORD MĀRK ZAĎA3-VĎ 6-137 ZADA3-AD CHL 2 SUPPRESS WORD MARK 6-139 LOC: 2A0A2 PART NO. 185437 SER.003









Set blear & upper 12 bits set party Bil.







FO CZEXÎ2 C2 C2EX18 SIGNAL DEFINITION. PAGE ORIGIN/ DEST. E1 C2EX12 B3 C2EX18 CHANNEL 2 FANOUT 2A0A3-V1 6-137 2A0A3-P1 6-137 2A0A3-N0 6-137 CHAN 2 EXT ROVE TO 0 UPPER NOTION PARITY RECEIVED; CHL 2 FROM D4 TO ØU C2FØ12 >HO NOT (OU PARITY GENERATED) CHL P0 C2F112 83< C2F118 2A4A03J01B-04 2A4A03J01B-03 CHANNEL 2 EXTERNAL DATA BIT 1: CHL 2 D4 FAN OUT TO DU REG QAU C0 C1 C2 C3 D0 2A0A3+03 6-137 2A0A3+00 6+137 O UPPER PARITY GENERATED CHL 2A4A03J02B=04 2A4A03J02B=03 J1 J0

C2EX13 #3 CSEX18 CHANNEL 2 EXTERNAL DATA BIT 18 281A0+C2 6+ NOT UPPER PARITY BIT TO CHAN 2 O UPPER PARITY RECEIVED CHL 2 10 C2EX13 <u>6.3</u> C5EX18 281A0 . C3 6- 5 D3 2A0A3=01 6=137 2A4A03J01A=02 C2FØ13 >61 2A4A03JU1A-U2 2AA03JU1A-U1 2A0B3-V2 6-129 2A0B1-RH CHL 2 FAN OUT BIT 23 D4 TO OU 2A0B3-M1 6-129 2A0B1-RE CHL 2 FAN OUT BIT 19 D4 TO OU 2A4A03JU2A-U2 00< C2F113 P3 C2F119 OAH CHANNEL 2 EXTERNAL DATA BIT 12 244403.1024*01 24086-M1 6-127 24081-R0 CHL 2 FAN OUT BIT 22 D4 TO OU 24087-M1 6-125 24081-BJ CHL 2 FAN OUT BIT 21 D4 TO OU 24087-F1 6-125 24081-AF CHL 2 FAN OUT BIT 17 D4 TO OU 24087-V2 6-125 24081-AF CHL 2 FAN OUT BIT 13 D4 TO OU M0 C2EX14 NS CSEXSO LO CZEX14 M2 CSEXSO G1 G2 G3 H0 2A4A03J018-06 C2FØ20 >I3 AOSJO18-05 CHANNEL 2 EXTERNAL DATA BIT 19 2AOA7-XX3 6-133 2AOB1-AS CHL 2 FAN OUT BIT 12 D4 TO OU 2AOB3-F1 6-129 2AOB1-AG CHL 2 FAN OUT BIT 15 D4 TO OU 2A4A03J018-05 01< C2FI14 02F120 2A4A03J028+06 CHANNEL 2 EXTERNAL DATA BIT 19 2A4A03J028+05 2A4A03J01A-03 CHANNEL 2 EXTERNAL DATA BIT 13 2A0B2+M1 6-131 2A0B1-BW CHL 2 FAN OUT BIT 20 D4 TO OU 2A4A03J02A-04 2A4A03J01A-04 2A4A03J01A-03 Ø1 Ø0
€ C2EX15 13 C2EX21 NO C2EX15 K3 CSEXSI 2AAA03JU2A=04

2AA03JU2A=03

2A0B6=71 6-127 2A0B1-R7 CHL 2 FAN OUT BIT 18 D4 TO OU

2A0B6=V2 6-127 2A0B1-R7 CHL 2 FAN OUT BIT 14 D4 TO OU


2A4A03J01B=09


2A4A03J01B=09 C2FØ21 R1< C2F115 P2< C2F121 2A4A03J018-10 2A4A03J02A-05 CHANNEL 2 EXTERNAL DATA BIT 14 2A4A03J02A-06 244A03J02B=09 2A4A03J02B=10 10 CSEX18 CHANNEL 2 EXTERNAL DATA BIT 21 #3 CSEXSS 2A4A03J01A-05 CHANNEL 2 EXTERNAL DATA BIT 14 \$0 € C2EX16 2A4A03J01A-06 2A4A03J018-08 C2FØ22 >F2 CHANNEL 2 EXTERNAL DATA BIT 20 2A4A03J01B=07 2A4A03J01A=08 2A4A03J01A=07 VI CZFIIG 53< C2F122 CHANNEL 2 EXTERNAL DATA BIT 15 OAM 2A4A03J02B-08 2A4A03J02B-07 CHANNEL 2 EXTERNAL DATA BIT 20 244403J024-08 244403J024-07 $\frac{X1}{X0} \leq C2EX17$ CHANNEL 2 EXTERNAL DATA BIT 15 X5 CSEX53 2A0B5=U3 6-159 2A0B5-BT 2A0B5=R2 6-159 2A0B5-BQ 2A0B5=P0 6-159 2A0B5-AQ NOT(BIT 20) CHL 2 BU TO FAN IN NOT(BIT 18) CHL 2 BU TO FAN IN NOT(BIT 12) CHL 2 BU TO FAN IN W1 C2EX17 M2 CZEXZ3 2A0B5-T3 6-159 2A0B5-RS 2A0B5-S3 6-159 2A0B5-RR NOT(BIT 21) CHL 2 BU TO FAN IN NOT(BIT 19) CHL 2 BU TO FAN IN C2FØ23 >E2 2A085-01 6-159 2A085-AP NOTCRIT 13) CHL 2 OU TO FAN IN 2A085-P1 6-159 2A085-AP NOTCRIT 14) CHL 2 OU TO FAN IN V0< C2F117 13< C2F123 0.0 C2PBGU \geqslant_{D}^{D} 2A4A03J01C+01 €1< C2BPBU 2A4A03J01C=02 BO< C2BPBU 2A0B2-V2 6-131 2A0B1-AQ CHL 2 FAN OUT BIT 16 D4 TO OU 2A0B5-00 6-159 2A0B5-AQ NOT(PIT 15) CHL 2 BU TO FAN IN AQ3JQ2C-Q1 CHANNEL 2 EXTERNAL DATA BIT 22 <u> №3</u>< с20РВU 2A4A03J02C-02 6 TDTD 800 CHANNEL 2 EXTERNAL DATA BIT 16 A3 C20PBU 2A4A03J01A=09 2A0B5+R3 6-159 2A0B5-RP NOT(BIT 22) CHL 2 BU TO FAN IN 2A4A03J02A-10 CHANNEL 2 EXTERNAL DATA BIT 16 NOT(BIT 23) CHL 2 OU TO FAN IN CHL 2 NOT(CLEAR O REG UPPER) CHL 2 ENABLE OU TRANSMISSION CHAN 2 EXT PARITY BIT 2 24403J024-09 24085-02 6-159 24085-R0 24043-T2 6-137 24043-50 6-137 √3≤ C2EXP2 2A4A03J01C-05 CHAN 2 EXT PARITY BIT 2 2A4A03J01C-06 2A0B5-R0 6-159 2A0B5-AT NOT(RIT 17) CHL 2 OU TO FAN IN U2


C2EXP2 2A085-00 6-159 2A085-AS 2A4A03J02C-05 2A4A03J02C-06 NOT (BIT 16) CHL 2 OU TO FAN IN CHAN 2 EXT PARITY BIY 2 2A4A03J018-02 2A4A03J018-01 CHANNEL 2 EXTERNAL DATA BIT 17 2A4A03J01C-04 2A4A03J01C-03 CHANNEL 2 EXTERNAL DATA BIT 23 C2BUTU > 2A4A03J02B-02 2A4A03J02B-01 2A4A03J02C-04 CHANNEL 2 EXTERNAL DATA BIT 17 T E 2 A 4 D CONTRO ATA CHANNEL 2 EXTERNAL DATA BIT 23 X3 2A4A03J02C-03 TERM CHANNEL 2-0U C 50181000 T E 2 B 2 0 PAGE 6=151 DEVELOPMENT LOC: 2AOBI PART NO. 184003 SER. 010

EXT DATA BIT XX -05 C3EXOO ÇŞ €3 C3EX06 <u>85</u> €3 C3EX06 ORIGIN/ DEST. SIGNAL DEFINITION. PAGE E1 C3EXOO CHANNEL 3 FANOUT CHAN 3 EXT ROVE TO 0 LOWER 2A0A2=U1 6=139 2A0A2=P0 6=139 2A0A2=L1 6=139 FROM D4 TO ØL C3FØOO >HO C3FØ06 >33 NOT(OL PARITY RECEIVED) CHL 3 NOT(OL PARITY GENERATED) CHL P0< C3F100 #3< C3F106 2A4A04J03B-04 2A4A04J03B-03 B3 OAU CHANNEL 3 EXTERNAL DATA BIT 06 CHL 3 D4 FAN OUT TO OL REG O LWR PARITY GENERATED=CHAN 3 2A0A2+S2 6+139 2A0A2+L0 6+139 #3 H2 C3EX07 JO C3EX01 2444043048-04 2A4A04J04B-03 2B1B0=D2 6= CHANNEL 3 EXTERNAL DATA BIT OF 10 10 10 C3EX01 <u>63</u> €2 C3EX07 28180 eD3 6= 7 24042 eM1 6e139 244404J034 e02 NOT LOWER PARITY BIT TO CHAN 0 LOWER PARITY REGEIVED CHL 3 C3FØ01 >61 C3FØ07 >E3 QO< C3FIOT 24404JJ3A-01 CHANNEL 3 EXTERNAL DATA BIT ON 24042-03 6-139 24040-04 CHL 3 FAN DUT BIT 11 D4 TO DL 24042-02 6-139 24040-08 CHL 3 FAN DUT BIT 07 D4 TO DL 240404JJ4A-02 <u> ₽3</u>< <u>СЗ</u>F107 N3 N2 C3EXO8 M1 € C3EXOS 24043-D3 6-137 24040-BJ CHL 3 FAN OUT BIT 01 D4 TO 0L 24046-R2 6-135 24040-AF CHL 3 FAN OUT BIT 05 D4 TO 0L 24046-R2 6-135 24040-AF CHL 3 FAN OUT BIT 05 D4 TO 0L 24046-R2 6-135 24040-AF CHL 3 FAN OUT BIT 01 D4 TO 0L 240404J03B-06 C3EX02 M3 C3EXO8 C3FØ08 >I3 C3FØ02 >K0 2A4A04_U3B-05
2A4A04_U3B-05
2A0A7=E0 6-133 2A0A0-AS CHL 3 FAN OUT BIT 00 D4 TO OL
2A0A2=E0 6-139 2A0A0-AG CHL 3 FAN OUT BIT 03 D4 TO OL
2A4A04_U04B-06 01< C3F102 #2< C3F108 2A4A04J04B-05 2A4A04J03A-04 CHANNEL 3 EXTERNAL DATA BIT 07 BO CSEXOS <u>r3</u>< c3Ex0a CHANNEL 3 EXTERNAL DATA BIT 01 2A4A04J03A~03 24047+03 6-133 24040-8H CHL 3 FAN OUT BIT 08 D4 TO 0L
244404J044-03 24043-RZ CHANEL 3 EXTERNAL DATA BIT 01
24043-RZ 6-137 24040-RZ CHANEL 3 EXTERNAL DATA BIT 01
24040-8H CHANEL 3 EXTERNAL DATA BIT 01
CHANEL 3 FAN OUT BIT 06 D4 TO 0L NO CSEXOS <u>Ķ3</u>≷ C3EXO∂ CSEMOS >H1 C3FØ09 >F3 R1< C3F103 P2< C3F109 2A0A3=E0 6=137 2A0A0-AR 2A4A04J03B=09 CHL 3 FAN OUT BIT 02 D4 TO OL CHANNEL 3 EXTERNAL DATA BIT 09 244A04J038-10 2A4A04J04A=05 2A4A04J04A=06 CHANNEL 3 EXTERNAL DATA BIT 02 T10 C3EXO4 R3 C3EX10 2A4A04J04B-09 2A4A04J04B-10 2A4A04J03A-05 CHANNEL 3 EXTERNAL DATA BIT 09 \$1 \$0 C3EX04 02 03 C3EX10 CHANNEL 3 EXTERNAL DATA BIT 02 2A4A04J03A-06 2A4A04J03B-08 C3FØ04 >RO C3FØ10 >E2 2A4A04J038-07 2A4A04J03A-08 CHANNEL 3 EXTERNAL DATA BIT 08 V1< C3F104 <u>\$3</u>< €3F110 2A4A04J03A-07 2A4A04J04B-08 CHANNEL 3 EXTERNAL DATA BIT 03 OAM CHANNEL 3 EXTERNAL DATA BIT DE 2A4AD4J048-07 CHANNEL 3 EXTERNAL DATA BIT 08


2A0A4+83 6-157 2A0A4-BH NOT(BIT 08) CHL 3 0L TO FAN IN
2A0A4-82 6-157 2A0A4-BZ NOT(BIT 08) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BZ NOT(BIT 00) CHL 3 0L TO FAN-IN
2A0A4-82 6-157 2A0A4-BY NOT(BIT 09) CHL 3 0L TO FAN-IN
2A0A4-83 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-83 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-83 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-AV NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN
2A0A4-81 6-157 2A0A4-BY NOT(BIT 07) CHL 3 0L TO FAN IN X0 X1 C3EX05 X2 C3EX11 W1 C3EXO5 ₩3 ₩2 C3EX11 C3FØ05 >60 C3FØ11 >E2 V0< C3F105 13< C3FIII 01 02 03 R0 R1 R2 C3BPBL во< сзврвы 2A4A04J33C+02 2A0A7+R2 6=133 2A0A0-AQ CHL 3 FAN OUT BIT 04 D4 TO OL 2A0A4#R1 6-157 2A0A4#AU 2A4A04J04C+01 NOT(BIT 03) CHL 3 OL TO FAN IN CHANNEL 3 EXTERNAL DATA BIT 10 D3< C3ØPBĽ 2A4A04J04C-02 2A4A04J03A-10 C3RLØL >AQ A3 CSEPBL 24404J03A-10
24404J03A-09
CHANNEL 3 EXTERNAL DATA BIT 04
24044*V2 6-157 2404*RV NOT(BIT 10) CHL 3 GL TO FAN IN
24404J04A-00
244404J04A-00
24044*V3 6-157 2404*RU NOT(BIT 11) CHL 3 GL TO FAN IN
2404*V3 6-157 2404*RU NOT(BIT 11) CHL 3 GL TO FAN IN
CHL 3 NOT(CLEAR O REB LOWER)
24042*S1 6-139
CHL 3 ENABLE OL TRANSMISSION
CHL 3 ENABLE OL TRANSMISSION √3€ C3EXP1 2A4A04J03C-05 2A4A04J03C-06 CHL 3 EXTERNAL PARITY BIT 1 U2< C3EXP1 24044*N0 6-157 24044*AY NOT(PIT 05) CHL 3 0L TO FAN IN
24044*H0 6-157 24044*AX NOT(BIT 04) CHL 3 8L TO FAN IN
C3CLØL > 0.0.00
A04J04C-05 CHL 3 EXTERNAL PARITY BIT 1 2A4A04J04C-05 2A4A04J04C-06 2A4A04J03B-02 2A4A04J03B-01 CHANNEL 3 EXTERNAL DATA BIT 05 2A4A04J03C-04 2A4A04J03C-03 CHANNEL 3 EXTERNAL DATA BIT 11 C3ØLTL >U1 244404J048-02 244404J048-01 TE2 T E 2 A 4 0 CHANNEL 3 EXTERNAL DATA BIT 05 CONTROL DATA X2 2A4A04J04C=04 X3 2A4A04J04C=03 TERM CHANNEL 3 EXTERNAL DATA- BIT 11 CHANNEL 3- ØL T E 2 A C 60181000 PAGE 6-153 DEVELOPMENT LOC: 2AOAO PART NO. 184003 6-153 SER.OO3







6-160 Rev A




CHL 4 EXTERNAL REJECT SIGNAL E2 24409J03E=03 6 CO C4FØ17 8 C1< C5FØ17 244A09J03E-04 244A09J04E-04 QBJ T334 A0416 F1 C6FØ17 2COAD-GO 6=191 2COAD-AF CHL 7 FAN DUT BIY 17 D4 TO OU 2COA1=GO 6=187 2COA1-AF CHL 6 FAN DUT BIY 17 D4 TO OU 2A4A09JO3D=08 15 FO C7FØ17 B3 CAREJY 6 BO C4EIØC 244A09J04D=08 244A09J03D=07 CHL 4 EXTERNAL SELECT SIGNAL 16 II CSEIØC T334 15 10 C6EIØC TOTO 2A4A09J04D=07 2B1A2=P3 6= 39 D4 BIT 17 TO CHL 407 FAN OUT 281A2*P2 6* 39 280B3*N3 6* 93 CHAN CLR B A3 C7EIØC c2 c4rjst CHL 4 PRESET STATUS TO FAN IN 28083=N2 6= 93 20048=F3 6=183 2C0A8=F3 6=183 2C0A8=BJ CHL 5 FAN OUT BIY 21 D4 TO OU 2C0A9=F3 6=179 2C0A9=BJ CHL 4 FAN OUT BIY 21 D4 TO OU 2B1B5=D2 6= 21 FF 5 µ SEC 28185-D3 6-21 28185-D3 6-21 2C0A3-R1 6-165 2C0A3-AA CHL 6 EN, INTERRUPT ON COMPL. 2C0A6-R1 6-163 2C0A6-AA CHL 5 EN, INTERRUPT ON COMPL. 2A4A09J03D-05 CHL 4 EXTERNAL CONNECT SIGNAL 0 T 0 0 1 2 D 2 C4BUSY 1010 3 00 CAWRTE 244409J04D-05 244409J03D-06 P1 C4ACRC C4FR15 >K3 13 A 2A4AD9J04D=06 2C0B6=H1 6=171 2C0B7=H1 6=169 CHL 5 ACTIVATE HRITE CHL 4 ACTIVATE HRITE C4ACRD >PO F2 C4EX8L ₹1 C4EXWR CHAN 4 NO RESPONSE STATUS TO F T D A 2 2 NOT CHE 4 CLR CHE ACTIVITY WIS CAMEST 280A4=12 280A4-I3 6-103 200A3-B0 6-165 281A4-U2 6-35 CHL 4 FAN OUT D4 PUNSTION XLTM READ 12 UO CAREAD D4 BIT 21 TO CHL 4=7 FAN OUT 28144-03 FF 28083-D0 28083-D1 6= 93 CHAN 4 PE STATUS - FAN-IN CHL 7 FAN OUT BIT 21 D4 TO DU CHL 6 FAN OUT BIT 21 D4 TO DU NO RESPONSI REJECT 6=191 2C0A6=BJ 6=187 2C0A1=BJ 20040-F3 TFTD A32AU T E 2 83 CAREPL CHL 4 EXTERNAL REPLY TO CONT CHL 4 INTERNAL PARITY ERROR 2C0B7-H3 6-169 2C0B7-K0 6-169 C4REPA >M2 CHL 7 ACTIVATE WRITE TERM VI CARDST 2C0B2=H1 6=175 2C0B3=H1 6=173 T E 2 N2 244409J03E-08 2A4A09J04E=08 2A4A09J03E=07 C4INPE >M3 CHL 4 EXTERNAL PARITY ERROR Å Å 244A09J04E+07 CHL 4 CLEAR TO EXTERNAL EQUIP 244409.INSF-03 2A4A09J04F=03 244A09J03F=04 244409J04F=04 CHL 4 ENABLE TERMINATION CHAN 4 NOT (REPLY ON CONN & CABTOO >AO 20087=L3 6=169 20084=D3 6=193 _U3< C4ENTX Q A R FCN)
CHL 4 ACTIVATE READ CAACTA >DO 20046-J1 CHL 4 ACTIVATE READ TO CONT C
CHL 4 NOT(ORERATION BOMPL F/F)
CHL 4 OPERATION COMPLETE
CHL 4 NOT(WRITE) TO BONTROL C
CHL 4 DELAYED EOR TO CONT A
CHL 4 TERNINATE TO COMMON B R3 C4EXRH 20087-03 20087-02 6-169 20045-10 6-195 C4CENA >D1 | BR (F)-2 О В Р 20087*P3 6*169 20087*B3 6*169 CHAN BTO C4TEST >B1 B 280A4=E3 6-103 280A4-E2 6-103 20087-G3 6-169 C4ØPCP >P3 02 C4TERM 2C0A7-B0 6-161 2C0A7-AA CHL 4 EN, INTERRUPT ON COMPL, 2A4A09J03C-08 2A4A09J04C=08 CHL 4 EXTERNAL BUST SIGNAL 244409J03C-07 244409J04C-07 TOTO OAQ 2 PARDED CHL 4 END OF RECORD TO CONT A CHL 4 EN HORD COUNT BONTROL CHL 4 FAN OUT BIY 13 D4 TO OU CHL 5 FAN OUT BIT 13 D4 TO OU \$2< C4FØ13 20087*K3 200A2=J1 AXO 8 S3 C5FØ13 6=167 6=179 2C0A9=G1 6=179 2C0A9=AE 2C0A8=G1 6=183 2C0A8=AE 1334 84415 V2 C6FØ13 CHL 4 EXTERNAL WRITE SIGNAL 244A09J03D-03 L6 V3 C7FØ13 T 0 (C)-C46Ø13 ≥₩2 1 2 T R 3 3 2A4A09J04D=03 2A4A09J03D=04 11 B H1 C4F021 2A4A09J04D=04 2B0B3+02 6+ 93 14 DR OAV C4EØRA >50 6 HO C5FØ21 C40021 310 CHL 4 INTERRUPT TO STATUS FI CHL 4 NOT(READ) TO CONTROL C CHAN 4 NOT(END OF REGORD) 4 28083-03 6- 93 20087-F3 6-169 20087-E1 6-169 1 10 1 0 3 U1 C4ERNC 16 M1< C6FØ21 T334 A1415 MO C7FØ21 C4DLER >01 WORD COUNT CONTROL CHL 4 TERMINATE OR CLEAR 8 J1 C4ACHR U2 20087-K1 6-169 C4EHCC >S1 2C0B7=U0 6-169 2B0B3=E0 6- 93 2B0B3=E1 6- 93 2C0A1=G1 6-187 CHL 4 ENABLE O REG XMISSION NOT CHL 4 READ STAT TO FI 6 JO< C5ACHR USE WORD COUNT EØR 334 A1316 N1 C6ACHR 2C0A1=G1 6=187 2C0A1=AE CHL 6 FAN OUT BIT 13 D4 TO OU 2C0A0=G1 6=191 2C0A0=AE CHL 7 FAN OUT BIT 13 D4 TO OU 2B0B3=01 6= 93 CHL 4 WRITE STATUS TO FAN IN 2B1B3=P2 6= 31 15 NO CTACHE RO C4ENDS C4CLIN 3 14 DR 7 15 TR33 0 BU C4EIØC >R1 28183 P2 6- 31 244409 J03D - 02 2A4A09J04D=02 2A4A09J03D=01 ATROL CHL 4 EXTERNAL READ SIGNAL X1 CHANNEL 4 2A4A09J04D=01 2B0A4*L2 6=103 2B0A4*L3 6=103 C | 6016100 NOT CHL 4 CLR CHL INTERRUPT A CONTROL DEVELOPMENT DIVISION LOC: 2COA7 PART NO. 185415 SER. GO4

PAGE 6=161


PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.

A0 2C086-T3 6=171
A3 2C082-01 6=175
B0 2C087-01 6-169
B1 2C084-U1 6-193 CHAN 5 TEST OPR COMPL/PE
B3 2C0A9-E2 6-195 CHAN 5 NOT(EXT REJECT ON CONN + FCN)
C1 2C0A8-J3 6-179 2C0A9-BZ CHAN 5 NOT(EXT REJECT ON CONN + FCN)
C2 28082-N1 6-95 CHAN 5 NOT(EXT REJECT ON CONN + FCN)
C3 28082-N0 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C3 28082-N0 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C4 5 FAN OUT BIT 16 D4 TO OU CHAN 5 EXT REJ STAT TO FAN=IN
C5 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C6 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C7 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-167 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ CON TO CON TO CHAN 5 EXT REJ STAT TO FAN=IN
C8 28082-N1 6-95 CHAN 5 EXT REJ CON TO CON TO CHA

6-162 Rev A



	•		 .,	e e e e
PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
Αð	20083-73	6-173		CHL 6 NOT(BUS TO 0) TO CONT A
A3	200A2-K3	6-167		CHL 7 FAN OUT D4 FUNETION XLTH
BO	200A7-K3	6-161		CHL 4 FAN OUT D4 FUNGTION XLTN
81	2C084-U0	6-193		CHAN 6 TEST OPR COMPLIPE
83	200A9-E3	6-195		CHAN 6 NOT(EXT REJ ON CONN
CO	200A9=H1	6-179	2C0A9-AG	OR FCN) CHL 4 FAN OUT BIT 15 D4 TO OU
Č1	200 A8-H1	6-183	2COA8-AG	CHL 5 PAN OUT BIT 15 D4 TO OU
C2	20081-N1	6= 97	200	CHAN 6 EXT REJ STAT TO FAN-IN
C3	28081-NO	áu 97		THE THE THE THE THE THE THE THE
Ďô	2C0A2=F1	60167		CHL & ACTIVATE CHL CONTROL A
D1	20083=F1	6-173		CHL & CHANNEL ENABLE TO COMT A
ŋg	20189-H3	6= 21		NOT CHAN 6 BUSY XLTN TO TEST/STATUS
pЗ	28189 m2	6= 21		1
g 0	28084=H2	6=105		
-5.9				




PIN ORIGIN/ PAGE TEST SIGNAL DEFINITION.


A0 20082*73 6*175 CHL 7 NOT(898 TO 0) TO CONT A
A3 20082*N1 6*175 CHL 7 ACTIVATE CHL BONTROL C
B1 20084*T1 6*193 CHAN 7 TEST OPR COMPL'/PE
B3 20045*T0 6*161 CHAN 7 NOT (EXT REJECT ON
CONN ** FON)


C0 20047*D0 6*161 CHL 4 ACTIVATE CHL BONTROL A
C1 20046*D0 6*163 CHL 4 ACTIVATE CHL BONTROL A
C2 28080*N1 6**99
C4AN 7 EXT REJ STAT TO FAN*IN
C3 28080*N0 6**99
D0 20042*F0 6*167 CHAN 7 EXT REJ STAT TO FAN*IN
C3 28080*N0 6**99
D0 20042*F0 6*167 CHL 7 ACTIVATE CHL CONTROL A
C6AN 7 EXT REJ STAT TO FAN*IN
C7 CHL 7 CHANNEL ENABLE TO CONT A
NOT CHL 7 BUSY XLTN TO
TEST/SYATUS


D3 28185*L2 6** 21
E0 28086*92 6**105


6-166 Rev A





























<u>U3</u> C6EX18 C6EX12 BS CEEXIS ORIGIN/ DEST. 20083-V1 SIGNAL DEFINITION. PAGE E1 C6EX12 CHANNEL 6 FANOUT 6-173 CHAN 6 EXT ROVE TO 0 UPPER FROM D4 TO ØU CGFØ18 >J3 C6FØ12 >HO 2C0B3-P1 6=173 NOT (OU PARITY RECEIVED) CHL 6 #3< C6F118 2C0B3*N0 6=173 2A4A11J01B=04 2A4A11J01B=03 PO CEFIIZ CHANNEL 6 EXTERNAL DATA BIT 1 CHL 6 D4 FAN OUT TO OU REG O UPPER PARITY GENERATED CHL 20083-03 6-173 20083-00 6-173 C6EX13 2A4A11J02B=04 2A4A11J02B=03 CHANNEL 6 EXTERNAL DATA BIT 1 G3 CEEX19 281A0+H2 6+ 281A0+H3 6+ CSEX13 NOT UPPER PARITY BIT TO CHL 20083*01 6*173 O UPPER PARITY RECEIVED CHL 6 C6FØ13 >G1 244411J014-02 P3< C6F119 00< C6F113 CHANNEL 6 EXTERNAL DATA BIT 12 2A4A11J01A-01 200A3*V2 6*165 2C0A1*RH 200A3*M1 6*165 2C0A1*RE 2A4A11J02A*02 2A4A14 100*** CHL 6 FAN OUT BIT 23 D4 TO OU CHL 6 FAN OUT BIT 19 D4 TO OU E2 E3 F0 CHANNEL 6 EXTERNAL DATA BIT 12 NS CEEXSO 2A4A11J02A=01 2C0A6=M1 MO CGEX14 CHL 6 FAN OUT BIT 22 D4 TO OU CHL 6 FAN OUT BIT 21 D4 TO OU CHL 6 FAN OUT BIT 17 D4 TO OU 200A7 - M1 200A7 - F1 6=161 2COA1-RJ 6=161 2COA1-AF M3 CEEXSO C6EX14 2C0A7=V2 2A4A11J018=06 6-161 2C0A1-AE CHL 6 FAN OUT RIT 13 D4 TO OU C6F020 >13 C6FØ14 >K0 2A4A11J01B=05 2C0B7*x3 6*169 2C0A1-AS 2C0A3*F1 6*165 2C0A1*AG CHANNEL 6 EXTERNAL DAYA BIT 19 #2< C6F120 01< C6FI14 CHL 6 FAN OUT BIT 12 D4 TO OU CHL 6 FAN OUT BIT 15 D4 TO OU 244A11J028-06 CHANNEL 6 EXTERNAL DATA BIT 19 2A4A11J02R-05 2A4A11J01A-04 <u>₩1</u> C6EX15 $\frac{12}{13}$ C6EX21 CHANNEL 6 EXTERNAL DATA BIT 13 2A4A11J01A=03 200A2-M1 2A4A11J02A-04 6-167 200A1-RW CHL 6 FAN OUT RIT 20 D4 TO OU C6EX15 2A4A11J02A=03 CHANNEL 6 EXTERNAL DATA BIT 13 C6FØ2! >F3 200A6=F1 6-163 2C0A1-RZ 2C0A6=V2 6-163 2C0A1-AR 2A4A11J018-09 CHL 6 FAN OUT BIT 18 D4 TO OU CHL 6 FAN OUT BIT 14 D4 TO OU P2 C6F121 R1< C6FI15 CHANNEL 6 EXTERNAL DATA BIT 21 2A4A11J01R=10 2A4A11J02A=05 CHANNEL 6 EXTERNAL DATA BIT 14 11 C6EX16 2A4A11J02A*06 2A4A11J02R=09 R2 C6EX22 CHANNEL 6 EXTERNAL DATA BIT 21 2A4A11J02H=10 2A4A11J01A=05 2A4A11J01A=06 2A4A11J01B=08 2A4A11J01B=07 2A4A11J01B=07 2A4A11J01A=08 2A4A11J01A=08 \$1 \$0 C6EX16 CHANNEL 6 EXTERNAL DATA BIT 14 C6FØ22 >F2 F T D A 3 0 CHANNEL 6 EXTERNAL DATA BIT 20 \$3< C6F122 V1 CEFIIE CHANNEL 6 EXTERNAL DATA BIT 15 2A4A11J028-08 2A4A11J02B=07 2A4A11J02A-08 CHANNEL 6 EXTERNAL DATA BIT 20 X1 X0 CSEX17 X3 X3 CeEXS3 CHANNEL 6 EXTERNAL DATA BIT 15 NOT(RIT 20) CHL 6 OU TO FAN IN NOT(RIT 18) CHL 6 OU TO FAN IN 2A4A11J02A+07 2C0A5=U3 6=195 2C0A5=R2 6=195 01 02 03 P0 P2 P3 Q0 M3 CEEX23 WI CGEX17 6-195 2C0A5-RT 2C0A5-80 200A5=P0 200A5=T3 6-195 2C0A5-A0 6-195 2C0A5-BS NOT(RIT 12) CHL 6 OU TO FAN IN NOT(BIT 21) CHL 6 OU TO FAN IN C6F023 >E2 CGFØ17 >GO 13< C6F123 VO< CGFI17 200A5+S3 6+195 200A5+01 6+195 2C0A5-AP NOT(BIT 19) CHL 6 OU TO FAN IN NOT(BIT 13) CHL 6 OU TO FAN IN C1< C6BFBU NOT(BIT 14) CHL 6 OU TO FAN IN CHANNEL 6 EXTERNAL DATA RIT 22 6-195 2COA5-AR BO< CEEPEU Q3 R0 R1 2A4A11J01C-02 CHL 6 FAN OUT BIT 16 D4 TO OU NOT(BIT 15) CHL 6 OU TO FAN IN 200A2*V2 6=167 200A1*AQ 200A5+00 6=195 200A5-AQ D3< CEBFBU CHANNEL 6 EXTERNAL DATA BIT 22 244411J02C=01 2A4A11J02C-02 2A4A11J01A-10 A3 CEMPEU 244411JU14-10 2244411JU14-109 2C045-R3 6-195 2C045-RP NOT(RIT 22) CHL 6 DU TO FAN IN 2A4A11J02A-10 2A4A11J02A-09 CHANNEL 6 EXTERNAL DATA BIT 16 NOT(AIT 23) CHL 6 OU TO FAN IN COFØØU >CO-CHL 6 NOT(CLEAR O REG UPPER) CHL 6 ENABLE OU TRANSMISSION 200A5+02 6-195 200B3-T2 6-173 2C0A5-R0 V2 V3 CGEXP2 20083-50 6-173 2A4A11J01C-05 2A4A11J01C-06 CHL 6 EXTERNAL PARITY RIT 2 U2 U3 G8EXF2 2C0A5*R0 6*195 2C0A5*AT 2C0A5*Q0 6*195 2C0A5*AS NOT(PIT 17) CHL 6 OU TO FAN IN NOT(PIT 16) CHL 6 OU TO FAN IN CGCLØU >UO CHL 6 EXTERNAL PARITY RIT 2 244411J02C-05 2A4A11J02C-06 2A4A11J018-02 CHANNEL 6 EXTERNAL DATA BIT 17 2A4A11J018-01 2A4A11J01C-04 CHANNEL 6 EXTERNAL DATA BIT 23 C60UTU >U1 2A4A11J01C+03 2A4A11J02B+02 2A4A11J02B+01 T E 2 A 4 0 T E 2 CHANNEL 6 FXTERNAL DATA BIT 17 CONTROL DATA 2A4A11J02C-04 2A4A11J02C-03 TERM CHANNEL 6-ØU CHANNEL 6 EXTERNAL DATA BIT 23 CORPORATION T E 2 B 2 0 C 60181000 DEVELOPMENT PAGE 6-187 DIVISION LOC:2COAL PART NO.184003 SER. 014 6-187

EXT DATA C3 C7EX06 83 82 € C7EXO6 E1 C7EXOO ORIGIN/ PAGE DEST. 2C0B2+U1 6-175 2C0B2+P0 6-175 TEST POINT SIGNAL DEFINITION. CHANNEL 7 FANOUT FROM D4 TO ØL CHAN 7 EXT ROVE TO 0 LOWER NOT (OL PARITY RECEIVED) CHL 7 NOT (OL PARITY GENERATED) CHL 7 C7FØ06 >J3 C7FØ00 >H0 #3< C7F106 PO< C7F100 20082*L1 6*175 244412J038-04 BQ OAU CHANNEL 7 EXTERNAL DAYA BIT 06 CHL 7 D4 FAN OUT TO OL REG O LOWER PARITY GENERATED CH 7 2A4A12J03B=03 2C0B2=S2 #3 H2 C7EX07 2C0B2+L0 6+175 2A4A12J04B+04 2A4A12J04B+03 G2 C7EXO7 CHANNEL 7 EXTERNAL DATA BIT 06 11 C7EX01 28180*I2 6* 7 28180*I3 6* 7 20082*M1 6*175 C7FØ07 >E3 C7FØ01 >61 O LOWER PARITY RECEIVED CHL 7 P3< C7F107 00< C7F101 2A4A12J03A-02 2A4A12J03A-01 CHANNEL 7 EXTERNAL DATA BIT ON OAH 20082-B3 6-175 20080-BH CHL 7 FAN OUT BIT 11 D4 TO OL 20082-R2 6-175 20080-BE CHL 7 FAN OUT BIT 07 D4 TO OL N3 C7EXOB 2A4A12J04A=02 2A4A12J04A=01 2C0B3=D3 MO C7EXO2 CHANNEL 7 EXTERNAL DATA BIT ON CHL 7 FAN OUT BIT 10 D4 TO OL CHL 7 FAN OUT BIT 09 D4 TO OL CHL 7 FAN OUT BIT 05 D4 TO OL M3 M2

C7EXOB 20086-D3 6-171 2C080-RJ 20086-R2 6-171 2C080-AF C7FØ08 >13 2C0B6=E0 6=171 2C0B0=AE 2A4A12J03B=06 CHL 7 FAN OUT BIT 01 D4 TO OL C7FØ02 >K0 FTD B31 #2< C7F108 01< C7FI02 CHANNEL 7 EXTERNAL DATA BIT 07 2A4A12J038=05 2C0B7-E0 6-169 2C0B0-AS CHL 7 FAN OUT BIT 03 D4 TO OL 2C0B2-E0 6-175 2C0B0-AG CHL 7 FAN OUT BIT 03 D4 TO OL 244412.IN48-06 L2 L3
← C7EXO9 CHANNEL 7 EXTERNAL DATA BIT 07 244412.1034=04 K2 K3 C7EXO9 244412J034-03 CHANNEL 7 EXTERNAL DATA BIT 0 2C0B7-D3 6-169 2C0B0-8H CHL 7 FAN OUT BIT 08 D4 TO OL CHANNEL 7 EXTERNAL DATA BIT 01 NI CZEXO3 2A4A12J04A-04 2A4A12J04A-03 C7FØ09 >F3 CHANNEL 7 EXTERNAL DATA BIT 01 CHL 7 FAN OUT BIT 06 D4 TO OL CHL 7 FAN OUT BIT 02 D4 TO OL CHANNEL 7 EXTERNAL DATA BIT 09 C7FØ03 >H1 P2< C7F109 R1< C7F103 2C0B3+R2 6+173 2C0B0+BZ 2C0B3+E0 6+173 2C0B0+AR 284812J038=09 OAB 2A4A12J03B=10 2A4A12J04A=05 2A4A12J04A=06 R2 R3 C7EX10 CHANNEL 7 EXTERNAL DATA BIT 02 11 C7EX04 CHANNEL 7 EXTERNAL DATA BIT 09 2A4A12J04B=09 2A4A12J04B=10 02 03 < C7EX10 CHANNEL 7 EXTERNAL DATA BIT 02 2A4A12J03A=05 2A4A12J03A=06 C7F810 C7FØ04 >R0 S3< C7FITO 2A4A12J03B-08 2A4A12J03B-07 V1< C7F104 CHANNEL 7 EXTERNAL DATA BIT 08 2A4A12J03A-08 2A4A12J03A-07 OAM CHANNEL 7 EXTERNAL DATA BIT 03 2A4A12J04B-08 2A4A12J04B-07 2A4A12J04A-08 X3 X2 C7EX11 $\frac{x_1}{x_0} \leqslant c_{7} = x_0 \le$ CHANNEL 7 EXTERNAL DATA BIY OF #3 W2 C7EX11 2A4A12J04A=07 WO C7EXOS C7FØ11 >E2 C7FØ05 >60 13< C7F111 V0< C7F105 _C1< C7BPBL BO C7BPBL 2A4A12J03C-01 2A4A12J03C-02 D3< C7ØPBL 2C0B7+R2 6-169 2C0B0-AQ CHL 7 FAN OUT BIT 04 D4 TO OL 2C0B4+R1 6-193 2C0B4-AU NOT(BIT 03) CHL 7 6L TO FAN IN A12J04C-01 CHANNEL 7 EXTERNAL DATA BIT 10 214A12J04C-01 2A4A12J04C-02 A3 C70PBL 244412J034-10 CHANNEL 7 EXTERNAL DATA BIT 04 NOT(BIT 10) CHL 7 OL TO FAN IN 2A4A12J03A=09 2C0B4=V2 6=193 2C0B4=BV 244412J044=10 244412J044=09 CHANNEL 7 EXTERNAL DATA BIT 04 NOT(BIT 11) CHL 7 OL TO FAN IN CHL 7 NOT(CLEAR O REG LOWER)
CHL 7 ENABLE OL TRANSMISSION V2 V3


C7EXP1 2C0B4-V3 6-193 2C0B2-N3 6-175 2C0B4-8U T3 U0 U1 2C0B2-S1 6-175 2A4A12J03C-05 2A4A12J03C-06 CHL 7 EXTERNAL PARITY BIT 1 U2 U3

C7EXP1 NOT(BIT 05) CHL 7 OL TO FAN IN C7CLØL >UO NOT(BIT 04) CHL 7 OL TO FAN IN C7CLØL >UO CHL 7 EXTERNAL PARITY BIT 1 2C0B4=X0 6=193 2C0B4=AY 2C0B4=H0 6=193 2C0B4=AX 2A4A12J04C=05 2A4A12J04C-06 2A4A12J03B-02 CHANNEL 7 EXTERNAL DATA BIT 05 2A4A12J03B-01 2A4A12J03C-04 TERM C7ØLTL >U1 CHANNEL 7 EXTERNAL DATA BIT 11 2A4A12J03C=03 2A4A12J048-02 T E 2 T E 2 CONTROL DATA CHANNEL 7 EXTERNAL DATA BIT 05 244A12J04B-01 TERM X2 2A4A12J04C-04 X3 2A4A12J04C-03 CHANNEL 7-0L C 60181000 CHANNEL 7 EXTERNAL DATA BIT 11 T E 2 B 2 0 DEVELOPMENT PAGE 6-189 DIVISION LOC:200BO PART NO.184003 SER 007

C2 C7EX18 RIT XX B3 B2 C7EX18 E1 < C7EX12ORIGIN/ PAGE
DEST.
20082-V1 6-175
20082-N0 6-175
20082-N0 6-175
244412J018-04
244412J018-03 SIGNAL DEFINITION. CHANNEL 7 FANOUT FROM D4 TO ØU C7FØ12 >HO CHAN 7 EXT REVR TO 0 UPPER NOT (OU PARITY RECEIVED) CHL 7 #3< C7FI18 P0 < C7FI12 NOT (OU PARITY GENERATED) CHL 83 80 OAU CHANNEL 7 EXTERNAL DATA BIT 1 CHL 7 D4 FAN OUT TO OU REG 20082-03 6-175 20082-00 6-175 C0 C1 C2 C3 D0 D1 D3 J1 C7EX13 #3 C7EX19 O UPPER PARITY GENERATED CHL 2A4A12J02B+04 2A4A12J02B+03 _____G3 G2 C7EX19 CHANNEL 7 EXTERNAL DATA BIT 18 $\frac{11}{10} \searrow C7EX13$ 281A0 = 12 6= 281A0 = 13 6= NOT UP, PAR, BIT TO CHAN 7 O UPPER PARITY RECEIVED CHL 7 F T D B 3 2 20182=01 6=175 0 UPPER PARITY RECEIVED CHL 7

244412J014=01
20043=V3 6=165 20040=RH CHL 7 FAN OUT BIT 23 D4 TO OU
244412J024=02
244412J024=02
244412J024=02
244412J024=02 C7FØ13 >61 P3< C7F119 00< C7FI13 E0 E1 OAH E2 E3 F0 N3 N2 C7EX20 MO C7EX14 CHANNEL 7 EXTERNAL DATA BIT 12 2A4A12J02A-01 2C0A6-H0 CHL 7 FAN OUT BIT 22 D4 TO OU CHL 7 FAN OUT BIT 21 D4 TO OU CHL 7 FAN OUT BIT 17 D4 TO OU 2C0A6=H0 6=163 2C0A0=R0 2C0A7=H0 6=161 2C0A0=RJ 2C0A7=F0 6=161 2C0A0=AF M3 M2 C7EX20 0 < C7EX14C7FØ20 >13 CHL 7 FAN DUT BIT 13 D4 TO OU 200A7=V3 6=161 200A0=AE #2< C7F120 01< C7FI14 CHANNEL 7 EXTERNAL DATA BIT 1 2A4A12J018+05 G3 2COB7.X2 6=169 2COA0-AS 2COA3=FO 6-165 2COA0-AG CHL 7 FAN OUT BIT 12 D4 TO OU CHL 7 FAN OUT BIT 15 D4 TO OU OAJ 2A4A12J02B-06 Ø1 Ø0

€ C7EX15 CHANNEL 7 EXTERNAL DATA BIT 19 2A4A12J028-05 2A4A12J01A=03 CHANNEL 7 EXTERNAL DATA BIT 13 2C0A2=M0 6=167 2C0A0=BH CHL 7 FAN OUT BIT 20 D4 TO OU 2A4A12J02A=04 N1 N0 ← C7EX15 C7FØ21 >F3 CHANNEL 7 EXTERNAL DATA BIT 13 C7FØ15 >H1 2A4A12J02A+03 P2< C7F121 200A6=F0 6=163 2C0A0=BZ 200A6=V3 6=163 2C0A0=AR 2A4A12J01B=09 CHL 7 FAN OUT BIT 18 D4 TO OU CHL 7 FAN OUT BIT 14 D4 TO OU R1< C7FI15 CHANNEL 7 EXTERNAL DATA BIT 21 OAØ 2A4A12J01B-10 2A4A12J02A-05 CHANNEL 7 EXTERNAL DATA BIT 14 $\frac{R2}{R3}$ C7EX22 T1 C7EX14 L0 244A12J02A-06 L1 244A12J02B-09 L3 244A12J02B-10 H0 244A12J01A-05 H1 244A12J01A-06 H2 244A12J01B-08 H3 244A12J01B-08 CHANNEL 7 EXTERNAL DATA BIT 21 02 Q3 C7EX22 S1 S0 C7EX16 CHANNEL 7 EXTERNAL DATA BIT 14 C7FØ22 >F2 C7FØ16 >R0 S3< C7F122 V1< C7F116 CHANNEL 7 EXTERNAL DATA BIT 20 2A4A12J01A-08 2A4A12J01A-07 CHANNEL 7 EXTERNAL DATA BIT 15 OAM 2A4A12J028=08 X3 C7EX23 CHANNEL 7 EXTERNAL DATA BIT 21 X1 X0 C7EX17 2A4A12J02B=07 2A4A12J02A=08 244412J024-08
244412J024-07
2C045-W3 6-195 2C045-BH NOT(BIT 20) CHL 7 OU TO FAN IN NOT(BIT 21) CHL 7 OU TO FAN IN CHANNEL 7 EXTERNAL DATA BIT 22 244412J01C-02 ₩3 07EX23 2A4A12J02A-07 2C0A5=W3 2C0A5=X2 W1 W0 > C7EX17 C7FØ23 > E2 T3< C7F123 V0< C7FI17 C1< C7BPBU BO C7BPBU 2A4A12J01C-02 2C0A2-v3 6-167 2C0A0-AO CHL 7 FAN OUT BIT 16 D4 TO OU 2C0A5-R1 6-195 2C0A5-AU NOT(RIT 15) CHL 7 OU TO FAN IN A12J02C-01 CHANNEL 7 EXTERNAL DATA BIT 22 D3 C7ØPBU 6 T D T D 8 0 0 2A4A12J02C+01 A3 C70PBU 2A4A12J02C+02 2A4A12J01A-10 A12J014-09 CHANNEL 7 EXTERNAL DATA BIT 16 2C045-V2 6-195 2C045-RV NOT(RIT 22) CHL 7 OU TO FAN IN 2A4A12J01A=09 2A4A12J02A-10
2A4A12J02A-09
2C0A5-V3 6-195 2C0A5-RU CHANNEL 7 EXTERNAL DATA BIT 16
2C0B2-T2 6-175 CHL 7 OUT OF FAN IN COMPANY COMPANY CHL 7 NOT(CLEAR O REG UPPER)
2C0B2-S0 6-175 CHL 7 ENABLE OU TRANSHISSION CHL 7 FXTERNAL PARITY BIT 2 T0 T1 T3 U0 $\frac{\sqrt{2}}{\sqrt{3}}$ C7EXP2 U2 U3 C7EXP2 2A4A12J01C-05 2A4A12J01C-06 CHL 7 EXTERNAL PARITY BIT 2 2C0A5-X0 6-195 2C0A5-AY NOT(RIT 17) CHL 7 OU TO FAN IN 2C0A5-W0 6-195 2C0A5-AX NOT(RIT 16) CHL 7 OU TO FAN IN C7CLØU >UO A12J02C-05 CHL 7 EXTERNAL PARITY RIT 2 2A4A12J02C-05 2A4A12J02C-06 2A4A12J01B=02 2A4A12J018-01 2A4A12J01C-04 CHANNEL 7 EXTERNAL DATA BIT 17 2A4A12J01C+03 2A4A12J02B-02 CHANNEL 7 EXTERNAL DATA BIT 23 C7ØUTU >U1 T E 2 A 4 0 T E 2 CONTROL DATA CHANNEL 7 EXTERNAL DATA BIT 17 2A4A12J02R-01 TERM 2A4A12J02C-04 2A4A12J02C-03 CHANNEL 7-ØU DREE WAT C 60181000 CHANNEL 7 EXTERNAL DATA BIT 23 T E 2 B 2 0 DEVELOPMENT PAGE 6-191 6-191 DIVISION I DC:2COAO PART NO. 184003 SER, 015




SIGNAL DEFINITION. ORIGIN/ DEST. PAGE PIN CHL 4 NOT (ENABLE OU TO FAN IN)
NOT (RIT 18) CHL 4 OU TO FAN IN
NOT (RIT 17) CHL 4 OU TO FAN IN
NOT (RIT 17) CHL 4 OU TO FAN IN
NOT (RIT 20) CHL 4 OU TO FAN IN
NOT (RIT 16) CHL 4 OU TO FAN IN
NOT (RIT 21) CHL 4 OU TO FAN IN 20087-H0 6=169 20089-03 6=179 20085-RA BIT XX FROM CHAN 4-7 ØU TO FAN-IN 6-179 6-179 2C0A5-AB 2C0A5-RB C4F120 >B3 C4FI16 >CO 2ChA5-RC BIT XX 6-179 2C0A5-RD 6-179 2C0A5-RE 2C0A9=S3 6=179 2C0A5=RE 2C0A9=Q0 6=179 2C0A5=AE NOT(BIT 22) CHL 4 OU TO FAN 18 NOT(BIT 13) CHL 4 OU TO FAN 18 C5F120 >12 CSFI16 FO r ØR C5F112 >H0 2COA9-PO 6-179 2COA5-AN NOT(RIT 12) CHL 4 OU TO FAN II 2COA9-T3 6-179 2COA5-RG NOT(RIT 23) CHL 4 OU TO FAN II 1 C4GI12 046116 CEFITE >00 CHAN 7 NO.


FCN)

2C0A5-AG NOT(RIT 15) CHL 4 OU TO FAN IN

2C0A5-AF NOT(RIT 14) CHL 4 OU TO FAN IN

CHAN 5 NOT(EXT REJECT ON C6F120 >3 CGFI12 >PO 1 6 Ø R 1 4 Ø R 2C0A9-R1 6-179 2C0A5-AG TDTD B30 200A9-Q1 6-179 200A6-B3 6-163 C7F120 >W3 C7FI12 >81 C7F116 >W0 4 Ø R CONN + FCN) CHAN 6 NOT(EXT REJ ON CONN E3 2C0A3+B3 6=165 OR FCN) NOT(RIT 16) CHL 5 OU TO FAN IN NOT(RIT 17) CHL 5 OU TO FAN IN 2C0A8-V1 6=183 2C0A8-V0 6=183 200A5-AJ 200A5-AH C4F121 >C2 C4FI17 BO C4FI13 >DO F2 F3 28181-J2 6- 9 28181-J3 6- 9 NOT CHE 4-7 CONN + FCN EXT REJECT FAN-IN NOT(RIT 14) CHL 5 OU TO FAN IN NOT(RIT 15) CHL 5 OU TO FAN IN C5F121 >13 C5F117 >F1 200A5-AL 200A5-AK 6=183 6=183 ØR 20048-01 11 C4GI17 M3 C46121 T D T D < C4GI13 CHAN 7 NOT (EXT REJECT ON CONN + FCN) G2 2C0A2-B3 6-167 C6F121 >13 C6FI17 >RO NOT(PIT 13) CHL 5 OU TO FAN IN MOT(PIT 13) CHL 5 OU TO FAN IN MOT(PIT 13) CHL 5 OU TO FAN IN 4 Ø R 200A8-P3 2C0A8=P0 6=183 2C0A5=AN 2C0A8=Q0 6=183 2C0A5=AM C7F121 >W2 CHL 5 NOT (ENABLE OU TO FAN IN) NOT (PIT 18) CHL 5 OU TO FAN IN 20086-H0 20048-03 6-171 6-183 C7FI13 >50 4 Ø R 6+ 29 6+ 29 NOT CHL 4-7 BIT 12 F1 TO D4 28184-L0 2C0A8=02 6=183 2C0A8=P2 6=183 2B1B3=L0 6= 31 200A5-RK NOT(RIT 20) CHL 5 OU TO FAN IN C4F122 >C3 C4F118 >A3 20045-RL NOT(RIT 21) CHL 5 OU TO FAN IN TDT! BO NOT CHL 4-7 BIT 13 FI TO D4 NOT(RIT 22) CHL 5 OU TO FAN IN NOT(BIT 23) CHL 5 OU TO FAN IN 28183*L1 20048*S3 6= 31 6=183 CSFI18 >H3 C5F114 >G0 4 Ø R ØR 6-183 2C0A5-BN 2 C4GI18 KO C4GI14 28182*L0 6* 33 28182*L1 6* 33 TDTD NOT CHL 4=7 BIT 14 FI TO D4 C6F122 >R3] 281A3=W0 6= 37 281A3=W1 6= 37 CGFI14 >P1 ØR 4 Ø R NOT CHL 4+7 BIT 22 Ff TO D4 TDTD 16 B32 281A3+L0 6= 37 281A3+L1 6= 37 281A2+W0 6= 39 NOT CHL 4#7 BIT 16 FT TO D4 C7F122 > V2 C7FI18 >X2 NOT CHL 4-7 BIT 23 FT TO D4 NOT CHL 4-7 BIT 17 FT TO D4 281A2-W1 281A2-L1 281A2*L0 6= 39 281A4=W1 6= 35 NOT CHL 4-7 RIT 21 FT TO D4 C4F123 >D.2 C4FI19 >B2 ØR 281A4-W0 6- 35 281A4-L0 6- 35 TDT 281A4=L1 6= 35 28182=W0 6= 33 28182=W1 6= 33 NOT CHL 4-7 BIT 15 F1 TO D4 C5F123 >J3 C5FI19 >G3 ØR NOT CHL 4-7 BIT 20 F1 TO D4 Ø3 Ø2 € €46119 2C0A1-R1 6-187 2C0A1-Q0 6-187 2R183-W1 6- 31 NOT(BIT 15) CHL 6 BU TO FAN IN NOT(BIT 13) CHL 6 BU TO FAN IN T D T D 2C0A5-AP 0FF123 >02 C6FI19 >53 NOT CHL 4-7 BIT 19 F1 TO D4 C6FI15 >00 ZR 4 ØR 2CDA5-AO NOT(FIT 12) CHL 6 BU TO FAN IN 2CDA5-AR NOT(FIT 14) CHL 6 BU TO FAN IN NOT CHL 4-7 BIT 18 FI TO D4 TDTD BU 2C0A1+01 6-187 2B1B4+W1 6- 29 2B1B4+W0 6- 29 C7F123 > V3 C7F119 >X3 C7FI15 >R1 3 Ø R 4 Ø R NOT(PIT 16) CHL 6 OU TO FAN IN NOT(PIT 23) CHL 6 OU TO FAN IN CHL 6 NOT(ENABLE OU TO FAN IN NOT(PIT 17) CHL 6 OU TO FAN IN 2C0A1+V1 6+187 2COA1+T3 6-187 2COB3-H0 6-173 2COA1+V0 6-187 2C0A5-P0 NOT(RIT 17) CHL 6 OU TO FAN IN NOT(RIT 15) CHL 7 OU TO FAN IN NOT(RIT 18) CHL 6 OU TO FAN IN NOT(RIT 13) CHL 6 OU TO FAN IN NOT(RIT 13) CHL 7 OU TO FAN IN NOT(RIT 12) CHL 7 OU TO FAN IN MOT(RIT 12) CHL 7 OU TO FAN IN CHL 4 OPERATION COMPLETE CAREJT >D3 16 -O^{8 F} CSREJT >E2 15 2C0A1=S3 6=187 2C0A5=RP 2C0A0=Q0 6=191 2C0A5=AV 2C0A0=P0 6=191 2C0A5=AW F2 C4GREJ CGREJT >E3 1 C5DENU >H2 2C0A1*P3 6*191 2C0A1*P3 6*187 2C0A7*P3 6*161 2C0A2*P3 6*167 2C0A2=P3 6=167 CHL 7 OPERATION COMPLETE
2C0A1=P2 6=187 2C0A5=PS NOT(RIT 21) CHL 6 OU TO FAN IN
2C0A3-P3 6=165 CHL 6 OPERATION COMPLETE
2C0A3-P3 6=165 CHL 6 OPERATION COMPLETE CEDENU >0 CHL 5 OPERATION COMPLETE
CHL 7 NOTICENABLE DU TO FAN IN)
NOT(RIT 20) CHL 6 OU TO FAN IN
ADDR COMPARE TO CHL 4-7 FANOUT 2C0A6=P3 6=163 2C0B2=H0 6=175 2C0A1-02 6-187 2C0A5-RT 2A184-82 6-57 C7DENU >U2 24184+83 6- 57 2COA0+S3 6+191 2COA5-RV 2COA0+T3 6+191 2COA5-RU 10 T 0 12 UT C5 8 PCP MOT(RIT 16) CHL 7 DU TO FAN IN MOT(RIT 21) CHL 7 DU TO FAN IN 200A5-AX 2C0A0-V1 6-191 C4GCPR >VD 2C0A5-PX MOTCRIT 20) CHL 7 OU TO FAN IN MOTCRIT 17) CHL 7 OU TO FAN IN MOTCRIT 17) CHL 7 OU TO FAN IN MOTCRIT 18) CHL 7 OU TO FAN IN MOTCRIT 18) CHL 7 OU TO FAN IN MOTCRIT 19) CHL 7 OU TO FAN IN MOTCRIT 19) CHL 7 OU TO FAN IN 6-191 2C0A5-RW 6-191 2C0A5-AY 200A0-V0 200A0-01 CONTROL DATA 6-191 2C0A5-AZ 6-191 2C0A5-PZ 6-191 2C0A5-PZ Ø REGISTER FAN-IN, <u> 00</u>< 06ØPCP CORPORATION CHAN 4-7, BITS 12-23 SIZE DRAWING NO. C 60181000 DEVELOPMENT T1<: C70PCP PAGE 6-195 OC'2COA5 PART NO. 183980





NOTES:

- I. THIS MODULE REPLACES THE B-CONTROL MODULE(S)
 OF A CHANNEL(S) NOT PRESENT.
- 2 LOCATION IS DEPENDENT ON THE CHANNEL(S) THIS MODULE REPLACES.

CONTROL DATA

B-CONTROL DUMMY MODULE


DEVELOPMENT
DIVISION

LOC: SEE NOTE 2.PART NO. 18694201

PROBUCT


SIZE DRAWING NO. REV.
C 60181000 A


SHEET PAGE
6-199



NOTES:

- THIS MODULE REPLACES THE C-CONTROL MODULE (S) OF A CHANNEL (S) NOT PRESENT.
- 2. LOCATION IS DEPENDENT ON THE CHANNEL(S) THIS MODULE REPLACES.





ASSEMBLY 2A4AI5


TABS FOR MAINTENANCE PANEL


CONNECTOR JI


CONNECTOR J2


CONNECTOR J3


MAINT	TAPER-					MA INT	TAPER-					MA INT	TAPER~				
PANEL	PIN			SIGNAL		PANEL	PIN			SIGNAL		PANEL	PIN	PIN	DESTINATION	SIGNAL NAME	DEFINITION
CONNECTION	CONN	PIN	DESTINATION	NAME	DEFINITION	CONNECTION	CONN	PIN	DESTINATION	NAME	DEFINITION	CONNECTION	CONN	 		IIII	22. 111, 121
DS9-2	J1	A1	2A2A8-H2 \	CODI	STO ADDR; BIT OO	DS28-2	J2	A1	2A2B8-Q2 }	PFZ00L	PAGE FILE OUTPUT, BIT O	DS47-2	J3	A1	2A2B5-R2	S16L	PAGE FILE INPUT, BIT 16
DS9-1	1	A2	2A2A8-H3	SOOL	· I	DS28-1	1	A2	لر 2A2B8-Q3	112002	SPARE	DS47-1 S1-3	1 1	A2 A3	2A2B5-R3 J 2A1A06-J17E-09	BPFSMG	BDP FAST TMG MARGIN
		A3 ·			SPARE	20000		A3 B1	2A2B8-P2 \			DS48-2		B1	2A2B4-Ø2 \		PAGE FILE INPUT, BIT 17
DS10-2 DS10-1		B1 B2	2A2A8-E3 2A2A8-E2	S01L	STO ADDR, BIT 01	DS29-2 DS29-1		82	2A2B8-P3	PFZ01L	PAGE FILE OUTPUT, BIT 1	DS48-1		B2	2A2B4-Ø3	S17L	CHARL
S20-1		B3	2A289-D0	SP09\$1	UPPER WR LIMIT, BIT 09	S20-1		B3	2A2B9-C0	SP09S0	LOWER WR LIMIT, BIT 09	S1-1		83	2A1A06-J17E-10	BPSLMG	BDP SLOW TMG MARGIN
DS11-2		C1	2A2A8-B2\	S02L	STO ADDR, BIT 02	DS30-2		C1	2A2B7-V2 }	PFZ02L	PAGE FILE OUTPUT, BIT 02	DS1-2		C1 C2	2A1A06-P06E-03 2A1A06-P06E-04	MILT00	CEYCLECETREBITGO ØR MAINT REG BIT 0,8, ØR 16
DS11-1		C2	2A2A8-B3J	3021	1 1	DS30-1		C2 C3	2A2B7-V3 5		SPARE	DS1-1 S2-3		C3	2A1A06-P09E-05	FAST-A	ARITH FAST TMG MARG
DS12-2		C3 D1	2A2A8-C3\		SPARE	DS31-2		01	2A2B7-S2 7	1		DS2-2		01	2A1A06-P06E-05	MILTO1	CYCLE CTR BIT 1 OR
DS12-1		02	2A2A8-C2	S03L	STO ADDR, BIT 03	DS31-1		02	2A2B7-S3	PFZ03L	PAGE FILE OUTPUT, BIT 03	DS2-1		D2	2A1A06-P06E-06		MAINT MEG BIT 1,9, OR 17
S21-1		03	2A2B9-E1	SP10S1	UPPER WR LIMIT, BIT 10	S21-1		D3	2A2B9-D1	SP10S0	LOWER WR LIMIT, BIT 10	S2-1		03	2A1A06-P09E-06	SLOW-A	ARITH SLOW TMG MARG
DS13-2		E1	2A2A8-K3 \	SO4L	STO ADDR, BIT 04	DS32-2		E1	2A2B6-V2 }	PFZ04L	PAGE FILE OUTPUT, BIT 04	DS3-2		E1	2A1A06-P06E-07 }	MILT02	CYCLE CTR BIT 2 DR MAINT REG BIT 2,10, DR 18
DS13-1		E2	2A2A8-K25	304L	1 '	DS32-1	.	E2	2A2B6-V3 J	11.201.2	SPARE	DS3-1 S3-3		E2 E3	2A1AUG-PUGE-UG)	PFFM	PAFILE FAST TMG MARG
144.1		E3 .			SPARE	DS33-2		E3 -F1	2A2B6-S2 7	ļ	,	DS4-2		F1	2A1A06-P06E-09		CYCLE CTR BIT 3 DR
DS14-2 DS14-1		F1 F2	2A2A8-J1 2A2A8-J0	S05L	STO ADDR, BIT 05	DS33-2		F2	2A2B6-S3	PFZ05L	PAGE FILE OUTPUT, BIT 05	DS4-1		F2	2A1A06-P06E-10	MILTO3	MAINT REG BIT 3,11, ØR 19
522-1		F3	2A2B9-D3	SP11S1	UPPER WR LIMIT, BIT 11	S22-1		F3	2A2B9-C3	SP11S0	LOWER WR LIMIT, BIT 11	S3-1		F3	2A2A4-N3	PFSM	P.FILE SLOW TMG MARG
DS15-2		G1	2A2A8-E1	S06L	STO ADDR, BIT 06	DS34-2		G1	2A2B5-V2 }	PFZ06L	PAGE FILE OUTPUT, BIT 06	DS5-2		G1	2A1A06-P06F-01	MILTO4	CYCLE CTR BIT 4 DR MAINT REG BIT 4.12, DR 20
DS15-1		G2	2A2A8-E0	200L	1 '	DS34-1		G2	2A2B5-V3 J	112002	· ·	DS5-1		G2 G3	2A1A06-P06F-02 5 2B1B7-W2	FAST-B	B.CONT FAST TMG MARG
22		G3			SPARE	0000		G3 H1	2A2B5-S2 \		SPARE	S4-3 DS6-2	1 1	H1	2A1A06-P06F-03		CYCLE CTR BIT 5 OR
DS16-2		H1 H2	2A2A8-B0 2A2A8-B1	\$07L	STO ADDR, BIT 07	DS35-2 DS35-1		H2	2A285-S3 }	PFZ07L	PAGE FILE OUTPUT, BIT 07	DS6-1		H2	2A1A06-P06F-04	MILT05	MAINT REG BIT 5,13, OR 21
DS16-1 S23-1		H3	2A2B9-H3	SP12S1	UPPER WR LIMIT, BIT 12	S23-1	.	H3	2A2B9-13	SP12S0	LOWER WR LIMIT, BIT 12	S4-1		НЗ	281B7-V2	SLOW-B	B.CONT SLOW TMG MARG
DS17-2		J1	2A2A8-D1	1	1 ' 1	DS36-2	-	J1	2A2B4-T3 \	PFZ08L	PAGE FILE OUTPUT, BIT 08.	DS7-2	1 1	J1	2A1A06-P06F-05	MILTO6	CYCLE CTR BIT 6 ØR
DS17-1		J2	2A2A8-D0	S08L	STO ADDR, BIT 08	DS36-1		J2	2A2B4-T2 \$	FFZUOL	· · · · · · · · · · · · · · · · · · ·	DS7-1		J2	2A1A06-P06F-06	FAST	MAINT REG BIT 6,14, DR 22 M.CONT FAST TMG MARG
		J3			SPARE			J3	01001 00		SPARE	S5-3		J3 K1	2A1A06-P09E-04 2A1A06-P06D-05		CYCLE CTR BIT 7 OR
0518-2		K1 K2	2A2A9-H2 }	S09RL	STO ADDR, BIT 09	DS37-2 DS37-1		K1 K2	2A2B4-Q0 \ 2A2B4-Q1 \	PFZ09L	PAGE FILE OUTPUT, BIT 09	DS8-2 DS8-1		K2	2A1A06-P06D-06	MILT07	MAINT REG BIT 7,15, OR 23
DS18-1 . S24-1		K3	2A2A9-H3 5 2A2B9-03	SP13S1	UPPER WR LIMIT, BIT 13	524-1		K3	2A2B9-N3	SP13S0	LOWER WR LIMIT, BIT 13	\$5-1		K3	2A1A06-P09E-03	SLOW	M. CONT SLOW TMG MARG
DS19-2		Li	2A2A9-E3		· I	DS38-2		L1	2A2B4-X1 \		1			L1			SPARE
DS19-1		L2	2A2A9-E2	S10RE	STO ADDR, BIT 10	DS38-1		L2	2A2B4-X0 }	PFZ10L	PAGE FILE OUTPUT, BIT 10	E1		L2	2A1A06-J16D-10	MMGND	GROUND TO M. MODE SW
		L3			SPARE			L3	2B0B5-L3	SINGLE	CHANNEL COUPLER	S1-2		L3	2A1A06-J16C-09	MMENAB	ENABLE FROM M. MODE SW SPARE
DS20-2		M1	2A2A9-B2	S11RL	STO ADDR, BIT 11	DS39-2		M1	2A2B4-V2 }	PFZ11L	PAGE FILE OUTPUT, BIT 11			M1 M2			SPARE
DS20-1		M2 M3	2A2A9-B3, 2A2B9-S3	SP14S1	UPPER WR LIMIT, BIT 14	DS39-1 S25-1		M2 M3	2A2B4-V3 \(\) 2A2B9-T3	SP14S0	LOWER WR LIMIT, BIT 14	\$10-2		MB	2A1A06-J17F-01	BT1300R	MAINT REG SELECT
S25-1 DS21-2		N1	2A2A9-C3			DS40-2		N1	2A2B8-C1	i	·	310-2		N1	2/12/100 01/1/ 01		SPARE
DS21-1		N2	2A2A9-C2	S12RL	STO ADDR, BIT 12	DS40-1		N2	2A2B8-C0	S09L	PAGE FILE INPUT, BIT 09			N2			SPARE
		N3			SPARE	S6-1		N3	2B1B8-10	CLKON	REAL-TIME CLOCK SW .	S9-3		N3	2A1A06-P06F-08	MOLT-1	SELECT MAINT REG (UPPER)
DS22-2		P1	2A2A9-K3	S13RL	STO ADDR, BIT 13	DS41-2		P1	2A2B8-B1 }	S10L	PAGE FILE INPUT. BIT 10			P1			SPARE SPARE
0S22~1		P2 P3	2A2A9~K2	025	·	DS41-1		P2 P3	2A2B8-B0 🗸	1	,	S9-1		P2 P3	2A1A06-P06B-07	MOLT-2	SELECT MAINT REG (MID)
DS23-2		R1	2A2A9-J1\		SPARE	S8-3 DS42-2		R1	2B1A8-W0 2A2B7-I0 \	MAINT	MAINT MODE SW	39-1		R1	ZWINOQ-1000-01	19021-2	SPARE
DS23-1		R2	2A2A9-J0	S14RL	STO ADDR, BIT 14	DS42-2		R2	2A2B7-11 }	S11L	PAGE FILE INPUT, BIT 11			R2			SPARE
		R3			SPARE	S8-3		R3	2A1A06-	MAINT	MAINT MODE SW	S9-4		R3	2A1A06-P06B-0B	MOLT-3	SELECT MAINT REG (LOWER)
									P06F-07						,		CD405
DS24-2		51	2A2A9-E1	S15RL	STO ADDR, BIT 15	DS43-2		S1	2A2B7-R2	S12L	PAGE FILE INPUT, BIT 12			S1			SPARE
0\$24-1		S2 S3	2A2A9-E0		SPARE	DS43-1 S7-3		S2 S3	2A2B7-R3 / 2A1A06-	TSTMOD	TEST MODE SWITCH			S2 S3			1 1
	1	ادرا			OI MILE	1 31-3		دد	P09E-09	1311100	TOT HOLL SALIGH			1		, i	
DS25-2		T1	2A2A9-B0]	C14 DI	STO ADDD DIT 14	DS44-2		T1	2A2B6-10 \	6131	PACE ELE INDIT DIT 13			T1			
DS25-1		T2	2A2A9-B1	S16RL	STO ADDR, BIT 16	DS44-1		T2	2A2B6-I1	\$13L	PAGE FILE INPUT, BIT 13	1		T2	7] ,
		T3			SPARE	00.45		T3			SPARE			T3			
DS26-2 DS26-1		U1 U2	2A2A9-D1 } 2A2A9-D0 }	S17RL	STO ADDR, BIT 17	0S45-2 0S45-1		U1 U2	2A2B6-R2 \ 2A2B6-R3 \	S14L	PAGE FILE INPUT, BIT 16			U1 U2	1		
1320-1		U3	2M2M7-00 J		SPARE	U345-1		U2 U3	ל כא-טסבאב		SPARE			U3			(
DS27-2		V1	2A2B9-10]	C1 C1		DS46-2		V1	2A2B5-10]	C1 E1				V1		•	<u> </u>
DS27-1		V2	2A2B9-I1	SLPL	STO PARITY BIT	DS46-1		V2	2A2B5-I1	S15L	PAGE FILE INPUT, BIT 15			V2			1 1
		V3			SPARE			V3			SPARE			V3			
		W1			SPARE			W1			SPARE			W1			1.1
	₩ J1	W2 W3			SPARE SPARE		. ¥ J2	W2 W3			SPARE SPARE		J3	W2 W3		1	SPARE
] 31	C.W			JIANE	windows.	32	1 "3	-		J. AIL		ود	"3			I STATE
		i					1			,	ever entered		1	1		l.	












POWER CONTROL PANEL (TOP VIEW)

CENTRAL COMPUTER


ASSEMBLIES


CORPORATION


DEVELOPMENT DIVISION





C 60181000














Sierrania S

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME						
		_			CO	NECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
1A4A06 Jn2D-02/01	14047-71*70	2- 77 B8	BIT 3	\$B8LT03	1 A 4 A)6 J98A-06/05	1A088-Q0*Q1	2- 65	CZ BIT Z	SCFLT02
1A4A06 J02D-04/03	1A0A7-L2#L3	2- 77 88	BIT 4	\$88LT04	1 A 4 A	06 J08A-08/07	1A0B6=P0*P1	2= 67	C2 BIT 3.	SCFLT03
1A4A06 J02D-06/05	1A0A7-50#S1	2- 77 B8	817 5	\$B8LT05] A4A	06 JoBA-10/09	1A0B6-T0*T1	2- 67		SCFLT04
1A4A06 J02D-08/07	1A0A5-T1*T0	2- 79 g8	BIT 6	\$B8LT06	1 A 4 A	16 J088-02/01	1A0B6-Q0#Q1	2- 67		SCFLT05
1A4A06 J02D-10/09	1A0A5-L2*L3	2- 79 B8	BIT 7	SB8LT07	1 A4A		1A084-P0*P1	2- 69	,	SCFLT06
1A4A06 J02E-02/01	1A0A5-S0*S1		BIT 8	SB8LT08	1 A 4 A		1A0B4=T0+T1	2- 69		
1A4A06 J02E-04/03	1A0A3-T1*T0		BIT 9	\$B8LT09	1A4A		1A0B4-00*Q1			SCFLT07
1A4A06 J02E-06/05	1A0A3-L2*L3		BIT 10	\$88LT10	1 1 4 4		1A0B2=P0*P1	2= 69		SCFLT08
1A4A06 J02E-08/07	1A0A3-S0#S1		BIT 11	\$B8LT11	1A4A		1A0B2-F0#F1	2- 71		SCFLT09
1A4A06 J02E-10/09	1A0A1-T1*T0	_	BIT 12					2- 71		SCFLTIO
1A4A06 J02F-02/01	1A0A1-L2#L3		BIT 13	\$B8LT12	1A4A		1A0B2-Q0*Q1	2- 71		SCFLT11
1A4A06 J02F-04/03	1A0A1-50*S1			\$BBLT13		The state of the s	1A0B0-p0*P1	2- 73		SCFLT12
(3.5)	14041-30-31	E- 63 B6	BIT 14 December 2	\$B8LT14	1 A 4 A		1A0B0-T0#T1	2- 73		SCFLT13
1A4A06 J)4A-02#01	1A0B8-E0/E1	2- 45 NAT	L MAIN CONTROL DEAD DIT		1A4A		1A0B0-Q0*Q1	2- 73		SCFLT14
	Company of the compan	2- 65 NOT	MAIN CONTROL READ, BIT 00	SMCRD00	1 A 4 A		14045-NS/N3	2- 61	INTERRUPT CODE BIT 0	SICODE
	1A0B8-F0/F1		MAIN CONTROL READ, BIT 01	SMCRD01	1 A 4 A		1A0A2-M2/M3	2- 61		\$ICODE1
and the second s	1A088-W1/W0		MAIN CONTROL READ, BIT 02	\$MCRD02	1A4A		1A0A0-N2/N3	2- 63		\$ICODE2
10480-A4CL 30A4A1	1A0B6-F0/E1		MAIN CONTROL READ, BIT 03	\$MCRD03	1 A4 A		1A0A0-M2/M3	2- 63	INTERRUPT CODE BIT 3	\$ICODE3
1A4A06 J04A-10#09	1A0B6-F0/F1		MAIN CONTROL READ, BIT 04	\$MCRD ₀₄	1 A 4 A	6 J08D-10*09	1A0A9-G0/G1	2- 75	INTERRUPT CODE BIT 4	\$ICODE4
1A4A06 J04B-02#01	1A0B6-W1/W0		MAIN CONTROL READ, BIT 05	SMCRD05	1 A 4 A (6 Jn8E-02*01	1A0A7-G0/G1	2- 77	INTERRUPT CODE BIT 5	\$ICODE5
1A4A06 J04B-04*03	1A0B4-E0/E1		MAIN CONTROL READ, BIT 06	SMCRD06						1 GEV \$ 18 hr
1A4A06 J04B-06*05	1A0B4-F0/F1	2- 69 NOT	MAIN CONTROL READ, BIT 07	\$MCRD07	1A4A	6 J10A-02*01	180A2-K2/K3	2- 31	NOT CHAN 3 INT MASK TO DO	\$COPY15
1A4A06 Jn4B-08#07	1A0B4-W1/W0	2- 69 NOT	MAIN CONTROL READ, BIT 08	\$MCRD08	1 A 4 A	6 J10A-04#03	180A2-J2/J3	2- 31	NOT CHAN 4 INT MASK TO DO	SCOPY16
1A4A06 J04B-10*09	1A0B2-E0/E1	2- 71 NOT	MAIN CONTROL READ, BIT 09	SMCRD09	1A4A(6 J10A-06*05	180A2-Q3/Q2	2- 31	NOT CHAN 5 INT MASK TO DO	\$COPY17
1A4A06 J04C-02#01	1A0B2-F0/F1	2- 71 NOT	MAIN CONTROL READ, BIT 10	SMCRD10	1 A 4 A	6 J10A-08#07	1B0A1-K2/K3	2- 33	NOT CHAN 6 INT MASK TO DO	SCOPY18
1A4A06 J04C-04#03	1A0B2-W1/W0		MAIN CONTROL READ, BIT 11	SMCRDII	1A4A	6 J10A-10#09	180A1-J2/J3	2= 33	NOT CHAN 7 INT MASK TO DO	SCOPY19
1A4A06 J04C-06*05	1A0B0-E0/E1		MAIN CONTROL READ, BIT 12	SMCRD12	1 A 4 A		180A1-Q3/QZ	2- 33	NOT CLOCK INT MASK TO DO	\$COPY20
1A4A06 J04C-08#07	1A0B0-F0/F1		MAIN CONTROL READ, BIT 13	SMCRD13	1A4A		180A0-K2/K3	2- 35	NOT FP/BDP INT MASK TO DO	\$COPYZĪ
1A4A06 J04C=10#09	1A0B0-W1/W0		MAIN CONTROL READ, BIT 14	SMCRD14	1A4A		1B0A0-J2/J3	2- 35		\$COPY22
1A4A06 Jn4D-02/01	1A0A8-C0*C1		DO REGISTER BIT 00	SMCWROO	1A4A	4 1.4	180A0-Q3/Q2	2= 35		
1A4A06 J04D-04/03	1A0A8-B0#81		DO REGISTER BIT 01		1 A 4 A (NOT SRCH + MOVE INT MASK TO DO	\$COPY23
1A4A06 J04D-06/05	1A0A8-H0#H1		DO REGISTER BIT 02	SMCWR01			180A2-E1*E0	2- 31	FO REGISTER BIT 15	\$FOBC15
1A4A06 J04D-08/07	1A0A6-C0+C1		DO REGISTER BIT 03	SMCWR02	1444		1B0A2-N1*N0	2- 31	FO REGISTER BIT 16	\$FOBC16
1A4A06 J04D-10/09	1A0A6-B0*B1	.,		SMCWR03	1A4A(· · · · · · · · · · · · · · · · · · ·	180A2-W0*W1	2- 31		\$FOBC17
1A4A06 J04E-02/01	1A0A6-H0*H1		DO REGISTER BIT 04	SMCWR04	1A4A(1B0A2-Q1/Q0	2- 31	NOT MAIN CONTROL READ. BIT 15	\$MCRD15
1A4A06 J04E-04/03		_	DO REGISTER BIT 05	SMCWR05	1 A 4 A (1B0A2-E2/E3	2- 31	NOT MAIN CONTROL READ, BIT 16	SMCRD16
	1A0A4-C0*C1		DO REGISTER BIT 06	\$MCWR06	1A4A(1B0A2-V3/V2	2- 31	NOT MAIN CONTROL READ, BIT 17	SMCRD17
1A4A06 J04E-06/05	1A0A4-B0*B1		DO REGISTER BIT 07	SMCWR07	1 A 4 A (180A1-Q1/Q0	2- 33	NOT MAIN CONTROL READ, BIT 18	SMCRD18
1A4A06 Jn4E-08/07	1A0A4-H0#H1		DO REGISTER BIT 08	\$MCWR08	1 A 4 A (18041-E5/E3	5- 33	NOT MAIN CONTROL READ, BIT 19	SMCRD19
1A4A06 Jn4E-10/09	1A0A2-C0#C1		DO REGISTER BIT 09	SMCWR09	1A4A(6 J10D-06*05	1B0A1-V3/V2	2- 33	NOT MAIN CONTROL READ, BIT 20	\$MCBO20
1A4A06 J04F-02/01	1A0A2-B0#B1	2- 61 NOT	DO REGISTER BIT 10	SMCWR10	1A4A(6 J10D-08*07	1B0A0-Q1/Q0	2- 35	NOT MAIN CONTROL READ, BIT 21	SMCRD21
1A4A06 J04F-04/03	1A0A2-H0*H1	2- 61 NOT	NO REGISTER BIT 11	SMCWRII	1 A 4 A (6 J10D=10*09	180A0-E2/E3	2- 35	NOT MAIN CONTROL READ, BIT 22	SMCRD22
1A4A06 Jn4F-06/05	1A0A0-c0*C1		DO REGISTER BIT 12	SMCWR12	1 A 4 A (6 J10E-02*01	180A0-V3/V2	2= 35	NOT MAIN CONTROL READ, BIT 23	SMCRD23
1A4A06 Jn4F-08/07	1A0A0-B0*B1		DO REGISTER BIT 13	SMCWR13	1444	6 J10E-04/03	1B0A2-F1#F0	2- 31	DO REGISTER BIT 15	SMCWR15
			and the second of the second o		1 A 4 A c		180A2-00#01	2- 31	DO REGISTER BIT 16	SMCWR16
1A4A06 J06A-02#01	1A0A8-V0/V1	2- 55 SEL	ECTED STATUS BIT 00 TO DO	SCOPYO0	1A4A0	• • • · · ·	180A2-X0*X1	2- 31	DO REGISTER BIT 17	SMCWR17
1A4A06 J16A-04*03	1A0A8-X0/X1		ECTED STATUS BIT 01 TO DO	\$COPY01	1 A4 A		1B0A1-F1#F0	2- 33	DO REGISTER BIT 18	SMCWR18
1A4A06 J06A-06#05	1A0A8-Q1/Q0		ECTED STATUS BIT 02 TO DO	\$COPY02	1A4A0		180A1-00*01	2- 33	DO REGISTER BIT 19	SMCWR19
1A4A06 J06A-08#07	1A0A6-V0/V1	2- 57 SEL	ECTED STATUS BIT 03 TO DO	\$COPY03	1A4A		180A1-X0*X1	2- 33	DO REGISTER BIT 20	SMCWR26
1A4A06 J06A-10#09	1A0A6-X0/X1		ECTED STATUS BIT 04 TO DO	\$COPY04	1A4A(180A0-F1*F0	2- 35	DO REGISTER BIT 21	1 15 SHIPS STATE
1A4A06 Jn6B-02*01	1A0A6-Q1/Q0		ECTED STATUS BIT 05 TO DO	\$COPY05		6 J10F=08/07	18040-00#01	2- 35		SMCWR21
1A4A06 J06B=04#03	1A0A4-V0/V1		ECTED STATUS BIT 06 TO DO		1000	0 010, 200,01	10040=00001	2= 33	On Mediglek pri 55	SMCWR22
1A4A06 J06B-06#05	1A0A4-X0/X1		ECTED STATUS BIT 07 TO DO	\$COPY06	1 A 4 A 2	4 1124 69/67	10005 Hearls	3 -	201 2021 - 1700-	
1A4A06 J06H-08#07		2- 59 SEL	ECTED STATUS OF TO TO DO	\$COPYO7		6 J12A-08/07	18085-NO*N1	2- 5	RNI CYCLE LIGHT	SRNILT
1A4A06 Jn6B-10*09	1A0A4-Q1/Q0		ECTED STATUS BIT 08 TO DO	\$COPY08		6 J12A-10/09	1B0B5-V0*V1	2- 5	NOT (RAD CYCLE FF)	§RADLT
1A4A06 J06C-02*01	1A0A2-V0/V1	2- 61 SELI	ECTED STATUS BIT 09 TO DO	\$COPY09		6 J12B-02/01	180B5-M1 *M0	2- 5	NOT (ROP1 OR ROP2 CYCLE)	SROPLT
1A4A06 J06C=04*03	1A0A2-X0/X1		ECTED STATUS BIT 10 TO DO	SCOPY10		6 J128-04/03	180A2-C1+C0	2- 31	C2 BIT 15	\$CFLT15
1A4A06 J06C=04*03	1A0A2-Q1/Q0	2- 61 SELI	ECTED STATUS BIT 11 TO DO	\$COPY11		6 J12B-06/05	1B0A2-J1*J0	2- 31		SCFLT16
	1A0A0-V0/V1		CHAN O INT MASK TO DO	\$COPY12		6 J128-08/07	180A2-TO#T1	2- 31	C2 BIT 17	SCFLT17
1A4A06 J06C-08*07	1A0A0-X0/X1		CHAN 1 INT MASK TO DO	\$COPY13		6 J12B-10/09	1B0A1-C1+C0	2⇒ 33	C2 BIT 18	SCFLT18
1A4A06 J26C-10*09	1 A 0 A 0 - O 1 / O 0		CHAN 2 INT MASK TO DO	\$COPY14		6 J12C-02/01	180A1-J1*J0	2- 33		SCFLT19
1A4A06 J06D-02/01	1A088-B1*B0		REGISTER BIT 0	\$FOBCOO	1 A 4 A 0	6 J12C-04/03	180A1-T0*T1	2- 33		SCFLT20
1A4A06 Jm6D-04/03	1A088-D0*D1		REGISTER BIT 1	\$FOBC01	1 4 4 4 0		1BgAg-C1#Cg		CS BIT SI	SCFLT21
1A4A06 J@6D+06/05	1A088-K0#K1	2- 65 FO	REGISTER BIT 2	\$F0BC02	1 A 4 A 0	6 J12C-08/07	1B0A0-J1*J0	2- 35	CS BIT 55	\$CFLT22
1A4A06 J::6D-08/07	1A0B6-B1*B0	2- 67 FO	REGISTER BIT 3	\$FOBC03	14440	6 J12C-10/09	180A0-T0*T1	2- 35		\$CFLT23
1A4A06 Jn6D-10/09	1A086-D0#D1	2- 67 FO	REGISTER BIT 4	\$FOBCO4	14440	6 J12D-10/09	1C0A0-T0+T1	2- 37		SMON-LT
1A4A06 J06E-02/01	1A0B4-R1*80		REGISTER BIT 6	\$FOBCO6	14440		180A4-F0	2- 1	SLOW TIMING MARGIN	SLOW
1A4A06 J36E-04/03	1A0B4-D0*D1		REGISTER BIT 7	SFOBC07	14440		1B0A4-G0	2- 1	FAST TIMING MARGIN	FAST
1A4A06 J06E-06/05	1A0B4-K0*K1		REGISTER BIT 8	\$F08C08		6 J12E-05*	1C0A8-D2	3- ģ	NOT (FAST TIMING SELECTED)	#FAST-A
1A4A06 J06E-08/07	1A0B2-R1*B0		REGISTER BIT 9	sFnBCn9		6 J12E-06*	1C0A8-A3	3- 9	NOT (SLOW TIMING SELECTED)	#SLOW-A
1A4A06 J06E-10/09	1A0B2-n0*D1		PEGISTER BIT 10	\$F0BC10		6 J12E-09*	1C082-Q0	2= 51		TSTMOD
1A4A06 J06F-02/01	1A0B2-K0*K1		REGISTER BIT 11	\$FOBC11		6 J12F=02/01	1C082=13*12	2- 53	GATE C + F DIGITS 0-3	
1A4A06 J06F-04/03	1A0B0-R1*B0		REGISTER BIT 12	\$F08C12		6 J12F=04/03	1C0A2=13+12	2- 53	GATE C + F DIGIT 4	SCFGT03
1A4A06 J06F-06/05	1A0B0-D0*D1		REGISTER BIT 13			6 J12F-06/05	1C0W5=03#C5			\$CFGT4
1A4A06 J06F-08/07	1A0B0-K0*K1			\$F08C13	14441	C 0151-00/02	10045-03405	2- 53	OWIE OF A LONGTIO DALY	\$CFGT57
	1 U A D A = K A * K T	2= 73 F0 F	REGISTER BIT 14	\$FOBC14	1 1 4 4 4	6 1144-43/41	18041-51454	2 33	En DEGISTED DIT 15	eE-00-0
1A4A06 J08A-02/01	1A088-P0#P1	2_ 45 60 4	DIT O			6 J14A-02/01	180A1-E1#E0	2- 33	FO REGISTER BIT 18	\$FOBC18
			BIT 0	SCFLT00		6 J14A-04/03	180A1-N1*N0		FO REGISTER BIT 19	SFOBC19
1A4An6 JC8A-04/03	140T-8ACA1	2- 65 C2 F	BIT 1	SCFLT01		6 J14A-06/05	180A1-W0*W1		FO REGISTER BIT 20	\$FOBC20
NOTE:					14440	6 J14A-08/07	180A0-E1#E0	2- 35	FO REGISTER BIT 21	\$FOBC21

BDP Cables for Panel 1A2A06 Locate on pages 9-21 thru 9-24.

9-1 Rev **J**

			the manufacture of the same of				0.0000
CONNECTOR 1A4A06 J14A-10/09 1A4A06 J14B-02/01 1A4A06 J14B-06/05 1A4A06 J14B-08/07 1A4A06 J14B-10/09	180A0~W0*W1	DEFINITION FO REGISTER BIT 22 FO REGISTER BIT 23 INIT. RNI 2 CYCLE FF REQUEST BC PULSE FUNCTION STABLE TO BLOCK CONT NOT (TEST BUSY) SIG TO B CONT)	SIG NAME \$F0BC22 \$F0BC23 \$BCRNI2 \$REQBC \$FNSTBC \$TSBSY	CONNECTOR 1A4A06 J15F-04* 1A4A06 J15F-05* 1A4A06 J15F-06* 1A4A06 J15F-07* 1A4A06 J15F-08*	ORIGIN 1A086-K2 1A088-V2 1A088-K2 1A088-L2	PAGE DEFINITION 2-67 BREAK POINT SWITCH BIT 4 2-67 BREAK POINT SWITCH BIT 3 2-65 BREAK POINT SWITCH BIT 2 2-65 BREAK POINT SWITCH BIT 1 2-65 BREAK POINT SWITCH BIT 0	SIG NAME BPMC04 BPMC03 BPMC02 BPMC01 BPMC00
1A4A06 J14C=02/01 1A4A06 J14C=04/03 1A4A06 J14C=06/05 1A4A06 J14C=08/07 1A4A06 J14C=10/09 1A4A06 J14D=02/01 1A4A06 J14D=02/01 1A4A06 J14D=04/03 1A4A06 J14D=08/07	18088-T0*T1	DO TO BLOCK CONT, BIT 18 DO TO BLOCK CONT, BIT 19 DO TO BLOCK CONT, BIT 21 DO TO BLOCK CONT, BIT 22 NOT (DO TO BLOCK CONT, BIT 23) PAUSE FF TO 40 MS. DELAY OPERAND REFERENCE OPERAND REFERENCE FO REGISTER BIT 5	SDOBC18 SDOBC19 SDOBC21 SDOBC22 SDOBC23 STO40MS SOPREFS SFOBC05	1A4A06 J17A-01* 1A4A06 J17A-02* 1A4A06 J17A-03* 1A4A06 J17A-05* 1A4A06 J17A-06* 1A4A06 J17A-09* 1A4A06 J17B-02* 1A4A06 J17B-03*	18083-T3 1C080-E1 180A5-J0 180A5-I1 1C083-D3 1C083-C3 1C082-P1 1A1A0-S1 1A1A0-R1	2- 3 CONSOLE SWITCH, BDP MODE 2- 45 CONSOLE SWITCH, EXEC MODE 2- 29 SWITCH, JUMP 1 2- 29 SWITCH, JUMP 2 2- 49 2- 49 SWITCH, NOT CYCLE STEP 2- 51 SWITCH, SELECTIVE STOP 3- 89 DISPLAY Q REG 3- 89 DISPLAY E UPPER REG	BDPSW EXECMD JSW1 JSW2 CYCSTP *CYCSTP SLSSW *SHOWQ
1A4A06 J14D-10*09 1A4A06 J14E-02*01 1A4A06 J14E-04*03	18084-P1/P0 2- 7 18081-J3/J2 2- 9	BC REPLY 2 TO MN CONT BC REPLY 1 TO MN CONT SELECTED CHAN BUSY + REJECT CONN + FCN SEL STATUS = ANY BIT OF F L12	SBCRPY2 SBCRPY1 SCHBUSY	1A4A06 J17B-04* 1A4A06 J17B-05* 1A4A06 J17B-06* 1A4A06 J17B-07*	1A1A0-R0 1C0B3-U1 1C0B3-X0 1B0A5-J1	3-89 DISPLAY E LOWER REG 2-49 SWITCH, PARITY INTERRUPT 2-49 SWITCH, PARITY STOP 2-29 SWITCH, JUMP 3	SHOWEL PARINT PARSTP JSW3
1A4A06 J14E-08*07 1A4A06 J14E-10/09 1A4A06 J14F-02*01	18088-C2/C3	NOT F BIT 08 + 09 + 10 TO MN CONT BC NOT COMPARE FF FROM 40 MS DELAY	\$BCCMPR \$080910 \$BCSKIP \$FM40MS	1A4A06 J17B-08* 1A4A06 J17B-09* 1A4A06 J17B-10* 1A4A06 J17C-02* 1A4A06 J17C-03*	180A5-10 1C083-M3 1C083-L2 18084-U1 1C082-W3	2- 29 SWITCH, JUMP 4 2- 49 2- 49 SWITCH, NOT AUTO STEP 2- 7 SWITCH, DISABLE ADVANCE P 2- 51	JSW4 AUTOST *AUTOST DYVPSW AUDPSW
1A4A06 J14F-04*03 1A4A06 J14F-06/05 1A4A06 J14F-07* 1A4A06 J14F-08*	18081-F2/F3 2- 9 180A0-X0*X1 2- 35 1A087-L1 2- 91 1A087-K1 2- 91	STORAGE NO RESPONSE DO REGISTER BIT I3 INTERRUPT BIAS SWITCH FOR BIT6 INTERRUPT BIAS SWITCH FOR BIT7	\$NORESP \$MCWR23 INTSW6 INTSW7	1A4A06 J17C-04* 1A4A06 J17C-08* 1A4A06 J17C-09* 1A4A06 J17C-10* 1A4A06 J17D-01*	1C0B2-V3 1C0A2-F1 1A0A0-Q2 1C0A2-D1 1B0A5-K0	2-51 SWITCH, NOT AUTO DUMP 2-53 SWITCH, DISPLAY F REG 2-63 SWITCH, DISPLAY LJA REG 2-53 SWITCH, DISPLAY CIR 2-29 SWITCH, JUMP 5	⇔AŬDPSW PREGSW L'jASW CIRSW JSW5
1A4A06 J15A-01* 1A4A06 J15A-02* 1A4A06 J15A-04* 1A4A06 J15A-05* 1A4A06 J15A-09* 1A4A06 J15A-10* 1A4A06 J15B-01* 1A4A06 J15B-01*	1C0B3-H2	SWITCH, NOT GO SWITCH, STOP SWITCH, MASTER CLEAR SWITCH, SWEEP PAGE FILE SWITCH, ENTER PAGE FILE SWITCH, ENTER B3 SWITCH, ENTER B2	GOSYNC *GOSYNC STOPSW MCLR SWEPPF ENTRPF ENB3SW ENB2SW	1A4A06 J17D-02* 1A4A06 J17D-03* 1A4A06 J17D-04* 1A4A06 J17D-05* 1A4A06 J17D-06* 1A4A06 J17D-07* 1A4A06 J17D-08* 1A4A06 J17E-04*	180A5-H1 1C0B3-E2 1C0B3-E3 1C0B3-X2 1C0B3-Q3 1C0B2-R2 1C0B2-U3 1B0A7-C3	2- 29 SWITCH, JUMP 6 2- 49 2- 49 SWITCH, NOT INSTRUCTION STEP 2- 49 SWITCH, EXTERNAL CLEAR 2- 49 SWITCH, INTERNAL CLEAR 2- 51 2- 51 SWITCH, NOT AUTO LOAD 2- 15 SWITCH, DISPLAY B2	JSW6 INSTEP #INSTEP EXCLR INCLR AULDSW #AULDSW DSPYB2
1A4A06 J15B=03* 1A4A06 J15B=04* 1A4A06 J15B=05* 1A4A06 J15B=06*	1C0A2-F0	SWITCH, ENTER BI SWITCH, SELECT P REGISTER CONSOLE KYBD SEL SW, A REG CONSOLE KYBD SEL SW, Q REG SWITCH, ENTER	ENBISW PSELSW PENTRA *ENTRQ ENTER	1A4A06 J17E-05* 1A4A06 J17E-07* 1A4A06 J17E-08*	180A7-C2 1C0A3-C0 1C0A3-C1	2- 15 SWITCH, DISPLAY B3 2- 39 SET SWITCH, ISR, BIT 0 SET SWITCH, ISR, BIT 1	DSPYB3 ISR0
1A4A06 J15B-07* 1A4A06 J15B-08* 1A4A06 J15B-09*	1C0B1-X1 2- 47 1C0B1-03 2- 47 1C0B1-R3 2- 47	SWITCH, SWEEP SWITCH, WRITE STORAGE OR RF SWITCH, READ STORAGE OR RF	SWEEP WSTO	1A4A06 J17E-09* 1A4A06 J17E-10* 1A4A06 J17F-01*	1C0A3-B0 1C0A3-B1 1C0A3-H1	2- 39 SET SWITCH, ISR, BIT 2	TSR2 CLRISR
1A4A06 J15C-01* 1A4A06 J15C-02* 1A4A06 J15C-03*	1C0B1-J3 2- 47 1C0B1-Ţ3 2- 47	SWITCH, NOT (SWEEP-ENTER CONT)	RSTO *SWENCN SWENCN	1A4A06 J17F-02*	1C0A3-H0	2- 39 SET SWITCH, OSR, BIT 0 2-39 SET SWITCH, OSR, BIT 1	OSR0
1A4A06 J15C-04* 1A4A06 J15C-05* 1A4A06 J15C-06*	1C0A2-00 2- 53 180B1-W1 2- 9	GROUND IF NO DIGIT SW PRESSED SWITCH TRANSLATION, BIT 0	*DIGIT DIGIT DIGITO	1A4A06 J17F-03* 1A4A06 J17F-04*	1C0A3-K1 1C0A3-K0	2- 39 SET SWITCH, OSR, BIT 2 2- 39 CLR SWITCH, OSR	OSR2
1A4A06 J15C-07* 1A4A06 J15C-08* 1A4A06 J15C-09* 1A4A06 J15C-10* 1A4A06 J15D-03*	18081-q1 2- 9 1C081-m3 2- 47 1C081-p0 2- 47 1C081-00 2- 47	SWITCH TRANSLATION, BIT 1 SWITCH TRANSLATION, BIT 2 SWITCH, KEYBOARD CLEAR SWITCH, NOT TRANSFER SWITCH, POWER ON MASTER CLEAR	DIGITI DIGITZ KYBCLR *TXFER TXFER POMCLR	1A4A06 J18A-02/01 1A4A06 J18A-04/03 1A4A06 J18A-06/05 1A4A06 J18A-08/07 1A4A06 J18A-10/09	1C1B8-E0*E1 1C1B9-H1*H0 1C1B7-S1*S0 1C1B7-R1*R0	3- 17 SET DIVIDE FAULT FF 3- 19 SET OVERFLOW FF 3- 15 NOT BIT 09 OF MAINT.REGISTER 3- 15 NOT BIT 10 OF MAINT.REGISTER 2- 45 NOT (EXEC MODE) SIGNAL TO B.C.	CLROSR SSTDIVF SSTOVER SMOBCO9 SMOBCO
1A4A06 J15D-09* 1A4A06 J15D-10* 1A4A06 J15E-01* 1A4A06 J15E-02* 1A4A06 J15E-04* 1A4A06 J15E-05* 1A4A06 J15E-06*	1C082-80 2- 51 1C081-61 2- 47 1C081-60 2- 47 1A080-V2 2- 73 1A080-K2 2- 73 1A080-12 2- 73	SWITCH, BREAKPOINT ON INSTR. BREAKPOINT SWITCH ON OPERAND SWITCH, REGISTER FILE SELECTED SWITCH, STORAGE SELECTED BREAK POINT SWITCH BIT 14 BREAK POINT SWITCH BIT 13 BREAK POINT SWITCH BIT 12	BPI BPO REG STO BPMC14 BPMC13 BPMC12	1A4A06 J18B-02/01 1A4A06 J18B-04/03 1A4A06 J18B-06/05 1A4A06 J18B-07* 1A4A06 J18B-08* 1A4A06 J18C-02*01 1A4A06 J18C-04*03 1A4A06 J18C-06/05	1C0B3-T2*T3 1C0B3-S2*S3 1C0B0-F2*F3 1C1B7-W2 1C1B7-X3 1C0B2-R1/R0 1C0B2-T1/T0	2- 49 NOT (MASTER CLR +EXTERNAL CLR) 2- 49 NOT (MASTER CLR +INTERNAL CLR) 2- 45 READ OR WRITE REGISTER FILE 3- 15 NOT (SEL. BITS 08-15 OF MAINT) 3- 15 NOT (SEL. BITS 16-23 OF MAINT) 2- 51 AUTO-STEP OSCILLATOR 2- 51 NOT CHAN 0-7 TERMINATE TO BC	SBCEXMO SEXCLBC SINCLBC SRWRF MILT-2 MOLT-3 SASOSC SCHIERM
1A4A06 J15E-07* 1A4A06 J15E-08* 1A4A06 J15E-09* 1A4A06 J15E-10* 1A4A06 J15F-01* 1A4A06 J15F-02* 1A4A06 J15F-03*	1A082-V2 2- 71 1A082-K2 2- 71 1A082-L2 2- 71 1A084-V2 2- 69 1A084-K2 2- 69 1A084-L2 2- 69	BREAK POINT SWITCH BIT 11 BREAK POINT SWITCH BIT 10 BREAK POINT SWITCH BIT 9 BREAK POINT SWITCH BIT 7 BREAK POINT SWITCH BIT 7 BREAK POINT SWITCH BIT 6 BREAK POINT SWITCH BIT 5	BPMC11 BPMC10 BPMC09 BPMC08 BPMC07 BPMC06 BPMC06	1A4A06 J18C-08/07 1A4A06 J18C-10/09 1A4A06 J18D-02/01 1A4A06 J18D-04/03	1C0B3-K0*K1 1C0A4-F3*F2 1C0A0-E0*E1 1C0A0-G1*G0 1C0A0-S0*S1	2- 49 NOT (GO FF) TO BC 2- 41 INTERRUPT ENABLED FF 2- 37 OSR BACKGROUND LIGHT 2- 37 STOR CYCLE TO INDICATOR 2- 37 PROGRAM STATE	SGO-BC SIEN-LT SOSR-LT SSTOLT SPRO-LT
				Destrolio	- Orgin		Rev A

No Sign = Logical Level

= livisted Patr * ground or open signal

3/17

										_	
	w o	ODICAN	PAGE	DEFINITION	SIG NAME	CONNE	CTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
CONNEC		ORIGIN 1C1B7-Q2*Q3	PAGE 3- 15	MAINTENANCE LIGHTS BIT 07	SMILTO7	144406	P(12A-04/03	1A1B2-U1*U0		NOT BIT 01 OF A1+Q1+E1+E2	SAELTO1 SAELTO2
	J180-06/05		3= 51	BIT 00 OF A	SATOBCO	1A4A06	P02A-06/05	1A1B2-T3#T2	3- 79	NOT BIT 02 OF Al+Q1+E1+E2	SAELTOZ SAELTO3
	J18D-08/07	1A186-n3*02 1A1B6-R3*R2	3- 51	BIT 01 OF A	SATOBC1		P02A-08/07	1A1B2-U3#U2	3- 79	NOT BIT 03 OF A1+Q1+E1+E2 NOT BIT 04 OF A1+Q1+E1+E2	SAELT04
	J180-10/09	1A1B6=R3*R2	3- 51	BIT 02 OF A	SATOBCZ		P02A-10/09	1A1B1-T1+T0	3~ 81		SAELT 05
	J18E-02/01	1C1B7=V0*V1	3- 15	MAINTENANCE LIGHTS BIT 00	SMILTOO		P02B-02/01	1A1B1=U1*U0		NOT BIT 06 OF Al+Q1+E1+E2	SAELTO6
	J18E-04/03 J18E-06/05	1C187=70*T1	3≃ 15	MAINTENANCE LIGHTS BIT 01	SMILTOI		P02B-04/03	1A1B1=T3*T2	3- 81		SAELTO7
	J18E-08/07	1C1B7=U0#U1	3- 15	MAINTENANCE LIGHTS BIT 02	\$MILTO2		P@2B-06/05	1A1B1-U3*U2		NOT BIT 07 OF A1+Q1+E1+E2 NOT BIT 08 OF A1+Q1+E1+E2	SAELTOB
	J18E-10/09	1C1B7=00*01	3- 15	MAINTENANCE LIGHTS BIT 03	SMILT03		PG28-08/07	1A1B0-T1*T0	3~ 83	NOT BIT 09 OF A1+Q1+E1+E2	SAELT09
	J18F-02/01	1C1B7-M2*M3	3- 15	MAINTENANCE LIGHTS BIT 04	SMILT04		Pu5B-10/03	14180-01*00			SAELTIO
	J18F-04/03	1C187-p3*P2	3- 15	MAINTENANCE LIGHTS BIT 05	SMILTO5		P02C-02/01	1A180=T3*T2	3= 83 3= 83	NOT BIT 11 OF A1+Q1+E1+E2	SAELTIT
	J18F=06/05	1C1B7-L2*L3	3- 15	MAINTENANCE LIGHTS BIT 06	SMILTO6		Pn2C-04/03	1A1B0=U3*U2	3= 03 3= 85	NOT BIT 12 OF A1+Q1+E1+E2	SAELT12
	J18F-07*	1C1B6-L1	3- 13		MAINT		Pu2C-06/05	14142-71*70	3- 85		SAELT13
	J18F=08#	1C1B7=X2	3- 15	NOT (SEL. BITS 00-07 OF MAINT)	MOLT-		P02C=08/07	1A1A2-U1*U0 1A1A2-T3*T2	3- 85		SAELT14
**************************************	• • • • • • • • • • • • • • • • • • • •					144406	P02C=10/09	1A1A2-U3*U2	3- 85		SAELT15
1A4A06	J20A-02*01	1C0A1-X2/X3	2- 43	SET ILLEGAL WRITE	SSETIW		P02D-02/01 P02D-04/03	1A1A1-T1*T0	3- 87	NOT BIT 16 OF A1+Q1+E1+E2	SAELT16
	J20A-04*03	1COA1-NO/N1	2- 43	BLOCK CONTROL PRIGRITY	SBCPRIO		P02U-06/05	14141-01*00	3- 87	NOT BIT 17 OF A1+Q1+E1+E2	SAELTĪ7
•	J20A-06*05	1C0B3-W1/W0	2- 49	STORAGE PARITY ERROR INTERRUPT	SMPEINT		P02D-08/07	1A1A1-T3#T2	3- 87		\$AELT18
	J20A-08/07	1C0A0-Q1*Q0	2- 37	MONITOR STATE	SMONREF		P02D-10/09	1A1A1-U3*U2	3- 87		SAELT19
144406	J20A-10/09	1C0A0-I0*I1	2- 37	MAIN CONT WRITE SIGNAL TO PF	\$MC₩R		P02E-02/01	1A1A0-T1*T0	3- 89	NOT BIT 20 OF A1+Q1+E1+E2	\$AELT20
1A4A06	J20B-02/01	1C0A0-00*01	2- 37	WRITE PF	SWPF		P02E-04/03	14140-01*00	3- 89		\$AELT21
1A4A06	J20B-04/03	1C0A0-M0#M1	2- 37	READ PF	SRPF		P02E-06/05	1A1A0-T3+T2	3- 89	NOT BIT 22 OF A1+Q1+E1+E2	\$AELT22
1A4A06	J208-06/05	1C0A0-L1*L0	2- 37	STORE CYCLE, INT. PROCESSING	SINTSTO		Pa2E-08/07	1A1A0-U3#U2	3- 89	NOT BIT 23 OF A1+Q1+E1+E2	\$AELT23
1A4A06	J208-08*07	1C0A1-W1/W0	2- 43	INTERRUPT CODE BIT 6	SICODE 6		P02E-09*	1A2A4-00	4- 3	BDP FAST MARGIN	#BPFSMG
1A4A06	J20B-10/09	1C0A0-U3#U2	2- 37	MC PARTIAL WRITE BIT 0	SMCPWO SMCPW1		P12E-10#	1A2A4-R1	4- 3	BDP SLOW MARGIN	#BPSLMG
1A4A06	J20C-02/01	1C0A0-R3#R2	2- 37	MC PARTIAL WRITE BIT 1			Po2F=01#	1A2A0-02	4- 27	CC-MR SWITCH IN CC POSITI	ON BT13OR
	J20C-04/03	1C0A0-T2#T3	2- 37	MC PARTIAL WRITE BIT 2	SMCPW2	1					
· · · -	J20C-06/05	1C0A0-53*S2	2- 37	MC PARTIAL WRITE BIT 3	\$MCPW3	184806	Pn4A-02/01	1C0A3-01*00	2- 39		SISRLTO
1A4A06	J20C-08/07	1C0A0-H2#H3	2- 37	MC PARTIAL WRITE BIT4 OR	SMCP#4	144406	P04A-04/03	1C0A3-N0*N1	2- 39	ISR ,BIT 1	SISRLTI
				DESTRUCTIVE LOAD			P04A-06/05	1C0A3-p1*P0	2- 39	ISR ,BIT 2	SISRLT2
418.4		10-13	n	NOT READ ADDRESS CYCLE	SRADREF		P04A-08/07	1C0A3-J1*J0	2- 39		\$0SRLT0
	J20C-10/09	1C0A1-N3#N2	2- 43	C4 FAN IN BIT O(S BUS BIT 15)	SMCSB15		P14A-10/09	1CnA3-Q1#Qn	2- 39	OSR BIT 1	\$0SRLT1
	J20D-02/01	1C0A3-M1*M0	2- 39		SMCSB16	1A4A06	P04B-02/01	1C0A3-L1*L0	2- 39	OSR ,BIT 2	\$0SRLT2
	J20D-04/03	10043-71*70	2- 39	C4 FAN IN BIT 2(S BUS BIT 17)	SMCSB17		P04B-04/03	1C0A3-V3+V2	2- 39	B DISPLAY, BIT 0	\$B-LT00
	J20D-06/05	1C0A3-S1*S0	2- 39	NORMAL INTERRUPT CODE USED	SICSEEN		P048-06/05	1C0A3-P2*P3			SB-LT01
	J20D-08/07	1C0A1=C1+C0	2- 43 2- 43	(NORMAL INTERRUPTS) (ARITH)	SINFINT	1A4A06	PA48-08/07	1C0A3-M2#M3	2- 39		\$B-LT02
	J20D=10*09	1C0A1=K1/K0 1C0A1=D2*D3	2- 43	NOT (EN PAR ERR CODE + M CLR)	SENPECO	1A4A06	P04B-10/09	1C0B2-N1*N0	2- 51		\$AL-LT
	J20E-02/01	1C0A1-51/50	2- 43	NORMAL INT XLTN TO MN CONT	SNORINT	184806	P04C-02/01	1C0B2-L0*L1	2- 51		SADELT
	J20E-04*03	1C0A4=C2*C3	2- 41	INTERRUPT ENABLED FF	SINTEN	1A4A06	P@4C-04/03	1C0A2-L2*L3	2- 53		
	J20E-06/05	1C0A4-C2-C3	2- 39	CIR.BIT 0	SCTRBCO	1 A4 A 0 6	P04D-02/01	1C)B1-F0*F1	2= 47	SWEEP-ENTER CONTINUOUS FF	
	J20E-08/07	1C0A3-03-02	2- 39		\$CIRBC1		P04D-04/03	1C0B3-J1*J0	2- 49		\$60-LT
	J20E-10/09 J20F-02/01	1C0A3=L2*L3	2- 39		SCIRBC2	-	P04D-06/05	1C0B3=L1*L0	2= 49		\$STOPLT \$MPE-LT
	J20F-04/03	1C0B0=F0*F1	2- 45		SPFEXMO		P04U-08/07	1C0B3-00#01	2- 49		SCO-LT
	J20F=06/05	1C0B3-W3*W2	2- 49	NOT (MASTER CLR +INTERNAL CLR)	SMCLPF		P:)4E-02/01	1CgA2-G3*G2	2- 53	CO DISPLAY INDICATOR ROUNCING BALL, OCTAL DIGI	
	J20F-08/07	1C0B3-50*S1	2- 49	DISABLE MEMORY PARITY ERROR	SDISMPE		Pn4E-04/03	1C0A2=V3*V2	2≈ 53		
THIRD	GEV. GOLDI	11022 30 01		• •	-		Pn4E-06/05	1C0A2-V0*V1	2≈ 53 2≈ 53	BOUNCING BALL, OCTAL DIGI	
1A4A06	P01A-02/01	1A0B8-M3+M2	2- 65	56(S BUS) BIT 00	\$MCSB00	• • •	P04E-08/07	1 COA2-W1 * WO	2- 53		· · · · · · · · · · · · · · · · · · ·
-	Pn1A-04/03	1A0B8-P3*P2	2- 65	56 (S BUS) BIT 01	SMCSB01		P04E-10/09	1C0A2=n3*02 1C0A2=p2*P3	2= 53		_
1A4A06	PU1A-06/05	1A0B8-52*53	2- 65	56(S BUS) BIT 02	\$MCSB02		P14F=02/01 P04F=04/03	1C0A2-R3*R2	2= 53		· _
1A4A06	P01A-08/07	1A0B6-M3*M2	2- 67		\$MCSB03		P04F=06/05	1C0A2=S3*S2	2- 53		The state of the s
1A4A06	P01A-10/09	1A0B6-P3#P2		S6(S BUS) BIT 04	\$MCSB04		P04F-08/07	1CnA2-W2*W3	2- 53	BOUNCING BALL, OCTAL DIGI	
1 A4 A06	P018-02/01	1A0B6-S2*S3	2- 67		\$MCSB05	TATAUD	P(141 -007 (1	TOTAL WE WIS			
	P018-04/03	1A0B4-M3*M2	2- 69		\$MCSB06	201006	J13A-02/01	24248-03*02	5- 9	ADDR BIT OF TO INTERNAL S	TOR A SINSOOA
1 A4A06	P018-06/05	1A084-p3*P2		\$6(\$ BU\$) BIT 07	\$MCSB07		J03A-04/03	2A2A9-U3*U2	5- 11		
	P018-08/07	1A9B4-52#53	2- 69		\$MC5B08		Jn3A-06/05	2A2A8=R3#R2	5- 9		
	Pc18-10/09	1A0B2-M3#M2		S6(S BUS) BIT 09	\$MCSB09		J03A-08/07	2A2A9-R3*R2	5~ 11		TOR A SINSO3A
	P01C-02/01	1A0B2-P3*P2	` 2= 71		\$MCSB10 \$MCSB11		J03A-10/09	2A2A8=P0#P1	5- 9		
	P01C-04/03	1A082-S2*S3	2- 71	_			J03B-02/01	2A2A9=p0*P1	5- 11	ADDR BIT 05 TO INTERNAL S	TOR A SINSO5A
	P01C-06/05	1A0B0-M3*M2	2- 73 2- 73		\$MC\$812 \$MC\$813		J038-04/03	2A2B4-B0#B1	5- 21		
1A4A06	P01C-08/07	1A0B0=p3#P2		S6(S BUS) BIT 14	\$MCS814		J03B-06/05	2A2A9-M1#M0	5° 11		
	P01C-10/09	1A0B0-52*S3 1A2A8-F1*E0	4- 21	(BCD FAULT) (BDP COMPLETE) (HO3)	SSTBCDF	2A1A06	J038-08/07	2A2A8-M1*M0	5- 9		TOR A SINSOBA
	P010-02/01		3-115		SSTEXPO	2A1A06	J038-10/09	2A2B8=S3#S2	5- 13		
	P010-04/03	18184-V1#V0 18088-72#T3	2-112	(FIRST OPERAND) (DP INST.)	\$MCDP	2A1A06	J03C-02/01	2A2B8-R3#R2	5- 13		
	P ₀₁ D-06/ ₀ 5	18084-R0*R1	2- 7		SMCRQPF	2A1A06	J03C-04/03	1L*0L-785AS	5- 15		
	P01D-08/07 P01D-10*09	18087-S0/S1		PF ADDR REPLY TO MN CONTROL	SPFARMC	2A1A06	J03C-06/05	2A2B7=J3*J2	5- 15	ADDR BIT 12 TO INTERNAL S	
	P01E-02*01	18087-W2/W3		NOT DATA REPLY TO MAIN CONTROL	SPFDRMC	2A1A06	J03C-08/07	2A2B6~J0*J1	5- 17		
	P01E-04#03	1A2A1-11/L0		LEGAL WRITE FOR BDP	SLWRBDP		J03C-10/09	2A2B6-J3+J2		ADDR BIT 14 TO INTERNAL S	
	P01E-06/05	1A2A1-B2#B3		READ C OPERAND REQUEST (EDIT+	SFIELDC		J63D-02/01	2A2B5-J0*J1	5- 19		
TONADO.	. 0.1- 00/02	with the second	• • •	67(0+1))			J03D-04/03	2A2B5-J3*J2	5- 19		
							J03D-06/05	2A2B4=R2*R3	5- 21		
144406	PG1E-08/07	1A0A0-H0#H1	2- 63	NOT DO REGISTER BIT 14	SMCWR14		J03D-08/07	2B2B9=B3*B2		PART, WR. BIT 0 TO INT ST	
	P01E-10*09	18087-X1/X0	2- 19	(PF TIME 5) (MAIN CONT PRIORITY	PFT5MC		J03D-10/09	28289~E2*E3	5- 75		
				IN PF)			J03E-02/01	28288-B3*B2		PART. WR. BIT 2 TO INT ST	
1A4Añ6	P02A-02/01	1A1B2-T1*T0	3- 79	NOT BIT 00 OF A1+Q1+E1+E2	SAELTOO		J03E-04/03	28288-E2*E3	5= 77		
*11.7		•				2A1A06	J03E-06/05	2B2B8=M3#M2	20 //	PART. WR. BIT 4 TO INT ST	OR A SINPWAA
						13.8%	4.	A S			9-3
						1	portunation	neuin			Rev A
						I wen'	New .	<i>y</i>			
						classis Z		Α Α	Λ n	<i>L</i>	. 1
						Charles	1/)	$\mathcal{L} = \mathcal{L} \cdot 0$	1. 1	# - + - 1	ted pour.
							Wa	orgin sign = Logical	muer,	The same	1
						agent of the	- 0	0		' <i>J</i> 1	1
						and the second s				* > woun	ted poin.

= twisted pain.

= ground or open signal

COMPATOR	0010-11	D. a.		CALLERTON	4*2100	PAGE DEFINITION SIG NAM	ME
CONNECTOR	ORIGIN	PAGE DEFINITION	SIG NAME	CONNECTOR	ORIGIN	APTITUDE APT	
2A1A06 J13E-08/07	2A2A7-F0#F1	5- 5 REQUEST TO INTERNAL STORAGE A	SRQINMA	2A1A06 Jn7C-02/01	2A2B8-W3*W2		
2A1A06 J03E-10409	2A2A7-D2/D3	5- 5 ADDR REPLY FROM INT STOR A	SINMARA	2A1A06 J07C-04/03	2A2B7-N0*N1	5- 15 ADDR BIT 11 TO EXTERNAL STOR SEXTS11	
2A1A06 J03F-02*01	2B2B8-U2/U3	5- 77 ADDR PAR. ERR. FROM INT STOR A	\$INAPEA	2A1A06 Jr7C-06/05	2A2B7-L2*L3	5- 15 ADDR BIT 12 TO EXTERNAL STOR SEXTS12	
2A1A06 J03F-04/03	2A2B9-J1*J0	5- 23 MASTER CLEAR INTERNAL STOR A	SCLINMA	2A1An6 J07C-08/07	2A2B6=N0*N1	5- 17 ADDR BIT 13 TO EXTERNAL STOR SEXTS13	
2A1A06 J13F-06/05	2A2B9-L1*L0	5- 23 ADDR LWR PAR BIT TO INT STOR A	SINSLPA	2A1An6 Jn7C-10/09	2A2B6-12*L3	5- 17 ADDR BIT 14 TO EXTERNAL STOR SEXTS14	4
2A1A06 Ju3F-08*07	2A2B9-W1/W0	5- 23 INTERNAL STOR A NO RESPONSE	SINDNRA	2A1A06 J07D-02/01	2A2B5=N0*N1	5- 19 ADDR BIT 15 TO EXTERNAL STOR SEXTS15	5
233, 00 01	Table 1 mile	2. 52 IMITHINAL 2100 M MO VESTOMATE	PINDIANA		2A2B5=L2*L3	5- 19 ADDR BIT 16 TO EXTERNAL STOR SEXTS16	
		5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		2A1A06 J070-04/03		5- 21 ADDR BIT 17 TO EXTERNAL STOR SEXTS17	
10/S0-A20L 60AIAS	2A2A8-P3#P2	5- 9 ADDR BIT OF TO INTERNAL STOR B	SINSOOB	2A1A06 J07D-06/05	2A2B4-W3#W2		
2A1A06 J05A-04/03	2A2A9-P3*P2	5- 11 ADDR BIT O1 TO INTERNAL STOR B	\$INSO1B	2A1A06 J07D-08/07	28289=G2#G3		-
2A1A06 J05A-06/05	2A2A8=Q2#Q3	5- 9 ADDR BIT 02 TO INTERNAL STOR B	\$INS02B	2A1A06 J07U-10/09	28289-F2*F3	5- 75 PART. WR BIT 1 TO EXT STORAGE SEXTPWI	
2A1A06 J05A-08/07	2A2A9=02*Q3	5- 11 ADDR BIT 03 TO INTERNAL STOR B	SINSO3B	2A1A06 J07E-02/01	282B8=G2#G3	5- 77 PART. WR BIT 2 TO EXT STORAGE SEXTPW2	
2A1A06 J)5A-10/09	2A2A8-K0#K1	5- 9 ADDR BIT 04 TO INTERNAL STOR B	\$INSO4B	2A1A06 J07E-04/03	28288-F2#F3	5- 77 PART. WR BIT 3 TO EXT STORAGE SEXTENS	
2A1A06 J058-02/01	2A2A9-K0#K1	5- 11 ADDR BIT 05 TO INTERNAL STOR B	\$INS058	2A1A06 J07E-06/05	28288-Q2*Q3	5- 77 PART. WR BIT 4 TO EXT STORAGE SEXTENA	4
2A1A06 J058-04/03	2A2B4=C0#C1	5- 21 ADDR BIT 06 TO INTERNAL STOR B	\$INSO6B	2A1A06 J07E-08/07	2A2A7-J1#J0	5- 5 REQUEST TO EXTERNAL STORAGE SPOEXTN	M
2A1A06 J05B-06/05	2A2A9-L0*L1	5- 11 ADDR BIT OF TO INTERNAL STOR B		2A1A06 J17E=10*09	2A2A7-E3/E2	5- 5 FXTERNAL STORAGE ADDR. REPLY SEXTMAR	R
			\$INSO7B		282B8-X3/X2	5- 77 ADDR PAR. ERR FROM EXT STOR SEXTAPE	
2A1A06 Jn58-08/07	2A2A8-L0*L1	5- 9 ADDR BIT OB TO INTERNAL STOR B	\$INSOAB	2A1A06 J07F-02*01			
2A1A06 J058-10/09	2A2B8=U2#U3	5- 13 ADDR BIT 09 TO INTERNAL STOR B	\$INSO9B	2A1A06 J07F-04/03	2A2B9=P1*P0		
2A1A06 J05C-02/01	2A288=X2#X3	5- 13 ADDR BIT 10 TO INTERNAL STOR B	\$INS10B	2A1A06 Jn7F-06/05	2A2B9-N1*N0	5- 23 ADDR LWR PAR. BIT TO EXT STOR SEXTSUR	
2A1A06 J05C-04/03	2A2B7-L0*L1	5- 15 ADDR BIT 11 TO INTERNAL STOR B	\$INS11B	2A1A06 Ju7F=08*07	2A2B9-T0/T1	5- 23 EXT STOR NO RESPONSE SEXTONS	R
241Ag6 J05C-06/05	2A2B7=K2*K3	5- 15 ADDR BIT 12 TO INTERNAL STOR B	\$INS12B			그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그	
2A1A06 J05C-08/07	2A2B6=L0*L1	5- 17 ADDR BIT 13 TO INTERNAL STOR B	§INS13B	2A1A06 J08A-02/01	2A2A8-T2*T3	5- 9 ADDR BIT 00 TO EXTERNAL STOR SEXTSON	0
241A06 JC5C-10/09	24586-K5*K3	5- 17 ADDR BIT 14 TO INTERNAL STOR B	\$INS14B	2A1A06 J08A-04/03	2A2A9-T2#T3	5- 11 ADDR BIT 01 TO EXTERNAL STOR SEXTS01	1
2A1A06 J05D-02/01	2A2B5-L0#L1	5- 19 ADDR BIT 15 TO INTERNAL STOR B	\$INS15B	2A1A06 J08A-06/05	2A2A8-S2#S3	5- 9 ADDR BIT 02 TO EXTERNAL STOR SEXTSO2	2
2A1A06 J05D-04/03	2A2B5=K2*K3			7	2A2A9=52*53	5- 11 ADDR BIT 03 TO EXTERNAL STOR SEXTS03	
	4 . ** T		\$INS16B	2A1A06 J08A-08/07		5- 9 ADDR BIT 04 TO EXTERNAL STOR SEXTSO	
2A1A06 J05D-06/05	2A2B4-x2*X3	5- 21 ADDR BIT 17 TO INTERNAL STOR B	\$INS17B	2A1A06 J08A=10/09	2A2A8=00#01		
2A1A06 J05D-08/07	58583-C3+C5	5- 75 PART. WR. BIT 0 TO INT STOR B	SINPWOB	10/S0-88JF 9081VZ	2A2A9-00*01		
2A1A06 J05D-10/09	285B3-D5*D3	5- 75 PART. WR. BIT 1 TO INT STOR B	SINPWIB	2A1A06 JU8B-04/03	2A2B4-N1*N0	5- 21 ADDR BIT 06 TO EXTERNAL STOR SEXTSOR	***
2A1A06 J05E-02/01	285B8-C3*C5	5- 77 PART. WR. BIT 2 TO INT STOR B	\$INPW2B	2A1A06 J08B-06/05	2A2A9-N0#N1	5- 11 ADDR BIT 07 TO EXTERNAL STOR SEXTSOT	
2A1A06 J05E-04/03	282B8-D2*D3	5- 77 PART. WR. BIT 3 TO INT STOR B	\$INPW3B	2A1A06 Jn8H-08/07	2A2A8-N0*N1	5- 9 ADDR BIT 08 TO EXTERNAL STOR SEXTSOR	8
2A1A06 J05E-06/05	28288-N3*N2	5- 77 PART. WR. BIT 4 TO INT STOR B	\$INPW4B	2A1A06 Jr8B-10/09	2A288=V2#V3	5- 13 ADDR BIT 09 TO EXTERNAL STOR SEXTSOG	9
2A1A06 J05E-08/07	2A2A7-I0#I1	5- 5 REQUEST TO INTERNAL STORAGE B		2A1A06 J08C-02/01	2A2H8-W3*W2	5- 13 ADDR BIT 10 TO EXTERNAL STOR SEXTS10	0
			SROINMB	2A1A06 J08C=04/03	2A2B7=N0*N1	5- 15 ADDR BIT 11 TO EXTERNAL STOR SEXTS11	
	2A2A7-C2/C3	5- 5 ADDR REPLY FROM INT STOR B	SINMARB			5- 15 ADDR BIT 12 TO EXTERNAL STOR SEXTS12	
2A1A06 J05F-02*01	28288-W3/W2	5- 77 ADDR PAR. ERR. FROM INT STOR B	SINAPER	2A1A06 Jn8C-06/05	2A2B7-L2*L3		
2A1A06 J05F-04/03	2A2B9-01*00	5- 23 MASTER CLEAR INTERNAL STOR B	\$CLINMB	2A1A06 JC8C-08/07	2A2B6-N0*N1		
2A1A06 J05F-06/05	2A2B9=H1#H0	5- 23 ADDR LWR PAR BIT TO INT STOR B	\$INSLPB	2A1A06 J18C-10/09	2A2B6=L2#L3	5- 17 ADDR BIT 14 TO EXTERNAL STOR SEXTS14	
2A1A06 Jn5F-08*07	2A2B9-X1/X0	5- 23 INTERNAL STOR B NO RESPONSE	SINDNRB	2A1A06 J08D-02/01	2A2B5=N0#N1	5- 19 ADDR BIT 15 TO EXTERNAL STOR SEXTS15	
				2A1An6 JUBD-04/03	2A2B5-L2*L3	5- 19 ADDR BIT 16 TO EXTERNAL STOR SEXTS16	6
2A1A06 J06A-02#01	2A2B7-F3/F2	5- 15 \$6(S BUS) BIT 00	\$MCSB00	2A1A06 J08U-06/05	2A2B4-w3#W2	5- 21 ADDR BIT 17 TO EXTERNAL STOR SEXTS17	7
2A1A06 J06A-04*03	2A2B7-G3/G2	5- 15 \$6(S BUS) BIT 01	\$MCSB01	2A1A06 JUBD-08/07	282B9=62*G3	5- 75 PART. WR BIT O TO EXT STORAGE SEXTPW	ñ
2A1A06 J06A-06*05	2A2B6-F3/F2	5- 17 S6(S BUS) BIT 02	\$MCSB02	20/01-0080 J080-10/09	2B2B9=F2*F3	5- 75 PART. WR BIT 1 TO EXT STORAGE SEXTPWI	
						5- 77 PART. WR BIT 2 TO EXT STORAGE SEXTPWE	
	2A2B6=G3/G2	5- 17 S6(S BUS) BIT 03	\$MCSB03	2A1A06 J08E-02/01	28288-G2#G3	The second secon	
2A1A06 J06A-10#09	2A2B5-F3/F2	5- 19 S6(S BUS) BIT 04	\$MCSB04	2A1A06 Jn8E-04/03	2B2B8=F2#F3		
2A1A06 J06B-02*01	2A2B5-G3/G2	5- 19 S6(S BUS) BIT ₀ 5	\$MCSB ₀ 5	2A1A06 Jn8E-06/05	28288-02+03	5- 77 PART. WR BIT 4 TO EXT STORAGE SEXTPW4	
2A1A06 J06B-04*03	2A2B4-E0/E1	5- 21 56(S BUS) BIT 06	SMCSB06	2A1A06 J08E-08/07	2A2A7-J1*J0	5- 5 REQUEST TO EXTERNAL STORAGE SECENT	
2A1A06 J06B-06#05	2A2A9-U1/U0	5- 11 S6(S BUS) BIT 07	SMCSB07	2A1A06 J08E-10#09	2A2A7-E3/E2	5- 5 EXTERNAL STORAGE ADDR. REPLY SEXTMAR	R
2A1A06 J06B-08*07	2A2A8-U1/U0	5- 9 \$6(\$ BUS) BIT 08	\$MCSB08	2A1A06 J08F-02*01	5R5B8-X3/X5	5- 77 ADDR PAR. ERR FROM EXT STOR SEXTAPE	E
2A1A06 J06B-10#09	2A2B8-W1/W0	5- 13 S6(S BUS) BIT 09	\$MCSB09	2A1A06 J08F-04/03	2A2B9=P1*P0	5- 23 MASTER CLEAR EXTERNAL STORAGE SCLEXTS	M
2A1A06 J06C-02#01	2A2B8-T1/T0	5- 13 S6(S BUS) BIT 10	\$MCSB10	2A1An6 Jn8F=06/05	2A2B9-N1*N0	5- 23 ADDR LWR PAR. BIT TO EXT STOR SEXTSLE	
2A1A06 J06C-04*03	2A2B7-C1/C0	5- 15 S6(S BUS) BIT 11		2A1A06 J08F=08*07	2A2B9-T0/T1	5- 23 EXT STOR NO RESPONSE SEXTONE	
2A1A06 J06C-06#05	2A2B7-F2/E3		\$MC5811	ZM1M00 J(III - 00-01	54503-10711	Ext. 310% to the state of the s	
2A1A06 J06C-08*07			\$MCS812	24144 1304 02/03	20240 52852	5- 57 BIT 00 TO/FROM EXTERNAL STOR SEXTZOO	۸
	2A2B6-C1/Cn	5= 17 \$6(\$ BU\$) BIT 13	SMCSB13	2A1A06 J39A-02/01	282A9-F3#F2		-
2A1A06 J06C-10*09	2A2B6-E2/E3	5- 17 S6(S BUS) BIT 14	\$MCSB14	2A1A06 Jn9A-04/03	285V3=03*05	5- 57 BIT 01 TO/FROM EXTERNAL STOR SEXTZOI	
2A1A06 J06D-02*01	2B0A7-K0/K1	6-117 (BCD FAULT) (BDP COMPLETE) (HO3)	SSTBCDF	241406 Jn94-06/05	282A9=X3#X2	5- 57 BIT 02 TO/FROM EXTERNAL STOR SEXTZOR	
2A1A06 J06D=04*03	280A7-L0/L1	6-117 SET EXPONENT FAULT	\$STEXPO	2A1A06 J09A-08/07	282A8-F3#F2	5- 59 BIT 03 TO/FROM EXTERNAL STOR SEXTZOS	
2A1A06 J06D-06*05	2A2A5-12/13	5- 3 (FIRST OPERAND) (DP INST.)	SMCDP	2AlAn6 Jn9A-10/09	28248-03*02	5- 59 BIT 04 TO/FROM EXTERNAL STOR SEXTZO	
2A1A06 J06D-08*07	2A2A6-H1/H0	5- 1 MC REQUEST PAGE FILE	SMCRQPF	2A1A06 Jn9B-02/01	282A8-X3*X2	5- 59 BIT 05 TO/FROM EXTERNAL STOR SEXTZOS	5
2A1A06 J06D-10/09	2A2A6-T1#T0	5- 1 PF ADDR REPLY TO MN CONTROL	SPEARMO	2A1A06 J09B-04/03	282A7-F3*F2	5- 61 BIT 06 TO/FROM EXTERNAL STOR SEXTZO	
2A1A06 J06E-02/01	2A2A7-X2*X3	5- 5 NOT DATA REPLY TO MAIN CONTROL	SPFDRMC	2A1A06 J09B-06705	28247-03#02	5- 61 BIT 07 TO/FROM EXTERNAL STOR SEXTZO	
2A1A06 J06E-04/03	2A2A5-V1*V0	5- 3 LEGAL WRITE FOR BDP		2A1A06 J09B-08/07	282A7=X3#X2	5- 61 BIT 08 TO/FROM EXTERNAL STOR SEXTZOE	
2A1A06 J06E-06#05	2A2A5-F0/F1		\$LWRBDP			5- 63 BIT 09 TO/FROM EXTERNAL STOR SEXTZOS	
241400 300E-00-05	SWEWP-LOVET	A Marie a craiming mades in the state of	SFIELDC	2A1A06 J09B-10/09	282A6-F3#F2		
		67(0+1))	FIELDC	2A1A06 J09C-02/01	28246-03#02	5- 63 BIT 10 TO/FROM EXTERNAL STOR SEXTZ10	
				2A1A06 J09C-04/03	282A6=X3#X2	5- 63 BIT 11 TO/FROM EXTERNAL STOR SEXTZ11	
2A1A06 J06E-08*07	282A4-X1/X0	5- 65 NOT DO REGISTER BIT 14	SMCWR14	2A1A06 J09C-06/05	282A4-F3*F2	5- 65 BIT 12 TO/FROM EXTERNAL STOR SEXTZ12	
2A1A06 J06E=10/09	2A2A5-W1*W0	5- 3 (PF TIME 5) (MAIN CONT PRIORITY	SPFT5MC	2A1A06 J09C-08/07	282A4-03#02	5- 65 BIT 13 TO/FROM EXTERNAL STOR SEXTZ1:	
		IN PF)		2A1A06 J09C-10/09	2B2A4-X3*X2	5- 65 BIT 14 TO/FROM EXTERNAL STOR \$EXTZ1	4
241406 J074-02/01	2A2A8-T2#T3	5- 9 ADDR BIT 00 TO EXTERNAL STOR	\$EXTSOn	2A1A06 J09D-02/01	282A3-F3*F2	5- 67 BIT 15 TO/FROM EXTERNAL STOR SEXTZ15	
2A1A06 J07A-04/03	2A2A9-T2+T3	5- 11 ADDR BIT 01 TO EXTERNAL STOR		2A1A06 J09D-04/03	282A3-03#02	5- 67 BIT 16 TO/FROM EXTERNAL STOR SEXTZ10	
2A1A06 J07A-06/05	2A2A8-52#53	5- 9 ADDR BIT 02 TO EXTERNAL STOR	SEXTS01	2A1A06 Jn9D-06/05	28243-03*02	5- 67 BIT 17 TO/FROM EXTERNAL STOR SEXTZI	
20/80-A7CC JOAIAS	2A2A9-S2#S3	5- 11 ADDO DIT AS TO EVERNAL STOR	\$EXTSO2				
		5- 11 ADDR BIT 03 TO EXTERNAL STOR	\$EXTS03	2A1A06 J09D-08/07	282A2-F3#F2		
	24248-00*01	5- 9 ADDR BIT 04 TO EXTERNAL STOR	SEXTS04	2A1A06 J09D-10/09	28242-03#02	5- 69 BIT 19 TO/FROM EXTERNAL STOR SEXTZIO	
2A1A06 J078-02/01	2A2A9=00*01	5- 11 ADDR BIT 05 TO EXTERNAL STOR	SEXTS05	241A06 Ju9E-02/01	282V5=X3#X5	5- 69 BIT 20 TO/FROM EXTERNAL STOR SEXTZ2	
2A1A06 J078=04/03	2A2B4-N1*N0	5- 21 ADDR BIT 06 TO EXTERNAL STOR	SEXTS06	20140-36142	282A1-F3#F2	5- 71 BIT 21 TO/FROM EXTERNAL STOR SEXTZ2	
2A1A06 J078-06/05	2A2A9-N0#N1	5- 11 ADDR BIT OF TO EXTERNAL STOR	SEXTS07	20/00-396 JO9E-06/05	282A1-03*02	5- 71 BIT 22 TO/FROM EXTERNAL STOR SEXTZ2	
201006 107H-69/07				0 4 3 4 · C 1 · OF · O / - 7	242 A 1 - V2 A Y2	E 7. 277 27 TO (FDAN EVERNAL CYAD ACVITA	19
2A1A06 J07B-08/07	2A2A8=N0#N1	5- 9 ADDR BIT OB TO EXTERNAL STOR	\$EXTS08	241406 JUAF=08/01	282A1-X3#X2	5- 71 BIT 23 TO/FROM EXTERNAL STOR SEXTZ2:	
2A1A06 J07B-10/09	2A2A8=N0#N1 2A2B8=V2#V3	5- 9 ADDR BIT 08 TO EXTERNAL STOR 5- 13 ADDR BIT 09 TO EXTERNAL STOR		2A1A06 J09E=08/07 2A1A06 J09E=10/09	28282=M0#M1	5- 73 BIT 24 TO/FROM EXTERNAL STOR SEXTZ2	
			\$EXTS09	241A06 J09E-10/09	28242-M0#M1	5- 73 BIT 24 TO/FROM EXTERNAL STOR SEXTZ2	24
							24

9-4 Rev A

CONNECTOR ORIGIN 2A1A06 J09F-04/03 2B2A5-M3*M2 2A1A06 J09F-06/05 2B2A5-D2*D3 2A1A06 J09F-08/07 2B2B9-02*Q3	5- 73 BIT 26 TO/FROM EXTERNAL STOR 5- 73 BIT 27 TO/FROM EXTERNAL STOR	SIG NAME CONNECTOR ORIGINAL \$EXTZ26 2A1A06 J12C=08*07 ZB2A4=J2 \$EXTZ27 2A1A06 J12C=10*09 ZB2A4=R2 \$EXTDPF 2A1A06 J12D=02*01 ZB2A3=J2 2A1A06 J12D=04*03 ZB2A3=J2	5- 65 BIT 13 FROM INTERNAL STORAGE A 5- 65 BIT 14 FROM INTERNAL STORAGE A 5- 67 BIT 15 FROM INTERNAL STORAGE A 5- 67 BIT 16 FROM INTERNAL STORAGE A	SIG NAME SINIBAI SINIBAI SINIBAI SINIBAI
2A1A06 J10A-02/01 2B2A9-F3*F2 2A1A06 J10A-04/03 2B2A9-03*02 2A1A06 J10A-06/05 2B2A9-x3*X2 2A1A06 J10A-08/07 2B2A8-F3*F2 2A1A06 J10A-10/09 2B2A8-03*02 2A1A06 J10B-02/01 2B2A8-x3*X2 2A1A06 J10B-04/03 2B2A7-F3*F2 2A1A06 J10B-06/05 2B2A7-03*02 2A1A06 J10B-08/07 2B2A7-x3*X2 2A1A06 J10B-08/07 2B2A7-x3*X2 2A1A06 J10B-08/07 2B2A6-33*02 2A1A06 J10C-02/01 2B2A6-33*02 2A1A06 J10C-04/03 2B2A6-X3*X2	5- 57 BIT 01 TO/FROM EXTERNAL STOR 5- 57 BIT 02 TO/FROM EXTERNAL STOR 5- 59 BIT 03 TO/FROM EXTERNAL STOR 5- 59 BIT 04 TO/FROM EXTERNAL STOR 5- 59 BIT 05 TO/FROM EXTERNAL STOR 5- 61 BIT 05 TO/FROM EXTERNAL STOR 5- 61 BIT 07 TO/FROM EXTERNAL STOR 5- 61 BIT 08 TO/FROM EXTERNAL STOR 5- 63 BIT 09 TO/FROM EXTERNAL STOR 5- 63 BIT 10 TO/FROM EXTERNAL STOR 5- 63 BIT 11 TO/FROM EXTERNAL STOR	\$EXTZ00	5- 69 BIT 18 FROM INTERNAL STORAGE A 2/J3 5- 69 RIT 19 FROM INTERNAL STORAGE A 2/R3 5- 69 RIT 20 FROM INTERNAL STORAGE A 3/L2 5- 71 BIT 21 FROM INTERNAL STORAGE A 2/J3 5- 71 BIT 22 FROM INTERNAL STORAGE A 2/R3 5- 71 BIT 23 FROM INTERNAL STORAGE A 3/L2 5- 73 BIT 24 FROM INTERNAL STORAGE A 1/F0 5- 73 BIT 25 FROM INTERNAL STORAGE A 3/H2 5- 73 BIT 26 FROM INTERNAL STORAGE A 3/F2 5- 73 BIT 27 FROM INTERNAL STORAGE A	\$IN17AI \$IN18AI \$IN19AI \$IN20AI \$IN22AI \$IN23AI \$IN24AI \$IN25AI \$IN25AI \$IN25AI \$IN25AI \$IN27AI \$IN27AI
2A1A06 J10C-06/05 2B2A4-F3*F2 2A1A06 J10C-08/07 2B2A4-03*02 2A1A06 J10C-10/09 2B2A4-X3*X2 2A1A06 J10D-02/01 2B2A3-F3*F2 2A1A06 J10D-04/03 2B2A3-G3*02 2A1A06 J10D-06/05 2B2A3-X3*X2 2A1A06 J10D-08/07 2B2A2-F3*F2 2A1A06 J10D-10/09 2B2A2-G3*O2 2A1A06 J10D-10/09 2B2A2-G3*O2 2A1A06 J10E-02/01 2B2A2-X3*X2 2A1A06 J10E-02/01 2B2A2-X3*X2 2A1A06 J10E-06/05 2B2A1-F3*F2 2A1A06 J10E-06/05 2B2A1-G3*O2 2A1A06 J10E-06/05 2B2A1-G3*O2 2A1A06 J10E-08/07 2B2A5-M0*M1 2A1A06 J10F-02/01 2B2A5-M0*M1 2A1A06 J10F-04/03 2B2A5-M3*M2 2A1A06 J10F-06/05 2B2A5-D2*D3 2A1A06 J10F-06/05 2B2A5-D2*D3 2A1A06 J10F-06/05 2B2A5-D2*D3 2A1A06 J10F-06/05 2B2A5-D2*D3	5- 65 BIT 12 TO/FROM EXTERNAL STOR 5- 65 BIT 13 TO/FROM EXTERNAL STOR 5- 65 BIT 14 TO/FROM EXTERNAL STOR 5- 67 BIT 15 TO/FROM EXTERNAL STOR 5- 67 BIT 16 TO/FROM EXTERNAL STOR 5- 67 BIT 17 TO/FROM EXTERNAL STOR 5- 69 BIT 18 TO/FROM EXTERNAL STOR 5- 69 BIT 19 TO/FROM EXTERNAL STOR 5- 69 BIT 20 TO/FROM EXTERNAL STOR 5- 71 BIT 21 TO/FROM EXTERNAL STOR 5- 71 BIT 22 TO/FROM EXTERNAL STOR 5- 71 BIT 22 TO/FROM EXTERNAL STOR 5- 73 BIT 24 TO/FROM EXTERNAL STOR 5- 73 BIT 25 TO/FROM EXTERNAL STOR 5- 73 BIT 26 TO/FROM EXTERNAL STOR	\$EXTZ12 \$EXTZ13 \$EXTZ14 \$EXTZ15 \$EXTZ15 \$EXTZ15 \$EXTZ15 \$EXTZ16 \$EXTZ16 \$EXTZ17 \$A1A06 J13A-06/05 \$EXTZ17 \$A1A06 J13A-10/09 \$EXTZ18 \$EXTZ18 \$EXTZ18 \$EXTZ19 \$EXTZ19 \$EXTZ20 \$EXTZ20 \$EXTZ20 \$EXTZ21 \$EXTZ21 \$EXTZ21 \$EXTZ22 \$A1A06 J13B-06/05 \$EXTZ22 \$A1A06 J13B-06/05 \$EXTZ22 \$A1A06 J13B-06/05 \$EXTZ23 \$A1A06 J13B-06/05 \$EXTZ23 \$A1A06 J13B-06/05 \$EXTZ24 \$EXTZ25 \$EXTZ25 \$EXTZ26 \$EXTZ26 \$EXTZ26 \$EXTZ27 \$EXTZ26 \$EXTZ27 \$EXTZ26 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ26 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ26 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ26 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ26 \$A1A06 J13C-06/05 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ27 \$A1A06 J13C-06/05 \$EXTZ27 \$A1A06 J13C-06/05 \$A1A06 J13	3*P2	\$IN00B0 \$IN01B0 \$IN02B0 \$IN03B0 \$IN04B0 \$IN05B0 \$IN06B0 \$IN07B0 \$IN08B0 \$IN09B0 \$IN10B0 \$IN11B0 \$IN12B0 \$IN12B0 \$IN12B0 \$IN14B0 \$IN15B0
2A1A06 J11A-02/01 2B2A9-D2*D3 2A1A06 J11A-04/03 2B2A9-S2*S3 2A1A06 J11A-06/05 2B2A9-U0*U1 2A1A06 J11A-08/07 2B2A8-D2*D3 2A1A06 J11A-10/09 2B2A8-S2*S3 2A1A06 J11B-02/01 2B2A8-U0*U1 2A1A06 J11B-04/03 2B2A7-D2*D3 2A1A06 J11B-06/05 2B2A7-S2*S3 2A1A06 J11B-08/07 2B2A7-U0*U1 2A1A06 J11B-08/07 2B2A7-U0*U1 2A1A06 J11B-10/09 2B2A6-D2*D3 2A1A06 J11B-10/09 2B2A6-D2*D3 2A1A06 J11C-02/01 2B2A6-S2*S3	5- 57 BIT 01 TO INTERNAL STORAGE A 5- 57 BIT 02 TO INTERNAL STORAGE A 5- 59 BIT 03 TO INTERNAL STORAGE A 5- 59 BIT 04 TO INTERNAL STORAGE A 5- 59 BIT 05 TO INTERNAL STORAGE A 5- 61 BIT 06 TO INTERNAL STORAGE A 5- 61 BIT 07 TO INTERNAL STORAGE A 5- 61 BIT 08 TO INTERNAL STORAGE A 5- 63 BIT 09 TO INTERNAL STORAGE A 5- 63 BIT 10 TO INTERNAL STORAGE A 5- 63 BIT 10 TO INTERNAL STORAGE A	\$IN00A0	3*C2	\$IN1780 \$IN1880 \$IN1980 \$IN2080 \$IN2180 \$IN2280 \$IN2380 \$IN2480 \$IN2580 \$IN2580 \$IN2580
2A1A06 J11C-04/03 2B2A6-U0*U1 2A1A06 J11C-06/05 2B2A4-D2*D3 2A1A06 J11C-08/07 2B2A4-U0*U1 2A1A06 J11C-10/09 2B2A4-U0*U1 2A1A06 J11D-02/01 2B2A3-D2*D3 2A1A06 J11D-04/03 2B2A3-S2*S3 2A1A06 J11D-06/05 2B2A3-U0*U1 2A1A06 J11D-10/09 2B2A2-S2*S3 2A1A06 J11D-10/09 2B2A2-S2*S3 2A1A06 J11E-02/01 2B2A2-U0*U1 2A1A06 J11E-02/01 2B2A2-U0*U1 2A1A06 J11E-04/03 2B2A1-D2*D3 2A1A06 J11E-04/03 2B2A1-D2*D3 2A1A06 J11E-08/07 2B2A1-U0*U1 2A1A06 J11E-08/07 2B2A1-U0*U1 2A1A06 J11E-08/07 2B2A1-U0*U1 2A1A06 J11E-08/07 2B2A1-U0*U1 2A1A06 J11E-08/07 2B2A5-K1*K0 2A1A06 J11F-04/03 2B2A5-B0*B1 2A1A06 J11F-04/03 2B2A5-B0*B1 2A1A06 J11F-04/03 2B2A5-B3*B2	5- 63 BIT 11 TO INTERNAL STORAGE A 5- 65 BIT 12 TO INTERNAL STORAGE A 5- 65 BIT 13 TO INTERNAL STORAGE A 5- 65 BIT 14 TO INTERNAL STORAGE A 5- 65 BIT 14 TO INTERNAL STORAGE A 5- 67 BIT 15 TO INTERNAL STORAGE A 5- 67 BIT 17 TO INTERNAL STORAGE A 5- 67 BIT 18 TO INTERNAL STORAGE A 5- 69 BIT 18 TO INTERNAL STORAGE A 5- 69 BIT 19 TO INTERNAL STORAGE A 5- 69 BIT 20 TO INTERNAL STORAGE A 5- 71 BIT 21 TO INTERNAL STORAGE A 5- 71 BIT 22 TO INTERNAL STORAGE A 5- 71 BIT 23 TO INTERNAL STORAGE A 5- 73 BIT 24 TO INTERNAL STORAGE A 5- 73 BIT 25 TO INTERNAL STORAGE A 5- 73 BIT 26 TO INTERNAL STORAGE A 5- 73 BIT 26 TO INTERNAL STORAGE A 5- 73 BIT 27 TO INTERNAL STORAGE A 5- 73 BIT 27 TO INTERNAL STORAGE A 5- 73 BIT 27 TO INTERNAL STORAGE A	\$IN11A0 \$IN12A0 \$IN12A0 \$IN13A0 \$IN13A0 \$IN14A0 2A1A06 J14A-04*03 2B2A9-E 3IN14A0 2A1A06 J14A-06*05 2B2A9-E 3IN15A0 2A1A06 J14A-08*07 2B2AB-E 3IN15A0 2A1A06 J14A-10*09 2B2AB-E 3IN17A0 2A1A06 J14B-02*01 2B2AB-E 3IN17A0 2A1A06 J14B-04*03 2B2A7-E 3IN19A0 2A1A06 J14B-06*05 2B2A7-E 3IN19A0 2A1A06 J14B-06*05 2B2A7-E 3IN2A0 2A1A06 J14B-08*07 2B2A6-E 3IN2A0 2A1A06 J14C-02*01 2B2A6-E 3IN2A0 2A1A06 J14C-06*05 2B2A6-E 3IN2A0 2A1A06 J14C-06*05 2B2A6-E 3IN2A0 2A1A06 J14C-06*05 2B2A6-E 3IN2A00 2A1A06 J14C-06*05 2B2A6-E 3IN2A00 2A1A06 J14C-06*05 2B2A6-E 3IN2A00 2A1A06 J14C-08*07 2B2A6-E 3IN2A00 2A1A06 J14C-08*07 2B2A4-E 3IN2A00 2A1A06 J14C-08*07 2B2A3-E	2/13	\$IN01BI \$IN02BI \$IN04BI \$IN04BI \$IN05BI \$IN06BI \$IN08BI \$IN09BI \$IN10BI \$IN11BI \$IN12BI \$IN12BI \$IN13BI \$IN14BI \$IN14BI \$IN14BI \$IN14BI
2A1A06 J12A-02*01 ZB2A9-L3/L2 2A1A06 J12A-04*03 ZB2A9-R2/R3 2A1A06 J12A-08*07 ZB2A8-L3/L2 2A1A06 J12A-10*09 ZB2A8-J2/J3 2A1A06 J12B-02*01 ZB2A8-R2/R3 2A1A06 J12B-04*03 ZB2A7-L3/L2 2A1A06 J12B-06*05 ZB2A7-J2/J3 2A1A06 J12B-08*07 ZB2A7-R2/R3 2A1A06 J12B-08*07 ZB2A7-R2/R3 2A1A06 J12B-10*09 ZB2A6-L3/L2 2A1A06 J12C-02*01 ZB2A6-L3/L2 2A1A06 J12C-02*01 ZB2A6-J2/J3 2A1A06 J12C-04*03 ZB2A6-R2/R3 2A1A06 J12C-06*05 ZB2A4-L3/L2	5- 57 BIT 00 FROM INTERNAL STORAGE A 5- 57 BIT 01 FROM INTERNAL STORAGE A 5- 57 BIT 02 FROM INTERNAL STORAGE A 5- 59 BIT 03 FROM INTERNAL STORAGE A 5- 59 BIT 04 FROM INTERNAL STORAGE A 5- 59 BIT 05 FROM INTERNAL STORAGE A 5- 61 BIT 06 FROM INTERNAL STORAGE A 5- 61 BIT 07 FROM INTERNAL STORAGE A 5- 61 BIT 08 FROM INTERNAL STORAGE A 5- 63 BIT 09 FROM INTERNAL STORAGE A 5- 63 BIT 10 FROM INTERNAL STORAGE A 5- 63 BIT 11 FROM INTERNAL STORAGE A 5- 63 BIT 12 FROM INTERNAL STORAGE A 5- 65 BIT 12 FROM INTERNAL STORAGE A	\$IN00AI	S2/K3	\$IN18BI \$IN19BI \$IN20BI \$IN21BI \$IN22BI \$IN23BI \$IN24BI \$IN25BI \$IN25BI \$IN25BI \$IN25BI

CONNECTOR 2A1A06 J15A-04/03 2B1B9-G1*G0 2A1A06 J15A-06/05 2B1B9-j'1*L0 2A1A06 J15A-08/07 2B1B9-R1*R0 2A1A06 J15A-10/09 2B1B9-X1*X0 2A1A06 J15B-02/01 2B1B9-W1*W0 2A1A06 J15B-04*03 2B1B8-X1/X0 2A1A06 J15B-06*05 2B1B8-M1/M0 2A1A06 J15B-08/07 2B1B9-H3*H2 2A1A06 J15B-10/09 2B1B9-H3*H2 2A1A06 J15C-02/01 2B1B8-W2*W3 2A1A06 J15C-04*03 2B1B8-W2*W3 2A1A06 J15C-06*05 2B2B9-X2/X3	PAGE DEFINITION 6- 27 TW O REG BIT 01 TO CONSOLE 6- 27 TW O REG BIT 02 TO CONSOLE 6- 27 TW O REG BIT 03 TO CONSOLE 6- 27 TW O REG BIT 04 TO CONSOLE 6- 27 TW O REG BIT 05 TO CONSOLE 6- 27 TW O REG BIT 05 TO CONSOLE 6- 11 TW CONTROL BUSY 6- 11 EXT TW PRIORITY REG ON LOAD 6- 27 TW LOAD XLTN TO CONSOLE 6- 27 TW DUMP XLTN TO CONSOLE 6- 11 TW DATA READY SIGNAL FROM BC 6- 11 CLOCK PULSE-50 USEC EACH MS 5- 75 AUTO-STEP OSCILLATOR FROM CONSOLE	SIG NAME SEXTWO1 SEXTWO2 SEXTWO3 SEXTWO5 SEXTWO5 SEXTWBS SEXTWPR SEXTTWI SEXTTWI SEXTTWO SEXTWO SEXTWO SASO	CONNECTOR 2A1A06 J17C-06*05 2A1A06 J17C-08*07 2A1A06 J17C-10*09 2A1A06 J17D-02*01 2A1A06 J17D-06*05 2A1A06 J17D-08*07 2A1A06 J17D-08*07 2A1A06 J17E-02*01 2A1A06 J17E-02*01 2A1A06 J17E-04*03 2A1A06 J17E-06*05 2A1A06 J17E-06*05 2A1A06 J17E-06*05 2A1A06 J17E-08*07 2A1A06 J17E-08*07	ORIGIN 28287-X0/X1 28287-W0/W1 28287-C2/C3 28287-D2/D3 28287-E3/E2 28287-H2/H3 28287-J3/J2 28287-M2/M3 28287-M2/M3 28287-M2/M3 28287-R2/M3 28287-R2/R3 J03A-03# 2A2A04	PAGE DEFINITION 5- 79 NOT BIT 12 OF A1+Q1+E1+E2 5- 79 NOT BIT 13 OF A1+Q1+E1+E2 5- 79 NOT BIT 14 OF A1+Q1+E1+E2 5- 79 NOT BIT 15 OF A1+Q1+E1+E2 5- 79 NOT BIT 16 OF A1+Q1+E1+E2 5- 79 NOT BIT 17 OF A1+Q1+E1+E2 5- 79 NOT BIT 18 OF A1+Q1+E1+E2 5- 79 NOT BIT 19 OF A1+Q1+E1+E2 5- 79 NOT BIT 20 OF A1+Q1+E1+E2 5- 79 NOT BIT 21 OF A1+Q1+E1+E2 5- 79 NOT BIT 22 OF A1+Q1+E1+E2 5- 79 NOT BIT 22 OF A1+Q1+E1+E2 5- 79 NOT BIT 22 OF A1+Q1+E1+E2 5- 79 NOT BIT 23 OF A1+Q1+E1+E2	SIG NAME SAELT13 SAELT14 SAELT15 SAELT16 SAELT16 SAELT17 SAELT18 SAELT18 SAELT20 SAELT21 SAELT22 SAELT23 BPFSMG
2A1A06 J15C-07/08 2A2B9-x3*x2 2A1A06 J15C-10/09 2B0A9-R2*R3 2A1A06 J15D-01*02 2B0A8-W0/W1	5- 23 STOR ADDR REPLY 6-101 EXT INTERRUPT - ASSOC PROC	SSTA SEXTIOC	2A1A06 J17E-10 2A1A06 J17F-01	J038=03* 2A2A04 J03M=03* 2A2A04	CC-MR SWITCH IN CC POSITION	BPSLMG BT130R
2A1A06 J16A-02/01 2B1B9-D0*D1 2A1A06 J16A-04/03 2B1B9-G1*G0 2A1A06 J16A-06/05 2B1B9-L1*L0 2A1A06 J16A-08/07 2B1B9-L1*L0 2A1A06 J16A-08/07 2B1B9-L1*L0 2A1A06 J16B-02/01 2B1B9-W1*W0 2A1A06 J16B-06*05 2B1B8-M1/M0 2A1A06 J16B-06*05 2B1B8-M1/M0 2A1A06 J16B-06*05 2B1B8-M2/W0 2A1A06 J16C-02/01 2B1B9-H3*H2 2A1A06 J16C-02/01 2B1B9-H3*H2 2A1A06 J16C-06*05 2B1B8-W2*W3 2A1A06 J16C-06*05 2B1B8-W2*W3 2A1A06 J16C-06*05 2B1B8-D0/D1 2A1A06 J16C-06*05 2B2B9-X2/X3 2A1A06 J16C-06*05 2B2B9-X2/X3 2A1A06 J16C-07/08 2A2B9-X3*X2 2A1A06 J16C-00* J03L-03 2A2A04 2A1A06 J16C-01* 2A2A5-01 2A1A06 J16D-01* 2A2A5-01 2A1A06 J16D-07* 2B1B1-J1 2A1A06 J16E-01* 2A1A4-S3 2A1A06 J16E-06* 2A1A4-S3 2A1A06 J16E-06* 2A1A4-S3 2A1A06 J16E-05* 2A1A4-S3 2A1A06 J16E-06* 2A1A4-S3 2A1A06 J16E-06* 2A1A4-S3 2A1A06 J16E-06* 2A1A4-S3 2A1A06 J16E-08* 2B1B9-D3 2A1A06 J16E-08* 2B1B9-D3 2A1A06 J16F-01* 2B1B9-D3 2A1A06 J16F-01* 2B1B9-D3 2A1A06 J16F-06* 2B1B9-D3 2A1A06 J17A-06*05 2B2B7-D0/D1 2A1A06 J17A-06*05 2B2B7-D0/D1 2A1A06 J17A-06*05 2B2B7-D0/D1 2A1A06 J17B-06*05 2B2B7-D0/N1 2A1A06 J17B-08*07 2B2B7-D0/N1	6-109 EXT INTERRUPT FROM ASSOC PROC 6-27 TW O REG BIT 00 TO CONSOLE 6-27 TW O REG BIT 01 TO CONSOLE 6-27 TW O REG BIT 02 TO CONSOLE 6-27 TW O REG BIT 03 TO CONSOLE 6-27 TW O REG BIT 04 TO CONSOLE 6-27 TW O REG BIT 05 TO CONSOLE 6-27 TW O REG BIT 05 TO CONSOLE 6-27 TW O REG BIT 05 TO CONSOLE 6-27 TW DORD REG BIT 05 TO CONSOLE 6-11 TW CONTROL BUSY 6-11 EXT TW PRIORITY REQ ON LOAD 6-27 TW LOAD XLTN TO CONSOLE 6-27 TW DUMP XLTN TO CONSOLE 6-27 TW DUMP XLTN TO CONSOLE 6-27 TW DOMP XLTN TO CONSOLE 6-28 STOR ADDR REPLY ENABLE FROM CONS MAINT MODE SW GRD FOR CONSOLE TYPE CLEAR SW OCTOR CONSOLE TYPE CLEAR SW OCTOR CONSOLE TYPE CLEAR SW OCTOR CONSOLE TYPE FINISH SW OCTOR CONSOLE TYPE FINISH SW OCTOR CONSOLE TYPE FINISH SW OCTOR CONSOLE TYPE DUMP SW OCTOR CONSOLE TYPE DUMP SW OCTOR CONSOLE TYPE DUMP SW OCTOR CONSOLE TYPE LOAD SW OCTOR OF AL-Q1+E1+E2 5-79 NOT BIT 00 OF AL-Q1+E1+E	SEXTIOC EXTITC SEXTIOC SEXTIOC SEXTIMO1 SEXTWO1 SEXTWO2 SEXTWO2 SEXTWO4 SEXTWO4 SEXTWO4 SEXTWO5 SEXTWO4 SEXTWO6 SEXTWO	2A1A06 2A1A06	28287-80* 28287-80* 28287-80* 28287-61* 28287-61* 28287-60* 28287-60* 28287-60* 28287-70* 28288-70*	CC-MR SWITCH IN CC POSITION 5- 79 A/Q/E REG DISPLAY BIT 00 5- 79 A/Q/E REG DISPLAY BIT 01 5- 79 A/Q/E REG DISPLAY BIT 02 5- 79 A/Q/E REG DISPLAY BIT 03 5- 79 A/Q/E REG DISPLAY BIT 04 5- 79 A/Q/E REG DISPLAY BIT 05 5- 79 A/Q/E REG DISPLAY BIT 05 5- 79 A/Q/E REG DISPLAY BIT 06 5- 79 A/Q/E REG DISPLAY BIT 07 5- 79 A/Q/E REG DISPLAY BIT 07 5- 79 A/Q/E REG DISPLAY BIT 10 5- 79 A/Q/E REG DISPLAY BIT 10 5- 79 A/Q/E REG DISPLAY BIT 11 5- 79 A/Q/E REG DISPLAY BIT 11 5- 79 A/Q/E REG DISPLAY BIT 11 5- 79 A/Q/E REG DISPLAY BIT 12 5- 79 A/Q/E REG DISPLAY BIT 15 5- 79 A/Q/E REG DISPLAY BIT 15 5- 79 A/Q/E REG DISPLAY BIT 16 5- 79 A/Q/E REG DISPLAY BIT 16 5- 79 A/Q/E REG DISPLAY BIT 16 5- 79 A/Q/E REG DISPLAY BIT 17 5- 79 A/Q/E REG DISPLAY BIT 12 5- 79 A/Q/E REG DISPLAY BIT 12 5- 79 A/Q/E REG DISPLAY BIT 12 5- 79 A/Q/E REG DISPLAY BIT 20 5- 79 A/Q/E REG DISPLAY BIT 21 5- 79 A/Q/E REG DISPLAY BIT 21 5- 81 GATE FOR A/Q, B REG, DISPLAYS 5- 81 GATE LOWER DISPLAY BIT 23 5- 81 GATE LOWER DISPLAY 5- 81 GATE LOWER DISPLAY 5- 81 F GATE UPPER DISPLAY 5- 81 F GATE UPPER DISPLAY 5- 81 SWEEP/ENTER CONTINUOUS IND 5- 81 INDICATOR - CONSOLE SWITCH 5- 81 INDICATOR FOR DISPLAY 5- 81 STOP SWITCH INDICATOR 5- 81 TYPEWRITER FINISH INDICATOR 5- 81 TYPEWRITER REPEAT INDICATOR 5- 81 TYPEWRITER REPEAT INDICATOR 5- 81 DISABLE STOR PROTECT INDICATOR 5- 81 DISABLE STOR PROTECT INDICATOR 5- 81 DISABLE STOR PROTECT INDICATOR 5- 81 OSR BIT 2 TO CONSOLE DISPLAY 5- 81 OSR BIT 2 TO CONSOLE DISPLAY 5- 81 OSR BIT 1 TO CONSOLE DISPLAY 5- 81 ISR BIT 0 TO CONSOLE DISPLAY 5- 81 ISR BIT 1 TO CONSOLE DISPLAY 5- 81 ISR BIT 2 TO CONSOLE DISPLAY 5- 81 ISR BIT 1 TO CONSOLE DISPLAY 5- 81 ISR BIT 2 TO CONSOLE DISPLAY 5- 81 ISR BIT 1 TO CONSOLE DISPLAY 5- 81 ISR BIT 2 TO CONSOLE DISPLAY 5- 81 ISR BIT 1 TO CONSOLE DISPLAY 5- 81 ISR BIT 2 TO CONSOLE DISPLAY 5- 81 ISR BIT 2 TO CONSOLE DISPLAY 5- 81 ISR BIT 1 TO CONSOLE DISPLAY	BT130R AQE003 AQE003 AQE004 AQE005 AQE007 AQE006 AQE007 AQE007 AQE0113 AQUE0113 AQUE0113 AQUE0113 AQUE0113 AQUE0113 AQUE0113 AQUE013 AQUE01
2A1A06 J17B-10*09 2B2B7-\(\frac{7}{2}\)/11 2A1A06 J17C-02*01 2B2B7-S0/S1 2A1A06 J17C-04*03 2B2B7-R0/R1	5- 79 NOT BIT 09 OF Al+Q1+E1+E2 5- 79 NOT BIT 10 OF A1+Q1+E1+E2 5- 79 NOT BIT 11 OF A1+Q1+E1+E2	SAELTO9 SAELT10 SAELT11				

		-									ara Hauf
			D F	DETHETTON	SIG NAME	CONNEC	TOR	ORIGIN	PAGE	DEFINITION	SIG NAME
CONNECTOR		ORIGIN	PAGE	DEFINITION	PREG01	2ALAD6	J22A-04	2B2B3-L0#	5- 87	CHANNEL 5 REJECT INDICATOR	C5REJ
2AlAO6 J2OA-		28285-F1*	5= 83	P BIT 01 TO CSL DISPLAY P BIT 02 TO CSL DISPLAY	PREG02	2A1A06	J22A-05	2B2B3=Kn#	5- 87	CHANNEL 6 REJECT INDICATOR	C6REJ C7REJ
2A1A06 J20A-		28285~F0*		P BIT 03 TO CSL DISPLAY	PREG03		J22A-06	5g5g3-K14	5= 87	CHANNEL 7 REJECT INDICATOR	
2A1A06 J20A=	•	28285~G1*		P BIT 04 TO CSL DISPLAY	PREG04	2A1An6	J22A=07	2R5B3~00*	5- 87	CHANNEL O INTERRUPT INDICATOR	COINT
SAIA06 JSOA-		28285~L0*	5° 53	P BIT 05 TO CSL DISPLAY	PREG05		J22A-08	28283~P0*	5- 87	CHANNEL 1 INTERRUPT INDICATOR	C1INT C2INT
SALANG JZOA-	-	28285~K0*	S 63	P BIT 06 TO CSL DISPLAY	PREG ₀ 6		J224-09	28383=P1#	5- 87	CHANNEL 2 INTERRUPT INDICATOR	C3INT
2A1A06 J20A-		28285=K1#	5-83	P BIT 07 TO CSL DISPLAY	PREG ₀ 7		J22A-10	SRS83=004	5- 87	CHANNEL 3 INTERRUPT INDICATOR	CAINT
-AOST 909192	0 -	28582~00*		P BIT 08 TO CSL DISPLAY	PREG08	2A1A06	1558-01	28583-01*	5- 87	CHANNEL 4 INTERRUPT INDICATOR	CSINT
241406 J20A-	•	28285-50#		P BIT 09 TO CSL DISPLAY	PREG ₀ 9	2A1A06	J22B-02	283-43*	5- 87	CHANNEL 5 INTERRUPT INDICATOR	COINT
-A05L 60A1AS	- 0	28285-p1*		P BIT 10 TO CSL DISPLAY	PREG1 6	2A1A06	755R=03	28283~82#	5~ 87	CHANNEL 6 INTERRUPT INDICATOR	CTINT
2A1A06 J20B-	**	28285~U0#	5= 83	P BIT 11 TO CSL DISPLAY	PREG11	2A1A06	J228-04	28583=#3*	5= 87	CHANNEL 7 INTERRUPT INDICATOR	CAPTE
241406 J208-	· _	28285~U1#	5- 83	P BIT 12 TO CSL DISPLAY	PREG12		J22B-05	28283-F2#	5= 87	CHANNEL 0 PAR. ERR. INDICATOR CHANNEL 1 PAR. ERR. INDICATOR	CIPTE
2A1A06 J208-	~ -	28285-82#		P BIT 13 TO CSL DISPLAY	PREG13		755R-06	28283-F3#	5∞ 87 5- 07	CHANNEL 2 PAR. ERR. INDICATOR	CŹPTE
241406 JS0B=		28582=d3#	5= 83	P BIT 14 TO CSL DISPLAY	PREG14	· . · · · ·	J22B-07	28283=63#	5= 87 5= 87	CHANNEL 3 PAR. ERR. INDICATOR	C3PTE
241406 J20B-	•		5- 83	C/F BIT 00 TO CONSOLE DISPLAY	CF00		7558-08	5R5B3=K5#	5= 87	CHANNEL 4 PAR. ERR. INDICATOR	C4PTE
2A1A06 J20B-		28285-F2*	5- 83	C/F BIT O1 TO CONSOLE DISPLAY	CF01	. ,	JSSB-09	28283=K3#	5- 87	CHANNEL 5 PAR. ERR. INDICATOR	CSPTE
2A1A06 J20B-	1 7 2 1	28285=F3* 28285=G3*	5- 83	C/F BIT 02 TO CONSOLE DISPLAY	CF02		JSSB-10	28283-[3*	5- 87	CHANNEL 6 PAR. ERR. INDICATOR	COPTE
2A1A06 J20B		28285+K2*		BACKGROUND DIGIT O C DISPLAY	BBO		J22C-01	2B2B3-p2#	5- 87	CHANNEL 7 PAR. ERR. INDICATOR	C7PTE
2A1A06 J20B-		28285-K3#	5- 83	C/F BIT 03 TO CONSOLE DISPLAY	CF03	0	755C-05	282B3-P3#	5= 89	MONITOR STATE INDICATOR	MONT
-202F 90VIVS		28285+L3*	5- 83	C/F BIT 04 TO CONSOLE DISPLAY	CF04		J22C-08	28282=A0#	5- 89	PROGRAM STATE INDICATOR	PROG
201406 J20C		28285-P2*	5- 83	C/F BIT 05 TO CONSOLE DISPLAY	CF05		J22C-09	28282-81#	5= 89	INTERRUPT ENABLED INDICATOR	ENIT
2A1A06 J20C-		28285-p3#	5- 83	BACKGROUND DIGIT 1 C DISPLAY	BB1		JSSC-10	28282⇔p0#	5- 89	RNI CYCLE INDICATOR	RNI
241406 J20C+		28285-03*	5+ 83	C/F BIT 06 TO CONSOLE DISPLAY	CF06		J22D-01	28282-F1#	5- 89	RADR CYCLE INDICATOR	RADR
2A1A06 J20C-		28285=U3#	5- 83	C/F BIT 07 TO CONSOLE DISPLAY	CF07		J22D-02	58585-E0#	5- 89	ROP CYCLE INDICATOR	ROPR
20100 J20C	·	28285=U2*	5- 83	C/F BIT 08 TO CONSOLE DISPLAY	CF08		J220-03	28282+G1*	5- 89	STOR CYCLE INDICATOR	STORE
-201409 JS0C-		28284-A0*	5- 85	BACKGROUND DIGIT 2 C DISPLAY	BB2		J220-04	28282-L0*	5- 89	ARITHMETIC OVERFLOW INDICATOR	ARITH
241A06 J20C		2B2B4-R1*	5- 85	C/F BIT 09 TO CONSOLE DISPLAY	CF09		J220-05	28282-K0*	5- 89	DIVIDE FAULT INDICATOR	DIVF
241406 J20C	-	28284-80#	5- 85	C/F BIT 10 TO CONSOLE DISPLAY	CF10		JSSD=06	28282=K1*	5- 89	EXPONENT OVERFLOW INDICATOR	EXPOT
2A1A06 J20D.		2B2B4-F1*		C/F BIT 11 TO CONSOLE DISPLAY	CF11		J22D-07	28282=00*	5- 89	BCD FAULT INDICATOR	BCDF
2A1A06 J20D.		28284-F0*		BACKGROUND DIGIT 3 C DISPLAY	BR3		J55D-08	28282-P0* 28282-P1*	5- 89	ILLEGAL WRITE INDICATOR	ILLWR
2A1A06 J20D		28284-G1*	5- 85	C/F BIT 12 TO CONSOLE DISPLAY	CF12		J550-09	28285-00*	5- 89	STORAGE PARITY ERROR INDICATOR	MPE
2A1A06 J20D.		28284-L0*	5- 85	C/F BIT 13 TO CONSOLE DISPLAY	CF13		J220-10	5R5B5=01*	5- 89	CHANNEL O READ INDICATOR, CONSOLE,	COREAD
2A1A06 J200	_	28284-KO*	5- 85	C/F BIT 14 TO CONSOLE DISPLAY	CF14		JSSE=01	28285-43*	5- 89	CHARLET O MEANING TO THE STATE OF THE STATE	CIREAD
2A1A06 J20D		28284-K1#	5- 85	BACKGROUND DIGIT 4 C DISPLAY	BB4		JSSE-05	28585-85*	5- 89	2	CZREAD
241406 J20D		2B2B4-Q0*	5- 85	C/F BIT 15 TO CONSOLE DISPLAY	CF15			28282•83*	5- 89	3	C3READ
2A1A06 J20D		28284-p0#	5 - 85	C/F BIT 16 TO CONSOLE DISPLAY	CF16		J22E-04 J22E-05	2B2B2=F2#	5- 89	4	C4READ
241A06 J20D		2B2B4=P1*	5- 85	C/F BIT 17 TO CONSOLE DISPLAY	CF17	541406 541406	J22E-06	28282-F3*	5= 89	5	C5READ
241406 J20D		2B2B4=U0#	5 ~ 85	BACKGROUND DIGIT 5 C DISPLAY	BR5	2A1A06	J22E-07	28585-03*	5- 89	6	C6READ
241A06 J20E		28284-U1*	5- 85	C/F BIT 18 TO CONSOLE DISPLAY	CF18		J22E-08	58585=K5*	5= 89	† 7 †	CTREAD
241406 JS0E		2H2B4-A3#	5- 85	C/F BIT 19 TO CONSOLE DISPLAY	CF19	2A1A06	J22E-09	28282=K3*	5- 89	CHANNEL O WRITE INDICATOR	COWR
ZAIAn6 JZOE		28284-82*		C/F BIT 20 TO CONSOLE DISPLAY	CF20		J22E-10	28282-L3*	5- 89	CHAN 1 WRITE INDICATOR CONSOLE	CiWR
SALAGE JEGE		28284=83#	5- 85	BACKGROUND DIGIT 6 C DISPLAY	BB6	2A1A06	J22F-01	28282÷p2*	5- 89	CHAN 2 WRITE INDICATOR + CONSOLE	C2WR
2A1A06 J20E		2B2B4-F2*	5- 85	C/F BIT 21 TO CONSOLE DISPLAY	CF21	2A1A06 2A1A06	J22F=02	28282=P3*	5∞ 89	CHAN 3 WRITE INDICATOR, CONSOLE	C3WR
2A1A06 J20E		28284-F3*		C/F BIT 22 TO CONSOLE DISPLAY	CF22	2A1A06	J22F-03	28282-Q3*	5- 89	CHAN 4 WRITE INDICATOR, CONSOLE	C4WR
2ALANG JEOE		282B4=G3#	5 - 85	C/F BIT 23 TO CONSOLE DISPLAY	CF23	2A1A06	J22F=04	2R5B5=03*	5- 89	CHAN 5 WRITE INDICATOR , CONSOLE	C5WR
241406 J20E	_ * .	28284-K2#	5- 85	BACKGROUND DIGIT 7 C DISPLAY	BB7	2A1A06	J22F-05	28585=05*	5- 89	CHAN 6 WRITE INDICATOR + CONSOLE	C6WR
					STADL TA	2A1A06		28283-40*	5- 87	CHAN 7 WRITE INDICATOR, CONSOLE	C7₩R
2A1A06 J21A	A-02*01	28286-T2/T3	5= 81	ISR ,BIT 0	\$ISRLTO	2A1A06	J22F-07	28283-81*	5- 87	CHANNEL O REJECT INDICATOR	CåREJ
2A1A06 J21A	A-04#03	SR5Be-M5/M3	5- 81	ISR ,BIT 1	\$ISRLT1		J22F-08	28283-80*	5- 87	CHANNEL 1 REJECT INDICATOR	CIREJ
2A1A06 J21A	A-06#05	2B2B6-X2/X3	5- 81	ISR .BIT 2	\$ISRLT2 \$OSRLT0	27.7.10	022 . "c				
	A-08*07	585B6-03\05	5- 81			241406	J25A-02/01	280A9=R2*R3	6-101	EXT INTERRUPT - ASSOC PROC	SEXTIOC
	A-10*09	2B2B6-62/R3	5- 81	OSR BIT 1	\$0SRLT1 \$0SRLT2	2717110	0.50				
241A06 J21B	B-02*01	2B2B6=S2/S3	5- 81	OSR BIT 2	SB-LT00	241406	J26A-02*01	2B0A8-W0/W1	6-109	EXT INTERRUPT - ASSOC PROC	SEXTITO
2A1A06 J21B	B-04#03	28285-C0/C1	5- 83	B DISPLAY, BIT 0	SB-LT01	E AUO	J U_ UI	T 14 8 7 7 7 -			
2A1A06 J21B		282B5=J1/J0	5- 83	B DISPLAY, BIT 1	\$B-LT02	2A1An6	PolA-02/01	282A9~E3*E2	5- 57		SMCRD00
	B-08*07	28285-10/11	5 ⇒ 83	B DISPLAY, BIT 2	SAL-LT		P01A-04/03	2B2A9-N3#N2	5- 57		\$MCRD01
SA1406 7518	B-10*09	2B2B6-\$0/\$1	5- 81	AUTO LOAD LIGHT	\$AD=LT		Pn1A-06/05	282A9-W3#W2	5 - 57	NOT MAIN CONTROL READ, BIT 02	\$MCRD02
2A1A06 J210		28286-T0/T1	5- 81	AUTO DUMP LIGHT GATE A,Q,E REGISTER DISPLAY	SAQBGT	2A1A06	Po1A-08/07	28548-E34E5	5- 59		\$MCRD03
	C-04#03	2B2B6-F1/E0	5- 81	SWEEP-ENTER CONTINUOUS FF SET	SSECNLT	2A1A06	P01A-10/09	28588-V3#N5	5= 5 9		SMCRD04
241A06 J21D		2B2B6=N0/N1	5- 81	NOT (GO FF)	sGO-LT	2A1A06	P01B-02/01	2B248-M3#M5	5~ 59		\$MCRD05
2A1A06 J21E	D-04#03	2B2B6-H0/H1	5= 81	'	SSTOPLT	2A1A06	P018-04/03	282A7-E3#E2	5- 61		SMCRD06
2A1A06 J210	D-06#05	2H2B6-M0/M1	5- 81 5- 89	MEMORY ERROR FF	SMPE-LT	2A1A06		28547÷N3#N5	5= 61		SMCRD07
241A06 J21U	D-08*07	2B2B2-x0/X1		čO DISPLAY INDICATOR	SCN-LT	2A1A06		5R5V1-M3#M5	5- 61		SMCRDOB
2A1A06 J21E	E-02#01	28286-01/00	5- 81 5- 85	BOUNCING BALL, OCTAL DIGIT 7	SBB-LT7	2A1A06	Pn1B-10/09	28546-E3#E5	5 63		\$MCRD09
2A1A06 J21E	E-04#03	28284-M2/M3	5~ 83	BOUNCING BALL, OCTAL DIGIT O	SBB-LT0		P01C-02/01	58546-N3#N5	5- 63		SMCRD10
2A1A06 J218	E-06*05	28285-M2/M3	5- 83	BOUNCING BALL, OCTAL DIGIT 1	SBB-LT1	2A1A06		5R5V0-M3#M5	5- 63		SMCRD11
	E-08#07	28285+S2/S3	5 - 85	BOUNCING BALL, OCTAL DIGIT 2	SBB-LT2		P01C-06/05	282A4-E3#E2	5 ≈ 65		SMCRD12
2A1A06 J218		28284-E1/E0	5- 85	BOUNCING BALL, OCTAL DIGIT 3	\$BB-LT3	2A1A06	P01C-08/07	282A4-N3*N2	5- 65		SMCRD13
	F-02#01	28284-10/11	5- 85	BOUNCING BALL, OCTAL DIGIT 4	\$BB-LT4		P01C-10/09	28244-M3+M2	5~ 65		SMCRD14
	F=04*03	28284-M0/M1 28284-X0/X1	5= 85	BOUNCING BALL, OCTAL DIGIT 5	\$BB-LT5		P010-02*01	28548-E1/E0	5- 57		SMCWROO
	F-06*05	28284-E3/E2	5- 85	BOUNCING BALL, OCTAL DIGIT 6	\$BB-LT6		P010-04#03	2B2A9-P1/P0	5= 57	NOT DO REGISTER BIT 01	SMCWR01
241406 J21F	F-08#07	50504453/c5	- 0,5				P01D-06#05	2B2A9-X1/X0	5= 57		SMCWR02
2A1A06 J22/	Δ=01	2B2B3-F1*	5- 87	CHANNEL 2 REJECT INDICATOR	CZREJ		P010-08#07	2B2A8-E1/E0	5= 59 5= 50		SMCWR03
	A=02	282B3=F0*	5- 87		C3REJ	241A06	Pn10-10*09	5R5V8-b1/b0	5- 59	NOT DO REGISTER BIT 04	SMCWR04
281 908185 281 908185		2B2B3-G1*	5- 87		C4REJ						9-7
CHINGS OFFI	v-										Rev A

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A1A06 P01E-02#01	2B2A8-x1/X0		NOT DO REGISTER BIT 05	SMCWR05	2A1A06 P04A-10/09	28086-T2*T3	6-115	NOT CHAN 7 INT MASK TO DO	\$COPY19
2A1A06 P01E-04*03	282A7-F1/E0	5- 61	NOT DO REGISTER BIT 06	SMCWR06	2A1A06 P048-02/01	280B7-F3*F2	6-113		\$COPY20
2A1A06 P01E-06#05	282A7-P1/P0	5- 61	NOT DO REGISTER BIT 07	SMCWR07	2A1A06 P04B=04/03 2A1A06 P04B=06/05	280B7=I3*I2	6=113 6=115	NOT FP/BDP INT MASK TO DO	\$C05755
2A1An6 P91E-08*07	282A7-X1/X0	5≈ 61 5 63	NOT DO REGISTER BIT 08	\$MCWR08	2A1A06 P048=08/07	28n86-F3#F2 28n86-T3#I2	6-115	NOT SRCH + MOVE INT MASK TO DO	\$COPY23
2A1A06 P01E-10*09	282A6-F1/E0 282A6-P1/P0	5≈ 63	NOT DO REGISTER BIT 09 NOT DO REGISTER BIT 10	SMCWRn9 SMCWR10	2A1A06 P04B-10*09	280A9=F1/F0	6-101	FO REGISTER BIT 15	SF0BC15
2AlAn6 P01F=02*01 2Alan6 P01F=04*03	585We=X1/X0	5= 63	NOT DO REGISTER BIT 11	SMCWR11	241406 P04C-02#01	280A9-G1/G0	6-101	FO REGISTER BIT 16	\$FOBC16
2A1A06 P01F-06#05	282A4-E1/E0	5= 65	NOT DO REGISTER BIT 12	SMCWR12	2A1A06 P04C-04*03	2B0A9-J1/J0	6-101	FO REGISTER BIT 17	SFOBC17
2A1A06 P01F-08#07	282A4-P1/P0	5= 65	NOT DO REGISTER BIT 13	SMCWR13	241A06 P04C=06/05	282A3-E3#E2	5- 67	NOT MAIN CONTROL READ, BIT 15	\$MCRD15 \$MCRD16
			ACI CATED CTATUC DAY ON TO DO	6000	2A1A06 P04C=08/07 2A1A06 P04C=10/09	282A3=N3#N2 282A3=W3#W2	5≈ 67 5≈ 67	NOT MAIN CONTROL READ, BIT 16 NOT MAIN CONTROL READ, BIT 17	SMCRD17
2A1A06 P02A-02/01 2A1A06 P02A-04/03	28088-H1#H0	6-109 6-109	SELECTED STATUS BIT 00 TO DO SELECTED STATUS BIT 01 TO DO	SCOPYO0 SCOPYO1	241406 P04D-02/01	2B2A2-E3#E2	5= 69	NOT MAIN CONTROL READ, BIT 18	SMCRD18
2A1A06 P02A-04/03 2A1A06 P02A-06/05	280A7-U3+U2	6-117	SELECTED STATUS BIT 02 TO DO	\$COPY02	2A1A06 P04D=04/03	2B2A2=N3*N2	5- 69	NOT MAIN CONTROL READ, BIT 19	SMCRD19
2A1A06 P02A-08/07	280A7=X3+X2	6-117	SELECTED STATUS BIT 03 TO DO	\$COPY03	2A1A06 P04D-06/05	282A2-W3*W2	5- 69	NOT MAIN CONTROL READ, BIT 20	SMCRD20
2A1A06 P02A-10/09	28048-11*10	6-109	SELECTED STATUS BIT 04 TO DO	\$COPY04	2A1A06 P04D-08/07	282A1=E3#E2	5⇒ 71 5= 71	NOT MAIN CONTROL READ, BIT 21	\$MCRD21 \$MCRD22
2A1A06 P028-02/01	280A8-K0*K1	6-109	SELECTED STATUS BIT 05 TO DO	\$COPY05	2A1A06 Pr4D-10/09 2A1A06 Pr4E-02/01	SRSV1-M3#MS SBSV1-M3#MS	5= 71	NOT MAIN CONTROL READ, BIT 22 NOT MAIN CONTROL READ, BIT 23	SMCRD23
2A1A06 P02B=04/03	280A7-V3+V2	6=117 6=117	SELECTED STATUS BIT 06 TO DO SELECTED STATUS BIT 07 TO DO	\$COPYO6 \$COPYO7	2A1A06 P94E-04*03	282A3-E1/E0	5- 67	DO REGISTER BIT 15	SMCWR15
2A1A06 P02B-06/05 2A1A06 P02B-08/07	280A7=S3+S2 280A7=R0+B1	6-117	SELECTED STATUS BIT 08 TO DO	SCOPY08	2A1A06 P04E-06#05	282A3-P1/P0	5- 67	DO REGISTER BIT 16	SMCWR16
2A1A06 P02B-10/09	280A7-F0*E1	6-117	SELECTED STATUS BIT 09 TO DO	\$COPY09	2A1A06 Pn4E-08*07	SBSW3-X1/X0	5- 67	DO REGISTER BIT 17	SMCWR17
241A06 P02C-02/01	280A7-B2#B3	6-117	SELECTED STATUS BIT 10 TO DO	\$COPY10	2A1A06 Pn4E-10#09	282A2-E1/E0	5- 69	DO REGISTER BIT 18	SMCWR18
2A1A06 P02C-04/03	280A7-E2#E3	6-117	SELECTED STATUS BIT 11 TO DO	\$COPY11	2A1A06 P04F=02*01 2A1A06 P04F=04*03	282A2-P1/P0 282A2-X1/X0	5= 69	DO REGISTER BIT 19	SMCWR19 SMCWR20
2A1A06 P02C-06/05	28087-G1#G0	6-113	NOT CHAN 0 INT MASK TO DO NOT CHAN 1 INT MASK TO DO	\$C0PY12 \$C0PY13	2A1A06 P04F-06*05	28541-E1/E0	5= 71	DO REGISTER BIT 21	SMCWR21
2A1A06 P02C=08/07 2A1A06 P02C=10/09	28087-10+11 28086-61+60	6-113 6-115	NOT CHAN 2 INT MASK TO DO	\$COPY14	2A1A06 P04F-08*07	28241-P1/P0	5- 71	DO REGISTER BIT 22	SMCWR22
2A1A06 P02D=02*01	2A1B5-10/I1	6- 45	FO REGISTER BIT O	\$F0BC00					
2A1A06 P02D-04*03	2A1B5-N1/N0	6- 45	FO REGISTER BIT 1	\$FOBC01	2A1A06 P05A-02*01	28149-11/10	6- 23	FO REGISTER BIT 18	\$FOBC18
2A1A06 P02D-06#05	2A1B5-J2/J3		FO REGISTER BIT 2	sF0BC02	2A1A06 P05A-04*03	2B1A9~H1/H0	6- 23 6- 23	FO REGISTER BIT 19 FO REGISTER BIT 20	\$F0BC19 \$F0BC20
2A1A06 P02D-08#07	2A1B5-N3/N2		FO REGISTER BIT 3	\$FOBCO3	2A1A06 p.)5A=06*05 2A1A06 P05A=08*07	281A9-M1/M0 281A9-P3/P2	6= 23	FO REGISTER BIT 21	\$F0BC21
2A1A06 P02D=10*09 2A1A06 P02E=02*01	2A1A5=Q1/Q0 2A1A5=Q3/Q2		FO REGISTER BIT 4 FO REGISTER BIT 6	\$F0BC04 \$F0BC06	2A1A06 P05A-10*09	2B1A9-W1/W0	6- 23	FO REGISTER BIT 22	\$FOBC22
2A1A06 P02E-04*03	2A1A5-R3/R2		FO REGISTER BIT 7	SF0BC07	2A1A06 P058-02*01	281A9-X1/X0	6- 23	FO REGISTER BIT 23	SF0BC23
2A1A06 P02E-06*05	2A1A6-Q1/Q0		FO REGISTER BIT 8	\$F0BC08	2A1A06 P05B-04#03	SR1B8-E3/E5	6- 11	INIT. RNI 2 CYCLE FF	SBCRNI2
2A1A06 P02E-08#07	2A1A6-R1/R0	6- 49	FO REGISTER BIT 9	\$F0BCn9	2A1A06 P058-06*05	28188-G3/G2	6- 11	REQUEST BC PULSE	SREGBC SENSTRC
2A1A06 PA2E-10*09	2A1A6=Q3/Q2	6= 49	FO REGISTER BIT 10	\$FOBC10	2A1A06 P058-08*07 2A1A06 P058-10*09	28181-50/51 28181-F3/E2	6= 9 6= 9	FUNCTION STABLE TO BLOCK CONT NOT (TEST BUSY) SIG TO B CONT)	\$TSBSY
2A1A06 P02F=02*01 2A1A06 P02F=04*03	2A1A6-R3/R2 2A1A7-Q1/Q0	6= 49 6= 51	FO REGISTER BIT 11	SFOBC11 SFOBC12	2A1A06 P05C=02*01	2A1B6-T1/T0	6- 43	DO TO BLOCK CONT, BIT 18	\$DOBC18
2A1A06 P02F-06*05	2A1A7-R1/R0		FO REGISTER BIT 13	SFOBC13	2A1A06 P05C-04#03	2A186-S0/S1	6- 43	DO TO BLOCK CONT, BIT 19	SDOBC19
2A1A06 P02F-08*07	2A1A7-Q3/Q2		FO REGISTER BIT 14	\$FOBC14	2A1A06 P05C-06*05	2A188-G3/G2	6- 53	DO TO BLOCK CONT, BIT 21	\$DOBC21
					2A1A06 P05C-08#07	2A1B8-F2/F3	6= 53	DO TO BLOCK CONT, BIT 22	\$D0BC22
2A1A06 P03A-02/01	2A2A5-Q1+Q0	5- 3	SET ILLEGAL WRITE	SSETIW	2A1A06 P05C=10*09 2A1A06 P05D=02*01	2A1B8-L2/L3 2B0B5-N0/N1	6- 53 6-107	NOT (DO TO BLOCK CONT, BIT 23) PAUSE FF TO 40 MS, DELAY	\$D0BC23 \$T040MS
2A1A06 P03A-04/03	282B9+R1*R0	5= 75 5= 73	STORAGE PARITY ERROR INTERRUPT	SBCPRIO SMPEINT	2A1A06 P05D-04*03	282A5-J2/J3	5- 3	OPERAND REFERENCE	SOPREF
2A1A06 P03A=06/05 2A1A06 P03A=08*07	282A5-T1+T0 282A5-J1/J0	5≖ 73 5≖ 3	MONITOR STATE	SMONREE	2A1A06 P05D-06#05	2B2B9-C0/C1	5- 75	OPERAND REFERENCE	SOPREFS
2A1A06 P03A-10*09	2A2A5-M1/M0	5- 3	MAIN CONT WRITE SIGNAL TO PF	SMCWR	2A1A06 P05D-08#07	2A1A5-R1/R0	6- 47	FO REGISTER BIT 5	SF 0BC05
2A1A06 P03B=02#01	2A2A5=V3/V2	5∞ 3	WRITE PF	SWPF	2A1A06 P15D-10/09	2B1B6=W0#W1	6- 15	BC REPLY 2 TO MN CONT	SBCRPY2
2A1A06 P03B-04#03	2A2A5-W3/W2	5- 3	READ PF	SRPF	2A1A06 P05E=02/01	2B1B6=R1*R0	6- 15	BC REPLY 1 TO MN CONT SELECTED CHAN BUSY + REJECT	SBCRPY1 SCHBUSY
2A1A06 P03B=06*05	28285-10/I1 28288-10*L1	5≈ 3 5≈ 77	STORE CYCLE INT PROCESSING INTERRUPT CODE BIT 6	SINTSTO SICODE	2A1A06 P05E-04/03	28181=01*00	0- 9	CONN + FCN	3000031
2A1A06 P03B=08/07 2A1A06 P03B=10*09	28289-12/13		MC PARTIAL WRITE BIT 0	SMCPWO	2A1A06 P05E-06/05	2B0A9=X3#X2	6-101	SEL STATUS = ANY BIT OF F L12	\$BCCMPR
2A1A06 P03C-02#01	285B3=K3/K5		MC PARTIAL WRITE BIT 1	SMCPW]	2A1A06 P05E-08/07	28088-C3#C2	6-111	NOT F BIT 08 + 09 + 10 TO	\$0809 <u>1</u> 0
2A1A06 P03C-04*03	58588-15/13		MC PARTIAL WRITE BIT 2	SMCPW2	041444 5-55 10840	588.40		MN CONT	
2A1A06 P03C=06#05	282B8=K3/K2		MC PARTIAL WRITE BIT 3	SMCPW3	2A1A06 P05E=10*09 2A1A06 P05F=02/01	280A9-W1/W0 280B5-00+01		BC NOT COMPARE FF FROM 40 MS DELAY	\$BCSKIP
2A1A06 P03C-08*07	282B8=V2/V3	J= //	MC PARTIAL WRITE BIT4 OR DESTRUCTIVE LOAD	SMCPW4 MCPW4	2A1A06 P05F-04/03	2A2B9=Q0*Q1		STORAGE NO RESPONSE	SFM40MS SNORESP
2A1A06 P03C-10*09	28289-F0/F1	5= 75	NOT READ ADDRESS CYCLE	SRADREF	2A1A06 PUSF-06*05	2B2A1-X1/X0	5- 71		SMCWR23
2A1A06 P03D-02*01	2A2B5-C1/C0	5- 19		SMCSB15	241406 P05F-07	J01U-03# 2A4A15	_	INTERRUPT BIAS SWITCH FOR BIT6	INTSWE
2A1A06 P03D-04#03	2A2B5-E2/E3	5- 19	C4 FAN IN BUT 1(S BUS BIT 16)	SMCSB16	2A1A06 P05F=08	J01T-03* 2A4A15		INTERRUPT BIAS SWITCH FOR BITT	INTSW7
2A1A06 P03D=06*05	2A2B4-G3/G2		C4 FAN IN BIT 2(S BUS BIT 17)	SMCSB17	2A1A06 P06A-02*01	2B0A7-H3/H2	6-117	SET DIVIDE FAULT FF	eC+01u-
2A1A06 P03D=08*07 2A1A06 P03D=10/09	280A8-R1/R0 280A8-C3+C2		NORMAL INTERRUPT CODE USED (NORMAL INTERRUPTS) (ARITH)	SICSEEN	2A1A06 P06A-04*03	2B0A7-H0/H1		SET OVERFLOW FF	\$STDIVF \$STOVER
2A1A06 P03E=02*01	28187-G1/G0	6≖109 6= 3	NOT (EN PAR ERR CODE + M CLR)	SINFINT SENPECO	2A1A06 P06A-06*05	2B1A7-H1/H0	6÷]		SMOBCOS
2A1A06 P03E-04/03	2B187÷V1*V0	6÷ 3	NORMAL INT XLTN TO MN CONT	SNORINT	2A1A06 P06A-08#07	581 88-Ê5\E3	6- 17	NOT BIT 10 OF MAINT. REGISTER	\$MOBC10
2A1A06 P03E-06+05	2B1B7-H1/H0	6= 3	INTERRUPT ENABLED FF	SINTEN	2A1A06 P06A=10*09	2B1B0-F1/F0	6∞ 7	NOT (EXEC MODE) SIGNAL TO B.C.	SBCEXMO
2A1A06 P03E-08#07	24188=K2/K3	6- 53	· · · · · · · · · · · · · · · · · · ·	\$CIRBC0	2A1A06 P06B=02*01	281A7=E0/E1	6= 1	NOT (MASTER CLR +EXTERNAL CLR)	SEXCLBC
2A1A06 P03E=10*09	2A1B8=R3/R2	. •	CIR, BIT 1	SCIRBC1	2A1A06 P06B-04*03 2A1A06 P06B-05*06	281A7-[2/L3 281B8-F3/F2	6- 11	NOT (MASTER CLR +INTERNAL CLR) READ OR WRITE REGISTER FILE	SINCLBC
2A1A06 P03F-02*01 2A1A06 P03F-04*03	2A1B8=\$3/\$2 2A2A6=H3/H2	6= 53 5= 1	CIR,BIT 2 NOT (EXECUTIVE MODE)	\$CIRBC2 \$PFEXMO	2A1An6 P068=07	J03P=03# 2A2A04	- 41	NOT (SEL. BITS 08-15 OF MAINT)	SRWRF MOLT-2
2A1A06 P03F-06*05	2A2A6=I0/I1	5- 1	NOT (MASTER CLR +INTERNAL CLR)	SMCLPF	2A1A06 P06B-08	J03R-03# 2A2A04	_	NOT (SEL. BITS 16-23 OF MAINT)	MOLT-3
2A1A06 P03F-08#07	585B3-A5\A3	5 - 75		SDISMPE	2A1A06 P06C-02/01	28289=72*73	5= 75	AUTO-STEP OSCILLATOR	SASOSC
24140- 224-224-	2000	- · ·			2A1A06 P06C-04/03 2A1A06 P06C-06*05	280A4-J3*J2 280A5-X1/X0	6-103 6-123	NOT CHAN 0-7 TERMINATE TO BC	SCHTERM
2A1A06 P04A=02/01 2A1A06 P04A=04/03	28086=[0*I1		NOT CHAN 4 INT MASK TO DO	\$COPY15	2A1A06 Pn6C-08*07	2B2B2=C0/C1	5= 89		SGO-BC SIEN-LT
2A1A06 P14A=04/03	28087=T0*T1 28087=T2*T3		NOT CHAN 4 INT MASK TO DO NOT CHAN 5 INT MASK TO DO	SCOPY16 SCOPY17	2A1A06 P06C-10*09	2B2B6=N2/N3	5- 81	OSR BACKGROUND LIGHT	SOSR-LT
2A1A06 P04A=08/07	28086-T0#T1		NOT CHAN 6 INT MASK TO DO	\$COPY18	•		- 1		9-8
•		1		U-01.110					Rev A
									2.2

CONNECTOR 2A4A04 J01C-02/01 2A2A04 J01D-02/01 2A2A04 J01E-02/01 2A2A04 J01F-02/01 2A2A04 J01F-03* 2A2A04 J01F-03* 2A2A04 J01F-03* 2A2A04 J01H-02/01 2A2A04 J01H-03* 2A2A04 J01K-02/01 2A2A04 J01K-02/01 2A2A04 J01K-03* 2A2A04 J01K-03* 2A2A04 J01K-03* 2A2A04 J01K-02/01 2A2A04 J01K-02/01 2A2A04 J01M-02/01 2A2A04 J01M-02/01 2A2A04 J01M-02/01	ORIGIN 2A2A8=B3*B2 2A2A8=c2*C3 2A2B9=E1 2A2A8=K2*K3 2A2A8=J0*J1 2A2B9=D3 2A2A8=E0*E1 2A2A8=B1*B0 2A2B9=H3 2A2A9=H3*H2 2A2B9=O3 2A2A9=E2*E3 2A2A9=B3*B2 2A2B9-S3	5- 9 5- 23 5- 9 5- 23 5- 9	UP. STOR PROTECT BIT 10 SW = 1 STOR ADDR BIT 04 TO INDICATOR STOR ADDR BIT 05 TO INDICATOR UP. STOR PROTECT BIT 11 SW = 1 STOR ADDR BIT 06 TO INDICATOR STOR ADDR BIT 07 TO INDICATOR UP. STOR PROTECT BIT 12 SW = 1 STOR ADDR BIT 08 TO INDICATOR RELOC ADDR BIT 09 TO INDICATOR UP. STOR PROTECT BIT 13 SW = 1 RELOC ADDR BIT 10 TO INDICATOR RELOC ADDR BIT 10 TO INDICATOR RELOC ADDR BIT 11 TO INDICATOR	SIG NAME \$502L \$503L \$P1051 \$504L \$505L \$51151 \$506L \$507L \$P1251 \$508L \$509RL \$P1351 \$510RL \$511RL \$P1451	CONNECTOR 2A1A06 P06D-02*01 2A1A06 P06D-04*03 2A1A06 P06D-06*05 2A1A06 P06D-08*07 2A1A06 P06D-02*01 2A1A06 P06E-02*01 2A1A06 P06E-04*03 2A1A06 P06E-04*03 2A1A06 P06E-06*05 2A1A06 P06E-08*07 2A1A06 P06E-08*07 2A1A06 P06F-02*01 2A1A06 P06F-02*01 2A1A06 P06F-04*03 2A1A06 P06F-04*03 2A1A06 P06F-04*03 2A1A06 P06F-06*05 2A1A06 P06F-06*05	ORIGIN 2B2B2=01/00 2B2B2=D0/D1 J03K-02/01 2A2A04 2B1A9=03/02 2B1A9=W3/W2 2B1A9=V3/V2 J03C-02/01 2A2A04 J03B=02/01 2A2A04 J03F=02/01 2A2A04 J03F=02/01 2A2A04 J03H=02/01 2A2A04 J03H=02/01 2A2A04 J03H=02/01 2A2A04 J03H=02/01 2A2A04 J03H=02/01 2A2A04 J03H=03* 2A2A04 J02R=03* 2A2A04 J03N=03* 2A2A04	PAGE 5= 89 5= 89 6= 23 6= 23	MAINTENANCE LIGHTS BIT 07 BIT 00 OF A BIT 01 OF A	SIG NAME SSTOLT SPRO-LT SPRO-LT SMILTOT SATOBCO SATOBCO SATOBCO SMILTOO
2A2A04 J01N-02/01 2A2A04 J01R-02/01 2A2A04 J01R-02/01 2A2A04 J01T-02/01 2A2A04 J01U-02/01 2A2A04 J01U-02/01 2A2A04 J01V-02/01 2A2A04 J02A-02/01 2A2A04 J02B-02/01 2A2A04 J02B-03* 2A2A04 J02C-02/01 2A2A04 J02C-02/01 2A2A04 J02C-02/01	2A2A9-c2*C3 2A2A9-K2*K3 2A2A9-J0*J1 2A2A9-B1*B0 2A2A9-D0*D1 2A2B9-I1*I0 2A2B8-G3*G2 2A2B8-P3*P2 2A2B8-C0 2A2B7-V3*V2 2A2B7-S3*S2	5- 23 5- 15 5- 15	RELOC ADDR BIT 16 TO INDICATOR RELOC ADDR BIT 17 TO INDICATOR ADDR LWR PAR. BIT TO INDICATOR BIT 00 OUT OF PF TO INDICATOR BIT 01 OUT OF PF TO INDICATOR I'WR STOR PROTECT BIT 09 SW = 1 BIT 02 OUT OF PF TO INDICATOR BIT 03 OUT OF PF TO INDICATOR	\$512RL \$513RL \$514RL \$515RL \$516RL \$517RL \$5LPL \$PFZ00L \$PFZ00L \$PFZ01L \$PFZ02L \$PFZ03L	2A1A06 P07D-02*01 2A1A06 P07D-04*03 2A1A06 P07D-06*05 2A1A06 P07D-08*07 2A1A06 P07D-10*09 2A1A06 P07E-02*01 2A1A06 P07E-06*05 2A1A06 P07E-08*07 2A1A06 P07E-08*07 2A1A06 P07E-08*07 2A1A06 P07E-08*07 2A1A06 P07E-08*07 2A1A06 P07F-02*01 2A1A06 P07F-04*03	2B2B5-H0/H1 2B2B5-N0/N1 2B2B5-N0/N1 2B2B5-N0/M1 2B2B5-S0/S1 2B2B5-R0/R1 2B2B5-X0/X1 2B2B5-W0/W1 2B2B5-C2/C3 2B2B5-C2/C3 2B2B5-E3/E2	5- 83 5- 83 5- 83 5- 83 5- 83 5- 83 5- 83 5- 83 5- 83	B8 BIT 4 B8 BIT 5 B8 BIT 6 B8 BIT 7 B8 BIT 7 B8 BIT 8 B8 BIT 9 B8 BIT 10 B8 BIT 11 B8 BIT 12 B8 BIT 13	\$B8LT03 \$B8LT04 \$B8LT05 \$B8LT06 \$B8LT07 \$B8LT09 \$B8LT09 \$B8LT10 \$B8LT11 \$B8LT11 \$B8LT11 \$B8LT12
2A2A04 J02D-03* 2A2A04 J02E-02/01 2A2A04 J02E-02/01 2A2A04 J02E-02/01 2A2A04 J02E-02/01 2A2A04 J02H-02/01 2A2A04 J02H-02/01 2A2A04 J02H-02/01 2A2A04 J02K-02/01 2A2A04 J02K-03* 2A2A04 J02L-02/01 2A2A04 J02L-02/01 2A2A04 J02H-02/01 2A2A04 J02H-03* 2A2A04 J02H-02/01 2A2A04 J02H-02/01 2A2A04 J02H-02/01 2A2A04 J02P-02/01 2A2A04 J02P-03* 2A2A04 J02P-03* 2A2A04 J02R-03* 2A2A04 J02R-03* 2A2A04 J02R-03* 2A2A04 J02R-03* 2A2A04 J02R-03* 2A2A04 J02S-03*	2A2B9-D1 2A2B6-V3*V2 2A2B6-S3*S2 2A2B9-C3 2A2B5-V3*V2 2A2B5-S3*S2 2A2B9-I3 2A2B4-T2*T3 2A2B4-Q1*Q0 2A2B9-N3 2A2B4-X0*X1 2B0B5-L3 2A2B4-V3*V2 2A2B9-T3 2A2B8-C0*C1 2B1B8-I0 2A2B8-B0*B1 2B1A8-W0 2A2B7-F11*I0 P06F-07 2A2B7-R3*R2 2A2B9-V3	5- 17 5- 23 5- 19 5- 19 5- 21 5- 21 5- 21 5- 21 6-107 5- 21 5- 13 6- 11 5- 15	BIT 04 OUT OF PF TO INDICATOR BIT 05 OUT OF PF TO INDICATOR LWR STOR PROTECT BIT 11 SW = 1 BIT 06 OUT OF PF TO INDICATOR BIT 07 OUT OF PF TO INDICATOR LWR STOR PROTECT BIT 12 SW = 1 BIT 08 OUT OF PF TO INDICATOR BIT 09 OUT OF PF TO INDICATOR BIT 10 OUT OF PF TO INDICATOR NOT SINGLE CHANNEL BIT 11 OUT OF PF TO INDICATOR LWR STOR PROTECT BIT 13 SW = 1 RIT 10 OUT OF PF TO INDICATOR LWR STOR PROTECT BIT 14 SW = 1 STOR ADDR BIT 09 TO INDICATOR CLOCK ON FROM MAINT. PANEL STOR ADDR BIT 10 TO INDICATOR MAINT. MODE SW., MAINT. PANEL MAINT. MODE SW., MAINT. PANEL MAINT. MODE SW., MAINT. PANEL	SP10S0 SPF404L SPF405L SPF205L SP11S0 SPF206L SPF207L SP12S0 SPF208L SPF208L SPF209L SPF210L #SINGLE SPF211L SP14S0 SS09L CLKON SS10L MAINT SS11L #MAINT SS12L TSTMOD	2A1A06 P08A-02*01 2A1A06 P08A-04*03 2A1A06 P08A-06*05 2A1A06 P08A-08*07 2A1A06 P08B-02*01 2A1A06 P08B-02*01 2A1A06 P08B-04*03 2A1A06 P08B-06*05 2A1A06 P08B-08*07 2A1A06 P08B-08*07 2A1A06 P08C-02*01 2A1A06 P08C-04*03 2A1A06 P08C-04*03 2A1A06 P08C-04*03 2A1A06 P08C-04*03 2A1A06 P08C-08*07 2A1A06 P08C-08*07 2A1A06 P08C-08*07 2A1A06 P08C-08*07 2A1A06 P08C-08*07 2A1A06 P08D-02/01 2A1A06 P08D-06/05 2A1A06 P08D-06/05 2A1A06 P08D-08/07 2A1A06 P08D-10/09 2A1A06 P08E-02/01	28285-H2/H3 28285-J3/J2 28285-N2/N3 28285-N2/N3 28285-N2/N3 28285-W2/W3 28285-W2/W3 28285-W2/W3 28285-W2/W3 28284-D0/D1 28284-D0/D1 28284-H0/H1 28284-H0/H1 28284-N0/N1 28284-N0/N1 28289-N1*N0 28288-N1*N0 28288-N1*N0 28289-L0*L1 28288-Q0*Q1	5- 83 5- 83 5- 83 5- 83 5- 85 5- 85 5- 85	C2 BIT 1 C2 BIT 2 C2 BIT 3 C2 BIT 4 C2 BIT 5 C2 BIT 6 C2 BIT 7 C2 BIT 7 C2 BIT 8 C2 BIT 9 C2 BIT 10 C2 BIT 11 C2 BIT 12 C2 BIT 12 C2 BIT 13 C2 BIT 14 INTERRUPT CODE BIT 0 INTERRUPT CODE BIT 1 INTERRUPT CODE BIT 2 INTERRUPT CODE BIT 3 INTERRUPT CODE BIT 3 INTERRUPT CODE BIT 4	SCFLT00 SCFLT01 SCFLT02 SCFLT03 SCFLT04 SCFLT06 SCFLT07 SCFLT09 SCFLT10 SCFLT10 SCFLT11 SCFLT112 SCFLT112 SCFLT113 SCFLT114 SICODE0 SICODE1 SICODE2 SICODE2 SICODE3 SICODE3
2A2A04 J02T-02/01 2A2A04 J02V-02/01 2A2A04 J02V-02/01 2A2A04 J03A-02/01 2A2A04 J03A-03* 2A2A04 J03B-02/01 2A2A04 J03C-02/01 2A2A04 J03C-03* 2A2A04 J03D-03* 2A2A04 J03D-03* 2A2A04 J03E-02/01 2A2A04 J03F-02/01 2A2A04 J03F-02/01 2A2A04 J03F-02/01 2A2A04 J03F-02/01 2A2A04 J03F-03* 2A2A04 J03F-03* 2A2A04 J03F-03* 2A2A04 J03G-03* 2A2A04 J03H-03* 2A2A04 J03J-02/01 2A2A04 J03J-02/01	2A2B6=I1#I0 2A2B6=R3#R2 2A2B5=R1#I0 2A2B5=R3#R2 J17E=09 ZA1A06 2A2B4=O3#O2 J17E=10 ZA1A06 P06E=04*03 ZA1A06 P06E=06*05 ZA1A06 P06E=06*05 ZA1A06 P06E=06*05 ZA1A06 P06E=08*07 ZA1A06 P06E=08*07 ZA1A06 ZAZA4=P3 P06E=10*09 ZA1A06 ZAZA4=P3 P06F=02*01 ZA1A06 ZAZA4=P3 P06F=02*01 ZA1A06 ZAZA4=P3 P06F=00*05 ZA1A06 ZAZA4=P3 P06F=00*05 ZA1A06 ZAZA4=P3 P06F=00*05 ZA1A06 ZAZA4=P3 P06F=00*05 ZA1A06 ZAZA4=P3 P06F=00*05 ZA1A06 ZAZA4=P3 P06F=04*03 ZA1A06 ZAZA4=P3 ZAZA4=P3 P06F=04*03 ZA1A06 ZAZA4=P3 ZAZA4=P3 P06F=04*03 ZA1A06 ZAZA4=P3 ZAZA4=P3 ZAZA4=P3 P06F=04*03 ZA1A06 ZAZA4=P3	5- 17 5- 17 5- 19 5- 19	STOR ADDR BIT 13 TO INDICATOR STOR ADDR BIT 14 TO INDICATOR STOR ADDR BIT 15 TO INDICATOR STOR ADDR BIT 16 TO INDICATOR STOR ADDR BIT 17 TO INDICATOR MAINTENANCE LIGHTS BIT 00 MAINTENANCE LIGHTS BIT 01 MAINTENANCE LIGHTS BIT 02 NOT PAGE FILE FAST MODE MAINTENANCE LIGHTS BIT 03 NOT PAGE FILE SLOW MODE MAINTENANCE LIGHTS BIT 04 NOT (BC FAST TIMING SELECTED) MAINTENANCE LIGHTS BIT 05	SS13L SS14L SS14L SS15L SS16L BPFSMG SS17L BPSLMG SM1LT00 FAST-A SM1LT00 *PFFM SM1LT00 *PFFM SM1LT00 *PFSM *PFSM	2A1A06 PC9A-08*07 2A1A06 P09A-10*09 2A1A06 P09B-02*01 2A1A06 P09B-06*05 2A1A06 P09B-06*05 2A1A06 P09B-08*07 2A1A06 P09B-10*09 2A1A06 P09C-02*01 2A1A06 P09C-06*05 2A1A06 P09C-06*05 2A1A06 P09C-08*07 2A1A06 P09C-08*07 2A1A06 P09C-08*07 2A1A06 P09E-03 2A1A06 P09E-03 2A1A06 P09E-05 2A1A06 P09E-09 2A1A06 P09E-09 2A1A06 P09E-09	28282-J1/J0 28282-I0/I1 28282-H0/H1 28284-T0/T1 28284-S0/S1 28284-R0/R1 28284-R0/R1 28284-W0/W1 28284-D2/D3 28284-D2/D3 28284-D2/D3 28284-J3/J2 28282-F1/E0 J03K-03* ZAZA04 J03D-03* ZAZA04	5- 89 5- 85 5- 85	C2 BIT 16 C2 BIT 17 C2 BIT 18 C2 BIT 19 C2 BIT 20 C2 BIT 21 C2 BIT 23 MONITOR STATE SLOW TIMING MARGIN FAST TIMING MARGIN FAST TIMING MARGIN FAST TIMING MARGIN FAST TIMING MARGIN - ARITH SLOW TIMING MARGIN - ARITH SWITCH, TEST MODE GATE C + F DIGITS 0-3 GATE C + F DIGITS 5-7	SRNILT SROPLT SCFLT115 SCFLT116 SCFLT117 SCFLT119 SCFLT120 SCFLT21 SCFLT22 SCFLT22 SCFLT23 SMON-LT SLOST FAST-A SLOW-A TSTMOD SCFGT4 SCFGT57
2A2A04 J03K=03* 2A2A04 J03L=02* 2A2A04 J03L=03	P09E-03 2A1A06 J16C-10 2A1A06 J16C-09* 2A1A06		SLOW TIMING MARGIN GRD FOR CONSOLE MAINT MODE SW ENABLE FROM CONS MAINT MODE SW	SLOW MMGND MMENAB	2A2A04 J01A-02/01 2A2A04 J01B-02/01 2A2A04 J01B-03*	2A2A8-H3*H2 2A2A8-E2*E3 2A2B9-D0	5= 9 5= 9 5= 23		\$500L \$501L \$P09\$1 9-9

426	
-----	--

•											
2A2A04 2A2A04 2A2A04	VECTOR + J03M-03* + J03N-03* + J03P-03*	ORIGIN J17F-01 ZA1A06 P06F-08 ZA1A06 P06B-07 ZA1A06	PAGE	DEFINITION CC-MR SWITCH IN CC POSITION NOT (SEL. BITS 00-07 OF MAINT) NOT (SEL. BITS 08-15 OF MAINT)	SIG NAME BT130R Molt-1 Molt-2	CONNF 2A4A01 2A4A01 2A4A01		ORIGIN 2A0B9-V3*V2 2A0A7-X0/X1 J01C-10/09 2A4A01	PAGE 6-143 6-133	DEFINITION CHL 0 EXTERNAL PARITY BIT 2 CHAN 0 EXT 24-BIT DEVICE CONN NOT USED	SIG NAME SCOEXP2 SCOEX24 COEJOO
242404	Jn3R-03#	P068-08 2A1A06		NOT (SEL. BITS 16-23 OF MAINT)	MOLT-3	2A4A01	Jn2D-02*01	J010-02/01 2A4A01		NOT USED	COEJOI
2A4A01 2A4A01		2A0B9-E0*E1 2A0B9-I0*I1	6-143 6-143	CHANNEL O EXTERNAL DATA BIT 12 CHANNEL O EXTERNAL DATA BIT 13	SCOEX12 SCOEX13	244401	J02D-04*03	J010-04/03 2A4A01		NOT UŚĘD	COEJOS
2A4A01 2A4A01		2A0B9-M1*M0 2A0B9-N0*N1	6-143 6-143	CHANNEL O EXTERNAL DATA BIT 14	\$COEX14	2A4A01	J02D-06*05	J01D-06/05 2A4A01		NOT USED	COEJ03
2A4A01 2A4A01	J01A-10/09	2A0B9-S0*S1	6-143	CHANNEL O EXTERNAL DATA BIT 15 CHANNEL O EXTERNAL DATA BIT 16	SCOEX15	2A4A01	J02D-08*07	J01D-08/07 2A4A01		NOT USED	COEJO4
2A4A01	J018-04/03	2A0B9-w0*w1 2A0B9-B2*B3	6-143 6-143		\$C0EX17 \$C0EX18	244401	J02D-10*09	J01D-10/09 2A4A01		NOT USED	CōEJō5
2A4A01 2A4A01	J018-08/07	2A0B9=G2*G3 2A0B9=M2*M3	6-143 6-143	CHANNEL 0 EXTERNAL DATA BIT 19 CHANNEL 0 EXTERNAL DATA BIT 20	SCOEX19 SCOEX20	2A4A01	J02E-02*01	J01E-02/01 2A4A01		NOT USED	COEJO6
2Å4A01 2A4A01	J01C-02/01	2A0B9=K3*K2 2A0B9=03*Q2	6-143 6-143	CHANNEL 0 EXTERNAL DATA BIT 21 CHANNEL 0 EXTERNAL DATA BIT 22	\$C0EX21 \$C0EX22	2A4A01	J02E-04*03	J01E-04/03 2A4A01		NOT USED	COEJO7
2A4A01 2A4A01	J01C-04/03 J01C-06/05	2A0B9-W2*W3 2A0B9-U3*U2	6-143 6-143	CHANNEL O EXTERNAL DATA BIT 23 CHL O EXTERNAL PARITY BIT 2	\$C0EX23 \$C0EXP2	244401	J02E-06*05	J01E-06/05 2A4A01		NOT USED	
2A4A01 2A4A01		2A0A7-X0/X1 J02C-10*09 2A4A01	6-133	CHAN 0 EXT 24-BIT DEVICE CONN NOT USED	SCOEX24 SCOEJOO	2A4A01	J02E-08*07	J01E-08/07 2A4A01		NOT USED	CôEJ08
244401		J02D-02*01 2A4A01		NOT USED		244401	Jn2E=10*09	J01E-10/09 2A4A01		NOT USED	COEJ09
	J01D-04/03	J020-04*03 ZA4A01			\$COEJO1	2A4A01	Jn2F-02*01	J01F-02/01 2A4A01		NOT USED	COEJ10
2A4A01		APPEND		NOT USED	\$COEJO2	2A4A01	J02F-04*03	J01F-04/03 2A4A01		NOT USED	CôEJ11
244401		J020-06*05 2A4A01 J020-08*07 2A4A01		NOT USED	\$CQEJ03	244401	J02F-06*05	J01F-06/05 2A4A01			COEJÍS
_	J01D=10/09	J02D=10+09 2A4A01		NOT USED	\$C0EJ04	2A4A0]	J02F-08*07	J01F-08/07 2A4A01		NOT USED	COEJ13
	J01E-02/01	J02E-02#01 2A4A01		NOT USED	\$COEJO5		-1121 00 01	401, -((0) 0) ZA4A() I		NOT USED	SCOEJ14
2A4AÕ1			-	NOT USED	\$CoEJo6	2A4A01 2A4A01	Jn3A-02/01	2A0A9-E0#E1	6-141	CHANNEL O EXTERNAL DATA BIT 00	S COEXOO
		J02E-04*03 2A4A01		NOT USED	\$COEJO7	244401	J03A-04/03 J03A-06/05	2A0A9-M1*M0	6-141 6-141	CHANNEL O EXTERNAL DATA BIT 01 CHANNEL O EXTERNAL DATA BIT 02	\$COEXO1 \$COEXO2
	J01E-06/05	J02E-06#05 2A4A01		NOT USED	\$COEJO8	2A4A01 2A4A01	J03A-08/07 J03A-10/09	2A0A9- _N 0* _N 1 2A0A9-S0*S1	6-141 6-141	CHANNEL O EXTERNAL DATA BIT 03 CHANNEL O EXTERNAL DATA BIT 04	\$C0EX03
2A4A01		J02E-08#07 2A4A01		NOT USED	\$COEJO9	2A4A01 2A4A01	J03B-02/01 J03B-04/03	2A0A9-W0#W1 2A0A9-B2#B3	6-141 6-141	CHANNEL 0 EXTERNAL DATA BIT 05 CHANNEL 0 EXTERNAL DATA BIT 06	SCOEXO4 SCOEXO5
	J01E-10/09	J02E-10#09 2A4A01		NOT USED	\$COEJ10	2A4A01 2A4A01	J@3B-06/05 J@3B-08/07	2A0A9-G2*G3 2A0A9-M2*M3	6-141	CHANNEL O EXTERNAL DATA BIT 07	SCOEXO6 SCOEXO7
2A4A01	J01F-02/01	J02F-02#01 2A4A01		NOT USED	\$COEJ11	2A4A01 2A4A01	J03B-10/09 J03C-02/01	2A0A9=K3*K2 2A0A9=03#Q2	6-141	CHANNEL 0 EXTERNAL DATA BIT 08 CHANNEL 0 EXTERNAL DATA BIT 09	SCOEXO8 SCOEXO9
2A4A01	J01F-04/03	J02F-04#03 2A4A01		NOT USED	\$CnEJ12	2A4A01 2A4A01	J03C-04/03	2A0A9-W2*W3	6-141 6-141	CHANNEL O EXTERNAL DATA BIT 10 CHANNEL O EXTERNAL DATA BIT 11	SCOEX10
2A4A01	J01F-06/05	J02F-06*05 2A4A01		NOT USED	\$COEJ13	2A4A01	J03C-06/05 J03C-08/07	2A0A9-U3*U2 2A0B7- <u>R</u> 2*R3	6-14] 6-125	CHL 0 EXTERNAL PARITY BIT 1 CHL 0 EXTERNAL BUSY SIGNAL	SCOEXP1 SCOEXRW
2A4A01	J01F-08/07	J02F-08#07 244A01		NOT USED	\$COEJ14	2A4A01 2A4A01	J03C-10/09 J03D-02/01	J04C=10*09 2A4A01 2A0B7=X0*X1		NOT USED CHL O EXTERNAL READ SIGNAL	\$C0EXRA
284801	J02A-02/01	2A0B9-F0#F1	6 . 6 . 6 . 2			2A4A01	J03D-04/03 J03D-06/05	2A0B7-11*T0 2A0B7-I3*I2	0-125	CHL O EXTERNAL WRITE SIGNAL CHL O EXTERNAL CONNECT SIGNAL	\$COEXRD \$COEXWR
2 ^{A4A} 01	J02A-04/03	2A0B9-J0*J1	0~143	CHANNEL 0 EXTERNAL DATA BIT 12 CHANNEL 0 EXTERNAL DATA BIT 13	\$COEX12 \$COEX13		J03D-08/07 J03D-10/09	2A0B7=F2#F3 2A0A7=C3#C2	0-125	CHL O EXTERNAL SELECT SIGNAL	SCOEXCN SCOEXSI
2A4A01 2A4A01		2A0B9-L1*L0 2A0B9-00*01	0-143	CHANNEL O EXTERNAL DATA BIT 14	\$COEX14		J03E-02*01	2A0A7=U3#U2	6-133 6-133	CHL O EXTERNAL DATA SIGNAL CHL O EXTERNAL REPLY SIGNAL	SCOEXDS
2A4A01	J02A-10/09	2A089+T0+T1	6-143 6-143	CHANNEL O EXTERNAL DATA BIT 15 CHANNEL O EXTERNAL DATA BIT 16	SCOEX15		J03E-04#03	2A0B7-E3/E2	0=125	CHL O EXTERNAL REJECT SIGNAL	\$COEXRP \$COEXR,
2A4A01		2A0B9-x0*X1	6-143	CHANNEL O EXTERNAL DATA BIT 17	SCOEX16 SCOEX17		J03E-06*05 J03E-08*07	2A0A7-13/I2 2A0B7-N2/N3	6-133	CHL O EXTERNAL REJECT SIGNAL	SCOEXER
2A4A01 2A4A01		2A089-C2#C3 2A089-H2#H3	0-143	CHANNEL O EXTERNAL DATA BIT 18	\$COEX18	2A4A01	J03E-10/09	J04E-10+09 2A4A01	6=125	CHL 0 EXTERNAL PARITY ERROR	SCOEXPF
2A4A01		2A0B9=N2#N3	0-143	CHANNEL O EXTERNAL DATA BIT 19 CHANNEL O EXTERNAL DATA BIT 20	\$C0EX19	2A4A01	J03F-02/01	2A0A7-W0*W1	6-133	CHL O EXTERNAL WORD MARK	SCOEJAO Scoexwm
2A4A01	J02B-10/09	2A0B9-L3*L2	0-143	CHANNEL O EXTERNAL DATA RIT 21	\$COEX20	244401	J03F-04/03 J03F-06/05	2AnB7-01*00	6-125	CHL O CLEAR TO EXTERNAL EQUIP	SCOEXCL
2A4A01	J02C-02/01 J02C-04/03	24089-R3#R2	0-143	CHANNEL O EXTERNAL DATA BIT 22	\$C0EX21		J03F=08/07	J04F-06#05 2A4A01 J04F-08#07 2A4A01		NOT USED	SCOEJA1
Cu.w()1	50740-0200	2A089~X2#X3	6-143	CHANNEL 0 EXTERNAL DATA BIT 23	\$COEX23			- W UI LATAUI		NOT USED	\$C0EJA2
											9-10
											Rev A

CONNECT	OR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A01 J	J04A-02/01	2A0A9=F0*F1	6-141	CHANNEL O EXTERNAL DATA BIT 00	\$COEXOO	20-02 Just 20-05			NOT USED	\$CIEJO1
	104A-04/03	2A0A9~J0*J1	6-141	CHANNEL O EXTERNAL DATA BIT 01	\$COEXO1	2A4A02 J02D-04 2A4A02 J02D-06			NOT USED NOT USED	\$C1EJ02 \$C1EJ03
	104A-06/05	2A0A9-L1*L0		CHANNEL O EXTERNAL DATA BIT 02	SCOEX02	2A4A02 J02D=08	. •		NOT USED	sC1EJ04
	104A-08/07	2A0A9~00#01	6-141	CHANNEL O EXTERNAL DATA BIT 03 CHANNEL O EXTERNAL DATA BIT 04	SCOEXO3 SCOEXO4	2A4An2 Jn2D=10			NOT USED	\$C1EJ05
	104A=10/09 1 ₉ 4B=02/01	2A0A9≈T0*T1 2AnA9≈Xn*X1	6-141 6-141	CHANNEL O EXTERNAL DATA BIT 05	SCOEXO5	2A4A02 J02E-02	#01 J01E-02/01 2A4A02		NOT USED	\$CIEJ06
	104B=04/03	2A0A9=C2*C3	6=141	CHANNEL O EXTERNAL DATA BIT 06	SCOEXO6	2A4A02 JOZE-04			NOT USED	SCIEJO7
	Jn4B-06/05	2A0A9-H2#H3	6-141	CHANNEL O EXTERNAL DATA BIT 07	\$COEXO7	2A4A02 J02E=06 2A4A02 J02E=08			NOT USED NOT USED	\$C1EJ08 \$C1EJ ₀ 9
	J94B-08/07	2A0A9=N2*N3		CHANNEL O EXTERNAL DATA BIT 08	\$COEXO8	2A4A02 J02E-10			NOT USED	SCIEJ10
	J04B-10/09 J04C-02/01	2AGA9~L3*L2 2AGA9~R3*R2	6-141 6-141	CHANNEL O EXTERNAL DATA BIT 09 CHANNEL O EXTERNAL DATA BIT 10	\$COEXO9 \$COEX10	244A02 J02F-02			NOT USED	s ClEJ _l i
	J04C=04/03	2A0A9=x2*x3	6-141	CHANNEL O EXTERNAL DATA BIT 11	&COEX11	2A4A02 J02F=04			NOT USED	\$C1EJ12
ZA4AO1 J	J04C-06/05	2A0A9-V3*V2	6-141	CHL 0 EXTERNAL PARITY BIT 1	\$COEXP1	2A4A02 J02F-06 2A4A02 J02F-08	_ •		NOT USED NOT USED	\$C1EJ13 \$C1EJ14
	J04C-08/07	2A0B7-R2*R3	6-125	CHL O EXTERNAL BUSY SIGNAL	\$COEXRW	27702 3021-00			1107 0320	301-014
	J04C-10#09 J04D-02/01	J03C-10/09 2A4A01 2A0B7-X0*X1	6-125	NOT USED CHL 0 EXTERNAL READ SIGNAL	SCOEXRA SCOEXRD	2A4A02 J03A-02	701 2A0A8-E0*E1	6-145	CHANNEL 1 EXTERNAL DATA BIT 00	\$C]EXOO
	J04D-04/03	2A0B7-X0-X1	6-125	CHL O EXTERNAL WRITE SIGNAL	SCOEXWR	2A4A02 J03A-04		6-145		SCIEXOI
	J04D-06/05	2A087-13#12			SCOEXCN	244A02 J03A-06 244A02 J03A-08		6-145 6-145	CHANNEL 1 EXTERNAL DATA BIT 02 CHANNEL 1 EXTERNAL DATA BIT 03	SCIEXO2 SCIEXO3
	J04D-08/07	2A0B7=F2#F3	6-125	CHL O EXTERNAL SELECT SIGNAL	\$COEXSL	2A4A02 J03A-08 2A4A02 J03A-10		6=145	CHANNEL 1 EXTERNAL DATA BIT 04	\$C1EX04
	Jn4D=10/09	2A0A7-C3*C2	6-133 6-133	· · · · · · · · · · · · · · · · · · ·	SCOEXDS SCOEXRP	2A4A02 J03B-02		6-145	CHANNEL 1 EXTERNAL DATA BIT 05	\$C1EX05
	J04E-02*01 J04E-04*03	2A0A7-J2/J3 2A0B7-E3/E2	6-125		SCOEXR.	2A4A02 J03B-04		6-145		\$C1EX06
	J04E-06#05	2A0A7-13/12	6-133	CHL O EXTERNAL REJECT SIGNAL	SCOEXER	2A4A02 J03B=06 2A4A02 J03B=08		6-145	CHANNEL 1 EXTERNAL DATA BIT 07 CHANNEL 1 EXTERNAL DATA BIT 08	\$Clexo7
	Jn4E-08#07	2A0B7-N2/N3	6-125	CHL O EXTERNAL PARITY ERROR	SCOEXPE	2A4A02 J03B=08 2A4A02 J03B=10		6≈145 6≈145		\$C1EX08 \$C1EX09
	Jn4E-10*09 Jn4F-02/01	J03E-10/09 2A4A01 2A0A7-W0#W1	6-133	NOT USED CHL n EXTERNAL WORD MARK	SCOEJAO SCOEXWM	2A4A02 J03C-02		6-145	CHANNEL 1 EXTERNAL DATA BIT 10	SCIEXTO
•	J04F-04/03	2A0B7-01+00	6-125	CHL O CLEAR TO EXTERNAL EQUIP	SCOEXCL	2A4A02 J03C-04		6-145		\$C1EX11
	J04F-06*05	J03F-06/05 2A4A01		NOT USED	SC0EJA1	2A4A02 J03C=06		6-145	CHL 1 EXTERNAL PARITY BIT 1	SCIEXPI SCIEXRW
244A01 J	J04F=08#07	J03F-08/07 2A4A01		NOT USED	\$COEJA2	2A4A02 J03C=08 2A4A02 J03C=10		6-127	CHL 1 EXTERNAL BUSY SIGNAL NOT USED	SCIEXRA
244402	J01A-02/01	2A088-E0#E1	6=147	CHANNEL 1 EXTERNAL DATA BIT 12	SCIEX12	20-0E0		6-127	CHL 1 EXTERNAL READ SIGNAL	SC1EXRD
	J01A-04/03	2A0B8-10*I1	•	CHANNEL 1 EXTERNAL DATA BIT 13	\$CIEXI3	2A4A02 J03D-04	3	6-127	CHL 1 EXTERNAL WRITE SIGNAL	SCIEXWR
	J01A-06/05	2A0B8-M1#M0		CHANNEL 1 EXTERNAL DATA BIT 14	SCIEX14	2A4A02 J03D-06 2A4A02 J03D-08		6-127 6-127	CHL 1 EXTERNAL CONNECT SIGNAL CHL 1 EXTERNAL SELECT SIGNAL	SCIEXCN SCIEXSL
	J01A-08/07	2A0B8-N0*N1	6-147		\$C1EX15	2A4A02 J03D=08 2A4A02 J03D=10		6-135	CHL 1 EXTERNAL DATA SIGNAL	\$CIEXDS
	J01A-10/09 J01B-02/01	2A0B8-S0+S1 2A0B8-W0+W1	6-147 6-147	CHANNEL 1 EXTERNAL DATA BIT 16 CHANNEL 1 EXTERNAL DATA BIT 17	SCIEXIO SCIEXIO	2A4A02 J03E-02		6-135	CHL I EXTERNAL REPLY SIGNAL	SCIEXRP
	J018-04/03	2A0B8=82*B3	6-147	CHANNEL 1 EXTERNAL DATA BIT 18	SCIEXIB	2A4A02 J03E-04		6-127		SC1EXRJ
	J018-06/05	2A0B8-G2*G3	6-147	CHANNEL 1 EXTERNAL DATA BIT 19	\$C1EX19	2A4A02 J03E=06 2A4A02 J03E=08		6-135 6-127	CHL 1 EXTERNAL REJECT SIGNAL CHL 1 EXTERNAL PARITY ERROR	\$C1EXER \$C1EXPE
	Jn18-08/07	2A0B8-M2+M3	6-147		\$C1EX20	2A4A02 J03E-10		0-121	NOT USED	\$CIEJA0
	J018-10/09 J01C-02/01	2A0B8-K3*K2 2A0B8-Q3*Q2	6-147 6-147	CHANNEL 1 EXTERNAL DATA BIT 22	\$CIEX21	2A4A02 J03F-02		6 ≈ 135	CHL 1 EXTERNAL WORD MARK	SCIEXWM
	J01C-04/03	2A0B8-W2*W3	6-147	CHANNEL 1 EXTERNAL DATA BIT 23	\$C1EX23	2A4A02 J03F-04		6-127	CHL 1 CLEAR TO EXTERNAL EQUIP	\$C1EXCL
2A4A02 J	Jn1C-06/05	2A0B8-U3+U2	6-147	CHAN 1 EXT PARITY BIT 2	\$C1EXP2	2A4A02 J03F=06 2A4A02 J03F=08			NOT USED	\$C1EJA1
	J01C-08*07	2A0A6-x0/X1	6-135	CHL 1 EXT 24 BIT DEVICE CONNTD	\$C1EX24	2A4A02 J03F=08	701 0041 - 110W(11 ENANUE		NOT USED	&C1EJA2
7	J61C-10/09 J01D-02/01	J02C-10+09 2A4A02 J02D-02+01 2A4A02		NOT USED NOT USED	SCIEJOO SCIEJOI	2A4A02 J04A-02	/01 2A0A8-F0*F1	6-145	CHANNEL 1 EXTERNAL DATA BIT 00	SCIEXON
	J01D=04/03	J02D-04*03 2A4A02		NOT USED	\$C1EJ02	2A4A02 J04A-04		6-145	CHANNEL 1 EXTERNAL DATA BIT 01	SC1EX01
	J010-06/05	J02D-06#05 2A4A02		NOT USED	\$C1EJ03	2A4A02 J04A=06 2A4A02 J04A=08		6-145 6-145	CHANNEL 1 EXTERNAL DATA BIT 02 CHANNEL 1 EXTERNAL DATA BIT 03	\$C1EX03
	J01D=08/07	J02D=08#07 2A4A02		NOT USED NOT USED	\$C1EJ04	2A4A02 J04A-10			CHANNEL 1 EXTERNAL DATA BIT 04	SC1EX04
	J01D-10/09 J01E-02/01	J02D-10#09 2A4A02 J02E-62*01 2A4A02		NOT USED	\$C1EJ05 \$C1EJ ₀ 6	244A02 J04B-02			CHANNEL 1 EXTERNAL DATA BIT 05	SC1EX05
	J01E-04/03	J02E-ō4#03 2A4A02		NOT USED	\$CTEJO7	2A4A02 J04B-04		6-145	CHANNEL 1 EXTERNAL DATA BIT 06	SC1EX06
	J01E-06/05	J02E-06#05 2A4A02		NOT USED	SCIEJ08	2A4A02 J04B=06 2A4A02 J04B=08		6-145 6-145	CHANNEL 1 EXTERNAL DATA BIT 07 CHANNEL 1 EXTERNAL DATA BIT 08	SCIEXO7 SCIEXOB
	J01E-08/07	J02E-08#07 2A4A02		NOT USED NOT USED	sClEJ09	2A4A02 J04B-10		6-145	CHANNEL 1 EXTERNAL DATA BIT 09	SC1EX09
	J ₀ 1E-10/09 J01F-02/01	J02E-10*09 2A4A02 J02F-02*01 2A4A02		NOT USED	\$C1EJ16 \$C1EJ11	2A4A02 J04C-02	/01 2A0A8-R3*R2	6-145	CHANNEL 1 EXTERNAL DATA BIT 10	\$CiEX10
	J01F-04/03	J02F-04+03 2A4A02		NOT USED	\$C1EJ12	2A4A02 J04C=04	4.4	6-145	CHANNEL 1 EXTERNAL DATA BIT 11	SC1EX11
	J01F-06/05	J02F-06#05 2A4A02		NOT USED	\$C1EJ13	2A4A02 J04C=06 2A4A02 J04C=08		6-145	CHL 1 EXTERNAL PARITY BIT 1 CHL 1 EXTERNAL BUSY SIGNAL	SCIEXPI SCIEXRW
2A4A02	J01F-08/07	J02F-08#07 2A4A02		NOT USED	\$CIEJ14	2A4A02 J04C-10		, 1 <u>-</u> 1	NOT USED	SCIEXRA
2A4A02	J02A-02/01	2A0B8=F0*F1	6-147	CHANNEL 1 EXTERNAL DATA BIT 12	\$CIEX12	2A4A02 J04D-02		6-127	CHL 1 EXTERNAL READ SIGNAL	&C1EXRD
	J02A-04/03	1C*0C-880AS	6-147	CHANNEL 1 EXTERNAL DATA BIT 13	SCIEXI3	2A4A02 J04D=04 2A4A02 J04D=06		6-127	CHL 1 EXTERNAL WRITE SIGNAL	SC1EXWR
	J02A-06/05	2A0B8=L1*L0	6-147		\$CIEX14	2A4A02 J04D=06 2A4A02 J04D=08		6-127	CHL 1 EXTERNAL CONNECT SIGNAL CHL 1 EXTERNAL SELECT SIGNAL	\$C1EXCN \$C1EXSL
	J02A-08/07 J02A-10/09	2A088=00#01 2A088=T0#T1	6=147 6=147	CHANNEL 1 EXTERNAL DATA BIT 15 CHANNEL 1 EXTERNAL DATA BIT 16	\$C1EX15 \$C1EX16	2A4A02 J04D=10	/09 2AUA6-C3*C2	6-135	CHL 1 EXTERNAL DATA SIGNAL	SCIEXDS
	J02B=02/01	2A088=X0#X1	6-147	CHANNEL 1 EXTERNAL DATA BIT 17	SCIEXIO SCIEXIO	244A02 J04E-02	#01 2A0A6-J2/J3	6-135	CHL 1 EXTERNAL REPLY SIGNAL	\$C1EXRP
2A4A02	J02B-04/03	2A0B8-C2#C3	6-147	CHANNEL 1 EXTERNAL DATA BIT 18	\$CIEX18	2A4A02 J04E=04		6-127	CHL 1 EXTERNAL REJECT SIGNAL	SCIEXR'j
	J028~06/05	2A0B8-H2*H3	6-147	CHANNEL 1 EXTERNAL DATA BIT 19	\$C1EX19	2A4A02 J04E-06 2A4A02 J04E-08		6=135 6=127	CHL 1 EXTERNAL REJECT SIGNAL CHL 1 EXTERNAL PARITY ERROR	SCIEXER SCIEXPE
	J02B-08/07 J02B-10/09	2A0B8=N2*N3 2A0B8= 3#L2	6-147	CHANNEL 1 EXTERNAL DATA BIT 20 CHANNEL 1 EXTERNAL DATA BIT 21	%C1EX20 %C1EX20	2A4A02 J04E=10		- 161	NOT USED	SCIEJA0
	J02C-02/01	2A0B8-R34R2	6-147	CHANNEL 1 EXTERNAL DATA BIT 22	\$C1EX55	2A4A02 J04F-02	/01 2A0A6-W0*W1	6-135	CHL 1 EXTERNAL WORD MARK	SCIEXWM
2A4A02	J02C-04/03	2A0B8-X2*X3	6-147	CHANNEL 1 EXTERNAL DATA BIT 23	\$C1EX53	2A4A02 J04F=04. 2A4A02 J04F=06		6-127	CHL 1 CLEAR TO EXTERNAL EQUIP	SCIEXCL
	Jn2C=06/05	2A088=V3#V2	6-147	CHAN 1 EXT PARITY BIT 2 CHL 1 EXT 24 BIT DEVICE CONNTD	\$CIEXP2	2A4A02 J04F=08			NOT USED NOT USED	SCIEJAI SCIEJA2
	J02C-08*07 J02C-10*09	2A0A6≈X0/X1 J01C≈10/09 2A4A02	0-133	NOT USED	SC1EX24 SC1EJ00	• •				JOILONE
				-		2A4A03 J01A-02	/01 2A0B1-E0#E1	6-151	CHANNEL 2 EXTERNAL DATA BIT 12	&CSEX15

9-11 Rev A

CONNE 24403 24403 24403 24403 24403 24403 24403 24403 24403 24403 24403 24403 24403 24403 24403	J01A-04/03 J01A-06/05 J01A-08/07 J01A-10/09 J01B-02/01 J01B-04/03 J01B-06/05 J01B-08/07	ORIGIN 2A0B1 = 10*I1 2A0B1 = M1*M0 2A0B1 = N0*N1 2A0B1 = N0*W1 2A0B1 = B2*B3 2A0B1 = B2*B3 2A0B1 = M2*M3 2A0B1 = K3*K2 2A0B1 = K3*K2 2A0B1 = W2*W3 2A0B1 = W2*W3 2A0B1 = W2*W3 2A0B1 = W3*U2 2A0B1 = X3*U2	PAGE 6-151 6-151 6-151 6-151 6-151 6-151 6-151 6-151 6-151 6-151	DEFINITION CHANNEL 2 EXTERNAL DATA BIT 13 CHANNEL 2 EXTERNAL DATA BIT 14 CHANNEL 2 EXTERNAL DATA BIT 15 CHANNEL 2 EXTERNAL DATA BIT 16 CHANNEL 2 EXTERNAL DATA BIT 17 CHANNEL 2 EXTERNAL DATA BIT 18 CHANNEL 2 EXTERNAL DATA BIT 19 CHANNEL 2 EXTERNAL DATA BIT 20 CHANNEL 2 EXTERNAL DATA BIT 21 CHANNEL 2 EXTERNAL DATA BIT 21 CHANNEL 2 EXTERNAL DATA BIT 22 CHANNEL 2 EXTERNAL DATA BIT 22 CHAN 2 EXT PARITY BIT 2 CHL 2 EXT 24 BIT DEVICE CONNTD	SIG NAME SC2EX13 SC2EX14 SC2EX15 SC2EX16 SC2EX17 SC2EX19 SC2EX20 SC2EX21 SC2EX22 SC2EX22 SC2EX22 SC2EX23 SC2EX23 SC2EX23 SC2EX23	CONNECTOR 2A4A03 J03D-06/05 2A4A03 J03D-08/07 2A4A03 J03E-02*01 2A4A03 J03E-04*03 2A4A03 J03E-06*05 2A4A03 J03E-08*07 2A4A03 J03E-00/09 2A4A03 J03F-02/01 2A4A03 J03F-06/05 2A4A03 J03F-06/05 2A4A03 J03F-06/05 2A4A03 J03F-08/07	ORIGIN 2A0B3=13*12 2A0B3=F2*F3 2A0A3=C3*C2 2A0A3=J2/J3 2A0B3=E3/E2 2A0A3=13/12 2A0B3=N2/N3 J04E=10*09 2A4A03 2A0A3=w0*W1 2A0B3=01*00 J04F=06*05 2A4A03 J04F=08*07 2A4A03	PAGE 6-129 6-137 6-137 6-137 6-137 6-139 6-137 6-129	DEFINITION CHL 2 EXTERNAL CONNECT SIGNAL CHL 2 EXTERNAL SELECT SIGNAL CHL 2 EXTERNAL DATA SIGNAL CHL 2 EXTERNAL REPLY SIGNAL CHL 2 EXTERNAL REJECT SIGNAL CHL 2 EXTERNAL REJECT SIGNAL CHL 2 EXTERNAL PARITY ERROR NOT USED CHL 2 EXTERNAL WORD MARK CHL 2 CLEAR TO EXTERNAL EQUIP NOT USED NOT USED	SIG NAME SC2EXCN SC2EXSL SC2EXRP SC2EXRP SC2EXER SC2EXER SC2EXER SC2EXAD SC2EXWM SC2EXUL SC2EXAL SC2EXAL SC2EXAL
2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03	J01C-10/09 J01D-02/01 J01D-04/03 J01D-08/07 J01D-10/09 J01E-02/01 J01E-04/03 J01E-08/07 J01E-08/07 J01E-10/09 J01F-02/01 J01F-04/03 J01F-06/05	J02C-10*09 2A4A03 J02D-02*01 2A4A03 J02D-04*03 2A4A03 J02D-06*05 2A4A03 J02D-10*09 2A4A03 J02E-02*01 2A4A03 J02E-02*01 2A4A03 J02E-06*05 2A4A03 J02E-06*05 2A4A03 J02E-06*05 2A4A03 J02E-10*09 2A4A03 J02E-02*01 2A4A03 J02F-02*01 2A4A03 J02F-02*01 2A4A03 J02F-06*05 2A4A03 J02F-06*05 2A4A03 J02F-06*07 2A4A03		NOT USED	\$C2EJ00 \$C2EJ02 \$C2EJ02 \$C2EJ04 \$C2EJ06 \$C2EJ06 \$C2EJ07 \$C2EJ08 \$C2EJ10 \$C2EJ11 \$C2EJ11 \$C2EJ11 \$C2EJ11	2A4A03 J04A-02/01 2A4A03 J04A-04/03 2A4A03 J04A-06/05 2A4A03 J04A-10/09 2A4A03 J04B-02/01 2A4A03 J04B-06/05 2A4A03 J04B-06/05 2A4A03 J04B-06/05 2A4A03 J04B-06/05 2A4A03 J04B-10/09 2A4A03 J04C-02/01 2A4A03 J04C-06/05 2A4A03 J04C-06/05 2A4A03 J04C-06/05 2A4A03 J04C-08/07 2A4A03 J04C-08/07 2A4A03 J04C-08/07	2A0A1=F0*F1 2A0A1=J0*J1 2A0A1=C0*O1 2A0A1=T0*T1 2A0A1=X0*X1 2A0A1=C2*C3 2A0A1=H2*H3 2A0A1=H2*H3 2A0A1=H3*L2 2A0A1=R3*R2 2A0A1=R3*R2 2A0A1=X2*X3 2A0A1=V3*V2 2A0B3=R2*R3 J03C=10/09 2A0B3=X0*X1	6-149 6-149 6-149 6-149	CHANNEL 2 EXTERNAL DATA BIT 00 CHANNEL 2 EXTERNAL DATA BIT 01 CHANNEL 2 EXTERNAL DATA BIT 02 CHANNEL 2 EXTERNAL DATA BIT 03 CHANNEL 2 EXTERNAL DATA BIT 04 CHANNEL 2 EXTERNAL DATA BIT 05 CHANNEL 2 EXTERNAL DATA BIT 06 CHANNEL 2 EXTERNAL DATA BIT 07 CHANNEL 2 EXTERNAL DATA BIT 07 CHANNEL 2 EXTERNAL DATA BIT 08 CHANNEL 2 EXTERNAL DATA BIT 09 CHANNEL 2 EXTERNAL DATA BIT 10 CHANNEL 2 EXTERNAL DATA BIT 10 CHANNEL 2 EXTERNAL DATA BIT 11 CHL 2 EXTERNAL PARITY BIT 1 CHL 2 EXTERNAL BUSY SIGNAL NOT USED CHL 2 EXTERNAL READ SIGNAL	SCZEXOO SCZEXOO
244A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03		2A0B1-F0*F1 2A0B1-J0*J1 2A0B1-L1*L0 2A0B1-C0*T1 2A0B1-X0*X1 2A0B1-C2*C3 2A0B1-H2*H3 2A0B1-H2*H3 2A0B1-H2*H3 2A0B1-R3*R2 2A0B1-R3*R2 2A0B1-X2*X3 2A0B1-V3*V2 2A0B1-V3*V2 2A0B3-X0/X1	6-151 6-151 6-151 6-151 6-151 6-151 6-151 6-151 6-151 6-151 6-151	CHANNEL 2 EXTERNAL DATA BIT 15 CHANNEL 2 EXTERNAL DATA BIT 16	\$C2EX12 \$C2EX13 \$C2EX14 \$C2EX15 \$C2EX16 \$C2EX17 \$C2EX18 \$C2EX20 \$C2EX20 \$C2EX20 \$C2EX22 \$C2EX22 \$C2EX22 \$C2EX22	2A4A03 J04D-04/03 2A4A03 J04D-06/05 2A4A03 J04D-08/07 2A4A03 J04E-02*01 2A4A03 J04E-04*03 2A4A03 J04E-06*05 2A4A03 J04E-08*07 2A4A03 J04E-10*09 2A4A03 J04E-10*09 2A4A03 J04F-02/01 2A4A03 J04F-04/03 2A4A03 J04F-06*05 2A4A03 J04F-08*07	2A0B3-T1*T0 2A0B3-I3*I2 2A0B3-F2*F3 2A0A3-C3*C2 2A0A3-J2/J3 2A0B3-E3/E2 2A0A3-I3/I2 2A0B3-N2/N3 J03E-10/09 2A0A3-W0*W1 2A0B3-O1*00 J03F-06/05 2A4A03 J03F-08/07 2A4A03	6-129 6-129 6-137 6-137 6-137 6-129 6-137 6-129	CHL 2 EXTERNAL WRITE SIGNAL CHL 2 EXTERNAL CONNECT SIGNAL CHL 2 EXTERNAL SELECT SIGNAL CHL 2 EXTERNAL DATA SIGNAL CHL 2 EXTERNAL REPLY SIGNAL CHL 2 EXTERNAL REJECT SIGNAL CHL 2 EXTERNAL REJECT SIGNAL CHL 2 EXTERNAL REJECT SIGNAL CHL 2 EXTERNAL PARITY ERROR NOT USED CHL 2 EXTERNAL WORD MARK CHL 2 CLEAR TO EXTERNAL EQUIP NOT USED NOT USED	SCZEXWR SCZEXCN SCZEXSL SCZEXDS SCZEXRP SCZEXRP SCZEXER SCZEXWM SCZEXWM SCZEXWM SCZEXCL SCZEXWM SCZEXCL SCZEJA1
244A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03	J02C-10*09 J02D-02*01 J02D-04*03 J02D-06*05 J02D-08*07 J02D-10*09 J02E-02*01 J02E-04*03 J02E-06*05 J02E-08*07 J02E-10*09 J02F-02*01 J02F-04*03 J02F-04*03 J02F-06*05 J02F-06*05	J01C-10/09 2A4A03 J01D-02/01 2A4A03 J01D-04/03 2A4A03 J01D-06/05 2A4A03 J01D-10/09 2A4A03 J01E-02/01 2A4A03 J01E-06/05 2A4A03 J01E-06/05 2A4A03 J01E-06/05 2A4A03 J01E-06/05 2A4A03 J01F-06/05 2A4A03 J01F-06/05 2A4A03 J01F-06/05 2A4A03		NOT USED	\$C2EJ00 \$C2EJ01 \$C2EJ02 \$C2EJ04 \$C2EJ05 \$C2EJ06 \$C2EJ07 \$C2EJ08 \$C2EJ10 \$C2EJ10 \$C2EJ11 \$C2EJ11 \$C2EJ12 \$C2EJ12	2A4A04 J01A-02/01 2A4A04 J01A-04/03 2A4A04 J01A-08/05 2A4A04 J01A-10/09 2A4A04 J01B-02/01 2A4A04 J01B-04/03 2A4A04 J01B-08/07 2A4A04 J01B-08/07 2A4A04 J01B-10/09 2A4A04 J01B-10/09 2A4A04 J01C-02/01 2A4A04 J01C-06/05 2A4A04 J01C-08/07 2A4A04 J01C-08/07 2A4A04 J01C-10/09 2A4A04 J01C-10/09 2A4A04 J01C-02/01	2A0B0-E0*E1 2A0B0-I0*I1 2A0B0-M1*M0 2A0B0-N0*N1 2A0B0-S0*S1 2A0B0-B2*B3 2A0B0-B2*B3 2A0B0-B2*B3 2A0B0-M2*M3 2A0B0-M2*M3 2A0B0-G3*G2 2A0B0-W2*W3 2A0B0-W2*W3 2A0B0-W2*W3 2A0B0-W2*W3 2A0B0-U3*U2 2A0A2-X0/X1 J02C-10*09 2A4A04 J02D-02*01 2A4A04	6-155 6-155 6-155 6-155	CHANNEL 3 EXTERNAL DATA BIT 12 CHANNEL 3 EXTERNAL DATA BIT 13 CHANNEL 3 EXTERNAL DATA BIT 14 CHANNEL 3 EXTERNAL DATA BIT 15 CHANNEL 3 EXTERNAL DATA BIT 16 CHANNEL 3 EXTERNAL DATA BIT 17 CHANNEL 3 EXTERNAL DATA BIT 17 CHANNEL 3 EXTERNAL DATA BIT 19 CHANNEL 3 EXTERNAL DATA BIT 19 CHANNEL 3 EXTERNAL DATA BIT 20 CHANNEL 3 EXTERNAL DATA BIT 21 CHANNEL 3 EXTERNAL DATA BIT 21 CHANNEL 3 EXTERNAL DATA BIT 22 CHANNEL 3 EXTERNAL DATA BIT 22 CHANNEL 3 EXTERNAL DATA BIT 23 CHL 3 EXTERNAL DATA BIT 23 CHL 3 EXTERNAL PARITY BIT 2 CHL 3 EXTERNAL PARITY BIT 2 CHL 3 EXT 24 BIT DEVICE CONNTD NOT USED	\$C3EX12 \$C3EX13 \$C3EX14 \$C3EX15 \$C3EX16 \$C3EX17 \$C3EX18 \$C3EX20 \$C3EX21 \$C3EX22 \$C3EX22 \$C3EX22 \$C3EX22 \$C3EX22 \$C3EX22 \$C3EX23 \$C3EX22 \$C3EX23
2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03 2A4A03	J03A-02/01 J03A-04/03 J03A-06/05 J03A-08/07 J03A-08/07 J03B-02/01 J03B-04/03 J03B-06/05 J03B-08/07 J03C-02/01 J03C-04/03 J03C-06/05 J03C-08/07	2A0A1=E0#E1 2A0A1=I0#I1 2A0A1=M1*M0 2A0A1=N0*N1 2A0A1=S0*S1 2A0A1=B2*B3 2A0A1=B2*B3 2A0A1=G2*G3 2A0A1=M2*M3 2A0A1=K3*K2 2A0A1=C3*G2 2A0A1=W2*W3 2A0A1=W3*W2 2A0A1=W3*W3 2A0A1=W3*W3 2A0A1=W3*W3 2A0B3=R2*R3	6-149 6-149 6-149 6-149 6-149 6-149 6-149 6-149 6-149 6-149 6-149 6-129	CHANNEL 2 EXTERNAL DATA BIT 00 CHANNEL 2 EXTERNAL DATA BIT 01 CHANNEL 2 EXTERNAL DATA BIT 02 CHANNEL 2 EXTERNAL DATA BIT 03 CHANNEL 2 EXTERNAL DATA BIT 05 CHANNEL 2 EXTERNAL DATA BIT 05 CHANNEL 2 EXTERNAL DATA BIT 06 CHANNEL 2 EXTERNAL DATA BIT 07 CHANNEL 2 EXTERNAL DATA BIT 07 CHANNEL 2 EXTERNAL DATA BIT 09 CHANNEL 2 EXTERNAL DATA BIT 10 CHANNEL 2 EXTERNAL DATA BIT 10 CHANNEL 2 EXTERNAL DATA BIT 11 CHL 2 EXTERNAL DATA BIT 11 CHL 2 EXTERNAL BUSY SIGNAL	\$C2EX00 \$C2EX01 \$C2EX02 \$C2EX03 \$C2EX05 \$C2EX06 \$C2EX06 \$C2EX06 \$C2EX09 \$C2EX10 \$C2EX10 \$C2EX10 \$C2EX10 \$C2EXN1	2A4A04 J01D-04/03 2A4A04 J01D-06/05 2A4A04 J01D-08/07 2A4A04 J01D-10/09 2A4A04 J01E-02/01 2A4A04 J01E-04/03 2A4A04 J01E-08/07 2A4A04 J01E-08/07 2A4A04 J01E-08/07 2A4A04 J01F-02/01 2A4A04 J01F-04/03 2A4A04 J01F-06/05 2A4A04 J01F-08/07	J02D-04*03 2A4A04 J02D-06*05 2A4A04 J02D-06*05 2A4A04 J02D-08*07 2A4A04 J02D-70*09 2A4A04 J02E-02*01 2A4A04 J02E-06*05 2A4A04 J02E-06*05 2A4A04 J02E-06*05 2A4A04 J02F-06*05 2A4A04 J02F-06*05 2A4A04 J02F-06*05 2A4A04 J02F-08*07 2A4A04		NOT USED	\$C3EJ03 \$C3EJ03 \$C3EJ04 \$C3EJ05 \$C3EJ06 \$C3EJ09 \$C3EJ10 \$C3EJ11 \$C3EJ12 \$C3EJ13 \$C3EJ13
	J03C-10/09 J03D-02/01 J03D-04/03	J04C-10*09 2A4A03 2A0B3-X0*X1 2A0B3-T1*T0	6=129 6=129	NOT USED CHL 2 EXTERNAL READ SIGNAL CHL 2 EXTERNAL WRITE SIGNAL	SCZEXRA SCZEXRD SCZEXWR	2A4A04 J02A-02/01 2A4A04 J02A-04/03 2A4A04 J02A-06/05	2A0B0~F0*F1 2A0B0~J0*J1 2A0B0~L1*L0		CHANNEL 3 EXTERNAL DATA BIT 12 CHANNEL 3 EXTERNAL DATA BIT 13 CHANNEL 3 EXTERNAL DATA BIT 14	\$C3EX12 \$C3EX13 \$C3EX14 9-12 Rev A

中君

					-9- 11-115		* a r.	ODICEN	PAGE	DEFINITION	SIG NAME
CONNEC		ORIGIN	PAGE	DEFINITION	SIG NAME SC3EX15	CONNEC	J04D=10/09	ORIGIN 2A0A2=C3*C2	6=139	CHL 3 EXTERNAL DATA SIGNAL	SC3EXDS
	J028-08/07	2A0B0=00#01	6-155	CHANNEL 3 EXTERNAL DATA BIT 15 CHANNEL 3 EXTERNAL DATA BIT 16	\$C3EX16		J04E-02#01	2A0A2-J2/J3	6-139	CHL 3 EXTERNAL REPLY SIGNAL	SC3EXRP
	Ja2A=10/09	2A0B0=T0*T1		CHANNEL 3 EXTERNAL DATA BIT 17	SC3EX17		J04E-04*03	2A0B2=E3/E2	6-131	TALL THE PROPERTY OF THE PROPE	\$C3EXRU
	Jn2B-02/01	240B0-X0#X1	6-155 6-155	CHANNEL 3 EXTERNAL DATA BIT 18	\$C3EX18		J04E-06*05	24042-13/12	6-139	2	SC3EXER
	J128-04/03	2A0B0=C2*C3	6-155	CHANNEL 3 EXTERNAL DATA BIT 19	\$C3EX19		J04E=08*07	2A0B2-N2/N3	6-131	The state of the s	SC3EXPE
	Je28-06/05	2A0B0=H2#H3		CHANNEL 3 EXTERNAL DATA BIT 20	SC3EX20		J94E-10#09	J03E-10/09 2A4A04	. 101	NOT USED	SC3EJA0
	Jn2B=08/07	2A0B0=N2*N3	6-155	CHANNEL 3 EXTERNAL DATA BIT 21	SC3EX21		J04F-02/01	2A0A2-W0*W1	6-139		SC3EXWM
	Jn28-10/09	2A0B0~L3*L2	6-155	CHANNEL 3 EXTERNAL DATA BIT 22	\$C3EX22		J04F-04/03	2A0B2-01*00	6-131	CHL 3 CLEAR TO EXTERNAL EQUIP	SC3EXCL
	J02C=02/01 J02C=04/03	2A0B0=R3#R2 2A0B0=X2#X3	6-155	CHANNEL 3 EXTERNAL DATA BIT 23	\$C3EX23		J04F-06*05	J03F-06/05 2A4A04	-	NOT USED	3C3EJA1
	J02C-06/05	2A0B0=V3*V2	6-155	CHL 3 EXTERNAL PARITY BIT 2	SC3EXP2		J04F-08*07	J03F-08/07 2A4A04		NOT USED	&C3EJA2
	Jn2C-08#07	2A0A2-x0/X1	6-139	CHL 3 EXT 24 BIT DEVICE CONNTD	\$C3EX24					·	
	J02C-10*09	J01C=10/09 2A4A04	•	NOT USED	\$C3EJno		10450-A10F	280A2-F0/F1	6- 87	CHL 1 EXTERNAL STATUS BIT 00	SC1ES00
	J12D=02#01	J01D-02/01 2A4A04		NOT USED	\$C3EJn1	2A4A05	J01A-04*03	5R0V5-71/70	6- 87	CHL 1 EXTERNAL STATUS BIT 01	SCIES01
	J02D-04#03	J01D-04/03 2A4A04		NOT USED	\$C3EJ02		J01A-06*05	2B0A2-Q0/Q1	6- 87	CHL 1 EXTERNAL STATUS BIT 02	\$C1ES02
2A4A04	J02D-06#05	J01D-06/05 2A4A04		NOT USED	\$C3EJ03		J01A-08#07	2B0A2-T1/T0	6= 87		SCIES03 SCIES04
244A04	J02D-08*07	J01D-08/07 2A4A04		NOT USED	\$C3EJ04		J01A-10#09	5R0V5-C3/C5	6= 87		\$C1ES05
	J02D-10*09	J01D-10/09 2A4A04		NOT USED	\$C3EJ ₀ 5		J01B-02*01	2B0A2=12/13	6- 87	CHL 1 EXTERNAL STATUS BIT 05 CHL 1 EXTERNAL STATUS BIT 06	\$C1ES06
2A4A04	J02E-02#01	J01E-02/01 2A4A04		NOT USED	\$C3EJ06		J018-04#03	2B0A2-L2/L3	6- 87		SCIESO7
	J02E-04#03	J01E-04/03 2A4A04		NOT USED	\$C3EJ07		J018-06*05	280A2=52/S3	6= 87 6= 87		\$CIESO8
	J02E-06#05	J01E-06/05 2A4A04		NOT USED	\$C3EJ08		J01B-08*07	280A2-X0/X1	6- 87		sC1ES09
	J02E-08*07	J01E-08/07 2A4A04		NOT USED	\$C3EJ09 \$C3EJ10		J018-10*09	2R0AS-M3/M5	6= 87		SCIES10
	J02E=10*09	J01E-10/09 2A4A04		NOT USED NOT USED	\$C3EJ11		J01C-02*01 J01C-04*03	280A2=U2/U3	6- 87	CHL 1 EXTERNAL STATUS BIT 11	\$CIES11
	J02F-02*01	J01F-02/01 2A4A04 J01F-04/03 2A4A04		NOT USED	\$C3EJ12		J01C=06/05	2B0A2=H2*H3	6- 87		SC1EXRN
	J02F-04*03	J01F-06/05 2A4A04		NOT USED	SC3EJ13		J01C-08*07	J02C-08/07 2A4A05		NEGATE BCD CONV(NOT USED)	SCIEXNO
	J02F=06#05 J02F=08#07	J01F=08/07 2A4A04		NOT USED	\$C3EJ14		J010-10/09	2B0A4-P0*P1	6-103	The second secon	\$C1EXSP
24404	Office and and a	0011 = 007 01 21 410 1					J01D-02*01	2B0A2-C1/C0	6- 87	CHL 1 EXT. LINE INTERRUPT 0	\$CIEXIO
2A4A04	J03A-02/01	2A0A0-E0*E1	6-153	CHANNEL 3 EXTERNAL DATA BIT 00	\$C3EX00		J01D=04*03	2B0A2-K0/K1	6- 87	CHL 1 EXT. LINE INTERRUPT 1	SCIEXII
2A4A04	J03A-04/03	24040-10#11	6-153	CHANNEL 3 EXTERNAL DATA BIT 01	SC3EX01		J010-06*05	2B0A2-p0/P1	6= 87	CHL 1 EXT. LINE INTERRUPT 2	\$C1EXI2
	J03A-06/05	2A0A0=M1#M0	6-153	CHANNEL 3 EXTERNAL DATA BIT 02	\$C3EX02		J01D-08*07	2B0A2-U0/U1	6- 87		\$CIEXI3
-	J03A-08/07	2A0A0=N0*N1	6-153	CHANNEL 3 EXTERNAL DATA BIT 03	\$C3EX03	2A4A05	J01D-10*09	2B0A2-E3/E2	6- 87		\$C1EXI4
	J23A-10/09	2A0A0-S0*S1	6-153	CHANNEL 3 EXTERNAL DATA BIT 04	\$C3EX04	2A4A05	J01E-02#01	2B0A2-J2/J3	6- 87		SCIEXI5
	J038-02/01	2A0A0-W0*W1	6-153	CHANNEL 3 EXTERNAL DATA BIT 05	\$C3EXn5	2A4A05	J01E-04*03	2B0A2-M2/M3	6- 87		\$C1EXI6
2A4A04	J038-04/03	2A0A0-B2+B3	6-153	CHANNEL 3 EXTERNAL DATA BIT 06	\$C3EX06		J01E-06*05	280A2-R2/R3	6∞ 87		SCIEXI7
2A4A04	J038-06/05	2A0A0-G2#G3	6-153	CHANNEL 3 EXTERNAL DATA BIT 07	\$C3EX07	2A4A05	Jn1E-08/07	2B0A4=T1#T0	6-103		\$C1EXCI
2A4A04	J03B-08/07	2A0A0-M2+M3	6-153	CHANNEL 3 EXTERNAL DATA BIT 08	SC3EX08	2A4A05	J01E-10#09	2B0A4-W0/W1	6-103		SCIEXOV
2A4A04	Jn3B-10/09	2A0A0-K3*K2	6-153		\$C3EX09			1005 -0.42 014405		LOCKOUT OVERRIDE	\$C1EXSS
2A4A04	J03C-02/01	2A0A0-03#Q2	6-153		\$C3EX10	2A4A05	J01F-08*07	J02F-08/07 2A4A05		NOT USED	2015/22
2A4A04	Jn3C-04/03	2A0A0=W2#W3	6-153		\$C3EX11	244465	1024 02803	28042-50/51	6- 87	CHL 1 EXTERNAL STATUS BIT 00	\$CTESOO
2A4A04	J03C-06/05	2A0A0=U3*U2	6-153	CHL 3 EXTERNAL PARITY BIT 1	SC3EXP1		10450-A50L	2B0A2-F0/F1 2B0A2-J1/J0	6- 87		SCIES01
2A4A04	J03C-08/07	2A0B2-R2#R3	6-131	CHL 3 EXTERNAL BUSY SIGNAL NOT USED	SC3EXRW SC3EXRA		J02A=04*03 J02A=06*05	2B0A2-00/Q1	6- 87		\$C1ES02
244404	Jn3C-10/09	J04C-10#09 2A4A04	6-131	CHL 3 EXTERNAL READ SIGNAL	\$C3EXRD		J02A=08*07	28042-30741	6= 87		SCIESO3
244404	J03D-02/01	2A0B2-X0*X1 2A0B2-T1*T0	6-131	CHL 3 EXTERNAL WRITE SIGNAL	\$C3EXWR		J02A=10*09	2B0A2=C3/C2	6= 87		\$C1E504
	J03D-04/03 J03D-06/05	2A0B2= 14+0	6-131	CHL 3 EXTERNAL CONNECT SIGNAL	\$C3EXCN	7	J028-02#01	280 AZ-12/13	6- 87	9	SC1ES05
244404	Ja3D=08/07	2A0B2-F2*F3	6-131	CHL 3 EXTERNAL SELECT SIGNAL	\$C3EXSL		J028-04*03	280A2-L2/L3	6- 87		SCIES06
244A04 244A04	Ju3D=10/09	2A0A2=C3#C2	6-139	CHL 3 EXTERNAL DATA SIGNAL	\$C3EXDS		J028-06*05	2B0A2-52/53	6- 87		SCIES07
2A4A04	J03E-02*01	2A0A2-J2/J3	6-139	CHL 3 EXTERNAL REPLY SIGNAL	SC3EXRP	2A4A05	Jn2B-08#07	2B0A2=X0/X1	6- 87		sC1ES08
2A4A04	J03E-04#03	2A0B2-E3/E2	6-131		\$C3EXRJ	2A4A05	Jn28-10#09	2B0A2-W3/W2	6- 87	CHL 1 EXTERNAL STATUS BIT 09	\$C1ES09
	J03E-06#05	2A0A2=13/12	6-139	CHL 3 EXTERNAL REJECT SIGNAL	SC3EXER	2A4A05	J05C-05*01	280A2-T2/T3	6- 87	CHL 1 EXTERNAL STATUS BIT 10	\$C1ES10
	J03E-08#07	2A0B2-N2/N3	6-131	CHL 3 EXTERNAL PARITY ERROR	SC3EXPE	2A4A05	J02C-04*03	2B0A2-U2/U3	6≈ 8 7	CHL I EXTERNAL STATUS BIT II	SCIESII
2A4A04	J03E-10/09	J04E-10#09 2A4A04		NOT USED	\$C3EJA0	2A4A05	J02C-06/05	2B0A2=H2#H3	6= 87	CHAN 1 EXT COMPUTER RUNNING	SC1EXRN
2A4A04	J03F-02/01	2A0A2-W0*W1		CHL 3 EXTERNAL WORD MARK	SC3EXWM		J02C-08/07	J01C-08#07 2A4A05		NEGATE BCD CONV(NOT USED)	\$C1EXNC
244404	Jn3F-04/03	2A0B2=01*00	6-131	-	\$C3EXCL		J02C-10/09	280A4-P0*P1		CHL 1 EXTERNAL SUPPRESS A/D	\$C1EXSP \$C1EXIO
2A4A04	Jე3F-06/05	J04F-06+05 2A4A04		NOT USED	\$C3EJA1		Jn2D-02#01	2B0A2-C1/C0	6= 87	CHL 1 EXT. LINE INTERRUPT 0 CHL 1 EXT. LINE INTERRUPT 1	SCIEXII
244404	Jn3F=08/07	J04F-08+07 2A4A04		NOT USED	&C3EJA2		J020-04*03	280A2~K0/K1			SCIEXI2
	1-10	24040 86453	4	SHANNEL 3 EVTEDNAL DATA DIT AN	ecaEva-		J02D-06*05 J02D-08*07	2B0A2=U0/P1 2B0A2=U0/U1	6= 87 6= 87		SCIEXI3
2A4A04	J04A-02/01	2A0A0 = F0 = F1	6-153	"" = = = = = = =	\$C3EX00 \$C3EX01		J02D=10*09	280A2=E3/E2	6= 87		SCIEXI4
	J044-04/03	2A0A0=J0#J1 2A0A0=J1#J0	6=153 6=153	CHANNEL 3 EXTERNAL DATA BIT 02	\$C3EX05		J02E=02*01	280A2-J2/J3	6- 87		\$C1EXI5
244404	J:)4A=06/05	2A0A0=L1*L0 2A0A0=00*01	6=153		\$C3EX03	2A4A05	Ju2E-04*03	280A2-M2/M3	6= 87	I . I	SCIEXI6
2A4A04 2A4A04	J94A-08/07 J94A-10/09	2A0A0=70#T1	6=153		\$C3EX04		J02E=06*05	2B0A2=R2/R3	6= 87	·	SCIEX17
2A4A04 2A4A04	J04B=02/01	2A0A0=\0*11	6=153		\$C3EX05	2A4A05	J02E-08/07	2B0A4-T1#T0	6-103		SCIEXCI
2A4A04 2A4A04	J048-04/03	2A0A0=C2*C3	6-153	I	SC3EX06	2A4A05	Jn2E-10*09	2B0A4-W0/W1	6-103		SCIEXOV
2A4A04	Jn48-04/05	2A0A0=H2#H3	6=153	CHANNEL 3 EXTERNAL DATA BIT 07	\$C3EX07				- 11 A T	LOCKOUT OVERRIDE	
2A4A04	J04B-08/07	2A0A0~02403	6-153	CHANNEL 3 EXTERNAL DATA BIT 08	\$C3EXO8	2A4A05	Jn2F-08/07	J01F-08#07 2A4A05		NOT USED	\$C1EXS5
24404	J04B-10/09	2A0A0-L3*L2	6-153		SC3EX09						
2A4A04	J04C=02/01	2A0A0~R3#R2	6-153	CHANNEL 3 EXTERNAL DATA BIT 10	\$C3EX10	2A4A05	Jn3A-02*01	2B0A3-F0/F1	6- 85		\$COESOO
2A4A04	J04C=04/03	2A0A0-X2*X3	6-153		\$C3EX11		J03A-04*03	280A3~J1/J0	6∞ 85		\$COESO1
2A4A04	J04C-06/05	240A0=V3#V2	6-153	A	\$C3EXP1		J03A=06#05	2B0A3~Q0/Q1	6= 85 6= 85		\$COESO2
2A4A04	J04C-08/07	2A0B2-R2#R3	6-131		\$C3EXRW		J03A-08*07	28043=71/10	6≈ 85 6≈ 85		\$COESO3
2A4A04	J04C-10#09	J03C-10/09 2A4A04	,	NOT USED	\$C3EXRA		J03A-10*09 J03B-02*01	SR0V3=1S\13 SR0V3=C3\CS	6= 85 6= 85		SCOES04
2A4A04	J04D-02/01	2A0B2~X0*X1		CHL 3 EXTERNAL READ SIGNAL	SC3EXRD	-	J03B=02*01	280A3=L2/L3			\$C0ES05 \$C0ES06
244404	J04D=04/03	2A0B2=T1#T0	6=131	CHL 3 EXTERNAL WRITE SIGNAL CHL 3 EXTERNAL CONNECT SIGNAL	SC3EXWR SC3EXCN	2A4A05	3030-04.03		6= 85	OUT A TVITUAME SIVING DIL AP	200E308
2A4A04	J04D=06/05	2A0B2=13#12 2A0B2=#2#F3		CHL 3 EXTERNAL SELECT SIGNAL	\$C3EXSL						9-13
2A4A04	J04D-08/07	C40115 - P C41 3	0-131	Over a characture approve a consult	AA2#9F						Rev A

CONNE	CTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNE	CTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
244405	J03B-06#05	280A3-52/53	6= 85	CHL 0 EXTERNAL STATUS BIT 07	\$COESO7						A contract of the contract of
2A4A05	J03B-08#07	280A3-X0/X1	6- 85	CHL 0 EXTERNAL STATUS BIT 08	\$CnESn8	2A4A06	J01F=08*07	J02F-08/07 2A4A06		NOT USED	\$C3EXSS
2A4A05	J03B-10*09	2B0A3-W3/W2	6- 85	CHL 0 EXTERNAL STATUS BIT 09	\$COESO9					ALM TO EVERNIAL OF THE DET AN	00-50-
2A4A05	J03C-02*01	2B0A3-T2/T3	6~ 85	CHL 0 EXTERNAL STATUS BIT 10	SCOES10		J02A-02*01	280A0-F0/F1	6= 91 6= 91	CHL 3 EXTERNAL STATUS BIT 00 CHL 3 EXTERNAL STATUS BIT 01	SC3ESOO
244405	J03C-04*03	28043-02/03	6- 85	CHL 0 EXTERNAL STATUS BIT 11	\$COES11	2A4A06	J02A-04*03 J02A-06*05	2B0A0-J1/J0	6- 91	CHL 3 EXTERNAL STATUS BIT 02	\$C3ES01 \$C3ES02
2A4A05	J03C-06/05	280A3=H2#H3	6- 85	CHAN O EXTERNAL CMPTR RUNNING	\$COEXRN	2A4A06	J02A-08*07	2B0A0-Q0/Q1 2B0A0-Q0/Q1	6- 91	CHL 3 EXTERNAL STATUS BIT 03	\$C3E503
2A4A05 2A4A05	J03C-08*07 J03C-10/09	J04C=08/07 2A4A05 280A4=D1*D0	6-103	NEGATE BCD CONV(NOT USED) CHL O EXTERNAL SUPPRESS A/D	SCOEXNC SCOEXSP	2A4A06	Jn2A-10*09	2B0A0-C3/C2	6- 91	CHL 3 EXTERNAL STATUS BIT 04	sC3ES04
244405	J030-02*01	2B0A3-C1/C0	6= 85	CHL 0 EXT. LINE INTERRUPT 0	\$COEXIO	2A4A06	J028=02*01	2B0A0-12/13	6- 91	CHL 3 EXTERNAL STATUS BIT 05	\$C3ES05
244405	J03D-04*03	2B0A3=K0/K1	6= 85	CHL 0 EXT. LINE INTERRUPT 1	SCOEXII	2A4A06	J028-04*03	280A0-L2/L3	6- 91	CHL 3 EXTERNAL STATUS BIT 06	\$C3E506
2A4A05	J03D-06*05	280A3-P0/P1	6- 85	CHL 0 EXT. LINE INTERRUPT 2	\$COEXI2	2A4A06	J028-06#05	2B0A0-52/S3	6- 91	CHL 3 EXTERNAL STATUS BIT 07	SC3ES07
2A4A05	J03D-08*07	280A3-U0/U1	6- 85	CHL 0 EXT. LINE INTERRUPT 3	SCOEX13	2A4A06	J02B-08*07	280A0-X0/X1	6- 91	CHL 3 EXTERNAL STATUS BIT 08	\$C3ES08
2A4A05	J030-10*09	2B0A3-E3/E2	6- 85	·	\$COEXI4	2A4A06	J028-10*09	280A0-W3/W2	6- 91	CHL 3 EXTERNAL STATUS BIT 09	\$C3ES09
2A4A05	J03E-02#01	280A3~J2/J3	6= 85	•	\$COEXI5	2A4A06 2A4A06	J02C-02*01 J02C-04*03	280A0-T2/T3 280A0+U2/U3	6= 91 6= 91	CHL 3 EXTERNAL STATUS BIT 10 CHL 3 EXTERNAL STATUS BIT 11	\$C3ES10 \$C3ES11
2A4A05	J03E-04*03	280A3-M2/M3	6- 85	CHL 0 EXT. LINE INTERRUPT 6	\$COEXI6	2A4A06	J02C-06/05	280A0=H2*H3	6- 91	CHAN 3 EXT CMPTR RUNNING	SC3EXRN
2A4A05 2A4A05	J03E-06*05 J03E-08/07	280A3-R2/R3 280A4-C1*C0	6= 85 6=103	CHL O EXT. LINE INTERRUPT 7 CHL O EXTERNAL CLEAR INTERRUPT	SCOEXI7	2A4A06	J02C-08/07	J01C-08*07 2A4A06		NEGATE BCD CONV (NOT USED)	SCJEXNC
2A4A05	J03E-10*09	2B0A4-M0/M1	6-103	NOT CHAN 0 EXT INTERRUPT	\$CQEXCI \$COEXOV	2A4A06	J02C-10/09	28084-p0*P1	6-105	CHL 3 EXTERNAL SUPPRESS A/D	\$C3EXSp
	4 / 3 2 22 07		- 1.7	LOCKOUT OVERRIDE	#00EX04	2A4A06	J020-02#01	2B0A0-C1/C0	6- 91	CHL 3 EXT. LINE INTERRUPT 0	\$C3EXI6
2A4A05	J03F-08*07	J04F-08/07 2A4A05		NOT USED	\$COEXS'S	2A4A06	Jn2D-04*03	2B0A0-K0/K1	6- 91	CHL 3 EXT. LINE INTERRUPT 1	\$C3EXII
_	411.42	Laborator Street		188	4-0-43	2A4A06	J020-06405	280A0-P0/P1	6- 91	CHL 3 EXT. LINE INTERRUPT 2	\$C3EXI2
244405	J04A-02#01	2B0A3-F0/F1	6- 85	CHL 0 EXTERNAL STATUS BIT 00	\$C0ES00	244406	J02D-08#07	2B0A0-U0/U1	6- 91	CHL 3 EXT. LINE INTERRUPT 3	\$C3EXI3
2A4A05	J04A-04*03	2B0A3-J1/J0	6- 85	CHL 0 EXTERNAL STATUS BIT 01	\$C0ES01	244406	J02D-10*09	280A0-E3/E2	6= 91	CHL 3 EXT. LINE INTERRUPT 4	\$C3EXI4
2A4A05	J04A-06*05	280A3-00/Q1	6~ 85		\$COES02	2A4A06 2A4A06	J02E=02*01 J02E=04*03	2B0A0=J2/J3 2B0A0=M2/M3	6- 91	CHL 3 EXT. LINE INTERRUPT 5	\$C3EX15 \$C3EX16
2A4A05 2A4A05	J04A=08*07 J04A=10*09	2B0A3-71/T0	6- 85	CHL 0 EXTERNAL STATUS BIT 03	\$C0E503	2A4A06	J02E-06*05	280A0-R2/R3	6= 91		SC3EXI7
2A4A05	J048-02*01	280A3-C3/C2 280A3-I2/I3	6= 85 6= 85	ČHL 0 EXTERNAL STÄTUS BIT 04 CHL 0 EXTERNAL STÄTUS BIT 05	\$COESO4	7	J02E-08/07	28084-T1*T0	6-105	CHL 3 EXTERNAL CLEAR INTERRUPT	SC3EXCI
2A4A05	J048-04*03	2B0A3-L2/L3	6- 85	CHL 0 EXTERNAL STATUS BIT 06	\$COESOS \$COESOS	2A4A06	Ja2E-10*09	28084-W0/W1	6-105	NOT CHAN 3 EXT INTERRUPT	\$C3EXOV
2A4A05	J048-06*05	280A3-S2/S3	6- 85	CHL 0 EXTERNAL STATUS BIT 07	\$COESO7	•	,	and a second second		LOCKOUT OVERRIDE	
2A4A05	J04B-08#07	2B0A3-X0/X1	6- 85	CHL O EXTERNAL STATUS BIT OB	SCOES08	2A4A06	Jg2F=08/07	J01F-08#07 2A4A06		NOT USED	\$C3EXSS
2A4A05	J04B-10#09	280A3-W3/W2	6- 85	CHL O EXTERNAL STATUS BIT 09	\$COES09	-444					
2A4A05	J04C-02*01	280A3-T2/T3	6= 85	CHL O EXTERNAL STATUS BIT 10	\$C0E510		J03A-02*01	2B0A1-F0/F1	6- 89	CHL 2 EXTERNAL STATUS BIT 00	\$C2ES00
2A4A05	J04C-04*03	280A3~U2/U3	6= 85	CHL 0 EXTERNAL STATUS BIT 11	\$COES11	2A4A06 2A4A06	J03A-04*03 J03A-06*05	2B0A1-J1/J0 2B0A1-Q0/Q1	6= 89 6= 89	CHL 2 EXTERNAL STATUS BIT 01 CHL 2 EXTERNAL STATUS BIT 02	SCZESO1 SCZESO2
2A4A05 2A4A05	J04C-06/05	2B0A3+H2+H3	6∞ 85		SCOEXRN	2A4A06	J03A=08*07	SB081-11/10	6= 89	CHL 2 EXTERNAL STATUS BIT 03	\$C2E503
2A4A05	J04C-08/07 J04C-10/09	J03C- ₀ 8*07 2A4A05 2B0A4-D1*D0	6-103	NEGATE BCD CONV(NOT USED)	\$COEXNC	2A4A06	JG3A=10*09	2B0A1-C3/C2	6- 89	CHL 2 EXTERNAL STATUS BIT 04	SCZES04
2A4A05	J04D-02*01	2B0A3-C1/C0	6≈ 85	CHL 0 EXTERNAL SUPPRESS A/D CHL 0 EXT. LINE INTERRUPT 0	\$COEXSP	2A4A06	J038-02#01	2B0Al=12/13	6- 89	CHL 2 EXTERNAL STATUS BIT 05	\$C2ES05
2A4A05	J04D=04*03	2B0A3-K0/K1	6= 85	CHL 0 EXT. LINE INTERRUPT 1	SCOEXIÓ SCOEXII	2A4A06	J03B-04*03	280A1-L2/L3	6- 89	CHL 2 EXTERNAL STATUS BIT 06	SC2ES06
2A4A05	J040-06*05	280A3=P0/P1	6= 85	CHL 0 EXT. LINE INTERRUPT 2	\$C0EXI2	2A4A06	J03B-06*05	2B0A1-S2/S3	6- 89	CHL 2 EXTERNAL STATUS BIT 07	\$C2ES07
2A4A05	J04D-08#07	2B0A3-U0/U1	6= 85	CHL 0 EXT. LINE INTERRUPT 3	\$COEXI3	2A4A06	Jn3B-08*07	280A1-X0/X1	6- 89	CHL 2 EXTERNAL STATUS BIT 08	\$C2ES08
244405	J04D-10#09	280A3~E3/E2	6- 85	CHL 0 EXT. LINE INTERRUPT 4	SCOEX14	2A4A06	J038-10*09	280A1-W3/W2	6= 89	CHL 2 EXTERNAL STATUS BIT 09	\$C2ES09
2A4A05	J04E-02#01	280A3-J2/J3	6- 85	CHL 0 EXT. LINE INTERRUPT 5	\$COEXI5	2A4A06 2A4An6	J03C=02*01	2B0A1-T2/T3	6- 89	CHL 2 EXTERNAL STATUS BIT 10	\$C2ES10
244405	J04E-04403	2B0A3-M2/M3	6- 85	CHL 0 EXT. LINE INTERRUPT 6	\$COEXI6	244406	J03C-04*03 J03C-06/05	280A1-U2/U3 280A1-H2#H3	6= 89 6= 89	CHL 2 EXTERNAL STATUS BIT 11 CHAN 2 EXT COMPUTER RUNNING	SC2ES11
2A4A05 2A4A05	J04E-06*05 J04E-08/07	2B0A3=R2/R3	6- 85	CHL 0 EXT. LINE INTERRUPT 7	\$COEXI7	2A4A06	J03C-08*07	J04C-08/07 2A4A06	0 69	NEGATE BCD CONV(NOT USED)	SCZEXRN SCZEXNC
2A4A05	J04E=10#09	2B0A4=c1#C0 2B0A4=M0/M1	6-103 6-103	CHL O EXTERNAL CLEAR INTERRUPT NOT CHAN O EXT INTERRUPT	\$C0EXCI	2A4A06	J03C-10/09	280B4-D1*D0	6-105	CHL 2 EXTERNAL SUPPRESS A/D	\$C2EXSp
	03/12/10/07	25021 1407112	C (()	LOCKOUT OVERRIDE	\$C0EXOV	2A4A06	J030-02*01	280A1-C1/C0	6⇒ 89	CHL 2 EXT. LINE INTERRUPT 0	SC2EXIO
2A4A05	J04F-08/07	J03F-08#07 2A4A05		NOT USED	SCOEXSS.	2A4A06	J03D=04*03	580 V 1 - KO / KI	6= 89	CHL 2 EXT. LINE INTERRUPT 1	SCZEXII
	1.1.424					244406	Jn3D-06*05	280A1-P0/P1	6 ∞ 89	CHL 2 EXT. LINE INTERRUPT 2	&CSEX15
	J01A=02#01	2B0A0-F0/F1	6- 91	CHL 3 EXTERNAL STATUS BIT 00	\$C3ESOO	2A4A06	Jn3D=08*07	2B0A1-U0/U1	6= 89	CHL 2 EXT. LINE INTERRUPT 3	&CSEX13
204406	J01A-04*03 J01A-06*05	2B0A0 = J1/J0		CHL 3 EXTERNAL STATUS BIT 01	SC3ES01		J03D=10*09 J03E=02*01	2B0A1-E3/E2		CHL 2 EXT. LINE INTERRUPT 4	SC2EX14
	J01A=08*07	280A0-Q0/Q1	6 91 6 01	CHL 3 EXTERNAL STATUS BIT 02	\$C3ES02		J03E=04*03	2B0A1=02/03	6≂ 89 6∞ 89	CHL 2 EXT. LINE INTERRUPT 5 CHL 2 EXT. LINE INTERRUPT 6	SC2EXI5
	J01A=10*09	2B0A0-C3/C2	6= 9]	CHL 3 EXTERNAL STATUS BIT 03 CHL 3 EXTERNAL STATUS BIT 04	\$C3ES03	2A4A06	J03E=06#05	280A1-R2/R3	6= 89	CHL 2 EXT. LINE INTERRUPT 7	SCZEXI6 SCZEXI7
	J018-02*01	280V0-15/13		CHL 3 EXTERNAL STATUS BIT 05	\$C3ES04		J03E-08/07	2B0B4-C1*C0	6-105	CHL 2 EXTERNAL CLEAR INTERRUPT	\$C2EXCI
	J018-04*03	280A0-1'2/L3	6= 91	CHL 3 EXTERNAL STATUS BIT 06	\$C3ES05 \$C3ES06	2A4A06	Jn3E-10#09	2B0B4-M0/M1	6-105	NOT CHAN 2 EXT INTERRUPT	SC2EXOV
	J018-06#05	2B0A0-\$2/\$3	6- 91	CHL 3 EXTERNAL STATUS BIT 07	sC3ES07					LOCKOUT OVERRIDE	
	J01B-08*07	5R0V0-X0\X1	6- 91	CHL 3 EXTERNAL STATUS BIT 08	\$C3ES08	2A4A06	J03F-08*07	J04F →08/07 2A4A06		NOT USED	\$C2EXS5
	J018=10*09	2B0V0-M3\MS	6- 91	CHL 3 EXTERNAL STATUS BIT 09	\$C3ES09	244406	J04A-02*01	28041-50751	4- 00	AUL O EVERNAL ETTIO DET	
	J01C-02*01	280A0-T2/T3	6≈ 91	CHL 3 EXTERNAL STATUS BIT 10	\$C3ES10			2B0A1=F0/F1	6= 89	CHL 2 EXTERNAL STATUS BIT 00	\$C2ES00
	J01C=04*03 J01C=06/05	2B0A0=U2/U3 2B0A0=H2#H3	6- 91	CHL 3 EXTERNAL STATUS BIT 11	C3ES11	2A4A06	J04A-06*05	2B0A1-J1/J0 2B0A1-J1/J0	6- 89 6- 89	CHL 2 EXTERNAL STATUS BIT 01 CHL 2 EXTERNAL STATUS BIT 02	SCSES01
	J01C=08*07	J02C-08/07 2A4A06	0 91	CHAN 3 EXT CMPTR RUNNING	\$C3EXRN	2A4A06	J04A-08*07	2B0A1-T1/T0		CHL 2 EXTERNAL STATUS BIT 03	\$C2ES02 \$C2ES03
"	J01C-10/09	28084-P0*P1	6-105	NEGATE BCD CONV(NOT USED) CHL 3 EXTERNAL SUPPRESS A/D	\$C3EXNC		J04A-10#09	2B0A1-C3/C2	6= 89	CHL 2 EXTERNAL STATUS BIT 04	\$C2ES04
	J01D=02#01	2B0A0-C1/C0		CHL 3 EXT. LINE INTERRUPT 0	SC3EXSP SC3EXIO		J048-02#01	280A1=12/13	6- 89	CHL 2 EXTERNAL STATUS BIT 05	SCŽES05
	J010-04*03	280A0-K0/K1	6= 91	CHL 3 EXT. LINE INTERRUPT 1	SC3EXI1		J048-04*03	280A1-L2/L3	6- 89	CHL 2 EXTERNAL STATUS BIT 06	SCZES06
	Jn1D=06#05	2B0A0-P0/P1	6- 91	CHL 3 EXT. LINE INTERRUPT 2	\$C3EXI2		J048-06#05	2B0A1-S2/S3	6= 89	CHL 2 EXTERNAL STATUS BIT 07	SCZES07
	J01D-08#07	280A0-U0/U1	6= 91	CHL 3 EXT, LINE INTERRUPT a	\$C3EXI3	2A4A06	J048-08#07	280VJ-X0\XI	6- 89	CHL 2 EXTERNAL STATUS BIT 08	SC2ES08
	J01D-10*09	280A0~E3/E2		CHL 3 EXT. LINE INTERRUPT 4	SC3EXI4		J04B-10*09 J04C-02*01	2B0A1=W3/W2	6= 89 6= 80	CHL 2 EXTERNAL STATUS BIT 09	SCSES09
	J01E-02*01 J01E-04*03	280A0=J2/J3 280A0=M2/M3	o≈ 91	CHL 3 EXT. LINE INTERRUPT 5	SC3EXI5		J04C=04*03	280A1=T2/T3	6= 89 6= 89	CHL 2 EXTERNAL STATUS BIT 10 CHL 2 EXTERNAL STATUS BIT 11	\$C2ES10
	J01E=06*05	280A0=R2/R3	6= 61	CHL 3 EXT. LINE INTERRUPT 6 CHL 3 EXT. LINE INTERRUPT 7	\$C3EX16			2B0A1=H2#H3	6= 89	CHAN 2 EXT COMPUTER RUNNING	SC2ES11 SC2EXRN
	JulE=08/07	28084-T1#T0	6=105	CHL 3 EXTERNAL CLEAR INTERRUPT	SC3EXI7 SC3EXCI		J04C-08/07	J03C-08*07 2A4A06	- 0)	NEGATE BCD CONV(NOT USED)	SCSEXNC
	J01E-10*09	28084-WO/W1	6-105	NOT CHAN 3 EXT INTERRUPT	SC3EXOV	-					_
				LOCKOUT OVERRIDE	20024						9-14
		•									Rev A

00	W 0 D	ODICAN	PAGE	DEFINITION	SIG NAME	CONN	ECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
CONNEC	J04C=10/09	ORIGIN 28084-D1*D0	6-105	CHL 2 EXTERNAL SUPPRESS A/D	\$C2EXSP		J03A-08*07	2B0B3-T1/T0		CHL 4 EXTERNAL STATUS BIT 03	\$C4ES03
	J04D-02*01	280A1-C1/C0	6- 89	CHL 2 EXT. LINE INTERRUPT 0	2CSEXIO	2A4A07		280B3-C3/C2	6≈ 93		\$C4ES04
	J44D-04#03	280 A 1 - KO / K 1	6= 89	CHL 2 EXT, LINE INTERRUPT 1	SC2EXII	2A4A07		28083-12/13	6- 93		\$C4ES05
	Jn4D-06*05 Jn4D-08*07	280A1-PO/P1 280A1-U0/U1	6= 89 6= 89	CHL 2 EXT. LINE INTERRUPT 2 CHL 2 EXT. LINE INTERRUPT 3	\$C2EX13	2A4A07 2A4A07		28083=L2/L3 28083=L2/L3	6- 93 6- 93		SC4ES06 SC4ES07
	J04D=08*07 J04D=10#09	280A1-60761	6∞ 89	CHL 2 EXT. LINE INTERRUPT 4	SC2EXI4	2A4A07		28083-X0/X1	6= 9 ₃		\$C4ES08
	J04E-02*01	2B0A1-J2/J3	6- 89	CHL 2 EXT. LINE INTERRUPT 5	\$C2EX15	2A4A07		SR083-M3/MS	6- 93	**	\$C4ES09
	J04E-04#03	SB081-WS/W3	6- 89	CHL 2 EXT. LINE INTERRUPT 6	\$C2EXI6		J13C=02*01	28083-72/13	6≈ 93 6= 0°		SC4ES10
7	J04E-06*05	2B0A1-R2/R3 2B0B4-C1*C0	6= 89 6=105	CHL 2 EXT. LINE INTERRUPT 7 CHL 2 EXTERNAL CLEAR INTERRUPT	SC2EXI7 SC2EXCI	2A4A07 2A4A07		2B0B3=U2/U3 2B0B3=H2#H3	6≈ 93 6≈ 93	* - · · · · · · · · · · · · · · · · · ·	\$C4ES11 \$C4EXRN
	J04E-08/07 J04E-10#09	28084-07W1	6=105	NOT CHAN 2 EXT INTERRUPT	\$C2EXOV	2A4A07		J04C-08/07 2A4A07	- 73	NEGATE BCD CONV (NOT USED)	SC4EXNC
27.400	0032 10.03			LOCKOUT OVERRIDE		2A4A07		2B0A4-F3#F2	6-103	CHL 4 EXTERNAL SUPPRESS A/D	\$C4EXSP
2A4A06	J04F-08/07	J03F-08#07 2A4A06		NOT USED	\$C2EXSS	2A4A07 2A4A07		2B0B3~C1/C0	6= 93 6= 03		\$C4EXIO
2A4A07	J01A-02#01	28082-F0/F1	6- 95	CHL 5 EXTERNAL STATUS BIT 00	\$C5ES00	2A4A07	• • •	28083-K0/K1 28083-P0/P1	6= 93 6= 93	•	\$C4EXI1 \$C4EXI2
- •	J01A=04*03	2B0B2=J1/J0	6- 95		\$C5ES01	2A4A07		2B0B3~U0/U1	6≈ 93	- · · · · · · · · · · · · · · · · · · ·	SC4EXI3
	J01A-06#05	2B0B2-Q0/Q1	6- 95	CHL 5 EXTERNAL STATUS BIT 02	\$C5ES02	2A4A07		2B0B3-F3/E2	6- 93	•	\$C4EXI4
	J01A=08#07	28082-71/10	6= 95 6= 95	CHL 5 EXTERNAL STATUS BIT 03 CHL 5 EXTERNAL STATUS BIT 04	\$C5ES03 \$C5ES04	2A4A07 2A4A07		280B3=J2/J3	6= 93 6= 93	CHL 4 EXT. LINE INTERRUPT 5	\$C4EXI5
	J01A-10*09 J01B-02*01	28082-C3/C2 28082-I2/I3	6= 95		\$C5ES05	2A4A07		2B0B3=M2/M3 2B0B3=R2/R3		CHL 4 EXT. LINE INTERRUPT 6 CHL 4 EXT. LINE INTERRUPT 7	SC4EXI6 SC4EXI7
	J01B-04*03	28082-L2/L3	6- 95	CHL 5 EXTERNAL STATUS BIT 06	\$C5ES06	2A4A07		2B0A4=C3*C2	6-103		\$C4EXCI
	J018-06#05	2B0B2-52/53	6- 95	CHL 5 EXTERNAL STATUS BIT 07	\$C5ES07	2A4A07	J03E-10*09	2B0A4=N3/N2	6-103		\$C4EXOV
	J018-08#07	2B0B2~X0/X1	6 - 95	CHL 5 EXTERNAL STATUS BIT 08	\$C5ES08 \$C5ES09	2A4A07	J03F-08#07	J04F-08/07 2A4A07		LOCKOUT OVERRIDE	
	J01B=10*09 J01C=02*01	28082-y2/Y2 28082-y2/Y3	6= 95 6= 95	CHL 5 EXTERNAL STATUS BIT 09 CHL 5 EXTERNAL STATUS BIT 10	\$C5ES10		0.131 -00.01	OV41 -08/01 ZA4AU1		NOT USED	\$C4EXSS
	J01C-04#03	28082-02/03	6- 95	Y.,,	\$C5ES11	2A4A07	J04A-02*01	28083-F0/F1	6- 93	CHL 4 EXTERNAL STATUS BIT 00	\$C4ES00
	J010-06/05	2R0B5-H5*H3	6 ≈ 95	CHAN 5 EXTERNAL CMPTR RUNNING	\$C5EXRN	2A4A07		580B3-71/70	6- 93		\$C4ES01
	J01C-08*07	J02C=08/07 2A4A07	6-103	NEGATE BCD CONV(NOT USED) CHL 5 EXTERNAL SUPPRESS A/D	\$C5EXNC \$C5EXSP	2A4A07 2A4A07		28083-Q0/Q1	6 93 6 93		\$C4E502
	J01C-10/09 J01D-02#01	280A4=S3#S2 28082=C1/C0	6≈ 95	CHL 5 EXT. LINE INTERRUPT 0	\$C5EXIO	2A4A07		580B3=C3\C5 580B3=11\10	6= 93 6= 93		\$C4ES03
	Ja10-04*03	28082-K0/K1	6- 95		SC5EXI1	2A4A07		280B3-15/I3	6= 93		\$C4ES04 \$C4ES05
2A4A07	J01D-06#05	2B0B2-p0/P1	6- 95	CHL 5 EXT. LINE INTERRUPT 2	\$C5EX12	2A4A07		2B0B3-L2/L3	6- 93	CHL 4 EXTERNAL STATUS BIT 06	SC4ES06
_ : • •	J01D-08#07	28082=U0/U1	6= 95 6= 95	CHL 5 EXT. LINE INTERRUPT 3 CHL 5 EXT. LINE INTERRUPT 4	\$C5EXI3 \$C5EXI4	2A4A07 2A4A07		2B0B3-52/S3	6- 93		\$C4E507
2A4A07 2A4A07	J010-10*09 J01E-02*01	28082=E3/E2 28082=J2/J3	6= 95		SC5EXI5	2A4A07		58083-M3/M5 58083-X0/X1	6= 93 6= 93	CHL 4 EXTERNAL STATUS BIT 08 CHL 4 EXTERNAL STATUS BIT 09	\$C4ES08
2A4A07	J01E-04*03	2B0B2-M2/M3	6- 95	CHL 5 EXT. LINE INTERRUPT 6	SC5EXI6	2A4A07	J04C-02#01	2B0B3-T2/T3	6- 93		\$C4ES09 \$C4ES10
	J01E-06*05	2B0B2-R2/R3	6- 95		\$C5EX17	244407		2B0B3-U2/U3	6- 93	CHL 4 EXTERNAL STATUS BIT 11	SC4ES11
	J01E-08/07	2B0A4-T3*T2	6-103 6-103		\$C5EXCI \$C5EXOV	2A4A07 2A4A07		28083-H2*H3 J03C-08*07 2A4A07	6= 93		SC4EXRN
244407	J01E-10#09	2B0A4-W3/W2	0-103	LOCKOUT OVERRIDE	202FV04	2A4A07		2B0A4=F3*F2	6-103	NEGATE BCD CONV(NOT USED) CHL 4 EXTERNAL SUPPRESS A/D	SC4EXNC SC4EXSP
244407	J01F-08#07	J02F-08/07 2A4A07		NOT USED	\$C5EXS\$	2A4A07	J04D-02#01	2B0B3=C1/C0	6- 93		\$C4EXIO
				-UL - EVIENNAL CTATUE DIT AA	-0=FC	2A4A07		2B0B3-K0/K1	6- 93	CHL 4 EXT. LINE INTERRUPT 1	SC4EXI1
244407	J02A-02*01	280B2-F0/F1	6- 95 6- 95		\$C5ES00 \$C5ES01	2A4A07 2A4A07	J04D-06*05 J04D-08*07	2B0B3-p0/P1	6∞ 93		\$C4EXI2
2A4A07 2A4A07	J02A-04*03 J02A-06*05	28082-J1/J0 28082-00/Q1	6= 95	· · · · · · · · · · · · · · · · · · ·	\$C5ES02	2A4A07		2R0B3-E3/E5 5R0B3-M0/M1	6- 93 6- 93	CHL 4 EXT. LINE INTERRUPT 3 CHL 4 EXT. LINE INTERRUPT 4	\$C4EXI3
2A4A07	J02A-08#07	28082-T1/T0	6- 95		\$C5ES03	244407	J04E-02#01	2B0B3 - Ĵ2/J3	6- 93	CHL 4 EXT. LINE INTERRUPT 5	\$C4EXI4 \$C4EXI5
2A4A07	Ju2A-10#09	28082-C3/C2	6- 95		\$C5ES04	284807	J()4E=04*03	2B0B3-M2/M3	6- 93	CHL 4 EXT. LINE INTERRUPT 6	SC4EXI6
2A4A07 2A4A07	J02B=02*01 J02B=04*03	28082-L2/L3	6= 95 6= 95		\$C5ES05 \$C5ES06	2A4A07 2A4A07	J04E-06*05 J04E-08/07	2B0B3=R2/R3 2B0A4=C3+C2	6= 93 6=103	CHL 4 EXT. LINE INTERRUPT 7	SC4EXI7
2A4A07	J02B=06#05	2B082-\$2/\$3	6- 95		\$C5ES07	2A4A07		2B0A4-N3/N2		CHL 4 EXTERNAL CLEAR INTERRUPT NOT CHAN 4 EXT INTERRUPT	SC4EXCI SC4EXOV
2A4A07	J02B-08#07	28082-X0/X1	6- 95		\$C5ES08	VV 1110	1			LOCKOUT OVERHIDE	3041704
2A4A07	J028-10#09	280B2-W3/W2	6- 95		\$C5ES09	ZA4A01	J04F-08/07	J03F-08+07 2A4A07		NOT USED	\$C4EXSS
2A4A07 2A4A07	J02C=02*01 J02C=04*03	28082-72/T3 28082-U2/U3	6= 95 6= 95		\$C5ES10 \$C5ES11	2A4A08	J01A-02*01	28080-F0/F1	6- 99	CHI 7 EVIEDUAL CELEUR CO-	
2A4A07	J02C-06/05	2B0B2~H2*H3	6= 95		SC5EXRN	2A4A08	J01A-04#03	2B0B0-J1/J0	6- 99	CHL 7 EXTERNAL STATUS BIT 00 CHL 7 EXTERNAL STATUS BIT 01	SC7ESOO
2A4A07	J02C-08/07	J01C-08+07 2A4A07		NEGATE BCD CONV (NOT USED)	\$C5EXNC	244408	J01A-06#05	2B0B0-Q0/Q1	6- 99	CHL 7 EXTERNAL STATUS BIT 02	\$C7ES ₀₁ \$C7ES ₀₂
244407	J02C=10/09	2B0A4=\$3*\$2	6=103 6= 95	· · · · · · · · · · · · · · · · · · ·	SCSEXSP SCSEXIO	2A4A08 2A4A08	J01A-08*07 J01A-10*09	2B0B0-T1/T0	6- 99	CHL 7 EXTERNAL STATUS BIT 03	\$C7ES03
2A4A07 2A4A07	J02D=02*01 J02D=04*03	2B0B2=C1/C0	6≈ 95		SC5EXI1	2A4A08		28080-L3/C3	6∞ 99 6= 99	CHL 7 EXTERNAL STATUS BIT AL	SC7ES04
2A4A07	J020-06#05	2B0B2-p0/P1	6= 95		\$C5EXI2	2A4A08	J018-04*03	28080-L2/L3	6- 99		\$C7ES ₀₅
2A4A07	J02D-08#07	SR0B5-00\01	6° 95	CHL 5 EXT. LINE INTERRUPT 3	\$C5EXI3	2A4A08	J018-06*05	5R0B0-25/23	6= 99	CHL 7 EXTERNAL STATUS BIT 07	\$C7ES06 \$C7ES07
244407	J02D=10*09	28082-E37E2	6≈ 95 6= 95		\$C5EX14 \$C5EX15	2A4A08 2A4A08	J018-08*07 J018-10*09	2B0B0=X0/X1	6= 99	CHL 7 EXTERNAL STATUS BIT OB	\$C7ES08
2A4A07 2A4A07	J02E-02#01 J02E-04*03	280B2=J2/J3 2B0B2=M2/M3	6- 95		SC5EXI6	2A4A08		2B0B0-W3/W2 2B0B0-T2/T3	6= 99 6= 00		\$C7ES09
2A4A07	J02E-06#05	28082-R2/R3	6- 95	CHL 5 EXT. LINE INTERRUPT 7	\$C5EXI7	2A4A08	J01C-04*03	2B0B0=U2/U3	6≈ 99 6≈ 99	CHL 7 EXTERNAL STATUS BIT 10 CHL 7 EXTERNAL STATUS BIT 11	\$C7ES10
244407	J02E-08/07	2B0A4-T3+T2	6-103		\$C5EXCI	244408	J01C-06/05	5R0B0-H5*H3	6- 99	CHAN 7 EXTERNAL CMPTR RUNNING	SC7ES11
244407	J12E-10*09	2B0A4-W3/W2	6-103	NOT CHAN 5 EXT INTERRUPT LOCKOUT OVERRIDE	\$C5EXOV	2A4A08 2A4A08	J01C=08*07 J01C=10/09	J02C-08/07 2A4A08	_	NEGATE BCD CONV(NOT USED)	SC7EXNC
2A4A07	J02F-08/07	J01F-08#07 2A4A07		NOT USED	SCSEXSS	2A4A08	J01D=02#01	28084-53*52 28080-C1/C0	6=105	CHL 7 EXTERNAL SUPPRESS A/D	SC7EXSP
0.4.4.5 ==		_				2A4A08	J010-04#03	2B0B0-K0/K1	6= 99 6= 99	CHL 7 EXT. LINE INTERRUPT 0 CHL 7 EXT. LINE INTERRUPT 1	SC7EXIO
2A4A07 2A4A07	J03A-02*01 J03A-04*03	2B0B3~F0/F1	6= 93	CHL 4 EXTERNAL STÂTUS BIT 00 CHL 4 EXTERNAL STÂTUS BIT 01	\$C4ES00	2A4A08	J010-06#05	28080-P0/P1	6= 99	CHL 7 EXT. LINE INTERRUPT >	SC7EXII SC7EXI2
	J03A=06*05	2B0B3=Q0/Q1	6= 93		\$C4ES01 \$C4ES02	2A4A08 2A4A08	J01D-08#07 J01D-10#09	28080=U0/U1	6- 99	CHL 7 EXT. LINE INTERRUPT a	SC7EXI3
					P-4E-00	2A4A08	JC1E=02#01	28080-E3/E2 28080-J2/J3	6= 99 6= 99	CHL 7 EXT. LINE INTERRUPT 4	SC7EXI4
									27	CHL 7 EXT. LINE INTERRUPT 5	\$C7EXI5
											9-15

										SIG NAME
CONNEC	TOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	
	J01E=04*03	28080-M2/M3	6- 99	CHL 7 EXT. LINE INTERRUPT 6	\$C7EXI6	2A4A08 J04C-02*01	2B0B1-T2/T3	6- 97	CHL 6 EXTERNAL STATUS BIT 10	\$C6ES10
	J01E-06#05	28080-R2/R3	6- 99	CHL 7 EXT. LINE INTERRUPT 7	SC7EXI7	2A4A08 J04C-04#03	2B0B1-U2/U3	6- 97	CHL 6 EXTERNAL STATUS BIT 11	SC6ES11
	J01E-08/07	2B0B4=T3+T2	6-105	CHL 7 EXTERNAL CLEAR INTERRUPT	\$C7EXCI	2A4A08 J04C-06/05	2B0B1-H2*H3	6⇒ 97	CHAN 6 EXTERNAL CMPTR RUNNING	\$C6EXRN
	J01E-10#09	28084-W3/W2	6-105	NOT CHAN 7 EXT INTERRUPT	SC7EXOV	2A4A08 J04C=08/07	J03C-08#07 2A4A08		NEGATE BCD CONV(NOT USED)	SC6EXNC
ZMYMUO .	3016-10-09	EDUDY - #37 #E	0.100	LOCKOUT OVERRIDE	14.434	2A4A08 J04C-10/09		6-105	CHL 6 EXTERNAL SUPPRESS A/D	SC6EXSP
244400	1015-00007	J02F-08/07 2A4A08		NOT USED	SC7EXSS	2A4A08 J04D-02*01		6∞`97	CHL 6 EXT. LINE INTERRUPT 0	SC6EXIO
24408	J01F=08#07	0021 400701 ZM4A00		1401 0320	2015/23	2A4A08 J04D-04*03		6- 97	CHL 6 EXT. LINE INTERRUPT 1	SC6EXII
2444-0	1.04 .034	28408 FA (F)	6. 00	AND T EXTERNAL STATUS BIT AN	\$C7E500	2A4A08 J04D-06#05		6- 97	CHL 6 EXT. LINE INTERRUPT 2	\$C6EXI2
	J02A-02*01	28080-F0/F1		CHL 7 EXTERNAL STATUS BIT 00		2A4A08 J04D-08*07		6= 97	CHL 6 EXT. LINE INTERRUPT 3	\$C6EXI3
	J02A-04#03	280B0-J1/J0	6= 99	CHL 7 EXTERNAL STATUS BIT 01	SC7ES01			6- 97	CHL 6 EXT. LINE INTERRUPT 4	SC6EXI&
	J02A-06*05	2B0B0-Q0/Q1	6- 99	· · · · · · · · · · · · · · · · · · ·	SC7ES02	2A4A08 J04D-10*09		6= 97	CHL 6 EXT. LINE INTERRUPT 5	SCEEXIS
2A4A08	J02A-08*07	28080-T1/T0	6= 99	CHL 7 EXTERNAL STATUS BIT 03	SC7ES03	2A4A08 J04E-02#01		6- 97	CHL 6 EXT. LINE INTERRUPT 6	SC6EXI6
	J02A-10*09	280B0-C3/C2	6- 99		SC7ES04	2A4A08 J04E-04*03				SC6EXI7
2A4A08	J028-02*01	280B0-I2/I3	6- 99		\$C7ES05	2A4A08 J04E-06*05			The state of the s	\$C6EXCI
2A4A08	J02B-04*03	28080-L2/L3	6- 99	CHL 7 EXTERNAL STATUS BIT 06	SC7ES06	2A4A08 J04E-08/07		6-105	NOT CHAN 6 EXT INTERRUPT	SC6EXOV
2A4A08	J028-06*05	2B0B0-S2/S3	6 - 99	CHL 7 EXTERNAL STATUS BIT 07	\$C7E507	2A4A08 Jn4E-10*09	2B0B4=N3/N2	6-105		3005004
2A4A08	J02B-08#07	2B0B0-X0/X1	6- 99		\$C7E508		1.25		LOCKOUT OVERRIDE	eC.FXSc
	J02B-10*09	2B080~W3/W2	6- 99	CHL 7 EXTERNAL STATUS BIT 09	\$C7ES09	2A4A08 J04F-08/07	J03F-08+07 2A4A08		NOT USED	\$C6EXSS
	J02C-02*01	28080-T2/T3	6- 99	CHL 7 EXTERNAL STATUS BIT 10	SC7ES10					
	J02C-04*03	28080-U2/U3	6⇒ 99	CHL 7 EXTERNAL STATUS BIT 11	SC7ES11	2A4A09 J01A-02/01	2C0A9-E0#E1	6-179	CHANNEL 4 EXTERNAL DATA BIT 12	\$C4EX12
	J02C-06/05	2B0B0-H2*H3	6= 99	CHAN 7 EXTERNAL CMPTR RUNNING	SC7EXRN	2A4A09 J01A-04/03	2C0A9-10#11	6-179	CHANNEL 4 EXTERNAL DATA BIT 13	\$C4EX13
- 2	J02C-08/07	J01C-08+07 2A4A08		NEGATE BCD CONV(NOT USED)	SC7EXNC	2A4A09 J01A-06/05		6-179	CHANNEL 4 EXTERNAL DATA BIT 14	SC4EX14
	J02C-10/09	28084-53#52	6-105	CHL 7 EXTERNAL SUPPRESS A/D	\$C7EXSP	2A4A09 J01A-08/07		6-179	CHANNEL 4 EXTERNAL DATA BIT 15	SC4EX15
	J02D-02*01	28080-C1/C0	6- 99		SC7EXIO	2A4A09 J01A-10/09		6-179	CHANNEL 4 EXTERNAL DATA BIT 16	SC4EX16
			6= 99	CHL 7 EXT. LINE INTERRUPT 1	SC7EXII	2A4A09 J01B-02/01		6-179	CHANNEL 4 EXTERNAL DATA BIT 17	\$C4EX17
	J02D-04*03	28080-K0/K1			SC7EXI2	2A4A09 J01B-04/03			CHANNEL 4 EXTERNAL DATA BIT 18	SC4EX18
	J020-06*05	2B0B0=p0/P1	6- 99			· · · · · · · · · · · · · · · · · · ·			CHANNEL 4 EXTERNAL DATA BIT 19	SC4EX19
5 - 5 5 To	J02D-08*07	28080-00/01		CHL 7 EXT. LINE INTERRUPT 3	\$C7EXI3	2A4A09 J01B-06/05		6-179	''''	SC4EX20
	J02D-10#09	28080-E3/E2	6- 99	CHL 7 EXT. LINE INTERRUPT 4	SC7EXI4	2A4A09 J01B-08/07		•		\$C4EX21
_	J0SE-05#01	58080-75\73		CHL 7 EXT. LINE INTERRUPT 5	SC7EXI5	2A4A09 J11B-10/09		6-179		\$C4EX22
2A4A08	J02E-04*03	2B0B0=M2/M3		CHL 7 EXT. LINE INTERRUPT 6	SC7EXI6	2A4A09 J01C-02/01		6-179		SC4EX23
2A4A08	J02E-06*05	2B0B0-R2/R3	6- 99	CHL 7 EXT. LINE INTERRUPT 7	SC7EXI7	2A4A09 J01C-04/03		6-179		
2A4A08	J02E-08/07	28084-T3*T2	6-105	CHL 7 EXTERNAL CLEAR INTERRUPT	\$C7EXCI	2A4A09 J01C-06/05			CHL 4 EXTERNAL PARITY BIT 2	\$C4EXP2
2A4A08	J02E-10*09	2B0B4-W3/W2	6-105	NOT CHAN 7 EXT INTERRUPT	SC7EXOV	2A4A09 J01C-08*07	7 2C0B7-X0/X1	6-169		\$C4EX24
				LOCKOUT OVERRIDE		2A4A09 J01C-10/09			NOT USED	\$C4EJ00
2A4A08	J02F-08/07	J01F-08*07 2A4A08		NOT USED	\$C7EXSS	2A4A09 J01D-02/01	J02D⇔ñ2#01 2A4A09		NOT USED	SC4EJ01
•		-				2A4A09 J01D-04/03	3 J02D-04#03 2A4A09		NOT USED	\$C4EJ02
2A4A08	J03A-02*01	280B1-F0/F1	6- 97	CHL 6 EXTERNAL STATUS BIT 00	SC6ES00	2A4A09 J01D-06/05			NOT USED	\$C4EJ03
	J03A-04*03	28081-11/10	6- 97		\$C6ES01	2A4A09 J01D-08/07			NOT USED	SC4EJ04
	J03A-06*05	28081-00/01		CHL 6 EXTERNAL STATUS BIT 02	\$C6ES02	2A4A09 J01D-10/09			NOT USED	SC4EJ05
	J03A=08*07		6- 97	CHL 6 EXTERNAL STATUS BIT 03	\$C6ES03	2A4A09 J01E-02/01			NOT USED	SC4EJ06
		28081-71/70	6- 97		\$C6ES04				NOT USED	\$C4EJ07
T	J03A-10*09	28081 = C3/C2		- · · · · · · · · · · · · · · · · · · ·		2A4A09 J01E=04/03			NOT USED	\$C4EJ08
	J03B-02*01	28081-12/13		CHL 6 EXTERNAL STATUS BIT 05	\$C6ES05	2A4A09 J01E-06/05				sC4EJ09
I I	J03B-04*03	28081-FS/F3	6- 97	1 1111 1111 1111 1111	\$C6E506	2A4A09 J01E-08/07			NOT USED	
	Jn3B-06*05	28081-52/53		CHL 6 EXTERNAL STATUS BIT 07	\$C6ES07	2A4A09 J01E-10/09			NOT USED	SC4EJ10
2A4Aġ8	J038-08*07	280B1-X0/X1	6- 97		\$C6ES08	2A4A09 J01F-02/01			NOT USED	\$C4EJ11
2A4A08	J03B-10*09	28081-w3/w2	6- 97	CHL 6 EXTERNAL STATUS BIT 09	\$C6ES09	2A4A09 J01F-04/03			NOT USED	SC4EJ12
2A4A08	J03C-02*01	280B1=T2/T3	6- 97	CHL 6 EXTERNAL STATUS BIT 10	\$C6ES10	244A09 J01F-06/05	5 J02F=06+05 2A4A09		NOT USED	sC4EJ13
2A4A08	J03C-04*03	280B1-U2/U3	6- 97	CHL 6 EXTERNAL STATUS BIT 11	SC6ES11	2A4A09 J01F-08/07	7 J02F=08#07 2A4A09		NOT USED	SC4EJ14
	J03C-06/05	2B0B1-H2#H3	6- 97	CHAN 6 EXTERNAL CMPTR RUNNING	\$C6EXRN					
	J03C-08#07	J04C-08/07 2A4A08		NEGATE BCD CONV (NOT USED)	\$C6EXNC	2A4A09 J02A-02/01	2C0A9-F0*F1	6-179	CHANNEL 4 EXTERNAL DATA BIT 12	\$C4EX12
	J03C-10/09	28084-F3#F2	6∞105		SC6EXSP	2A4A09 J02A=04/03		6-179	CHANNEL 4 EXTERNAL DATA BIT 13	\$C4EX13
	J03D-02*01	280B1-C1/C0		CHL 6 EXT. LINE INTERRUPT 0	SC6EXIO	2A4A09 J02A-06/0		6-179	CHANNEL & EXTERNAL DATA BIT 14	SC4EX14
	J03D=04#03	28081-K0/K1		CHL 6 EXT. LINE INTERRUPT 1	\$C6EXII	2A4A09 J02A-08/0			CHANNEL 4 EXTERNAL DATA BIT 15	SC4EX15
	J03D=06#05	280B1-P0/P1	6- 97		\$C6EXI2	2A4A09 J02A=10/09		6-179	CHANNEL 4 EXTERNAL DATA BIT 16	SC4EX16
	J03D=08*07			CHL 6 EXT. LINE INTERRUPT 3	\$C6EXI3	2A4A09 J02B=02/0			CHANNEL 4 EXTERNAL DATA BIT 17	SC4EX17
		2B0B1=U0/U1		CHL 6 EXT. LINE INTERRUPT 4					CHANNEL 4 EXTERNAL DATA BIT 18	SC4EX18
	J03D-10*09	28081=E3/E2			\$C6EXI4	2A4A09 J02B=04/03			CHANNEL 4 EXTERNAL DATA BIT 19	SC4EX19
	J03E-02*01	28081=J2/J3		CHL 6 EXT. LINE INTERRUPT 5	SC6EXIS	2A4A09 J02B=06/09			CHANNEL 4 EXTERNAL DATA BIT 20	\$C4EX20
	J03E-04*03	2B0B1-M2/M3	6≈ 97 4 07		SC6EXI6	2A4A09 J02B-08/0				SC4EX21
	J03E-06#05	280B1-R2/R3		CHL 6 EXT. LINE INTERRUPT 7	\$C6EXI7	2A4A09 J02B-10/09		6-179	CHANNEL 4 EXTERNAL DATA BIT 21 CHANNEL 4 EXTERNAL DATA BIT 22	SC4EX22
	J03E-08/07	2B0B4-C3*C2		CHL 6 EXTERNAL CLEAR INTERRUPT	\$C6EXCI	2A4A09 J02C-02/01				
2A4A08	J03E-10*09	2B0B4=N3/N2	6-105		\$C6EXOV				CHANNEL 4 EXTERNAL DATA BIT 23	\$C4EX23
		4		LOCKOUT OVERRIDE	1.6 TE 1.65	2A4A09 J02C-06/09			CHL 4 EXTERNAL PARITY BIT 2	SC4EXP2
2A4A08	J03F-08*07	J04F-08/07 2A4A08		NOT USED	SCEEXSS	2A4A09 J02C-08#0	7 2C0B7-x0/X1	6-169	CHL 4 EXT 24 BIT DEVICE CONNTD	\$C4EX24
-		*				2A4A09 J02C-10*0	9 J01C-10709 ZA4A09		NOT USED	\$C4EJ00
2A4A08	J04A-02*01	28081-F0/F1	6- 97	CHL 6 EXTERNAL STATUS BIT 00	\$C6ES00	2A4A09 J02D-02*0	1 J01D-02/01 2A4A09		NOT USED	\$C4EJ01
	J04A-04#03	2B0B1-J1/J0		CHL 6 EXTERNAL STATUS BIT 01	\$C6ES01	2A4A09 J02D-04*0			NOT USED	\$C4EJ02
	J04A=06#05	2B0B1-Q0/Q1		CHL 6 EXTERNAL STATUS BIT 02	\$C6ES02	2A4A09 J02D-06#0			NOT USED	\$C4EJ03
	J04A-08*07	28081=11/10		CHL 6 EXTERNAL STATUS BIT 03	\$C6ES03	2A4A09 J02D-08#0			NOT USED	SC4EJ04
	J04A-10*09	28081-C3/C2	6- 97						NOT USED	SC4EJ05
	J048-02*01		_	CHL 6 EXTERNAL STATUS BIT 05	\$C6ES04	2A4A09 J02D=10*0			NOT USED	\$C4EJ06
		28081=12/13 28081=12/13			\$C6ES05	2A4A09 J02E-02*0			NOT USED	\$C4EJ07
	J048-04#03	28081-[2/L3		CHL 6 EXTERNAL STATUS BIT 06	SC6ES06	2A4A09 J02E=04#0				SC4EJ08
	J04B-06*05	28081=\$2/\$3		CHL 6 EXTERNAL STATUS BIT 07	\$C6ES07	2A4A09 J02E-06#0!			NOT USED	SC4EJ09
	J04B-08*07	28081~X0/X1		CHL 6 EXTERNAL STATUS BIT 08	\$C6ES08	2A4A09 J02E-08*0	7 J01E-08/07 2A4A09		NOT USED	SC4EJ10
2A4A08	J04B-10*09	2B081-W3/W2	0= 97	CHL 6 EXTERNAL STATUS BIT 09	\$C6ES09	2A4A09 J02E-10*0			NOT USED	
						2A4A09 J02F-02*0			NOT USED	SC4EJ11
						2A4A09 J02F=04#0	3 J01F-04/03 2A4A09		NOT USED	sC4EJ12
										9-16
								•		Rev A

9-16 Rev A

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A09 J02F-06#05 2A4A09 J02F-08#07	J01F-06/05 2A4A09 J01F-08/07 2A4A09		NOT USED NOT USED	\$C4EJ13 \$C4EJ14	2A4A10 J01C-08#07 2A4A10 J01C-10/09	2C0B6=X0/X1 J02C=10*09 2A4A10	6-171	CHL 5 EXT 24 BIT DEVICE CONNTD NOT USED	SC5EX24 SC5EJ00
					2A4A10 J01D-02/01	J02D-02*01 2A4A10		NOT USED	\$C5EJ01
2A4A09 J03A-02/01	2C0B9-E0#E1	6-177		\$C4EXOO	2A4A10 J01D=04/03	J02D-04#03 2A4A10		NOT USED	\$C5EJ02
20409 J03A-04/03 20409 J03A-06/05	2C0B9-I0#I1 2C0B9-M1#M0	6-177 6-177	CHANNEL 4 EXTERNAL DATA BIT 01 CHANNEL 4 EXTERNAL DATA BIT 02	\$C4EX01 \$C4EX02	2A4A10 J01D-06/05 2A4A10 J01D-08/07	J02D-06*05 2A4A10 J02D-08*07 2A4A10		NOT USED NOT USED	\$C5EJ03 \$C5EJ04
2A4A09 J03A-08/07	2C0B9-N0#N1	6-177		\$C4EX03	2A4A10 J01D-10/09	J02D-10409 2A4A10		NOT USED	SC5EJ05
2A4A09 J03A-10/09	2C0B9=50*S1	6-177		SC4EX04	2A4A10 J01E-02/01	J02E-02#01 2A4A10		NOT USED	\$C5EJ06
2A4A09 J03B-02/01 2A4A09 J03B-04/03	2C0B9~W0*W1 2C0B9~R2*B3	6-177 6-177	CHANNEL 4 EXTERNAL DATA BIT 05 CHANNEL 4 EXTERNAL DATA BIT 06	\$C4EX05 \$C4EX06	2A4A10 J01E=04/03 2A4A10 J01E=06/05	J02E-04*03 2A4A10 J02E-06*05 2A4A10		NOT USED NOT USED	SC5EJ07 SC5EJ0B
2A4A09 J03B-06/05	2C089-62*G3	6-177	CHANNEL 4 EXTERNAL DATA BIT 07	\$C4EX07	2A4A10 JULE-08/07	J02E-08#07 2A4A10		NOT USED	SC5EJ09
2A4A09 J03B-08/07	2C0B9=M2#M3	6-177	CHANNEL 4 EXTERNAL DATA BIT 08	\$C4EX08	2A4A10 J01E=10/09	J02E-10#09 2A4A10		NOT USED	SC5EJ10
2A4A09 J03B-10/09 2A4A09 J03C-02/01	2C089=K3*K2 2C089=Q3*Q2	6-177 6-177	CHANNEL 4 EXTERNAL DATA BIT 09 CHANNEL 4 EXTERNAL DATA BIT 10	\$C4EX ₀ 9 \$C4EX ₁ n	2A4A10 J01F-02/01 2A4A10 J01F-04/03	J02F-02*01 2A4A10 J02F-04#03 2A4A10		NOT USED NOT USED	\$C5EJ11 \$C5EJ12
2A4A09 J03C-04/03	2C0B9-W2#W3	6-177	CHANNEL 4 EXTERNAL DATA BIT 11	\$C4EX11	2A4A10 J01F-06/05	J02F-06#05 2A4A10		NOT USED	\$C5EJ13
2A4A09 J03C-06/05 2A4A09 J03C-08/07	2C0B9=U3#U2 2C0A7=R2#R3	6-177 6-161	CHL 4 EXTERNAL PARITY BIT 1 CHL 4 EXTERNAL BUSY SIGNAL	\$C4EXP1	2A4A10 J01F=08/07	J02F-08#07 2A4A10		NOT USED	SC5EJ14
2A4A09 J03C-10/09	J04C-10*09 2A4A09	0~101	NOT USED	\$C4EXRW \$C4EXRA	2A4A10 J02A=02/01	2C0A8=F0*F1	6-183	CHANNEL 5 EXTERNAL DATA BIT 12	\$C5EX12
2A4A09 J03D-02/01	2C0A7-X0+X1	6-161	CHL 4 EXTERNAL READ SIGNAL	SC4EXRD	2A4A10 J02A-04/03	1C+8C-30+J1	6-183	CHANNEL 5 EXTERNAL DATA BIT 13	SC5EX13
2A4A09 J03D=04/03 2A4A09 J03D=06/05	2C0A7-T1*T0 2C0A7-I3*I2	6-161 6-161	CHL 4 EXTERNAL WRITE SIGNAL CHL 4 EXTERNAL CONNECT SIGNAL	SC4EXWR SC4EXCN	2A4A10 J02A-06/05 2A4A10 J02A-08/07	2C0A8=L1#L0 2C0A8=00#01	6=183	CHANNEL 5 EXTERNAL DATA BIT 14	SC5EX14
2A4A09 J03D-08/07	2C0A7-F2*F3	6-161	CHL 4 EXTERNAL SELECT SIGNAL	\$C4EXSL	2A4A10 J02A-10/09	2C0A8=T0#T1	6-183 6-183	CHANNEL 5 EXTERNAL DATA BIT 15 CHANNEL 5 EXTERNAL DATA BIT 16	SC5EX15 SC5EX16
2A4A09 J03D=10/09	2C0B7-C3*C2	6-169	CHL 4 EXTERNAL DATA SIGNAL	\$C4EXDS	2A4A10 J02B-02/01	2C0A8-X0#X1	6-183	CHANNEL 5 EXTERNAL DATA BIT 17	SC5EX17
2A4A09 J03E-02#01 2A4A09 J03E-04#03	2C0B7~J2/J3 2C0A7~E3/E2	6=169 6=161	CHL 4 EXTERNAL REPLY SIGNAL CHL 4 EXTERNAL REJECT SIGNAL	\$C4EXRP \$C4EXRJ	2A4A10 J02B=04/03 2A4A10 J02B=06/05	2C0A8=C2#C3 2C0A8=H2#H3	6=183 6=183	CHANNEL 5 EXTERNAL DATA BIT 18 CHANNEL 5 EXTERNAL DATA BIT 19	\$C5EX18 \$C5EX19
2A4A09 J03E-06#05	2087-13/12	6-169	CHL 4 EXTERNAL REJECT SIGNAL	SC4EXER	2A4A10 J02B-08/07	2C0A8-N2*N3	6-183	CHANNEL 5 EXTERNAL DATA BIT 20	\$C5EX20
2A4A09 J03E-08*07	2C0A7-N2/N3	6-161	CHL 4 EXTERNAL PARITY ERROR	SC4EXPE	2A4A10 J02B-10/09	2C0A8-L3*L2	6-183	CHANNEL 5 EXTERNAL DATA BIT 21	\$C5EX21
2A4A09 J03E-10/09 2A4A09 J03F-02/01	J04E-10+09 2A4A09 2C0B7-W0*W1	6-169	NOT USED CHL 4 EXTERNAL WORD MARK	\$C4EJA6 \$C4EXWM	2A4A10 J02C-02/01 2A4A10 J02C-04/03	2C0A8=R3#R2 2C0A8=X2#X3	6-183 6-183	CHANNEL 5 EXTERNAL DATA BIT 22 CHANNEL 5 EXTERNAL DATA BIT 23	SC5EX22
2A4A09 J03F-04/03	2C0A7-01+00	6-161	CHL 4 CLEAR TO EXTERNAL EQUIP	SC4EXCL	2A4A10 J02C-06/05	2C0A8=V3*V2	6-183	CHL 5 EXTERNAL PARITY BIT 2	SC5EX23 SC5EXP2
2A4A09 J03F-06/05	J04F-06+05 2A4A09		NOT USED	SC4EJA1	2A4A10 J02C=08#07	2C0B6-X0/X1	6-171	CHL 5 EXT 24 BIT DEVICE CONNTD	SC5EX24
2A4A09 J03F=08/07	J04F-08+07 2A4A09		NOT USED	\$C4EJA2	2A4A10 J02C-10*09 2A4A10 J02D-02*01	J01C-10/09 2A4A10 J01D-02/01 2A4A10		NOT USED NOT USED	SCSEJOO
2A4A09 J04A-02/01	2C0B9-F0*F1	6-177		\$C4EXOO	2A4A10 J02D-04*03	J01D-04/03 2A4A10		NOT USED	SC5EJ01 SC5EJ02
2A4A09 J04A-04/03 2A4A09 J04A-06/05	2C0B9=J0*J1	6-177	CHANNEL 4 EXTERNAL DATA BIT 01	SC4EX01	2A4A10 J02D-06*05	J01D-06/05 2A4A10		NOT USED	sC5EJ03
2A4A09 J04A-08/07	2C0B9-L1*L0 2C0B9-00*01	6-177 6-177		\$C4EX02 \$C4EX03	2A4A10 J02D-08#07 2A4A10 J02D-10#09	J01D-08/07 2A4A10 J01D-10/09 2A4A10		NOT USED NOT USED	\$C5EJ04 \$C5EJ05
2A4A09 J04A-10/09	2C0B9-†0#T1	6-177	CHANNEL 4 EXTERNAL DATA BIT 04	\$C4EX04	2A4A10 J02E-02#01	J01E-02/01 2A4A10		NOT USED	\$C5EJ06
2A4A09 J04B-02/01	2C0B9=X0#X1	6-177		\$C4EX05	244410 J02E-04*03	J01E-04/03 2A4A10		NOT USED	SC5EJ07
2A4A09 J04B-04/03 2A4A09 J04B-06/05	2C0B9=C2*C3	6+ <u>1</u> 77 6-177	CHANNEL 4 EXTERNAL DATA BIT 06 CHANNEL 4 EXTERNAL DATA BIT 07	\$C4EX06 \$C4EX07	2A4A10 J02E-06*05 2A4A10 J02E-08*07	J01E-06/05 2A4A10 J01E-08/07 2A4A10		NOT USED	SC5EJ08 SC5EJ09
2A4A09 J04B-08/07	2C0B9=N2+N3	6-177	CHANNEL 4 EXTERNAL DATA BIT 08	\$C4EX08	2A4A10 J02E-10*09	J01E-10/09 2A4A10		NOT USED	SCSEJ10
2A4A09 J04B=10/09 2A4A09 J04C=02/01	2C0B9-L3+L2 2C0B9-R3+R2	6+177 6-177	- · · · · - · · · · · · · · · · · ·	SC4EX09	2A4A10 J02F-02*01 2A4A10 J02F-04*03	J01F-02/01 2A4A10		NOT USED	SC5EJ11
2A4A09 J04C-04/03	2C0B9-X2*X3	6=177		\$C4EX10 \$C4EX11	2A4A10 J02F-04*03 2A4A10 J02F-06*05	J01F-04/03 2A4A10 J01F-06/05 2A4A10		NOT USED NOT USED	SC5EJ12 SC5EJ13
2A4A09 J04C-06/05	2C0B9=V3*V2	6-177	CHL 4 EXTERNAL PARITY BIT 1	\$C4EXp1	2A4A10 J02F-08*07	J01F-08/07 2A4A10		NOT USED	SC5EJ14
2A4A09 J04C-08/07 2A4A09 J04C-10*09	2C0A7=R2#R3 J03C=10/09 2A4A09	6-161	CHL 4 EXTERNAL BUSY SIGNAL NOT USED	SC4EXRW SC4EXRA	2A4A10 J03A-02/01	2C0B8-E0+E1	6-101	ANALINE E EVTERNA DATA DET AA	
2A4A09 J04D-02/01	2C0A7-X0+X1	6-161		\$C4EXRD	2A4A10 J03A-04/03	2C0B8=10#11	6=181 6=181	CHANNEL 5 EXTERNAL DATA BIT 00 CHANNEL 5 EXTERNAL DATA BIT 01	SC5EXOO SC5EXO1
2A4A09 J04D-04/03	2C0A7-T1#T0	6-161		\$C4EXWR	2A4A10 J03A-06/05	2C0B8-M1+M0	6-181	CHANNEL 5 EXTERNAL DATA BIT 02	\$C5EX02
2A4A09 J04D=06/05 2A4A09 J04D=08/07	2C0A7-I3*I2 2C0A7-F2*F3	6-161	CHL 4 EXTERNAL CONNECT SIGNAL CHL 4 EXTERNAL SELECT SIGNAL	\$C4EXCN \$C4EXSL	2A4A10 J03A-08/07 2A4A10 J03A-10/09	2C0B8=N0#N1 2C0B8=S0#S1	6=181	CHANNEL 5 EXTERNAL DATA BIT 03	\$C5EX03
2A4A09 J04D-10/09	2C0B7=C3#C2	6-169		\$C4EXDS	2A4A10 J03B-02/01	2C0B8=W0#W]	6-181 6-181	CHANNEL 5 EXTERNAL DATA BIT 04 CHANNEL 5 EXTERNAL DATA BIT 05	SC5EXO4 SC5EXO5
2A4A09 J04E-02#01	2C0B7-J2/J3	6-169		\$C4EXRP	2A4A10 J03B-04/03	2C0B8=B2#B3	6-181	CHANNEL 5 EXTERNAL DATA BIT 06	SC5EX06
2A4AQ9 J04E-04*03 2A4AQ9 J04E-06*05	2C0A7=E3/E2 2C0B7=13/I2	6∞ <u>1</u> 61 6∞169	CHL 4 EXTERNAL REJECT SIGNAL CHL 4 EXTERNAL REJECT SIGNAL	SC4EXRJ SC4EXER	2A4A10 J03B-06/05 2A4A10 J03B-08/07	2C0B8-G2#G3 2C0B8-M2+M3	6-181 6-181	CHANNEL 5 EXTERNAL DATA BIT 07 CHANNEL 5 EXTERNAL DATA BIT 08	SC5EX07
2A4A09 J04E-08*07	2C0A7-N2/N3		CHL 4 EXTERNAL PARITY ERROR	SC4EXPE	2A4A10 J03B-10/09	2C0B8=K3#K2	6-181	CHANNEL 5 EXTERNAL DATA BIT 09	\$C5EX08 \$C5EX09
2A4A09 J04E-10*09	J03E-10/09 2A4A09	6-160	NOT USED	\$C4EJAD	2A4A10 J03C-02/01	20088-03+02	6-181	CHANNEL 5 EXTERNAL DATA BIT 10	\$C5EX10
2A4A09 J04F-02/01 2A4A09 J04F-04/03	2C087~W0#W1 2C0A7-01#00	6~169 6~161	CHL 4 EXTERNAL WORD MARK CHL 4 CLEAR TO EXTERNAL EQUIP	SC4EXWM SC4EXCL	2A4A10 J03C-04/03 2A4A10 J03C-06/05	2C0B8~W2#W3 2C0B8~U3#U2	6-181 6-181	CHANNEL 5 EXTERNAL DATA BIT 11 CHL 5 EXTERNAL PARITY BIT 1	\$C5EX11
2A4A09 J04F-06*05	J03F-06/05 2A4A09		NOT USED	\$C4EJA1	2A4A10 J03C-08/07	2C0A6-R2#R3		CHL 5 EXTERNAL BUSY SIGNAL	SCSEXP1 SCSEXRW
2A4A09 J04F-08#07	J03F-08/07 2A4A09		NOT USED	\$C4EJA2	2A4A10 J03C=10/09 2A4A10 J03D=02/01	J04C=10*09 2A4A10	6 10	NOT USED	SC5EXRA
2A4A10 J01A-02/01	2C0A8=E0#E1	6-183	CHANNEL 5 EXTERNAL DATA BIT 12	\$C5EX12	2A4A10 J03D-02/01 2A4A10 J03D-04/03	2C0A6=X0#X1 2C0A6=T1#T0		CHL 5 EXTERNAL READ SIGNAL CHL 5 EXTERNAL WRITE SIGNAL	SC5EXRD
2A4A10 J01A-04/03	2C0A8-10*11	6-183	CHANNEL 5 EXTERNAL DATA BIT 13	\$C5EX13	2A4A10 J03D-06/05	2C0A6-I3#I2	6-163	CHL 5 EXTERNAL CONNECT SIGNAL	SCSEXWR SCSEXCN
2A4A10 J01A-06/05 2A4A10 J01A-08/07	2C0A8-M1#M0 2C0A8-N0#N1		CHANNEL 5 EXTERNAL DATA BIT 14 CHANNEL 5 EXTERNAL DATA BIT 15	SCSEX14	2A4A10 J03D=08/07	2C0A6-F2*F3		CHL 5 EXTERNAL SELECT SIGNAL	SC5EXSL
2A4A10 J01A-10/09	2C0A8=S0*S1		CHANNEL 5 EXTERNAL DATA BIT 16	\$C5EX15 \$C5EX16	2A4A10 J03D=10/09 2A4A10 J03E=02*01	2C0B6=C3*C2 2C0B6=J2/J3		CHL 5 EXTERNAL DATA SIGNAL CHL 5 EXTERNAL REPLY SIGNAL	SC5EXDS
2A4A10 J01B-02/01	2C0A8-W0*W1	6-183	CHANNEL 5 EXTERNAL DATA BIT 17	SC5EX17	2A4A10 J03E-04*03	2C0A6-E3/E2		CHL 5 EXTERNAL REJECT SIGNAL	SC5EXRP SC5EXRJ
2A4A10 J01B-04/03 2A4A10 J01B-06/05	2C0A8-B2#B3 2C0A8-G2#G3	6=783 6=183	CHANNEL 5 EXTERNAL DATA BIT 18 CHANNEL 5 EXTERNAL DATA BIT 19	\$C5EX18 \$C5EX19	2A4A10 J03E-06*05 2A4A10 J03E-08*07	2086=13/12	6-171	CHL 5 EXTERNAL REJECT SIGNAL	SC5EXER
2A4A10 J01B-08/07	2C0A8-M2#M3	6-183	CHANNEL 5 EXTERNAL DATA BIT 20	\$C5EX20	2A4A10 J03E-10/09	2C0A6=N2/N3 J04E=10#09 2A4A10	501°0	CHL 5 EXTERNAL PARITY ERROR NOT USED	SC5EXPE SC5EJA0
2A4A10 J01B-10/09	2C0A8=K3#K2		CHANNEL 5 EXTERNAL DATA BIT 21	SC5EX21	244A10 J03F-02/01	2C0B6=W0*W1	6-171	CHL 5 EXTERNAL WORD MARK	SC5EXWM
2A4A10 J01C-02/01 2A4A10 J01C-04/03	2C0A8-Q3#Q2 2C0A8-W2#W3	6=183	CHANNEL 5 EXTERNAL DATA BIT 22 CHANNEL 5 EXTERNAL DATA BIT 23	\$C5EX22 \$C5EX23	2A4A10 J03F-04/03 2A4A10 J03F-06/05	2C0A6-01#00 J04F-06#05 2A4A10	6-163	CHL 5 CLEAR TO EXTERNAL EQUIP	SC5EXCL
2A4A10 J01C-06/05	2C0A8-U3#U2	6-183	CHL 5 EXTERNAL PARITY BIT 2	SC5EXP2	2A4A10 J03F=08/07	J04F-08#07 2A4A10		NOT USED NOT USED	SC5EJA1 SC5EJA2
						· · · · · · · · · · · · · · · · · · ·			9-17
									O 1 t

	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
	2A4A10 J04A-02/01	2C0B8-F0*F1	6-181	CHANNEL 5 EXTERNAL DATA BIT 00	\$C5EXOŌ	2A4A11 J02D-02#01 2A4A11 J02D-04#03	J01D-02/01 2A4A11 J01D-04/03 2A4A11		NOT USED NOT USED	SC6EJ01 SC6EJ02
	2A4A10 J04A-04/03	2C0B8=J0*J1	6=181	CHANNEL 5 EXTERNAL DATA BIT 01	SC5EX01	2A4A11 J02D=06*05	J01D-06/05 2A4A11		NOT USED	\$C6EJ03
	2A4A10 J04A-06/05	2C0B8-L1*L0	6-181	CHANNEL 5 EXTERNAL DATA BIT 02	SC5EX02	2A4A11 J02D-08#07	J01D-08/07 2A4A11		NOT USED	SC6EJ04
	2A4A10 J04A-08/07	20088-00*01	6-181	CHANNEL 5 EXTERNAL DATA BIT 03	SC5EX03	2A4A11 J02D-10*09	J010-10/09 2A4A11		NOT USED	SC6EJ05
	2A4A10 J04A=10/09 2A4A10 J04B=02/01	2C0B8-T0+T1 2C0B8-X0+X1	6=181 6=181	CHANNEL 5 EXTERNAL DATA BIT 04 CHANNEL 5 EXTERNAL DATA BIT 05	\$C5EX04 \$C5EX05	2A4A]] J02E=02*01	J01E-02/01 2A4A11		NOT USED	SC6EJ06
	2A4A10 J04B-04/03	2C0B8=C2*C3	6-181	CHANNEL 5 EXTERNAL DATA BIT 06	SC5EX06	2A4A11 J02E-04*03 2A4A11 J02E-06*05	J01E-04/03 2A4A11 J01E-06/05 2A4A11		NOT USED NOT USED	\$C6EJ07 \$C6EJ08
	2A4A10 J048-06/05	2C088-H2+H3	6-181	CHANNEL 5 EXTERNAL DATA BIT 07	SC5EX07	2A4A11 J02E-08*07	J01E-08/07 2A4A11		NOT USED	\$C6EJ09
	2A4A10 J04B-08/07	2C0B8-N2+N3	6-181	CHANNEL 5 EXTERNAL DATA BIT 08	\$C5EX0B	2A4A11 J02E-10*09	J01E-10/09 2A4A11		NOT USED	SC6EJ10
	2A4A10 J04B-10/09 2A4A10 J04C-02/01	2C0B8-L3*L2 2C0B8-R3*R2	6=181 6=181	CHANNEL 5 EXTERNAL DATA BIT 09 CHANNEL 5 EXTERNAL DATA BIT 10	\$C5EX09 \$C5EX10	2A4A11 J02F=02*01	J01F-02/01 2A4A11		NOT USED	\$C6EJ11
	2A4A10 J04C-04/03	2C0B8=X2*X3	6-181	CHANNEL 5 EXTERNAL DATA BIT 11	SC5EX11	2A4A11 J02F=04*03 2A4A11 J02F=06*05	J01F-04/03 2A4A11 J01F-06/05 2A4A11		NOT USED	\$C6EJ12 \$C6EJ13
	2A4A10 J04C-06/05	2C0B8=V3#V2	6-181	CHL 5 EXTERNAL PARITY BIT 1	SC5EXP1	2A4A11 J02F-08*07	J01F-08/07 2A4A11		NOT USED	SC6EJ14
	2A4A10 J04C-08/07	2C0A6=R2#R3	6-163	CHL 5 EXTERNAL BUSY SIGNAL NOT USED	\$C5EXRW \$C5EXRA	042471	20201		AULUS C SYTEMATICS OF AN	
	2A4A10 J04C-10*09 2A4A10 J04D-02/01	J03C=10/09 2A4A10 2C0A6=X0#X1	6-163	CHL 5 EXTERNAL READ SIGNAL	\$C5EXRD	2A4A11 J03A-02/01 2A4A11 J03A-04/03	2C0B1=E0#E1 2C0B1=I0#I1	6-185 6-185		SC6EXOO SC6EXOT
	2A4A10 J04D-04/03	2C0A6-T1+T0	6-163	CHL 5 EXTERNAL WRITE SIGNAL	SC5EXWR	2A4A11 J03A-06/05	2C0B1-M1#M0		CHANNEL 6 EXTERNAL DATA BIT 02	\$C6EX02
	2A4A10 J04D-06/05	20046-13#12	6-163	• 1	\$C5EXCN	2A4A11 J03A-08/07	2C0B1 =N0 *N1		CHANNEL 6 EXTERNAL DATA BIT 03	SC6EXQ3
	2A4A10 J04D=08/07 2A4A10 J04D=10/09	2C086=C3#C2	6-163 6-171	CHL 5 EXTERNAL SELECT SIGNAL CHL 5 EXTERNAL DATA SIGNAL	SCSEXSL SCSEXDS	2A4A11 J03A-10/09	2C0B1-S0*S1	6-185		SC6EX04
	2A4A10 J04E=02#01	2C0B6-J2/J3	6-171		\$C5EXRP	2A4A11 J03B-02/01 2A4A11 J03B-04/03	2C0B1=W0*W1 2C0B1=B2#B3	6-185 6-185	CHANNEL 6 EXTERNAL DATA BIT 05 CHANNEL 6 EXTERNAL DATA BIT 06	SC6EX05 SC6EX06
	244A10 J04E-04*03	2C0A6-E3/E2	6-163		\$C5EXRJ	2A4A11 J03B-06/05	2C0B1-G2*G3	6-185		SC6EX07
	2A4A10 J04E=06#05 2A4A10 J04E=08#07	2C0B6=13/12 2C0A6=N2/N3	6-171 6-163	CHL 5 EXTERNAL REJECT SIGNAL CHL 5 EXTERNAL PARITY ERROR	SCSEXER SCSEXPE	2A4A11 J03B-08/07	2C0B1-M2#M3	6-185		\$C6EX08
	2A4A10 J04E-10*09	J03E-10/09 2A4A10	04103	NOT USED	SC5EJAO	2A4A11 J03B=10/09 2A4A11 J03C=02/01	2C0B1=K3#K2 2C0B1=Q3#Q2	6=185	CHANNEL 6 EXTERNAL DATA BIT 09 CHANNEL 6 EXTERNAL DATA BIT 10	SC6EX19
	2A4A10 J04F-02/01	2C0B6-W0*W1	6-171	CHL 5 EXTERNAL WORD MARK	SC5EXWM	2A4A11 J03C-04/03	2C0B1-W2#W3		CHANNEL 6 EXTERNAL DATA BIT 11	\$C6EX11
	244A10 J04F-04/03	2C0A6=01*00	6-163	CHL 5 CLEAR TO EXTERNAL EQUIP	\$C5EXCL	2A4A11 J03C-06/05	2C081=U3*U2	3	CHL 6 EXTERNAL PARITY BIT 1	\$C6EXP1
	2A4A10 J04F-06*05 2A4A10 J04F-08*07	J03F-06/05 2A4A10 J03F-08/07 2A4A10		NOT USED NOT USED	SCSEJA1 SCSEJA2	2A4A11 J03C-08/07	2C0A3-R2#R3	6-165	CHL 6 EXTERNAL BUSY SIGNAL	SC6EXRW
	Value And	10031 - 00701 ENTATO		10. COED	PA-NO-PY	2A4A11 J03C-10/09 2A4A11 J03D-02/01	J04C-10*09 2A4A11 2C0A3-X0*X1	6-165	NOT USED CHL 6 EXTERNAL READ SIGNAL	SC6EXRA SC6EXRD
3	2A4A11 J01A-02/01	2C0A1-E0#E1	6-187	CHANNEL 6 EXTERNAL DATA BIT 12	\$C6EX12	2A4A11 J03D-04/03	2C0A3-T1#T0		CHL 6 EXTERNAL WRITE SIGNAL	SC6EXWR
	2A4A11 J01A-04/03	2C0A1-10#I1	6-187	CHANNEL 6 EXTERNAL DATA BIT 13	\$C6EX13	2A4A11 J03D-06/05	2C0A3-13#12		CHL 6 EXTERNAL CONNECT SIGNAL	SC6EXCN
	2A4A11 J01A-06/05 2A4A11 J01A-08/07	2C0A1-M1*M0 2C0A1-N0*N1	6-187 6-187	CHANNEL 6 EXTERNAL DATA BIT 14 CHANNEL 6 EXTERNAL DATA BIT 15	\$C6EX14 \$C6EX15	2A4A11 J03D-08/07	2C0A3=F2*F3		CHL 6 EXTERNAL SELECT SIGNAL	SC6EXSL
	2A4A11 J01A-10/09	2C0A1-S0#S1	6-187		SC6EX16	2A4A11 J03D=10/09 2A4A11 J03E=02*01	2C0B3~C3*C2		CHL 6 EXTERNAL DATA SIGNAL CHL 6 EXTERNAL REPLY SIGNAL	\$C6EXDS \$C6EXRP
	2A4A11 J018-02/01	2C0A1-W0#W1	6-187	CHANNEL 6 EXTERNAL DATA BIT 17	\$C6EX17	2A4A11 J03E-04*03	2C0A3-E3/E2		CHL 6 EXTERNAL REJECT SIGNAL	SC6EXRJ
	2A4A11 J01B-04/03	2C0A1-B2*B3	6-187	CHANNEL 6 EXTERNAL DATA BIT 18	\$C6EX18	244A11 J03E-06*05	2C0B3-13/12		CHL 6 EXTERNAL REJECT SIGNAL	SC6EXER
	2A4A11 J01B-06/05 2A4A11 J01B-08/07	2C0A1=G2*G3 2C0A1=M2*M3	6-187 6-187	CHANNEL 6 EXTERNAL DATA BIT 19 CHANNEL 6 EXTERNAL DATA BIT 20	\$C6EX19	2A4A11 J03E-08*07	2C0A3=N2/N3	6-165	CHL 6 EXTERNAL PARITY ERROR	SC6EXPE
	2A4A11 J01B-10/09	2C0A1-K3#K2	6-187		\$C6EX21	2A4A11 J03E-10/09 2A4A11 J03F-02/01	J04E-10#09 2A4All 2C0B3-W0*W1	6-173	NOT USED CHL 6 EXTERNAL WORD MARK	SC6EJAO SC6EXWM
	2A4A11 J01C-02/01	2C0A1-03#Q2	6-187		\$C6EXS5	2A4A11 J03F-04/03	2C0A3-01*00	6-165		SC6EXCL
	2A4A11 J01C=04/03	2C0A1=W2*W3 2C0A1=U3#U2	6-187 6-187	CHANNEL 6 EXTERNAL DATA BIT 23 CHL 6 EXTERNAL PARITY BIT 2	SC6EX23 SC6EXP2	2A4A11 J03F-06/05	J04F-06+05 2A4A11		NOT USED	\$C6EJA1
	2A4A11 J01C=06/05 2A4A11 J01C=08#07	2C0B3-x0/X1		CHL 6 EXT 24 BIT DEVICE CONNTD	\$C6EX24	2A4A11 Jn3F-08/07	J04F-08#07 2A4A11		NOT USED	\$C6EJA2
	2A4A11 J01C=10/09	J02C-10+09 2A4A11	-	NOT USED	\$C6EJ00	2A4A11 J04A-02/01	2C0B1-F0*F1	6 - 185	CHANNEL 6 EXTERNAL DATA BIT 00	\$C6EXOn
	2A4A11 J01D=02/01	J02D-02*01 2A4A11		NOT USED	\$C6EU01	2A4A11 J04A-04/03	2C0B1-J0*J1	6-185	CHANNEL 6 EXTERNAL DATA BIT 01	\$C6EX01
	2A4A11 J01D-04/03 2A4A11 J01D-06/05	J02D-04*03 2A4A11 J02D-06*05 2A4A11		NOT USED	\$C6EJ02 \$C6EJ03	2A4A11 J94A=06/05	2C0Bl-L1*L0		CHANNEL 6 EXTERNAL DATA BIT 02	\$C6EX02
	2A4A11 J01D-08/07	J020-08+07 2A4A11		NOT USED	\$C6EJ04	2A4A11 J04A-08/07 2A4A11 J04A-10/09	2C0B1=00*01 2C0B1=T0#T1		CHANNEL 6 EXTERNAL DATA BIT 03 CHANNEL 6 EXTERNAL DATA BIT 04	\$C6EX03 \$C6EX04
	2A4A11 J01D-10/09	J020-10*09 2A4A11		NOT USED A PARK OF THE PARK OF	\$C6EJ05	2A4A11 JU4B-02/01	2C081-X0*X1		CHANNEL 6 EXTERNAL DATA BIT 05	\$C6EX05
	2A4A11 J01E=02/01 2A4A11 J01E=04/03	J02E-02*01 2A4A11 J02E-04*03 2A4A11		NOT USED AND AND AND AND AND AND AND AND AND AN	SC6EJ06 SC6EJ07	2A4A11 J04B-04/03	2C0B1-C2+C3		CHANNEL 6 EXTERNAL DATA BIT 06	\$C6EX06
	2A4A11 J01E-06/05	J02E-06#05 2A4A11		NOT USED	sC6EJ08	2A4A11 J04B-06/05 2A4A11 J04B-08/07	2C0B1-H2#H3 2C0B1-N2#N3	6-185 6-185	CHANNEL 6 EXTERNAL DATA BIT 07 CHANNEL 6 EXTERNAL DATA BIT 08	SC6EX07 SC6EX08
	2A4A11 J01E-08/07	J02E-08*07 2A4A11		NOT USED	SC6EJ09	2A4A11 J04B-10/09	2C0B1-L3*L2	6-185	CHANNEL 6 EXTERNAL DATA BIT 09	SC6EX09
	2A4A11 J01E-10/09	J02E-10#09 2A4A11		NOT USED	SC6EJ10	2A4A11 J04C-02/01	2C0B1=R3#R2	6- î 85	CHANNEL 6 EXTERNAL DATA BIT 10	SC6EX10
	2A4A11 J01F=02/01 2A4A11 J01F=04/03	J02F-02*01 2A4A11 J02F-04*03 2A4A11		NOT USED	\$C6EJ11 \$C6EJ12	2A4A11 Jn4C-04/03	2C0B1=X2#X3	6-185	CHANNEL 6 EXTERNAL DATA BIT 11	SC6EX11
	2A4A11 J01F=06/05	J02F-06+05 2A4A11		NOT USED	SC6EJ13	2A4A11 J04C-06/05 2A4A11 J04C-08/07	2C0B1~v3*V2 2C0A3-R2*R3	6=185 6=165	CHL 6 EXTERNAL PARITY BIT 1 CHL 6 EXTERNAL BUSY SIGNAL	SC6EXP1 SC6EXRW
	2A4A11 J01F-08/07	J02F-08*07 2A4A11		NOT USED	\$C6EJ14	2A4A11 J04C-10#09	J03C-10/09 2A4A11	- 103	NOT USED	\$C6EXRA
	2A4A11 J02A-02/01	2C0A1-F0*F1	6-187	CHANNEL 6 EXTERNAL DATA BIT 12	SC6EX12	2A4A11 J04D=02/01	2C0A3~X0#X1	6-165	CHL 6 EXTERNAL READ SIGNAL	SC6EXRD
	2A4A11 J02A-04/03	2C0A1-J0*J1	6-187	CHANNEL 6 EXTERNAL DATA BIT 13	\$C6EX13	2A4A11 J04D=04/03 2A4A11 J04D=06/05	2C0A3=T1*T0 2C0A3=I3*I2	6-165	CHL 6 EXTERNAL WRITE SIGNAL CHL 6 EXTERNAL CONNECT SIGNAL	SC6EXWR SC6EXCN
	2A4A11 J02A-06/05	2COAl-LI#LO	6-187	CHANNEL 6 EXTERNAL DATA BIT 14	\$C6EX14	2A4A11 J04D-08/07	2C0A3-F2#F3		CHL 6 EXTERNAL SELECT SIGNAL	SC6EXSL
	2A4A11 J02A-08/07 2A4A11 J02A-10/09	2C0Al=00*01 2C0Al=T0#T1	6-187 6-187	CHANNEL 6 EXTERNAL DATA BIT 15 CHANNEL 6 EXTERNAL DATA BIT 16	SC6EX15 SC6EX16	2A4A11 J04D-10/09	2C0B3-C3*C2	6-173	CHL 6 EXTERNAL DATA SIGNAL	SC6EXDS
	2A4A11 J02B-02/01	2C0A1-10#11	6-187	CHANNEL 6 EXTERNAL DATA BIT 17	\$C6EX17	2A4A11 J04E=02*01	2C0B3=J2/J3		CHL 6 EXTERNAL REPLY SIGNAL	\$C6EXRP
	2A4A11 J02B-04/03	2C0A1-C2*C3	6-187	CHANNEL 6 EXTERNAL DATA BIT 18	SC6EX18	2A4A11 J04E-04*03 2A4A11 J04E-06*05	2C0B3=E3/E2	6-173	CHL 6 EXTERNAL REJECT SIGNAL CHL 6 EXTERNAL REJECT SIGNAL	SC6EXRJ SC6EXER
	2A4A11 J02B-06/05 2A4A11 J02B-08/07	2C0A1=H2*H3 2C0A1=N2*N3	6-187 6-187	CHANNEL 6 EXTERNAL DATA BIT 19 CHANNEL 6 EXTERNAL DATA BIT 20	SC6EX19 SC6EX20	2A4A11 J04E-08*07	2C0A3-N2/N3		CHL 6 EXTERNAL PARITY ERROR	\$C6EXPE
	2A4A11 J02B-10/09	2C0A1-L3*L2	6=187	CHANNEL 6 EXTERNAL DATA BIT 21	\$C6EX21	2A4A11 J04E=10*09	J03E-10/09 2A4A11	6 590	NOT USED	SC6EJAO
÷	2A4A11 J02C-02/01	2C0A1-R3#R2	6-187	CHANNEL 6 EXTERNAL DATA BIT 22	SC6EX22	2A4A11 J04F=02/01 2A4A11 J04F=04/03	2C0B3-W0*W1 2C0A3-01*00	6=173 6=165	The state of the s	SC6EXUM SC6EXCL
	2A4A11 J02C-04/03	2C0A1=X2*X3	6-187	CHANNEL 6 EXTERNAL DATA BIT 23	\$C6EX23	2A4A11 J04F-06#05	J03F-06/05 2A4A11	- 100	NOT USED	SC6EUA1
	2A4A11 J02C=06/05 2A4A11 J02C=08#07	2C0Al=v3*v2 2C0B3=x0/X1	6-187 6-173	CHL 6 EXTERNAL PARITY BIT 2 CHL 6 EXT 24 BIT DEVICE CONNTD	SC6EXP2	2A4A11 J04F-08*07	J03F-08/07 2A4A11		NOT USED	SC6EJA2
	2A4A11 J02C-10*09	J01C-10/09 2A4A11	,	NOT USED	\$C6EJ00	2A4A12 J01A-02/01	2C0A0-E0*E1	6=101	CHANNEL 7 EXTERNAL DATA BIT 12	SC7EX12
					11/1/11/11	rudair onin-arivi	TANNA FAMET	0-121	CHANGE I EVICUIAL DAIN BIL TE	
										9-18 Rev A
	,									
				•						

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTO	OR	ORIGIN	PAGE	DEFINITION	SIG NAME
	2C0A0=10#I1	6-191	CHANNEL 7 EXTERNAL DATA BIT 13	\$C7EX13	244A12 J6		2C0A2-13#12	6=167	CHL 7 EXTERNAL CONNECT SIGNAL	\$C7EXCN
2A4A12 J91A-04/03 2A4A12 J01A-06/05	2C0A0=\0.11	6-191	CHANNEL 7 EXTERNAL DATA BIT 14	SC7EX14	2A4A12 J0		2C0A2-F2#F3	6-167	CHL 7 EXTERNAL SELECT SIGNAL	\$C7EXSL
2A4A12 J01A-08/07	2C0A0=N0#N1	6-191	CHANNEL 7 EXTERNAL DATA BIT 15	\$C7EX15	2A4A12 J0		2C0B2=C3#C2	6-175	CHL 7 EXTERNAL DATA SIGNAL	SC7EXDS
2A4A12 J01A-10/09	2C0A0-S0*S1	6-191	CHANNEL 7 EXTERNAL DATA BIT 16	\$C7EX16	2A4A12 J0	03E-02*01	2C0B2=J2/J3	6-175	CHL 7 EXTERNAL REPLY SIGNAL	&C7EXRp
2A4A12 J01B-02/01	2C0A0-W0#W1	6-191	CHANNEL 7 EXTERNAL DATA BIT 17	SC7EX17	2A4A12 Jo	03E-04*03	2C0A2-E3/E2	6-167	CHL 7 EXTERNAL REJECT SIGNAL	SC7EXR.
2A4A12 J01B-04/03	2C0A0=B2#B3	6-191	CHANNEL 7 EXTERNAL DATA BIT 18	\$C7EX18		03E-06#05	SC0B5-13/15	6-175	CHL 7 EXTERNAL REJECT SIGNAL	SC7EXER
2A4A12 J01B-06/05	2C0A0-G2#G3	6-191	CHANNEL 7 EXTERNAL DATA BIT 19	\$C7EX19	2A4A12 JU	03E-08#07	2C0A2~N2/N3	6-167	CHL 7 EXTERNAL PARITY ERROR	SC7EXPE
2A4A12 J01B-08/07	2C0A0-M2+M3	6-191	CHANNEL 7 EXTERNAL DATA BIT 20	\$C7EX20	2A4A12 J0	03E-10/09	J04E-10*09 2A4A12		NOT USED	\$C7EJA0
2A4A12 J01B-10/09	2C0A0-K3*K2	6-191	CHANNEL 7 EXTERNAL DATA BIT 21	\$C7EX21	2A4Aj2 JO	03F-02/01	2C0B2-W0*W1	6-175	CHL 7 EXTERNAL WORD MARK	SC7EXWM
2A4A12 J01C-02/01	2C0A0-03#Q2	6-191	CHANNEL 7 EXTERNAL DATA BIT 22	SC7EX22	2A4A12 J0		2C0A2=01*00	6-167	CHL 7 CLEAR TO EXTERNAL EQUIP	SC7EXCL
2A4A12 J01C-04/03	2C0A0-W2*W3	6-191	CHANNEL 7 EXTERNAL DATA BIT 23	\$C7EX23		03F-06/05	J04F-06#05 2A4A12		NOT USED	\$C7EJA1
2A4A12 J01C-06/05	2C0A0-U3#U2	6-191	CHL 7 EXTERNAL PARITY BIT 2	SC7EXP2	24412 J0	03F-08/07	J04F-08*07 2A4A12		NOT USED	\$C7EJA2
2A4A12 J01C-08*07	2C0B2-X0/X1	6-175	CHL 7 EXT 24 BIT DEVICE CONNTD	\$C7EX24			00000		AUTHOR T PYTPONE. BARE DES AS	on-ry:
2A4A12 J01C-10/09	J02C-10#09 2A4A12		NOT USED	\$C7EJOO	2A4A12 J0		2C0B0=F0#F1	6-189	CHANNEL 7 EXTERNAL DATA BIT 00	\$C7EX00
2A4A12 J01D-02/01	J02D-02+01 2A4A12		NOT USED	\$C7EJ01 \$C7EJ02	2A4A12 JU		2C0B0=J0#J1	6-189		SC7EXO1
2A4A12 J01D-04/03	J02D=04+03 2A4A12		NOT USED NOT USED	\$C7EJ03		04A-06/05	2C0B0=L1*L0	6-189	CHANNEL 7 EXTERNAL DATA BIT 02	\$C7EXO2
2A4A12 J01D-06/05	J02D-06+05 2A4A12		NOT USED	\$C7EJ04	2A4A12 J0 2A4A12 J0		2C0B0=00#01 2C0B0=T0#T1	6-189 6-189	CHANNEL 7 EXTERNAL DATA BIT 03 CHANNEL 7 EXTERNAL DATA BIT 04	\$C7EXQ3 \$C7EXQ4
2A4A12 J01D-08/07	J02D-08*07 2A4A12		NOT USED	SC7EJ05		048-02/01	2C0B0=X0#X1	6-189	CHANNEL 7 EXTERNAL DATA BIT 05	\$C7EX05
2A4A12 J01D-10/09	J02D=10#09 2A4A12 J02E=02*01 2A4A12		NOT USED	SC7EJ06		04B-04/03	2C0B0=C2+C3	6-189	CHANNEL 7 EXTERNAL DATA BIT 06	\$C7EX06
2A4A12 J01E=02/01	J02E-04#03 2A4A12		NOT USED	\$C7EJ07		04B=06/05	2C0B0=H2*H3	6-189	CHANNEL 7 EXTERNAL DATA BIT 07	SC7EX07
2A4A12 J01E-04/03	J02E-06#05 2A4A12		NOT USED	SC7EJ08		04B-08/07	2C0B0=N2*N3	6-189	CHANNEL 7 EXTERNAL DATA BIT 08	\$C7EXOR
2A4A12 J01E-06/05 2A4A12 J01E-08/07	J02E-08+07 2A4A12		NOT USED	SC7EJ09		04B-10/09	2C0B0=L3*L2	6-189	CHANNEL 7 EXTERNAL DATA BIT 09	\$C7EX09
2A4A12 J01E-10/09	J02E-10+09 2A4A12		NOT USED	\$C7EJ1n		04C-02/01	2C0B0=R3*R2	6-189	CHANNEL 7 EXTERNAL DATA BIT 10	SC7EX10
2A4A12 J01F-02/01	J02F-02+01 2A4A12		NOT USED	\$C7EJ11		04C=04/03	2C0B0-X2*X3	6-189	CHANNEL 7 EXTERNAL DATA BIT 11	SC7EX11
2A4A12 J01F-04/03	J02F-04+03 2A4A12		NOT USED	SC7EJ12		04C-06/05	2C0B0~v3*V2	6-189	CHL 7 EXTERNAL PARITY BIT 1	SC7EXP1
2A4A12 J01F-06/05	J02F-06+05 2A4A12		NOT USED	SC7EJ13	2A4A12 J0	04C-08/07	2C0A2-R2#R3	6-167	CHL 7 EXTERNAL BUSY SIGNAL	SC7EXRW
2A4A12 J01F-08/07	J02F=08*07 2A4A12		NOT USED	SC7EJ14		14C-10*09	J03C-10/09 2A4A12		NOT USED	\$C7EXRA
					2A4A12 J0	04D-02/01	2C0A2-X0#X1	6-167	CHL 7 EXTERNAL READ SIGNAL	SC7EXRD
2A4A12 J02A-02/01	2C0A0-F0+F1	6-191	CHANNEL 7 EXTERNAL DATA BIT 12	\$C7EX12	2A4Aj2 Jo	04D-04/03	2C0A2-T1*T0	6-167	CHL 7 EXTERNAL WRITE SIGNAL	SC7EXWR
2A4A12 J02A-04/03	2C0A0-J0+J1	6-191	CHANNEL 7 EXTERNAL DATA BIT 13	\$C7EX13	2A4A12 J0	04D -0 6/05	2C0A2-13*12	6-167	CHL 7 EXTERNAL CONNECT SIGNAL	SC7EXCN
2A4A12 J02A-06/05	2C0A0-L1*L0	6~ĩ91		SC7EX14	2A4A12 J0		2C0A2~F2*F3	6-167	CHL 7 EXTERNAL SELECT SIGNAL	SCTEXSL
2A4A12 J02A-08/07	2C0A0-00*01	6-191	CHANNEL 7 EXTERNAL DATA BIT 15	\$C7EX15		14D-10/09	2C0B2=C3*C2	6-175	CHL 7 EXTERNAL DATA SIGNAL	SCTEXDS
2A4A[2 J02A-10/09	2C0A0-T0*T1	6-191	CHANNEL 7 EXTERNAL DATA BIT 16	\$C7EX16		04E-02*01	2C0B2-J2/J3	6-175	CHL 7 EXTERNAL REPLY SIGNAL	\$C7EXRP
2A4A]2 J02B-02/01	2C0A0-X0*X1	6-191	CHANNEL 7 EXTERNAL DATA BIT 17	\$C7EX17 \$C7EX18		74E-04#03	2C0A2=E3/E2	6-167	CHL 7 EXTERNAL REJECT SIGNAL	\$C7EXRJ
2A4A12 J02B-04/03	2C0A0=C2#C3	6-191	CHANNEL 7 EXTERNAL DATA BIT 18 CHANNEL 7 EXTERNAL DATA BIT 19	\$C7EX19		04E-06#05	20082-13/12	6-175	CHL 7 EXTERNAL REJECT SIGNAL	\$C7EXER
2A4A12 J02B-06/05	2C0A0=H2#H3	6-191	CHANNEL 7 EXTERNAL DATA BIT 20	SC7EX20		04E-08-07	2C0A2*N2/N3	6-167	CHL 7 EXTERNAL PARITY ERROR	\$C7EXPE
2A4A12 J02B-08/07	2C0A0~N2*N3	6-191 6-191	CHANNEL 7 EXTERNAL DATA BIT 21	\$C7EX21		04E-10*09 04F-02/01	J03E-10/09 2A4A12	676	NOT USED	SC7EJAÖ
2A4A12 J02B=10/09	2C0A0=L3*L2	6-191		SC7EX22		04F-04/03	2C0B2=W0*W1 2C0A2=01*00	6-175 6-167	CHL 7 EXTERNAL WORD MARK CHL 7 CLEAR TO EXTERNAL EQUIP	SC7EXWM SC7EXCL
2A4A12 J02C-02/01	2C0A0=R3#R2	6-191	CHANNEL 7 EXTERNAL DATA BIT 23	sC7EX23		14F-06*05	J03F=06/05 2A4A12	0-101	NOT USED	SCTEJAT
2A4A12 J02C=04/03	2C0A0~X2*X3 2C0A0~V3*V2	6-191	CHL 7 EXTERNAL PARITY BIT 2	\$C7EXP2		04F=08*07	J03F-08/07 2A4A12		NOT USED	SC7EJA2
2A4A12 J02C-06/05 2A4A12 J02C-08*07	2C0B2-X0/X1	6-175		SC7EX24	2.44112 00	J4. 00 01	003. 00/01 2.4		1101 0325	JOILONE
2A4A12 J02C-08*07 2A4A12 J02C-10#09	J01C-10/09 2A4A12		NOT USED	SC7EJ00	2A4A13 J0	01A-02*01	J02A-02/01 2A4A13		NOT USED	\$CCEX00
2A4A12 J02D-02*01	J010-02/01 2A4A12		NOT USED	\$C7EJ01		1A-04*03	J02A-04/03 2A4A13		NOT USED	SCCEX01
2A4A12 J02D-04*03	J01D-04/03 2A4A12		NOT USED	SC7EJ02		1A-06*05	J02A-06/05 2A4A13		NOT USED	SCCEX02
2A4A12 J02D-06*05	J01D-06/05 2A4A12		NOT USED	SC7EJ03	2A4A13 Jo	1A-08*07	J02A-08/07 2A4A13		NOT USED	SCCEX03
2A4A12 J02D-08#07	J01D-08/07 2A4A12		NOT USED	SC7EJ04		31A-10*09	J02A-10/09 2A4A13		NOT USED	\$CCEX04
2A4A12 J02D-10#09	J01D-10/09 2A4A12		NOT USED	SC7EJ05		18-02#01	J02B-02/01 2A4A13		NOT USED	SCCEX05
2A4A12 J02E-02#01	J01E-02/01 2A4A12		NOT USED	SC7EJ06		1B-04*03	J02B=04/03 2A4A13		NOT USED	SCCEX06
2A4A]2 J02E-04*03	J01E-04/03 2A4A12		NOT USED	SC7EJO7		1B-06#05	J028-06/05 2A4A13		NOT USED	SCCEX07
2A4A]2 J02E-06*05	J01E-06/05 2A4A12		NOT USED	SC7EJOB	2A4A13 J0		J028-08/07 2A4A13		NOT USED	SCCEX08
2A4A12 J02E-08*07	J01E-08/07 2A4A12		NOT USED	\$C7EJ09	2A4A13 Jn		J02B-10/09 2A4A13		NOT USED	SCCEX09
2A4A12 J02E-10#09	J01E-10/09 2A4A12		NOT USED NOT USED	\$C7EJ10 \$C7EJ11		1C-02*01	J02C-02/01 2A4A13		NOT USED	SCCEXIO
2A4A12 J02F-02*01	J01F-02/01 2A4A12		NOT USED	\$C7EJ12		11C-04*03	J02C-04/03 2A4A13		NOT USED	SCCEX11
2A4A12 J02F-04*03	J01F-04/03 2A4A12		NOT USED	\$C7EJ13)1C-06*05 :1C-10*09	J02C=06/05 2A4A13 2B0B5=W3/W2	6-107	NOT USED EXTERNAL READ - B CABLE	SCCEXP1
2A4A12 J02F-06#05	J01F=06/05 2A4A12 J01F=08/07 2A4A12		NOT USED	\$C7EJ14	2A4A13 J0		28085-C2/C3	6~107 6-107	EXTERNAL READ - A CABLE	SCBEXRD SCAEXRD
2A4A12 J02F-08#07	3011-00/01 EXAMIE		NOT OBED			11D-04*03	2B0B5=Q3/Q2	6-107	EXTERNAL WRITE - A CABLE	SCAEXWR
2A4A12 J03A-02/01	2C0B0=F0#E1	6-189	CHANNEL 7 EXTERNAL DATA BIT 00	\$C7EXOn		1D=06*05	2B0B5-\$2/\$3	4 35		\$CAEXCF
2A4A12 J03A-04/03	2C0B0=I0#I1	6-189		SC7EX01		1D-08#07	2B0B5=\$2/\$3	6-107	EXTERNAL CONN/FCN = A CABLE	SCAEXCF
2A4A12 J03A-06/05	2C0B0-M1+M0	6-189	a supersult black be- of	SC7EX02		1D-10*09	2B0B5=E3/E2	6-107	EXTERNAL DATA SIGNAL - A CABLE	SCAEXDS
2A4A12 J03A-08/07	2C0B0-N0*N1	6-189	CHANNEL 7 EXTERNAL DATA BIT 03	\$C7EX03	2A4A13 J0		28085-K2*K3	6-107	EXTERNAL REPLY - CABLE C	SCCEXAP
2A4A12 J03A-10/09	2C0B0-S0#S1	6-189	The same and a second of the same that the	sC7EX04		1E-04/03	28085-M3+M2		EXTERNAL REJECT - CABLE C	SCCEXAL
2A4A12 J03B-02/01	2C0B0-W0+W1	6-189		SC7EX05	2A4A13 J0	11E-06/05	28085=02+03	6-107	EXTERNAL EOR - CABLE A	SCAEXER
2A4A12 J03B-04/03	2C0B0=B2*B3	6-189		\$C7EX06	244A13 JO		28085-12/13	6-107	EXTERNAL WRITE - CABLE B	SCBEXWR
2A4A12 J03B-06/05	2C0B0=G2#G3	6-189		\$C7EX07	244A13 JO		2B0B5-U2/U3	6-107	EXTERNAL DATA SIGNAL - B CABLE	SCBEXDS
2A4A12 J03B-08/07	2C0B0-M2#M3	6- <u>1</u> 89		\$C7EX08	2A4A13 JO	1F-08/07	28085-X3#X2	6-107	EXTERNAL EOR - CABLE B	SCREXER
2A4A12 J03B-10/09	2C0B0-K3#K2	6-189		SC7EX09			Stiffer Fr.			- 1 원생활의
2A4A12 J03C-02/01	2C0B0-Q3*Q2		CHANNEL 7 EXTERNAL DATA BIT 10	SCZEXIO		2A-02/01	J01A-02*01 2A4A13		NOT USED	SCCEXOO
2A4A12 J03C=04/03	2C0B0=W2*W3	6-189		SC7EX11 SC7EXP1		2A-04/03	J01A-04#03 2A4A13		NOT USED	SCCEXOT
2A4A12 J03C=06/05	2C0B0=U3#U2	6-189 6-167		SC7EXRW	2A4A13 J00	206/05	J01A=06#05 2A4A13		NOT USED	SCCEX02
2A4A12 J03C=08/07 2A4A12 J03C=10/09	2C0A2=R2#R3 J04C=10#09 2A4A12	2-101	NOT USED	SC7EXRA	2A4A13 J0		J01A=08#07 2A4A13 J01A=10#09 2A4A13		NOT USED NOT USED	SCCEXO3
2A4A12 J03C=10/09 2A4A12 J03D=02/01	2C0A2=X0#X1	6-167		SC7EXED	2A4A13 Jul		J01B=02+01 2A4A13		NOT USED	SCCEX04 SCCEX05
2A4A12 J03D-04/03	2C0A2-T1#T0	6-167		SC7EXWR	2A4A13 Jo		J018-04+03 2A4A13		NOT USED	SCCEX06
2000 000			-		,5 0(//	J. 75	- O. O. C. C. THEE		www.as=	_
										0.10

SIG NAME C3EQ07 C33506

C3EQ06 C43507

C4EQ07 C43506

C4EQ06 C53507 C5EQ07 C53506

C5EQ06 C63507

C6EQ07 C63506

C6EQ06 C73507 C7EQ07

C73506

CTEQO6 INTSWT INTSW6

CONNECTOR ORIGIN 2A4A13 J02B-06/05 J01B-06*05 2A4 2A4A13 J02B-08/07 J01B-08*07 2A4 2A4A13 J02B-10/09 J01B-10*09 2A4	A13 NOT USED	SIG NAME SCCEXO7 SCCEXO8 SCCEXO9	CONNECTOR 244A15 J01G-02* 244A15 J01H-01*	ORIGIN 281A0-02 2AgAZ-R1	PAGE DEFINITION 6- 5 CHAN 3 24-BIT MODE 6-139 CHAN 3 12-BIT IDENT FROM OU GROUND PIN
2A4AÎ3 J02C=02/01 J01C=02*01 2A4 2A4AÎ3 J02C=04/03 J01C=04*03 2A4 2A4AÎ3 J02C=06/05 J01C=06*05 2A4 2A4AÎ3 J02C=10*09 280B5=C2/C3 2A4AÎ3 J02D=02*01 280B5=₩3/₩2 2A4AÎ3 J02D=04*03 280B5=Ĭ2/I3	A13 NOT USED	\$CCEX16 \$CCEX11 \$CCEXP1 \$CAEXRD \$CBEXRD \$CBEXWR	2A4A15 J01H-02* 2A4A15 J01J-01* 2A4A15 J01J-02* 2A4A15 J01K-01*	281A0-S3 2C087-R0 28180-R2 2C087-R1	6- 5 CHAN 3 12-BIT MODE 6-169 CHAN 4 24-BIT MODE IDENTIFIER 6- 7 CHAN 4 24-BIT MODE 6-169 CHAN 4 12-BIT IDENT FROM OU GROUND PIN
2A4A13 J02D-06*05 2B0B5-G2/G3 2A4A13 J02D-08*07 2B0B5-G2/G3 2A4A13 J02D-10*09 2B0B5-U2/U3 2A4A13 J02E-02/01 2B0B5-K2*K3 2A4A13 J02E-04/03 2B0B5-M3*M2 2A4A13 J02E-06/05 2B0B5-X3*X2	6-107 EXTERNAL CONN/FCN - B CABLE 6-107 EXTERNAL CONN/FCN - B CABLE 6-107 EXTERNAL DATA SIGNAL - B CABLE 6-107 EXTERNAL REPLY - CABLE C 6-107 EXTERNAL REJECT - CABLE C 6-107 EXTERNAL EJECT - CABLE B	SCBEXCF SCBEXCF SCBEXDS SCCEXRP SCCEXRJ SCBEXER	2A4A15 J01K-02* 2A4A15 J01L-01* 2A4A15 J01L-02* 2A4A15 J01M-01*	2B1B0-P2 2C0B6-R0 2B1B0-R3 2C0B6-R1	6- 7 CHAN 4 12-BIT MODE 6-171 CHAN 5 24-BIT MODE IDENTIFIER 6- 7 CHAN 5 24-BIT MODE 6-171 CHAN 5 12-BIT IDENT FROM OU GROUND PIN
2A4A13 J02E-10*09 2B0B5-Q3/Q2 2A4A13 J02F-06*05 2B0B5-E3/E2 2A4A13 J02F-08/07 2B0B5-02*03 2A4A13 J03A-02/01 J04D-02*01 2A	6-107 EXTERNAL WRITE - A CABLE 6-107 EXTERNAL DATA SIGNAL - A CABLE 6-107 EXTERNAL EOR - CABLE A	SCAEXWR SCAEXDS SCAEXER SCBEXIO	2A4A15 J01M-02* 2A4A15 J01N-01* 2A4A15 J01N-02* 2A4A15 J01P-01*	28180-P3 2C083-R0 28180-Q3 2C083-R1	6- 7 CHAN 5 12-BIT MODE 6-173 CHAN 6 24-BIT MODE IDENTIFIER 6- 7 CHAN 6 24-BIT MODE 6-173 CHAN 6 12-BIT IDENT FROM OU GROUND PIN
2A4A13 J03A-04/03 J04D-04*03 2A4 2A4A13 J03A-06/05 J04D-06*05 2A4 2A4A13 J03A-10/09 J04D-08*07 2A4 2A4A13 J03B-02/01 J04D-10*09 2A4 2A4A13 J03B-02/01 J04E-02*01 2A4 2A4A13 J03B-04/03 J04E-04*03 2A4 2A4A13 J03B-06/05 J04E-06*05 2A4	A13 A13 A13 A13 A13	\$CBEXII \$CBEXII \$CBEXII \$CBEXII \$CBEXII \$CBEXII \$CBEXII	2A4A15 J01P-02* 2A4A15 J01R-01* 2A4A15 J01R-02* 2A4A15 J01S-01*	28180-03 2C082-R0 28180-53 2C082-R1	6- 7 CHAN 6 12-BIT MODE 6-175 CHAN 7 24-BIT IDENTIFIER 6- 7 CHAN 7 24-BIT MODE 6-175 CHAN 7 12-BIT IDENT FROM OU GROUND PIN
2A4A13 J03B=08/07 J04E=10*09 2A4 2A4A13 J03D=02*01 J04A=62/01 2A4 2A4A13 J03D=04*03 J04A=04/03 2A4 2A4A13 J03D=06*05 J04A=06/05 2A4 2A4A13 J03D=08*07 J04A=08/07 2A4 2A4A13 J03D=10*09 J04A=10/09 2A4 2A4A13 J03E=02*01 J04B=02/01 2A4 2A4A13 J03E=04*03 J04B=04/03 2A4	A13 A13 A13 A13 A13 A13	SCBEXOV SCAEXIO SCAEXIO SCAEXIO SCAEXIO SCAEXIO SCAEXIO SCAEXIO	2A4A15 J01S-02* 2A4A15 J01T-03* 2A4A15 J01U-03*	28180-02 P05F-08 2A1A06 P05F-07 2A1A06	6- 7 CHAN 7 12-BIT MODE INTERRUPT BIAS SWITCH FOR BIT7 INTERRUPT BIAS SWITCH FOR BIT6
2A4A13 J03E-06*05 J04B-06/05 2A 2A4A13 J03E-10*09 J04B-08/07 2A 2A4A13 J04A-02/01 J03D-02*01 2A	4A13	SCAEXI7 SCAEXIO			
2A4A13 J04A-04/03 J03D-04*03 ZA 2A4A13 J04A-06/05 J03D-06*05 ZA 2A4A13 J04A-08/07 J03D-08*07 ZA 2A4A13 J04A-10/09 J03D-10*09 ZA 2A4A13 J04B-02/01 J03E-02*01 ZA	4A13 4A13 4A13 4A13	SCAEXII SCAEXI2 SCAEXI3 SCAEXI4 SCAEXI5			
2A4A13 J04B-04/03 J03E-04*03 2A 2A4A13 J04B-06/05 J03E-06*05 2A 2A4A13 J04B-08/07 J03E-10*09 2A 2A4A13 J04D-02*01 J03A-02/01 2A 2A4A13 J04D-04*03 J03A-04/03 2A 2A4A13 J04D-06*05 J03A-06/05 2A	413 413 413 413	SCAEXI6 SCAEXI7 SCAEXOV SCBEXIQ SCBEXI1 SCBEXI2			
2A4A13 J04D-08*07 J03A-08/07 2A6 2A4A13 J04D-10*09 J03A-10/09 2A6 2A4A13 J04E-02*01 J03B-02/01 2A6 2A4A13 J04E-04*03 J03B-04/03 2A6 2A4A13 J04E-06*05 J03B-06/05 2A6 2A4A13 J04E-10*09 J03B-08/07 2A6	4A13 4A13 4A13 4A13 4A13	SCBEXIS SCBEXIA SCBEXIS SCBEXIA SCBEXIA SCBEXIA			
2A4A15 J01A-01* 2A0A7-R0 2A4A15 J01A-02* 2B1A0-P2 2A4A15 J01B-01* 2A0A7-R1	6-133 CHAN 0 24-BIT MODE IDENTIFIER 6- 5 CHAN 0 24-BIT MODE 6-133 CHAN 0 12-BIT IDENT FROM	C03507 C0EQ07 C03506			
2A4A15 J01B-02* 2B1A0-R2 2A4A15 J01C-01* 2A0A6-R0 2A4A15 J01C-02* 2B1A0-P3 2A4A15 J01D-01* 2A0A6-R1	OU GROUND PIN 6- 5 CHAN 0 12-BIT MODE 6-135 CHAN 1 24-BIT MODE 6- 5 CHAN 1 24-BIT MODE 6-135 CHAN 1 12-BIT IDENT FROM OU GROUND PIN	CÕEQ06 C13507 C1EQ07 C13506			
2A4A15 J01D=02* 2B1A0=R3	6- 5 CHAN 1 12-BIT MODE	CIEQAS			

CīEQ06

C23507 C2EQ07 C23506

C2EQ06 C33507

6- 5 CHAN 1 12-BIT MODE 6-137 CHAN 2 24-BIT MODE IDENTIFIER 6- 5 CHAN 2 24-BIT MODE 6-137 CHAN 3 12-BIT IDENT FROM OU GROUND PIN

6- 5 CHAN 2 12-BIT MODE 6-139 CHAN 3 24-BIT IDENTIFIER

2A4A15 J01D-02* 2A4A15 J01E-01* 2A4A15 J01E-02* 2A4A15 J01F-01*

2A4A15 J01F-02* 2A4A15 J01G-01*

281A0-R3

2A0A3-R0 2B1A0-03 2A0A3-R1

281A0-Q3 2A0A2-R0

				· ·						
CONN	ECTOR	ORIGIN	PAGE	DEFINITION	CONIA	¥50700				
1A2A06	1034 03/01				142406	NECTOR	ORIGIN		PAGE	
	0-111 0.	18189=65*63	3-125	MAINT REG BIT 06	142406		40000 112	3	3∞ 2	ARI. FNC. 66
1A2A06	0	1B1B8-D0#n1	3-127	MAINT REG BIT 13			- - , - , -		3⊷ 2	ARI. FNC. 65
1A2A06	0 - 5 6 6 - 7	18189=K1#K0	3∞125	MAINT REG BIT UZ	142406	J02C-04/03	1C1B0=D2#03	3		a. 1 40 02
1A2A06		1B1B9-C1*C0	3-125	MAINT REG BIT 00					3- 2	3 ARI. FNC. 70
1A2A06		18189-D0#n1	3-125	MAINT REG BIT 01	1.55					Z WAS LINES 10
142406		18189-13#12	3-125	MAINT REG BIT 05	142406			2	3- 2	3 ARI. FNC. 67
1A2A06		18189=H3#H2	3-125	MAINT REG BIT 04	1A2A06		1C180-S2#53	i	3- 2	
142A06		18189-L0#11	3-125	MAINT REG BIT 03	1A2A06		18089-60/61		2- 1	
1A2A06	J018-08/07	18047=K1*K0	2- 15	TACCEMENT FOR CORP.	1A2A06	J020-02#01	P01D-02/01	1 4 4 4 4 4	. Σ⇔ ĵ	
		-57	2- 10	INCREMENT FOR BOP COMPLETE	1A2A06	J02D-04/03	1C0A8-T1*T0	IA4A00		(BUD FAULT) (RDP COMPLETE) (HOS)
							10000-11*10	1	3∞	CLEAR BOP OR ENABLE ROP+STO
1A2A06	J018=10*09	10000-00401								
	0010-10 09	18089-P0/p1	1.5		1A2A06	J02D-04/03	10040-714-0			
			2- 1/	NOT DECREMENT ON ADDRESS MOD.		0020-04703	1C0A8-T1#T0			PRIORITY (AT2)
1A2A06	J01C=02*01	1-047								
	JOICEDE-01	180A7-P1/P0	2- 15		1A2A06	J02D-06/05	10040	,		
				INCREMENT CYCLE FOR F1 ADDRESS	******	7050400102	1CUA8-01*00		3- 9	66.0 EXIT RESUME (ARITH TIME2)
			431.	PRECEDING ADDR TO S ON ROPC)					•	(ENABLE EXIT FROM 66.0) (AR T2)
				THE MUDICION TO S ON ROPCI	142406	1000 - 0× -				
1A2A06	J01C-04*03	180A7-01/00	2- 15	ROPC (FIRST CYCLE EDIT+	1A2A06		1C0B7-J0/J1		3- 3	NOT (64+65+66+67+70.6+70.7)
					1A2A06		1C1B6-R1/R0		3- 13	ENABLE TO TO TO TO
				67. (0+1)) -BLOCK INCR.F2	1A2A06	J02E-02*01	1C1B6-01/00		3- 13	
1A2A06	J01C=06*05	1C1A9-P3/p2	3- 41	0540 05-5					2- 15	
1A2A06	J01C=08*07	180B4-F0/F1		READ A OPERAND REQUEST						66. (1-5) +70.6+66.0 EXIT PATH
1A2A06	J01C-10*09	18087-T0/T1	2- 7	STORE MEMORY REQUEST	1A2A06	J02E-04/03	P01E-04*03	144454		
1A2A06			2- 19	READ A OPERAND REQUEST			PA1E-04#03	1A4A06		LEGAL WRITE FOR BDP
1A2A06	J010-04/03	18084-E0/F1	2• 7	READ OPERAND REQUEST						등이 고급을 경기를 하는 것이 되었다.
175700	2010404103	18084-02+03			1A2A06	J02E-06*05				
			2- 7	START BOP PULSE	105400	7055400402	PU1E-06/05	1A4A06		READ C OPERAND REQUEST(EDIT+
143406										
1A2A06	J01D-06*05	1B081-K3/K2	2- 9	NOT BDP RESUME PULSE FOR						67(0+1))
			1.5	STORAGE REQUEST OR EXIT RESUME	142A06	J02E-08/07	1C0A1-L3#L2			INTERDUCE BOLCE
				STOWNER HEMOFIL ON EXIL HEROWE		•	20 22		.03 43	INTERRUPT PRESENT
142A06	J010-08*07	10187-02/03							02- 43	NOT (INTERRUPT PRESENT)
			3 15	net	1A2A06	J02E-09	PU2E-09#			
			2- 12	BIT 13 OF MAINTENANCE REGISTER	1A2A06	J02E-10		144406		BDP FAST MARGIN
1A2A06	J01D=10*09	10187-52/-2				J02F-02/01	P02E-10#	1A4A06		BDP SLOW MARGIN
	0010410.03	1C187-F2/F3			145400	2056-05/01	1C0B9-01*00			(66.0 ARITH RESUME) (ARITH TO)
			3- 15	BIT 02 OF MAINTENANCE REGISTER					03- 7	66.0 RESUME TO BOP (ARITH TO)
143406				TO T	142406	1005 06 450			•	STATE OF THE TOTAL
IAZAUS	J01E-02*01	1C187-E2/E3			INEMUO	J02F-04/03	1C0A1-13412		2- 43	ILLEGAL WRITE INTERRUPT FF
			3- 15	MAINTENANCE REGISTER.BIT 03					, * ~	A THE THIERWOLL IL
			T., 73	WENTERWICE MEDIZIER BOTT 02	143406					Programme and the second secon
142406	J01E-04*03	1C1B7-K2/K3	3- 15	MAINTENANCE REGISTER, BIT 05	IACAUD	J02F-06/05	10083-03*02		2-49	MASTER CLEAR+INTERNAL CLEAR
				MATIN MANCE REGISTER BIL 02						MADIER OFFERHALMIERNAL CLEAR
				•						
1A2A06	J01E-06*05	10187-12/13			1A2A06	J02F-08*07	180A3-D2/D3		2 2)	Dut we want
		.0.01 12/13	2 15						5. Sj	
			3- 15	BIT 04 OF MAINTENANCE REGISTER			有我有我,你不然			(NOT 2ND PASS) (OPERATION COM-
142406	J01E-08*07	laina waxa								
100000	2015-09-01	1C1B1=H2/H3								PLETE) (NOT ILL. WRITE) + (NO-OP)
			3- 15	MAINTENANCE REGISTER, BIT 01						(NOT INT STOP) (NOT ILL. WRITE)
142406	J01E-10*09					a daysa sala				
175400	1016-10-03	1c187-J2/J3		그 등록 강화를 통해 생활하게 하는 것은 생활하게 되었다.						+MAINTENANCE STOP
			3- 15	BIT 00 OF MAINTENANCE REGISTER	142406	1004 004				
			- 1. They	TO AN TANK THE PROPERTY OF THE	1A2A06	J03A-02/01	140B2-M3*M5		2- 71	F1 REGISTER BIT 0
TAZA06	J01F-02*01	1CUB7-E0/F1				J03A-04/03	1A0B2-T2+T3		2- 71	E) OF A CONTRACT
			3- 3	OIT OF ASSESSED TO THE STATE OF	1A2A06	J03A-06*05	18185-K3/K2		4. 39	F1 REGISTER BIT 1
			3	BIT 06 OF MAINTENANCE REGISTER		J03A-08*07	18185-L3/12			GATE J1, BITS 12-19, TO J3
1A2A06	J01F=04*03	1C0B9=P0/P1	3- 7	BDD THETELOGRAPHICS		J03A=10*09	18185-M1/MO		4= 39 4= 30	GAIL J1+BITS 6-13+TO J3
	J01F=06*05	1C0B8-P0/p1	3 m	BOP INSTRUCTION (NOT ROPC)	1A2A06	J03B=02*01	18185-N1/NO		4- 39	GAIE JZ,BITS 0=5.To 14
142A06	J01F=08*07		3- 5	BDP INSTRUCTION (NOT ROPA)	1A2A06	J03B-04*03	*D*DD=131		40 33	VAIL J2:8175 6=11.70 J4
	OATI SOCIOI	10087-00/01	3 3	ADVANCE-START ARITH		J038=06*05	18185-L1/L0		4- 39	GAIL JZOBITS 12-17 TO J4
142406	J02A-02/01	10142 51				J038=08#07	18185-43/42		4- 39	GATE JIOBITS 3-7-TO 13
		1C1B3-E1*F0	3- 29	FO BIT 15 (FOR 70 x XLTN)		1030 10407	1C0A0-02/03		2- 37	PARTIAL WRITE BITS 00-05
TAZA06	J02A-04*03	1C1A9=T3/T2	3- 4Î	STURE COMPLEMENT OF AG ON 66.0	THEHUD	J038-10*09	1CUA0-L3/L2			PARTIAL WRITE BITS 12-17
IAZAU6	J02A-06/05	180A0=G3*G2	2= 35	FI REGISTER BIT 21	INCAUD	J03C-02#01	1CUA0-K3/K2			PARTIAL MOTTE-MITE 10.00
145406	J02A-08/07	1C1B3-P1400	3- 29	FO RIT 17 (FAC 72	TACAU6	J03C=04*03	1C0A0-E2/F3			PARTIAL WRITE BITS 18-23
142AU6	J02A-10/09	180A0-02#03	2 25	FO BIT 17 (FOR 70.X XLIN)	142406	J03C=06/05	1CUA0-02*03			PARTIAL WRITE, BITS 06-11
1A2A06	J02B-02*01	1C1A9=03/02	2-41	FI REGISTER BIT 22	1A2A06	J03C=08/n7	1CUA0=N3#N2		2- 37	FO REG.BIT 1. TO BDP
1A2A06	J028-04/03	1C183-D1*n0	3 30	66.0 XLTN TO ARITH AFTER HNI 3	1A2A06	J03C=10/n9	18185=B3*B2		20 31	PO REGISTE O. TO BOD
1A2A06	J028-06#05		3- 27	FO BIT 16 (FOR 70 AY YI TAI)	1A2A06	J03D=02/01			4- 34	J1 TO J3 BIT OU
142406	J028-08/07	101A9=S3/S2	3= 4 L	LAST CHARACTER	1A2A06	J03D=04/03	18185-F3*F2		4- 39	JI TO J3 RIT OI
	2050-00/01	180A0-X2*X3	2- 35	F1 REGISTER BIT 23	1A2A06	J03D=06/05	18185-D2#n3		4- 39	J1 TO J3 RIT 06
					A	2-20-40/02	18182-H5*H3		4- 39	J1 TO J3 BIT 07
										그는 그는 사람이 즐겁게 되었다.

9-21 Rev J


CONTRA									
	ECTOR	URIGIN	PAGE	DEFINITION	6000	150705			
1A2A06	J03D-08/07	18185-H3#92			COM	ECTOR	ORIGIN	PAGE	DEFINITION
1 42 406	J03D-10/09		4 3					- A O 60	DELIMITION
		18185-H1#H0	4= 3	9 J2 TO J4 BIT 02	1A2A06	1064 03/01	30047 500 -		
1AZAU6	J03E-02/01	18185-81480	4 3				1CUA6-E24F3	4	ASCII CHAR BIT 1(BCD TO ASCII)
1A2A06				()41 44	1A2A06	J06A-04/03	1CUA6=G2#G3	4=	ASCIT CHAR BUT GIRAG TO ACCUTE
		18182-N3*NS	4= 3		1A2A06				ASCII CHAR BIT 2(BCD TO ASCII)
LAZAUO	J03E-06/05	18185-UV*ij1	40 3				1CUA6-N3#N2	. 4.	ASCII CHAR RIT 4 (BCD TO ASCII)
1AZA06		18185-X14X0		. AT 10 63 BY 03	1A2A06	J06A-08/07	1C0A6=L3#L2	40	ASCIT CHAP BYT SIDED TO ACCOUNT
			4- 3		1A2A06				ASCII CHAR BIT 3(BCD TO ASCII)
1 A Z A U O	J03E-10/09	18185-J0*.11	4= 3	9 J2 TO J4 BIT 03			1C0A6~H2*H3	4 ==	ASCII CHAR BIT 6(BCD TO ASCII)
1A2A06	J03F-01	PU2F=01# 1	A4406	2 10 07 511 03	1A2A06	J06B=02/01	1C0A6-03*02	4-	ASCIT CHAN DET PADEC TO ACCUE
		LATI ANTA I	ATAUO	CC-MR SWITCH IN CC POSITION	1AZAU6				ASCII CHAR BIT 5 (BCD TO ASCII)
1A2A06		18185-V0#V1	4= 3	9 J2 TO J4 BIT 05			ICUA5-E2#E3	40	BCU CHAR RIT 1 (ASCII TO BCD)
1A2A06	J03F-06/05	18185-W1#W0			1A2A06	J068-06/05	1CUA5=R2#R3	4-	BCD CHAR BIT O (ASCII TO BCD)
	•		4∞ 3		1A2A06	J068-08/07			ACT CHAM BYL A (WOCTI IN BCD)
1A2A06	J03F-08/07	18185-G1#G0	4= 3	9 J2 TO J4 BIT 01			1C0A6=82#83	4-	ASCII CHAR BIT 0 (BCD TO ASCII)
			_	~ er (0 et pri 01	1A2A06		1CUA5-L3+12	4=	BCD CHAR BIT 3 (ASCII TO BCD)
1A2AU6	1044 02401	1.0.4			1A2A06	J06C=02/01	1C0A5-G2#G3		DOD CHAN BIL 2 (MOCTI IN MCD)
		180A7-D0/D1	2- 1	INTERRUPT START + FETCH SIGN 1				4-	BCU CHAR BIT 2 (ASCIT TO BCD)
142406	J04A-04*03	180A3-K1/K0		1 NOTICE TOTAL TELEVISION	1A2A06		1C0A5=N3#N2	4	BCU CHAR BIT 4 (ASCII TO BCD)
• • • • • • •	0017	10042 111140	5 ~ S		1A2A06	J06C-06/05	1CUA5-03+02	4-	BOY OHAD DIE 4 (MOCIT TO DOD)
				(CONDITION REG=00) (70.1)+	1A2A06				BCD CHAR BIT 5 (ASCII TO BCD)
				CAUDITION WEGRAALINGIA			1C0A6=J3/J2	4	J3 T0 W1 BIT 00
					1A2A06	J06C-10*09	1C0A5=C2/C3	4	13 70 40 555 50
				(CONDITION REG=10) (70.2))		J06D-02*01			J3 TO WO BIT OO
1A2A06	J04A-06*05	180A3-P3/P2	2- 2	1 ADD 3 TO B OFFICER-		2000-05-01	1CUA5=02/n3	4	J3 TO WO BIT 01
1A2A06					1A2A06	J06D-04*03	1CUA6-02/03	4-	
		18189-W3*W2	3-12	19 BIT 07 TO W5, L2, FORCE *	1A2A06	J06D=06*05			J3 T0 W1 BIT 02
1A2AU6	J04A-10/09	18188-J0#J1	3-12	7 10 817 14 70 83 1. 000 548 8		2000400403	1C0A6-C2/C3	4	J3 TO WI BIT 03
1A2AU6	J048-02/01				1AZAU6	J06D-08*07	1C0A5=K3/K2	4-	J3 TO WO BIT 02
	3040502701	18188-E0*F1	3-12	19 BIT 13 TO W3, L1, CARRY A	1A2A06	J06D-10*09			
1A2A06	J048-04/03	18188-BU*A1	3-12	19 BIT 12 TO W3, L1, 2ND PASS	147406	3000410 03	1CUA6=P2/p3	4	J3 TO W1 BIT 01
1A2A06	J04B-06/05			TA OTI TO IN MAN FIN SUN PASS	IACAUD	J06E=02#01	1C0A6=K3/K2	4	J3 TO W1 BIT 05
		18188-53*52	3-12	7 19 BIT 21 TO W3 AND L1	1A2A06	J06E=04*03	1CUA6-D2/D3		
1A2A06	J048-08/07	18189-02*03	3-12					4	J3 TO WI BIT 04
1A2A06	J04B=10/09		3-12	IS BIT 04 TO W5, L2, FLTG SIGN	142406	J06E=06#05	1CUA5=02/03	4	J3 TO WO BIT 05
		18189-T3#T2	3-12	IS BIT 19 TO WE AND LI	1A2A06	J06E-08#07	1C0A5-J3/J2		
1A2A06	J04C-02/01	18189-X2*X3	3_12	19 BIT 06 TO W5, L2, FORCE +				4	J3 TO WO BIT 03
1A2A06	J04C=04/03	1B1B9=S3#S2	3412	17 DIT OF TO HO, LZ, PURCE 4	1A2A06	J06E-10*09	1CUA5-P2/P3	4-	J3 TO WO BIT 04
			3-12					4 -	A3 IA WA BY! A4
1 A 2 A 0 6	J04C-06/05	18189-[24] 3	3-12	19 BIT 05 TO W5, L2, FORCE \$	143406		50.02473 000 cm 2007		
1A2A06	J04C=08/07	18188-T3#T2			IAZAUO	P01A-02*01	1AZAO-W3/WZ	4- 27	MAINT REG BIT 06
			3-12		142406	P01A-04-03	1'A2A0-V3/V2	- 4	LANG DIE AD
142A06	J04C=10/09	18189∞80*81	3-12	19 BIT 00 TO W5. L2. COND REGO	142406	7014-01-05	ALAU-VJ/VE	4- 2!	MAINT REG BIT 13
1A2A06	J04D-02/01	18189-E0#F1	3-12	TO OTT OF TO HER EZY COND NEGU	IAZAVO	P01A=06*05	1A2A0-01/00	4. 27	MAINT REG BIT 02
1A2A06			3-12		1A2A06	P01A-08#07	1A2A0-D0/D1	<u> •</u>	
	J04D-04/03	18188=02#03	3-12	19 BIT 22 TO W3 AND L1	142406	0010-00-01		4- 27	
1A2A06	J04D-06/05	18189-V0*V1	3-12	TO DIT 14 TO HE AND AND	IAEAUS	P01A-10-09	14240-10/11	4- 27	MAINT REG BIT 01
1A2A06	J040-08/07		2015	19 BIT 16 TO W3 AND L1	1A2A06	P018-02*01	1A2A0-K2/K3		MATAIN DES DES AS
		18189~U2#U3	3-12	19 BIT 18 TO W3 AND L1	142406	2010 04 402		4- 27	
142A06	J04D-10/09	18189-J0#.II	3-12	IO DIT AS TO WE I OF AS DE	INCAUD	P018-04-03	1A2A0-H2/H3	4- 27	MAINT REG BIT 04
1A2A06			3015.	19 BIT 02 TO W5, L2, CR OR DB	1A2A06	P018-06-05	1A2A0-D2/D3		NATHE OF DEED OF
	J04E-02/01	18188=V0*V1	3-12	19 BIT 20 TO W3 AND L1	142406	0010 00500	SALAO DEVIIS	4- 27	
1A2A06	J04E-04/03	18189-MU#M1		TO DIT AS TABLE TO THE	IMEAUO	P018-08*07	1A2A1-U0/U1	4 - 11	INCREMENT FOR BOP COMPLETE
1A2A06		10100	2015	19 BIT 03 TO W5, L2, ZERO SUPR				,	THE PROPERTY OF SOL COMPERTY
	J04E-06/05	18188-M0*M1	3-12	19 BIT 15 TO W3 AND L1					
1A2A06	J04E-08/07	18188-X2*X3	3-12	10 017 to 70 Hz to 000 to	- T2-1942-1-1				
1A2A06	J04E=10/09				1A2A06	P018-10/09	1A2A0-X1*X0	4-27	NOT (DECREMEND ON ADDRESS MOD)
		18188-#3#WZ	3-12	19 BIT 11 TO WS. LZ. INT START			4H-110 112 AU	4-21	MOTINE PUEMEND ON MODISE 22 MODI
1A2A06	J04F-02/01	18188-L2*L3	3-12						
1A2A06	J04F-04/03	10100-00#-0							
145400	2041-4041.02	18188-02*03	3-127	19 BIT OR TO WS, LZ, FORC FLTG	142406	P01C-02/01	1A2A1-C3#C2	4 11	PROPERTY AND ADDRESS OF THE PARTY OF THE PAR
			•			. 010-05,01	******CS	4= 11	
1A2A06	J05A-02*01	181A9=N3/N2	2 3						INCREMENT CYCLE FOR F1 ADDRESS
			3-10						DDECEMENT CICEL FOR FI ADDRESS
1 A2 A Q 6	J05A-04*03	18149-03/02	3-10	05 TO 13 BIT 03					PRECEDING ADDR TO S ON ROPC)
1A2A06	J05A=06*05	181A9-C0/C1		Do To to Uli Va					The Contract of the Contract o
		10143 CO/(,1	3-10		1A2A06	P01C=04/03	1A2A2-11#10	4. 9	PARCIFICA AVOIR FRAM
1A2A06	J05A=08*07	1B1A9-U3/U2	3-107	D5 TO 13 BIT 02			4 1 1 1 1 U	40 ;	ROPC (FIRST CYCLE EDIT+
1A2A06	J05A-10*09	181A9-E1/F0	3-107	DC TO 13 07- 01					67. (0+1)) -BLOCK INCR.F2
		10140							
	J058-02#01	18149-13/12	3-107	05 TO 13 BIT 05	142406	P01C=06/05	14241-405	4	어떻게 되지 않겠다. 이번 생각 생각 그리
1A2A06	J058-04#03	181A8-U3/112	3-109	D5 TO 13 BIT 08	3.2.04	.010-00-03	14541-K0+K1	4- 11	READ A OPERAND REQUEST
1 A2 A U 6	J05B=06*05	18148-03/02		23 IO 13 811 No	IACAU6	P01C=08/07	1A2A1-P3*p2	4- 11	STORE MEMORY REQUEST
			7∞10≥	D5 TO 13 BIT 09	1 A2 A 0 A	P01C=10/09	1A2A1-N2#N3		ובשטחו הבאטבאו
1 A 2 A U 6	J058-08-07	18148-N3/NZ	3-109	D5 TO 13 BIT 10	143401	0.0.20707		eper II	READ A OPERAND REQUEST
1A2A06	J058-10*09	18148-13/12	3-100	DE TO ID AVE	IAZAUG	P010-02/01	1A2A1=G2#G3	4- 11	READ OPERAND REQUEST
			3-109		142406	P01D=04*03		, - 4 4	CT. OT AL AL
	J05C≈02*01	18147-13/12	3-111	D5 TO I3 BIT 17	*45500	· 010-04 (03	1A2A1-M1/M0	4- 11	START BOP PULSE
1A2A06	J05C-04*03	181A7=N3/N2						0	START BOP PULSE
	J05C=06#05		3-111			a hijakhaisa		-	THE POLYCLE OF THE PARTY.
		181A7=Q3/g2	3-111	D5 TO 13 BIT 15	1 4 2 4 0 6				
1A2A06	J05C-08*07	181A7-U3/U2	3-111			P01D-06/05	1A2A1=00#01	4. jl	NO! BOP RESUME PULSE FOR
	J05C=10*09								STOPACE DECIDEST OF CHAT GEOGLE-
		181A7-CO/CI	3-111						STORAGE REQUEST OR EXIT RESUME
1A2A06	J05D=02*01	181A7-E1/F0	3-111						
	J05D=04#03				1A2A06	P010=08/07	1A2A0-T3#T2		
		18180-03/115	3-113	US 10 14 BIT 20		14 July 19 19	i Care e e i Terit		
1A2AU6	J050-06#05	181A6-03/02	3-113					04= 2/	BIT 13 OF MAINTENANCE REGISTER
	J05D-08*07			00 10 10 BI 61				•	Some series and the series of
		18148-E1/F0	3-109		142406	P010=10/09	14240-104-1		
142A06	J05D-10*09	191 VR-CO/UI	3=109	D5 TO 13 BIT 06	*	. 010-10/09	1C*0C-0ASA1		
	J05E-02*01			00 10 10 011 00				04- 27	BIT OZ OF MAINTENANCE REGISTER
		JRTV0-CO\CI	3-113	D5 TO I3 BIT 18				V	AT AC AL MATIMICIAMINE MERTITIEM
142A06	J05E-04*03	18146-N3/N2	3-113	D5 TO 13 BIT 22	142404	0015 02/55	1.310 00		
	J05E-06*05	181A6-E1/F0			TACADO	P01E=02/01	1A2A0=82*R3		
	7475-40-03		3-113					04- 27	MATNITONALISE OFC.
IACAUO	J05E-08#07	18146-13/12	3-113					0 4 to 1	MAINTENANCE REGISTER. BIT 03
	J05E-10*09	1C1A9-X3/X2		LOOP AND MAINTENANCE AND					医囊膜 医感觉病 医多基氏 医氯化二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基
		10000	3- 41	(BOP INSTRUCTION) (NOT A FIELD	1A2A06	P01E=04/03	14240-12#13		
				LEGAL CHARACTER)		3804.5324.0			ALL PROPERTY OF THE PROPERTY O
								04- 2/	MAINTENANCE REGISTER, BIT 05
								•	— — — — — — — — — — V — — — — — — — — —
									9-22 REV T

9-22 REV J

CONNE	CTOR	URIGIN	PAGE	DEFINITION	CONNE	ECTOR	ORIGIN	PAGE	DEFINITION (NOT 2ND PASS) (OPERATION COM-
142406	P01E-06/05	14240=F3*F2	4- 2]	BIT 04 OF MAINTENANCE REGISTER					PLETE) (NOT ILL. WHTTE) + (NU-OP)
142406	P01E-08/07	1A2A0-F1#F0							(NOT INT STOP) (NOT ILL. WRITE)
			4- 2!	MAINTENANCE REGISTER BIT UT					+MAINTENANCE STOP
142405	P01E-10/09	LAZAO-COªCL	4- 2!	BIT 00 OF MAINTENANCE REGISTER	1A2A06 1A2A06	P03A-04*03	1A2B1=T2/T3 1A2B1=U3/U2	4- 31	FI REGISTER BIT 1
142405	P01F-02/01	1A2A0-R3#02	4- 2!	BIT 06 OF MAINTENANCE REGISTER	1A2A06 1A2A06 1A2A06	P03A=08/07 P03A=10/09	1A2B2-X3#X2 1A2B2-T0#T1 1A2B1-M0#M1	4- 35 4- 35 4- 37	GATE J1.BITS 12-19.TO J3 GATE J1.BITS 6-13.TO J3 GATE J2.BITS 0-5.TO J4
142406	P01F-04/03	1A2A1=F3#F2	4- 11	BDP INSTRUCTION (NOT ROPC)	1A2A06 1A2A06	P03B=02/01 P03B=04/03	1A2B1-P1*D0	4= 3/ 4= 3/	GATE J2.BITS 6-11.TO J4 GATE J2.BITS 12-17 TO J4
142400	P01F-06/05	1AZA1=K34KZ	4- 11	BDP INSTRUCTION (NOT ROPA)	1A2A06	P03B-06/05	1A2B2=H1#R0	4- 35	GATE JIOBITS 3-7.TO J3
142AU6	P01F-08/07	14545-WOHAT	4. 9	ADVANCE-START ARITH	1 AZ A U 6 1 AZ A U 6	P03B=08/07 P03B=10/09	1A2H0=W3#W2	4 25	PARTIAL WRITE + BITS 00-05
142406	P024-02*01	14284=X0/X1	4= 29	FO BIT 15 (FOR 70 .X XLTN)	142406	P036=10/09	1A2B0=03*n2 1A2B0=H3*H2	4= 25 4= 25	PARTIAL WRITE BITS 12-17 PARTIAL WRITE BITS 18-23
1AZAU6	P02A-04/03	E *SL=EASA1	4.	STURE COMPLEMENT OF AU ON 66.0	142406	P03C=04/03	1A2B0-E3#F2	4- 25	PARTIAL WRITE BITS 06-11
1AZAUD	PU2A-06#05	1A2B4-CU/C1	4- 27	FI REGISTER BIT 21	1A2A06	P03C=06#05	1A2B2=N2/N3	4- 35	FO REGIBIT 1, TO BOP
1AZAU6	P024-08#07	1A_84-V1/10	4- 29	FO BIT 17 (FOR 70.X XLTN)	1A2A06	P03C=08*07	1A2B2-02/03	4- 35	FO REGOBIT ON TO BOP
142406	P02A-10#09	1A2B4-00/n1	4∞ 29 4 2 i	F1 REGISTER HIT 22	1A2A06	P03C=10*09	182A2=W1/90	4- 49	J1 TO J3 BIT 00
142405	P02H=02/01	IACAB=M1*40	4- 21	66.0 XLTN TO AHITH AFTER HNI 3 FO BIT 16 (FOR 70.X XLTN)	1A2A06 1A2A06	P03D=02*01 P03D=04*03	182A2-V1/V0	4- 49 4- 49	J1 TO J3 RIT 01 J1 TO J3 RIT 06
142406	P028-04*03 P028-06/05	1A284-11/10 1A2A3-F0#F1	4- 29 4- 1	LAST CHARACTER	142406	P03D=06*05	182A2-J0/J1	4= 47 4= 49	J1 TO J3 BIT 0/
1AZAU6	P028=08#07	1A2B4-J0/.11		F1 REGISTER BIT 23	1A2A06	P03D-08#07	182A2-51/50	4- 49	J1 TO J3 RIT 03
142A06	P028-10#09	1A2B4-X2/X3	4- 29	ARI. FNC. 66	142406	P03D=10*09	182A3-NO/N1	4- 51	J2 TO J4 HIT 02
142406	P02C-02#01	1A2B4-W1/W0	4- 29	ARI. FNC. 65	1A2A06	P03E-02#01	18543-X3/X5	4- 51	J2 TO J4 BIT 00
142406	P02C-04*03	1A2B5-EU/F1	4- 33	ARI. FNC. 70	1A2A06	P03E+04*03	18545-E0/L1	4- 49	J1 TO J3 HIT 02
					1A2A06 1A2A06	P03E=06*05 P03E=08*07	182A2-M1/M0	4- 49 4 40	THE LETTER STATE OF THE STATE O
142AU6	P02C-06*05	1A284-P2/P3	4- 24	ARI. FNC. 67	142406	P03E=10#09	184A2-R1/R0 184A3-X0/X1	4- 49 4- 51	J1 TO J3 BIT 04 J2 TO J4 RIT 03
142406	P02C-08*07	1A284-00/01	4- 29	ARI. FNC. 64	1A2A06	P03F=01*	1A2A0-02	4- 27	CC-MR SWITCH IN CC POSITION
142A06	P02C-10/09	1451-8475	4- 21	BDP INSTRUCTION IS NO-OP	1A2A06	P03F=04*03	182A3-J0/J1	4- 5Í	J2 T0 J4 BIT 05
142A06	P020-02/01	1A2A8-E1#F0	4- 21	(BCD FAULT) (ROP COMPLETE) (HO3)	1A2A06	P03F=06#05	1H2A3-T0/T1	4- 51	J2 TO J4 BIT 04
142406	P02D-04*03	1A285-F1/F0	્ 4- 33	CLEAR BOP OR ENABLE ROP+STO	142406	P03F=08#07	18543-E0/E1	4- 51	J2 TO J4 BIT 01
1A2AU6	P020-04*03	1A285-F1/F0		PRIORITY (AT2)	1A2A06 1A2A06	P04A-02/01 P04A-04/03	1A2B7=H1#H0 1A2B8=V2#V3	4- 15 4- 17	
					143406	2044 04/22	1.4.300. 4040		
LAZAUD	P02D-06405	14543=K0/K1	4- 1	66.0 EXIT RESUME (ARITH TIME2)	1A2A06 1A2A06	P04A=04/03 P04A=06/05	1A2B8=V2*V3 1A2B9=00*o1	4- 19	(CONDITION REG=10) (70.2))
					1A2A06	P04A=08*07	182A8=S0/S1		ADD 3 TO P REGISTER 19 BIT 07 TO W5, L2, FORCE #
142400	P02D-08/07	145AP=454"3	4- 31	NOT (64+65+66+67+70.6+70.7)	1A2A06	P04A+10*09	182A7=M1/M0	4- 61	IS BIT 14 TO WS. LI. BCD FAULT
1AZAU5	P020-10/09	14248-L2413	4- 21	ENABLE TO TO THE FOR BOP	1A2A06	P048=02*01	182A7-G1/G0	4- 67	19 BIT 13 TO WJ, LI, CARRY A
1AZAU6	H05E-05/01	1A2A8-J1* 10	4- 21	D5-K8-I3-15-D2 FOR 64+65+67+		P04B-04*03	182A7-F0/F1	4- 6]	
				66 (1-5) +70 -6+66 -0 EXIT PATH		P04B=06*05	182A7-V3/V2	4- 6/	19 81T 21 TO W3 AND L1
1 1 2 1 1 1 1 1	P02E-04*03	1a2A1-L1/LU			142406	P048≈08*07 P048≈10*09	182A8-M1/M0 182A7-13/12	4= 69 4= 67	19 BIT 04 TO W5, L2, FLTG SIGN
THENON		THENT CIVIL	04- 11	LEGAL WRITE FOR BDP		P04C=02*01	18244-13/12		I9 BIT 19 TO W3 AND [] I9 BIT 06 TO W5. L2. FORCE +
					1A2A06	P04C-04*03	18447-G2/G3	4- 67	19 BIT 17 TO W3 AND L1
1AZAU5	P02E-06/05	14541-H5443	4- 11	READ C OPERAND REQUEST (EDIT+	1A2A06	P04C-06*05	18288=V1/V0	4- 69	19 BIT 05 TO W5, L2, FORCE &
				67(0+1))	142406	P04C-08*07	182A7-T3/T2	4- 67	19 BIT 23 TO W3 AND 11
	0005 00407	1 - 407-63403	, h	NOT (INTERRUPT PRESENT)	142406	P04C-10*09	18248-W2/W3	4- 69	19 BIT 00 TO WS, LZ. COND HEGO
INZAUG	P02E-08*07	14447-C3/C2		MOLITIMERROFI FRESENTY	1A2A06 1A2A06	P04D=02*01 P04D=04*03	162A8-X2/X3 162A7-S3/S2	4- 67 4- 67	19 BIT 01 TO W5, L2, COND REG1 19 BIT 22 TO W3 AND [1
					1A2A06	P04D=06*05	182A7-H3/H2	4- 61	19 BIT 16 TO WE AND L1
TAZAGO	P02E-09#	14244-00	4= 1	BDP FAST MARGIN	142406	P04D=08#07	182A7-F2/F3	4- 67	IS BIT IS TO WE AND LI
		1AZA4-H1	4- 3	BDP SLOW MARGIN	1A2A06	P04D=10*09	1848-E0/F1	4- 69	19 817 02 TO W5. L2. CH OH DB
142400	P05E-05#01	10CA3-11/10		44 0 perup so see 4 1111 101	1A2A06	P04E=02#01	18247-03/02	4- 6/	19 BIT 20 TO WE AND LI
			4- 1	66.0 RESUME TO BOP (ARITH TO)	1A2A06 1A2A06	P04E=04*03	184A8=F1/FU	4- 69	19 BIT 03 TO W5. L2. ZERO SUPR
 ! #24##	P02F=04#03	102A/-F0/F1			142406	P04E=06#05 P04E=08#07	18584-15/13		19 BIT 15 TO W3 AND L1 19 BIT 10 TO W5. L2. SIGNS ≠
	,	· · · · · · · · · · · · · · · · · · ·	4- 5	ILLEGAL WRITE INTERRUPT FF	1A2A06	P04E=10#09	182A8=J2/J3		19 BIT 11 TO MP. FS. INT PLANT
			in the first of the first		1A2A06	P04F-02*01	1848-02/03	4- 69	19 BIT 09 TO WD. LZ. OPERAND=0
142AU5	PU2F-U6#05	1A2A7=H1/40		· · · · · · · · · · · · · · · · · · ·	1A2A06	P04F-04*03	18588-ES/E3		I9 BIT 08 TO WS. LZ. FORC FLTG
			4=2 5	NOT (MASTER CLR +INTERNAL CLR)	142406	P05A=02/01	164A0-S1*S0	4- 59	D5 TO I3 AIT 04
142406	P02F-08/07	14248-P1*P0	4- 21	RNI TO THE NEXT INST FOR -		•		_	9-23 KFV .I
				I LOBET NEXT CITY					9-23 REV J

```
DEFINITION
                        URIGIN
 CONNECTOR
                                                  D5 TO I3 BIT 03
1A2AU6 P05A-04/03
                      182A0-00*01
                                                  D5 TO 13 BIT 00
                                           4- 59
                      1H2A0=B1#R0
1A2A06 P05A-06/05
                                                  D5 TO I3 BIT 02
                      1B2A0-C1*C0
1A2A06 P05A-08/07
                                           4- 59
                                                  D5 TO I3 BIT 01
1A2AU6 P05A-10/09
                      162A0-G1*G0
                                           4- 59 D5 TO I3 BIT 05
                      182AU=XI*XO
1A2A06 P058-02/01
                      1828U=00#01
                                                  D5 TO I3 BIT 08
1A2A06 P058-04/03
                                           4- 61 D5 TO 13 BIT 09
1A2A06 P058-06/05
                      18580-C1*C0
1A2A06 P058-08/07
                                           4- 61
                                                 05 TO 13 BIT 10
                      18280-G1*G0
                      182H0-81*H0
                                           4- 61 D5 TO I3 BIT 11
1A2AU6 P05B-10/09
                                           4- 59 D5 TO 13 BIT 17
1A2AUD P05C=02/01
                      1H2A0-112#113
                                           4- 59 D5 TO I3 BIT 16
                      18240-C3402
1A2AU5 PUSC-04/03
                                           4- 59 D5 TO 13 BIT 15
1A2A06 PUSC-06/05
                      182A0=E24F3
                      182A0=93#82
                                           4- 59 D5 TO I3 BIT 14
1A2AU6 P05C=08/07
                                           4= 59
                                                  05 TO I3 BIT 12
                      Sie#EW-UASB1
1A2AU6 P05C-10/09
                                           4- 57 D5 TO I3 BIT 13
                      18540-X34X5
1A2A06 P05D-02/01
                                           4- 61 D5 TO I3 BIT 20
                      18580-E5#E3
1A2A06 P05D-04/03
                                           4- 61 D5 TO 13 BIT 21
142AU6 P050-06/05
                      182H0=H3#42
                      18280=51#90
                                           4- 61 D5 TO I3 BIT 07
1AZAU6 P05D-08/07
                                           4- 61 05 TO 13 BIT 06
                      18280=X1*X0
142406 P05D=10/09
                      18280-02*n3
                                            4= 61
                                                  DS TO I3 BIT 18
1A2A06 P05E-02/01
                      18280-X34X2
                                           4- 61 D5 TO I3 BIT 22
1A2A05 P05E-04/03
                                           4- 61 D5 TO I3 BIT 19
                      18580-C3*C5
1A2A06 P05E-06/05
                                            4. 61 D5 TO I3 BIT 23
                      18280-W3#WZ
1A2A06 P05E-08/07
                                                  (BUP INSTRUCTION) (NOT A FIELD
                                            4= 45
                      182A6-F34F2
1A2A06 P05E-10/09
                                                   LEGAL CHARACTER)
                                                  ASCII CHAR BIT 1 (BCD TO ASCII)
                      18281-P3/P2
1A2A06 P06A-02#01
                                                  ASCII CHAR BIT 2(BCD TO ASCII)
1A2AU6 P06A=04#03
                      14241-52/53
                                                   ASCII CHAR BIT 4 (BCD TO ASCII)
                                            4- 51
                      18281-W3/W2
142406 P064-06#05
                                                  ASCII CHAR RIT 3(BCD TO ASCII)
ASCII CHAR BIT 6(BCD TO ASCII)
1A2AU6 P06A=08#07
                      18581-X3/XS
1A2A06 P06A-10*09
                      18281-03/02
                                                  ASCII CHAR BIT 5 (BCD TO ASCII)
                      18CH1-03/02
                                            4- 57
1A2AU6 P06B-02*01
                                                  BCU CHAR BIT 1 (ASCII TO BCD)
BCU CHAR BIT 0 (ASCII TO BCD)
1AZA06 P068-04#03
                      18281-E0/F1
                      18481-81/80
142406 P068-06#05
                                                  ASCII CHAR BIT 0 (BCD TO ASCII)
                                            4- 57
1A2A06 P068-08#07
                      18581-H3/H5
                                                  BCU CHAR BIT 3 (ASCII TO BCD)
                      18281-L1/10
1A2AU6 P068-10#09
                                                  BCD CHAR BIT 2 (ASCII TO BCD)
                      18281-10/11
1A2AU6 P06C-02#01
                                                  BCU CHAR BIT 4 (ASCII TO BCU)
1A2AU6 P06C=04#03
                      18281-M0/M1
                                                   BCD CHAR BIT 5 (ASCII TO BCD)
                      18281-P1/P0
1A2A06 P06C-06405
                                                  J3 TO W1 BIT 00
                      182A1-G1#G0
1A2A06 P06C=08/07
                                                  J3 TO WO BIT 00
                                            4- 53
                      182A1-F1#F0
1A2AU6 P06C-10/09
                                            4- 53
                                                  J3 T0 W0 BIT 01
                       182A1-10411
1A2A06 P06D-02/01
                                            4- 53 J3 TO W1 BIT 02
4- 53 J3 TO W1 BIT 03
                      18441-PU*PI
1A2AU6 PU6D=04/03
1A2AU6 P06D-06/05
                       182A1-F2#F3
                                            4- 53 J3 TO WO BIT 02
1A2A06 P06D=08/07
                       182A1-01400
                                            4- 53 J3 TO W1 BIT 01
                      1841-HO#H1
1A2A06 P06D-10/09
                                            4- 53 J3 TO WI BIT 05
1A2AU6 P06E-02/01
                       184A1-02403
                       18241-H3#H2
                                            4- 53 J3 TO W1 BIT 04
1AZAU6 PO6E-04/03
                                            4- 53 J3 TO WO BIT 05
142406 PO6E-06/05
                       18441-P3405
                                            4- 53 J3 TO WO BIT 03
142AU6 P06E-08/07
                      18241-E3#F2
                                            4- 53 J3 TO WO BIT 04
1AZAUD PO6E-10/09
                       182A1-12#13
                                            2- 7!
                                                   BB BIT 3
                       1AUA7-TI#TO
        J020-02/01
144AU6
                                            2- 71
                                                   88 BIT 4
                       1AUA7-L2#1 3
        J02D=04/03
1A4A06
                                            2- 71
                       1AUA/-50451
                                                   88 BIT 5
        J020-06/05
 144406
                                            2- 79
                       1AUAS-TI#TO
                                                  BB BIT 6
1A4AU6
        J020-08/07
                                            2- 79 BB BIT 7
        J0SD-10/09
                       1AVA5-1.241 3
1A4A06
                                            2- 79 HB HIT B
                       1AUA5-SU#S1
        J02E-02/01
 1A4AU6
                                            2- 81 88 BIT 9
 144406
        JU2E-04/03
                       1AUA3-114TO
                                            2- 81 88 BIT 10
                       1AUA3-L2413
1A4AUD J02E-06/05
                       14UA3-50451
                                            2- 81 88 BIT 11
144406
        J02E-08/07
                                            2- 83 B8 BIT 12
        J02E-10/09
                       LAUAL-TI*TU
 1A4AUD
                                            2- 83 BB BIT 13
                       1AUA1-124 3
 1 AHAUD
         102F-02/01
                                            2- 83 B8 BIT 14
 144405
         J02F-04/03
                       1AUA1-50#51
                                            2- 65 NOT MAIN CONTROL READ, BIT 00
        .104A-02*01
                       14088-ru/F1
 144AUS
                                            2- 65 NOT MAIN CONTROL READ, BIT 01
                       14088-F0/F1
1A4AUD J04A-04403
                                            2- 65 NOT MAIN CONTROL READ. BIT 02
 144AU5 JU4A-06405
                       1AUH8-W1/40
                                            2- 67 NOT MAIN CONTRUL READ. BIT 03
 1A4AU6 J04A=08#07
                       IAUH6-FU/FI
```

9-24 Rev J



TABS FOR DISPLAY PANEL

CONNECTOR JI

CONNECTOR J2


CONNECTOR J3

CONNECTORS J4 & J5

CPU CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	CPU CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	CPU CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	CONSOLE CONNECTOR	R PIN		CONSOLE CONNECTO	DR PIN	DESTINATION A11-10
2A1A6~J18	A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C10 C10 C10 C10 C10 C10 C10	\(\lambda \sqrt{\Q/E,BIT 10} \) \(\lambda \sqrt{\Q/E,BIT 11} \) \(\lambda \sqrt{\Q/E,BIT 12} \) \(\lambda \sqrt{\Q/E,BIT 13} \) \(\lambda \sqrt{\Q/E,BIT 13} \) \(\lambda \sqrt{\Q/E,BIT 14} \) \(\lambda \sqrt{\Q/E,BIT 16} \) \(\lambda \sqrt{\Q/E,BIT 17} \) \(\lambda \sqrt{\Q/E,BIT 18} \) \(\lambda \sqrt{\Q/E,BIT 19} \) \(\lambda \sqrt{\Q/E,BIT 20} \) \(\lambda \sqrt{\Q/E,BIT 21} \) \(\lambda \sqrt{\Q/E,BIT 21} \) \(\lambda \sqrt{\Q/E,BIT 25} \)	J1	A1 A2 A3 A4 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B10 C1 C2 C3 C4 C7 C8 C9 C10 D10 D10 D10 D10 D10 D10 D10 D	DS2-5 DS2-4 DS2-3 DS3-5 DS3-5 DS3-5 DS3-4 DS4-5 DS4-4 DS4-3 DS5-5 DS5-4 DS5-3 DS6-5 DS6-4 DS7-3 DS7-5 DS7-4 DS7-3 DS8-5 DS8-4 DS5-3 DS8-6 DS8-1 DS8-1 DS8-1 DS8-1 DS8-1 DS8-2 DS8-1 DS8-3 DS8-1 DS8-3 DS8-1 DS8-3 DS8-1	2A1A6-J20	A1—A2 A3—A4 A5—A6 A6—A7 A8—A9—A10—B1 B2—B3—B4—B5—B6—B7 B8—B9—B10—C1—C2 C3—C4—C5—C6—C7—C8—C9—C10—D1—D2—D3—D4—D5—D6—D7—D8—D10—E1—E2—E2—E2—E2—E2—E2—E2—E2—E2—E2—E2—E2—E2—	B ^b , F, LJA-BIT 10 B ^b , P, LJA-BIT 11 B ^b , P, LJA-BIT 12 B ^b , P, LJA-BIT 12 B ^b , P, LJA-BIT 13 B ^b , P, LJA-BIT 13 B ^b , P, LJA-BIT 14 SPARE F + C, BIT 00 F + C, BIT 01 F + C, BIT 02 DIGIT 0 BKGRD LT F + C, BIT 03 F + C, BIT 04 F + C, BIT 05 DIGIT 1 BKGRD LT F + C, BIT 06 F + C, BIT 07 F + C, BIT 10 F + C, BIT 10 F + C, BIT 11 DIGIT 3 BKGRD LT F + C, BIT 11 DIGIT 3 BKGRD LT F + C, BIT 12 F + C, BIT 12 F + C, BIT 15 F + C, BIT 16 F + C, BIT 17	J2	A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 D10 D2 D3 D4 D5 D6 D7 D7 D8 D7 D8 D7 D8 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9	DS11-5 DS11-4 DS11-3 DS12-5 DS12-4 DS12-3 DS13-5 DS13-4 DS13-3 DS14-5 DS14-4 DS15-5 DS15-4 DS15-3 DS17-5 DS17-7 DS18-5 DS18-4 DS19-3 DS19-7 DS20-5 DS20-4 DS20-3 DS20-7 DS21-5 DS21-7 DS22-5 DS22-7 DS22-3 DS22-7 DS23-4	2A1A6-J22	A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 C2 C3 C4 C7 C8 C9 C10 D1 D2 D3 D4 D5 D6 D7 D6 D7 D7 D8 D7 D8 D7 D7 D8 D7 D8 D7 D8 D7 D8 D7 D8 D7 D8 D8 D8 D8 D8 D8 D8 D8 D8 D9 D8 D9 D8 D9 D8 D9 D8 D9 D8 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9	CHAN 2 REJECT CHAN 3 REJECT CHAN 4 REJECT CHAN 6 REJECT CHAN 7 REJECT CHAN 7 REJECT CHAN 1 INT CHAN 2 INT CHAN 3 INT CHAN 4 INT CHAN 5 INT CHAN 5 INT CHAN 6 INT CHAN 7 INT CHAN 7 INT CHAN 7 INT CHAN 7 PAR ERR CHAN 1 PAR ERR CHAN 1 PAR ERR CHAN 2 PAR ERR CHAN 3 PAR ERR CHAN 5 PAR ERR CHAN 5 PAR ERR CHAN 6 PAR ERR CHAN 7 PAR ERR CHAN 1 PAR ERR CHAN 5 PAR ERR CHAN 6 PAR ERR CHAN 7 PAR ERR CHAN 1 PAR ERR CHAN 1 PAR ERR CHAN 5 PAR ERR CHAN 1 PAR ERR CHAN 5 PAR ERR CHAN 1 PAR ERR CHAN 1 PAR ERR CHAN 1 PAR ERR CHAN 5 PAR ERR CHAN 1 PAR ERR CHAN 1 PAR ERR CHAN 1 PAR ERR DNITTOR STATE INT ENABLED READ NEXT INST READ ADDRESS READ OPERAND STORE	J3 A	A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 C1 C2 C3 C4 C5 C6 C7 C7 C8 C9 C10 D1 D2 D3 D4 D5 D6 D7 D7 D8 D7 D8 D7 D8 D8 D8 D8 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9 D9	A04-1 A04-2 A04-3 A04-4 A04-5 A04-6 A02-3 A02-5 A02-6 A03-1 A03-2 A03-3 A01-1 A01-2 A01-3 A01-5 A01-6 A02-1 A02-2 A03-3 A01-4 A01-5 A01-6 A02-1 A02-2 A03-3 A04-4 A04-5 A01-1 A05-6 A06-4	A2P4	A1 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 V D10 E1 E2 E3 E5 E6 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7	SELECT EL REG SELECT A REG SELECT Q REG SELECT P REG SELECT B1 REG SELECT B2 REG SELECT B3 REG SELECT LJA REG SELECT CIR NOT USED TYPE LOAD TYPE LOAD TYPE DUMP NOT USED ISR,BIT 1 (SW) ISR,BIT 1 (SW) ISR,BIT 2 (SW)	T	A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 C1 C2 C3 C4 C5 C5 C7 C6 C7 C7 C7 C7 C7 C7 C7 C7 C7 C7	A12-14 A12-15 A12-13 A12-12 A12-11 A12-10 A10-12 A10-11 DS10-12 DS10-8 DS10-10 DS10-11 DS16-3 DS16-6 DS16-7 DS16-9 DS16-2 DS16-5 A11-13 A11-12 S5-2 S6-2 S7-2 S8-2 S1-2 S2-2 S4-2
↓ 2A1A6-J18	E3 E4 E5 E6 E7 E8 E9 E10 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10	SPARE ÚSR BKGRD LT ÚSR LT, BIT 0 ÚSR LT, BIT 1 ÚSR LT, BIT 2 ISR LT, BIT 0 ISR LT, BIT 1 ISR LT, BIT 1 ISR LT, BIT 2 NOT USED	V J1	E3 E4 E5 E6 E7 E8 E9 E10 F1 F2 F3 F6 F7 F8 F9 F10	DS26-7 DS26-5 DS26-4 DS26-3 DS27-5 DS27-4 DS27-3	V 2A1A6-J20	E3 E4 E5 E6 E7 E8 E9 E10 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10		J2	E3 E4 E5 E6 E7 E8 E10 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10	DS23-3 DS23-7 DS24-5 DS24-4 DS24-3 DS24-7	2A1A6-J22	E3 E4 E5 E6 E7 E8 E9 E10 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10	CHAN 2 READ CHAN 3 READ CHAN 4 READ CHAN 6 READ CHAN 7 READ CHAN 0 WRITE CHAN 1 WRITE CHAN 2 WRITE CHAN 3 WRITE CHAN 4 WRITE CHAN 5 WRITE CHAN 5 WRITE CHAN 7 WRITE CHAN 0 REJECT CHAN 1 REJECT NOT USED	J3	E3 E4 E5 E6 E7 E8 E9 E10 F1 F2 F3 F4 F5 F7 F8 F9 F10	A06-5 A06-6 A07-1 A07-2 A07-3 A07-4 A05-1 A05-2 A05-3 A05-4 A05-5 A05-6 A06-1 A06-2 A03-5 A03-6	A2P4 CONSOLE CONNECTO A2P5	F9 F10 R PIN A B C D E F H J K L M N P R	SIGNAL	CONSOLE CONNECTO J5	F10	DESTINATION J1-D3 J1-C2 J1-C3 J1-C4 A11-3 D59-5 D59-4 D59-3 A10-2 A10-3 A08-6 A08-5 A10-6 A11-4

PAGE 10+2

Rev. A




CONNECTOR JI


CONNECTOR J2


CONNECTOR A2P4

CONNECTOR A5PI

CPU COMMECTOR	PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	CPU CONN	NECTOR	PIN	SIGNAL* DEFINITION	CONNE		PIN	DESTINATION	CONSOLE CONNECTOR	R PIN	SIGNAL DEFINITION	CONSOL		PIN	DESTINATION	CONSOL		PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
1A4A6-J17.	A1 A2	BDP MODE EXEC MODE	J <u>1</u> ↑	A1 A2	S31-3 S41-3	1A4A	\6-J15	A1 A2	GO (NC) GO	J2 ↑	2	A1 A2	S36-3 S36-5	ASSY 2-J	4 A1 A2	GO SW LT SW/EN CONT SW LT	A2P4	1	A1 A2	DS36÷4 DS26-4	ASSY 5			NOT USED	A5P1	A1	
	A3	SEL JUMP 1		A3	\$9-3			А3	STOP (NC)			A3	S35-3		A3	STOP SW LT			A3	DS35-4	1 1		ÎΙ	Î	1 1	T	
	A4 A5	SEL JUMP 2		A4	S8-3			A4	STOP			A4	\$35-5		A4	AUTO DUMP SW LT			A4	DS17-4				1			
	A6	STO CY STEP STO CY STEP (NC)		A5	S38-5		l	A5	MASTER CLR			A5	S20-5		A5	AUTO LOAD SW LT		1	A5	DS32-4							
	A7	SPARE (NO)	1 1	A6 A7	S38-3		[.	A6	SPARE			A6			A6	FINISH SW LT			46	DS11-4		1					
	A8	SPARE		A8				A7 A8	SPARE SWEEP PF			A7	543.00		A7	REPEAT SW LT			47	DS2-4		1					
	A9	SEL STOP		A9	S29-3			A9	ENTER PF			A8 A9	S13-C2 S13-B2		A8 A9	DIS STO PRO SW LT			48	DS39-4		ı					
	A10	SPARE	1	A10	""			A10	KYBD SEL B3			A10	S13-J2		A10	ENT AUTO PROG SW LT			49 410	DS33-4							
	B1	SELECT A DIS		B1	S4-D1			В1	KYBD SEL B2			B1	S13-K2		B1	SEL EL DIS LT	ı		31	S4-A4							
	B2	SELECT Q DIS		B2	S4-C1			B2	KYBD SEL B1			B2	\$13-K2		B2	SEL A DIS LT			32	S4-A4 S4-D4		ı					
	83	SELECT EU DIS		ВЭ	S4-B1			83	KYBD SEL P			83	S13-M2		B3	SEL Q DIS LT			33	S4-C4		l					
	84	SELECT EL DIS		B4	S4-A1			B4	KYBD SEL A			84	S13-I2		B4	SEL EI DIS LT	1		34	S4-B4		-					
	B5 B6	PAR INT PAR STOP		B5	S30-3	1		85	KYBD SEL Q			85	S13-H2		B5	SEL P'DIS LT	İ		35	S5-F4		-					
	B7	SEL JUMP 3		B6 87	S40-3 S7-3			B6	ENTER			B6	S13-F2		B6	SEL B1 DIS LT		, -	36	S5-E4							
	88	SEL JUMP 4		B8	S16-3		***************************************	87 88	SWEEP WRITE STO	1		B7 88	\$13-G2		B7	SEL B2 DIS LT			37	S5-D4							
	B9	AUTO STEP		B9	S28-3			B9	READ STO	l		B9	S13-D2 S13-E2		B8 B9	SEL B3 DIS LT SEL LJA DIS LT			88	S5-C4							
	B10	AUTO STEP (NC)		B10	S28-5			B10	SPARE	1		B10	313-62		B10				39	S5-B4 S5-A4			v	V HOED		\ \\	
	C1	SPARE		C1				C1	SW/EN CONT (NC)			C1	\$26-3		C1	NOT USED			10	33-A4		C		NOT USED SPARE		B10 C1	
1 1	C2	DIS ADV P		C2	S27-3			C2	SW/EN CONT	1		C2	S26-5		Â	A		1	Ā				1 3	A A		A I	
	C3	AUTO DUMP		C3	\$17-5	1		C3	NO DIGIT SEL (NC)	1		C3	S23-A2		11				T				T I	Î		ΙĨΙ	
	C4 C5	AUTO DUMP (NC) SPARE		C4	S17-3			C4	DIGIT ZERO SEL	1		C4	A01-12									1					
	C6	SPARE		C5 C6				C5	DIGIT, BIT 0			C5	A01-13					1									
	C7	SPARE		C7				C6 C7	DIGIT, BIT 1			C6	A01-14							1							
	C8	SELECT P DIS		C8	S5-F1			C8	DIGIT, BIT 2 KYBD CLEAR			C7 C8	A01-15 S25-3												1 1		
	C9	SELECT LJA DIS		C9	S5-B1			C9	TRANSFER (NC)	1		C9	S21-2				1			1							
	C10	SELECT CIR DIS		C10	S5-A1			C10	TRANSFER			C10	S21-2 S21-3	1 1			ĺ			1			V	¥ SPARE		V	
	D1	SEL JUMP 5		D1	S15-3			D1	SPARE	İ		D1	321.3							1		D		DIS STO PRO		C10 D1	S39-5
	D2	SEL JUMP 6		D2	S14-3			D2	SPARE			D2										D		PARE		D2	339-3
	D3 D4	INST STEP		03	S37-5			D3	SPARE		- 1	03					l	- 1				D.		NT AUTO PROG		D3	S33-5
	D4 D5	INST STEP (NC) EXT CLEAR		D4	S37-3			D4	PWR-ON MC	-		D4	A5P1-D4				İ	- 1				D.		WR-ON MC		D4	J2-04
	D6	INT CLEAR		D5 D6	\$18-5 \$19-5			D5	SPARE SPARE			05					-					D:	5 E	NCODE FCN (NC)		D5	S3-5
	D7	AUTO LOAD		D7	S32-5		-	D6 D7	COM VOLT LEVEL	- 1		D6 D7	TB1-5					- 1				De		UTO STEP RATE		D6	R1-2
	D8	AUTO LOAD (NC)		D8	S32-3			08	COM VOLT LEVEL	- 1		D8	TB1-5	1 1			ı					D		PARE		D7	
	D9	COM VOLT LEVEL		D9	TB1-3			D9	BRKPT-BPI			D9	S6-F8			1		- 1		1		D8	1	PARE RITE STO		D8	0.17.00
	010	COM VOLT LEVEL		D10	TB1-3		1	D10	BRKPT-BPO			010	S6-F6		D10	NOT USED		n-	10	1		D9		PARE		D9 D10	S13-D2
	E1	COM VOLT LEVEL		E1	TB1-6	1	1 1	E1	BRKPT-REG			E1	S6-F3		E1	TYPE LOAD SW LT		E		DS10-4		E		RKPT.BIT 5		E1	S6-B4
	E2 E3	COM VOLT LEVEL		E2	TB1-6			E2	BRKPT-STO	1		E2	S6-F1		E2	TYPE DUMP SW LT	-	E		DS1-4		Ez		RKPT.BIT 4			S6-86
	E4	SELECT B1 DIS SELECT B2 DIS		E3 E4	\$5-E1			E3	SPARE			E3			E3	SPARE		E3		1		E3		RKPT,BIT 3			S6-B8
	E5	SELECT B3 DIS		E5	S5-01 S5-C1			E4	BRKPT,BIT 14			E4	S6-E4		E4	SPARE		E4		1		E4		RKPT,BIT 2			S6-A4
	E6	SPARE SPARE		E6	37-01			E6	BRKPT,BIT 13 BRKPT,BIT 12			E5	S6-E6		E5	SPARE	ı	E:				E5		RKPT,BIT 1		E5	S6-A6
	E7	ISR, BIT O TO DIS		E7	A2P4-E7			E7	BRKPT, BIT 11	1		E6 E7	S6-E8 S6-D4	1 1	E6 E7	SPARE		E				E6	1	RKPT,BIT 0		E6	S6-A8
	E8	ISR, BIT 1 TO DIS		E8	A2P4-E8			E8	BRKPT,BIT 10			E8	S6-D6		E8	ISR SW, BIT 0 ISR SW, BIT 1		E		J1-E7		E7		ANUAL INT (NC)			S34-3
	E9	ISR, BIT 2 TO DIS		E9	A2P4-E9			E9	BRKPT, BIT 09			E9	S6-D8		E9	ISR SW, BIT 2		E8		J1-E8 J1-E9		E8	- 1	ANUAL INT YPE CLEAR (NC)			S34-5
		CLR ISR TO DIS		£10	A2P4-E10			E10	BRKPT,BIT 08			E10	S6-C4		E10	CLR ISR SW		E		J1-E10		E1		YPE CLEAR (NC)			S12-3 S12-5
1 1	F1 F2	OSR, BIT O TO DIS		F1	A2P4-F1			F1	BRKPT, BIT 07			F1	S6-C6		F1	OSR SW, BIT O		F		J1-F1		F1		INISH (NC)			512-5 S11-3
	F3	DSR, BIT 1 TO DIS		F2 F3	A2P4-F2			F2	BRKPT, BIT 06	Ì		F2	S6-C8		F2	ØSR SW, BIT 1		F2	2	J1-F2		F2		INISH			S11-5
	F4	CLR ØSR TO DIS		F4	A2P4-F3 A2P4-F4		1 1	F3	BRKPT, BIT 05			F3	S6-B4		F3	DSR SW, BIT 2		F3	3	J1-F3		F3	RE	EPEAT (NC)		F3	S2-3
	F5	SPARE		F5	ME1-4-F4			F4	BRKPT,BIT 04 BRKPT.BIT 03			F4 F5	S6-86		F4	CLR ØSR SW		F4		J1-F4		F4	1	EPEAT		F4	S2-5
	F6	SPARE		1				F6	BRKPT, BIT 02			F6	S6-B8 S6-A4		F5 F6	NOT USED	1	F				F5		YPE DUMP (NC)			S1-3
	F7	SPARE		↓	Independent	1 1		F7	BRKPT, BIT 01	- }		F7	S6-A6		F7	NOT USED NOT USED		1				F6		YPE DUMP			S1-5
	F8	SPARE		FB	and the same of th			F8	BRKPT, BIT OO	Ī		F8	S6-A8		F8	NOT USED						F8	1 ' '	YPE LOAD (NC) YPE LOAD			\$10-3
	F9	NOT USED	v	F9		1		F9	NOT USED	V		F9		↓	F9	NOT USED	↓		ll			F9		DT USED		F8	\$10-5
1A 4 A6-J17	F10	NOT USED	J1	F10		1A4A6	-J15	F10	NOT USED	J2	[F10	1	ASSY 2-J4	F10	NOT USED	A2P4	F1	io		ASSY 5-	J1 F1	O NO	DT USED		F10	
L		1	l											L				1	1		1						









ALTERNATE

TERMINAL DESIGNATIONS FOR INDICATOR/SWITCHES

PAGE 10-4 Rev. G

^{*} SIGNALS RESULT FROM NORMALLY OPEN SWITCH CONTACTS UNLESS OTHERWISE INDICATED (NC).





TABS FOR TYPEWRITER LOGIC CHASSIS

CONNECTOR JI


CONNECTOR J2


CONNECTOR J3


CONNECTOR J4


CONSOLE	SIGNAL*	CONSOLE CONNECTOR	PIN	DESTINATION	CONSOLE CONNECTOR PIN	SIGNAL* DEFINITION	CONSOLE: CONNECTOR	PIN	DESTINATION	CPU CONNECTOR	PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	TYPE CONNECTO	R PIN	SIGNAL DEFINITION	CONSOLE CONNECTO	R PIN	CHASSIS DESTINATION
	DIS STO PRO SW NOT USED ENT AUTO PROG SW PWR-ON MC ENCODE FCN SW AUTO STEP RATE SPARE WRITE STO SPARE BRKPT, BIT 5 BRKPT, BIT 4 BRKPT, BIT 3 BRKPT, BIT 1 BRKPT, BIT 1 BRKPT, BIT 1 BRKPT, BIT 0 MAN.INT (NC) MAN.INT (NC) MAN.INT TYPE CLR (NC) TYPE CLR FINISH (NC) FINISH REPEAT (NC) REPEAT TYPE DUMP TYPE LOAD NOT USED	J1 J1 DPEN SWITCH	A1 C10 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 E1 E2 E3 E4 E5 E6 E7 F7 F8 F9 F10	J3-D1 J3-D3 TB1-5 A02-C1 A05-B0 J3-D9 J3-E1 J3-E2 J3-E3 J3-E4 J3-E5 J3-E6 J3-E7 J3-E8 J3-E9 J3-F1 J3-F2 J3-F3 J3-F4 J3-F5 J3-F5 J3-F6 J3-F7 J3-F8	TERMINATOR A1 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 C2 C3 C4 C5 C6 C7 C8 C9	TYPE DATA, BIT O TYPE DATA, BIT O TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE DATA, BIT 2 TYPE DATA, BIT 2 TYPE DATA, BIT 3 TYPE DATA, BIT 3 TYPE DATA, BIT 3 TYPE DATA, BIT 5 TYPE D	J2 TYPE- WRITER CABLE TERMINA- TION	A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B6 B7 B8 B9 C1 C2 C3 C4 C5 C6 C7 C8 C9	A04-D1 A04-D0 A04-I0 A04-I0 A04-I0 A04-I0 A04-V1 A04-W0 A04-W1 A04-W0 A04-V2 A04-V3 A07-N0 A07-W0 A07-W1 A07-H0 A07-H1 A07-D0 A07-D1 A07-D0 A05-J0 A05-J0 A05-J0 A05-E1 A07-N3 A07-N2	2A1A6-J16	A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C2 C3 C4 C5 C6 C7 C7 C8 C9 C10 D1 D2 D3 D4 D5 D6 D7 D7 D8 D7 D8 D7 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	TYPE DATA, BIT O TYPE DATA, BIT O TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE DATA, BIT 2 TYPE DATA, BIT 3 TYPE DATA, BIT 3 TYPE DATA, BIT 3 TYPE DATA, BIT 3 TYPE DATA, BIT 4 TYPE DATA, BIT 5 TYPE DATA, BIT 5 TYPE DATA, BIT 5 TYPE DATA, BIT 5 TYPE DATA, BIT 6 TYPE DATA, BIT 6 TYPE DATA, BIT 7 TYPE DATA, BIT 7 TYPE DATA, BIT 7 TYPE DATA, BIT 5 TYPE DATA, BIT 5 TYPE DATA, BIT 5 TYPE DATA, BIT 5 TYPE DATA, BIT 5 TYPE DATA, BIT 6 TYPE DATA, BIT 6 TYPE DATA, BIT 7 TYPE DATA, BIT 7 TYPE DATA, BIT 7 TYPE DATA, BIT 6 TOTAL TYPE TO THE TO TYPE DATA (NC) TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE DATA, BIT 1 TYPE CLEAR FINISH (NC) TYPE DATA, BIT 1 TYPE	J3 ^	A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B3 B4 B5 B6 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 D1 D2 D3 D4 D5 D6 D1 D2 D3 D4 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7 E7	J1-01 J1-03 TB1-5 J1-09 J1-E1 J1-E2 J1-E3 J1-E4 J1-E5 J1-E6 J1-E7 J1-E8 J1-E9 J1-E10 J1-F1 J1-F2 J1-F3 J1-F4 J1-F5 J1-F6 J1-F7 J1-F8	ASSY 7-ASSY 2-	BCDEFHJKLMNPRSTUVWXYZabodefhjkmnprstuvwxyzABCDEFHABCDEFHJKLMNP	NOT USED U.CASE SWITCH L.CASE SWITCH	IC	ABCOEFHJKLMNPRSTUVWXYZ@bc hjkmnprotuvwxyzABCOEFHABCOEFHJKLMNPR	A00-X3 A00-L3 A00-L3 A00-C3 A00-G3 A00-G3 A00-F3 A00-C0 T82-1 A00-U0 A00-F0 A00-L0 A00-F0 A00-L0 A00-F0 A00-L0 A00-T0 A00-W0 A07-L3 A05-A1 A07-C1 A02-A3 TB1-10 TB1-10 A02-U1 A04-A0 A04-K1 A04-N0 A04-W3 A04-W2 A04-W1 A05-A2 A02-C0 A02-E0 A02-F1 A02-F1 A00-N3 A00-N3 A00-N3 A00-P3 A00-P3 A00-P3 A00-C3 TB1-9 TB1-4 A07-C3

PAGE 10-8 Rev. A




















2 Fake Rasume Switch in bonsole DELAY OSC 10 MS TYPEWRITER CODE ØR 1432 013 BH 0 D24 B22 012 ØR 1400 148 A24 NO < D801 ______< I562 11 S3< K065 1.33 K -**√√√→** +6 v SPACE **₹ 5.1** K DELAY OSC 10 MS -10 V2 K064 CASE STATUS >A3 UPPER 0,01 µF 4 OAØ -**^** +6 ∨ M1< D809 _____ D807 € 5.1 K (5) ØR 1402 148 _____SO < D802 I652 > A RI < D803 RO < D804 TAB
ØR
1425
D 24
A 20
13
A (3) 1108 > NI K033 I105 K034 > Ø0 <u>01</u>< D806 TYPEWRITER CODE * DO A02-DO NOT CRG RET. LWR CASE STATUS FROM SW LOWER CASE SHIFT UPPER CASE SHIFT 10-21 ØR 1403 04 D24 A32 3 NO CASE A3 A7P1-Z C3 A00-V1 BIT 6 12 I409 5 034 11 A44 4 10-37 I103 >T3 D3 A00-S0 J0 A00-E0 J3 A07-B0 (TYPE CODE NOT BIT 1) (SPACE)
TYPE NOT BUSY K032 > U2 10-37 AND I656>T2 BCD TO TW CODE - NOT BIT O KO A03-BO KI A00-KO 10-35 103 >L3 | UPPER | 6 | 5 | K032 >M3 | 10 | T408 | 5 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | 12 | B | 2 | 5 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T657 >K3 | T6 CODE NOT BIT 1) (TAR)
BCD TO TW CODE - NOT UP. CASE K3 A03-C0 L0 A07-R0 SHIFT TO UP. CASE
BCD TO TW CODE - NOT BIT 1
NOT TYPE DUMP K033 > U3 10-17 SHIFT TO UPPER IO CASE L1 A03-E0 L3 A07-X2 10-35 AND (TYPE CODE NOT BIT 0) (TYPE CODE NOT BIT 2) (CRG RET) M0 A00-W1 10-37 12 CASE M1 A00-M0 M3 A07-V0 N0 A00-W3 10-37 (TYPE CODE NOT BIT 2) (BKSP) NOT TW ENABLE (TYPE CODE NOT BIT 0) (PRINT) 10-17 10-37 (2) N1 A07-G3 TYPE BUSY 10-17 -R2 < II06 III8>X3 10 ØR R3< K034 00 A07-V1 10-17 NOT PRINT ØR BZ 1419 13 O 148 A40 12 BCD TO TW CODE - NOT BIT 2 NOT LWR CASE STATUS LOWER 3 CASE SHIFT 0.15 01 A03-E1 03 A06-B3 10-35 10-27 XI < I106 P0 A03-D0 P1 A03-D1 BCD TO TW CODE - NOT PARITY BCD TO TW CODE - NOT BIT 3 ØR 1412 D24 B02 10-17 10-17 TYPE LOAD + TYPE DUMP MASTER CLEAR K039 > Q3 P2 A07-P0 P3 A07-D3 C3 < D812 IOO μSEC QU A03-C1 Q1 A00-B2 Q3 A07-F0 10-35 10-37 BCD TO TW CODE - NOT BIT 4 (TYPE CODE NOT BIT 5) (PRINT) (TYPE CODE NOT BIT 5)(PRINT)
TYPE BUSY
(TYPE CODE NOT BIT 3)(PRINT)
(TYPE CODE NOT BIT 2)(PRINT)
NOT CHANGE CASE
(TYPE CODE NOT BIT 1)(PRINT)
(TYPE CODE NOT BIT 4)(PRINT) 10-17 RO A00-H3 R1 A00-M3 R2 A07-G0 10-37 R3 A07-S0 S0 A00-S3 10-17 10-37 10-37 CASE B34 0 12 P2 II07 S1 A00-G3 ØR I414 D24 B03 ØR 14|3 D24 B03 S2 A06-C2 S3 A07-C0 10-27 10-17 LWR CASE STATUS 0C+LC 0R 1430 148 148 15 1 TO A00-D0 T1 A03-B1 10-37 10-35 PARITY BCD TO TW CODE - NOT BIT 5 D3 < D813 10-35 BCD TO TW CODE - NOT LWR CASE NOT TYPE DUMP 12 A03-A0 1654 >QO 013 -(3) I120 > wo **-(2)** Ul A7pl-f U2 A07-Ul NOT END OF TW LINE ΑU Ο 10-17 U3 A07-T1 VU A07-T0 10-17 10-17 TW ENABLE (TW EN) (TW DUMP + CONT BUSY) VI < D811 END OF TW LINE >U I655 >T AUTO. CRG RET. V1 A07-B1 10-17

V2 A07-X3

W0 A07-12 W1 A07-F2 X0 A07-E0

X1 A07-Q0

X2 A07-H3

X3 A07-E3

* TERM NOT IN CROSE

10-17 10-17

10-17 10-17

10-17

10-17

(TYPE BUSY) (TW DUMP)

I658 > PO

CRG RET >DO

II08 >X2

MASTER CLEAR NOT AUTO. CRG RET. SHIFT TO LWR CASE TYPE BUSY MASTER CLEAR

NEV N

10-19 1º

C 60181000

SEE NEXT PAGE FOR ADDITIONAL LOGIC ON THIS MODULE

CASE CONTROL AND DECODING,

LOC:A02 PART NO. 18640300


AND TYPE CODE PRINT ENABLES

CONTROL DATA

C. RPURATION

DEVELOPMENT

DIVISION



CONTROL DATA	TITLE		PRO	DUCT		
CORPORATION	SPECIAL I	FUNCTION	SIZE			REV.
DEVELOPMENT			C	601810		N
DIVISION	LOC: AO2 F	PART NO. 18640300	SHE	ET	PAGE (0-21

* LOWER CASE Z

10-23

10-23 10-23

10-23 10-53 10-23

TAB

FROM ENCODE FCN SW. FROM CRG RET. CONTACT NOT CRG RET. BACKSPACE FROM SPACE CONTACT

FROM SPACE CONTACT
UPPER CASE SHIFT
SPACE
FROM LWR CASE SHIFT CONTACT
FROM UP. CASE SHIFT CONTACT
CARRIAGE RETURN
CARRIAGE RETURN
TAB
FROM BACKSPACE CONTACT
TAR


A0 A07-53 B0 A04-C0 B1 A07-F3

B1 A07-F3 B2 A04-V0 C0 A7P1-Z* C1 A5J01D-05 D0 A7P1-CC D0 A02-U0 D1 A04-P1 E0 A7P1-AA

E1 A04-C1 F0 A04-H1 F1 A7P1-FF G1 A7P1-EE

HO A04-PO HI A04-BI IO A04-BO II A7PI-BB

J1 A04-H0



DELAY OSC IO MS QAE

\$ 1.33 K


0.01 uF


0.01 µF


10-22 Rev A

L0 A03-83 10=33 10=25 10=25 O REG NOT BIT 2 O REG NOT BIT 2 MO A05-U3 O REG BIT 2 NOT DATA TO O REGISTER NOT BIT 1 FROM TW M1 A07-X1 N0 A7P1-t* 10-17 N1 A03-C3 10-33 O REG BIT 2 TW O REG BIT 03 7-A EL/SLEA SM A04-Q1 2A1A6J15/J16 A-7 28189-R0 N3 A5J2/J3 A-8 A04-00 24146J15/J16 A-8 28189-R1 00 A5J2/J3 A-5 TW O REG BIT 02 FROM BC A04-02 2A1A6J15/J16 A-5 28189-L0 01 A5J2/J3 A-6 A04-03 2A1A6J15/J16 A-6 28189-L1 02 A5J2/J3 A-5 6-27 TW 0 REG BIT 02 A04-00 2A1A6J15/J16 A-5 28189-L0 03 A5J2/J3 A-6 6-27 A04-01 2A1A6J15/J16 A-6 2B1B9-L1 6-2 6-27 P0 A02-H0 P1 A02-D1 10-21 CARRIAGE RETURN BACKSPACE P3 A06-E1 00 A5J2/J3 A-8 10-31 TYPE TO BCD CODE - NOT BIT 3 A04-N3 2A1A6J15/J16 A-8 2B1B9-R1 6-27 Q1 A5J2/J3 A-7 A04-N2 TW 0 REG BIT 03 FROM BC 2A1A6J15/J16 A-7 2B1B9-R0 6-27 4D6-B1 10-31 28189-R0 03 A06-B1 TYPE TO BCD CODE - NOT BIT O RU A03-L3 R1 A05-B2 O REG NOT BIT 3 O REG NOT BIT 3 10-25 E-A EL/SLZA SA TW O REG BIT 01 A04-I1 2A1A6J15/J16 A-3 2B1B9-G0 6-27 R3 A5J2/J3 A-4 A04-I0 2A1A6J15/J16 A-4 2B1B9-G1 6-2 6-27 10-33 S0 A03-03 S1 A05-M3 O REG BIT 3 10-25 O REG BIT 3 S2 A5J2/J3 A-1 A04-D1 TW O REG BIT 00 2A1A6J15/J16 A-1 2B1B9-D1 6-27 S3 A5J2/J3 A-2 A04-D0 2A1A6J15/J16 A-2 28189-00 6-27 10-33 TO A03-13 O REG NOT BIT 4 T1 A05-C2 10-25 O REG NOT BIT 4 O REG NOT BIT 5 12 A05-D2 T3 A06-C1 10-31 TYPE TO BCD CODE - NOT BIT 1 U0 A07-V2 10-17 NOT TYPE DUMP NOT BIT 4 FROM TW U2 A7P1-V* NOT BIT 5 FROM TWO REG NOT BIT 5 VU A02-82 10-21 SPECIAL FON V1 A07-X0 V2 A5J2/J3 B-1 NOT DATA TO O REGISTER TW O REG BIT 05 FROM BC A04_H2 2A1A6J15/J16 B=1 28189-W0 6-27 V3 A5J2/J3 B-2 A04-H3 2A1A6J15/J16 B-2 28189-W1 6-27 WO A5J2/J3 A-10 A04-J2 2014-0115/J16 A-10 ZB1B9-X1 W1 A5U2/J3 A-9 A04-J3 TW O REG BIT 04 FROM BC 28189-X0 6-27 w3 A7P1=U NOT BIT 3 FROM TW X0 A03-13 X1 A05-13 10-33 10-25 O REG BIT 4 X2 A05-J2 X3 A05-H3 10-25 O REG BIT 5 O REG BIT 5











+0.9/ "0"


Control or the state of the sta




TW TO BCD CODE SEL - NOT X1
TW TO BCD CODE SEL - NOT X0
NOT LWR CASE STATUS
LWR CASE STAUS
TW TO BCD CODE SEL - NOT X2
TW TO BCD CODE SEL - NOT X3
TW TO BCD CODE SEL - NOT X5
TW TO BCD CODE SEL - NOT X4
TW TO BCD CODE SEL - NOT X4
TW TO BCD CODE SEL - NOT X4
TW TO BCD CODE SEL - NOT X4
TW TO BCD CODE SEL - NOT X4
TW TO BCD CODE SEL - NOT X4
TW TO BCD CODE SEL - NOT X6
TW TO BCD CODE SEL - NOT X6
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7
TW TO BCD CODE SEL - NOT X7 A3 A05-V2 B2 A05-W3 B3 A02-03 C2 A02-S2 C3 A05-V3 D2 A05-V3 C3 A05-W2 E2 A05-S3 E3 A05-H2 10-25 10-25 10-19 10-25 10-25 10-25 10-25 F2 A05-T2 F3 A05-S2 G2 A05-N3 G3 A05-F2 H2 A05-O3 H3 A05-O3 I2 A05-O2 10-25 10-25 10-25 10-25 10-25 10-25 13 A05-L3 J2 A05-G2 TW TO BCD CODE SEL - NOT 5X
TW TO BCD CODE SEL - NOT 4X J2 A05-K2 K2 A05-E2 K3 A05-K3 L2 A05-K3 L3 A05-J3 M2 A05-L2 M3 A05-C3 N2 A05-G3 10-25 10-25 10-25 TW TO BCD CODE SEL - NOT 1x
TW TO BCD CODE SEL - NOT 4x
TW TO BCD CODE SEL - NOT 5x
TW TO BCD CODE SEL - NOT 1x
TW TO BCD CODE SEL - NOT 1x 10-25 10-25 10-25 10-25 10-25 10-25 10-25 10-25 TW TO BCD CODE SEL - NOT 5X
TW TO BCD CODE SEL - NOT 3X
TW TO BCD CODE SEL - NOT 3X
TW TO BCD CODE SEL - NOT 2X
TW TO BCD CODE SEL - NOT 3X N3 A05-A3 O2 A05-B3 03 A05-12 P3 A05-F3 TW TO BCD CODE SEL - NOT OX TW TO BCD CODE SEL - NOT 7X TW TO BCD CODE SEL - NOT 0X TW TO BCD CODE SEL - NOT 7X S3 A05-H3 U3 A05-E3




+ 6 VOLTS ALL 1.2 KΩ Nat BIT 4 -CI< 1021 3 __E1< 1023 2 E0< 1024 BO< 1025 BCD OUTPUT TYPEWRITER INPUT FROM WORD LINE 48 TYPEWRITER TO BCD CORPORATION DIODE MATRIX MEMORY TRANSLATOR C 60181000 REV. DEVELOPMENT DIVISION 10-31 LOC: A 0 6 PART NO. 18704900






U3 KEYBOARD LOCK

X3 BIT O



1402>MO 1424



DIVISION

LOC: AOO

PART NO. 186405 00

PAGE 10-37

MAINTENANCE

INTRODUCTION

This part contains maintenance information on the AC104 Central Processor, DC111 Communications Channel, and CR105 Console. For maintenance information on the storage modules and peripheral devices, refer to Literature Distribution Center Catalog.

INSTRUMENTS, TOOLS, AND MATERIALS

<u>Item</u>	<u>Quantity</u>	Part Number
Oscilloscope, Tektronix Model 547	1	
Oscilloscope Preamp, Tektronix Model 1A1	1	
Oscilloscope Cart, Tektronix Model 202-1	1	
Voltohmmeter, Triplett Model 630	. 1	
Oscilloscope Probe (1:1 Attenuation Ratio)	2	12208508

3500-T CEM TOOL KIT

<u>Item</u>	Quantity	Part Number
Tip, Nylon Module Shock Test		12209308
Cutter, Copper Tubing, 0.25-1.375	1	12209850
Tool, Copper Tubing Flaring	1	12209851
Reamer, Inner and Outer Copper Tube	1	12209852
Leak Detector, Freon	1	12209853
Wrench, Flare Nut, .875 x 1.1251	1	12209854
Wrench, Flare Nut, .750 x .8751	$a_{i,j} \in \mathcal{A}$	12209855
Socket, .312, 4 Point, .25 Drive	1. mg - 1. mg	12209968
Refrigerant, 12 lb, CC12F2	1	12210065
Tweezer, Fine Point, 4.75 inch	1	12210275
Iron, Soldering, 15W Miniature	1	12210314
Tip, Soldering Iron, .046-inch Spade	12	12210315
Stripper, Wire, 20-20 gauge	1	12210433
Knife, X-Acto, 5 inch w/Blade	1	12210434
Desoldering Tool		12210436
Solder, 60/40, 24 gauge (.022 inch)	1	12210437
Pyrometer	. 1	12210570
Insertion Tool (Taper Pin)		12210773
Tool, Crimping Buchanan		12210781
Tool, Crimping (Pin Socket)	1	12210813
Insert, Positioner (Buchanan)		12210897

<u>Item</u>	Quantity	Part Number
Filter, Fluid Aerosol	2	12210958
Tool, Pin Removal (61 Pin)		12210988
Psychrometer, Sling Taylor 1328	1	12210991
Magnifier, 12 Power	1	12210995
Element Soldering	1	12212786
Tool, Insertion Ground Pin	- 1	12213235
Tool, Punch Ground Pin	1	12213236
Tool, Insertion Wire Side/Plate	. 1	12213237
Tool, Insertion Pin Side/Plate	1	12213238
Wire, 30G Sol Blk	1	16963400
Extender, 50 PAK Integrated Circuit	2	18662200
Adapter, Scope Probe DTL 50 PAK	2	18672000
Cable, Test Point	· · · · · · · · · · · 2	18697522
Adapter Probe and Term		18697527
Adapter Scope Probe TCS 50 PAK	2	18762700
Tool, Extraction Receptacle	1	18934700
Tip, Desoldering (50 PAK Chips)	1	20258200
Pin, Receptor for 61 Pin Connector	25	30000902
Tubing, Head Shrink, .7501D		93154136
50 PAK Shock Testing Head	1	
6000-Type Shock Testing Head	1	12209308

PUBLICATIONS

The following publications, in addition to this manual, should be available to personnel maintaining the AC104 Central Processor, DC111 Communications Channel, and CR105 Console.

	$\underline{\mathrm{Title}}$	Publication Number
1.	3500 Computer System Reference Manual	60200300
2.	3300/3500 Computer Systems Instruction Codes	60189600
3.	3L00 System Maintenance Monitor Reference Manual	60118600
4.	Parts Data for AC104-A, DC111-A, and CR105-A	60233100
5.	3500 Computer System Site Preparation Manual	60212700
6.	Maintenance Aids for AC104-A (Command Timing Charts)	60234100
7.	IBM Selectric Series 73 Reference Manual (Contains maintenance information and parts catalog for IBM Selectric Typewriter used in console)	60095900

Title

9. 3000 Series Computer Systems Input/Output Specification

Publication Number

8. Preventive Maintenance Index (PMI) and Preventive Maintenance Procedures (PMP) for IBM Selectric Typewriter. Available from Customer Engineering.

None 60048800

10. INTEBRID Circuits Manual

60201000

11. Refrigeration Units for Cordwood Modules (Parts List)

60227400

Manuals for the storage modules and peripheral devices are listed in the Literature Distribution Center Catalog.

MAINTENANCE PANEL

The maintenance panel (Figure 11-1) is located in Unit 2 of the Central Processor; it is designated assembly 2A2A4. The panel has switches for selecting maintenance operations and conditions, and display lamps for monitoring maintenance registers and page file operations. The storage protection switches used during normal program operations are also located on this panel.

The panel assembly contains its own power supply which provides the display lamps with +100 vdc power from a 120 vac/400 Hz input.

MAINTENANCE DISPLAYS

Page File Input/Output Display

The Page File Input display is driven by the upper 9 bits of the original unrelocated storage address received from Main Control or Block Control. The upper 7 bits (Page File Address) select the 12-bit Page Index that is referenced during relocation.

Bits 9 and 10 are partial page modifiers which, when added to bits 0 and 1 of the Page File output, form a partial sum that designates the quarter-page (0-3) where storage addressing begins. This partial sum becomes bits 9 and 10 of the storage address. The display lamps for these bits are aligned on the panel to allow convenient monitoring of the Partial Page Adder operation.

The Page File Output display monitors the contents of the Page Index that is referenced. The PA (Page Address) portion of the index becomes bits 11-17 of the storage address and designates the page referenced in storage. A fully expanded storage system has 128 (000-177₈ addresses) pages, each page consisting of 2048 absolute locations. The Pl (Page Length) and E (Exclusion Bit) portions of the Page Index are not used directly in the address, but are flags sensed internally to establish boundary conditions and storage protection.




Figure 11-1. Computer Maintenance Panel

Storage Address Display

The Storage Address display is driven by a fan-out from the address parity generator in the Relocation section. The parity bit is displayed as the uppermost bit.

The lower 9 bits of the Storage Address display indicate the portion of the original storage address sent to the Relocation section but are unchanged by the relocation process. Bits 9 and 10 reflect the output of the Partial Page Adder. Bits 11-17 are identical to the Page Address portion of the Page File Output.

Storage Protect Switches

The Storage Protect switches allow two separate areas within a designated 32K of storage to be protected. The binary switches labeled UPPER WRITE LIMIT and LOWER WRITE LIMIT are set to select the range of addresses protected within each area. Each binary setting of the switches represents one multiple of 512 locations, with 64 (77₈) different settings possible. See Table 11-1. The switches do not provide single-address protection, and during Executive Mode operations, apply only to areas referenced through the lower 16 indexes (State 0) of the Page Index File. All storage protect switches are disabled by pressing the DISABLE STO PROTECT switch on the console.

With the UPPER WRITE LIMIT switches, blocks of addresses decreasing from address 77777 are protected. The switch settings are compared for equality with bits 9-14 of the storage address. The lower 9 bits of the Upper Write Limit are always "1's".

The LOWER WRITE LIMIT switches protect blocks of addresses increasing from address 00000. The switch settings are compared for equality with bits 9-14 of the storage address, etc. The lower 9 bits of the Lower Write Limit are always "0's".

TABLE 11-1.	SAMPLE STORAGE PROTECT SETTINGS

Upper Write Limit Setting	Address Range Protected	Lower Write Limit Setting	Address Range Protected	No. of Locations Protected
76	76777-77777	01	00000-01000	512
75	75777-77777	02	00000-02000	1024
67	67777-77777	10	00000-10000	4096
57	67777-77777	20	00000-20000	8192
37	37777-77777	40	00000-40000	16384
20 20	20777-77777	57	00000-57000	24064
00	00000-77777	77	00000-77777	32768

MAINTENANCE SWITCHES

CHANNEL COUPLER Switch

With the CHANNEL COUPLER switch in the A TO B AND B TO A (up) position, the Channel Coupler logic interfaces with two I/O channels cabled to the coupler connectors. Any two channels can be connected to the channel coupler. Control signals can be timed and data transfers performed between any two channels. In the A OR B TO A AND B (down) position, the CHANNEL COUPLER switch exchanges control signals with any single channel cabled to the coupler.

A complete description of the Channel Coupler feature is included later in this part.

DISPLAY SELECT and MR SELECT Switches

DISPLAY SELECT is a two-position switch which selects the Arithmetic Cycle Counter (CC) or the Maintenance register (MR) for display.

The switch is spring-loaded in the CC position. The upper (U), middle (M), or lower (L) portion of the Maintenance register is selected by the MR SELECT switch. The Maintenance register should not be displayed when the computer is running. The display may interfere with the proper execution of a BDP section diagnostic program.

MAINT MODE, TEST MODE, REAL-TIME CLOCK, and TIMING MARGINS Switches

These switches are active only when the key-operated switch on the back control panel of the console is turned ON. With the console switch OFF, Maintenance mode and Test mode are disabled, the Real-Time Clock is running, and all timing margins are normal.

In Maint Mode the cycling of arithmetic instructions can be controlled and the contents of registers and networks that normally are invisible to the program can be stored. The Maintenance mode feature is described later in this part.

A Test mode operation forces the computer to repeat the following sequences at Auto Step rate: GO, STOP, 25 μ sec, MASTER CLEAR.

The TIMING MARGINS switches change the internal timing of the central processor by enabling different outputs from the tapped delay line circuits (TTDL) used in timing chains. Each switch on the panel corresponds to a section of the machine having its own timing chain. In the FAST position, a timing chain runs faster and the pulses are narrower. In the SLOW position, the timing chain runs slower and the pulses are wider.

CHANNEL COUPLER

The Channel Coupler permits the testing of I/O channels independent of any peripheral equipment. This testing may include the running of diagnostics and observing timing signals with a scope. The coupler consists of a control logic module and four 61-pin cable jacks (assembly 2A4A13) located in the I/O connector panel assembly (Figure 11-2).




Figure 11-2. I/O Connector Panel

The actual cabling used between the channels tested and the coupler connector depends on the type of test performed. A two-position switch on the Computer Maintenance Panel selects the mode of operation.

SINGLE CHANNEL MODE

With the CHANNEL COUPLER switch in the A OR B TO A AND B (down) position, tests are performed on a single channel. One "A" cable* from the channel tested is connected to coupler connector J1 or J2. A cable terminator assembly must be installed on the other connector. The Channel Coupler returns a Reply signal to the channel for each Connect, Function, or Data Signal transmitted to the coupler. This test is primarily intended to facilitate adjustment of delay circuits in the channel to meet I/O specifications. Parity errors occur during Read operations since data is not provided by the coupler. This doesn't affect the operation, however. If two channels are cabled to the coupler, both receive Reply signals.

DUAL CHANNEL MODE

With the CHANNEL COUPLER switch in the A TO B AND B TO A (up) position, the coupler interfaces with two I/O channels cabled to the coupler connectors and permits testing during actual data transfer between the channels. One "A" cable from each of the two channels is connected to coupler connectors J1 and J2. Connectors J3 and J4 are not used.

The coupler responds to operations on both channels as indicated below. For explanatory purposes, one channel is called Channel A, the other Channel B.

- 1. If Channel A performs a Connect or Function operation while Channel B is neither reading nor writing, the coupler does not provide a response. The No-Response condition causes the Connect or Function reject instruction to be read from P+1 after $100~\mu sec.$
- 2. If a Write operation is initiated on Channel B, with Channel A inactive, no reply is received and Channel B remains busy. If a Connect or Function is then performed on Channel A, both channels receive a Reject from the coupler and although the data is placed on the lines, no data transfer occurs. To avoid having more than one transmitter ON per twisted pair, "1" bits should not be set in the same bit position of the code and the data, including the parity bit.
- 3. If a Read operation is initiated on Channel B, with Channel A inactive, no Reply is received and Channel B remains busy. If a Connect or Function is then performed on Channel A, both channels receive a Reply from the coupler. The reading channel (Channel B) transfers the Connect or Function code to storage.
- 4. If Channel A performs a Read and Channel B performs a Write, each channel acts like a peripheral equipment to the other. Core to core transfers occur as programmed. If Channel A requests a larger input block than the output block for Channel B, the coupler provides an End of Record signal to terminate the READ operation. If the Read on Channel A terminates before the Write on Channel B, Channel B hangs-up and remains busy.

The reading channel (Channel A), in conjunction with Block Control, checks parity on the data received and places a "1" on Internal Status Line 0, if a parity error exists. Parity Error indications are not sent to the writing channel.

^{*} The "A" cable carries the I/O control signals (Reply, Reject) and 12 data bits.

INTERRUPT AND STATUS TESTING

Coupler connectors J3 and J4 are used to test the interrupt priority checking system. Jumpers between connectors J3 and J4 enable transposition of the data from the "A" cable of any I/O channel to the interrupt bit positions of the "B" cables for one to eight channels, depending on the cabling used. The signal transposition wired into the coupler connector assembly is listed in Table 11-2. The cabling scheme used between the channels tested is shown in Figure 11-3.

Channel A can transmit simulated Interrupt and Status signals to the other channels by executing Connect, Function, Input, and Output instructions.

TABLE 11-2. TRANSPOSITION SCHEME

Connector J3			Connector J4
Pin	Signal	Pin	Signal
A1-2	Data Bit 00	D1-2	Interrupt Line 0
A3-4	01	D3-4	1
A5-6	02	D5-6	2
A7-8	03	D7-8	3
A9-10	04	D9-10	4
B1-2	05	E1-2	5
B3-4	06	E3-4	6
B5-6	07	E5-6	7
D1-2	Read	A1-2	Status Bit 00
D3-4	Write	A3-4	01
D5-6	Connect	A5-6	02
D7-8	Function	A7-8	03
D9-10	Data Signal	A9-10	04
E1-2	Reply	B1-2	05
E3-4	Reject	В3-4	06
E5-6	End of Record	B5-6	07




Figure 11-3. Channel Test Cabling

CHANNEL COUPLER LIMITATIONS

The Channel Coupler cannot be used to check the ability of the Communications Channels to transmit the following signals:

Cable A

Channel Busy Reverse Assembly Word Mark Master Clear

Cable B

Computer Running
Negate BCD Conversion
Suppress Assembly-Disassembly
Clear External Interrupt

MAINTENANCE MODE

When Maintenance Mode is in effect, the operation of several instructions can be modified to provide functions useful for diagnostic programs. The main features are:

- 1. Iterative arithmetic and BDP instructions can be terminated at the end of any cycle and later restarted.
- 2. The contents of several "hidden" arithmetic registers can be transferred to storage.
- 3. Address incrementing can be inhibited for Block Control instructions (such as Search and Move) which process a block of sequential addresses.

The MAINT MODE switch on the maintenance panel activates Maintenance mode; the key-operated switch on the console must also be ON.

A 24-bit Maintenance register controls the modification of instructions. Each bit in this register has a specific purpose (see Table 11-3). The 54.0 instruction loads the Maintenance register from storage. The contents of the Maintenance register cannot be changed in any other way.

23	18 17	16 15	14	00
54	a	00	m	

g = I FOR INDIRECT ADDRESSING
m = STORAGE ADDRESS

<u>Instruction Description:</u> Load the 24-bit Maintenance register with the contents of storage address 'm'. Indirect addressing, but no indexing, is possible. This instruction is a No-Op when the MAINT MODE switch on the console is OFF.

The contents of the Maintenance register can be displayed on the maintenance panel. Refer to the maintenance panel description.

TABLE 11-3. MAINTENANCE REGISTER

Function Bit COUN 00-05* If bit 13 - "0", bits 0-5 are terminating cycle count for arithmetic instructions. If hit 13 - "1", bits 0-5 are terminating character count for BDP instructions. USED. r depends on bit 13 of Maintenance register. 06* a. If bit 13 - "0", bit 6 causes force terminated arithmetic instruction to restart when the instruction is executed again. b. If bit 13 = "1", bit 6 specifies whether the A or C field count will be used to terminate BDP instructions: - Bit 6 = "0": select A-field Bit 6 = "1": select C-field Block carry throughout arithmetic adder. 07 Force carry throughout arithmetic adder. 08 Not used must always be set to "0". Set illegal work solution to RF. does not equal with solution of A² and Q² registers country on IAT into the for File. 09 10 Baltist setting of A² and Q² registers. 11 Terminate iterative arithmetic instructions after each cycle. 12 a. If "0", iterative arithmetic instructions terminate when cycle 13* count = bits 0-5 of Maintenance register. ** If "1". BDP instructions terminate when A character count - bits 0-5 of Maintenance register. Enable force store of E1. 14 Enable force store of E2. 15 16 Enable force store of X1. Enable force store of X2. 17 Enable force store of shift network, bits 24-47. [E 3] 18 Enable force store of shift network, bits 00-23. [E4] 19 Enable force store of A adder (A is destroyed). 20 Enable force store of Q adder (Q is destroyed). 21 Not used - must always be set to "0". 22 Enable force store of shift count and exponent. 23 * When Maintenance mode is used for RDP testing, all bits except bits 99-96 and 15 ** Bit 12 must also be "0".

> 11-6 Rev M

MAINTENANCE MODE IN THE ARITHMETIC SECTION

When bit 13 in the Maintenance register is "0" the following iterative arithmetic instructions can be terminated at the end of any cycle:

34 Replace Add

 $53 (5-7)4 (B^b) + (A) B^b$

35 Selectively Set A

56 Multiply AQ

57 Divide AQ

50 Multiply A 51 Divide A

60-63 floating point instructions

The instructions are terminated as follows:

- 1. The instruction terminates when the arithmetic timing chain cycle count equals the count in bits 0-5 of the Maintenance register, or
- 2. The instruction terminates after each iteration if bit 12 of the Maintenance register is set. In this case, the count in bits 0-5 of the Maintenance register is not significant.

When the instruction terminates, a new instruction is read from P+1; however, the controls for the terminated instruction are not cleared. Thus, the terminated instruction can later be restarted if no instructions have been executed which clear the arithmetic controls.

After an instruction is forced to terminate and new instructions are read up, one of the following will occur:

- 1. If the new instruction is either a store (4X) or 54.0 instruction, that instruction will be executed without changing anything in the arithmetic section.
- 2. If the new instruction is neither a 4X nor a 54.0 instruction, and bit 06 of Maintenance register is cleared, all controls for the terminated instruction will be cleared and the new instruction executed.
- 3. If the new instruction is identical to the terminated instruction and bit 6* of the Maintenance register is set, the instruction restarts from the point where it was stopped. However, if the controls for the terminated instruction have been cleared, the instruction starts from the beginning.
- 4. If the new instruction is not identical to the terminated instruction (except 4X or 54.0) and bit 6 of the Maintenance register is set, the results will be unpredictable. The controls for the terminated instruction will probably be cleared.

When Maintenance Mode is active, the Store A (40) instruction is modified by bits 14-23 of the Maintenance register. Each of these bits specifies a register or network to be stored (see Table 11-3). If none of these bits are set, the 40 instruction executes normally (A is stored). If one bit is set, the associated register or network is stored. If two or more bits are set, all zeros will probably be stored.

If bit 7 in the Maintenance register is set, carrys are blocked throughout the adder.

If bit 8 in the Maintenance register is set, carrys are forced throughout the adder.

If bit 11 of the Maintenance register is set, arithmetic registers A^2 and Q^2 , which feed the A and Q adders, will be held clear.

Arithmetic Maintenance Mode Examples

Example Number 1

Store the results of $A^1Q^1X^1X^2$ after the sixth cycle of divide A (51 instruction). Then continue the instruction to completion.

1.	Execute 54.0 instruction	(Load Maintenance register = 0000 0006)
2.	Execute 51. instruction	(Terminates on sixth cycle)
3.	Execute 54.0 instruction	(Load Maintenance register = 0040 0000)
4.	Execute 40. instruction	(Force store X ²)
5.	Execute 54.0 instruction	(Load Maintenance register = 0020 0000)
6.	Execute 40. instruction	(Force store X^1).
7.	Execute 54.0 instruction	(Load Maintenance register = 0000 0000)
8.	Execute 45. instruction	(Store A ¹ Q ¹)
9.	Execute 54.0 instruction	(Set Maintenance register = 0000 0100)
10.	Execute 51 instruction	(Instruction proceeds from sixth iteration to completion)
11.	Execute 54.0 instruction	(Load Maintenance register = 0000 0000)

Example Number 2

12. Continue with program

Exit after each iteration of multiply AQ (56) instruction and store the partial results of the shift network.

1.	Execute 54.0 instruction	(Load Maintenance register = 0001 0000)
2.	Execute 56. instruction	(Exits after each iteration)
3.	Execute 54.0 instruction	(Load Maintenance register = 0200 0000)
4.	Execute 40. instruction	(Store shift network 00-23)
5.	Execute 54.0 instruction	(Load Maintenance register = 0100 0000)
6.	Execute 40. instruction	(Store shift network 24-47)
7.	Execute 54.0 instruction	(Load Maintenance register = 0001 0100) and repeat steps 2-7

^{*} Bit 13 of the Maintenance register must be "0" in this case. Bit 6 has a totally different meaning when bit 13 is "1"; see Table 11-3.

Note: In this example a loop cannot be used to repeat steps 1 through 7 because a jump instruction clears the controls for the terminated instruction. A separate sequence of instructions for steps 1 through 7 is required for each iteration of the 56 instruction.

MAINTENANCE MODE IN BLOCK CONTROL

If bit 9 in the Maintenance register is 1, address incrementing is inhibited for the following Block Control instructions:

71	Search
72	Move
73.0-3	Character-Addressed Input to Storage
74.0-3	Word-Addressed Input to Storage
75.0-3	Character-Addressed Output from Storage
76.0-3	Word-Addressed Output from Storage
77.75	Set Console Typewriter Input
77.76	Set Console Typewriter Output

When these instructions are executed with bit 9 in the Maintenance register set, the specified operation repeats indefinitely using the initial operand address. The operation can be terminated by a Master Clear or 77.51 (Clear I/O, Typewriter, or Search/Move) instruction.

MAINTENANCE MODE IN THE BDP

If bit 13 of the Maintenance register is set, a character count, placed in bits 0-5 of the Maintenance register, is used to terminate BDP instructions. The instructions terminate when the A- or C-field character count equals the count in the Maintenance register plus one. Bit 6 in the Maintenance register selects the A- or C-field count as follows:

Bit 6 = 1	Select C-field for termination.
Bit 6 = 0	Select A-field for termination.

When termination occurs, a BDP Complete signal is sent to Main Control and the Interrupt flag* is set in the BDP. The BDP completes the current character operation and stores the data in memory. Normally the next instruction will be read from P+3. However, if a Scan or Compare instruction is satisfied on the same character that causes forced termination, the exit will be to P+4.

The diagnostic program can store the BDP operating conditions and check the data and flags against simulated results. The instruction can be restarted from the point of force-termination using normal Interrupt recovery techniques.

When Maintenance mode is used for BDP testing, all bits in the Maintenance register other than bits 0-6 and bit 13 must be cleared.

Limitations

Cycle counter will not stop at a count of 1 or 2. Therefore, the lowest exit cycle should be cycle 3. If a count of 1 or 2 is specified, the instruction goes to completion.

^{*} The Interrupt Flag is bit 11 of the BDP operating conditions (see LBR instruction).

MARGIN TESTING

Margin testing is the process of running diagnostic programs while the power supply voltages and timing chain speeds are varied within specified limits (or margins). It is one of the most useful preventive maintenance techniques because it allows maintenance personnel to find areas of potential failure before actual failure occurs.

The computer system will run reliably over a relatively wide margin range: ± 7 -1/2 percent voltage variations and ± 8 percent timing variations. However, over a period of time, the operation of a few circuits slowly decays. Often these circuits perform satisfactorily under normal operating conditions but fail if the voltage or timing is varied. Thus, margin testing can be used to find borderline circuits. If the degraded circuits are not found, they eventually will decay to the point where the machine will fail under normal operating conditions.

Since some circuit degradation is inevitable, maintenance personnel must conscientiously follow the margin testing procedure outlined in this manual for the central processor and console. Though it is sometimes possible to maintain satisfactory system operation for a long period without doing any margin testing, the result will be a build-up of marginal conditions in the machine and finally, failure during normal operation. Once a number of marginal conditions has accumulated, failures will occur frequently and it is difficult and time-consuming to troubleshoot the failures.

The margins specified in this manual are fully within safe operating limits and do not contribute to circuit degradation or early failure. The system can be operated for extended periods at maximum margins without adverse effects.

VOLTAGE MARGIN CONTROLS

A power control panel in each of the six CPU columns permits adjustment of +6V*, -6V, and -2V dc power supplies within the column. Each voltage can be separately adjusted upward or downward. A meter on each panel, calibrated in percentage, indicates the deviation from the normal settings. Similar power controls in the console allow adjustment of the +6V and -6V typewriter logic power supplies. The +7V display light power supply and the -45V typewriter magnet power supply in the console cannot be adjusted.

The range of adjustment is -100 percent and +20 percent; however, adjustments greater than $\pm 10\%$ are not safe and may cause circuit damage. Any combination of adjustments in the six columns within the ± 10 percent range is safe.

TIMING MARGIN CONTROLS

Five TIMING MARGINS Switches, located on the maintenance panel, increase or decrease the speed of the timing chains in the Central Processor. There is a separate switch for each of the main sections in the Central Processor:

Main Control	MC
Relocation	PF
Arithmetic	AR
Block Control	BC
BDP	BDP

In the FAST position, timing chain speed is increased by 8 percent and pulse length is reduced by about 8 percent. In the SLOW position, timing chain speed is decreased by 8 percent and pulse length is increased by about 8 percent.

PERFORMANCE AT MARGINS

The Central Processor and console should run all operational software and diagnostic programs satisfactorily with any combination of fast and slow timing margins and $\pm 7-1/2$ percent voltage margins. Any errors that occur within these limits indicate a marginal condition in the machine.

PERIODIC MARGIN TESTING

Items 2.4 and 3.1 of the Preventive Maintenance Procedure, included in this manual, specify the schedule for margin testing. Diagnostic programs are run each week under a different set of margin conditions. Once a month a typical customer job is run at margins.

^{*} Columns 1 and 2 in Unit 1 do not contain +6V supplies; however, +6V margins in column 2 can be adjusted from column 0.

SCHEDULED MAINTENANCE

The Preventive Maintenance Index (PMI) is a schedule of maintenance activities to be performed periodically. The associated Preventive Maintenance Procedures (PMP) contain detailed instructions for each item listed in the PMI.

The PMI and PMP in this manual cover only the AC104 Central Processor, the DC111 Communication Channel, and CR105 Console.

PREVENTIVE MAINTENANCE INDEX

Level 1: Daily

Level 2: Weekly or

150 hours

Level 3: Monthly or

500 hours

Level 4: Quarterly or

1500 hours

Level 5: Semi-annually or

3000 hours

Level 6: Annually

TABLE 11-4. PREVENTIVE MAINTENANCE INDEX

Level	Item	Procedure
1	1.1	Check fans and blowers
1	1.2	Check power supply voltmeters
1	1.3	Check keyboard and register displays
1	1.4	Run diagnostic routines
1	1.5	Clean equipment exterior
2	2.1	Clean CPU air filters
2	2.2	Clean console filters
2	2.3	Check console typewriter
2	2.4	Run diagnostic routines at margins
2	2.5	Check console switches and indicators
3	3.1	Margin test a typical customer job
3	3.2	Clean cabinet interiors
3	3.3	Seat 50-Paks in Central Processor and console
4	4.1	Check meter calibration in CPU
4	4.2	Check power supply ripple in CPU
4	4.3	Check meter calibration in console
4	4.4	Check power supply ripple in console
5	5.1	Data parity test
6	6.1	Shock test CPU

PREVENTIVE MAINTENANCE PROCEDURES

496


1.1 Check Fans and Blowers

CHECK/Conditions

Action

- Check for proper air flow in all six central processor columns.
- 2. Check to see that all four fans in the console are operating.

CHECK: Are blowers and fans O.K.?



Shut down central processor or console until blowers are repaired.

Reference: Power wiring diagrams in

Customer Engineering Manual.

1.2 Check Power Supply Voltmeters

CHECK/Conditions

Action

1. Check meters on all six CPU power control panels. Meters should read zero for +6V, -6V, and -2V.

Note

Two of the columns in Unit 1 do not have +6V.

- 2. Check to see that the motor on the terminator power supply in Unit 2 reads zero.
- 3. Check meter in console power assembly. Meter should read zero for the +6V and -6V setting.

CHECK: Are meters O.K.?

Adjust power controls to zero meters. Yes

Go to the next item

1.3 Check Keyboard and Register Displays

CHECK/Conditions

Action

- 1. Enter the Communication register with a quantity containing all digits (0-7). Check for correct display.
- 2. Select the A Register entry and display switches. Enter all 7's and check for proper display. Repeat for Q, P, and Index registers.
- 3. See that register display lights when selected for E_{II} , E_{I} , LJA, and CIR.
- 4. Check Read/Write Register File functions.
 - a. Set Breakpoint Mode switch to REG.
 - b. Set Breakpoint Switches to any Register File address $(00-77_{o})$.
 - c. Press WRITE STO switch.
 - Enter all 7's.
 - Press READ STO switch.
 - Check C-Register display for all 7's.
 - Repeat items c through f for all 0's.

CHECK: Do items 1 through 4 work properly?

Yes No _____ Troubleshoot and repair. Go to next item.

1.4 Run Diagnostic Routines

CHECK/Conditions

Action

- 1. Run the following diagnostic routines at normal operating voltages:
 - a. COM Command Test
 Run one pass.

 Specify a different initial pass
 number each day so that new sets
 of random numbers are used daily.
 This may find number sensitive
 failures over a period of time.
 - b. LOG Logic diagnosticsRun one pass.B5P
 - BDP Business Data Processor Test
 Run one pass.
 Specify all sections of the test including
 Illegal Write and Interrupt testing.
 Do not run the long tests for 66.0, 66.1,
 67.0 and 67.1 instructions specified by
 setting bits in Q.
 - d. EX2 Executive Mode test

 Run one pass.

CHECK: Do all diagnostics run without indicating errors?

Yes No → Troubleshoot and repair.

Go to next item

ierminator power supply in Unit 2

2. Check to see hist the motor on the

Two of the columns in Tight I do not have 16%

18.132

gravity in the profession of the solution of

表 一个人,我们就是一个人的时候,我们就是一个人的时候,他们就是一个人的时候,

(15 (journ goden pattinfol) operatione

1.5 Clean Equipment Exterior

CHECK/Conditions

Action

Inspect exterior of equipment and clean as necessary.
 Close all doors.
 Turn system over to customer.

- i se de constituir d'indication de la constituir de la constituir de la constituir de la constituir de la co

- n, ber Brechman **Seminas in any** Register **File samtess (60-77)**, G. Frees William **St. switch**.
- an the first of the second of the particle of the C.
- 4. Casta Read Write Register Site Ametims.

HANNESS SOLES FOR BULL I

r – Bestinsi Lotievol mehrol minis

LEGERAL O

and theek to proper display Appeal for Q. P. and Index

display selective, Mater all 379

Select the A Hegister entry and

with a quantity containing all digitath-70. The Common display.

la – Enter de alarmanation registe.

11-12 Rev M

2.1 Clean CPU Air Filters

CHECK/Condition

1. CPU power off

Action

- 1. Remove the six air filters in the CPU. The filters are located inside the power supply grilles at the base of each column.
- Wash the filters using the following procedure:
 - a. Flush with warm water.

 Do not use a high pressure stream.
 - b. Shake out moisture and let dry thoroughly.
 - c. Spray intake side of filters with a light coat of Super Filter Coat adhesive, CDC Part No. 12210958.
 - d. Let adhesive dry before replacing filters.Go to next item

2.2 Clean Console Filters

CHECK/Condition

1. Console power off.

Action

- 1. Remove the air filter located immediately below the typewriter logic chassis at the rear of the console.
- 2. If there is any visible deposit of dust, clean and reactivate the filter. Follow the procedure used for the CPU filters (item 2.1).
- 3. Check the screens on the two muffin fans located in the upper right section of the console (viewed from rear). Remove any deposit with vacuum cleaner.

Go to next item

CHECK/Conditions

- 1. Typewriter power off
- 2. Typewriter power on

Action

- Check condition of ribbon and replace, if necessary.
- 2. Clean print ball.
- 3. Type complete character set.

Action

Go to next item

2.4 Run Diagnostic Routines at Margins

CHECK/Conditions

1. Adjust the voltage and timing controls in the CPU and console to one of the combinations listed in Table 11-5.

Select a different combination each week. During any six-month period, margin tests should be run at least once for each combination listed in the table.

 Run the diagnostic tests listed in Table 11-5 for the selected margin combination.

CHECK: Do all diagnostics run without indicating errors?

→ 1. Repeat failing test under normal operating conditions.

- a. If errors also occur at normal conditions, troubleshoot and repair.
- b. If the errors do not repeat at normal conditions, make a record of the failure.

Troubleshoot and repair during scheduled maintenance periods.

TABLE 11-5. MARGIN TESTS

			TA	BLE	11-	5. N	IARC	GIN T	rest	`S					•		
Test						1	vlarg	in Co	ombi	natio	ons						
Variables	1	2	3	4	5	6	7	8	. 9	10	11	12	13	14	15	16	17
Unit 1, Col 0, +6V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0
Unit 1, Col 0, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0
Unit 1, Col 0, -2V	0	0	+	-	_	+	0	0	0	0	0	0	0	0	0	0	0
Unit 1, Col 1, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0
Unit 1, Col 1, -2V	0	0	+	-	-	+	0	0	0	0	0	0_	0	0	0	0	0
Unit 1, Col 2, -6V	0	0	+	_	+	-	0	0	0	0	0	0	0	0	0	0	0
Unit 1, Col 2, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 0, +6V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 0, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 0, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 1, +6V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 1, -6V	. 0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 1, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 2, +6V	0	0	+	-	-	ļ.	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 2, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0
Unit 2, Col 2, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0
Console +6V	0	0	0	0	0	0	+	-	+	-	0	0	0	0	0	0	0
Console -6V	0	0	0	0	0	0	+	-	-	+	0	0	0	0	0	0	0
Memory +6V	0	0	0	0	0	0	0	0	0	0	+5	-5	+21/2	2 - 2 1/2	0	0	0
Memory -6V	0	0	0	0	0	0	0	0	0	0	+5	-5	-2	+2	0	0	0
Mem Drive Margin	0	0	0	0	0	0	0	0	0	0	N	N	N	N	*	N	N
Mem Bias Margins	0	0	0	0	0	0	0	0	0	0	N	N	N	N	N	H	L
Timing Margins	F	S	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N
Diagnostic Tests Com Log FPT B5P EX2 MT1	X X X X X	X X X X X	X X X X X	X X X X X	X X X X X	X X X X X											
TP1 PFT	X	X	X	X	X	X	X	X	X	X							

*Drive margins are defined as a current regulator setting for each stack so that a margin of plus and minus 0.5 volts on either side of a nominal setting for each stack should have been previously determined during manufacture.

- Means +71/2 percent
- Means -71/2 percent
- 0 Means 0 percent
- F Means all timing margins switches fast S Means all timing margins switches slow
- N Means all timing margins switches normal and memory drive margins and bias

X X X X X X

margins normal

H Means high L Means low

BC1

MM4

- +5 Means +5 percent high
- 5 Means -5 percent low
- -2 1/2 Means -2 1/2 percent low +2 1/2 Means +2 1/2 percent high

11-14 Rev M

X X X X X X X

TESTS 500

2.5 Check Console Switches and Indicators

CHECK/Conditions

Action

- 1. Set the ISR and OSR to all 7's. Clear the ISR and OSR.
- 2. Operate all console switches to see that they are working mechanically. See that all indicating switches light.

CHECK: Do all switches and indicators operate properly?

Yes No → Troubleshoot and repair

Go to next item.

3.1 Margin Test a Typical Customer Job

CHECK/Conditions

Action

1. Run one of the customer's production jobs at one of the margin conditions listed in Table 11-5. Compare results with same job run at normal operating conditions.

A different margin condition should be selected each time this test is run.

CHECK: Did job run O.K.?

- Run diagnostic routines with same margin conditions to isolate error.
- 2. If diagnostic indicates error at margins, run diagnostic under normal operating conditions.
- 3. If error occurs only at margin condition, record error and trouble-shoot during scheduled maintenance period.
- 4. If error occurs at normal operating conditions, troubleshoot and repair immediately.

3.2 Clean Cabinet Interiors

CHECK/Conditions

1. Power off in CPU and console.

Action

- 1. Inspect and clean inside of CPU cabinets.
 - a. Logic chassis, six columns.
 - b. Power supplies, six columns.
 - c. Power Control Enclosures, six columns accessible through top of cabinet.
 - d. End section in Unit 2.
 - e. Terminator power supply four screws must be removed
 to free cover.
- 2. Check inside of console and clean as necessary.
- Wipe down exterior of cabinets using a mild detergent solution.

 Turn system over to customer.

3.3 Seat 50-Paks in Central Processor and Console

CHECK/Conditions

Action

Press each 50-Pak toward chassis to insure proper seating.

Go to next item.

4.1 Check Meter Calibration in CPU

Action

CHECK/Conditions

Make certain that power supply meters read zero for +6v, -6v, and -2v in all six columns.
 Adjust power controls if necessary.

Note


Two of the columns in Unit 1 do not have +6v.

- 2. Measure the voltage between a -6v bus and a ground bus in each column. Use a Triplett model 630 volt-ohmmeter. The reading should be -6.0v.
- 3. Repeat for -2v in each column.

 The reading should be -2.0v.
- 4. Repeat for +6v in the four columns that have +6v supplies.

 The reading should be +6.0v.


CHECK: Do voltage readings meet specifications?



 Check to see that meter on the terminator power supply reads zero. Adjust control if necessary. 1. Adjust potentiometer on rear of panel meter so that meter indicated zero when volt-ohmmeter reads correct voltage.

Note

Use 10-inch insulated screw-driver through back. Turn power off, when screwdriver is inserted. Turn power on when screwdriver is in place.



11-16 Rev M


4.1

CHECK/Conditions

Action

6. Measure the voltage between TB2 and TB3 on the terminator power supply panel. Use the Triplett volt-ohmmeter.

CHECK: Does volt-ohmmeter read 40.0 volts?



➤ Adjust potentiometer on rear of panel meter so that meter reads zero when volt-ohmmeter indicates 40.0 volts.

4.2 Check Power Supply Ripple in CPU

The most common cause of high power supply ripple is open diodes in the rectifier assemblies. This procedure checks to see that all diodes are conducting.


CHECK/Conditions

Action

- 1. Computer stopped, power on.
- 2. Oscilloscope settings:
 - a. Channel A Input Selector: AC position
 - b. TIME/CM control: 0.5 ms/cm.
 - c. TRIGGER COUPLING switch: AC
 - d. TRIGGER SLOPE switch: INT(+)
 - e. TRIGGER SOURCE: NORMAL
 - TRIGGER MODE switch: AUTO STABILITY
 - g. HORIZONTAL DISPLAY control: A
 - h. 0.5 v/cm
- 3. Look at pin 11 on the transformers in the base of each column. You will see the AC component of the unfiltered DC output.

 Normal and abnormal waveforms are shown in Figure 11-4.

CHECK: Are waveforms normal?



- If waveform is similar to those on the upper right in Figure 11-4, a diode is bad.
- Change TIME/CM control on scope to 1.0 ms/cm.
 Decrease v/cm control to give good display.

CHECK/Conditions


Action

3. To find which of the six diodes in a rectifier assembly are open, look at the drop across each diode (place probe on transformer side of each diode).


See Figure 11-4 for normal and abnormal waveforms.


If one or more of the diodes in the assembly is open, the waveform will be similar to those on the lower right.


4. Replace defective diodes and repeat ripple check.


















NO FLAT










4.3 Check Meter Calibration in Console

CHECK/Conditions

- 1. Check to see that the voltmeter at the rear of the console reads zero for +6v and -6v. Adjust power controls if necessary to zero meter.
- 2. +6v/-6v switch: +6v position.
- 3. Measure voltage between pins 3 and 4 of TB2 on the typewriter logic chassis. Use the Triplett model 630 meter.

CHECK: Does Triplett meter read 6.0v?



Adjust potentiometer on rear of console voltmeter so that meter indicates zero when Triplett meter reads 6.0v. The potentiometer is accessible from the front of the console (inside lower enclosure; remove door).

Action


4.4 Check Power Supply Ripple in Console

This procedure insures that all diodes in the four console power supplies are conducting.

CHECK/Conditions

Action


- 1. Power on, computer stopped.
- 2. Oscilloscope settings:
 - a. Channel A Input Selector: AC position
 - b. TIME/CM control: 0.5 ms/cm
 - c. TRIGGER COUPLING switch: AC
 - d. TRIGGER SLOPE switch: INT(+)
 - e. TRIGGER SOURCE: NORMAL
 - f. TRIGGER MODE switch: AUTO STABILITY
 - g. HORIZONTAL DISPLAY control: A
- 3. Look at pin 11 on the +6v and -6v transformers (see location sketch). You will see the AC component of the unfiltered DC output. Normal and abnormal waveforms are shown in Figure 11-4.
- 4. Look at pin 4 on the +7v transformer. Again you will see unfiltered DC output. Figure 11-5 shows normal and abnormal waveforms.



CHECK/Conditions

5. Look at pin 10 or 11 of the45v transformer. See Figure 11-5for normal and abnormal waveforms.

CHECK: Are waveforms normal?



➤ 1. If waveform is similar to those on the upper right in Figure 11-5,

a diode is bad.

Action

- 2. Change TIME/CM control on scope to 1 ms/cm.
- 3. To find which of the six diodes in a rectifier assembly are open, look at the drop across each diode (place probe on transformer side of each diode).

See Figure 11-5 for normal and abnormal waveforms.

If one or more of the diodes in the assembly is open, the waveform will be similar to those on the lower right.

4. Replace defective diodes and repeat check.







TRANSFORMER NORMAL WAVEFORM

TRANSFORMER NORMAL WAVEFORM

TRANSFORMER ON NORMAL WAVEFORM




NORMAL



ACROSS DIODE


NORMAL DIODE CONDUCTS

GROUND



OPEN DIOD

OPEN DIODE



OPEN DIODE NO FLAT SPOTS

OPEN DIODE




Figure 11-5. Console Power Supply Waveforms

11-20 Rev M

5.1 Data Parity Test

This procedure verifies that the Data Parity Checker is functional.

CHECK/Conditions

Action

- 1. Enter all of memory with zeros and sweep continuous.
- 2. Ground data bit zero by grounding the test point indicated below. If the Parity Checking network is working properly, this should turn the Storage Parity Error indicator ON.
- 3. Master Clear and repeat for remaining 23 data bits.

TABLE 11-6. DATA BIT TEST POINTS

Bit	Test Point	Location
00	BF	2B2A9
01	ВН	2B2A9
02	BY	2B2A9
03,04,05	BF,BH,BY	2B2A8
06,07,08	BF, BH, BY	2B2A7
09,10,11	BF, BH, BY	2B2A6
12, 13, 14	BF, BH, BY	2B2A4
15, 16, 17	BF, BA, BY	2B2A3
18, 19, 20	BF, BH, BY	2B2A2
21, 22, 23	BF, BH, BY	2B2A1

6.1 Mainframe Shock Test

The mainframe should be completely shock tested annually. Shock must be done in sections with a maximum of one column per week.

NOTE

Do not exceed the limit of one column per week for the shock test. This limit will preclude any massive, latent-type problems from degrading the system operation.

Use the AMP insertion tool calibrated to 10 pounds and the special 50-PAK shock testing head. Shock test the PAKS by rapping each once in the middle of the PAK, while running the appropriate test shown in Figure 11-6.

Additional test information and a 20-panel map is shown in Figure 11-6.




Figure 11-6. 20-Panel Shock Testing Map

- * While running, use the 6000-type shock testing head (Part No. 12209308) to shock test indicated backpanels by rapping three times across the center of the panel and once at each corner.
- ① Additional PAKS to be tested with this test are at locations 1B1B5, 1C0A6, and 1C0A5.
- ② Additional PAKS to be tested with this test are at locations 2B1B8 and 2B1B9.

EMERGENCY MAINTENANCE PROCEDURES

ADJUSTABLE DELAY TUNING PROCEDURE

Table 11-7 indicates the location of all adjustable delays in the central processor. It may be necessary to adjust these delays if:

- 1. A module containing an adjustable delay is replaced.
- 2. An adjustable delay circuit is replaced.
- 3. A circuit or module associated with an adjustable delay is replaced.

TABLE 11-7. DELAY ADJUSTMENT

Location of Delay Adjustment	Procedure Number
2B0B5-A10	No. 1
2A0A7-B00, B10, B40	
2A0A6-B00, B10, B40	
2A0A3-B00, B10, B40	
2A0A3-B00, B10, B40	
2A0A2-B00, B10, B40	No. 2
2C0B7-B00, B10, B40	
2C0B6-B00, B10, B40	e.
2C0B3-B00, B10, B40	
2C0B2-B00, B10, B40	
2B1B1-A00	No. 3
2B1B1-B10, A30	No. 4
2B1B1-B20	No. 5
2B0A9-B00, B40	No. 6
2B1B8-B40	No. 7
2A2B9-A20	No. 8
1A2A2-A40	No. 9

GENERAL PROCEDURE

- 1. A short program loop that repeatedly pulses the delay to be adjusted is run.
- 2. The output of the delay and a signal that has a specified time relationship to the delay output are simultaneously displayed on an oscilloscope.
- 3. The delay potentiometer is adjusted to give the specified time relationship between the leading edges of the two signals.

Detailed procedures for each delay appear on the following pages.

A Tektronix type 547 oscilloscope, or equivalent, with a Type 1A1 dual channel preamp, is required.

The oscilloscope should be set up to sync internally on the signal observed with probe A.

Unless otherwise specified in the adjustment procedures, the computer should be in Non-Executive mode.

Location of delay adjustment: 2B0B5-A10.

Function: Controls 40-millisecond delay for Pause instruction (77.60 XXXX).

Reference: Logic diagram, page 6-107.

Procedure:


1. Enter the following program from the keyboard:

Address	Instruction	
00000	76000000	Activate channel that is
00001	00000000	not connected.
00002	00000000	
00003	53420022	Clear Real Time Clock
00004	77600377	Pause for 40 ms
00005	01000007	Jump to 00007
00006	00000000	
00007	53010022	Clock to Q
00010	41000100	Store Q at 00100
00011	01000003	Jump to 00003

- 2. Set console switches as follows:
 - a. READ STO switch: ON
 - b. BREAKPOINT Mode Selector switch: STO position
 - c. BREAKPOINT Address: 00100
 - d. STEPRATE CONTROL: maximum rate
- 3. Master clear and press the GO switch. The Communication Register display will show the delay in milliseconds (in octal 50_8).
- 4. Adjust the potentiometer at 2B0B5-A10 for 40_{10} -milliseconds delay.

If the console is not visible from the Central Processor, the scope can be used to measure the delay.

- 1. Probe A on 2B0B5-TP AQ
- 2. Adjust the potentiometer at 2B0B5-A10 for 40 milliseconds between pulses.



PROCEDURE 2

Location of delay adjustments: locations B00, B10, and B40 on the C-control module for each communication channel. The C-control modules are located as follows:


Channel 0	2A0A7	Page 6-133
Channel 1	2A0A6	Page 6-135
Channel 2	2A0A3	Page 6-137
Channel 3	2A0A2	Page 6-139
Channel 4	2C0B7	Page 6-169
Channel 5	2C0B6	Page 6-171
Channel 6	2C0B3	Page 6-173
Channel 7	2C0B2	Page 6-175

Functions:

- 1. Delay at B10 causes Data signal to be sent 100 nanoseconds after data is placed on lines during output operation.
- 2. Delay at B40 causes Data signal to drop 100 nanoseconds after external equipment sends Reply during input or output operation.
- 3. Delay at B00 controls the setting of the Data Signal FF 200 nanoseconds after the previous Data Signal drops.

Procedure:

1. Connect the channel to be adjusted to the channel coupler as shown in the following illustration.



- 2. Set the CHANNEL MODE switch for the channel connected to the Channel Coupler to 12-Bit Mode.
- 3. Set CHANNEL COUPLER switch on maintenance panel to A OR B TO A AND B (down) position.
- 4. Enter the following program from the keyboard:

Address	Instruction	
00000	76400000	Output word from A
00001	C0000000*	On channel C
00002	00000000	Halt
00003	01000000	Jump to 00000

- 5. Master Clear and press Go switch.
- 6. Probe A on TP BF on C control module for the channel C_A .
- 7. Probe B on TP BC of the C-control module for the channel being adjusted.
- 8. Adjust the potentiometer at location B10 of this module for 100-nanosecond delay from leading edge of A trace to leading edge of B trace.
- 9. Probe A on TP BD of the C-control module for the channel being adjusted.
- 10. Probe B on TP BE of the same module.
- 11. Adjust the potentiometer at location B40 for 100-nanosecond delay from leading edge of A trace to leading edge of B trace.
- 12. Probe A on TP AY of the C-control module for the channel being adjusted.
- 13. Probe B on TP BG of the same module.
- 14. Adjust the potentiometer at B00 for 100-nanosecond delay from leading edge of A trace to leading edge of B trace. This 100-nanosecond delay and the 100-nanosecond delay previously adjusted provides a 200-nanosecond delay between the trailing edge of the Data Signal and the setting of the Data Signal FF.

PROCEDURE 3

Location of delay adjustment: 2B1B1-A00

Function: Master Clear Block Control priority circuits after 15 μ sec if Master Clear does not gain priority.

Reference: Logic diagram, page 6-9.

Procedure:

- 1. MAINTENANCE MODE switch (on maintenance panel): ON.
- 2. TEST MODE switch (on maintenance panel): ON.
- 3. Key-operated MAINTENANCE MODE switch on console: ON.
- 4. Ground TP AW at location 2B1A0 (page 6-5).
- 5. Probe A on 2B1B1-TP AW.
- 6. Probe B on 2B1B1-TP AE.
- 7. Adjust potentiometer at 2B1B1-A00 for 15- μ sec delay from leading edge of A trace to leading edge of B trace.

^{*} C = Number of channel connected to channel coupler

PROCEDURE 4

Location of delay adjustments: 2B1B1-B10, 2B1B1-A30

Function: Generates no-response reject for Connect and Select Function instructions.

Reference: Logic diagram, page 6-9.

Procedure:

1. Enter the following program from the keyboard:

Address	Instruction	
00000	770CXXXX	(Connect)
00001	01000000	(Jump to 00000)
00002	00000000	Halt

C = Channel Number for any channel in the system

XXXX = Connect Code that does not correspond to any equipment on channel C. Thus, there will be no response to the Connect instruction and the exit will be to P+1.

- 2. Master Clear and press GO switch.
- 3. Probe A on 2B1B1-TP BF.
- 4. Adjust potentiometer at 2B1B1-B10 for $10-\mu$ sec pulse width.
- 5. Probe A on 2B1B1-TP AS.
- 6. Adjust potentiometer at 2B1B1-A30 for 90- μ sec pulse width.

PROCEDURE 5

512

Location of delay adjustment: 2B1B1-B20

Function: Delays Control Enable FF for 250 nanoseconds after Connect code is

transmitted to allow for deskew time.

Reference: Logic diagram, page 6-9.

Procedure:

1. Enter the following program from the keyboard:

Address	Instruction	
00000	770CXXXX	(Connect)
00001	01000000	(Jump to 00000)
00002	00000000	(Halt)

C = Channel Number for any channel present in the system.

XXXX = Connect code that does not correspond to any equipment on channel C.

- 2. Master Clear and press GO switch.
- Probe A on any bit in the O register (for channel C) that corresponds to a "1" in the Connect code XXXX. The lower 12 bits of the O register hold the Connect code.

The O registers are located as follows:

Channel 0	2A0A9	Page 6-141
Channel 1	2A0A8	Page 6-145
Channel 2	2A0A1	Page 6-149
Channel 3	2A0A0	Page 6-153
Channel 4	2C0B9	Page 6-177
Channel 5	2C0B8	Page 6-181
Channel 6	2C0B1	Page 6-185
Channel 7	2C0B0	Page 6-189

4. Probe B on TP AO on the A-control module for channel C. The A-control modules are located as follows:

Channel (0	2A0B7	Page 6	5-125
Channel	1	2A0B6	Page 6	3-127
Channel 2	2	2A0B3	Page 6	5-129
Channel :	3	2A0B2	Page 6	5-131
Channel	4	2C0A7	Page 6	3-161
Channel	5	2C0A6	Page 6	8-163
Channel	6	2C0A3	Page 6	6-165
Channel	7	2C0A2	Page 6	6-167

- 5. Adjust the potentiometer at location 2B1B1-B20 for 200 nanoseconds delay from leading edge of A trace to leading edge of B trace.
- 6. Repeat the measurement for all channels to be certain that no channel has less than 200 nanoseconds deskew time. If necessary, re-adjust the potentiometer at 2B1B1-B20 to obtain a minimum delay of 200 nanoseconds.

PROCEDURE 6

Location of delay adjustments:

1. 2B0A9-B00

Function: Controls timing between Block Control and Main Control on 77 instructions handled by Block Control.

2. 2B0A9-B40

Function: Blocks external interrupts during 77.500XXX instructions.

Reference: Logic diagram, page 6-101.

Procedure:

1. Enter the following program from the keyboard:

Address	Instruction	
00000	77500377	(Clear external interrupts
00001	14000000	No-op
00002	01000000	(Jump to 00000)

- 2. Master Clear and press GO switch.
- 3. Probe A on 2B0A9-TP AH.
- 4. Adjust potentiometer at 2B0A9-B00 for 100-nanosecond pulse width.
- 5. Probe A on 2B0A9-TP BX.
- 6. Probe B on 2B0A9-TP BZ (a very narrow pulse will be visible).
- 7. Adjust potentiometer at 2B0A9-B40 for $1-\mu$ sec delay from leading edge of A trace to leading edge of B trace.

Location of delay adjustment: 2B1B8-B40

Function: Delays Data Ready signal to typewriter.

Reference: Logic diagram, page 6-11.

Procedure:

1. Turn on FAKE RESUME switch inside back of console.

2. Enter the following program from the keyboard:

Loc 00000 77760000 (Set Typewriter Output) 00001 01000000 (Jump to 00000)

3. Probe A on 2B1B8-TP BZ.

4. Probe B on 2B1B8-TP BY.

5. Adjust potentiometer at 2B1B8-B40 for 250-nanosecond delay from leading edge of A trace to leading edge of B trace.

Location of delay adjustment: 2A2B9-A20

Function: Generates No-Response signal if storage does not respond to a Memory Request within 2.5 μ sec.

Reference: Logic diagrams, pages 5-23 and 5-5.

Procedure:

PROCEDURE 8

- 1. EXECUTIVE MODE switch ON.
- 2. Enter all zeros into page index 000 from keyboard.
- Enter the following quantity into page index 001 from the keyboard: 000XXX0000009.

Where XXX_2 = the module select bits (address bits 15, 16, and 17) for a non-existent storage module.

4. Enter the following program from the keyboard:

Address	Instruction	
00000	20004000	Load A through page index 001
00001	01000000	Jump to 00000

- 5. PARITY STOP and PARITY INTERRUPT switches OFF.
- 6. Master Clear and press the GO switch.
- 7. Probe A on 2A2B9-TP AT.
- 8. Probe B on 2A2B9-TP AO.
- 9. Adjust the potentiometer at 2A2B9-A20 for 2.5- μ sec delay from leading edge of A trace to leading edge of B trace.

PROCEDURE 9

Location of delay adjustment: 1A2A2-A40

Function: Exit from BDP instructions (64-67).

Reference: Logic diagrams, pages 4-9 and 4-3.

Procedure:

1. BDP MODE switch ON.

2. Enter the following program from the keyboard:

Address	Instruction	
00000	14400000	Enter A with all zeros
00001	40000000	Store zeros at 00010
00002	70600010	Load BDP Conditions
00003	64000000	from 00010
00004	00000000	Move Characters from
00005	00000000	field A to field C
00006	10000003	Jump to 00003

- 3. Master Clear and press GO switch.
- 4. Probe A on 1A2A2-TP AG (page 4-9).
- 5. Probe B on 1A2A4-TP AM (page 4-3).
- 6. Adjust potentiometer at 1A2A2-A40 for 150-nanoseconds delay between leading edges.

BACK PANEL AND GROUND PIN REPLACEMENT PROCEDURES

1. Connector Pins

- a. From the front of the cabinet, carefully position Receptacle Extraction Tool, Part No. 18934700, over the defective pin. Hold the "barrel" of the tool firmly against the panel, then hit the plastic handle sharply with the heel of the hand to dislodge the pin.
- b. From the back of the panel, install a replacement double-pin assembly using Insertion Tool, Part No. 12213237, then disconnect the back panel wires from the old pin assembly and connect them to the corresponding new pins.

NOTE

If two people are to handle pin replacement, one person should hold Insertion Tool, Part No. 12213238, against the pin side of the plate (for support only) while the other person drives in the new pin assembly from the back of the panel.

2. Ground Pins

- a. Remove ground wire, if present, then drive out the defective ground pin from the back of the panel using Ground Pin Punch, Part No. 12213236.
- b. Install new ground pin from the front side of the panel using Ground Pin Insertion Tool, Part No. 12213235. Use care to insure that the pin is not driven too far back into the panel; otherwise, it may not make proper connection with the 50-PAK. Reinstall ground wire (if present).

COMMENT SHEET

	BUSINESS ADDRESS:			
FROM:	NAME:			
PUBLICATION NO.	60181000	REVISION	N	
	Communications Mod	ule Dia	Cable Tabs Vo	l. 2 CE Man.
MANUAL TITLE	CONTROL DATA AC	104-A Cei	ntral Processor	c. DCIII-A

COMMENTS:

힑

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A. FOLD ON DOTTED LINES AND STAPLE

COMMENT SHEET

	BUSINESS ADDRESS						
ROM:	NAME:			·····		,	
UBLICATION NO.	60181000	REVISION	N				
	Communications	Module Dia.,	Cable	Tabs	Vol.	2 C. E.	<u>M</u> an.
MANUAL TITLE	TITLE CONTROL DATA AC104-A Central Processor, DC111					DC111-	<u>A</u>

COMMENTS:

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

e olime e versione accessors. Services

- Programme and the State of th

The Property Control

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

FOLD ON DOTTED LINES AND STAPLE

STAPLE STAPLE **FOLD** FIRST CLASS PERMIT NO. 8241 MINNEAPOLIS, MINN. **BUSINESS REPLY MAIL** NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A. POSTAGE WILL BE PAID BY **CONTROL DATA CORPORATION** 4201 North Lexington Avenue Arden Hills, Minnesota 55112 ATTN: TECHNICAL PUBLICATIONS DEPT. FOLD

STAPLE FOLD FIRST CLASS PERMIT NO. 8241 MINNEAPOLIS, MINN. **BUSINESS REPLY MAIL** NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A. POSTAGE WILL BE PAID BY **CONTROL DATA CORPORATION** 4201 North Lexington Avenue Arden Hills, Minnesota 55112 ATTN: TECHNICAL PUBLICATIONS DEPT. PLANT TWO FOLD FOLD

STAPLE



>>> CUT OUT FOR USE AS LOOSE -LEAF BINDER TITLE TAB

CONTROL DATA

8100 34th AVE. SO., MINNEAPOLIS, MINN. 55440