

CONTROL DATA[®] **DISK STORAGE UNIT**

BR2A5

DIAGRAMS
MAINTENANCE AIDS
WIRE LISTS

CONTROL DATA
CORPORATION

CUSTOMER ENGINEERING MANUAL

REVISION RECORD (CONT'D)

REVISION	DESCRIPTION
J (4-4-72)	Incorporates Engineering Change Orders PE29573, PE29907, PE29967, and Field Change Order PE29573 affecting pages ii.1, iii, iv, viii, ix, x, 5-26, 5-36, 5-42.1, 5-86, 5-94, 7-78, 7-79, 7-80, 7-81, 7-82, 7-83, 7-84, 7-85, 7-86, 7-88, 7-89, 9-7, 9-16, 9-23.
K (4-12-72)	Incorporates Field Change Order PE29923 affecting pages ii.1, iii, iv, 9-42.
L (6-2-72)	Incorporates Engineering Change Orders PE29921, PE29922, PE31007, and Field Change Order PE29922 affecting pages ii.1, iii, iv, viii, 5-23, 5-28.1, 5-34, 5-35, 5-36, 5-101, 5-102, 9-6, 9-36, 9-37, 9-38, 9-39, 9-40, 9-41, 9-42, 9-43.
M (6-30-72)	Incorporates Engineering Change Orders PE31014, PE31047, PE31081 affecting pages ii.1, iii, iv, ix, 5-29, 5-42.3, 9-48, 9-49, 9-50, 9-51, 9-52, 9-53, 9-54, 9-55, 9-56.
N (2-10-73)	Incorporates Engineering Change Orders PE31133, PE31138, PE31160, PE31164, PE31272, PE31317, and Technical Corrections affecting pages ii.1, iii, iv, ix, 5-34, 5-35, 9-23, 9-24, 9-27, 9-31, 9-56, 9-57.
P (7-17-73)	Incorporates Engineering Change Orders PE31344, PE31389, PE31421 affecting pages ii.1, iii, iv, vii, 5-21, 5-26, 5-42.1, 5-42.3, 5-42.4, 5-42.5, 5-42.6, 9-11, 9-27, 9-51, 9-52, 9-53, 9-54.
R (8-17-73)	Incorporates Engineering Change Orders PE31344C, PE31472 and Field Change Order PE31472 affecting pages ii.1, iii, iv, vii, 5-28.1, 5-36, 5-42.5, 5-52, 5-53, 5-54, 9-52.
S (10-19-73)	Incorporates Engineering Change Order PE31401 affecting pages ii.1, iii, iv, iv.1, viii, 5-35, 5-36, 5-103, 5-104, 5-105.
T (12-10-73)	Incorporates Engineering Change Orders PE31497, PE31499A, PE31512, PE31561, and Field Change Order PE31519 affecting pages ii.1, iii, iv, iv.1, 5-16, 5-21, 5-23, 5-27, 5-28.1, 5-29, 5-30.1, 5-37, 5-38, 5-38.1, 5-42.1, 5-42.4, 5-42.5, 7-86.
U (2-28-74)	Incorporates Engineering Change Order/Field Change Order PE31494 and Technical Corrections affecting pages ii.1, iii, iv, iv.1, vii, ix, 5-40, 5-42, 5-42.1, 5-42.4, 5-106, 5-107, 9-58.
V (5-17-74)	Incorporates Engineering Change Orders PE31656, PE31691 affecting pages ii.1, iii, iv, iv.1, vii, ix, 5-36, 5-52, 5-53, 5-54, 9-54, 9-58.
W (8-16-74)	Incorporates Engineering Change Order PE31739 affecting pages: ii.1, iii, 5-29, 5-30, 5-30.1, 5-35, 5-37, 5-42.3. iv.1.
Publication No. 70614700	

MANUAL STATUS CHECK SHEET

PUBLICATION NO.

70614700

Sheet 1 of 3

REVISION

W

PUBLICATION TITLE

BR2A5 Diagrams and Wire Lists Manual

PAGE NUMBER	REV
Front Cover	-
Title Page	-
ii	H
ii.1	W
iii	W
iv	W
iv.1	W
v	A
vii	V
viii	S
ix	V
x	J
Sec 1,2,3,4	-
Section 5	-
5-1	B
5-2	A
5-3	A
5-4	A
5-5	A
5-6	A
5-7	A
5-8	A
5-9	A
5-10	A
5-11	A
5-12	A
5-13	A
5-14	E
5-15	E
5-16	T
5-17	H
5-18	E
5-19	B

PAGE NUMBER	REV
5-20	A
5-21	T
5-22	E
5-23	T
5-24	C
5-25	A
5-26	P
5-27	T
5-28	C
5-28.1	T
5-29	W
5-30	W
5-30.1	W
5-31	E
5-32	E
5-33	E
5-34	N
5-35	W
5-36	V
5-37	W
5-38	T
5-38.1	W
5-39	H
5-40	U
5-41	D
5-42	U
5-42.1	U
5-42.2	D
5-42.3	W
5-42.4	U
5-42.5	T
5-42.6	P
5-43	A

PAGE NUMBER	REV
5-44	A
5-45	A
5-46	A
5-47	A
5-48	A
5-49	A
5-50	A
5-51	A
5-52	V
5-53	V
5-54	V
5-55	A
5-56	C
5-57	C
5-58	C
5-58.1	C
5-59	G
5-60	G
5-61	A
5-62	A
5-63	A
5-64	A
5-65	A
5-66	A
5-67	A
5-68	C
5-69	C
5-70	A
5-71	F
5-72	F
5-73	F
5-74	A
5-75	A

PAGE NUMBER	REV
5-76	A
5-77	A
5-78	A
5-79	A
5-80	A
5-81	A
5-82	A
5-83	A
5-84	A
5-85	A
5-86	J
5-87	A
5-88	A
5-89	A
5-90	A
5-91	A
5-92	A
5-93	A
5-94	J
5-95	A
5-96	A
5-97	A
5-98	A
5-99	A
5-100	A
5-101	L
5-102	L
5-103	S
5-104	S
5-105	S
5-106	U
5-107	U
Section 6	-

MANUAL STATUS CHECK SHEET

PUBLICATION NO. 70614700 Sheet 3 of 3 REVISION W

PUBLICATION TITLE BR2A5 Diagrams and Wire Lists Manual

PAGE NUMBER	REV
9-43	L
9-44	C
9-45	C
9-46	C
9-47	E
9-48	M
9-49	M
9-50	M
9-51	P
9-52	R
9-53	P
9-54	V
9-55	M
9-56	N
9-57	N
9-58	V
Section 10	-
Cmt Sheet	-
Ret Env	-
Back Cover	-

PAGE NUMBER	REV

PAGE NUMBER	REV

PAGE NUMBER	REV

PREFACE

Customer engineering material for the CONTROL DATA® BR2A5 Disk Storage Unit is contained in three separate manuals, which provide all information needed to install, operate, and maintain the unit:

Publication No. 70614600	General Description, Operation, Installation and Checkout, Theory of Operation, Maintenance
Publication No. 70614700	Diagrams, Maintenance Aids, Wire Lists
Publication No. 70614800	Illustrated Parts List

CONTENTS

5. DIAGRAMS			
Introduction	5-1	Logic Chassis Maintenance Panel	5-38
Key to Logic Symbols, Part 1	5-13	Control Panel	5-39
Key to Logic Symbols, Part 2	5-14	Power Supply	
Receivers	5-15	Part 1 (Series Code 01-07)	5-40
Transmitters	5-16	Part 2 (Series Code 01-07)	5-41
Device Addressing	5-17	Part 1 (Series Code 08-09)	5-42
Function Steering	5-18	Part 1 (Series Code 10-16)	5-42.1
Command Steering	5-19	Part 2 (Series Code 08-09)	5-42.2
Head Encode and Head Registers	5-20	Part 2 (Series Code 10 and Above)	5-42.3
Head Decode	5-21	Part 1 (Series Code 17 and Above)	5-42.4
R/W Enable, Fault Detection and Register	5-22	Part 3 (Series Code 17 and Above)	5-42.5
Access Control	5-23	Schematic Diagrams	
Difference Counter	5-25	0AFN Head Select, Preamp	5-42.6
Index/Sector, Speed Detection, and Indicators	5-26	1AYN Write Erase Circuits	5-45
Voice Coil Positioner Servo Circuit	5-27	9FQN Analog Gate and Amplifier	5-48
Track Servo Preamp, Cylinder and EOT Detection, and Fine Position Analog		0FZN Track Servo Preamp	5-50
Series Code 09 and Below	5-28	1FZN Track Servo Preamp	5-106
Series Code 10 and Above	5-28.1	4AWV Track Servo	5-52
Head Gating and Read Write	5-29	0CAV Voltage Checking	5-55
DSU Control Interface		1CFV/ACFV Track Servo Control	5-56
Series Code 09 and Below	5-30	0CGV/ACGV Analog, SW, Offset V Gen, Track Servo	5-58
Series Code 10 and Above	5-30.1	1CKV Read/Write Tester Card	5-59
DSB1	5-31	0CPV Read Recovery	5-61
DSB2	5-32	0CSV D/A Converter	5-64
Status Output Steering	5-33	0CTV Vel and Desired Vel Function	5-66
Output Control, Part 1	5-34	BCUV Coarse - Fine, Sum Amp and On Cylinder	5-68
Output Control, Part 2	5-35	0CVV Power Ampl Preamp	5-70
Chassis Map	5-36	DCWV Access Control	5-71
Signal Distribution	5-37	0CYV Head Decoder	5-74
		0PAV Lamp Driver	5-76

Filter - SCB	7-54	Head Replacement Criteria	7-76
Delay - UBD	7-55	Disk Pack Replacement Criteria	7-76
Delay - UC_	7-56	Disk Pack Runout Check	7-77
Delay - UEA	7-56.1	Access Tester Card	7-79
And - VAB	7-57	Read/Write Tester Card	7-85
And/Or (Single Input)-VAC/VJW	7-57		
Power Driver - VJK	7-60		
Power Driver - VJL	7-61	9. WIRE LISTS	
And - VJM	7-62	Description of Wire Lists	9-1
Or - VJN	7-63	Logic Wire List	9-4
AND - VJP	7-64	Control Panel	9-23
Power Driver - VJR	7-65	Maintenance Panel	9-25
Or - VJS	7-66	Blower Assembly	9-27
Or - VJT	7-66	Final I	9-28
And - VJU, VJV	7-67	W4 Harness Assembly	9-29
And/OR - VJW	7-68	W7 Cable Assembly	9-33
Flip-Flop - WBB	7-68	Power Supply	
Toggle Flip-Flop - WBC	7-70	Series Code 13 & Below	9-36
Single Shot - XAA	7-70	Series Code 14 & Above	9-48
Single Shot - XAB	7-73	Power Distribution, 50 Hz	9-55
Gated Single Shot - XAC	7-74	Power Distribution, 60 Hz	9-56
Head and Disk Pack Replacement Criteria	7-76	Preamp Chassis	9-57

FIGURES

5-1 Power On/First Seek Sequence	5-2	5-11 Head Advance Timing	5-12
5-2 Power On/First Seek Timing	5-3	7-1 Logic Card Detail	7-2
5-3 Direct Seek Sequence	5-4	7-2 Inversion Conventions	7-4
5-4 Direct Seek Timing	5-5	7-3 Discrete Component Circuit	7-5
5-5 Return to Zero Seek Sequence	5-6	7-4 Integrated Circuit	7-6
5-6 Return to Zero Seek Timing	5-7	7-5 Wired Functions	7-8
5-7 Unit or System Power Off Sequence	5-8	7-6 Gated Amplifier - FAB	7-10
5-8 Power Off Timing	5-9	7-7 Current Amplifier-FAD	7-11
5-9 Track Pulse Generation	5-10	7-8 Gated Intermediate Level Amplifier - GJA	7-12
5-10 Read/Write Timing & Format	5-11	7-9 Gated Analog Clamp-GJB	7-14
		7-10 Multiple Gate Analog Clamp Clamp - GJC	7-15

Information for these sections is included in BR2A5
Disk Storage Unit, Pub. No. 70614600.

SECTION 1

GENERAL DESCRIPTION

SECTION 2

OPERATION

SECTION 3

INSTALLATION AND CHECKOUT

SECTION 4

THEORY OF OPERATION

SECTION 5

DIAGRAMS

DIAGRAMS

INTRODUCTION

This section contains diagrams that logically describe the DSU in terms of the functions which the unit performs. Figures 5-1 through 5-12 are flow charts, simplified circuits, and timing diagrams that describe the First Seek function, the Power Off sequence, the Direct Seek (forward and reverse) function, the Return to Zero function, the Read/Write operations, and Head Advance timing. The logic diagrams for the unit are provided on pages 5-14 through 5-36. The DSU signal distribution drawing is located on page 5-37. Panel (operator and maintenance) schematics are on pages 5-38 and 5-39. The unit power supply schematic for mods 01 through 06 is located on pages 5-41 and 5-42, and for mods 07 and above is located on pages 5-42.1 and 5-42.2. Schematic diagrams for the logic cards are found at the end of the section.





Figure 5-2. Power On/First Seek Timing

7F22




NOTES:

- ① FILE BUS OUT (FBOUT) LINES
- ② 80 TRACKS ACCELERATING FROM 0 TO 50 IPS
- ③ 16 TRACKS AT 50 IPS
- ④ 32 TRACKS DECELERATING FROM 50 TO 25 IPS
- ⑤ 31.5 TRACKS WITH VELOCITY DECREASING UNDER CONTROL OF D/A CONVERTER A637 AND DESIRED VELOCITY GENERATOR A631
- ⑥ CARRIAGE MOVES LAST HALF TRACK AND IS HELD STATIONARY BY FINE POSITION ANALOG SIGNAL
- ⑦ SEE DETAIL BELOW:
- ⑧ DIFFERENCE COUNTER IS INCREMENTAL (COUNTS UPWARD ONLY). CONTENT IS ALWAYS THE COMPLEMENT: 511 = CMPLM OF 0 AND 351 = CMPLM OF 160.

7F24

Figure 5-4. Direct Seek Timing




NOTES:

- ① 80 TRACKS ACCELERATING FROM 0 TO 50 IPS.
- ② A. 50 IPS UNTIL 64 TRACKS TO GO.
B. 32 TRACKS DECELERATING FROM 50 TO 25 IPS.
C. 31.5 TRACKS WITH VELOCITY DECREASING UNDER CONTROL OF D/A CONVERTER A637 AND DESIRED VELOCITY GENERATOR A631.
D. CARRIAGE MOVES LAST HALF TRACK AND IS HELD STATIONARY BY FINE POSITION ANALOG SIGNAL.
- ③ CARRIAGE TURN AROUND AREA.
- ④ DIFFERENCE COUNTER IS INCREMENTAL (COUNTS UPWARD ONLY). CONTENT IS ALWAYS THE COMPLEMENT:
COMPLEMENT OF 16 = 495
COMPLEMENT OF 406 = 105
COMPLEMENT OF 0 = 511

7F26

Figure 5-6. Return to Zero Seek Timing




NOTES:

- ① CARRIAGE ENCOUNTERS RETRACTED STOP.
- ② ONE AMP (APPROX) OF HOLDING CURRENT APPLIED TO POSITIONER UNTIL K5 DROPS.
- ③ CARRIAGE MOVES TO RETRACTED STOP AT 60 IPS.

6T50

Figure 5-8. Power Off Timing



NOTES:


- ① TOLERANCE GAP 1 - 120 BITS - ACCOMMODATES PHYSICAL READ/WRITE TO ERASE GAP DISTANCE AND ALLOWS HEAD SWITCHING AND READ AMPLIFIER STABILIZATION TIME.
- ② SYNC PATTERN 1 - 112 BITS - INDICATES BEGINNING OF ADDRESS AREA, CONTROLLER MUST INITIATE SYNC BYTE (OR BIT) SEARCH MIDWAY THROUGH THIS PATTERN (REQUIRED TO INSURE THAT HEAD IS READING A KNOWN PATTERN EVEN UNDER WORST-CASE CONDITIONS OF HEAD SKEW, RPM, AND INDEX TOLERANCES DUE TO DISK PACK INTERCHANGE).
- ③ ADDRESS - 36 BITS (TYPICAL) - TWELVE-BIT UPPER ADDRESS, 12-BIT LOWER ADDRESS, AND 12-BIT CHECKWORD.
- ④ HEAD GAP - 100 BITS (MIN) - ACCOMMODATES PHYSICAL READ/WRITE TO ERASE GAP DISTANCE.
- ⑤ SYNC PATTERN 2 - 112 BITS (MINIMUM) - INDICATES BEGINNING OF DATA FIELD.
- ⑥ DATA FIELD - LENGTH DEPENDS UPON DATA RECORD FORMAT.
- ⑦ POST AMBLE - 1 BIT - A PAD TO ENSURE THAT LAST BIT OF DATA IS NOT DESTROYED OR DISTORTED.
- ⑧ TOLERANCE GAP 2 - LENGTH DEPENDS UPON FORMAT (SHOULD EQUAL APPROXIMATELY 2.5^2 OF SECTOR BIT CAPACITY), COMPENSATES FOR WORST-CASE CONDITIONS OF SPINDLE SPEED AND OSCILLATOR TOLERANCES.
- ⑨ HEAD/DIRECTION TAG LINE SHOWN OCCURRING AT LATEST ACCEPTABLE TIME RELATIVE TO INDEX: NOT TO BE CONSIDERED A TYPICAL RELATIONSHIP.
- ⑩ INDEX PULSE AVAILABLE TO CONTROLLER TO INDICATE BEGINNING OF TRACK OR CYLINDER.

7F14

Figure 5-10. Read/Write Timing and Format

DISCRETE COMPONENT

DISCRETE COMPONENT CIRCUIT INFORMATION EXAMPLE:




SPECIAL CIRCUIT CHARACTERISTICS:
OSCILLATOR FREQ. DELAY PERIODS, SUMMATION REF VOLTAGE, ETC

FUNCTION SYMBOLS:


- Δ AMPLIFIER
- X/Y DIGITAL TO ANALOG CONVERSION
- X/Y DIGITAL TO ANALOG CONVERSION WITH ADJUSTABLE (ELECTRICALLY) GAIN
- ω OSCILLATOR (FREQ NOTED OUTSIDE OF BOX)
- $f \rightarrow \Delta$ DEMODULATOR
- $F \rightarrow$ FUNCTION GENERATOR
- $> 28.5 \text{ Hz}$ FREQUENCY SENSOR
- $f \rightarrow Y$ ABSOLUTE DIFFERENCE SENSOR (VOLTAGE VALUE OF DIFFERENCE INDICATED OUTSIDE OF BOX) WITH DIGITAL CONVERSION
- > 1 SINGLE LINE MULTIPLE SELECT DETECTOR (EXCESSIVE VOLTAGE DROP OCCURS AT INPUT IF MORE THAN ONE SELECTION IS MADE)
- $\Sigma X/Y$ ANALOG SUMMATION OF DIGITAL INPUTS (REF VOLTAGE OUTSIDE OF BOX INDICATES OUTPUT SIGNAL LEVEL RESULTING WHEN SPECIFIED INPUT(S) ARE NEGATED)
- X/Y LEVEL CONVERSION - TRANSMISSION LINE TO LOGIC LEVEL, SWITCH STATE (GROUND OR OPEN) TO LOGIC LEVEL, LOGIC LEVEL TO POWER OUTPUT (TO DRIVE LAMP, RELAY, SOLENOID, ETC)
- ω DELAY - WHEN INPUT CHANGES TO A "1", A 200 NSEC DELAY OCCURS BEFORE THE "1" IS PASSED ON.
- \bullet AND GATE OR INVERTER
- \uparrow OR GATE OR INVERTER
- Δ/Y ANALOG TO DIGITAL CONVERTER
- Δ/Y ADJUSTABLE ANALOG TO DIGITAL CONVERTER
- $\uparrow \downarrow$ SINGLE SHOT
- $\uparrow \downarrow$ ADJUSTABLE SINGLE SHOT
- $X/Y \Delta/Y$ ADJUSTABLE RINGING AMPLIFIER (DESIRED RESONANT FREQ SPECIFIED ADJACENT TO BOX)
- $f \rightarrow Y$ SWITCH RECEIVER

INTEGRATED

INTEGRATED CIRCUIT (GATES) INFORMATION EXAMPLE:




INTEGRATED CIRCUIT (FF, COUNTER, TRANSMITTER, SINGLE SHOT) INFORMATION EXAMPLE:



FORM NO. 19333	REV. 49	VCD-7367	A
C		1	1

CONTINUED ON NEXT PAGE


DEVELOPMENT DIVISION



CONTROL DATA
DEVELOPMENT
DIVISION

RECEIVERS

CODE IDENT	DWG NO	REV
19333	VCD-7367	E
SHEET		3
C		




NOTE:
 ① THIS UNIT SHOWN WITH LOGIC PLUG "0"
 INSERTED IN OPERATOR CONTROL PANEL


LOGIC NO.	OPEN = 1	CLOSED = 0	SS14	SS13	SS12	SS11	SS10
0	C	C	C	C	C	C	C
1	C	C	C	C	C	C	C
2	C	C	C	C	C	C	C
3	C	C	C	C	C	C	C
4	C	C	C	C	C	C	C
5	C	C	C	C	C	C	C
6	C	C	C	C	C	C	C
7	C	C	C	C	C	C	C
8	C	C	C	C	C	C	C

DEVICE ADDRESSING


COPIES	19333	REV	G
DATE	VCO-7367	SHEET	5




NOTES:
 ① OPEN



NOTES:
 ① OPEN



CONTROL DATA		ACCESS CONTROL	
DEVELOPMENT DIVISION			
CODE IDENT	DESIGN NO	REV	
19333	VCD-7367	R	
C		II	
SHEET		PAGE	
11		R	




REV	A
DATE	11/13
DRW NO	VCD-7367
CODE	19333
SHEET	13
C	

DIFFERENCE COUNTER

CONTROL DATA
CORPORATION
DEVELOPMENT
DIVISION

NOTES:
① NOT USED

REV	A
DATE	11/13
DRW NO	VCD-7367
CODE	19333
SHEET	13
C	




NOTES:
 ① OPEN
 ② LOCATED ON POWER SUPPLY
 ③ LOCATED ON MAIN DECK

CONTROL DATA
 DEVELOPMENT
 DIVISION

VOICE COIL
 POSITIONER
 SERVO CIRCUIT

REV	R
DWG NO	VCD - 7 367
CODE IDENT	193.33
SHEET	15
C	



REV	1
DWG NO	VCD-7367
CODING	19333
SHEET	16A

TRACK SERVO PREAMP,
CYLINDER AND EOT DETECTION,
AND FINE POSITION ANALOG,
AND FINE POSITION ANALOG
(SERIES CODE IO AND ABOVE)

CONTROL DATA
DEVELOPMENT DIVISION


NOTES:
① NOT USED
② ON MAIN DECK

TO TRACK SERVO HD
1 2 3 4

ANALOG DEMOD
A23-9B


ODD K572-138

FWD I511-17A
REV I512-16A
CYL PULSE
I591-11B
HEADS LOADED
I903-11A
FINE I634-14B
A629-6B
VEL INTEGRATOR



CONTROL DATA
 HEAD GATING AND READ/WRITE
 DETAILMENT
 DIA 5.00


- NOTES:
- TEST POINT AND RELATED HEAD HAVE SAME NUMBER (LINE NUMBER IS LEGIBLE. (RIGHT SIDE UP))
 - REPEATED FOR HEADS 1,3,5,7
 - REPEATED FOR HEADS 2,4,6,8
 - REPEATED FOR HEADS 12,14,16,18
 - LOCATED ON E-CARD CHASSIS
 - PARTIAL DETAIL SHOWN. REFER TO TAB SHOWN AT TOP FOR COMPLETE DETAIL.
 - NOT USED
 - GROUND ENABLE PROVIDED BY R/W TESTER CARD IF INSTALLED




- NOTES:
- ① ON LOGIC CHASSIS MAINTNANCE PANEL.
 - ② ON OPERATOR PANEL.
 - ③ IN POWER SUPPLY (DETAIL).
 - ④ ON MAIN DECK.
 - ⑤ MOUNTED ON CABINET.
 - ⑥ OPEN.
 - ⑦ MOUNTED IN AIR PLENUM
 - ⑧ NOT IN SERIES CODE 10, 11

DSU CONTROL INTERFACE
 (SERIES CODE 10 AND ABOVE)
 SECRET
 DIV 3-00

19-333 VCD-7367
 PART 1
 8A
 1149






NOTES:
 (1) OPEN


CODE SHEET	REV 88	REV
19333	VCD-7367	
C		SHEET 21

STATUS OUTPUT STEERING
 DEVELOPMENT DIVISION



NOTES :
 (1) OPEN
 (2) S/N 8877 AND ABOVE


JAB1 (PAB)	JAB2 (PAB2)	JB23 (PB23)	JA23 (PA23)	JA02 (PA02)	JA00 (PA00-B FRONT)	JA00 (REAR) (PA00)
P600-b 1A A06-2A	B12-10B 1A E02-10	B29-8B 11A P4-31	11A P4-31	1A P303-1	1A P303-1	S201-4 1A P4-6B
P600-c 2A A04-3A	B12-9A 2A E02-9	B29-9B 12A P4-32	12A P4-32	9B P303-4	9B P303-4	S201-2 2A B01-2A
P600-d 3A A04-2A	B12-8A 3A E02-12	+20V 12B P4-16	12B P4-16	0B P303-3	0B P303-3	S2C3-2A 3A A06-6A
P600-e 4A A04-4B	B12-4B 4A E02-14			11B SHLD	11B SHLD	S201-4 4A A05-3A
S301-NC 5A A05-7B	B12-7A 5A E02-44			7A SHLD	7A SHLD	XDS200-8 5A A06-2B
E04-5 6A A04-8A	B12-6A 6A E02-37			12A P4-54	12A P4-54	TP201 6A A01-1B
E04-17 7A D23-11A (GND)	B12-3A 7A E02-38			13A P4-53	13A P4-53	S200-3 7A B01-5B
P4-23 8A A03-9B	B12-2A 8A E02-40			11B A652	11B A652	TP205 8A A01-3B
	B12-17A 9A E02-13			10B A652	10B A652	S202(TBI-11) 10A
	B05-7A 11A E04-41			9B GND	9B GND	S202(TBI-7) 11A
	B05-11A 12A E04-24			11A P303-5	11A P303-5	S202(TBI-13) 12A
	B05-11A 13A E04-9			7B P303-2	7B P303-2	TP207 13A
	B05-2B 13A E04-9					TP203 14A
P600-D 1B A06-3A	B12-9A 2A E02-9					S200-1 1B B01-12A
P600-B 2B A05-4B	B12-8A 3A E02-12					S200-1 3B B01-10B
P600-W 3B A04-3B	B12-4B 4A E02-14					S204-3A 4B A04-4A
P600-Y 4B A04-2B	B12-7A 5A E02-44					XDS202-B 5B A06-13B
P4-22 5B A05-2A	B12-6A 6A E02-37					TP200 6B A01-14B
S300A-NO 6B A05-3B	B12-3A 7A E02-38					S202(TBI-2) 7B P600-F
	B12-2A 8A E02-40					TP204 8B A01-12B
	B05-7A 11A E04-41					TP206 9B A01-13A
	B05-11A 12A E04-24					S202(TBI-9) 10B
	B05-2B 13A E04-9					XDS201-T 11B
P600-Z 8B A06-3B	B12-9A 2A E02-9					XDS201-B 12B
P600-C 9B A06-12A	B12-8A 3A E02-12					TP202 13B
P600-E 9B B04-13B	B12-7A 5A E02-44					S202(TBI-15) 14B
	B12-6A 6A E02-37					
	B12-3A 7A E02-38					
	B12-2A 8A E02-40					
	B12-17A 9A E02-13					
	B05-7A 11A E04-41					
	B05-11A 12A E04-24					
	B05-2B 13A E04-9					
	A16-5B 14A E05-37					
	B12-9B 1B E01-44					
	B12-8B 2B E01-42					
	B12-7B 3B E01-40					
	B12-3B 4B E01-38					
	B12-6B 5B E01-37					
	B12-5B 6B E01-13					
	B12-2B 7B E01-14					
	B12-15B 8B E01-12					
	B12-1B 9B E01-09					
	A12-16B 10B E01-10					
	GND 11B E05-40,41					
	B05-8B 12B E02-32					
	B05-9A 13B E04-45					
	A16-4B 14B E05-36					



LOGIC CHASSIS MAINTENANCE PANEL

NOTES

- ① REFER TO I/O CABLE TABS FOR POINT TO POINT WIRING
- ② CONNECTION MADE TO WIRE WRAP PINS AT SPECIFIED LOGIC CHASSIS LOCATION
- ③ ON POWER SUPPLY CHASSIS
- ④ ON MAIN DECK



J600 P600

A	PA08-13A
B	PAB1-2B
C	PA00B-12B
D	PAB1-1B
E	P4-1B
F	PA00B-7B
H	P4-2B
J	P4-41
K	NGT USED
L	S600-NC
M	P4-43
N	P4-42
P	P4-29
R	P306-1
S	PA00B-12A
T	P4-15
U	PAB1-4A
V	PAB1-2A
W	PAB1-3B
X	PAB1-3A
Y	PAB1-8B
Z	PAB1-8B
X	S300B-NC
B	PAB1-1A
g	PAB1-9B
d	PAB1-10B


B12-10B 1A E02-10	1A P4-46
B12-9A 2A E02-9	9A P4-51
B12-8A 3A E02-12	10A S600-C
B12-4B 4A E02-14	11A P4-36
B12-7A 5A E02-44	12A P600-5
B12-6A 6A E02-37	13A P600-A
B12-3A 7A E02-38	14A P4-13
B12-2A 8A E02-40	1B P4-25
A12-2A 9A E02-42	2B P4-25
A12-17A 10A E02-13	3B P4-25
B05-7A 11A E04-41	4B P4-25
B05-11A 12A E04-24	5B P4-25
B05-2B 13A E04-9	6B P4-25
A16-5B 14A E05-37	7B P600-F
B12-9B 1B E01-44	8B P4-45
B12-8B 2B E01-42	9B E04-46
B12-7B 3B E01-40	10B P4-36
B12-3B 4B E01-38	11B P4-35
B12-6B 5B E01-37	12B P600-C
B12-5B 6B E01-13	13B P4-17
B12-2B 7B E01-14	14B S601-NC
B12-15B 8B E01-12	
B12-1B 9B E01-09	
A12-16B 10B E01-10	
GND 11B E05-40,41	
B05-8B 12B E02-32	
B05-9A 13B E04-45	
A16-4B 14B E05-36	

STATUS SELECT

INDEX	I1057	12
BUSY	I1056	11
SEEK INCOMPLETE	I1055	10
WRITE RETURN	I1054	9
SEEK FINISHED	I1053	8
DSB INDICATOR	I1052	7
END OF CYLINDER	I1051	6
(UNUSED)	I1050	5
VOLTAGE	I436	4
R (W+E)	I440	3
(R+W+E) OFF CYL	I438	2
SEEKING	I1022	12
ZERO STOP ERROR	I1020	11
(UNUSED)	I1018	10
SEEK INCOMPLETE	I1016	9
WRITE LOCKOUT	I1014	8
HEADS LOADED	I1012	7
UP TO SPEED	I1010	6
FAULT	I1008	5
CURRENT	I432	1
ILLEGAL HEAD	I1047	12
WRITE	I1045	11
READ	I1043	10
HEADS UNSAFE	I1041	9
ERASE	I1039	8
ANYSEEK	I1037	7
RETURN TO ZERO	I1035	6
WRITE INNER	I1033	5


D20-	3B
12A	11
7B	10
6B	9
11A	8
9A	7
4B	6
8A	5
801-	4
5B	3
2A	2
D15-	1
10B	12
2A	11
6B	10
8B	9
10B	8
12A	7
5B	6
2A	5
10B	4
5B	3
8B	2
10B	1
10B	12
5B	11
8B	10
10B	9
12A	8
5B	7
2A	6
10B	5

B01-	10B
10B	9
5B	8
2A	7
10B	6
5B	5
8B	4
10B	3
5B	2
8B	1
10B	12
5B	11
8B	10
10B	9
5B	8
8B	7
10B	6
5B	5
8B	4
10B	3
5B	2
8B	1
10B	12
5B	11
8B	10
10B	9
5B	8
8B	7
10B	6
5B	5
8B	4
10B	3
5B	2
8B	1




NOTES:

- ① THREE POSITION SWITCH CONNECTS AS FOLLOWS (KEYWAY DOWN):
DOWN 3B TO 2B AND 3A TO 2A
CENTER 1B TO 2B AND 3A TO 2A
UP 1B TO 2B AND 1A TO 2A.



- NOTES:
- ① BEREIT (READY)
 - ② WARTUNG (TEST)
 - ③ SCHREIBEN (WRITE GESPERRT LOCKOUT)
 - ④ FEHLER (FAULT)



- NOTES:
- ① PREFACE ALL ENCLOSED REFERENCE DESIGNATORS WITH A4A1.
 - ② ON MAIN DECK, PREFACE REF DES. WITH A1.
 - ③ ON OPERATOR PANEL, PREFACE REF DES. WITH A5.
 - ④ ON LOGIC CHASSIS MAINTENANCE PANEL, PREFACE REF DES. WITH A2.
 - ⑤ NOT USED.
 - ⑥ AUXILIARY CONTACTS.
 - 7. PREFACE ALL POWER SUPPLY REF DES WITH A4.

CONTROL DATA	POWER SUPPLY, PART 2	REV	K
DEVELOPMENT DIVISION	(SERIES CODE 07 AND BELOW)	CODE SHEET	19333
		DWG NO	VCD - 7373
		SHEET	2
		PAGE	2

FROM LOGIC CHASSIS (VOLTAGE CHECKER)

LOGIC CHASSIS CURRENT SENSE

TO LOGIC CHASSIS

FROM LOGIC CHASSIS

EMERGENCY RETRACT

POWER UP SEQUENCE

POSITIONER POWER

DC ON

POSITIONER VOICE COIL L300

CR9A

AITB6

CR1 CR2 CR3 CR4 CR5 CR6 CR7 CR8 CR9 CR10

Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10

R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18

C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24

J11-1 J11-2 J11-3 J11-4 J11-5 J11-6 J11-7 J11-8 J11-9 J11-10 J11-11 J11-12 J11-13 J11-14 J11-15 J11-16 J11-17 J12-1 J12-2 J12-3 J12-4 J12-5 J12-6 J12-7 J12-8 J12-9 J12-10 J12-11 J12-12 J12-13 J12-14

K1 K2 K3 K4 K5

DS4

L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L20 L21 L22 L23 L24 L25

CR20 CR21 CR22 CR23 CR24 CR25 CR26 CR27 CR28

CR3A CR3B CR3C CR3D CR3E CR3F CR3G CR3H CR3I CR3J CR3K CR3L CR3M CR3N CR3O CR3P CR3Q CR3R CR3S CR3T CR3U CR3V CR3W CR3X CR3Y CR3Z

CR4A CR4B CR4C CR4D CR4E CR4F CR4G CR4H CR4I CR4J CR4K CR4L CR4M CR4N CR4O CR4P CR4Q CR4R CR4S CR4T CR4U CR4V CR4W CR4X CR4Y CR4Z

CR5A CR5B CR5C CR5D CR5E CR5F CR5G CR5H CR5I CR5J CR5K CR5L CR5M CR5N CR5O CR5P CR5Q CR5R CR5S CR5T CR5U CR5V CR5W CR5X CR5Y CR5Z


CR6A CR6B CR6C CR6D CR6E CR6F CR6G CR6H CR6I CR6J CR6K CR6L CR6M CR6N CR6O CR6P CR6Q CR6R CR6S CR6T CR6U CR6V CR6W CR6X CR6Y CR6Z

CR7A CR7B CR7C CR7D CR7E CR7F CR7G CR7H CR7I CR7J CR7K CR7L CR7M CR7N CR7O CR7P CR7Q CR7R CR7S CR7T CR7U CR7V CR7W CR7X CR7Y CR7Z

CR8A CR8B CR8C CR8D CR8E CR8F CR8G CR8H CR8I CR8J CR8K CR8L CR8M CR8N CR8O CR8P CR8Q CR8R CR8S CR8T CR8U CR8V CR8W CR8X CR8Y CR8Z


CR9A CR9B CR9C CR9D CR9E CR9F CR9G CR9H CR9I CR9J CR9K CR9L CR9M CR9N CR9O CR9P CR9Q CR9R CR9S CR9T CR9U CR9V CR9W CR9X CR9Y CR9Z

CR10A CR10B CR10C CR10D CR10E CR10F CR10G CR10H CR10I CR10J CR10K CR10L CR10M CR10N CR10O CR10P CR10Q CR10R CR10S CR10T CR10U CR10V CR10W CR10X CR10Y CR10Z



- NOTES:**
- ON BLOWER ASSEMBLY.
 - ON MAIN DECK, PREFACE REFERENCE DESIGNATOR WITH A1.
 - PREFACE ALL POWER SUPPLY REFERENCE DESIGNATOR WITH A4.
 - A441 DENOTES TERMINAL BOARD T86 AND RELATED COMPONENTS.
 - A2 DENOTES TERMINAL BOARD T83 AND RELATED COMPONENTS.
 - ON LOGIC CHASSIS MAINTENANCE PANEL, PREFACE REFERENCE DESIGNATOR WITH A2.
 - ON OPERATOR PANEL, PREFACE REFERENCE DESIGNATOR WITH A2.
 - USED IN 50 HZ UNITS ONLY.
 - TERMINAL 1,2,3,4,8 OF T85 CONNECTED BY JUMPER TO CHASSIS GND.
 - NOT IN SERIES CODES 10,11.
 - R60 IS CR60 IN SERIES CODE 10 THRU 12.
 - NC IN SERIES CODES 10,11.
 - NO IN SERIES CODES 10,11.

CONTROL DATA		CODE INERT	19333	VCD-200	7
POWER SUPPLY, PART 1		SHEET	2		
(SERIES CODE 10 THRU 16)					



- NOTES:
- ① PREFACE ALL ENCLOSED REFERENCE DESIGNATORS WITH A4A1.
 - ② ON MAIN DECK, PREFACE REF DES WITH A1.
 - ③ ON OPERATOR PANEL, PREFACE REF DES WITH A5.
 - ④ ON LOGIC CHASSIS, MAINTENANCE PANEL, PREFACE REF DES WITH A2.
 - ⑤ NOT USED.
 - ⑥ AUXILIARY CONTACTS.
 7. PREFACE ALL POWER SUPPLY REF DES WITH A4.

12	11	12	11
10	9	10	9
8	7	8	7
6	5	6	5
4	3	4	3
2	1	2	1


RELAY K2 AND K4 (FRONT)

0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

RELAY K1 AND K5 COIL

SOCKET IDENTIFICATION (FRONT)

2	4	3	1
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0



REV	V
DWG NO	VCD - 200
CODE IDENT SHEET	19333
PAGE	6


CONTROL DATA

NORMANDALE DIVISION

POWER SUPPLY, PART 3
(SERIES CODE 17 AND ABOVE)

REV.	FCO	DATE	BY
B			

SEE SHEET 1



REV.	FCO	DATE	BY
C			

50102204


19333

2 OF 3


SCHEMATIC DIAGRAM
HEAD SELECT, PREAMP
TYPE ØAFN

REVISION RECORD			
REV	ECO	DESCRIPTION	DATE
B		SEE SHEET 1	

REV	ECO	DESCRIPTION	DATE	CHKD	APP



CD 50102204
 DWG NO C 50102204
 CODE IDENT 19333
 SHEET 3 OF 3
 SCHEMATIC DIAGRAM
 HEAD SELECT, PREAMP
 TYPE 0AFN
 CONCORD DATA
 NORMANDALE
 DIVISION



NOTE:
 1. UNLESS OTHERWISE SPECIFIED:
 ALL TRANSISTORS, SILICON, NPN, 2N3646, 50210310
 ALL DIODES, SILICON, 92115021
 2. TRANSISTOR, SILICON, NPN, 2N3569, 50210311
 3. TRANSISTOR, SILICON, PNP, 2N4919 50210312
 4. TRANSISTOR, SILICON, PNP, 2N3645, 50210313
 5. TRANSISTOR, SILICON, PNP, 2N4258, 50210314
 6. TRANSISTOR, SILICON, PNP, 2N4916, 50210315
 7. TRANSISTOR, SILICON, NPN, 2N2218, 92162039.
 8. DIODE, GERMANIUM, 11801200.
 9. DIODE, SILICON, 92115023.

REV.	ECO	DESCRIPTION	DATE	CHK	APP
1	A	PE23000	5-3-71	CH	

COMP ASSY 50108907	5F2A5B	5010907	19333	C	5010907
DATE	5-23-71	5-23-71			
BY	J. J. Gentry	J. J. Gentry			
CHECKED	J. J. Gentry	J. J. Gentry			
APPROVED	J. J. Gentry	J. J. Gentry			


SCHEMATIC DIAGRAM
 WRITE ERASE CIRCUITS
 TYPE 1A9N

REFERENCE DRAWINGS
 COMP ASSY 50108907

19333 C 5010907


DATE 5-23-71
 BY J. J. Gentry
 CHECKED J. J. Gentry
 APPROVED J. J. Gentry

5010907
 19333 C 5010907



CD		50109007		O	
19333		C		1	
SCHEMATIC DIAGRAM					
WRITE ERASE CIRCUIT					
TYPE 1AYN					
MURPHY DIVISION					

50109007



REVISION RECORD			
REV	FCO	DESCRIPTION	DATE
		SEE SH 1 FOR REVISION	

CD 50109007 0

19333 C 50109007 0

SCHEMATIC DIAGRAM
WRITE ERASE CIRCUIT
TYPE 1AYN






1 2 3 4

1 2 3 4
 A B C D
 1 2 3 4

1
2
3
4

SHEET REVISION STATUS		REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		RELEASED		8/1/68		
B		PE29310 DOC SIZE & SYM CHANGE	LD	6-4-71		
		PE23000				


NOTE:
 1. TRANSISTOR, SILICON, PNP, 2N4258, 50211500.
 2. READ PREAMPLIFIER, TYPE AMP-1 EF 7400, 1044900.
 3. ALL OTHER TRANSISTORS, SILICON, NPN, 2N3646.
 4. 40210360.
 5. DIODE, SILICON ZENER, 50240118.
 6. ALL OTHER DIODES, SILICON, 50241100



50185800


REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION	
COMPONENT ASSY	50185700	USED ON	DUAL CHANNEL RESOB	CHK	4-21-69
RES	± 5%	ENGR	P. P. P.	ENGR	8/4/69
CAP	± 10%	MFG	P. P. P.	MFG	8-7-69
		APPR	P. P. P.	APPR	6-11-68
COMPONENTS, EXCEPT AS NOTED		VALUE		RATING	
		OHMS		1/A/W	
TITLE					
SCHEMATIC DIAGRAM					
ANALOG GATE AND AMPLIFIER					
(IBM COMPATIBLE)					
TYPE 9FQN					
CORR IDENT		DRAWING NUMBER		SHEET 1 OF 2	
19333		C 50185800		5	

REVISION RECORD			
REV	ECO	DESCRIPTION	DATE
B		SEE SH1 FOR REVISIONS	



SCHEMATIC DIAGRAM			
REV	ECO	DESCRIPTION	DATE
B		SEE SH1 FOR REVISIONS	

ANALOG GATE AND AMPLIFIER
(LSM COMPATIBLE)
TYPE 9FQN




NOTE:

- 1 UNLESS OTHERWISE SPECIFIED
ALL TRANSISTOR SNPN, 2N3645, 50211210.
ALL DIODES SILICON, 92115023.
- 2 TRANSISTOR SNPN, 2N3646, 50210310.
- 3 TRANSISTOR SNPN, 2N3569, 50210811
- 4 IC U2 TRANSISTOR ARRAY, HAS PIN 10 CONNECTED TO -10 V.
- 5 DIODE GERMANIUM, 11801200.
- 6 SEE 46325900 FOR SELECTION OF 9R1 AND 3R1.

SHEET REVISION STATUS		REVISION RECORD			
REV	ECO	DESCRIPTION	DRFT	CHKD	APP
A	PE2300C	RELEASED			4/1


REFERENCE DRAWINGS		DATE		NORMANDALE DIVISION		TITLE	
COMP ASSY	50189300	BR2AI				SCHEMATIC DIAGRAM PRE AMP TRACK SERVO TYPE Ø FZN	
COMPONENTS EXCEPT AS NOTED		FIRST USED ON:		DRAWING NUMBER		C 50189400	
TOLERANCE	VALUE	CHK	DATE	19333			
RES	5%	CHK	4/15/71				
CAP	±10%	APPR	4/22/71				
			4/25/71				



REV	ECO	DESCRIPTION	DATE	CHKD	APP
SEE SH 1 FOR REV					

CD	LWG NO	CDL (R/N)	19333	50189400	0
SCHEMATIC DIAGRAM			PRE AMP TRACK SERVO		
TYPE ØFZN			NORMANDALE DIVISION		

REV	ECO	DESCRIPTION	DATE	CHKD	APP
SEE SH 1 FOR REV					




- NOTE :
1. UNLESS OTHERWISE SPECIFIED :
ALL TRANSISTORS, SNPN, 2N3569, 50210811.
ALL FET'S, N CHANNEL JUNCTION, 2N4861, 50218100.
ALL DIODES, S1, 92115023.
 2. TRANSISTOR, SPNP, 2N4619, 50211610.
 3. TRANSISTOR, SNPN, 2N3646, 50210310.
 4. DIODE, GERMANIUM, 11801200
 5. RESISTORS 5R1 AND 15R1 ARE SELECTED FROM 46325900.
 6. ALL IC ELEMENT TYPE NO. 304 HAVE PINS 5 CONNECTED TO -14V AND PINS 8 CONNECTED TO +14V.
 7. ALL IC ELEMENT TYPE NO. 300 AND 301 HAVE PINS 4 CONNECTED TO -14V AND PINS 7 CONNECTED TO +14V
 8. IC 162 HAS PIN 7 CONNECTED TO GND, PIN 13 CONNECTED TO -5V AND PIN 14 CONNECTED TO +5V

REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A	-E-232C	RELEASED				

TITLE		SCHEMATIC DIAGRAM	
CONTROL DATA		TRACK SERVO FINE POSITION	
REFERENCE DRAWINGS		TYPE 4AWW	
COMP ASS'Y: 54098102	NORMAN DALE	CORP IDENT	DRAWING NUMBER
FIRST USED ON	DIVISION	19333	C 54098202
DWN	V.B. WILSON	1-28-74	CD
CHK	D. J. K. [Signature]	2-7-74	2
ENGR	D. [Signature]	2-7-74	
MTC	[Signature]		
APPR	H. O. W. [Signature]		

1
2
3
4


1
2
3
4




CONTROL DATA CORPORATION NORMANDALE DIVISION		SCHEMATIC DIAGRAM TYPE 4AW	CODE IDENT 19333	DWS NO C 54098202	SHEET 2
---	--	-------------------------------	---------------------	----------------------	---------

REVISION RECORD					
REV	ECO	DISCUSSION	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV			

W54098202






NOTE:
 1. UNLESS OTHERWISE SPECIFIED:
 ALL ZENER DIODE VOLTAGES ±5%
 ALL DIODES, SILICON, 92115021
 ALL TRANSISTORS, SILICON, NPN, 2N3565,
 5020710
 △ TRANSISTORS, SILICON, PNP, 2N4258, 50211510
 △ TRANSISTOR, SILICON, NPN, 2N3646, 50210310
 △ TRANSISTOR, SILICON, PNP, 2N4250, 50211411
 △ RESISTOR VALUE TO BE SELECTED. SEE
 QCAV RECOMMENDED TEST PROCEDURE.

REVISION RECORD

REV	ECO	DESCRIPTION	DATE	CHG	APP
A		RELEASED	1/10 RJ		
B	PE29310	REDRAW FROM D SIZE	JAR		
	PE23300				

SCHEMATIC DIAGRAM
 VOLTAGE CHECKING
 TYPE QCAV

REFERENCE DRAWINGS	COMPONENT ASSY 54110100
DATE	1-1-72
DESIGN	VDC
CHK	
ENGR	
VAL	
APP	
COMPONENTS, EXCEPT AS NOTED	
RES	±5% OHMS 1/4 W
CAP	±20%
ECG	19333
ECG	19333
DRAWING NUMBER	54110200
C.D.	0



1
2
3
4

SHEET REVISION STATUS		REVISION RECORD				
REV	ECO	DESCRIPTION	DATE	DRFT	CHKD	APP
A	23300	RELEASED	7/27/44	SB	7/27/44	II
B	PE29414	ADD DIODE 7CR4	7/27/44	SB	7/27/44	II-NR
C	PE29775	CORRECT SYMBOLLOGY	7/27/44	SB	7/27/44	II

CONTROL DATA

REFERENCE DRAWINGS: 54112101
COMP ASSY: 54112101

NORMANDALE DIVISION
BR2A1

USED ON: DWN K STREET, 4-9-71
CHK: H. K. STREET, 4-9-71
ENGR: H. K. STREET, 4-9-71
MFG: H. K. STREET, 4-9-71
APPR: H. K. STREET, 4-9-71

COMPONENTS, EXCEPT AS NOTED:
RES: ±1% OHMS 1/4W
CAP: ±20%


TITLE: SCHEMATIC DIAGRAM
E. O. T. THRESHOLD DETECTOR
TYPE 1CFV/ACFV

CODE IDENT: 19333
DRAWING NUMBER: C 54112200
CD: 8

SHEET 1 OF 2

REV	ECO	DESCRIPTION	DATE	CHK	APP

SEE SHT 1 FOR REV




NOTE:

- 1. UNLESS OTHERWISE SPECIFIED ALL DIODES, SILICON, 92115021
- ALL INTEGRATED CIRCUIT PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5 VOLTS.
- 2. TRANSISTOR, SPNP, 2N4258, 50211510
- 3. TRANSISTOR, SPNP, 2N3645, 50211210
- 4. TRANSISTOR, SPNP, 2N4916, 50211610
- 5. TRANSISTOR, SNPN, 2N3569, 50210811
- 6. TRANSISTOR, SNPN, 2N3646, 50210310
- 7. ALL I-C ELEMENT TYPE NO. 300 HAVE PIN 4 CONNECTED TO - VOLTAGE AND PIN 7 CONNECTED TO + VOLTAGE
- 8. I-C ELEMENT NO. 162 HAS PIN 7 CONNECTED TO GND, PIN 13 CONNECTED TO -5 VOLTS AND PIN 14 CONNECTED TO +5 VOLTS
- 9. DELAY TIME FOR REFERENCE ONLY
- 10. DIODE REMOVED ON ICFV.

SCHEMATIC DIAGRAM
E. O. T. THRESHOLD DET
 TYPE 1CFV/ACFV

CD	19333	DWG NO	54112200	8
REV	ECO	DESCRIPTION	DATE	CHK

SHEET REVISION STATUS		REVISION RECORD			
REV	ECO	DESCRIPTION	DATE	CHKD	APP
A	PE3000	RELEASED	7/1/71	W	W
B	PE30047	FOR TAB 02, IC R1 WAS 12.1K IIR3 WAS 10.0K IIR1 WAS 2.37K			I-WR



REFERENCE DRAWINGS		NORMAN DALE DIVISION	
COMP ASSY	54112502 (ACGV)	BR2A1	D. G. TUTTLE 3-31-71
COMPONENTS, EXCEPT AS NOTED		CHK	4/2/71
TOLERANCE	VALUE	ENGR	4/2/71
RES	±1%	APP	4/2/71
CAP	±20%		4/2/71
		COOK IDENIT	19333
		DRAWING NUMBER	54112600
		CD	9
		SHEET	1 OF 2

- NOTE:
- UNLESS OTHERWISE SPECIFIED:
ALL TRANSISTORS, FET'S 502B200
ALL DIODES, GERMANIUM, 11801200
 - SEE 46325900 FOR SELECTION OF IRI
AND 13RI.
 - TRANSISTOR, SNPM, 2N3646, 50210310.
 - IC'S U-C3 AND U-C4 HAVE PIN 7
CONNECTED TO GND AND PIN 14
CONNECTED TO +5V.
 - IC'S AR2, AR5, AR6, AR7, AR10, &
AR11 HAVE PIN 4 CONNECTED TO
-14V AND PIN 7 CONNECTED TO
+14V.
 - MATCHED COMPONENTS. SEE 70740800.




- | | |
|------|-------|
| βCGV | ACGV |
| IORI | 12.1K |
| IIR3 | 2.37K |
| IIR3 | 10.0K |
| IIR3 | 13.0K |

B54112600

REVISION RECORD					
REV	ECO	DESCRIPTION	DRAFT DATE	CHKD	APP
B		SEE SHT 1 FOR REV			


CONTROL DATA CORPORATION		CODE IDENT	DWG NO	CD
NORMAN DALE DIVISION		19333	C	54112600
		SHEET 2		9

**SCHEMATIC DIAGRAM
VOLTAGE GENERATOR,
TRACK SERVO
TYPE ØCGV/ACGV**







[Faint, illegible text and markings, possibly bleed-through from the reverse side of the page.]



READ/WRITE TESTER CARD
 TYPE 1CKV
 SHEET 1 OF 2




READ/WRITE TESTER CARD
TYPE 1CKV (SHEET 2 OF 2)



NOTE:

1. UNLESS OTHERWISE SPECIFIED:
ALL RESISTOR VALUES $\pm 5\%$
ALL RESISTOR VALUES IN OHMS
ALL RESISTORS RATED 1/4 WATT
ALL CAPACITOR VALUES $\pm 10\%$
ALL TRANSISTORS .5NPN, MN3646, 50210310.
ALL DIODES, SILICON, 92115021.
2. DELAY TIMES FOR REFERENCE ONLY.
3. ALL INTEGRATED CIRCUIT PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5VDC.
4. COMPONENT ASSY: 54113701.



NOTE:

- UNLESS OTHERWISE SPECIFIED:
 ALL TRANSISTORS, SILICON NPN 2N3646, 50210310
 ALL DIODES, SILICON 24553500
 TRANSISTOR, SILICON, PNP 2N4258, 50211510
 TRANSISTOR, SILICON, NPN, PLANAR, 24561900
 DIODE, SILICON, 92115021
 VALUE MAY BE 2.7K, 3.3K, 3.9K, 4.7K, OR 5.6K
 SELECTED IN PRODUCTION TO GIVE A "I" INPUT
 AMPLITUDE (2.5 MHZ) OF 3.0 ± 0.5 VOLT PEAK
 ON TP (AC COUPLED) SEE RECOMMENDED
 TEST PROCEDURE ON THIS CARD
 CONNECTOR PINS 2A THRU 33A ARE GRD

SCHEMATIC DIAGRAM
 READ RECOVERY
 TYPE ØCPV

19333 C 54115400 I

DRAWING NUMBER
 54115400 I

REV.	DATE	BY	CHK.	APP.
A				
B		JR	V.L.	
C				
D				

REVISION RECORD

RELEASED

REDRAW FROM D SIZE

PE29310

PE23200

SHEET	REVISION	STATUS
1		
2		
3		
4		

SH 3

SH 2

SH 1

PI 15B

PI 13B

PI 10B

PI 28B

TP-T

TP-V

TP-W

TP-X

TP-Y

TP-Z

TP-A

TP-B

TP-C

TP-D

TP-E

TP-F

TP-G

TP-H

TP-I

TP-J

TP-K

TP-L

TP-M

TP-N

TP-O

TP-P

TP-Q

TP-R

TP-S

TP-T

TP-U

TP-V

TP-W

TP-X

TP-Y

TP-Z

1

2

3

4


A

B

C

D


B54115400



SEE SH1 FOR REVISION

19333	C	54115400	1
			2
SCHEMATIC DIAGRAM READ RECOVERY TYPE 0CPV			

B 54115400



SCHEMATIC DIAGRAM
 READ RECOVERY
 TYPE 0CPV

19523 C 54115400 I

3 1


REVISION RECORD

NO.	DESCRIPTION	DATE
1	SEE SH 1 FOR REVISIONS	

B54115400 ↓

1
2
3
4

SHEET REVISION STATUS		REVISION RECORD		
REV	ECO	DESCRIPTION	DRFT	DATE
A		RELEASED		
B	PE21812	28VRI AND 5VRI WERE 5% ASSTY NO. WAS 54116500.	DM	1/14/70
C	PE29310 PE23000	DOC SIZE & SYM CHANGE	LD	6/4/71



NOTE:
 1. UNLESS OTHERWISE SPECIFIED
 ALL TRANSISTORS SNPN, 2N3642, 50210510.
 ALL DIODES SILICOM, 92119023
 2. TRANSISTOR SILICOM, PNP, 2N3638, 50210610.
 3. TRANSISTOR SILICOM, PNP, 2N4406, 50221500.
 4. TRANSISTOR SILICOM, NPN, 2N4922, 50220901.
 5. TRANSISTOR SILICOM, NPN, 2N3020, 50211900.
 6. TRANSISTOR SILICOM, PNP, 2N4919, 50221001.
 7. DIODE GERMANIUM, 11801200.
 8. ALL INTEGRATED CIRCUITS HAVE PIN 7
 CONNECTED TO GRD AND PIN 14 TO +5V
 9. +V = +14.3V
 -V = -14.3V




REFERENCE DRAWINGS		CONTROL DATA		NORMANDAILE DIVISION	
COMPONENT ASSY 54116501		CONSTRUCTION		VCD	
FIRST	DATE	CHK	APP	DATE	DATE
DOWN	G. MARTIN	5-20-70			
ENGR	D. RED-LIFFE	4-17-70			
MTC	R.E. McCANN	6-5-70			
APP	S.W. OLSON	6-24-70			
APP	T.M. DONALD	8-27-70			

TITLE
 SCHEMATIC DIAGRAM
 D/A CONVERTER
 TYPE ØCSV

CODE IDENT	19333	DRAWING NUMBER	541166005
C		CD	

SHEET 1 OF 2




REVISION RECORD

REV	ECO	DESCRIPTION	DATE	CHKD	APP
SEE SHEET 1 FOR REV					

19330 C 54116600 5

SCHEMATIC DIAGRAM
D/A CONVERTER
TYPE ØCSV

B54116600 ↓



- NOTE:
- UNLESS OTHERWISE SPECIFIED:
ALL ZENER DIODE VOLTAGES $\pm 5\%$
ALL DIODES, SILICON, 92115023
ALL TRANSISTOR, SILICON, 2N3646, 50210310.
 - TRANSISTOR, SILICON, PNP, 2N4916, 50211610
 - TRANSISTOR, FIELD EFFECT, N-CHANNEL,
2N4861, 50218100.
 - TRANSISTOR, SILICON, PNP, 2N4406, 50221500.
 - TRANSISTOR, SILICON, NPN, 2N4922, 50220901.
 - TRANSISTOR, SILICON, NPN, 2N3020, 50211900.
 - TRANSISTOR, SILICON, PNP, 2N4919, 50221001.
 - DIODE GERMANIUM, 11801200
 - RESISTOR VALUE TO BE DETERMINED PER
70740800.
 - +V IS ± 14.3 VDC
-V IS -14.3 VDC


SHEET REVISION STATUS		REVISION RECORD			
REV	ECO	DESCRIPTION	DRFT	DATE	CHD APP
A		RELEASED			RJ
B	PE21810	29VRI, 2VRI, 25VRS WERE 5%, 17R3 WAS 1.5K, 25RI WAS REMOVED, 7RI, 15RI, 23RI, 20RI, 12RI WERE 2.7K ASST WAS 54116900	DM	1/17/70	INR
C	PE29310	DOC SIZE & SYMBOL CHANGE.	J.R	4/11/70	
	PE23000				

REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION	
COMPONENT	ASSY 54116901	FIRST USED ON	VCD	DWN	VANDEGRIFT
CHK	R. BOCHE	6-17-70			
ENGR	R.E. MCCANN	8-5-70			
MFG	J. MUSLER	9-4-70			
APPR	T. MC DONALD	9-9-70			

TITLE: SCHEMATIC DIAGRAM
VEL & DESIRED VEL FUNCTION
TYPE ϕ CTV


CODE IDENT: 19333
DRAWING NUMBER: 54117000
CD: 7

SHEET 1 OF 2



REV	ECO	DESCRIPTION	DATE	CHKD	APP
C		SEE SHEET 1 FOR REV			

3R6	46.4K	±1%
3CR1	56.2K	±1%
3R8	46.4K	±1%
3R9	56.2K	±1%
3CR3	46.4K	±1%
3R10	46.4K	±1%
3CR4	46.4K	±1%
3R11	46.4K	±1%
3CR5	46.4K	±1%
3R12	46.4K	±1%
3CR6	46.4K	±1%
3R13	46.4K	±1%
3CR7	46.4K	±1%
3R14	46.4K	±1%
3CR8	46.4K	±1%
3R15	46.4K	±1%
3CR9	46.4K	±1%
3R16	46.4K	±1%
3CR10	46.4K	±1%
3R17	46.4K	±1%
3CR11	46.4K	±1%
3R18	56.2K	±1%
3CR12	56.2K	±1%
3R19	56.2K	±1%
3CR13	56.2K	±1%
3R20	90.9K	±1%
3CR14	90.9K	±1%
3R21	90.9K	±1%
3CR15	90.9K	±1%
3R22	90.9K	±1%
3CR16	90.9K	±1%
3C1	150PF	



NOTE:
 1. UNLESS OTHERWISE SPECIFIED:
 ALL DIODES, SILICON, 921J5023
 ALL TRANSISTORS, SILICON, PNP, 2N4916, 50211610
 ALL TRANSISTORS, SILICON, NPN, 2N3646, 50210310
 Δ TRANSISTOR, SILICON, FIELD EFFECT, N-CANNEL, 2N4861,
 40218100
 Δ TRANSISTOR, SILICON, PNP, 2N4406, 50221500
 Δ TRANSISTOR, SILICON, NPN, 2N4922, 50220901
 Δ TRANSISTOR, SILICON, PNP, 2N3020, 50211900
 Δ TRANSISTOR, SILICON, NPN, 2N4919, 50221001
 Δ DIODE, GERMANIUM, 11801200
 9. +V IS +14.3 VDC REGULATED
 9. -V IS -14.3 VDC REGULATED
 10. ALL INTEGRATED CIRCUIT PACKAGES, WITH THE EX-
 CEPTION OF TYPE 301, HAVE PIN 7 CONNECTED TO GND
 AND PIN 14 CONNECTED TO +5VDC. TYPE 162 HAS PIN
 13 CONNECTED TO -5VDC

SHEET REVISION STATUS		REVISION RECORD		
REV	ECO	DESCRIPTION	DRFT	DATE
A	FE23000	RELEASED		


REFERENCE DRAWINGS		CONTROL DATA	
COMPONENT ASSEMBLY 54117304		NORMANDALE DIVISION	
USED ON	BR2AI	DWN	D. G. TUTTLE 10-2-71
ENGR	<i>H. Korman</i>	CHK	<i>10-5-71</i>
ENGR	<i>R. McLean</i>	ENGR	<i>5-1-71</i>
MFG	<i>S. P. ...</i>	MFG	<i>10-6-71</i>
APP	<i>...</i>	APP	<i>...</i>

SCHEMATIC DIAGRAM			
COARSE-FINE, SUM AMP & ON CYL			
TYPE BCUB			
CODE IDENT	19333	DRAWING NUMBER	54117404 I
SHEET 1 OF 2		V C D	

REVISION RECORD			
REV	ECO	DESCRIPTION	DRFT
A	FE23000	RELEASED	

SHEET REVISION STATUS			
REV	ECO	DESCRIPTION	DRFT
A	FE23000	RELEASED	


SCHEMATIC DIAGRAM			
COARSE-FINE, SUM AMP & ON CYL			
TYPE BCUB			
CODE IDENT	19333	DRAWING NUMBER	54117404 I
SHEET 1 OF 2		V C D	



B54117404

1 2 3 4


REVISION RECORD		REV	ECO	DESCRIPTION	DATE	CHKD	APP
A	RELEASED						
B	DOC SIZE & SYM CHANGE	PE29310	FE23000	JAR	9/11		RJ
							III




NOTE:

- UNLESS OTHERWISE SPECIFIED:
ALL DIODES SILICON, 92115023
- TRANSISTOR SILICON, NPN, 2N4922, 50220901.
- TRANSISTOR SILICON, NPN, 2N3646, 50210310.
- TRANSISTOR SILICON, PNP, 2N4406, 50221500.
- TRANSISTOR SILICON, NPN, 2N3020, 50211900.
- RESISTOR VALUE TO BE SELECTED PER 70740800.
- +V IS +14.3 VDC
-V IS -14.3 VDC
- PAIRED CONDUCTORS ARE NOT TWISTED.
- TRANSISTOR SILICON PNP, 2N4919, 50221001.

B 54117800



REFERENCE DRAWINGS		CONTROL DATA		NORMANDEALE DIVISION	
COMPONENT ASSY 54117700		FIRST USED ON	VCD		
		DWN	C. A. D. 5/17/70		
		CHK	G. F. S. 5/17/70		
		ENGR	A. F. H. 5/17/70		
		MFC	M. O. 5/17/70		
		APPR	T. A. 5/17/70		
COMPONENTS EXCEPT AS NOTED					
TOLERANCE	VALUE	RATING			
RES	± 5%	OHMS	1/4 W		
CAP	± 10%				
TITLE		SCHEMATIC DIAGRAM			
DRAWING NUMBER		C 54117800 0			
CODE IDENT		19333			
SHEET		1 OF 1			



NOTE:

1. UNLESS OTHERWISE SPECIFIED: ALL DIODES SILICON, 92115021 ALL TRANSISTORS SNPN, 2N3565, 50210710.
2. ALL INTEGRATED CIRCUIT PACKAGES HAVE PIN 7 CONNECTED TO GND -AND PIN 14 CONNECTED TO +5V.


⚠ DELAY TIME FOR REFERENCE ONLY

SHEET REVISION STATUS		REVISION RECORD	
REV	ECO	DESCRIPTION	DATE
A	PE23300	RELEASED	7/1/71

REFERENCE DRAWINGS	COMP ASSY: 54118105
NONMANDATE DIVISION	BR2A5B
DATE	2-2-71
CHK	7-3-71
ENGR	7-3-71
MFG	7-3-71
APP	7-3-71

TITLE	SCHEMATIC DIAGRAM		
	ACCESS CONTROL		
	TYPE DCW		
COORDINATE	19333	DRAWING NUMBER	54118205
			I


SHEET NO. (TYP)	1
ZONE (TYP)	1



1
2
3
4


A
B
C
D

B54118205



REVISION RECORD		DESCRIPTION		DRFT	DATE	CHWD	APP
REV	ECO	SEE SHEET 1 FOR REV					
SCHEMATIC DIAGRAM		CODE IDENT	DWG NO	CD			
ACCESS CONTROL		19333	C 54118205	1			
TYPE DCWV				SHEET 2			
NORVANDALE DIVISION							

B54118205



REVISION RECORD			
REV.	ECO	DESCRIPTION	DATE
1	A	SEE SHEET I FOR REV	


	SCHEMATIC DIAGRAM ACCESS CONTROL TYPE DCWV	GUIDE TERN. 19333	DWG NO C 54118205	CO I
		NORMSCALE DIVISION	SHEET 3	1

54118205

1 2 3 4

SHEET REVISION STATUS		REVISION RECORD			
REV	ECO	DESCRIPTION	DATE	CHKD	APP
A		RELEASED			
B	PE 21807	A3R2 WAS 14.7K, A3C1 WAS 470 PF, IOUS WAS 2US, ASSY NO WAS 54118900.	1/17/70	BR	INR
C	PE 29310	DOC SIZE & SYMBOL CHANGE.	1/17/71	JAR	III

NOTE:
1. ALL INTEGRATED CIRCUIT PACKAGES HAVE PIN 7 CONNECTED TO GRD AND PIN 14 CONNECTED TO +5V



54119000

A

REFERENCE DRAWINGS		NORMANDALE DIVISION	
COMPONENT ASSEMBLY 54118901	CONFOUNDATA CORPORATION	DWN	J. E. MATTSOHN 4-18-70
		CHK	D. RADCLIFFE 5-26-70
		ENGR	R. J. NIELSEN 7-27-70
		MTC	S. W. OLSON 8-13-70
		APPR	T. MC DONALD 8-27-70

TITLE		DRAWING NUMBER	
SCHEMATIC DIAGRAM HEAD DECODER TYPE 0CYV		19333	C 54119000
COORDINATOR		DRAWING NUMBER	
19333		5	


SHEET 1 OF 2	
--------------	--

REV	ECO	DESCRIPTION	DATE	CHKD	APP
C		SEE SH 1 FOR REVISIONS			

REV	ECO	DESCRIPTION	DATE	CHKD	APP
C		SEE SH 1 FOR REVISIONS			

SCHEMATIC DIAGRAM
HEAD DECODER
TYPE ØCYV

19333
54119000
5




70614700 A


5-75

B54119000

SHEET REVISION STATUS		REVISION RECORD				
REV	ECO	DESCRIPTION	DEFT	DATE	CHD	APP
A	PE29310	RELEASED	J.R.	8-31-70		I
B	PE23000	DOC SIZE & SYM CHANGE				II




NOTE:
 1 UNLESS OTHERWISE SPECIFIED
 ALL TRANSISTOR, SILICON NPN 2N3646
 50210310
 2 TRANSISTORS SILICON NPN 2N3569 50210811
 3 ALL INTEGRATED CIRCUITS HAVE PIN 7
 CONNECTED TO GRD AND PIN 14 CONNECTED
 TO +5V



REFERENCE DRAWINGS	54120100	CONCORDIALE DIVISION	DATE	5-19-70
COMP ASSY		VCD	REV	
RESISTOR TOLERANCE	± 5%	OHMS	1/4 W	
CAPACITOR TOLERANCE	± 20%			

SCHEMATIC DIAGRAM
LAMP DRIVER
TYPE ØPAV


19333 C 54120200 8 CD



REVISION RECORD			
REV.	ECO.	DATE	CHKD. APP.
B			
SEE SHT 1 FOR REVISION			

SCHEMATIC DIAGRAM		54120200		8	
LAMP DRIVER		C		19333	
TYPE ØPAV				SHEET 2	
NATIONAL ELECTRONIC CORPORATION					

W54120200



NOTE:

- 1 UNLESS OTHERWISE SPECIFIED
ALL TRANSISTORS SPM 2N4121 50211310
ALL DIODES SILICON 24553500
- 2 TRANSISTOR SPM 2N3646 50210310

SHEET REVISION STATUS

REV	ECO	DESCRIPTION	DATE	CHKD	APP
A	PE23066	RELEASED		571	4

REVISION RECORD

REV	ECO	DESCRIPTION	DATE	CHKD	APP
A	PE23066	RELEASED		571	4

SCHEMATIC DIAGRAM
592 INTERFACE RECEIVER
TYPE 1RKV

BR2A5B	2 07-71	C.D.
DATE	2 07-71	
BY	H. H. H. H.	
CHKD	A. H. H. H.	
APP	H. H. H. H.	
REV	19333	
CD	C	
DRAWING NO	54143800	
SHEET	1	1


REFERENCE DRAWINGS

COMP ASSY	54143700	
DESCRIPTION	592 INTERFACE RECEIVER	
DATE	2 07-71	
BY	H. H. H. H.	
CHKD	A. H. H. H.	
APP	H. H. H. H.	
REV	19333	
CD	C	
DRAWING NO	54143800	
SHEET	1	1

54143800


4 3 2 1

SHEET REVISION STATEMENT		REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		RELEASED		4-2-70	EL	
B		PE29310 DOC SIZE & SYM CHANGE	J.R	4/1/71		
		PE23500				



NOTE:

1. UNLESS OTHERWISE SPECIFIED, ALL TRANSISTORS SILICON, PNP, 2N4258, 50211510.
2. TRANSISTOR SILICON, NPN, 2N3646, 50210310.
3. ALL INTEGRATED CIRCUIT PACKAGES HAVE PIN 7 CONNECTED TO GRD AND PIN 14 CONNECTED TO +5VDC.



REFERENCE DRAWINGS	TITLE
COMPONENT ASSY. 54150100.	NORMANDELL DIVISION
	VCD
	3-30-70
	5/12/70
	7-30-70
	5-13-70
	7-12-70
	8-27-70

DATE	REV	BY	CHKD
5-13-70	1	J.R	EL


SCALE	OHMS	1/4 W.
TOLERANCE	±10%	

FORMING NUMBER	C.D.
19333	C 54150200
1	1

B 54150200


D C B A

REVISION RECORD				
REV.	ECO.	DESCRIPTION	DATE	CHKD.
1	B	SEE SHEET 1		APP



SHEET 2		C.D. 1	
19333		54150200	
C		1	
SCHEMATIC DIAGRAM			
SWITCH RECEIVER			
TYPE ØSAV			
NORMANVILLE DIVISION			

B 54150200 ↓



BS4150600


REVISION RECORD		DESCRIPTION		DATE		CHG APP	
REV	ECO						
A		RELEASED				J/H	K/J
B							
C							
D							

NOTE:

- 1. UNLESS OTHERWISE SPECIFIED:
 ALL ZENER DIODE VOLTAGES $\pm 5\%$
 ALL DIODES, SILICON, 92115021
 ALL TRANSISTORS, SILICON, MPM, 2N3646, 50210300

- 2. DIODE, GERMANIUM, 11801200
- 3. TRANSISTOR, SILICON, PNP, 2N4258 50211500
- 4. TRANSISTOR, SILICON, PNP, 2N2904, 51003108
- 5. TRANSISTOR, SILICON, NPN, 2N2218, 50210101
- 6. TRANSISTOR, SILICON, NPN, 2N3646, 50210310
- 7. TRANSISTOR, SILICON, PNP, 2N4258, 50211510

- 8. $+V$ IS $\pm 16VDC$ NOMINAL, $-V$ IS $-16VDC$ NOMINAL
- 9. ALL INTEGRATED CIRCUIT PACKAGES HAVE PIN 7 CONNECTED TO GRD AND PIN 14 CONNECTED TO $+5VDC$.
- 10. RESISTORS ON ATDV ONLY.




SCHEMATIC DIAGRAM
 LINE TRANSMITTER
 TYPE $\emptyset TDV/ATDV$

REFERENCE DRAWINGS		CONTROL DATA	
COMPONENT ASSY 54161300	1773H	DESCRIPTION	VCD
COMPONENT ASSY 54161302	1773H	USED ON	

COMPONENTS, EXCEPT AS NOTED	VALUE	RATING	ENG'R	CHK	APP'R
TOLERANCE	$\pm 5\%$				
RES	OHMS	1/4W			
CAP					

TITLE		NORMANDAILE DIVISION	
DATE	5-1-70	DESIGNED BY	J/H
ENGR	J/H	CHECKED BY	J/H
APP'R	J/H	DATE	5-1-70

CODE IDENT	19333	DRAWING NUMBER	54161400	CD	4
SHEET 1			OF 1		



REVISION RECORD			
REV	ECO	DESCRIPTION	DATE
A		RELEASED	7-7-71


NOTE:
 1. ALL TRANSISTORS, SILICON, NPN, 2N2221, 50210102.
 2. ALL DIODE, SILICON, 24553500.

REFERENCE DRAWINGS		CONTROL DATA		SUBASSEMBLY DESIGN	
COMP ASSY 54163700		BR2A5B	D.G. TUTTLE	2-8-71	
COMPONENTS, EXCEPT AS NOTED		ENGR	DATE	CHKD	DATE
TOL	VALUE	DATE			
RIS	±5%	01MS	1/4W		
CAP	±20%				

SCHEMATIC DIAGRAM
592 INTERFACE TRANSMITTER
 TYPE ØTKV

19333	C	541638003
-------	---	-----------

1 2 3 4



REVISION RECORD			
REV	ECO	DESCRIPTION	DATE
SEE SH 1 FOR REVISION			

REV	ECO	DESCRIPTION	DATE	APP


CD.	54163800	3
19333	C	54163800
SCHEMATIC DIAGRAM		
502 INTERFACE TRANSMITTER		
TYPE ØTKV		

1 2 3 4

D I C B I A

D I C B I A


B54163800



REVISION RECORD			
REV	ECO	DESCRIPTION	DATE
SEE SH 1 FOR REVISION			


592 INTERFACE TRANSMITTER	19333	C	54163800	C.D.
ØTKV				3

54163800



NOTE:


- 1. UNLESS OTHERWISE SPECIFIED: ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.
- 2. ALL TRANSISTORS, SILICON, NPN, 2N2221, 50210102, ALL DIODE, SILICON, 92115021.
- 3. TRANSISTOR, SILICON, NPN, 2N3568, 50210810.
- 4. VALUE TO BE SELECTED PER ENGINEERING TEST PROCEDURE.
- 5. DELAY TIME FOR REF ONLY.



REVISION RECORD		REV	ECO	DATE	BY	CHKD	APP
DESCRIPTION		A	Pf 23000	9/1/71			PA
RELEASED							

SCHEMATIC DIAGRAM
SPEED DETECTOR
TYPE 1UDY

REFERENCE DRAWINGS	COMPONENT ASSY 54171300
DESIGNER	Q. MARTIN
CHECKED	H. ...
DATE	9/1/71
ENG'G	
MFG	
APP	
COMPONENTS, EXCEPT AS NOTED	
TOLERANCE	±5%
RES	OHMS
CAP	±10%
DRAWING NUMBER CD 54171400	
CORE IDENT 19333	
SHEET 1 OF 1	




SHEET REVISION STATUS		REVISION RECORD	
REV	ECO	DESCRIPTION	DRFT DATE
A		RELEASED	
B	PE 29122	ADDED 1WAY	EMP 3-18-71
C	PE 29310	DOC SIZE & SYMBOL CHANGE	


CONTROL DATA		NORMANVILLE DIVISION	
REF	USED ON	CHK	DATE
COMP ASSY 54190100, 0WAY	54190101, 1WAY	G. VANDEGRIEF	4-15-70
		D. RADCLIFFE	5-28-70
		D. P. ADAMAVICH	8-5-70
		S. W. OLSON	8-26-70
		T. MC DONALD	9-27-70

REFERENCE DRAWINGS		TITLE	
COMPONENTS, EXCEPT AS NOTED	VALUE	SCHEMATIC DIAGRAM	
TOLERANCE	± 5%	TEN BIT COUNTER	
RES	± 5%	TYPE 0WAY / 1WAY	
CAP	± 20%	COOK IDENT	19333
		DRAWING NUMBER	C 54190200
			3

NOTE:
 1. ALL INTEGRATED CIRCUIT PACKAGES HAVE PIN 7 CONNECTED TO 0RD AND PIN 14 CONNECTED TO +5VDC
 COMPONENTS SHOWN INSIDE DOTTED LINE, USED ON 0WAY ONLY



B 54190200




NOTE:
 1. ALL INTEGRATED PACKAGES HAVE PIN 7
 CONNECTED TO GRD AND PIN 14
 CONNECTED TO +5V

SHEET REVISION STATUS		REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		RELEASED				RJ
B		PE29310 DOC SIZE & SYMBOL CHANGE	J.R.	6/11/11		III

REFERENCE DRAWINGS		CONTROL DATA		NORMANDEALE DIVISION	
COMP ASSY	54191300	DESIGNED BY	USED ON	VCD	
		DWN	J. E. MATTON	4-8-70	
		CHK	R. BOCHE	6-5-70	
		ENGR	D. P. ADAMAVICH	8-5-70	
		MFG	S. W. OLSON	8-26-70	
		APPR	T. MC DONALD	8-27-70	

SCHEMATIC DIAGRAM		CODE 104-V1	DRAWING NUMBER
FAULT REGISTER		19333	C 54191400
TYPE ØWDV			8




NOTE:
 1. ALL INTEGRATED CIRCUITS
 HAVE PIN 7 CONNECTED TO GND AND
 PIN 14 CONNECTED TO +5V
 2. DELAY TIME FOR REFERENCE ONLY

SHEET REVISION STATUS		REVISION RECORD	
REV	ECO	DESCRIPTION	DRFT DATE
A	PE2300G	RELEASED	5-7-71

REFERENCE DRAWINGS	CONTROL DATA	NORMAN DALE	DIVISION
COMPONENT ASSY 54191704	BR 2A5B	R. BOCHE	4-7-71
FIRST USED ON	CHK		5-2-71
DOWN	ENGR		5-2-71
COMPONENTS EXCEPT AS NOTED	MFG		5-2-71
TOLERANCE	VAL	PATING	
RES ± 5%	OHMS	1/4 W	
CAP ± 10%			


TITLE		SCHEMATIC DIAGRAM	DRAWING NUMBER	C.D.
R/W/E ENABLE & FAULT DETECT		TYPE CWEE	19333	54191804
CODE IDENT		19333	C	54191804
SHEET		1	OF	1

SHEET REVISION STATUS		REVISION RECORD			
REV	ECO	DESCRIPTION	DATE	CHD	APP
A		RELEASED	6-14-77		RJ
B	PE29310 PE23000	DOC SIZE & SYM CHANGE	6-14-77		III



REFERENCE DRAWINGS		CONTROL DATA		NORMANDE		DIVISION		TITLE	
COMPONENT ASSEMBLY	DATE	USEL	QIN	VCD	DATE	DATE	DATE	DATE	DATE
54198900	4-15-70	1	1	1	4-15-70	5-27-70	7-27-70	8/12/70	19333
DRAWING NO. (TYP)		DRAWING ZONE (TYP)		SHEET NO. (TYP)		SHEET 1 OF 2		DRAWING NUMBER	
54198900		C		54199000		8		DRAWING NUMBER	
CD		CD		CD		CD		CD	

SCHEMATIC DIAGRAM
COUNTER CONTROL
TYPE ØWY



REVISION RECORD


REV	ECO	DATE	CHKD	APP
B				

SEE SHT 1 FOR REVISION

SCHEMATIC DIAGRAM
COUNTER CONTROL
TYPE ØWY

19333	C	54199000	8
		1112	

B54199000 ↓




NOTE:

1. ALL INTEGRATED CIRCUITS HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.
2. DELAY TIMES ARE FOR REF ONLY.

SHEET REVISION STATUS		REVISION RECORD			
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD APP
A	PC23000	RELEASED			5-7-71

REFERENCE DRAWINGS		NORMANDALE DIVISION	
COMP ASSY	54199302	BR 2A1	
TEST USED ON		CHK	K. STREETER 4-19-71
DOWN		ENGR	M. J. ... 4-27-71
COMPONENTS, EXCEPT AS NOTED		MFG	
TOLERANCE VALUE		RATING	
RES ± 5%	OHMS 1/4 W	APPR	
CAP ± 10%			

TITLE			
SCHEMATIC DIAGRAM DIFFERENCE COUNTER ODD / EVEN + SLOPE TYPE 1WZV			
CODE IDENT	19333	DRAWING NUMBER	54199401
C.D.			8



SCHEMATIC DIAGRAM
DIFFERENCE COUNTER
ODD/EVEN + SLOPE
TYPE 1WZY


307700 JAWA
NORMANDE
DIVISION

19333
DWC NO
54199401
SHEET 2 OF 2

C.D. 8


REVISION RECORD				
REV	ECO	DESCRIPTION	DATE	CHKD APP
		SEE SHT 1 FOR REV		

B 54199401 ↓



NOTE:

1. UNLESS OTHERWISE SPECIFIED ALL TRANSISTORS, SNPN, 2N2221, 50210102. ALL DIODES, SILICON, 92115021. ALL 14 PIN IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.
2. IC TYPE 191, HAS PIN 8 CONNECTED TO GND AND PIN 16 TO +5V.
3. DELAY TIME FOR REFERENCE ONLY.




SHEET REVISION STATUS		REVISION RECORD	
REV.	ECO	DESCRIPTION	DATE
A		RELEASED	9-27-71

REFERENCE DRAWINGS		TITLE	
COMP ASS'Y	54210101	SCHMATIC DIAGRAM DEVICE ADDRESS TYPE 1EAV	
NORMANDALE DIVISION		BR2A5B	
FIRST USED ON	9-23-71	CHK	R. BOCHE
DWN	11-2-71	ENGR	W. S. F. R.
COMPONENTS, EXCEPT AS NOTED	3-27-71	MFG	1/2/71
TOLERANCE	VALUE	APPR	3-29-71
RES	±5%		
CAP	-30%		
CODE IDENT		19333	DRAWING NUMBER
		C	54210201
			CD
			7
			SHEET 1 OF 1

13B PI 2A 2B 3A 3B U-A2 X-Y 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

14B PI 1A 4A 5A 6A 7A 8A 9A 10A 11A 12A 14A



REVISION RECORD


REV	ECO	DESCRIPTION	DATE	CHKD	APP
A		RELEASED	5-7-71		H

SCHEMATIC DIAGRAM
STATUS SELECT
TYPE ØEBV

REFERENCE DRAWINGS	BR2A5B
DESIGNER	D. G. TUTTLE
DATE	2-2-71
CHECKED	4-26-71
APPROVED	4-20-71
DATE	4/23/71
BY	1/4W
REL	±5%
CAP	±20%

DATE SENT	19333
INSTR. NO.	54210600
REV.	C
OF	1

B 54210600



NOTE:
1. ALL IC'S HAVE PIN 7 CONNECTED TO GND
AND PIN 14 TO +5V.

SHEET REVISION STATUS		REVISION RECORD			
REV.	ECO	DESCRIPTION	DATE	CHKD	APP
A		RELEASED			

REFERENCE DRAWINGS		TITLE	
COMPONENT ASSY	54210900	BR2A5B	SCHEMATIC DIAGRAM BCD TO BINARY ENCODE TYPE ØECV
DESIGN	D.G. TUTTLE	2-4-71	
CHECKED		4-2-71	
DATE		4-2-71	
BY			
APPR			
TOLERANCE	VALUE	RATING	
RES	±5%	OHMS	1/4W
CAP	±20%		
CODE IDENT	19333	CODE IDENT	5421000 2
DRAWING NUMBER	C	DRAWING NUMBER	5421000 2
SHEET	1	OF	1

B 54211000

D

C

54218601

A


SHEET REVISION STATUS			REVISION RECORD		
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD APP
A	ME3000	RELEASED			SAI 4

↓

2

3

4




REFERENCE DRAWINGS		CONTROL DATA		INDUSTRIAL DIVISION		TITLE	
COMP ASSY 54218501		BR2A5B	R. BOCHE	2-1-71	SCHEMATIC DIAGRAM JUMPER CARD TYPE AEXV		
COMPONENTS EXCEPT AS NOTED		CHK		4-17-71	COOL IDENT	19333	DRAWING NUMBER
RES TO FINISH		ENGR		4-20-71		C	54218601
		APP		4-20-71			CD
				4-20-71			0

1


2

3

4



- NOTE:
- UNLESS OTHERWISE SPECIFIED:
ALL DIODES SILICON, 92115021
ALL TRANSISTORS, SNPN, 2N3646, 50210310
DELAY TIMES ARE NOMINAL
 - TRANSISTOR, SPNP, 2N4258, 50211510.
 - ALL IC'S HAVE PIN 7 CONNECTED TO GND; PIN 14 TO +5V
 - DELAY TIMES FOR REFERENCE ONLY.



REVISION RECORD			DRFT	DATE	CHKD	APP
REV	ECO	DESCRIPTION				
A	RE23000	RELEASED		5-7-71		4/


CONTROL DATA		NORMAN DALE		DIVISION	
COMP ASSY	54218900	BR2A5B			
USED ON		DWN	D. MESKE	4-10-71	
ENGR		ENGR	J. D. ...	4-13-71	
MFG		MFG		4/30/71	
APPR		APPR		4/30/71	

REFERENCE DRAWINGS		COMPONENTS, EXCEPT AS NOTED	
VALUE	RATING	TOLERANCE	OHMS
	1/4 W	± 5%	
CAP		± 20%	

TITLE		DRAWING NUMBER	
SCHEMATIC DIAGRAM OUTPUT CONTROL 2		19333	C 542190012
TYPE 1EYV		CODE IDENT	

SHEET 1 OF 3


REVISION REQUIRED			
REV	ECO	DATE	CHG. NO.
SEE SHEET 1 FOR REV			




SCHEMATIC DIAGRAM OUTPUT CONTROL 2 TYPE 1EYV		FIG. IDENT 19333	CHG. NO. C	54219001	C.D. 2
NORMANDALE DIVISION				1-SET	2

B54219001 ↓

REVISION RECORD			
REV	ECO	DATE	CHKD APP
SEE SHEET 1 FOR REV			



REV	ECO	DATE	CHKD	APP
SEE SHEET 1 FOR REV				
DWC NO		C 54219001		C.D.
CODE IDENT		19333		SHEET 3
SCHEMATIC DIAGRAM OUTPUT CONTROL 2 TYPE 1EYV				
<small>CONTROL DATA CORPORATION</small> <small>NORMANVILLE DIVISION</small>				




NOTE:
 1. ALL IC'S HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.
 2. FOR REFERENCE ONLY.

SHEET REVISION STATUS		REVISION RECORD			
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD APP
A	PE23000	RELEASED		3-8-72	G.M.

REFERENCE DRAWINGS		CONTROL DATA		TITLE	
COMP ASSY	54219302	FIRST USED ON	BR2A5B	NORMANDALE DIVISION	
DWN	D. MESKE	2-17-72			
CHK		2-23-72			
ENGR		2-22-72			
MFG		2/23/72			
RES	5%				
CAP	±10%				

SCHEMATIC DIAGRAM			OUTPUT CONTROL		
TYPE 2EZV			DRAWING NUMBER		
CODE IDENT			C 54219402		
19333			2		



REV	ECO	DESCRIPTION	DATE	DRFT	CHKD	APP
		SEE SHEET 1 FOR REV				

REVISION RECORD	
1	
2	
3	
4	

CONTROL DATA	SCHEMATIC DIAGRAM	CODE IDENT	DWG NO	C.D.
NORMANDEALE DIVISION	OUTPUT CONTROL	19333	54219402	2
	TYPE 2EZV			

1

REVISION RECORD		
REV	ECO	DESCRIPTION
A	PE23000	RELEASED

2

SHEET REVISION STATUS			
NO.	DATE	BY	REASON



3

REV	DATE	DRFT	CHD	APP
177	4-28-73			

D

NOTE:

- 1. UNLESS OTHERWISE SPECIFIED:
ALL DIODES SILICON, 92115021
ALL TRANSISTORS, SNPN, 2N3646, 50210310
DELAY TIMES ARE NOMINAL
- 2. TRANSISTOR, SPNP, 2N4258, 50211510.
- 3. ALL IC'S HAVE PIN 7 CONNECTED TO GND; PIN 14 TO +5V
- 4. DELAY TIMES FOR REFERENCE ONLY.



4

REFERENCE DRAWINGS		CONTROL DATA		NORMAN DALE DIVISION	
COMP ASS'Y	54218903	FIRST USED ON	BR245		
		DOWN			
		CHEK			
		ENGR			
		MFG			
		APPR			

COMPONENTS, EXCEPT AS NOTED

TOLERANCE	VALUE	RATING
RES	± 5%	OHMS 1/4 W
CAP	± 20%	

TITLE: SCHEMATIC DIAGRAM OUTPUT CONTROL 2 TYPE 3EYV

CODE IDENT: 19333 DRAWING NUMBER: C 54219003 C.D.: 8

SHEET 1 OF 3

1
2
3
4

D
C
B
A

↑

1
1
1
1

1
1
1
1

1
1
1
1

1
1
1
1

1
1
1
1

1
1
1
1


1
1
1
1

1
1
1
1


1
1
1
1

54219003

REVISION RECORD		DESCRIPTION		DATE		CHKD APP	
REV	ECO	SEE SHEET 1 FOR REV					5A



CONTROL DATA		CODE IDENT	DWG NO	C.D.
SCHEMATIC DIAGRAM		19333	54219003	8
OUTPUT CONTROL 2			SHEET 2	
TYPE 3EYV				



REV	ECO	DESCRIPTION	DATE	CHKD	APP
		SEE SHEET 1 FOR REV			

REVISION RECORD					
REV	ECO	DESCRIPTION	DATE	CHKD	APP
		SEE SHEET 1 FOR REV			

CONTROL DATA
NORMANDALE DIVISION

SCHEMATIC DIAGRAM
OUTPUT CONTROL 2
TYPE 3EYV

CODE IDENT: 19333
DWG NO: 54219003
SHEET: 3

C.D. 8




B54219003

5-106


SHEET REVISION STATUS		REVISION RECORD	
REV	ECO	DESCRIPTION	DATE
A	FE23000	RELEASED	

NOTE:

- UNLESS OTHERWISE SPECIFIED
ALL TRANSISTORS SNPN, 2N3646, 50210310
ALL DIODES, SILICON, 92115023
ALL ZENER DIODE TOLERANCES $\pm 5\%$
- TRANSISTOR, SNPN, 2N3569.
- TRANSISTOR, QUAD SNPN, 50251100.
- TRANSISTOR, DUAL SNPN, 2N3423, 50212000.
- DIODE, GERMANIUM, 11801200.
- RESISTOR VALUE SELECTED PER ENGINEERING TEST PROCEDURE.
- TRANSISTOR, SPNP, 2N3645, 50211210.



REFERENCE DRAWINGS	CONTROL DATA	TITLE
COMP ASSY: 50189301	FIRST USED ON: BR2A1	SCHEMATIC DIAGRAM
	DWN: 7-23-71	TRACK SERVO PREAMP
	CHK: <i>[Signature]</i>	TYPE 1FZN
	ENGR: <i>[Signature]</i>	
	MFG: <i>[Signature]</i>	
	APPR: <i>[Signature]</i>	
COMPONENTS, EXCEPT AS NOTED		
TOLERANCE VALUE RATING		
RES $\pm 5\%$ OHMS 1/4 W		
CAP -30%		
		CODE IDENT: 19333
		DRAWING NUMBER: C 50189401
		CD: 8
		SHEET 1 OF 2



REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				

REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				

CONTROL DATA	SCHEMATIC DIAGRAM	DWG NO	CD
NORMANDALE DIVISION	TRACK SERVO PREAMP	C 50189401	8
	TYPE 1FZN	19333	
		SHEET 2	



**Information for this section is included in BR2A5
Disk Storage Unit, Pub. No. 70614600.**

SECTION 6

MAINTENANCE

SECTION 7

MAINTENANCE AIDS

MAINTENANCE AIDS

GENERAL

Section 7 contains information on logic circuits, the criteria used in determining the further usability of read/write heads and disk packs, and the tester card used in the Maintenance section.

LOGIC

The logic used in this device consists of two styles of circuits: discrete component and integrated circuits. Discrete component circuits contain individually identifiable resistors, capacitors, transistors, etc.


PHYSICAL DESCRIPTION

All components of the logic cards (Figure 7-1) are mounted on one side of a printed circuit board (PCB). Two sizes of PCB are used. The 6.075 x 2.3-inch PCB is the basis for the half-size card (plugs into one logic row). The 6.075 x 4.85-inch PCB is used on the full-size card. The latter card spans two rows of the logic chassis. The female connector of the cards mates with wire wrap pins extending through the chassis wire wrap board. The logic card functions are dispersed from the reverse ends of these pins through wiring installed using the wire wrap technique. Cards installed in the logic chassis are restricted from vertical and horizontal movement by card guide spacers.

Numerical designators (1 through 99) etched on the non-component side of the board identify each transistor. A 4-character alpha-numeric designator is etched on the non-component side of the board to identify the card type. A matrix code (alpha-numeric) also appears on this side. Non-amplifying components such as integrated circuits, resistors, capacitors, diodes, etc., are not marked.

Pin Assignments

Half-size cards are equipped with a 28-pin (sockets) connector, while the full-size card contains a 62-pin connector. Connectors are mounted along the shorter dimension on the component side of the board.



NOTES:

- ① INTEGRATED CIRCUIT LOCATED AT BOARD MATRIX D2 .
- 2. ON LOGIC DRAWINGS, CARD PINS AND MATRIX LOCATIONS, ARE PRECEDED BY 3 DIGITS THAT IDENTIFY LOCATION OF CARD IN LOGIC CHASSIS (A23, POSITION 23 IN CHASSIS ROW A).
- ③ PINS 18, 19, 20, (A AND B) NOT PRESENT.

6T6

Figure 7-1. Logic Card Detail

The pins of each card connector are arranged in two columns (A and B) and are numbered from the top starting with pin 1 and continuing through pin 14 on the half-size card. The pins of the full-size card are numbered 1 through 34; however, pins 18A, 18B, 19A, 19B, 20A, and 20B are omitted.

The logic chassis wire wrap surface (side opposite surface where cards are installed) contains wire wrap pin identification information adjacent to each chassis row. Wire wrap pins are numbered 1 through 17 in each chassis row. When a full-size card (spans two logic rows) is installed in the logic chassis, card connector pins (sockets) 1A and 1B mate with wire wrap pins 1A and 1B of the upper row, while card connector pins 21A and 21B mate with wire wrap pins 1A and 1B of the row immediately below. The logic diagrams for this unit show connections in terms of wire wrap pins.

Test Points

Test points are located near the edge of the card opposite the connector and in other strategic places on the component side of the board. Test points are identified alpha-numerically starting with A on the top, outer edge. In most cases, test points A and Z are available for ground reference.

USE OF RELATIVE LEVEL INDICATORS

The relative level indicator is a small circle located at the origin or termination of a signal line, and tangent to a logic symbol. The presence or absence of this indicator tells the conditions that are necessary to satisfy the function of the logic symbol. The presence of the circle indicates a 0 logic level on that line is needed to satisfy the function. The absence of the circle represents a logical 1 as needed to satisfy the function.


The relative level indicator depicts the occurrence of inversion. Figure 7-2 shows some representative examples of the relative level indicator being used in this manner.

INFORMATION CONTAINED WITHIN LOGIC SYMBOLS

Discrete Component Circuits

Figure 7-3 shows a schematic (as shown on card schematic diagram) and the logical representation (as shown on logic diagrams) for the same theoretical discrete component circuit. Four lines of information are contained within the logic symbol. The top line is the function symbol and designates the broad logic function of that particular symbol. In this case, \triangleright represents an amplifier, the logic function performed by the circuit. The third line, also an alphabetic code, designates the circuit type being used (HAB). The circuit type is a subdivision of the function identifier (specifically a high level amplifier). By using the circuit type designator,

detailed information on that particular circuit can be derived in the following paragraphs (see Discrete Component Circuit Descriptions).



677

Figure 7-2. Inversion Conventions

The second line within the symbol is used to differentiate that particular symbol from similar symbols that appear on the logic diagram. It is called the logic term and consists of a one-letter prefix and an assigned identification number (in this case, A705).

The numbers on the input lines to the symbol indicate which transistor is driven by that input line. For example, the upper input has a number 22 on its line, showing that it drives transistor number 22 (ie., Q22 on the card schematic diagram).

The output lines also have numbers associated with them. These numbers indicate which transistor directly feeds the output line. For example, the lower output line has a number 40 above it, indicating that the output from transistor number 40 (Q40 on the card schematic diagram) drives the lower output line.

The lines on the interior of the logic block that bracket both inputs and both outputs show that the input lines and the output lines are differentials. The relative level indicators show that the amplifier does not invert the signal. Slashes on the inputs and outputs show that the signal levels are non-standard.




Figure 7-3. Discrete Component Circuit


Integrated Circuits

Figure 7-4 shows the schematic version (as shown on card schematic diagrams) and the logical representation (as shown on logic diagrams) for the same representative integrated circuit.

Referring to Figure 7-4, it is apparent that the two versions are essentially the same. Both views identify pin numbers, the function symbol, and the CDC element number for the circuit. Refer to Table 7-1 for manufacturer's information on the various element numbers. One line of information appears on the logic version that does not appear

on the schematic block. This is the logic term which provides specific identification for the circuit.

The last item of information regarding these two representations involves the location code which borrows part of the schematic symbol's reference designator. In the reference designator (U-A4B), the U specifies a non-amplifying integrated circuit, the A4 is the circuits board matrix location for the package, and the B indicates the section of the package. (A 140 package is a four-section package. Each section is a separate circuit. Sections are identified A through D.) The location code (on logic drawings) borrows the matrix location and additionally specifies the location of the card in the logic chassis: position 5 of row B.



6764

Figure 7-4. Integrated Circuit

TABLE 7-1. CDC ELEMENT NUMBER CROSS REFERENCE

CDC Element No.	Manufacturer, Type	Description
140	Fairchild, 9002	Quad, 2-input NAND
141	Fairchild, 9003	Triple, 3-input NAND
143	Fairchild, 9009	Dual, 4-input buffer
145	Fairchild, 9005	Dual, AND/OR inverter
146	Fairchild, 9016	Hex, inverter
147	Fairchild, 9007	8-input NAND
149H	Motorola, 3021	2-input exclusive OR
161	Fairchild, 9601	Retriggerable multivibrator
162	Texas Instrument, 75107	Dual differential receiver
163	Signetics, 8281	4-bit presettable counter
172H	Motorola, 3002	Quad, 2-input NOR
173H	Motorola, 3004	Quad, 2-input NAND
175	Motorola, 3060	Dual type-D flip-flop
182	Signetics, 8291 or Texas Instrument, 74197	4-bit presettable counter
191	Fairchild, 9301	1 of 10 Decoder
200	Texas Instrument, 7406	Hex, inverter
300	Fairchild, 709	Operational amplifier
301	Fairchild, 741	Operational amplifier
304	Fairchild, 715	Operational amplifier

WIRED FUNCTIONS

The logical representation for wired functions is shown in Figure 7-5. These functions are used where circuits have the capability of being combined as an AND or an OR function by having the outputs connected. This is simply a physical connection and no electrical or electronic components are involved. The logical interpretation of a wired OR function requires simply that one of the inputs be a "0" before the output can be a "0". The wired AND output will be a "1" only when both inputs are "1's".



6T10

Figure 7-5. Wired Functions

STANDARD/NON-STANDARD LOGIC LEVEL INDICATOR

The input to a logic function at voltage other than the standard logic level is represented by a slash across the non-standard level line. Absence of the slash (or absence of an X, see below) indicates a standard logic level on that line.

When the input signal to a logic function is an analog signal, the input line will have an X across it. The analog designator is used on lines that normally operate at more than two voltage levels.

INTEGRATED CIRCUIT DESCRIPTIONS

Basic functional information for integrated circuits is provided on the Key to Logic Symbols sheet of the logic diagrams.

Detailed functional descriptions and schematic diagrams for integrated circuits is available in the circuit manufacturer's handbook, Table 7-1.

DISCRETE COMPONENT CIRCUIT DESCRIPTIONS

Figures 7-6 through 7-56 are the schematic diagrams for the discrete component circuits used in this device. A verbal description supports each circuit diagram. The order of presentation is in accordance with the 3-letter alphabetical circuit type designator.

Gated Amplifier - FAB

The FAB circuit (Figure 7-6) is a low level amplifier that amplifies the analog read signal from the head. Input B is a gate input.

When input B is +20v, diodes CRNA, CRNB, CRNC, CRND, CRNE, and CRNF are forward biased. The voltage between CRNC and CRNE and between CRND and CRNF is clamped at approximately +2.0v. With all diodes forward biases, the read signal can pass to the amplifier.

When input B is ground, diodes DRNG and DRNH clamp the voltage at +0.6v. This reverse biases the input diodes. No read signal can enter.



The preamplifier is a three-stage amplifier using an emitter follower output stage for low output impedance. The integrated preamplifier has discrete component ac and dc feedback.

AC feedback is provided by CNE and RNH in the top half and CNF and RNJ in the lower half of the circuit. The signal is brought back to the emitters of the input stage to increase input impedance.

DC feedback is provided by RNG, RNE, and CNC (to ground) in the upper half and RNK, RNF, and CND (to ground) in the lower half of the circuit. This feedback helps to stabilize the output.

Capacitors CNG, CNH, CNJ, and CNK filter noise from the +20v and -20v power supplies, respectively. The electrolytic capacitors filter low frequency noise. The paper capacitors filter high frequency noise.

Open loop gain in the amplifier is approximately 180. Closed loop gain in the amplifier is approximately 30.




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

8T100

Figure 7-6. Gated Amplifier - FAB

Current Amplifier - FAD

The FAD circuit (Figure 7-7) provides a voltage drop from A to C of either 0.5v or 5.0v which is selected with a "1" or a "0", respectively, at B. A "1" at B turns transistor QNA on. This provides base drive through RNC to QNB which turns on. The output at C is now the same as the input at A except for the emitter-collector drop (0.5v) across QNB. With input B at ground, "0", QNA is off and base drive to QNB is provided through the 4.7-volt Zener diode, CRNC. The voltage drop from A to C is V_{be} plus V_z . Resistor RND improves circuit operation by increasing the Zener current.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


6T101

Figure 7-7. Current Amplifier - FAD

Gated Intermediate Level Amplifier - GJA

The GJA circuit (Figure 7-8) is an analog gate that is controlled by input B. When input B is +20v, both transistors are on. All analog signals pass through the circuit. Capacitors CNA and CNB ensure that only analog signals are passed. CNC filters noise spikes from the gating signal. Dc power for the transistors is supplied by the circuit in the next stage.

When input B is +0.2v, both transistors are off. No signals pass through the circuit.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T102

Figure 7-8. Gated Intermediate Level Amplifier - GJA

Gated Analog Clamp - GJB

The GJB circuit (Figure 7-9) functions to turn QR (an N channel junction field effect transistor) on when a logical 0 is applied at input B and to turn QR off when a logical 1 is applied at input B.

In actual application output C is connected to the summing point of an operational amplifier and therefore is always at ground potential. Terminal A is connected to the output of the operational amplifier. When QR turns on, it presents a very low resistance feedback path to the operational amplifier, thus forcing the gain of the amplifier toward zero. As a result the operational amplifier is essentially clamped to an output voltage of zero.




The on-off resistances of QR are 40 ohms and 50 megohms, respectively.

Multiple Gate Analog Clamp - GJC

The GJC circuit (Figure 7-10) functions to turn QQ (an N channel junction field effect transistor) on when a logical 0 is applied at any of the B inputs and to turn QQ off when all of the B inputs are at a logical 1.

In actual application output C is connected to the summing point of an operational amplifier and therefore is always at ground potential. Terminal A is connected to the output of the operation amplifier. When QQ turns on, it presents a very low resistance feedback path to the operational amplifier, thus forcing the gain of the amplifier toward zero. As a result, the operational amplifier is essentially clamped to an output voltage of zero.


The on-off resistance of QQ are 40 ohms and 50 megohms, respectively.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


7E17

Figure 7-9. Gated Analog Clamp - GJB



IF ANY INPUT B EQUALS 0 VOLTS,
THE A TO C RESISTANCE EQUALS 40 OHMS.

IF ALL INPUT B'S EQUAL +3 VOLTS,
THE A TO C RESISTANCE EQUALS 50 MEGOHMS.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T133

Figure 7-10. Multiple Gate Analog Clamp - GJC

Level Translator - GKA and Digital to Analog Converter - GKB

The GKA and GKB circuits (Figure 7-11) when used together comprise a 5-bit D/A converter. The GKB circuit used singly is a 4-bit converter.

The GKB consists of four voltage switches and a 4-bit R-2R D/A ladder network. Each voltage switch circuit applies positive voltage to the related ladder input when its input is a logical 1. A voltage switch applies ground to the related ladder network input when its input is a logical 0.

In the GKB circuit, the digital inputs G, F, E, and D are ordered from least to most significant. When all digital inputs are "1's", the voltage at H is +6.7v (assuming a 10k ohm load is provided by the following circuit). When all digital inputs are "0's", the analog output is 0v (except for a +6 mv, max., dc offset). The analog output for an increase of one in the digital input code is +446 mv, nominal.

Transistors QN and QP operate as a saturated switch and an emitter follows, respectively, in the voltage switch circuit. Transistors QQ and QR operate as low offset saturated switches, only one of which is on at a time.

The R-2R D/A ladder has a resistance of 10k ohms from any node to ground and divides by two the voltage at the next lower, in significance, node.




The GKA circuit is identical to one stage of the GKB.

Level Translator - GKC

The GKC circuit (Figure 7-12) converts a logical 0 to a +2.15 (nominal) level used to inject a current signal into the summing point of an operational amplifier.

Typically a resistor is connected between point B and the operational amplifier summing point to establish the magnitude of this current.


When a logical 1 is present at input A, transistor QN saturates, the output diode NCR4 shuts off, and output B drops to 0v, removing the current to the operational amplifier summing point.



- NOTES:
- VOLTAGE AND COMPONENT VALUES FOR REFERENCE ONLY.
 - APPLICABLE TO GKA ONLY.
 - APPLICABLE TO GKB ONLY.
 - NR8 IN THIS SECTION IS 20K WITH LOWER END TO GROUND.

6T158

Figure 7-11. Level Translator and D/A Converter - GKA, GKB



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T136

Figure 7-12. Level Translator - GKC



High Level Amplifier - HAA

The HAA circuit (Figure 7-13) is gated by an analog gate circuit (GJA) and provides the load and biasing for that circuit.

The preamplifier, ac feedback, and dc feedback are identical to the FAB circuit. Capacitor DND is added to the output of the second stage to decouple high frequency noise.

High Level Amplifier - HAB



Input to the HAB circuit (Figure 7-14) is a balanced square wave. Output is also a balanced square wave that follows the input.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T103

Figure 7-13. High Level Amplifier - HAA



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T104

Figure 7-14. High Level Amplifier - HAB

When input A is positive, B is at 0v. Transistor QN is on and QP is off. The base of QQ falls to near ground. Transistor QQ is off. Output C rises to approximately +0.7v. With QP off, QR turns on. Output D falls to ground.

When input B is positive, A is at ground. Transistor QN is off, QP is on, QQ is on, and QR is off. Output C is at ground. Output B rises to +0.7v.

High Level Amplifier - HJA

The HJA circuit (Figure 7-15) increases the input signal power to transmit over a coaxial cable. The input is a differential signal of approximately 3.6v peak to peak.



The input signal across A and B is divided between resistors RNA and RNB. Transistors QN and QP are forward biased with a gain of 3. The -20v through resistor RNH and diodes CRNA and CRNB and through resistor RNJ and diodes CRNC and CRND forward biases QQ and QT, respectively. Transistors QQ and QT are in a common collector configuration to provide a current gain.

Transistors QR and QS are emitter followers that draw very little current from QQ and QT. They provide low impedance for discharging CNC and CND, thus reducing delay time when crossing the zero volt point.

Output voltage is approximately the same as input voltage. Output current is 20 ma maximum.

Differential Amplifier - HJC



The HJC circuit (Figure 7-16) is a differential amplifier with a voltage gain of 5 (14 db). The input/output waveforms shown on the figure are drawn for a situation where the track servo head is positioned between two tracks (of 406 tracks prerecorded alternately at 455 and 500 kHz) of the track servo disk pack surface. The beating together of the two frequencies causes the signal amplitude changes. The signal at maximum amplitude is an equal mixture of the 455 and 500 kHz frequencies. Transistors QP and QQ constitute a current source for the differential amplifier. Signal amplification occurs at transistors QN and QR. Transistors QS, QT, QU, and QV are the current buffers for the outputs.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T105


Figure 7-15. High Level Amplifier - HJA



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T168

Figure 7-16. Differential Amplifier - HJC



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY


6T167

Figure 7-17. Amplifier/Level Translator - HJD

Amplifier/Level Translator - HJD

The HJD circuit (Figure 7-17) is an amplifier that provides a half-wave rectified, shifted output signal.

The output signal at B increases in a positive direction from a -3 vdc level. The output signal controls an N-channel JFET in an AGC loop that regulates the amplitude of the fine position servo signal.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T166

Figure 7-18. Level Translator - HJE

Level Translator - HJE

The HJE circuit (Figure 7-18) converts the output of an operational amplifier to a standard logic level.

When input A is at -12 volts, transistor QN is on. Diode NCR2 limits the input voltage at the base of QN to approximately -0.7 volt. Since the base to emitter voltage of QN is +0.8 volt, output B is at a level of approximately +0.1 volt.

When input A switches to +12 volts, QN becomes reverse biased and output B approaches +5 volts. The base voltage of QN is limited to approximately +5.7 volts by diode NCR1.


Lamp Driver - ICB

The ICB circuit (Figure 7-19) drives a lamp which terminates at +20v. The circuit is (and must be) driven by an open collector integrated circuit. The nominal current of the lamp must not exceed 100 ma.

When a high logical 1 is provided to the circuit input, transistor QN (and the lamp) turns on.

QP and NR2 serve as a current limiter. When approximately 140 ma flows through NR2, QP turns on and diverts base current from QN to ground. This prevents surge currents of greater than 140 ma.

A low (logical 0) at the input turns QN off, causing the circuit output to rise to the lamp termination voltage. With no path to ground available, the lamp turns off.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T148

Figure 7-19. Lamp Driver - ICB



Write Driver - JAB

The JAB circuit (Figure 7-20) provides current to the write heads so that data may be recorded. Outputs E and F are connected to opposite ends of the write head, which is center tapped to ground. When input A is positive, current flows through output E to its half of the write head. When A is positive and the unit is writing, B is negative. When A is negative and the unit is writing, B is positive. Therefore, only one half of the write head may be activated at any one instant while the unit is writing.

With a positive charge on input A, transistor QN is off. The base of QR is positive and the emitter of QS is positive. The negative voltage at B turns transistor QT on. This drives the emitter of QR negative. Transistor QR conducts, driving the base of QQ to about -2v. Transistor QQ is an emitter follower, so the emitter QQ is also near -2v. The -2v on the base of QP turns QP off. No current flows through output F (-20v through resistor RNA only reverse biases an external diode). With QT on, the base of QS goes slightly negative. Transistor QS is off, allowing the base of QU to go to +40v. Transistor QU is an emitter follower, so the emitter of QU also goes to about +40v. The +40v on the base of QV turns QV on. Current now flows from a +40v supply connected to output G through transistor QV and its half of the write head to ground. A resistor lies between output E and the write head to limit the current flow in the write head.

When input A goes negative and B goes positive, QN and QS are on and QR and QT are off. On the bases of QQ and QU are currents of +40v and -2v, respectively. The emitter of QQ goes to about +40v. The emitter of QU goes to about -2v. Transistor QV is off. No current flows through output E. Transistor QP is on. Current flows from the +40v source connected to output G through QP and its half of the write head to ground.

Input D supplies a negative voltage when the unit is writing to reverse bias diodes CRNA and CRNF. If the unit is not writing, D is grounded and both inputs A and B go negative. This turns on QR and QS. Transistors QP and QV are, therefore, off and no current flows through the write head.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T106

Figure 7-20. Write Driver - JAB

Erase Driver - JBB

The JBB circuit controls the current driving the erase heads. When input E (Figure 7-21) is a high voltage, output H provides current to erase heads.

When input E goes to a high voltage, capacitor CPA charges, causing a 10- μ sec delay before transistors QR and QP turn on completely. Output G is connected to a +40v supply in a fault detect circuit. When QR is on, current flows from G through QR to the erase head connected to output H. The ramp output protects the information on neighboring tracks from being destroyed.

When E drops to 0v, CPA discharges through RPA. After 10 μ sec, QP and QR are off. Output H is at 0v.



Line transmitter - LCA

The LCA circuit (Figure 7-22) provides a positive output at B and a negative output at C when input A is low. When the input is high, outputs B and C are at ground.

The circuit is (and must be) driven with an open collector integrated circuit. The LCA circuit input is a differential stage (QN and QP) which sinks the current from the minus and plus constant current sources (QQ and QR) whenever input A is high. When A is high, QN and QP are off and the 25 ma of current from the constant current sources is routed through the emitters of the differential output stages (QS and QT) to the outputs B and C. External Zener diodes on the plus and minus voltage supply lines serve as a common voltage divider for all circuits on one card and provide bias voltage to the constant current sources and the output transistors.

The complementary current sink (QN and QP) monitor a close phase relationship during turn-on and turn-off by having the emitter of QN (NPN) drive the emitter of QP (PNP). Returning the external resistor on the circuit input to +20 volts, instead of +5 volts, ensures that QN and QP will sink the drive current if the +5-volt power is lost.

NCR2, NCR4, NR7, and NR13 protect the transmitter if large externally produced transients should appear on the output lines.






NOTES:

1 VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T107


Figure 7-21. Erase Driver - JBB



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T147

Figure 7-22. Line Transmitter - LCA



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T162


Figure 7-23. Line Transmitter - LCD

Line Transmitter - LCD

The LCD circuit (Figure 7-23) is a medium-speed, balanced-line, current transmitter. When input A goes high, transistor QN turns on and QP turns off. A 19-ma transmission line current across the 47-ohm external terminating resistor causes a 0.9-volt drop at B of the external +5-volt terminating voltage. Since QP is not conducting, the full +5-volt terminating voltage exists at output C.

When input A is a logic "0", transistor QP is on and QN is off. This situation causes a reversal of the previously stated voltage levels at outputs B and C.

Resistor NR3 and transistors QN and QP act as a constant current source. Diode NCR4 functions to limit the positive swing of QN's base.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 6T161

Figure 7-24. Line Transmitter - LCE

Line Transmitter - LCE

The LCE circuit (Figure 7-24) is a simple inverter used as a transmitter in a low speed transmission system. The pull-up voltage and resistor along with an integrating capacitor are located at the receiving end of the line connected to output B.

Ringing Amplifier - MBC

The MBC circuit (Figure 7-25) is a tuned amplifier which is rung by the negative clock and data pulses present at input A.

The tank circuit connected to the collector of QN is tuned (and is adjustable) to twice the frequency of the input data pulses (each data pulse falls between two clock pulses; absence of a data pulse is interpreted as a zero). The high Q of the circuit affords a flywheel effect and yields a sinusoidal signal that is almost totally free of peak shift.



Transistors QP and QR form a zero-crossing detector, emitter follower circuit that provides high impedance so as not to distort the sine wave. The circuit clips the positive half of each sinusoidal excursion so that the signal at the TP is a half-wave rectified sine wave.

The transistor in the output lead (next circuit) functions to clamp this rectified signal and to provide what is nearly a square wave output at B.

Speed Detector - QDB

The QDB circuit (Figure 7-26) monitors sector pulses to determine whether the spindle is at a predetermined speed. If the spindle is below speed, no output is present. When the spindle reaches the desired speed (pulse rate of more than about 33 Hz), an output current activates the speed relay which signals the controller that the unit is up to speed.



Each time a sector is sensed, a short "1" pulse is applied at input A. Transistor QN conducts and completely discharges capacitor CNA through RND to ground. When the pulse is removed, CNA charges through RNC. When the base of QP reaches the voltage at the base of QR, AP and QQ turn off. Transistor QR conducts current to silicon controlled rectifier CRM, turning it on. Rectifier CRM draws current from the base of QS driving it to ground, and from the base of QR through RNK. The base of QR falls to about 9.03 volts. Transistor QR then turns on firmly and prevents "runt spikes" on the signal to CRM. Once CRM is turned on, CNB begins discharging through RNM and CRM. Rectifier CRM remains on until the discharge current from CNB falls below the holding current of CRM (typically 1ma). With the base of QS near ground, QS conducts. Transistor QT turns off, QU is on, and QV is off. No output signal is felt at B.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T109

Figure 7-25. Ringing Amplifier - MBC



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T146A

Figure 7-26. Speed Detector - QDB

If the spindle is below speed, pulses arrive at the input at a low repetition rate. CNA repeatedly discharges and recharges to the point where QP and QQ are turned off. The output of QR is a series of positive pulses with a pulse width determined by $T = T_I - T_C$ where T_I is the time between input pulses and T_C is the time for CNA to change to the point where QP is turned off. The pulses repeatedly trigger CRM. CRM holds the voltage at the base of QS below the point where QS can turn off. Since QS is constantly on, QV is constantly off. No output is felt at B.


When the spindle reaches the required speed, the pulses at input A have the same period as T_C . The pulse width out of QR becomes $T_I - T_C = 0$. Transistor QR never emits a pulse. With no pulses out of QR, CRM never turns on. This permits CNB to charge to the point where QS is constantly off. The higher voltage at the base of QS is fed back to the base of QR through RNK to raise the voltage required across CNA to turn off QP. This feedback prevents rapid fluctuation of the output when the spindle is near the required speed. With QS constantly off, QU is off and QV is on. Current flowing through QV activates the speed relay connected to B, and signals the controller that the unit is up to speed.

Voltage Checker - QEB

The QEB circuit (Figure 7-27) detects any decrease in voltage supply greater than a specified percentage. A fault condition will occur if:

1. -20 supply decreases below -18v
2. +20 supply decreases below +18v
3. +40v supply decreases below +36v
4. -36v supply decreases below -28.8v
5. +36v supply decreases below +28.8v
6. -5v supply decreases below -4.75v
7. +5v supply decreases below +4.75v

If all positive supplies are normal, QR, QS, QT, and QU are off. Their emitters are held at +6.2v by Zener diode RVR1 and the value of RR9 (determined by testing to give a precise collector voltage). Current is pulled through QZ, causing a voltage drop across resistor RR13. This voltage drop turns QL on. Transistor QM turns off. If any of the voltage supplies drop below the specified percentage of their operating values, the respective transistor turns on. Transistor QZ will then be off. Transistor QL turns off. Transistor QM turns on, driving the output to ground.



- NOTES:
- 1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
 - ② 5% DECREASE FROM NOMINAL ±5V, 10% DECREASE FROM NOMINAL ±20V OR +40V, OR 20% DECREASE FROM NOMINAL ±36V.

67143

Figure 7-27. Voltage Checker - QEB

The negative voltage segment of the circuit is similar to the positive section. A decrease in the -20v supply below -18v will turn QP on. Transistor QV turns off, causing QW to turn off. Transistor QX turns on, causing a voltage drop across NR14 which turns QY on. The output drops to ground.

Quantizing Detector - QFA

The QFA circuit (Figure 7-28) detects a fault in the write and erase drivers or in the head select circuit. If there is an open in the head, either of the drivers is non-functional, or more than one head is selected, a fault signal occurs.

Inputs A and B are connected to the write and erase driver circuits and enter across a voltage bridge to the base of QP. Normally, both inputs are approximately 32v. All diodes are forward biased. Voltage on the base of QP is 32v and the emitter is at 31.4v due to a reverse bias 0.6v base-emitter voltage across QP. Transistor QP is off. All input current goes to ground through RND.

If input A is higher than input B by 1.4v, CRNB and CRNC are forward biased. CRNA and CRND are reverse biased. The voltage on the base of QP becomes that of input B. The emitter of QP is 0.7v higher than the base due to a 0.7v drop across CRNB. Transistor QP is on.




If input B is higher than input A by 1.4v, CRNA and CRND are forward biased. CRNB and CRNC are reverse biased. The base of QP is at the voltage of input A. The emitter of QP is 0.7v higher than the base. Transistor QP is on.

Input C is connected to the head select circuits. If more than one head is selected, the drop in effective resistance (due to external resistors in parallel) results in an increase in current through RNA. This increases the voltage drop across RNA, turning QN on.

If either QN or QP is on, QR turns on. Output D goes to ground to signify a fault condition.

Quantizing Detector - QFB



The QFB circuit (Figure 7-29) is used to amplify and shape an incoming wave. The input at A and B is a differential sine wave. The output at C and D is an amplified and clipped version of the input wave.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T111

Figure 7-28. Quantizing Detector - QFA



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T112

Figure 7-29. Quantizing Detector - QFB

Transistor QR is the current source for the differential amplifier stage consisting of QN and QP. Capacitors CNA and CNB filter out dc and low frequency noise and pass the input wave which alternately turns on QN and QP. The output at the collectors of QN and QP are clipped by diodes CRNA and CRNB to approximate a square wave. This square wave is fed to the bases of QS and QT for another stage of differential amplification. The square wave output at the collectors of QS and QT is again clipped by diodes CRNC and CRND. The output at C and D is a clipped, square wave between 0v and +0.6v corresponding to the rise and fall of the sine wave at inputs A and B, respectively.

Single Shot - QFF

The QFF circuit (Figure 7-30) produces a positive pulse output in response to a positive input pulse. The width of the output pulse is independent of the input and is adjustable.

Assume a condition where QN is on. With the collector of QN at ground, AP turns off and CNC begins charging (through RNL to ground via QN and QS) toward Vcc volts. The duration of the charging period is controlled by the time constant $RNL \times CNC$. When the base of QQ reaches 0.7v, QQ turns on, QS turns off, and the output goes to ground.

With the circuit in the condition of the preceding paragraph, a no-signal state will have the following effect: Ground level at base of QN turns it off. Since QS is also off, current is drawn through the base of QP and turns it on. Current now flows through QP charging CNC in the opposite direction (from preceding paragraph) to about -5.3v (Zener diode CRNC voltage minus the 0.7 base-emitter voltage of QQ). As the current increases and decreases (during charging period) through QP, the remaining current still flows through RNL, thereby keeping QQ on.

Transistor QN turns on when a clock or data pulse is applied to its base. With the QN collector at ground, QP turns off and a -5.3 base-emitter voltage appears across QQ. Capacitor CNC again charges through the variable resistor RNL until QQ turns on.

When the circuit has been adjusted so that the width of the output pulse exceeds that of the input pulse, QS stays on (after the input drops) to hold the base of QP at ground.



Whenever CNC is charging through RNL with current flowing through RNN, QN and QS are on to conduct the increase current.

Capacitor CND is a filter capacitor to provide a constant voltage across CRNC.

Function Generator - QGD

The QGD circuit (Figure 7-31) is a non-linear feedback network used as the gain determining element for an operational amplifier.




With a 10K input resistor, an amplifier with the QGD circuit will exhibit high gain characteristics for amplifier output voltages of less than $\pm 2v$. A gain of unity is achieved at output voltages of $\pm 5v$ with this gain persisting at higher voltages.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T113

Figure 7-30. Single Shot - QFF



NOTES: 1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
 ② SHOWN FOR REFERENCE ONLY.

6T139

Figure 7-31. Function Generator - QGD

Line Receiver - RAC

The RAC circuit (Figure 7-32) has an input threshold of -19.5 vdc nominal. A voltage more negative than -19.5 volts at A results in an output of +5 vdc at B. An input that is less negative than -19.5 vdc causes a circuit output of 0 volts.

NOTE

In actual application the signal to input A is -30 vdc through a 1.6K-ohm resistor (located in interfacing controller) so that the circuit input threshold is actually -23.5 vdc.

Transistors QN and QP form a voltage comparison circuit with a reference voltage on the base of QP of -2.5 volts. When the voltage at input A is more positive than the threshold, QN turns on causing QQ to turn on. With QQ conducting, diodes NCR1, 2, and 3 are forward biased. This causes transistor QR to turn on and pull output B to 0 volts. A situation where input A is more negative than the input threshold, turns QN and QQ off. The reverse bias on NCR1, 2, and 3 holds QR off, and output B becomes +5 volts.



Line Receiver - RAD

The RAD circuit (Figure 7-33) is a medium-speed, differential line receiver. The circuit provides a logic "1" at output C whenever input A is +5 volts and input B is less than +5 volts (normally +4.1 volts). Reversing the voltage levels at the differential inputs will cause a logic "0" output from the circuit. Resistors NR1 and NR2 are the line terminations. Resistor NR3 limits the base drive to transistor QQ when QN is on (input A low). Diodes NCR1 and NCR2 are used to optimize the switching level of QQ.

Switch Receiver - RCB

Switch receiver RCB (Figure 7-34) produces a "1" (+3v) output at B when the grounded switch connected to input A is closed. When the switch is open, a "0" (0v) is felt at output B.



A switch to ground is connected to input A. When this switch is open, capacitor NC1 approaches +5v and QN is shut off. Transistor QP is, therefore, on and conducts current to the base of QQ through resistor NR6. Transistor QQ turns on, conducting current away from output B, and drops the output to near ground or a "0".



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T160

Figure 7-32. Line Receiver - RAC





NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T183

Figure 7-33. Line Receiver - RAD



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T145

Figure 7-34. Switch Receiver - RCB

When the switch is closed, the voltage across NC1 rapidly increases through NR1 and the switch to ground because of the short time constant of NR1 and NC1. Any contact bounce on the switch will increase the discharge time. As the voltage across NC1 decreases, QN begins to turn on. As QN conducts current to the base of QP, the forward bias on QP is decreased and QP begins to turn off. As QP turns off, the current through NR5 decreases due to the higher lead resistance (NR4) of QN compared with QP (NR6). The current drop through NR5 causes a decrease in the voltage drop across NR5. The bias on QN is, therefore, increased. The cycle goes rapidly to completion. Transistor QP is shut off. With QP off, the base of QQ is near ground, causing QQ to shut off. This allows the +5v supply to flow through NR8 to output B, raising the output to +3v, "1".

When the switch is opened again, NC1 charges slowly to +5v due to the long time constant of NR2 and NC1. Any contact bounce on the switch will hold NC1 well below the switching level of QN until the bouncing ceases. As the voltage across NC1 increases, QN begins to turn off. Transistor QP begins to conduct current away from the emitter of QN. Transistor QP turns on rapidly because of this positive feedback. The output then returns to "0".

Line Receiver - RFA

The RFA circuit (Figure 7-35) provides a non-standard "0" output at C when input A is at least 0.6v more negative than input B. Diode CRNA holds the threshold at 0.6v. Under all other input conditions, the output will be a non-standard "1".

If the differential input (A-B) is greater than 0.6v, transistor QP turns on and QN turns off. This drives the base of transistor QR more positive than the base of QQ. Transistor QR conducts current from the -20v supply, through RNK to ground. The output at C is near 0v.

If the differential input (A-B) is less than 0.6v, QN turns on and QP turns off. The base of QQ goes more positive than the base of QR. Transistor QQ conducts and a negative voltage is felt at output C.

Since a "1" is defined in MDD logic as the most positive voltage, the 0v output in the first case is interpreted as a non-standard level "1". The negative voltage output in the second case is, therefore, a non-standard level "0".

The receiver is self-terminated with 56 ohms to ground on each line.






Figure 7-35. Line Receiver - RFA

Bipolar Current Buffer - SAA

The SAA circuit (Figure 7-36) is a power output stage for an operational amplifier. Transistors QP and QQ comprise a complementary output driver and are always biased slightly on by diodes NCR1 and NCR2.


The quiescent current in the output driver is nominally 6.5 ma and the maximum signal amplitude for the circuit is $\pm 5v$.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T140

Figure 7-36. Bipolar Current Buffer - SAA



NOTES:

1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ②. ADJUSTABILITY ARROW REFERS TO BALANCE POTENTIOMETER CONNECTED TO INPUT A.


6T164

Figure 7-37. Filter - SCA

Filter - SCA

The SCA circuit (Figure 7-37) amplifies and passes the 455 kHz component of the track servo signal, and blocks passage of the other signal component (500 kHz). The circuit consists of a transistor voltage amplifier with a gain of 4.4 db and a ceramic, ladder-bandpass filter with an insertion loss of 4 db (max). As a result the signal incurs no voltage loss in the circuit.

The bandwidth at the -1 db point (relative to the center frequency attenuation) is 20kHz minimum, at -2 db it is 30 kHz minimum, at -6 db it is 40 kHz minimum, and at -60 db it is 72 kHz maximum.



NOTES:

1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ② ADJUSTABILITY ARROW REFERS TO BALANCE POTENTIOMETER CONNECTED TO INPUT A.

6T165

Figure 7-38. Filter - SCB

Filter - SCB


The SCB circuit (Figure 7-38) is identical to the SCA circuit except that it passes the 500 kHz component of the track servo signal and blocks the 455 kHz component.

Delay - UBD

The UBD capacitive delay circuit (Figure 7-39) delays a "1" input at A for 200 nsec before providing a "1" output at B. The delay time for a "0" pulse is negligible. The delay circuit consists of a resistor and a capacitor connected to ground.

Assume that a "0" (ground) enters at A. If the capacitor is discharged, it remains discharged. The output is an immediate "0". If the capacitor is charged when the "0" signal enters, it discharges almost instantaneously. The "0" appears at output B with no noticeable delay.

If a "1" (+3.0v) enters at A, and the capacitor is discharged, the capacitor must first charge to a minimum "1" voltage (typically +0.7v) before the "1" appears at output B. The time necessary to charge the capacitor to this minimum voltage is the delay time of the circuit. The charge time is dependent on the value of the capacitor, the value of the resistor, and the minimum voltage required to produce a "1" response.




6T115

Figure 7-39. Delay - UBD

Delay - UC-

The UC₋ delay circuit (Figure 7-40) is used to delay open-collector integrated circuits. The circuit operates in the same manner as the UBD delay circuit. Characteristics of the UC₋ circuits are as follows:

<u>Circuit type</u>	<u>Capacitance</u>	<u>Delay</u>
UCF	1500 pf	350 ns
UCG	3900 pf	1.0 μsec
UCH	390 pf	100 ns



- NOTES:
- (1) VALUE DEPENDENT ON CIRCUIT TYPE.
 - (2) OPEN COLLECTOR TRANSISTOR IN PRECEDING STAGE.

6T169


Figure 7-40. Delay - UC-

Unidirectional Time Delay - UEA

The UEA circuit (Figure 7-40.1) provides a $0.1\text{-}\mu\text{sec}$ delay between the time that a -3.5v signal appears at A and the time that transistor QP turns off. Output at B is either ground or an open circuit.

When input A is near ground, QN is off. Transistor QP is on. The output is ground.


When input A goes to -3.5v , capacitor CNA begins charging. After $0.1\ \mu\text{sec}$ the base of QN is sufficiently negative to turn QN on. Transistor QP turns off. The output is an open circuit.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

67116

Figure 7-40.1. Unidirectional Time Delay - UEA



And - VAB

The VAB circuit (Figure 7-41) consists of two silicon peripheral logic inverters whose outputs share a common load resistor, RNE. When both inputs A and B are "0" (ground), the output at C will be a "1" (+3v). If either or both of the inputs are a "1", the output at C will be a "0". This is an AND gate for zeroes, or a NAND function.

When both A and B are at ground, QN and QP are off. The output at C is supplied from the +20v source through RNE. The output is a positive voltage, representing a non-logical 1. If input A experiences a positive voltage while B is at ground, QP turns on and conducts current from the +20v supply through RNE to ground. The "0" on B has no effect, as all the supply voltage is tapped to ground. The output at C is ground, or a "0". The situation is similar if A is "0" and B is "1". The output is "0". If both A and B have positive voltage applied to them, QN and QP both conduct. The output is "0".


Capacitors CNA and CNB provide a one's delay on input B and output C, respectively. They also maintain a noise barrier to isolate the circuit from stray pulses on the lines.

And/Or (Single Input) - VAC, VJW

The single input AND/OR or silicon peripheral logic (SPL) inverter (Figure 7-42) provides an inversion from input A to output B: "1" on A produces a "0" on B, or a "0" on A produces a "1" on B. The inverter's output may be connected to the output of other inverters to form NAND functions or NOR functions.

The SPL inverter is a single NPN silicon transistor connected as a common emitter amplifier. When A is a "0" (between 0v and +0.3v), the transistor is off. This allows current to flow from the +20v supply, through RNB to output B. The output is a "1". When input A is a "1" (between +0.7v and +3.0v), the transistor turns on. The transistor conducts current from the +20v source, through RNB to ground. This leaves output B near ground, or a "0".


Since the base-emitter threshold for a silicon transistor is approximately +0.7v, the circuit ignores up to 0.5v of transient noise.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T117

Figure 7-41. And - VAB



NOTES:

- 1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ② DOTTED LINE TO -20V AND RESISTOR RNB FOR VJW ONLY.

6T118

Figure 7-42. And/Or (Single Input) - VAC, VJW

If the circuit drives just one other transistor, the output may be connected directly to the base of the driven transistor. For a fan-out of 2 or more, a base isolation resistor is required for each driven transistor. This resistor ensures that the base drive provided to each of the driven transistors will be nearly independent of differences in base-emitter voltages. For a fan-out of 2, the collector load resistor must be reduced by one-half its value for driving one transistor to provide for the additional voltage drop across the isolation resistors.

Switching time for an inverter with a fan-out of 1 is typically 15 nsec.

Power Driver - VJK

The VJK circuit (Figure 7-43) is similar to the VJS circuit with the addition of capacitor CNB and two outputs. CNB slows the switching time of QN and provides a ramp output. Output B connects to the center tap of the head. Output C contains a 10K resistor and is connected to a voltage supply in a fault detect circuit. If two heads are selected the effective resistance falls to 5K (two 10K resistors in parallel). The increase in current causes a Fault signal. Output D contains a diode that isolates each Write Gate.




Figure 7-43. Power Driver - VJK, VJS

Power Driver - VJL

The VJL circuit (Figure 7-44) is a gate used to bias an analog gate.

If +20v appears at A, QN turns on. The base of QP goes to ground. Transistor QP is off. Capacitor CNA charges through RND to +20v. Output at B is a ramp to +20v.

A +0.2v signal at A turns QN off. When QP turns on, the collector voltage of QN clamps at +0.7v. CNA discharges rapidly through QP. Output B drops to ground.





Figure 7-44. Power Driver - VJL

And - VJM

The VJM circuit (Figure 7-45) gates a particular receiver into operation. A "0" input at A results in an "open" enable signal to the receiver. A "1" input at A disables the receiver.

A "0" (0v) input forward biases diode CRNA. The +20v supply current is drawn through RNA and CRNA, leaving the base of QN reverse biased. Transistor QN is off. Output is held at -0.7v by the next stage.

A "1" input turns QN on. The output goes to ground. No receiver signal can pass into the receiver.



67121

Figure 7-45. And - VJM


Or - VJN

The VJN circuit (Figure 7-46) is a NAND circuit that inverts the input signal. Input A is connected to the output of a receiver and to a gating circuit. If the Write gate is off, the base of QN is grounded. The circuit is disabled.

When the write gate is on, QN turns on and the receiver inputs a "0". Transistor QN turns on further and goes into saturation. Output voltage at B is approximately -0.2v.

When the receiver inputs a "1", QN comes out of saturation. Output at B is approximately -3.5v.

Whenever the write gate is on, QN is on to some degree. Only when the write gate is off is the base of QN at ground and QN off.



67122

Figure 7-46. Or- VJN



And - VJP

The VJP circuit (Figure 7-47) is normally used as the input circuit to a toggle flip-flop. It ties two receiver outputs to a single-ended output. Capacitor CNA is used to reduce the input impedance for faster switching.

When input A is near ground, the base of QN is at approximately +0.9v. Transistor QN is off. Output at B approaches -20v, but is clamped at -3.8v by a Zener diode in the following circuit.

When input A is -3.5v, QN turns on. Output drops to approximately -0.2v.

Input to A is short (100 nsec), negative, data pulses. Output B is also short pulses.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T123


Figure 7-47. And - VJP

Power Driver - VJR

The VJR circuit (Figure 7-48) is a +40v switch. A "1" on input A produces +40v at output B. A "0" on input A stops current flow.

A "1" input turns QN on. Transistor QN conducts current from the +40v supply, causing a voltage drop across resistor RNB. This voltage drop turns on QP. Output B is at +40v.

A "0" input turns QN off. Since current no longer flows, the emitter and base of QP are at equal voltage. Transistor QP is off. Output B goes to ground.



NOTE:
VOLTAGE AND COMPONENT VALUES
ARE FOR REFERENCE ONLY.

6T124

Figure 7-48. Power Driver - VJR


Or - VJS

The VJS circuit (Figure 7-43) is a standard inverter with a capacitor delay at the input. A "1" at input A pulls the output at B to ground. A "0" produces a +40v output.

Or - VJT

The VJT Circuit (Figure 7-49) is a gate to the WBB toggle flip-flop. A "1" input at A produces a ground at B, which keeps the flip-flop off. A "0" input at A produces a -3.5v output at B, which releases the flip-flop and presets it in a given state.

When a "0" is applied to input A, the base of QN goes to ground. Transistor QN is off. The base of QP is clamped at +0.6v by diode CRNC. Transistor QP is off. Output B is -3.5v derived from the voltage dividing network of RNF and RNG.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


6T125

Figure 7-49. Or - VJT

When A goes to a "1", capacitor CNA charges. After a delay, the base of QN is positive enough to turn QN on. The base of QP goes negative through resistor RNE. Transistor QP turns on. The output at B drops to ground.

And - VJU, VJV

The VJU and VJV circuits (Figure 7-50) are functionally identical. They consist of a standard inverter circuit with a capacitive filter input. The capacitor also presents a delay.



NOTES:

1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ② RESISTOR EXTERNAL TO VJV. RYA BECOMES RNC FOR VJU.
- ③ DIODE EXTERNAL TO VJV, BECOMES CRNE FOR VJU.

6T126

Figure 7-50. And - VJU, VJV

A "1" on input A reverse biases diode CRNA. Capacitor CNA charges through RNA until it is clamped at about 3 diode voltages (approximately 2.1v). QN turns on. Output B falls to ground.

If input A is a "0", CNA discharges through CRNA. Transistor QN turns off. Output B rises to a "1" level due to the clamping by a Zener diode.

And/Or - VJW

Refer to circuit description for circuit type VAC.

Flip-Flop WBB




The WBB circuit (Figure 7-51) is a toggle flip-flop with gate and data inputs.

Input B holds both transistors off by grounding the bases when the circuit is off. When a write operation is to be performed, the base of QP is released while QN is still grounded by input C. This sets an initial condition for the flip-flop: QP is on, QN is off.

After the flip-flop is pre-set, it is toggled through input A by a series of negative data pulses. The leading edge of the negative data pulse begins charging capacitor CNB. Diode CRND becomes forward biased. QP is on. Output E is at ground. A voltage of -3.6v across Zener diode CRNK keeps CRNN reverse biased. CRNK and CRNM clamp the output of QN at -3.8v.

The trailing edge of the data pulse results in a positive pulse to the base of QP. Transistor QP turns off. Output E goes toward -4v. Both sides of CNA are at ground. Therefore, CRNC and CRNF are forward biased by the -20v source through RNC. The base of QN goes negative. Transistor QN turns on and output D drops to ground. Diodes CRNM and CRNJ are now reverse biased. Since the collector of QP is more negative than the voltage across Zener diode CRNK (-3.6v), CRNN is forward biased. This clamps the voltage at output E at approximately -3.8v.

The leading edge of the next negative pulse charges CNA and discharges CNB since both sides of CNB are at about -3.8v. The flip-flop will toggle on the ground-going edge of the pulse in the same manner as described for the first pulse.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
6T127

Figure 7-51. Flip-Flop - WBB

Toggle Flip-Flop - WBC



Inputs to A and B of the WBC flip-flop (Figure 7-52) are either a positive pulse or ground. If A has positive pulse, then B is at ground. If A is at ground, then B has a positive pulse. If input A receives a positive pulse, output C will be at ground and output D will be a constant positive voltage. A positive pulse at B will toggle the flip-flop. C will then be a positive voltage and D will be at ground.

A positive pulse to input A turns on transistor QN, which drives the base of QR to ground. Transistor QR is turned off. Input B is at ground and QP is off. The base of QQ is, therefore, positive and QQ turns on. This latches the base of QR at ground and puts a ground on output C. With QP off and QR latched off, current flows from the +20v source through RNB to output D.

When a positive pulse is felt at B, QP turns on. This drives the base of QQ to ground, turning QQ off. Input A is at ground and QN is off. The base of QR is, therefore, positive. Transistor QR conducts, latching the base of QQ at ground and driving output D to ground. With QN and QQ off, output C is positive.



Single Shot - XAA

The input to A and B (Figure 7-53) of the XAA circuit is a 0.7v balanced square wave centered around a positive voltage. Each time the inputs change polarity a short negative pulse is formed at output C.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
6T128

Figure 7-52. Toggle Flip-Flop - WBC



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T129

Figure 7-53. Single Shot - XAA

The square wave input is sufficient to alternately turn QN and QQ on and off. A current of about 5.6 ma is alternately switched between QN and QQ. When input A is more positive than input B, QN turns off. The voltage at the collector of QN is about -20v. The voltage at the junction of RNG and RNJ is -1.6v. When the inputs switch, QN turns on. The collector of QN rises to about -8.7v. CNA forms a positive pulse to the base of QR. The positive pulse turns QR off, QT on, and QV off for the duration of the pulse. The amplitude of the pulse is limited by CRNB. Charging time for CNA is about 100 nsec. When the inputs switch again, QQ turns on and QN turns off. CNB forms a positive pulse which turns QV off again for the duration of the pulse. The output C is ground until QV is turned off. During the short time that QV is off, a negative pulse appears at output C.



Diodes CRND and CRNE prevent saturation of QR and QS. As the collectors of QR and QS approach ground, the negative voltage at the left ends of RNJ and RNK is limited to the sum of the voltage drops across QR and CRND or QS and CRNE, respectively. Diode CRNF prevents QV from saturating.

Single Shot - XAB

The input at A of the XAB circuit (Figure 7-54) is a balanced square wave between 0v and +0.75v. The output at B is normally positive, but drops to ground for a short time at the leading edge of the ground portion of the input wave.

During the positive portion of the input wave, transistors QN and QP are on. This leaves the bases of QQ and QR near ground. Transistors QQ and QR are off. The output at B is a positive voltage supplied through resistor RNE.

When the input wave goes to ground, transistors QN and QP turn off. With QP off, the base-emitter junction of QR is forward biased. Transistor QR conducts and the output at B drops to near ground. With QN off, capacitor CNA charges toward +20v. When the charge on CNA reaches a level sufficient to turn on QQ, the base of QR again drops to ground. Transistor QR turns off. The output at B returns to the positive level.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T130

Figure 7-54. Single Shot XAB

Gated Single Shot - XAC

The XAC circuit (Figure 7-55) produces a 100-nsec ground pulse at output C when the inputs at A and B charge state. The output is normally positive. Input A is connected to the set side of a flip-flop and input B is connected to the clear side.

When the flip-flop is clear, the base of QR is positive. Transistor QR conducts 10ma of current from the -20v supply through RND, RNC, QS, QR, and RNB. The collector of QN is at -20v and the collector of QR is near +13v. Transistors QT and QU are on and QV and QW are off.






Figure 7-55. Gated Single Shot - XAC

When the flip-flop sets, QR turns off and QN turns on. The collector of QN goes to +13v, which drives the base of QT to about -6v. This turns QT off, driving the base of QV positive. QV turns on and the output at C goes to ground. Capacitor CNA charges through RNE with a time constant of 135 nsec. After 100 nsec the voltage at the base of QT has risen to +0.7v and QT turns on. This drives the base of QV to ground. QV turns off and the output at C returns to a positive level.

When the flip-flop clears again, a 100-nsec ground pulse is formed at C by QR, CNB, QU, and QW.

HEAD AND DISK PACK REPLACEMENT CRITERIA

HEAD REPLACEMENT CRITERIA

DSU heads have been designed so that they should not need replacement if given proper preventive maintenance and care. If a head requires replacement, refer to the Preface of this manual for the publication containing the Maintenance section. Refer to that section for Head/Arm Replacement procedure. A head is defective and needs replacing if any of the following conditions exist:

1. Consistent oxide buildup on head, indicating repeated head/disk impact.
2. Appreciable oxide buildup located primarily on the edge of the ferrite insert, indicating a warped head.
3. Oxide or wear over 1/2 of the head face surface.
4. A head which is scratched over 1/2 of the head face surface.
5. Concentric scratches on disk surface. Inspect the head for imbedded particles.
6. Audible ping indicating that the head is hitting the disk surface.

DISK PACK REPLACEMENT CRITERIA

The disk pack is designed to last the lifetime of the equipment: Replacement of the disk pack is required only if excessive runout (see Disk Pack Runout Check) is encountered or physical damage to the pack results in the loss of recording ability.

A disk pack is defective and needs replacement if any of the following conditions exist:

1. Damage to the disk pack resulting in a bent or broken disk. If a disk is bent, perform Disk Pack Runout Check procedure.
2. Gouged or scored disk surface causing the loss of stored data.
3. Imbedded particles in a disk surface that cannot be removed by cleaning and are causing damage to the heads.

Disk Pack Runout Check

This procedure determines whether a bent disk pack may remain in use. If the disk pack fails to meet the requirements of the procedure, it should be returned to the manufacturer for reconditioning.

1. Open cabinet top cover.
2. Install the disk pack to be checked on a DSU spindle.
3. Grasp the pack cleaning brushes, override the shaft detent mechanism, and rotate the brushes into the disk pack.
4. Place the disk pack runout gage (Part No. 84357600) base on the DSU deck base plate (Figure 7-56) adjacent to disk cleaner cutout in shroud.
5. Turn the bezel of the dial indicator to indicate zero. Orient the dial indicator so that the plastic tip is not only contacting a disk surface but is deflected for an indication of approximately 0.020 inch. Tighten dial indicator in this position. Turn the bezel to set the dial indicator to zero.

NOTE

A mirror is required to observe dial indicator when some disk surfaces are checked.

6. Manually and slowly rotate the disk pack one full revolution while carefully observing the dial indicator. The sum of the deviations (to either side of zero should not exceed 0.012 inch.
7. If a total deflection of 0.012 inch is encountered in step 6, recheck the indication. The total deflection must occur in a disk circumference of 4 inches or more.
8. Repeat steps 5 through 7 for the 19 remaining disk surfaces.
9. Rotate the pack cleaning brushes clear of the disk surfaces.
10. Remove the disk pack and the disk pack runout gage.




Figure 7-56. Disk Pack Runout Check

ACCESS TESTER CARD

The access tester card (P/N 54116100) is a special tool used optionally with some DSU's to perform off line maintenance procedures of Section 6. Figure 7-57 is the logic drawing for the card and is provided as an aid in using the tester. Erroneous and/or misleading positioning of the actuator will occur if the tester is not used as specified in the Operation paragraph.


OPERATION

The access tester card allows DSU positioning to be performed in one of two basic modes: repeat (continuous, alternate forward and reverse seeks between a specified pair of tracks) and incremental (sequential seeks of a specified length to the forward limit, returning to zero, and repeating). The desired mode is selected in accordance with the setting of the IN/RP (incremental/repeat) switch, S4. Operation in either mode is controlled by the R/W (run/stop) switch, S3, and the ST (start) switch, S1. A single step modification of the two basic modes may also be performed.

Repeat Mode (Figure 7- 58)


To exercise a DSU in the repeat mode, perform the following procedures:

1. Set DSU logic chassis maintenance panel ON LINE/OFF LINE switch to OFF LINE and set DC switch to OFF.
2. Install access tester card in DSU logic chassis location C30.
3. Set DC switch to ON.
4. Install disk pack on DSU spindle.
5. Start spindle motor and allow brush cycle to end.
6. Press tester RT (return to zero) switch, S2. DSU should load heads and return to track 0.
7. Set tester IN/RP switch to RP position (repeat).
8. Set tester R/W switch to R position (run).



UNIT B
 PART NO. VCD-4866
 DATE 1933
 ACCESS TESTER PART I
 DEVELOPMENT DIVISION

Figure 7-57. Access Tester Card Logic - Sheet 1 of 2




CONTROL DATA		ACCESS TESTER PART 2	
DEV NO	REV	DEV NO	REV
19333	VCD-4866	B	B
DEVELOPMENT DIVISION		DATE	

Figure 7-57. Access Tester Card Logic - Sheet 2 of 2

NOTE:
⊕ OPEN

REPEAT SEEK (CYLINDER 4 TO CYLINDER 2)



1. INCREMENT REVERSE COUNTER CONTENT 11111101 → 11111110
2. " " " " 11111110 → 11111111
3. INCREMENT FORWARD " " 11111101 → 11111100
4. " " " " 11111100 → 11111101
5. DELIVER DIFFERENCE FROM FORWARD COUNTER TO DSU DIFFERENCE COUNTER.
- ⑥ Y902 RETRIGGERED BY Y905 EVERY 4μSEC UNTIL REVERSE COUNTER IS INCREMENTED TO ALL ONES.

6T175

Figure 7-58. Repeat Mode Timing

9. Set tester FWD switches to binary equivalent of the higher valid track desired during the seek. (Example: To select track 100, set FWD switches 64, 32, and 4 to 1. Set other switches to 0.)
10. Set tester REV switches to binary equivalent of the lower valid track desired during the seek. (Example: To select track 10, set REV switches 8 and 2 to 1. Set other switches to 0.)
11. Press tester ST switch.
12. The DSU should now seek forward to the track specified by the FWD switches, generate an On Cylinder signal, seek in reverse to the track specified by the REV switches, and generate an On Cylinder signal.
13. The activities of step 12 will continue until either the tester RT switch is pressed or the R/S switch is set to the S position (stop).
14. Set DSU DC switch to OFF before removing tester card from logic chassis.

Incremental Mode

To exercise a DSU in the incremental mode, perform the following procedure:

1. Set DSU logic chassis maintenance panel ON LINE/OFF LINE switch to OFF LINE and set DC switch to OFF.
2. Install access tester card in DSU logic chassis location C30.
3. Set DC switch to ON.
4. Install disk pack on DSU spindle.
5. Start spindle motor and allow brush cycle to end.
6. Press tester RT (return to zero) switch, S2. DSU should load heads and return to track 0.

NOTE

This procedure is written for a one-track incremental seek. Other, but not all, increments may be selected. Valid selected increments are restricted to those where the FWD switch 1 is set to 1 and the FWD switch 2 is set to 0.

Remaining FWD switches (4 through 256) may be set as desired. Settings other than the aforementioned will result in unpredictable seek activity.

7. Set tester FWD switch 1 to 1.
8. Set all other FWD and REV switches to 0.
9. Set tester IN/RP switch to IN position (incremental).
10. Set tester R/S switch to R position (run).
11. Press tester ST switch.
12. The DSU should now seek forward, one track at a time, until the forward limit is reached, at which time the logic chassis maintenance panel FAULT indicator lights (indicates seek error). To recover from the seek error, the DSU will automatically return to track 0 and again seek forward, one track at a time.
13. The activities of step 12 will continue until either the tester RT switch is pressed or the R/S switch is set to the S position (stop).
14. Set DSU DC switch to OFF before removing tester card from logic chassis.

Single Step

To exercise a DSU in either a repeat single step mode or an incremental single step mode, perform the following procedure:

1. Perform either the procedure for repeat mode operation or the procedure for incremental mode operation, except when the applicable procedure directs positioning of R/S switch, set it to S (instead of R).
2. Now, when the tester ST switch is pressed (step 12 of both procedures), the DSU will perform one seek operation and stop.
3. Press tester ST switch each time a seek operation is desired.

READ/WRITE TESTER CARD

The R/W tester card (P/N 54113701) is a special tool used optionally with some DSU's to perform off line maintenance procedures of Section 6. Figure 7-59 is the logic drawing for the card and is provided as an aid in using the tester.

OPERATION

The R/W tester card allows checkout and diagnosis of the read/write circuits in a DSU.

Write Operation (Figure 7-60)

To write on a DSU disk pack, perform the following procedure:

1. Set DSU logic chassis maintenance panel ON LINE/OFF LINE switch to OFF LINE and set DC switch to OFF.
2. Install R/W tester card in DSU logic chassis location C23.
3. Set DC switch to ON.


CAUTION

A CE disk pack contains specially recorded tracks of data. Extreme care must be taken so that this data is not modified. Read or write circuit diagnosis or testing should be done using an unrecorded disk pack or one containing expendable data (scratch pack).

4. Install a scratch pack on DSU spindle.
5. Start spindle motor and allow brush cycle to end.
6. Select desired data pattern to be written by setting tester switches as follows:

Desired pattern	1-0 switch (S1)	ONE switch (S2)
All "1's"	OFF	OFF
All "1's"	ON	OFF
All "0's"	ON	ON
Alternate "1's" and "0's"	OFF	ON

7. Set tester W (write), E (erase), and C-S (control select) switches to ON.



NOTES:
 ① OPEN.
 ② S1 AND S2 DETERMINE WRITE DATA PATTERN AS FOLLOWS:

S1	S2	PATTERN
OFF	OFF	ALL "1'S"
ON	OFF	ALL "1'S"
ON	ON	ALL "0'S"
OFF	ON	ALT "1'S" AND "0'S"

CONTROL DATA
 DEVELOPMENT DIVISION


READ / WRITE TESTER

FORM INVT 19333
 VCD - 4864
 SHEET 1

REV E

Figure 7-59. Read/Write Tester Card Logic

WRITE ALL ZEROS



6T176

Figure 7-60. Write Operation Timing - All Zeros

8. Set tester R (read) switch to OFF.
9. Position DSU heads to desired track. (Positioning may be manually, using access tester card, or central processor.)
10. Set tester binary switches (1 through 16) representing binary equivalent of desired head to the right. (Example: To select head 11, set switches 8, 2, and 1 to the right. Set switches 4 and 16 to the left.)
11. Set tester EN (enable) switch to ON.
12. When the leading edge of Index (Figure 7-60) is sensed, a 138 μ sec sync pattern of all "0's" is written. This is followed by a single data "1" sync bit and finally the pattern selected by switches S1 and S2 is written until the next leading edge of Index.

NOTE

The positions of the binary switches used to select a head may be changed during a write operation without affecting a read recovery.

13. The activity of step 12 will repeat until one of the following occurs:
 - If W, E, or C-S switch is set to OFF, the write operation will stop immediately.
 - If EN switch is set to OFF or a DSU not On Cylinder occurs, the write operation will stop with the next Index pulse.
14. Refer to Read Operation paragraph to recover written pattern.

Read Operation

The tester read recovery circuit is a simple discriminator designed to recover a pattern written during the above described Write Operation. The tester incorporates no checking logic, and pattern verification can be made only by monitoring the D (data) and C (clock) test jacks with an oscilloscope. Use the tester S (sync) test jack to trigger the oscilloscope. To read from a DSU disk pack, perform the following procedure:

NOTE

Following procedure assumes that tester was installed in DSU logic chassis to write a pattern, and now a read recovery of the pattern is to be performed.

1. Set tester W and E switches to OFF.
2. Set R and C-S switches to ON.
3. Set tester binary switches representing binary equivalent of desired head to the right. (Example: To select head 15, set switches 8, 4, 2, and 1 to the right. Set switch 16 to the left.)
4. Set Tester EN switch to ON.
5. When the leading edge of Index is sensed, tester generates Read Gate. Tester discriminator circuit then uses the 138- μ sec all "0's" pattern to get in sync. When single-shot N116 times out (noise blanking), the recovered data "1" sync bit sets the Sync FF, N121. Then follows recovered data and clock pulses which the tester separates for monitoring (inverted) at the D and C test jacks.
6. The activity of step 5 will continue until the R, C-S, or EN switch is set to OFF.
7. Set DSU DC switch to OFF before removing tester card from logic chassis.

Information for this section is included in BR 2A5
Disk Storage Unit, Pub. No. 70614800.

SECTION 8

PARTS DATA

SECTION 9

WIRE LISTS

WIRE LISTS

DESCRIPTION OF WIRE LISTS

LOGIC WIRE LIST

The following is an example of the logic wire list with an explanation of the columns.

TITLE LOGIC WIRE LIST					WL	SHEET NO.	DOCUMENT NO.	REV
WIRE IDENTIFICATION	COMMENT	ORIGIN	DESTINATION	Z LEVEL	REMARKS			
Y1201		C0711B	D1803A	1				
Y500		A1809B	A2002A	1				
Y503		A2008B	B1802B	1				
10026	GND	A1601A	A1610B	1				
10027	GND	A1610B	B1608B	2				
10028	P5V	B2809B	B2814B	1				
10029	RWT	D2311A	JA8107A	1				

General

Back panels are machine wired according to the following paragraphs. The wiring operation prepares the unit for a number of operational options. A wire is installed for each entry in the list even if the unit does not contain the logic card types or complement to make full use of these options.

Wire Identification/Comment

If the identifier begins with a letter, the signal on the wire originates at the listed logic term. A multiple output is indicated when a term is repeated on successive line entries. An additional digit at the end of the identifier denotes a second and different (generally a differential of the first) signal being originated by the term.


T023 - signal source is term T023

T0231 - last digit identifies a second and different signal being originated

If the identifier begins with a numeral, the signal on the wire generally originates at some point other than a logic term (switch, bus, test point, etc.). In this case, the adjacent Comment column provides a clarifying entry. A multiple output is indicated when the identifier is repeated on successive line entries.

Origin

This column locates the logic chassis wire wrap pin from which the identified wire originates.



If this column is preceded by the letter J, the origin is from one of the connectors above, below, or to either side of the area where the cards are installed. The locator (same as first four digits in this column) is etched alongside each connector.

Destination

This column locates the logic chassis wire wrap pin to which the identified wire is terminated. The location information provided for the Origin column is also applicable for this column.

Z Level

The Z level denotes the vertical separation which an installed wire has relative to the surface of the wire wrap pin board. This vertical separation is maintained at both ends of the installed wire when it is wrapped on the pins. Three vertical separation distances are possible. A numeral 1 in this column indicates the smallest separation. A 3 in the column indicates the largest separation. A level of 2 is the intermediate separation level.

NON-LOGIC WIRE LISTS

The following is an example of a non-logic wire list with an explanation of the columns.

CONTROL DATA				TITLE				WL	SHEET NO.	DOCUMENT NO.	REV
IDENTIFIER	WIRE SIZE	COLOR CODE	WIRE LENGTH	ORIGIN		DESTINATION		REMARKS			
				LOCATION	PIN NO.	LOCATION	PIN NO.				
1	12	0		FL1	1	CB2A	LINE				
2											
3	20	0		CB24	LINE	DS1	L				
4	12	3		FL1	2	CB2B	LINE				
5	12	5		FILTER CHASSIS	GND	TB5	10				
6	20	3		CB2B	LINE	DS1	R				
7	20	5		SHIELD		FILTER CHASSIS	GND				

- Conductor Ident. - Not applicable to field usage
- Wire Size - Size of conductor (AWG)
- Color Code - Color information
- Wire Length - Length of conductor in inches
- Origin - Origin point of conductor
- Destination - Destination point of conductor
- Remarks - Useful comments

Color Code

Solid colored wires are identified by a one digit number in this column. Multicolored wires are identified by a number having two or three digits. Each digit of the number identifies one of the colors. The code numbers are identified as follows:

0 - Black	2 - Red	4 - Yellow	6 - Blue	8 - Gray	S - Shield
1 - Brown	3 - Orange	5 - Green	7 - Violet	9 - White	

In multi-digit color codes, the first digit denotes base color and the remaining digits denote tracer colors.

TITLE LOGIC WIRE LIST				WL	SHEET NO. 1	DOCUMENT NO. VCD-7359	REV E
WIRE IDENTIFICATION	COMMENT	ORIGIN	DESTINATION	Z LEVEL	REMARKS		
A620		B2701B	B2801B	1			
A627		A2313A	A2913B	2			
A627		A2313A	A2709B	1			
A628		A2916B	B2803B	1			
A629		B2702B	C2117B	1			
A631		A2706B	B2802B	1			
A635		B2601B	D2106B	1			
A637		B2602B	D2107A	1			
A640		B2311A	B2908B	1			
A640		B2312A	B2909B	1			
A651		A2107B	A2314B	1			
A661		A2309B	C2115A	1			
A664		A2004A	A2308B	1			
A664		A2308B	B2302B	2			
A665		A2005B	A2307B	1			
A665		A2307B	B2303B	2			
A671		B2307B	C2113B	2			
A671		A2508B	B2307B	1			
A674		A2003A	B2310B	1			
A674		B2310B	C2112A	2			
A675		A2004B	B2306B	1			
A675		B2306B	C2111A	2			
A679		A2107A	A2315B	1			
A683		A2305B	B1803A	1			
A693		B1809A	B2312B	1			
A697		B2509B	B2806B	1			
A697		B2806B	C2107B	2			
I000		C1016A	D1711B	2			
I001		D0710B	D1710B	1			
I1000		D1608A	D1703B	1			
I1001		D1704A	D1803B	1			
I1002		D1513B	D1609A	1			
I1004		D1509A	D1606B	1			
I1005		D1507A	D1607B	1			
I1006		D1503B	D1604B	1			
I1007		D1504A	D1603B	1			
I1008		C0810A	D1702A	1			
I1008		C0807B	C0810A	2			
I1009		C0915B	D1703A	1			
I1010		C0811B	D1705B	1			
I1011		D0908A	D1704B	1			
I1013		D0908B	D1513A	1			

TITLE LOGIC WIRE LISTS				WL	SHEET NO. 2	DOCUMENT NO. VCD-7359	REV E
WIRE IDENTIFICATION	COMMENT	ORIGIN	DESTINATION	Z LEVEL	REMARKS		
I1014		C0807A	D1510B	1			
I1015		C0915A	D1511B	1			
I1017		C0909A	D1509B	1			
I1019		C0909B	D1507B	1			
I1021		C0905A	D1503A	1			
I1023		C0905B	D1504B	1			
I1025		D1709A	D1808A	1			
I1026		D1707A	D1812A	1			
I1027		D1811A	D1913B	1			
I1028		D1809A	D1910A	1			
I1029		D1806B	D1909A	1			
I1030		D1807B	D1907A	1			
I1031		D1612A	D1903B	1			
I1032		D1611A	D1904A	1			
I1034		C0914A	D1709B	1			
I1036		D0909B	D1707B	1			
I1038		D0907A	D1913A	1			
I1040		C0916A	D1911B	1			
				1			
I1042		C0908B	D1909B	1			
I1044		C0910A	D1907B	1			
I1046		C0904B	D1903A	1			
I1047		C0809B	D1905B	1			
I1048		C0906A	D1904B	1			
I1050		C0912B	D2008A	1			
I1051		D0910B	D2004B	1			
I1052		D0906A	D2009A	1			
I1053		C0917A	D2011A	1			
I1054		C0907B	D2006B	1			
I1055		D0911A	D2007B	1			
I1056		C0903B	D2012A	1			
I1057		D0912B	D2003B	1			
I1070		C0813B	D0905B	1			
I1071		C0911A	D1003A	1			
I1072		D0911B	D1003B	1			
I1073		C1012B	D0912A	1			
I1074		C1012A	D0901B	1			
I1075		C0907A	C1014B	1			
I1076		C0911B	C1013A	1			

TITLE LOGIC WIRE LISTS				WL	SHEET NO. 3	DOCUMENT NO. VCD-7359	REV H
WIRE IDENTIFICATION	COMMENT	ORIGIN	DESTINATION	Z LEVEL	REMARKS		
I1077		C0903A	C1016B	1			
I1078		C0902A	C1015B	1			
I1082		D1713A	D2005A	1			
I1101		C0714A	C0802A	1			
I1104		D1512B	D1705A	1			
I1104		D1506A	D1508A	2			
I1104		D1508A	D1511A	1			
I1104		D1511A	D1512B	2			
I1104		D0809B	D1702B	1			
I1104		D1702B	D1705A	2			
I1104		D1502B	D1506A	1			
I1104		D1502B	D1505A	2			
I1105		D0809A	D1708A	1			
I1105		D1902B	D1906A	1			
I1105		D1906A	D1908A	2			
I1105		D1908A	D1911A	1			
I1105		D1706A	D1912B	1			
I1105		D1706A	D1708A	2			
I1105		D1911A	D1912B	2			
I1105		D1902B	D1905A	2			
I1107		D1605A	D2010B	2			
I1107		D0806B	D1605A	1			
I1111		C0809A	D2009B	1			
I1112		B1004A	C0817A	1			
I1118		D1605B	D1805B	2			
I1118		C0816A	D1605B	1			
I1124		D0808B	D2010A	2			
I1125		C0815A	D1810A	1			
I1125		D1810A	D1811B	2			
I1126		A1811B	D0706A	1			
I1126		A1811B	D1710A	2			
I1126		C0814A	D1710A	1			
I1129		B1004A	C1017A	2			
I1129		C0816B	C1017A	1			
I1153		B2012B	C0803A	1			
I1155		C0806B	D1610B	1			
I1200		C0715B	D1611B	1			
I1200		D1611B	D1806A	2			
I1204		D0708B	D0805B	1			