

H O N E Y W ELL
(13) COMPUTER CONTROL DIVISION

## Instruction Manual

# $\mu$-PAC INTEGRATED CIRCUIT MODULES 

September 23, 1966

## Honeywell

(135) COMPUTER CONTROL DIVISION

COPYRIGHT 1966 by Honeywell Inc., Computer Control Division, Framingham, Massachusetts. Contents of this publication may not be reproduced in any form in whole or in part, without permission of the copy right owner. All rights reserved.

Printed in U.S.A.

TABLE OF CONTENTS
Paragraph Title Page
SECTION I
INTRODUCTION
1-1 Scope ..... 1-1
1-2 $\quad$-PAC Product Line ..... 1-1
1-3 Microcircuits ..... 1-4
l-4 $\quad \mu$-PAC Modules ..... 1-4
1-5 Auxiliary Equipment ..... 1-5
1-5. 1 $\mu$ BLOCs ..... 1-5
1-5.2 Power Supplies ..... 1-5
1-5.3 Jumper Lead Set ..... 1-6
1-5.4 Logic Symbol Stickers ..... 1-61-5.5$1-5.5$ Aces1-6Accessories1-6
Product Line Features ..... 1-6
SECTION II
PRODUCT LINE SPECIFICATIONS AND MICROCIRCUIT CHARACTERISTICS
2-1 Introduction ..... 2-1
2-2 General $\mu$-PAC Specifications ..... 2-1
2-2.1 Input Switching Thresholds ..... 2-1
2-2. 2 Output Logic Levels ..... 2-1
2-2.3 Frequency Range (DC to 5 MC ) ..... 2-1
2-2. 4 Temperature Range ..... 2-3
2-2.5 Power Supplies ..... 2-3
2-2.6 Loading Rules ..... 2-3
2-2.7 Current Requirements ..... 2-4
2-2.8 Worst Case Delays ..... 2-4
2-2.9 Typical Delay Characteristics ..... 2-4
2-2.10 Typical Waveform Characteristics ..... 2-8
2-3 NAND Gate F-01 and F-02 Characteristics ..... 2-9
2-3.1 Basic NAND Circuit ..... 2-9
2-3.2 F-01 and F-02 NAND Microcircuits ..... 2-9
2-3.3 Loading ..... 2-9
2-3.4 Fan-In Expansion Using Nodes ..... 2-9
2-3.5 Circuit Delay ..... 2-11
2-3.6 Load Resistors in Parallel ..... 2-11
2-3.7 Paralleling Outputs with One Load Resistor ..... 2-11
2-4 Type F-03 Power Amplifier Characteristics ..... 2-11
2-4.1 Input Loading ..... 2-11
2-4. 2 Output Drive Capability ..... 2-11

TABLE OF CONTENTS (Cont)
Paragraph Title Page
2-4.3 Circuit Delay ..... 2-12
2-5 Type F-04 Flip-Flop Characteristics ..... 2-12
2-5.1 Pulse Dodging ..... 2-12
2-5. 2 DC Operation ..... 2-14
2-5.3 Control Inputs Used to Steer Clock Pulses ..... 2-14
2-5. 4 Control Inputs Used as a Second Clock ..... 2-18
2-5. 5 Control Inputs Used Directly to Set or Reset ..... 2-18
2-5.6 Input Loading ..... 2-18
2-5.7 Output Drive Capability ..... 2-20
2-5.8 Circuit Delay ..... 2-20
2-5.9 Clock and Control Input Timing Requirements ..... 2-20
2-5.10 DC Input Timing Requirements ..... 2-20
2-5.11 Control Inputs ..... 2-20
2-5.12 Maximum Allowable Clock Skew ..... 2-20
SEC TION III
DESCRIPTIONS OF $\mu$-PAC MODULES AND EQUIPMENT
3-0 AS-330, Copper Clad PAC Kit ..... 3-0
3-1 BC-335, Counter PAC ..... 3-1
3-2 BC-336, Binary Counter PAC ..... 3-5
3-3 BC-337, Fast Carry Counter PAC ..... 3-11
3-4 BL-330, BL-331, BL-332, and BL-333, $\mu-\mathrm{BLOCs}$ ..... 3-17
3-5 BM-330, BM-335, and BM-337, $\mu$-BLOCs ..... 3-193-5ABP-330, Blank PAC3-22A
3-6 ..... 3-6
BR-335, Buffer Register PAC ..... 3-23
3-7 DC-335, Multi-Input NAND PAC ..... 3-29
3-7A DD-330, Display Driver PAC ..... 3-32A
3-8 DG-335, Selection Gate Type 1 PAC ..... 3-33
3-9 DG-336, Selection Gate Type 2 PAC ..... 3-37
3-10 DI-335, NAND Type l PAC ..... 3-43
3-11 DL-335, NAND Type 2 PAC ..... 3-47
3-12 DM-335, Delay Multivibrator PAC ..... 3-51
3-12A DM-335, Delay Multivibrator PAC (Ser. No. 1000 and beyond) ..... 3-58A
3-12B DM-336, Adjustable Delay Multivibrator PAC ..... 3-58L
3-13 DN-335, Expandable NAND PAC ..... 3-59
3-14 EO-335, Exclusive OR PAC ..... 3-63
3-15 FA-335, Gated Flip-Flop PAC ..... 3-67
3-16 FF-335, Basic Flip-Flop PAC ..... 3-75
3-17 JT-330, Taper Pin Jumper Lead Set ..... 3-81

TABLE OF CONTENTS (Cont)

| Paragraph | Title | Page |
| :---: | :---: | :---: |
| 3-17A | LC-335, Negative Logic Level Converter PAC | 3-82A |
| 3-18 | LD-330, Lamp Driver PAC | 3-83 |
| 3-18A | LD-331, High-Drive Lamp Driver PAC | 3-88A |
| 3-18B | LD-335, Negative Logic Level Driver PAC | 3-88G |
| 3-19 | MC-335, Master Clock PAC | 3-89 |
| 3-20 | MV-335, Multivibrator Clock PAC | 3-99 |
| 3-21 | OD-335, Octal/Decimal Decoder PAC | 3-107 |
| 3-22 | PA-335, Power Amplifier PAC | 3-117 |
| $3-22 \mathrm{~A}$ | PA-336, Power Amplifier PAC | 3-120A |
| 3-23 | PB-330 and PB-331, Plug-In Power Supplies | 3-121 |
| 3-23A | PM-330 and PM-331, Mounting Panels | 3-132A |
| 3-23B | PN-335, Non-Inverting Power Amplifier PAC | 3-132C |
| 3-24 | RP-330, Power Supply | 3-133 |
| 3-25 | SD-330, Solenoid Driver PAC | 3-141 |
| 3-25A | SR-335, Shift Register PAC | 3-146A |
| 3-26 | ST-335, Schmitt Trigger PAC | 3-147 |
| $3-26 \mathrm{~A}$ | ST-336, Adjustable Schmitt Trigger PAC | 3-158A |
| 3-27 | TG-335, Transfer Gate PAC | 3-159 |
| 3-27A | TP-330, Test Point PAC | 3-162A |
| 3-28 | UF-335, Universal Flip-Flop PAC | 3-163 |
| 3-28A | UI-110, Transistorized Unit Indicator | 3-168A |
| 3-28B | UI-330, Transistorized Unit Indicator | 3-168C |
| 3-29 | XD-335, Transmission Line Driver PAC | 3-169 |
| 3-29A | XD-336, Transmission Line Driver PAC | 3-176A |
| 3-30 | XP-330, Extender PAC | 3-177 |

## LIST OF ILLUSTRA TIONS

| Figure | Title | Page |
| :---: | :---: | :---: |
| 1-1 | Dimensions of Standard Microcircuit | 1-4 |
| 1-2 | Dimensions of Standard $\mu$-PAC | 1-5 |
| 2-1 | Switching Thresholds | 2-2 |
| 2-2 | Typical NAND Gate Circuit Delays (Sheet l of 3) | 2-5 |
| 2-2 | Typical NAND Gate Circuit Delays (Sheet 2 of 3) | 2-6 |
| 2-2 | Typical NAND Gate Circuit Delays (Sheet 3 of 3) | 2-7 |
| 2-3 | Typical $\mu$-PAC Waveforms | 2-8 |
| 2-4 | Basic NAND Gate Logic | 2-10 |
| 2-5 | Types F-01 and F-02 NAND Gate Equivalent Logic Symbols | 2-10 |
| 2-6 | Paralleled NAND Gates with Common Load Resistors | 2-10 |

## LIST OF ILLUSTRATIONS (Cont)

| Figure | Title | Page |
| :---: | :---: | :---: |
| 2-7 | Type F-03 Power Amplifier Equivalent Logic Symbol | 2-12 |
| 2-8 | Type F-04 Flip-Flop Logic Symbol and Equivalent Logic Circuit | 2-13 |
| 2-9 | Double-Rank Flip-Flop Pulse Dodging, Timing Diagram | 2-14 |
| 2-10 | DC Operation | 2-15 |
| 2-11 | Control Inputs Used to Gate Clock Pulses (Sheet 1 of 2) | 2-16 |
| 2-11 | Control Inputs Used to Gate Clock Pulses (Sheet 2 of 2) | 2-17 |
| 2-12 | Control Inputs Used As a Second Clock | 2-18 |
| 2-13 | Control Inputs Used Directly to Set or Reset | 2-19 |
| 2-14 | Flip-Flop Input Pulse Requirements | 2-21 |
| 2-15 | DC Set and Reset Input Signal Requirements | 2-21 |
| 2-16 | Timing Requirements for Control Inputs, Using Clock Triggering | 2-22 |
| 2-17 | Allowable Clock Skew, Logic and Timing | 2-22 |
| 3-0.1 | Copper Clad PAC Kit, Model AS-330, Dimensions | 3-0 |
| 3-1.1 | Counter PAC, Model BC-335, Schematic Diagram and Logic Symbol | 3-2 |
| 3-1.2 | Counter PAC, Model BC-335, Parts Location and Identification | 3-3 |
| 3-1.3 | Counter PAC, Model BC-335, Operation as a Frequency Driver | 3-4 |
| 3-1.1A | Counter PAC, Mode1 BC-335 (Ser. No. 979 and beyond), Schematic Diagram and Logic Symbol | 3-4A |
| 3-1.2A | Counter PAC, Model BC-335 (Ser. No. 979 and beyond) Parts Location and Identification | 3-4B |
| 3-2.1 | Binary Counter PAC, Model BC-336, Schematic Diagram and Logic Symbol | 3-7 |
| 3-2.2 | Binary Counter PAC, Model BC-336, Parts Location and Identification | 3-9 |
| 3-3.1 | Fast Carry Counter PAC, Model BC-337, Schematic Diagram and Logic Symbol | 3-13 |
| 3-3.2 | Fast Carry Counter PAC, Model BC-337, Parts Location and Identification | 3-15 |
| 3-3.3 | Fast Carry Counter PAC, Model BC-337, Jumper Connections for Binary Counting | 3-16 |
| 3-3.4 | Fast Carry Counter PAC, Model BC-337, Jumper Connections for BCD Counting | 3-16 |
| 3-3.1A | Fast Carry Counter PAC, Model BC-337 (Ser. No. 800 and beyond), Schematic Diagram and Logic Symbol | 3-16A |
| 3-3.2A | Fast Carry Counter PAC, Model BC-337 (Ser. No. 800 and beyond), Parts Location and Identification | 3-16C |
| 3-4.1 | Mechanical Arrangement of BL-330 | 3-18A |

## LIST OF ILLUSTRATIONS (Cont)

| Figure | Title | Page |
| :---: | :---: | :---: |
| 3-5.1 | $\mu$-BLOC, Model BM-337, with Adapter Panel | 3-21 |
| 3-5A.1 | Blank PAC, Model BP-330 | 3-22A |
| 3-6.1 | Buffer Register PAC, Model BR-335, Schematic Diagram and Logic Symbol | 3-25 |
| 3-6.2 | Buffer Register PAC, Model BR-335, Parts Location and Identification | 3-27 |
| 3-6.3 | Buffer Register PAC, Model BR-335, Shift Register Operation | 3-28 |
| 3-6.4 | Buffer Register PAC, Model BR-335, Parallel Information Drop-In | 3-28 |
| 3-6.1A | Buffer Register PAC, Model BR-335 (Ser. No. 1186 and beyond), Schematic Diagram and Logic Symbol | 3-28A |
| 3-6.2A | Buffer Register PAC, Model BR-335 (Ser. No. 1186 and beyond), Parts Location and Identification | 3-28C |
| 3-7.1 | Multi-Input NAND PAC, Model DC-335, Schematic Diagram and Logic Symbol | 3-30 |
| 3-7.2 | Multi-Input NAND PAC, Model DC-335, Parts Location and Identification | 3-31 |
| 3-7.3 | Multi-Input NAND PAC, Model DC-335, Expansion of Gate Inputs | 3-32 |
| 3-7A.1 | Display Driver PAC, Model DD-330, Schematic Diagram and Logic Symbol | 3-32C |
| 3-7A. 2 | Display Driver PAC, Model DD-330, Parts Location and Identification (Sheet 1 of 2) | $3-32 \mathrm{E}$ |
| 3-7A. 2 | Display Driver PAC, Model DD-330, Parts Location and Identification (Sheet 2 of 2) | $3-32 \mathrm{~F}$ |
| 3-8.1 | Selection Gate Type 1 PAC, Model DG-335, Schematic Diagram and Logic Symbol | 3-34 |
| 3-8.2 | Selection Gate Type 1 PAC, Model DG-335, Parts Location and Identification | 3-35 |
| 3-8.3 | Selection Gate Type 1 PAC, Model DG-335, Logic of Gate Structure | 3-36 |
| 3-8.4 | Selection Gate Type 1 PAC, Model DG-335, Paralleling Gate Structure | 3-36 |
| 3-9.1 | Selection Gate Type 2 PAC, Model DG-336, Schematic Diagram and Logic Symbol | 3-38 |
| 3-9.2 | Selection Gate Type 2 PAC, Model DG-336, Parts Location and Identification | 3-39 |
| 3-9.3 | Selection Gate Type 2 PAC, Model DG-336, Logic of Gate Structure | 3-40 |
| 3-9.4 | Selection Gate Type 2 PAC, Model DG-336, Paralleling Gate Structure | 3-41 |
| 3-10.1 | NAND Type 1 PAC, Model DI-355, Schematic Diagram and Logic Symbol | 3-44 |
| 3-10.2 | NAND Type 1 PAC, Model DI-335, Parts Location and Identification | 3-45 |
| 3-10.3 | NAND Type 1 PAC, Model DI-335, Gates Used in Parallel | 3-46 |

## LIST OF ILLUSTRATIONS (Cont)

| Figure | Title | Page |
| :---: | :---: | :---: |
| 3-11.1 | NAND Type 2 PAC, Model DL-335, Schematic Diagram and Logic Symbol | 3-48 |
| 3-11.2 | NAND Type 2 PAC, Model DL-335, Parts Location and Identification | 3-49 |
| 3-11.3 | NAND Type 2 PAC, Model DL-335, Gates Used in Parallel | 3-50 |
| 3-12.1 | Delay Multivibrator PAC, Model DM-335, Schematic Diagram and Logic Symbol (Ser. No. 1 through 999) | 3-53 |
| 3-12.2 | Delay Multivibrator PAC, Model DM-335, Parts Location and Identification | 3-55 |
| 3-12.3 | Timing of the Delay Multivibrator PAC, Model DM-335 | 3-57 |
| 3-12.4 | Delay Multivibrator PAC, Model DM-335, Delayed Pulse Generator | 3-58 |
| 3-12A.1 | Delay Multivibrator PAC, Model DM-335, Schematic Diagram and Logic Symbol | $3-58 \mathrm{E}$ |
| 3-12A. 2 | Delay Multivibrator PAC, Model DM-335, Parts Location and Identification | 3-58G |
| 3-12A. 3 | Timing of the Delay Multivibrator PAC, Model DM-335 | 3-58J |
| 3-12A. 4 | Delay Multivibrator PAC, Model DM-335, Delayed Pulse Generator (Ser. No. 1000 and beyond) | 3-58K |
| 3-12B.1 | Adjustable Delay Multivibrator PAC, Model DM-336, Schematic Diagram and Logic Symbol | $3-58 \mathrm{~N}$ |
| 3-12B. 2 | Adjustable Delay Multivibrator PAC, Model DM-336, Parts Location and Identification (Sheet l) | $3-58 Q$ |
| 3-12B. 2 | Adjustable Delay Multivibrator PAC, Model DM-336, Parts Location and Identification (Sheet 2) | 3-58R |
| 3-12B. 3 | Timing of the Delay Multivibrator PAC, Model DM-336 | 3-58S |
| 3-12B. 4 | Delay Multivibrator PAC, Model DM-336, Delayed Pulse Generator | 3-58T |
| 3-13.1 | Expandable NAND PAC, Model DN-335, Schematic Diagram and Logic Symbol | 3-60 |
| 3-13.2 | Expandable NAND PAC, Model DN-335, Parts Location and Identification | 3-61 |
| 3-13.3 | Gates Used in Parallel | 3-62 |
| 3-14.1 | Exclusive OR PAC, Model EO-335, Schematic Diagram and Logic Symbol | 3-64 |
| 3-14.2 | Exclusive OR PAC, Model EO-335, Parts Location and Identification | 3-65 |
| 3-14.3 | Logic of EO-335 Gate Structure | 3-66 |
| 3-14.4 | Exclusive OR and Equality Functions | 3-66 |
| 3-15.1 | Gated Flip-Flop PAC, Model FA-335, Schematic Diagram and Logic Symbol | 3-69 |
| 3-15.2 | Gated Flip-Flop PAC, Model FA-335, Parts Location and Identification | 3-71 |
| 3-15.3 | Gated Flip-Flop PAC, Model FA-335, Counter Operation | 3-72 |
| 3-15.4 | Gated Flip-Flop PAC, Model FA-335, Shift Register Operation | 3-73 |

## LIST OF ILLUSTRATIONS (Cont)

| Figure | Title | Page |
| :---: | :---: | :---: |
| 3-15.5 | ```Gated Flip-Flop PAC, Model FA-335, Parallel Information Drop-In``` | 3-73 |
| 3-15.1A | Gated Flip-Flop PAC, Model FA-335 (Ser. No. 831 and beyond), Schematic Diagram and Logic Symbol | 3-74A |
| 3-15.2A | Gated Flip-Flop PAC, Model FA-335 (Ser. No. 831 and beyond), Parts Location and Identification | $3-74 B$ |
| 3-16.1 | Basic Flip-Flop PAC, Model FF-335, Schematic Diagram and Logic Symbol | 3-76 |
| 3-16.2 | Basic Flip-Flop PAC, Model FF-335, Parts Location and Identification | 3-77 |
| 3-16.3 | Basic Flip-Flop PAC, Model FF-335, Logic Operation | 3-78 |
| 3-16.4 | Basic Flip-Flop PAC, Model FF-335, Input and Output Logic | 3-79 |
| 3-17A.1 | Negative Logic Level Converter PAC, Model LC-335, Schematic Diagram and Logic Symbol | 3-82C |
| 3-17A. 2 | Negative Logic Level Converter PAC, Model LC-335, Parts Location and Identification | 3-82E |
| 3-18.1 | Lamp Driver PAC, Model LD-330, Schematic Diagram and Logic Symbol | 3-85 |
| 3-18.2 | Lamp Driver PAC, Model LD-330, Parts Location and Identification | 3-87 |
| 3-18.3 | Lamp Driver PAC, Model LD-330, Driving a Remote Lamp | 3-88 |
| 3-18A.1 | High-Drive Lamp Driver PAC, Model LD-331, Schematic Diagram and Logic Symbol | 3-88C |
| 3-18A. 2 | High-Drive Lamp Driver PAC, Model LD-331, Parts Location and Identification | 3-88E |
| 3-18B.1 | Negative Logic Level Driver PAC, Model LD-335, Schematic Diagram and Logic Symbol | $3-88 \mathrm{~J}$ |
| 3-18B. 2 | Negative Logic Level Driver PAC, Model LD-335, Parts Location and Identification | 3-88L |
| 3-19.1 | Master Clock PAC, Model MC-335, Schematic Diagram and Logic Symbol | 3-93 |
| 3-19.2 | Master Clock PAC, Model MC-335, Parts Location and Identification (Sheet 1 of 2) | 3-95 |
| 3-19.2 | Master Clock PAC, Model MC-335, Parts Location and Identification (Sheet 2 of 2) | 3-96 |
| 3-19.3 | Master Clock PAC, Model MC-335, Synchronous Clock Control | 3-97 |
| 3-20.1 | Multivibrator Clock PAC, Model MV-335, Schematic Diagram and Logic Symbol | 3-101 |
| 3-20.2 | Multivibrator Clock PAC, Model MV-335, Parts Location and Identification (Sheet 1 of 2) | 3-103 |
| 3-20.2 | Multivibrator Clock PAC, Mode1 MV-335, Parts Location and Identification (Sheet 2 of 2) | 3-104 |
| 3-21.1 | Octal/Decimal Decoder PAC, Model OD-335, Schematic Diagram and Logic Symbol | 3-111 |
| 3-21.2 | Octal/Decimal Decoder PAC, Model OD-335, Parts Location and Identification | 3-113 |

## LIST OF ILLUSTRATIONS (Cont)

| Figure | Title | Page |
| :---: | :---: | :---: |
| 3-21.3 | Octal/Decimal Decoder PAC, Model OD-335, Multioctal Matrices | 3-114 |
| 3-21.4 | Octal/Decimal Decoder PAC, Model OD-335, BCD-to-Decimal Decoder | 3-115 |
| 3-22.1 | Power Amplifier PAC, Model PA-335, Schematic Diagram and Logic Symbol | 3-118 |
| 3-22.2 | Power Amplifier PAC, Model PA-335, Parts Location and Identification | 3-119 |
| 3-22A. 1 | Power Amplifier PAC, Model PA-336, Schematic Diagram and Logic Symbol | 3-120B |
| 3-22A. 2 | Power Amplifier PAC, Model PA-336, Parts Location and Identification | 3-120C |
| 3-23.1 | Plug-In Power Supply, Model PB-330 | 3-123 |
| 3-23.2 | Plug-In Power Supply, Model PB-3.31 | 3-124 |
| 3-23.3 | Plug-In Power Supply, Model PB-330, Schematic Diagram | 3-125 |
| 3-23.4 | Plug-In Power Supply, Model PB-331, Schematic Diagram | 3-127 |
| 3-23A.1 | $\mu-\mathrm{BLOC}$ and Mounting Panel Assembly | 3-132B |
| 3-23B.1 | Non-Inverting Power Amplifier PAC, Model PN-335, Schematic Diagram and Logic Symbol | 3-132D |
| 3-23B. 2 | Non-Inverting Power Amplifier PAC, Model PN-335, Parts Location and Identification | 3-132E |
| 3-24.1 | Power Supply, Model R P-330 | 3-134 |
| 3-24.2 | Power Supply, Model RP-330, Schematic Diagram | 3-135 |
| 3-25.1 | Solenoid Driver PAC, Model SD-330, Schematic Diagram and Logic Symbol | 3-143 |
| 3-25.2 | Solenoid Driver PAC, Model SD-330, Parts Location and Identification | 3-144 |
| 3-25.3 | Solenoid Driver PAC, Model SD-330, Driving a Solenoid Coil | 3-145 |
| 3-25A. 1 | Shift Register PAC, Model SR-335, Schematic Diagram and Logic Symbol | 3-146C |
| 3-25A. 2 | Shift Register PAC, Model SR-335, Parts Location and Identification | 3-146E |
| 3-26.1 | Schmitt Trigger PAC, Model ST-335, Schematic Diagram and Logic Symbol | 3-149 |
| 3-26. 2 | Schmitt Trigger PAC, Model ST-335, Parts Location and Identification (Sheet 1 of 2) | 3-151 |
| 3-26. 2 | Schmitt Trigger PAC, Model ST-335, Parts Location and Identification (Sheet 2 of 2) | 3-152 |
| 3-26. 3 | Schmitt Trigger PAC, Model ST-335, Typical Waveforms | 3-153 |
| 3-26.4 | Schmitt Trigger PAC, Model ST-335, Graph I | 3-155 |
| 3-26.5 | Schmitt Trigger PAC, Model ST-335, Graph II | 3-156 |
| 3-26.6 | Schmitt Trigger PAC, Model ST-335, Shifting Input Signal Network | 3-158 |
| 3-26A. 1 | Adjustable Schmitt Trigger PAC, Model ST-336, Schematic Diagram and Logic Symbol | 3-158C |

## LIST OF ILLUSTRATIONS (Cont)

| Figure | Title | Page |
| :---: | :---: | :---: |
| 3-26A. 2 | Adjustable Schmitt Trigger PAC, Model ST-336, Parts Location and Identification | 3-158E |
| 3-26A. 3 | Adjustable Schmitt Trigger PAC, Model ST-336, Typical Waveforms | 3-158F |
| 3-26A. 4 | Adjustable Schmitt Trigger PAC, Model ST-336, Shifting Input Signal Network | 3-158G |
| 3-27.1 | Transfer Gate PAC, Model TG-335, Schematic Diagram and Logic Symbol | 3-160 |
| 3-27.2 | Transfer Gate PAC, Model TG-335, Parts Location and Identification | 3-161 |
| 3-27.3 | Transfer Gate PAC, Model TG-335, Gate Structure Logic | 3-162 |
| 3-27.4 | Transfer Gate PAC, Model TG-335, Controlling Transfer of Three Signals | 3-162 |
| 3-27A. 1 | Test Point PAC, Model TP-330 | 3-162A |
| 3-28.1 | Universal Flip-Flop PAC, Model UF-335, Schematic Diagram and Logic Symbol | 3-165 |
| 3-28.2 | Universal Flip-Flop PAC, Model UF-335, Parts Location and Identification | 3-166 |
| 3-28.1A | Universal Flip-Flop PAC, Model UF-335 (Ser. No. 825 and beyond), Schematic Diagram and Logic Symbol | 3-166A |
| 3-28.2A | Universal Flip-Flop PAC, Model UF-335 (Ser. No. 825 and beyond), Parts Location and Identification | 3-166C |
| 3-28.3 | Universal Flip-Flop PAC, Model UF-335, Counter Operation | 3-167 |
| 3-28.4 | Universal Flip-Flop PAC, Model UF-335, Three-Stage Instantaneous Carry Operation | 3-168 |
| 3-28.5 | Universal Flip-Flop PAC, Model UF-335, Shift Register Operation | 3-168 |
| 3-28.6 | Universal Flip-Flop PAC, Model UF-335, Parallel Information Drop-In | 3-168 |
| 3-28A. 1 | Transistorized Unit Indicator, Model UI-110 | 3-168B |
| 3-28B. 1 | Transistorized Unit Indicator, Model UI-330 | 3-168D |
| 3-29.1 | Transmission Line Driver PAC, Model XD-335, Schematic Diagram and Logic Symbol | 3-172 |
| 3-29.2 | Transmission Line Driver PAC, Model XD-335, Parts Location and Identification | 3-173 |
| 3-29.3 | Transmission Line Driver PAC, Model XD-335, Line Termination at the Driving End with Matched Impedance | 3-174 |
| 3-29.4 | Transmission Line Driver PAC, Model XD-335, Transmission Line Waveform Characteristics | 3-175 |
| 3-29.5 | Transmission Line Driver PAC, Model XD-335, Line Terminated with Matched Impedance | 3-176 |
| 3-29A. 1 | Transmission Line Driver PAC, Model XD-336, Schematic Diagram and Logic Symbol | 3-176C |
| 3-29A. 2 | Transmission Line Driver, Model XD-336, Parts Location and Identification | 3-176D |

## LIST OF ILLUSTRATIONS (Cont)

| Figure | Title | Page |
| :---: | :---: | :---: |
| 3-29A. 3 | Transmission Line Driver PAC, Model XD-336, Line Termination at the Driving End with Matched Impedance | 3-176E |
| 3-29A. 4 | Transmission Line Driver PAC, Model XD-336, Transmission Line Waveform Characteristics | 3-176F |
| 3-30.1 | Extender PAC, Model XP-330 | $3-177$ |
| LIST OF TABLES |  |  |
| Table | Title | Page |
| 1-1 | Product Line Summary (Modules) | 1-1 |
| 1-2 | Product Line Summary (Auxiliary Equipment) | 1-3 |
| 3-4.1 | BL-Series $\mu$ - BLOC Characteristics | 3-17 |
| 3-5.1 | BM-Series $\mu$-BLOC Characteristics | 3-19 |
| 3-12.1 | Connections for Internally Provided Pulse Widths | 3-52 |
| 3-12A.1 | Connections for Internally Provided Pulse Widths (DM-335) | 3-58B |
| 3-12.1A | Connections for Internally Provided Pulse Widths (DM-336) | $3-58 \mathrm{M}$ |
| 3-17.1 | Jumper Lead Set | 3-81 |
| 3-17A.1 | Logic Truth Table | 3-82A |
| 3-17A. 2 | Voltage Truth Table | 3-82A |
| 3-18.1 | Truth Table | 3-83 |
| 3-19.1 | Pulse Widths with Replacement Capacitors (MC-335) | 3-89 |
| 3-20.1 | Frequency Ranges with Replacement Capacitors | 3-105 |
| 3-20.2 | Pulse Widths with Replacement Capacitors (MV-335) | 3-105 |
| 3-23.1 | Transformer Primary Connections for Different Input Voltages | 3-121 |
| 3-23.2 | Plug-In Power Supply, Model PB-330, Parts List | 3-129 |
| 3-23.3 | Plug-In Power Supply, Model PB-331, Parts List | 3-131 |
| 3-24.1 | Transformer Primary Connections for Alternate Input Voltage and Frequency | 3-134 |
| 3-24.2 | Transformer Secondary Connections for Alternate Frequency | 3-134 |
| 3-24.3 | Power Supply, Model R P-330, Parts List | 3-137 |
| 3-25.1 | Truth Table | 3-142 |
| 3-26.1 | Typical Input Variations | 3-153 |

## PREFACE

## MANUAL REVISION

To ensure continued usefulness of this manual, each revised page of technical material (text, schematic, photo assembly, and parts list) is identified with the date of revision. A revision bar is also provided to facilitate the location of the change. Undated pages are unchanged pages of the original issue ( $8 / 1 / 65$ ).

## COMPONENT REPLACEMENT

Some components supplied in the equipment have slightly different specifications than more readily available commercial equivalents. All parts manufactured by or specifically for Computer Control should be ordered directly from Computer Control. These parts are assigned a 3C 9-digit part number only. In cases where the supplied components are interchangeable, the type numbers of the commercial equivalents are listed in the parts list.

## SECTION I

## IN TR ODUCTION

## 1-1 <br> SCOPE

This instruction manual provides complete descriptive and reference material for the $\mu$-PAC digital modules and auxiliary equipment of Computer Control. The manual is divided into three sections. Section I contains a general description of the equipment, capabilities and design of the module line. Section II contains the product line specification and detailed descriptions of the basic logic circuits. Section III contains specific information on each $\mu$-PAC product, including specifications and applications data.

## 1-2 $\quad$-PAC PRODUCT LINE

$\mu$-PAC is a complete product line of logic modules (PACs), mounting assemblies (BLOCs), power supplies, and other supporting equipment that together provide a complete capability for the design and fabrication of computers and data processing systems. A list of the products appears in Tables 1-1 and l-2.

While incorporating the reliability and economic advantages of integrated circuits, the $\mu$-PAC product line retains the versatile logic flexibility of S-PAC, a product line of Computer Control that has received wide customer acceptance.

The $\mu$-PACs are compact, functionally efficient modules using standard types of integrated circuits interconnected on an etched board. This approach simplifies design and allows more logic to be included on each PAC. Some special-purpose PACs of moderate or low usage are hybrid in construction, being composed of integrated circuits and discrete components. All PACs use static logic, and in general have an operating frequency range between dc and 5 mc .

Table 1-1.
Product Line Summary (Modules)

| Functional Type <br> and Color Code | Model No. | PAC Type | Contents |
| :--- | :--- | :--- | :--- |
| PACs with Independent <br> Gates (Red) | DC-335 | Multi-Input NAND | Four 3-input diode clusters; <br> Two 6-input NAND gates with <br> nodes |
|  | DI-335 | NAND type 1 | Eight 2-input NAND gates; <br> Two 2-input NAND gates with <br> separate load circuits |
|  | DL-335 | NAND type 2 | Four 4-input NAND gates; <br> Two 4-input NAND gates with <br> separate load circuits |

Table 1-1. (Cont)
Product Line Summary (Modules)

| Functional Type and Color Code | Model No. | PAC Type | Contents |
| :---: | :---: | :---: | :---: |
| PACs with Independent Gates (Cont) (Red) | DN-335 | Expandable NAND | Four 3-input NAND gates with nodes; <br> Two 3-input NAND gates with nodes and separate load circuits |
| PACs with Independent Flip-Flops (Blue) | BC-335 | Counter | Six flip-flops for binary counting or complementing operations |
|  | BR-335 | Buffer register | Six flip-flops with prewired common clock and common reset |
|  | FA-335 | Gated flip-flop | Four flip-flops with independent dc, clock and control inputs. A prewired common reset is also provided |
|  | FF-335 | Basic flip-flop | Eight flip-flops with dc input gating |
|  | FF-335 | Basic flip-flop | Eight flip-flops with dc input gating |
|  | SR-335 | Shift register | Eight to 16-bit shift register |
|  | UF-335 | Universal flip-flop | Three flip-flops with multiple clocked and dc inputs |
| $\begin{aligned} & \text { Functional } \\ & \text { Gating PACs } \\ & \text { (Purple) } \end{aligned}$ | DG-335 | Selection gate type 1 | Four selection gate structures each having three 2 -input selection gates |
|  | DG-336 | Selection gate type 2 | Two selection gate structures. One has four 3-input gates; the other has four 4-input selection gates |
|  | EO-335 | Exclusive OR | Five exclusive OR gate structures and a single-input NAND circuit |
|  | OD-335 | Octal/Decimal decoder | One prewired binary-to-octal decoder plus two independent NAND gates for expanding the matrix for BCD-to-decimal conversion |
|  | TG-335 | Transfer gate | Four transfer gate structures each having a common input |
| $\begin{aligned} & \text { Functional Flip-Flop } \\ & \text { PACs (Blue) } \end{aligned}$ | BC-336 | Binary counter | Eight to 20 flip-flops prewired for binary counting |
|  | BC-337 | Fast carry counter | Eight flip-flops for BCD or binary counting |
| Power Amplifier PACs (Green) | PA-335 | Power amplifier | Six 3-input inverting amplifiers |
|  | PN-335 | Non-inverting power amplifier | Six 3-input non-inverting power amplifiers |
| Delay Multivibrator PAC (Yellow) | DM-335 | Delay multivibrator | Two monostable multivibrators with step-adjustable pulse widths |

Table 1-1. (Cont)
Product Line Summary (Modules)

| Functional Type and Color Code | Model No. | PAC Type | Contents |
| :---: | :---: | :---: | :---: |
| Delay Multivibrator PAC (Yellow) (Cont) | DM-336 | Adjustable delay multivibrator | Two monostable multivibrators with continuously adjustable pulse width |
| Clock PACs (Yellow) | MC-335 | Master clock | One crystal-controlled clock with variable pulse shaper output |
|  | MV-335 | Multivibrator clock | One free-running multivibrator with adjustable frequency and pulse widths and also synchronous start/stop capability |
| Input/Output PACs (Orange) | DD-330 | Display driver | BCD-to-decimal converter, <br> 10 lamp-driver circuits |
|  | LC-335 | Negative logic level converter | Ten converter circuits |
|  | LD-330 | Lamp driver | Twelve lamp driver circuits |
|  | LD-331 | High-drive lamp driver | Eight lamp driver circuits |
|  | LD-335 | Negative logic level driver | Eight converter circuits |
|  | SD-330 | Solenoid driver | Three 2-input solenoid driver circuits plus an additional gate |
|  | ST-335 | Schmitt trigger | Two Schmitt trigger circuits |
|  | ST-336 | Adjustable Schmitt trigger | Two Schmitt trigger circuits with adjustable threshold and sensitivity |
|  | XD-335 | Transmission line driver | Six 2-input transmission line drivers |
|  | XD-336 | Transmission line driver | Six 2-input transmission line drivers |
| Special Purpose <br> PACs (Black) | AS-330 | Copper clad PAC kit | Unetched card with separate handle |
|  | BP-330 | Blank PAC | Blank PAC with etched power lines |
|  | TP-330 | Test Point PAC | For access to $\mu$-BLOC connector pins from $\mu$-PAC side |
|  | XP-330 | Extender PAC | Used for access to $\mu-$ PAC in operation |

Table 1-2.
Product Line Summary (Auxiliary Equipment)

| General Type | Model No. | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Power Supplies | PB-330 | Regulated supply rated for 2.5 amp at +6 v and 0.25 amp at -6 v |  |  |
|  | PB-331 | Regulated supply rated for 10 amp at +6 v and 1 amp at -6 v |  |  |
|  | R P-330 | Regulated supply rated for 25 amp at +6 v and 2.5 amp at -6 v |  |  |
| BLOCs | BL-330 | Connector Type | $\mu$-PAC Capacity | Provisions for Power Supply |
|  |  | Solderless wrap | 96 | PB-331 |
|  | BL-331 | Taper pin | 48 | PB-331 |
|  | BL-332 | Solderless wrap | 144 | None |
|  | BL-333 | Taper pin | 72 | None |
|  | BM-330 | Solderless wrap | 24 | PB-330 |
|  | BM-335 | Taper pin | 24 | PB-330 |
|  | BM-337 | Taper pin | 36 | None |
| Indicators | UI-110 | Transistorized unit indicator |  |  |
|  | UI-330 | Transistorized unit indicator |  |  |
| Mounting panels | PM-330 | Mounting panel for use with BM-335 and BM-337BLOCs |  |  |
|  | PM-331 | Mounting panel for use with BM-330 $\mu$ - BLOC |  |  |
| Jumper lead set | JT-330 | Assorted taper pin jumper leads |  |  |

## 1-3

## MICROCIR CUI TS

The monolithic integrated circuits are packaged in standard 14-lead $1 / 8 \mathrm{in}$. by 1/4 in. flat packs. (See Figure l-1.) Up to 22 flat packs can be soldered to the etched wiring of a single $\mu$-PAC card for high-density logic. Resistance soldering methods enable simple replacement of components. Production techniques proven by major integrated circuit manufacturers and Computer Control Company's own facility guarantee quality control and environmental stability consistent with military standards. At present the $\mu$-PAC line employs four standard microcircuit types:
a. F-01, dual NAND gate, two 3-input gates with input nodes
b. F-02, quad NAND gate, four 2-input gates
c. F-03, power amplifier, two 3-input power gates
d. F-04, flip-flop, one J-K flip-flop

Detailed microcircuit descriptions appear in Section II.


Figure 1-1. Dimensions of Standard Microcircuit
$\mu$-PAC MODULES
The $\mu$-PAC modules contain integrated circuit assemblies and some discrete hybrid combinations mounted on glass-impregnated epoxy cards with l-ounce copper-clad printed circuits. Dimensions are shown in Figure 1-2. The PAC type is clearly indicated on the molded nylon handle by model number. Color coding on the handle indicates functional type (see Table l-1). All PACs feature gold-plated etched fingers to guarantee reliable electrical contact with a 34 -pin polarized connector.

1-5.1 $\mu$ BLOCs
Several types of $\mu-$ BLOCs are available for $\mu$-PAC installation flexibility. All models use the same basic structure, but differ in dimensions, number of $\mu-\mathrm{PAC}$ connectors, power supply provisions, and the use of taper-pin or solderless-wrap connectors.

The BL-series is directly mountable in standard 19-inch rack panels. BM-335 and BM-337 BLOCs can be adapted to mount in a l9-inch rack by using a mounting panel. If desired, this panel can then be used as a control panel. The BM-335 and BM-337 BLOCs can also be coupled for side-by-side mounting in a l9-inch rack.


Figure 1-2. Dimensions of a Standard $\mu$-PAC
Solderless-wrap or taper-pin connectors are mounted in BLOCs with ground and power prewired. The connector plane is easily removable for convenient wiring.

Mounting ears are detachable and allow front or back mounting of the connector plane.

Built-in cooling units are contained in each BLOC. When two BL-series BLOCs are used together, the fans can be utilized in a push-pull manner.

1-5.2 Power Supplies
Plug-in Power Supplies, Models PB-330 and PB-331, are integrally packaged units that can be mounted directly into BLOCs. PB-330 mounts in BM BLOCs; PB-331 mounts into BL BLOCs. They supply current at both $\mu-\mathrm{PAC}$ voltage levels, +6 v and -6 v , and are designed to drive all modules contained in their respective BLOCs. By making the necessary internal connections, these supplies can accommodate input voltages of 115 or 220 v ac at standard input frequencies of 50,60 and 400 cps .

Front panels include the following features: on/off switch, power on indicator, three fuses, and voltage adjustment potentiometers.

1-5.3 Jumper Lead Set
Jumper Lead Set, Model JT-330, provides an assortment of taper-pin connectors in a variety of lead lengths and colors for system wiring of taper pin $\mu$-BLOCs.

## 1-5.4 Logic Symbol Stickers

To aid in the use of $\mu$-PACs, individual sheets of logic symbol stickers are available for all PAC types. The stickers are printed on precut sections of transparent mylar for direct application to a reproducible drawing base. The stickers simplify system logic design and generation of wire lists, and minimize drafting requirements for final engineering drawings. The logic symbol, pin numbers, and logic function are printed directly on each sticker. In addition, space is provided for designating the physical location of the PAC in the $\mu-\mathrm{BLOC}$.

## 1-5.5 Accessories

$\mu-$ PAC accessories include the Model XP-330 Extender PAC, automatic wire-wrap kits, wire-wrap and taper-pin wiring tools, and a module extractor.

## 1-6 PRODUCT LINE FEATURES

The integrated circuit designs were developed at Computer Control Company to meet the specific needs of a versatile 5-megacycle product line. Emphasis in design was on reliable systems operation and on efficient interconnection of logic functions. Types of logic circuits suitable for fabrication in monolithic form were investigated; certain types, including resistance-coupled transistors, transistor-coupled transistors, diode-coupled emitter followers, and transistor-coupled emitter followers, operated in very high speed systems but at a sacrifice in ease of logical or electrical interconnection. Their stability in a noisy system environment often proved to be marginal. These factors led to the selection of DTL, or diode gating followed by an inverting saturated transistor, as the basic $\mu-$ PAC gating element. DTL logic combines a high immunity to noise with an operating speed in excess of 5 mc . On critical inputs, such as clock inputs to the flip-flop, $\mu$-PAC noise thresholds compare favorably with discrete component circuitry. Other inherent features of DTL, such as input gate expansion and output cascading, have been exploited in the design.

Several features not normally a vailable in integrated circuit products have been included. Power amplifiers employ a technique for switching to an idling mode when the output is short-circuited. The unique flip-flop circuit has negligible set-up time, low dc input loading, low transient input loading, a short clock pulse-width requirement, J-K and R-S operation, dc control independent of clock input level, and a highly versatile input gating structure.

Design and specification of the equipment are conservative. For example, the flipflop will toggle at rates greater than 10 mc under moderate loading conditions, but this capability is not logically useful except in limited applications. At the specified frequency limit of 5 mc , data can be transferred from one register to another through three gates (up to five or six logic functions) in one clock period. Additionally, all applicable circuitry has been laboratory-tested under full load over the temperature range at frequencies up to 8 mc .

## SECTION II <br> PRODUCT LINE SPECIFICATIONS AND MICROCIRCUIT CHARACTERISTICS

## 2-1 INTRODUCTION

This section contains general specifications for the $\mu$-PAC digital module line and detailed technical data on the four basic integrated circuit types used throughout the product line for digital logic functions. The detailed descriptions of each module type, in Section III of this manual, make reference to these general specifications.

## 2-2 GENERAL $\mu$-PAC SPECIFICATIONS

All performance specifications listed below are guaranteed minimums based on worst-case tolerances. Actual performance will invariably exceed these guaranteed minimums. The following specifications apply to all $\mu$-PAC types. Any exceptions are listed in the individual specifications.

## 2-2.1 Input Switching Thresholds (Refer to Figure 2-1.)

a. NAND gate and flip-flop dc inputs

ZERO level: +l.lv(min), +l.35v (typ)
ONE level: $+3.0 \mathrm{v}(\max ),+1.55 \mathrm{v}(\mathrm{typ})$
b. Power Amplifier and flip-flop clock and control inputs

ZERO level: +1.2 v (min), +1.6v (typ)
ONE level: +3.0 v ( $\max$ ), +l .8 v (typ)

2-2.2 Output Logic Levels (Guaranteed for all circuit types)
Logic ONE: $\quad+4.0 v$ (min) to $+6.3 v$ (max)
Logic ZERO: $0 v$ to $+0.35 v(\max )$
When referring to the outputs of circuits, the terms "set" and "reset" denote level outputs and "assertion" and "negation" denote pulse outputs. Flip-flops produce level outputs; one-shots and clocks produce pulse outputs.

## 2-2.3 Frequency Range (DC to 5 MC )

One common way of describing the speed of a digital circuit is to state the highest frequency square or rectangular wave that can be applied to the input of a circuit and still reliably produce a specified output. Applied to a flip-flop, this method specifies the highest toggling or complementing rate possible; and for a gate, an input discrimination capability dependent on its circuit delay. Of course, these circuits would be driving light loads. Such
a.

NAND GATE AND FLIP-FLOPDC INPUTS

b. POWER AMPLIFIER AND FLIP-FLOP CLOCK AND CONTROL INPUTS


Figure 2-1. Switching Thresholds
an approach is often misleading and unusable for the systems designer. When many of the same types of circuits are used in a system, the system capability or operating frequency depends on accumulated circuit delays. There must also be a reasonable fanout from any logic circuit; otherwise extra circuits would be needed in parallel or series in order to drive a moderate amount of logic. Rise and fall times of individual circuits are primarily meaningful only to the extent that they affect circuit delay.

An alternate measure of the efficiency of a system is the number of stages or levels of logic through which a signal can pass during a clock period. Computer Control Company, Inc. has chosen to specify the $\mu$-PAC digital circuit line from this standpoint of system operating frequency. The standard flip-flop can actually toggle at 10 mc , but is specified as having an operating frequency of 5 mc . The flip-flop requires only 40 nsec set up time before triggering. At a 5 mc clock rate, 160 nsec is available for going through logic, enough time for the initial clocked flip-flop delay plus three gate delays. All logic circuits in the chain have a fanout of eight at this frequency.

## 2-2.4 Temperature Range

Operating ambient (System): $\quad 0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$
Storage: $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## 2-2.5 Power Supplies

a. Positive voltage

Nominal: $\quad+6.0 \mathrm{v}$
Operating range: $\quad+5.1 \mathrm{v}$ to +6.3 v
Absolute maximum +8.0 v rating:
b. Negative voltage (used on hybrid modules only)

| Nominal: | -6.0 v |
| :--- | :--- |
| Operating range | -5.7 v to -6.3 v |
| Absolute maximum | -8.0 v |
| rating: |  |

Absolute maximum voltage ratings cannot be exceeded without the risk of circuit damage.

## 2-2.6 Loading Rules

Loading specifications for $\mu$-PACs are expressed in terms of "unit loads," both for input loading and output drive capability. The unit load concept simplifies calculation of total loading imposed on a driving stage that is fanned out to a number of different circuit types. For $\mu$-PAC, a unit load is defined as the power required to drive the input circuit of a NAND gate (nominally 1.6 ma dc). Unit load ratings apply to the logic ZERO (ground) signal condition at a gate input. (Gates require no input power when all inputs are at logic ONE or are not connected.)

## 2-2.7 Current Requirements

Current requirements are listed in the specifications for each individual $\mu$ - PAC. The requirements are calculated on a nominal worst-case basis, in which the circuit inputs are assumed to be in the condition capable of causing the maximum current drain for a particular voltage. The nominal worst-case is selected instead of the extreme worst-case to provide a more realistic figure for power requirements and therefore permit more equipment to be driven by a power supply. Since it is very unlikely that all gates in a system would be on at the same time, the nominal worst-case calculations provide a considerable safety factor.

The current specifications include only the current used in the specific $\mu$-PAC and do not include the current going to external loads. Since the input load current is included in the specification, total system current requirements can be calculated by adding the rated currents for all $\mu$-PACs in the system.

## 2-2.8 Worst Case Delays

In the detailed $\mu$-PAC descriptions of Section III, worst-case delays are specified over the full temperature range and under loading conditions which result in the longest propagation delay. (Eight dc gate loads are assumed for turn-on and one active dc gate load is assumed for turn-off.) For a gating circuit, the delay is specified as the average of the turn-on and turn-off delays. The total capacitance driven under the specified worst-case condition is 15 pf of wiring capacitance plus the capacitance accumulated in a $\mu-\mathrm{BLOC}$ system when driving eight unit loads. This capacitance may be present during turn-off as well as turn-on, since it is possible to fan out to eight unit loads and yet have only one gate active. (The other seven loads may be inhibited by inputs at ground.) The effect of additional wiring capacitance on gate delays is discussed in Paragraph 2-2.9.

The preceding conditions apply to all gate and flip-flop circuits. Power amplifier delay specifications assume the condition of driving 25 active dc gate loads plus a total of 250 pf of capacitance.

## 2-2.9 Typical Delay Characteristics

The curves in Figure 2-2 show typical circuit delays of the basic NAND gate, plotted against variations in temperature, system wiring capacitance, and dc and capacitive loading conditions. For example, the " 5 loads, 1 active" curve shows the delay characteristic of a gate output that fans out to five gates, four of which are inhibited by logic ZERO signals on other inputs. Connector, printed circuit, and input capacitance when fanning out to 5 unit loads are taken into consideration. The worst-case condition is also plotted. This is the " 8 loads, lactive" curve, where 1 active load is being driven from an output that fans out to 8 unit loads. In this situation, the maximum stray capacitance is being driven by the minimum charging current, resulting in longer turn-off delays.

Although the curves are plotted beyond 40 picofarads of additional wiring capacitance, that amount of wiring capacitance is unlikely to appear on any output in a $\mu$-BLOC


Figure 2-2. Typical NAND Gate Circuit Delays (Sheet 1 of 3)


547
Figure 2-2. Typical NAND Gate Circuit Delays (Sheet 2 of 3 )


Figure 2-2. Typical NAND Gate Circuit Delays (Sheet 3 of 3 )
system. The stray wiring capacitance will vary between 6 and 12 picofarads per foot, depending on the system wiring density. Due to the relatively small size of a $\mu$-BLOC the wiring runs are minimized.

## 2-2.10 Typical Waveform Characteristics

The waveforms shown in Figure 2-3 are typical of a Model MC-335 clock driving a flip-flop, power amplifier, and two NAND gates in a series chain, with all logic elements operating at one-half their rated full load.


Figure 2-3. Typical $\mu$-PAC Waveforms

NAND GATE F-01 AND F-02 CHARACTERISTICS

## 2-3.1 Basic NAND Circuit

The standard $\mu-P A C$ NAND gate is a grounded-emitter, inverter amplifier. All inputs are diode-buffered, and the output is either the voltage of a saturated transistor or the supply voltage. Accidental grounding of the output will not damage the circuit.

The gate performs the NAND function with conventional positive logic (+6v=ONE, $0 v=$ ZERO). For negative logic, the gate performs the NOR function. (See Figure 2-4.)

When all inputs are at logic ONE ( +6 v ) or open, the output transistor is turned on, and the output is logic ZERO (ground). If any input is at ground, the transistor is turned off, and the output is logic ONE (the supply voltage, +6 v ).

## 2-3.2 F-01 and F-02 NAND Microcircuits

In order to obtain maximum logic flexibility two types of NAND gate microcircuits are used, the F-0l dual NAND gate and the F-02 quad NAND gate. The two NAND gate types have similar specifications and differ only in logic capability. (See Figure 2-5.)

The F-01 dual NAND gate microcircuit contains two 3-input gates, each with an input node and a separate load resistor. The number of inputs to any gate can be expanded by tying the node of a gate to the node of a diode cluster. Outputs of gates with separate load resistors can be tied together as shown in Figure 2-6, to perform the AND-OR-INVERT function without loss of output drive capability.

The F-02 quad NAND gate microcircuit contains four 2-input NAND gates. Pairs of gates can be wired back to back to form a dc set-reset flip-flop.

## 2-3.3 Loading

Input Loading: $\quad 1$ unit load
Output Drive Capability: 8 unit loads (capable of also driving 75 pf total capacitance with delays as specified)

Outputs of gates with separate load resistors can be tied together to load resistor with no loss in output drive capability.

## 2-3.4 Fan-In Expansion Using Nodes

12 at 5 mc
24 at 1 mc
Maximum fan-in is limited primarily by the maximum tolerable delays. The average propagation delay increases 3 nsec with each diode cluster that is tied to a node. The wire between nodes should be kept as short as possible by locating the PACs as close as possible to one another.

A. LOGIC FUNCTION
B. TRUTH table

| INPUT I | INPUT 2 | OUTPUT |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| $!$ | 1 | 0 |

Figure 2-4. Basic NAND Gate Logic
A. F-OI, DUAL NAND GATE

B. F-O2, QUAD NAND GATE


Figure 2-5. Types F-01 and F-02 NAND Gate Equivalent Logic Symbols


552

Figure 2-6. Paralleled NAND Gates with Common Load Resistors

## 2-3.5 Circuit Delay

(Measured at the +1.5 v level, and averaged over 2 stages)
$24 \mathrm{nsec}(t y p)$
$30 \mathrm{nsec}(\max )$
The maximum delay specifications stated in the detailed $\mu$-PAC descriptions in Section III are based on worst-case loading conditions for both turn on and turn off. Typical delays are based on one-half maximum rated loading. (See paragraph 2-2.8.)

## 2-3.6 Load Resistors in Parallel

When the outputs of two type F-02 NAND gates are tied together, the structure has a fanout capability of 4 unit loads (two load resistors are in parallel.) When the outputs of three type F-02 NAND gates are tied together, the structure has a fanout of l unit load (three load resistors are in parallel).

| Load Resistors <br> in Paralle1 | Output Drive <br> Capability |
| :---: | :---: |
| 1 | 8 |
| 2 | 4 |
| 3 | 1 |

2-3.7 Paralleling Outputs with One Load Resistor
The maximum number of type F-01 NAND gate collector outputs that can be connected to one load resistor is limited by the maximum tolerable delay. The average propagation delay increases 3 nsec for each additional collector output that is jumpered through a connector to a standard output.

## 2-4 TYPE F-03 POWER AMPLIFIER CHARACTERISTICS

The type F-03 power amplifier microcircuit has two 3-input inverter amplifiers with nodes for input gating expansion. (See Figure 2-7.) The power amplifier circuit is logically equivalent to the NAND gate but has about three times the output drive capability. It has a short circuit protection network such that accidental grounding of the output will not damage the circuit.

## 2-4.1 Input Loading

2 unit loads

2-4.2 Output Drive Capability
25 unit loads (capable of also driving 250 pf total capacitance with delays as specified)


Figure 2-7. Type F-03 Power Amplifier Equivalent Logic Symbol

## 2-4.3 Circuit Delay

(Measured at the +1.5 v level, averaged over two stages)
24 nsec (typ)
$30 \mathrm{nsec}(\max )$
The maximum delay is specified with a total of 250 pf capacitance and a dc current equivalent to 25 input gates.

## 2-5 TYPE F-04 FLIP-FLOP CHARACTERISTICS

The standard $\mu$-PAC integrated circuit flip-flop, type F-04, is a double-rank, J-K flip-flop with dc set and reset capability. Figure $2-8$ shows the logic symbol and equivalent logic circuit.

The clock gate portion of the flip-flop is composed of the clock and the set and reset control inputs. The control inputs are energized by logic ONEs. A ZERO-ONEZERO pulse on the clock will cause the flip-flop to assume the state determined by the condition of the control inputs. With J-K circuitry, no combination of the control input signals can cause an ambiguous state.

The set and reset control inputs may be used as follows.
a. To gate clock pulses
b. As direct set and reset inputs
c. As another clock input when a set and a reset control are tied together.

For dc operation, voltage levels are used on the dc inputs. Signals applied to the dc set and reset inputs take precedence over any ac gating. However, output spikes may occur when the reset clock gate is activated during a dc set, or vice-versa. Such spikes can be eliminated by tying the dc set input to a reset control input and tying the dc reset input to a set control input.

## 2-5.1 Pulse Dodging

The flip-flop utilizes the double-rank technique of pulse dodging (Figure 2-9). When the clock input makes the transition from ZERO to ONE, the state of the input flip-flop

A. LOGIC SYMBOL


553
B. EQUIVALENT LOGIC CIRCUIT
| Figure 2-8. Type F-04 Flip-Flop Logic Symbol and Equivalent Logic Circuit


Figure 2-9. Double-Rank Flip-Flop Pulse Dodging, Timing Diagram
is fixed and data transfer from the input flip-flop to the input of the output flip-flop is inhibited. On the ONE to ZERO transition of the clock input, data from the input flip-flop is shifted to the output flip-flop and the inputs to the input flip-flop are inhibited. Thus the clock provides intrinsic pulse dodging by means of trailing edge triggering. This feature permits strobing of the flip-flop output with input triggering signals.

## 2-5.2 DC Operation

If either dc set goes to logic ZERO, the flip-flop will assume the ONE state; if any dc reset goes to ZERO, the flip-flop will assume the ZERO state. If both a dc set and a dc reset go to $\mathrm{Z} E R O$ at the same time, both the set and the reset outputs will go to logic ZERO. Figure 2-10 contains diagrams and equations describing this mode of flip-flop operation.

2-5.3 Control Inputs Used to Steer Clock Pulses
If both the set controls ( $S_{C}$ ) and the reset controls ( $R_{C}$ ) are logic ONES, the flipflop will be complemented by the application of a clock pulse. If only $S_{C}$ or ${ }^{R} C$ is a ONE, the state of the flip-flop will be a ONE or ZERO, respectively, after the clock is energized. If both $S_{C}$ and $R_{C}$ are ZERO, the flip-flop will remain in its previous state. One restriction is that when a control input is used to gate the clock, the control input cannot change from the ONE to the ZERO state while the clock is a ONE. Figure 2-11 contains diagrams and equations describing this mode of flip-flop operation.
A.) LOGIC DIAGRAM

B) Truth Table and Boolean Equations
$S_{D^{-}}$AND result of the de set inputs. $\quad S_{D}=S_{1} \cdot S_{2}$
$R_{D}$ - AND result of the dc reset inputs. $R_{D}=R_{1} \cdot R_{2} \cdot R_{3}$
F - state of the flip-flop (set output)
$F^{\prime}$ - previous state of the flip-flop

| $S_{D}$ | $R_{D}$ | F |
| :---: | :---: | :---: |
| 0 | 0 | (Both set and reset outputs are 0's.) |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | $\mathrm{~F}^{\prime} \quad$ (no change) |

$$
F=R_{D}\left(\bar{S}_{D}+F^{\prime}\right)
$$

C.) TIMING DIAGRAM


Figure 2-10. DC Operation

B) Truth Table and Boolean Equations
$S_{C}$ - AND result of the set control inputs, $\quad S_{C}=s_{1} \cdot s_{2}$
$\mathrm{R}_{\mathrm{C}}$ - AND result of the reset control inputs, $\quad \mathrm{R}_{\mathrm{C}}=\mathrm{r}_{1} \cdot \mathrm{r}_{2}$
$F^{\prime}$ - previous state of the flip-flop
F - state of the flip-flop after the clock pulse

| $S$ | $R$ | $F$ | $F$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | NO CHANGE |
| 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 0 | RESET |
| 0 | 1 | 1 | 0 |  |
| 1 | 0 | 0 | 1 | SET |
| 1 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 0 | COMPLEMENT |

$$
F=S_{C} \overline{F^{\prime}}+\bar{R}_{C} F^{\prime}
$$

557
Figure 2-11. Control Inputs Used to Gate Clock Pulses (Sheet 1 of 2)
(C) TIMING DIAGRAMS
(1) COMPLEMENTING

(2) SET

clock \{


SET OUTPUT $\left\{\begin{array}{l}1 \\ 0\end{array}\right.$
(3) RESET

(4) NO CHANGE


Figure 2-11. Control Inputs Used to Gate Clock Pulses (Sheet 2 of 2)

## 2-5.4 Control Inputs Used as a Second Clock

A set and a reset control can be tied together and used as another clock input. In this case, the resultant clock is the ANDed result of both clocks. Figure 2-12 contains diagrams describing this mode of flip-flop operation.
A. LOGIC DIAGRAM

B. TIMING DIAGRAM


Figure 2-12. Control Inputs Used As a Second Clock

## 2-5.5 Control Inputs Used Directly to Set or Reset

The set and the reset control inputs can also be used separately to change the state of the flip-flop. When the clock is a ONE, the first control input that goes from ONE to ZERO acts as the clock input. After a set control changes from ONE to ZERO, the flip-flop will be in the ONE state. After a reset control changes from ONE to ZERO, the flip-flop will be in the ZERO state. Figure 2-13 contains diagrams and equations describing this mode of flip-flop operation.

| 2-5.6Input Loading  <br>   <br>  DC inputs: <br>  $2 / 3$ unit load <br>  Clock input:$\quad 1$ unit load |  |  |
| :--- | :--- | ---: |
|  | Control inputs: | 1 unit load |

A. LOGIC DIAGRAM

B) Boolean Equations
$S_{C^{-}}$AND result of the set control inputs
$\mathrm{R}_{\mathrm{C}^{-}}$AND result of the reset control inputs
$E$. state of the flip-flop
primes (') - previous state of a signal

$$
\begin{array}{ll}
\mathrm{F}=\mathrm{S}^{\prime} \mathrm{C} \cdot \overline{\mathrm{~S}}_{\mathrm{C}} & \text { (setting operation) } \\
\overline{\mathrm{F}}=\mathrm{R}^{\prime}{ }_{\mathrm{C}} \cdot \overline{\mathrm{R}}_{\mathrm{C}} & \text { (resetting operation) }
\end{array}
$$

## C. TIMING DIAGRAM



Figure 2-13. Control Inputs Used Directly to Set or Reset

## 2-5.7 Output Drive Capability <br> 8 unit loads (both outputs) <br> (Capable of also driving 75 pf total capacitance with delays as specified.)

## 2-5.8 Circuit Delay

The following circuit delays are specified from the +1.5 v level of the input signal to the +1.5 v level of the output signal.

Clock input (ONE to ZERO transition)
to latest output $\left\{\begin{array}{l}45 \mathrm{nsec} \text { (typ) } \\ 60 \mathrm{nsec} \text { (max) }\end{array}\right.$
DC set input to set output or
DC reset input to reset output
$\left\{\begin{array}{l}65 \mathrm{nsec} \text { (typ) } \\ 80 \mathrm{nsec} \text { (max) }\end{array}\right.$
DC set input to reset output or
DC reset input to set output
$\left\{\begin{array}{l}45 \mathrm{nsec} \text { (typ) } \\ 60 \mathrm{nsec} \text { (max) }\end{array}\right.$

## 2-5.9 Clock and Control Input Timing Requirements

To trigger the flip-flop at the clock or control inputs, pulses must meet the requirements shown in Figure 2-14.

## 2-5.10 DC Input Timing Requirements

To activate a dc input, signals must meet the requirements of Figure 2-15.

## 2-5.11 Control Inputs

Figure 2-16 shows the timing requirements of the set and reset control inputs when they are being used to steer the triggering clock input, to set the flip-flop. The reset control input must be completely switched to logic ZERO before the clock starts positive. No control input should go from logic ONE to ZERO while the clock is positive. The set control input must be switched to logic ONE at least 40 nsec before the clock starts towards logic ZERO. The clock must be a positive pulse of 40 nsec minimum duration. The flip-flop changes state on the trailing edge of the positive clock pulse. Reset timing is the same, except that the time relations and logic levels of the set and reset input must be interchanged.

## 2-5.12 Maximum Allowable Clock Skew

In cases where a register is being driven by clock (shift) signals from different sources, the output of one stage may arrive at the next stage before late clock signal. If the delay between the early and late clock signals is more than 30 nsec , erroneous data transfer may occur. To guarantee proper operation the allowable clock skew must be as shown in Figure 2-17. Note that the triggering signal to flip-flop $B$ is $S_{A}$ rather than $C_{B}$. This situation is not detrimental to the operation of the shift register. Either $S_{A}$ or $C_{B}$ may trigger flip-flop B, depending on which occurs first.


T/ (POSITIVE TIME) $=40$ NSEC. (MIN)
$T_{2}$ (NEGATIVE TIME) $=60$ NSEC. (MIN)
$+V$ (INPUT ONE LEVEL) $=+3.0$ VOLTS (MIN)
Trise and ${ }^{\text {ThaLL requirement - any } \mu \text {-pac output signal will }}$
$561 A$ RELIABLY TRIGGER THE FLIP FLOP.

Figure 2-14. Flip-Flop Input Pulse Requirements


T/ (TIME AT LOGIC ZERO) $=80 \mathrm{NSEC}$. (MIN.)
$\vee$ (INPUT ONE LEVEL) $=+3.0$ VOLTS (MIN.)
561
Figure 2-15. DC Set and Reset Input Signal Requirements


SET OUTPUT


## * interchange set and RESET CONTROL TIMING TO RESET THE FLIP-FLOP

$\left(T_{1}\right)=0(M I N)$
$\left(T_{2}\right)=40$ NSEC (MIN)
$\left(T_{p}\right)=40$ NSEC (MIN)
$(V)=3.0$ VOLTS (MIN)

Figure 2-16. Timing Requirements for Control Inputs, Using Clock Triggering



${ }^{\top}$ skew $\overline{\text { s }} 30$ nanosec.
$T_{1} \quad>40$ NANOSEC.

Figure 2-17. Allowable Clock Skew, Logic and Timing
CAUTION
If replacement type is not specified in the parts
list, for a component which appears to be stand-
ard, order by 3C part number only. Such com-
ponents have been selected for certain critical
parameters.

The Copper Clad PAC Kit, Model AS-330 (Figure 3-0.1), consists of a standard $\mu$-PAC card and a separate handle and retaining roll pins. The $\mu$-PAC card has gold-plated etched connector fingers attached to approximately 5.5 sq in. of copper on both sides of the PAC. Registration marks are provided so that double-sided etching from photographic negatives can be accomplished. It is recommended that the etchant for the copper be a solution of 100 lb ammonia persulphate/ 60 gallons of water with a maximum etching time of 6 minutes, otherwise the gold plating will be removed from the fingers.

The maximum allowable height of components on the AS-330 when the PAC is mounted in a solderless-wrap $\mu-B L O C$ is 0.115 in . on the component side and 0.080 in . on the etch side. For a taper-pin $\mu$-BLOC, the maximum heights are 0.36 in . and 0.32 in . However, if the adjacent PAC slots of either BLOC are left vacant, any component height can be attained.


Figure 3-0.1. Copper Clad PAC Kit, Model AS-330, Dimensions (Etch Side View)

3-1 COUNTER PAC, MODEL BC-335
The Counter PAC, Model BC-335 (Figures 3-1.1 and 3-1.2), contains six
independent flip-flops that can be used for counting, frequency division, and buffer storage. Each stage has a complement input, dc set and dc reset inputs, and set and reset outputs. There is also a common reset input for clearing all stages simultaneously. Application of a signal to the complement input causes the flip-flop to change state. (Toggling action is accomplished without additional wiring.) A detailed description of the basic flip-flop circuit appears in Section II.

INPUT AND OUTPUT SIGNALS
DC Set and Reset. -- A signal at logic ZERO for 80 nsec or longer on the dc set (or reset) input will set (or reset) the flip-flop.

Common Reset. -- A signal at logic ZERO for 80 nsec or longer on the common reset input will clear the six counter stages simultaneously.

Complement. -- The output changes state on the negative (ONE to ZERO) transition of the complement input. This input is the same as the clock input of the integrated circuit flip-flop. Waveform requirements are shown in Section II.

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | Complement input to flip-flop outputs (counter propagation stage delay): |
| Input Loading | 60 nsec (max) |
| DC inputs: $\quad 2 / 3$ unit load each | DC set input to set output, or dc reset |
| Common reset: 4 unit loads | input to reset output: |
| Complement: 1 unit load each | nsec (max) |
| Output Drive Capability | DC set input to reset output, or reset input to set output: |
|  | $60 \mathrm{nsec}(\max )$ |
| 8 unit loads each |  |
|  | Current Requirements |
| Handle Color Code |  |
|  | +6v: $150 \mathrm{ma} \mathrm{(max}$ ) |
| Blue | Power Dissipation |
|  | 0.90 w (max) |

## APPLICATIONS

Each of the stages can be used separately for divide-by-two, complementing operation. Successively connecting the set output of one stage to the complement input of another stage (Figure 3-1.3) results in frequency division by factors of 4, 8, 16, 32 or 64 . In this configuration, the PAC has a capacity as a counter of 0 through $2^{6}-1$, a total of 64 states.

| Note: For Ser. No. up to and including 978.
Figure 3-1.1. Counter PAC, Model BC-335, Schematic Diagram and Logic Symbol Note: Refer to Figure 3-1.1A for PACs with Ser. Nos. 979 and beyond

Parts Location


521

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :--- |
| M1-M6 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100004 |

| Note: Refer to Figure 3-1.2A for PACs with Ser. Nos. 979 and beyond.
Figure 3-1.2. Counter PAC, Model BC-335, Parts Location and Identification


Figure 3-1.3. Counter PAC, Model BC-335, Operation As a Frequency Divider


Parts Location


Electrical Parts List

| Ref. Desig. <br> Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M6 | MICROCIRCUIT: F-04, flip-flop integrated circuit | $950 \quad 100 \quad 004$ |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| R1 | RESISTOR, FIXED, COMPOSITION: $15 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007077 |
| R2-R13 | RESISTOR, FIXED, COMPOSITION: $51 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007090 |

Figure 3-1.2A. Counter PAC, Model BC-335 (Ser. No. 979 and beyond)
Parts Location and Identification

3-2 BINARY COUNTER PAC, MODEL BC-336
The Binary Counter PAC, Model BC-336 (Figures 3-2.1 and 3-2.2), is built to order, with 8 to 20 prewired binary counter stages. The set output of each stage is accessible at the PAC terminals. The counter can be cleared by gated or ungated reset signals. Each count-input pulse increases the binary content of the counter by one bit. The PAC also contains one independent NAND gate.

## INPUT AND OUTPUT SIGNALS

Reset. -- Two reset inputs are provided, each capable of resetting up to 10 stages. A signal at logic ONE for 80 nsec or longer will reset all connected stages. (One or both of the gated reset inputs must be at ground.) The reset inputs can be tied together, allowing a single input signal to clear all counter stages.

Gated Reset. -- A signal at logic ZERO for 100 nsec or longer on either gated reset input will clear all counter stages. These inputs are operative only if both reset inputs are at logic ONE or disconnected.

Count. -- The count input is the same as the clock input of the integrated circuit flip-flop. Waveform requirements are shown in Section II. The counter changes state on the negative (ONE to ZERO) transition.

## SPECIFICATIONS

Frequency of Operation (System)
DC to 5 mc
Input Loading
Count: $\quad 1$ unit load
Reset: $\quad 1$ unit load each
Gated reset: $\quad 1$ unit load each
Input (NAND gate): 1 unit load each
Reset Timing
Reset: $\quad 80 \mathrm{nsec}(\mathrm{min})$ at logic ONE to reset
Gated reset: $\quad 100 \mathrm{nsec}(\mathrm{min})$ at logic ZERO to reset
Output Drive Capability
Counter: 7 unit loads each stage
NAND gate: 8 unit loads

Circuit Delay

| Counter propagation delay per stage: | $60 \mathrm{nsec}(\max )$ |
| :---: | :---: |
| Clearing counter from reset input: | 100 nsec (max) |
| Clearing counter from gated reset input: | $120 \mathrm{nsec}(\max )$ |
| NAND gate delay (Measured at $+1.5 v$, averaged over 2 stages): | $30 \mathrm{nsec}(\max )$ |

Current Requirements (20 counter stages)
$+6 \mathrm{v}: \quad 533 \mathrm{ma}$ (max)
Power Dissipation ( 20 counter stages)
3. 2w (max)

Handle Color Code
Blue

## APPLICA TIONS

The BC- 336 can be used as a binary counter or power-of-2 frequency divider. A 20-stage PAC can accumulate numbers from 0 to $2^{20}-1(1,048,575)$ or divide the input frequency by a factor of up to $2^{20}(1,048,576)$.


Parts Location


Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| M1 M2-M21 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit <br> MICROCIRCUIT: <br> F-04, flip-flop integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 ~ \mu f \pm 20 \%, ~ 50 ~ v d c ~$ | 950100002 |

Figure 3-2.2 Binary Counter PAC, Model BC-336, Parts Location and Identification

FAST CARRY COUNTER PAC, MODEL BC-337
The Fast Carry Counter PAC, Model BC-337 (Figures 3-3.1 and 3-3.2) contains eight pre-wired counter stages that can be set up by a few PAC connector jumpers to operate as an eight-stage binary counter or a two-digit BCD counter. In either configuration, carries are anticipated by gating structures, to reduce counter propagation delays.

Each stage has a dc set input for presetting a starting count, and a common reset input for clearing all eight stages simultaneously.

## INPUT AND OUTPUT SIGNALS

Count. -- The contents of the counter increase by 1 on the negative (ONE to ZERO) transition of the count input. This input is the same as the clock input of the integrated circuit flip-flop. Waveform requirements are shown in Section II.

Common Reset. -- A signal at logic ZERO for 80 nsec or longer on the common reset input clears all eight counter stages simultaneously.

BCD and BIN inputs.-- These points are to be connected as shown in Figure 3-3.3 for binary counting or as shown in Figure 3-3. 4 for BCD counting.

## SPECIFICA TIONS

Frequency of Operation (System)
DC to 5 mc
Input Loading
DC set inputs: $2 / 3$ unit load each
Common reset: 5 unit loads
Complement: 2 unit loads
Output Drive Capability

| Output |  | Binary Mode |  |
| :--- | :---: | :---: | :---: |
| A BCD Mode |  |  |  |
| A and E | 5 unit loads each |  | 5 unit loads each |
| $\overline{\mathrm{A}}$ and $\overline{\mathrm{E}}$ | 8 unit loads each | 8 unit loads each |  |
| B and F | 5 unit loads each | 6 unit loads each |  |
| $\overline{\mathrm{B}}$ and $\overline{\mathrm{F}}$ | 8 unit loads each | 8 unit loads each |  |
| C and G | 6 unit loads each | 7 unit loads each |  |
| $\overline{\mathrm{C}}$ and $\overline{\mathrm{G}}$ | 8 unit loads each | 8 unit loads each |  |
| D | 6 unit loads each | 6 unit loads each |  |
| H | 8 unit loads each | 8 unit loads each |  |
| $\overline{\mathrm{D}}$ and $\overline{\mathrm{H}}$ | 8 unit loads each | 6 unit loads each |  |

## Circuit Delay

| Counter propagation delay per group of 4 stages: | 100 nsec (max) |
| :--- | :--- |
| Counter propagation delay for the 8 stage counter: | 200 nsec (max) |
| DC set input to set output, or common reset input <br> to reset output: | 80 nsec (max) |
| DC set input to reset output, or common reset <br> input to set output: | 60 nsec (max) | input to set output:

Current Requirements
$+6 v \quad 200$ ma (max)
Power Dissipation
$1.2 \mathrm{w}(\max )$
Handle Color Code
Blue

## APPLICATIONS

Figure 3-3.3 shows the $\mu$-PAC wired as an 8-bit binary counter. Frequency division by multiples of 2 , up to 256 , may be attained. Figure $3-3.4$ shows the $\mu-$ PAC wired as a 2-decimal digit $B C D$ counter. The counter can be preset to a number by first resetting all stages, then setting only the appropriate ones.


Note: Refer to Figure3-3.1A for PACs with Ser. No. 800 and beyond.
Figure 3-3.1. Fast Carry Counter PAC, Model BC-337, Schematic Diagram and Logic Symbol

Parts Location


523

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :---: |
| Ml-M8 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100004 |

Note: Refer to Figure 3-3.2A for PACs with Ser. No. 800 and beyond.

Figure 3-3.2. Fast Carry Counter PAC, Model BC-337, Parts Location and Identification


Figure 3-3.3. Fast Carry Counter PAC, Model BC-337, Jumper Connections for Binary Counting


Figure 3-3.4. Fast Carry Counter PAC, Model BC-337, Jumper Connections for BCD Counting


Figure 3-3.1A. Fast Carry Counter PAC Model BC-337 (Ser. No. 800 and beyond),
Schematic Diagram and Logic Symbol

Parts Location


A 3326

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| M1-M8 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit <br> Cl <br> R1 <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> R2-R9 | RESISTOR, FIXED, COMPOSITION: <br> $10 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ <br> RESISTOR, FIXED, COMPOSITION: <br> $51 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | | 950100004 |
| :--- |

Figure 3-3.2A. Fast Carry Counter PAC, Model BC-337 (Ser. No. 800 and beyond), Parts Location and Identification
$\mu-B L O C S, M O D E L S B L-330, B L-331, B L-332$, and BL-333
Four standard BL-series $\mu$-BLOCs are available for mounting $\mu$-PACs. The $\mu-B L O C s$ offer a choice of either solderless-wrap or taper-pin connectors, and are equipped with cooling units. Detachable mounting brackets permit direct installation in a 19-inch relay rack. The mechanical housing for the BL-330 and BL-331 $\mu$-BLOCs accommodates a Model PB-331 Plug-in Power Supply. Table 3-4. 1 summarizes the main characteristics of each $\mu$-BLOC.

Table 3-4. 1 BL-Series $\mu$-BLOC Characteristics

| Model | PAC Capacity | Connector Type | Dimensions (In.) |  |  | No. of Connector Assemblies | Housing for Power Supply |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Height | Depth | Width |  |  |
| BL-330 | 96 | Solderless wrap |  |  |  | 12 | PB-331 |
| BL-331 | 48 | Taper pin | 12-7/32 | 5-1/8 | 16-11/18 | 12 | PB-331 |
| BL-332 | 144 | Solderless wrap |  |  |  | 18 | None |
| BL-333 | 72 | Taper pin |  |  |  | 18 | None |

## MECHANICAL FEATURES

All of the BL-series $\mu$-BLOCs use modular connector assemblies for holding groups of $\mu$-PACs. The solderless-wrap connector assembly is a single piece of molded glassfilled phenolic, capable of holding eight $\mu$-PACs. Solderless-wrap connectors are spaced $1 / 4$ in. apart on centers. The taper-pin connector assembly is a set of four molded plastic connectors spaced $1 / 2 \mathrm{in}$. apart on centers. Figure $3-4.1$ shows the mechanical arrangement of the BL-330.

Each 34 -pin connector slot is polarized to prevent upside-down insertion of $\mu$-PACs. A reliable electrical contact is assured between the gold-plated etched $\mu$-PAC terminal finger and a gold dot welded to the phosphor-bronze connector terminal. Solderless-wrap terminals accept three levels of wrap (three connections); the taper-pin terminal accepts two connections each. An instruction manual (Doc. No. 71-371) on solderless-wrap techniques is available.

The BLOCs feature many mechanical options and mounting flexibility. All of the $\mu-\mathrm{BLOCs}$ have detachable rack-mounting ears, permitting the wiring side to be mounted facing either the front or the back. The connector plane is removable from the wiring side as a complete assembly. The power supply is also removable from the wiring side. Cooling unit fans are removable from the PAC side. The cooling unit (105-120v at $50 / 60 \mathrm{cps}$ ) is equipped with a washable filter.

## ELECTRICAL FEATURES

Power supply voltages are distributed within the BL-series $\mu$-BLOCs by a prewired power distribution system. All PAC connectors are prewired for +6 v and ground. Connectors can be wired individually for $-6 v$ when required.

The BL-330 and BL-331 contain an integral mechanical housing for mounting the PB-331 Plug-in Power Supply, which can nominally supply all the power required by each configuration. A common ac line cord for the power supply and the cooling unit extends from the cooling unit housing on the PAC side. Filtering of power supply voltages in these BLOCs is accomplished mainly by local filtering on each PAC.

The BL-332 and BL-333 $\mu$-BLOCs have provision for obtaining power supply voltages from an external power supply such as the RP-330. Filtering of the power supply voltage input leads on the BL-332 $\mu$-BLOC is accomplished by a decoupling module (3C Part No. B011516702) that contains two 15-microfarad capacitors. The module is located between the top and middle solderless-wrap connector assemblies of the left-hand row as viewed from the wiring side. When the user deems necessary, additional decoupling modules may be utilized on the BL- 330 and BL- 332 by temporarily removing the appropriate PAC guides and inserting the module into the molded spacer. When viewed from the wiring side, the left hand pin of the module is for $-6 v$, the center pin is for ground, and the right hand pin is for $+6 v$.

Filtering of the power supply voltage input leads on the BL-333 $\mu$-BLOC is accomplished by 15 -microfarad capacitors mounted adjacent to the power supply input terminals on the connector plane. If it is necessary to provide additional filtering on the connector plane, capacitors should be connected between the appropriate PAC terminal and any convenient ground terminal.

|Figure 3-4.1. Mechanical Arrangement of BL-330

Three standard BM-series $\mu$-BLOCs are available for mounting $\mu$-PACs in custom housings or, with optional adapter panels, in standard 19-inch relay racks. The BLOCs offer a choice of either solderless-wrap or taper-pin connectors, and are equipped with cooling units. The mechanical housing for the BM-330 and BM-335 $\mu$-BLOCs accepts a Model PB-330 Plug-in Power Supply. Table 3-5.1 summarizes the main characteristics of the BM-series $\mu$-BLOCs.

Table 3-5.1 BM-Series $\mu$-BLOC Characteristics

| Model | PAC <br> Capacity | Connector Type | Dimensions (In.) |  |  | No. of Connector Assemblies | Housing for Power Supply |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Height | Depth | Width |  |  |
| BM-330 | 24 | Solderless wrap | 12-7/32 | 5-1/8 | 5-11/16 | 3 | PB-330 |
| BM-335 | 24 | Taper pin | 12-7/32 | 5-1/8 | 8-7/16 | 6 | PB-330 |
| BM-337 | 36 | Taper pin | 12-7/32 | 5-1/8 | 8-7/16 | 9 | None |

## MECHANICAL FEATURES

All of the BM-series $\mu$-BLOCs use modular connector assemblies for holding groups of $\mu$-PACs. The solderless-wrap connector assembly is a single piece of molded glass-filled phenolic capable of holding eight $\mu$-PACs. Solderless-wrap connectors are spaced $1 / 4 \mathrm{in}$. apart on centers. The taper-pin connector assembly is a set of four molded plastic $\mu$-PAC connectors spaced $1 / 2$ in. apart on centers. The BM-series $\mu-B L O C s$ are constructed so that connector assemblies are arranged in vertical columns of three. Figure 3-5.1 shows the mechanical arrangement of the BM-337 from the wiring side, front panel removed. The other side is the PAC side.

Each 34-pin connector slot is polarized to prevent upside-down insertion of a $\mu$-PAC.
A gold dot welded to each phosphor-bronze connector terminal mates with the gold-plated, etched $\mu$-PAC contact finger for reliable electrical interconnection. Solderless-wrap terminals can accept three levels of wrap (three connections), while taper-pin terminals accept two connections each. An instruction manual (Doc. No. 71-371) on solderless-wrap techniques is available.

The BLOCs feature many mechanical options and mounting flexibility. Detachable rack-mounting ears permit the wiring side to be mounted facing either the front or the back. The connector plane is removable from the wiring side as a complete assembly. The PB-330 power supply is also removable from the wiring side. .Cooling unit fans are re| movable from the PAC side. The cooling unit ( $105-120 \mathrm{v}$ at $50 / 60 \mathrm{cps}$ ) is equipped with a washable filter.

All BM-series BLOCs have a quick-release front panel covering the $\mu$-PAC connectors and the power supply housing.

## ELECTRICAL FEATURES

Power supply voltages are distributed within BM-series $\mu$-BLOCs by a prewired distribution system. All PAC connectors are prewired for +6 v and ground. Connectors can be wired individually for $-6 v$ when required.

The BM-330 and BM-335 $\mu$-BLOCs contain an integral mechanical housing for mounting the PB-330 Plug-in Power Supply, which can nominally supply all the power required by each configuration. A common ac line cord for the power supply and the cooling unit extends from the cooling unit housing on the PAC side. Filtering of power supply voltages in these $\mu$-BLOCs is accomplished mainly by local filtering on each PAC.

The BM- 337 has provision for obtaining power supply voltages from an external power supply such as the RP-330. Filtering of the power supply voltage input leads is accomplished by $15-$ microfarad capacitors mounted adjacent to the power supply input terminals on the connector plane. If the user deems it necessary to provide additional filtering on the connector plane, capacitors should be connected between the appropriate PAC ter minal and any convenient ground terminal.

Additional filtering of the power supply voltages is also possible on the BM-330 and BM-335 BLOCs. Additional decoupling capacitors may be added to the BM- 335 in the same manner as indicated for the BM-337.

On the BM-330 additional decoupling may be utilized by temporarily removing the appropriate PAC guide and inserting a decoupling module (3C Part No. B011516702) into the molded spacer beneath the solderless-wrap connector. When viewed from the wiring side, the left-hand pin of the decoupling module is for -6 v , the center pin for ground, and the right-hand pin is for +6 v .


594
VIEW FROM THE WIRING SIDE, FRONT PANEL REMOVED
| Figure 3-5.1. $\mu$-BLOC, Model BM-337, with Adapter Panel

The Blank PAC, Model BP-330 (Figure 3-5A.1), is a standard $\mu$-PAC card with etched power and ground buses stemming from the appropriate connector terminals about its periphery. Most of the card is blank to facilitate the mounting of any special circuits or components using standard lugs and point-to-point wiring. Fifteen connector terminals are provided for circuit input and output connections. The usable area is approximately 3.5 sq in .

The maximum allowable height of components on the BP-330 when the PAC is mounted in a solderless-wrap $\mu$-BLOC is 0.115 in. on the component side and 0.080 in. on the etch side. For a taper-pin $\mu$-BLOC, the maximum heights are 0.36 in. and 0.32 in. However, if the adjacent PAC slots of the BLOC are left vacant, any component height can be attained.


768
Figure 3-5A.1. Blank PAC, Model BP-330

The Blank PAC, Model BP-330 (Figure 3-5A.1), is a standard $\mu$-PAC card with etched power and ground buses stemming from the appropriate connector terminals about its periphery. Most of the card is blank to facilitate the mounting of any special circuits or components using standard lugs and point-to-point wiring. Fifteen connector terminals are provided for circuit input and output connections. The usable area is approximately 3.5 sq in .

The maximum allowable height of components on the BP-330 when the PAC is
$\mid$ mounted in a solderless-wrap $\mu$-BLOC is 0.115 in . on the component side and 0.080 in . on the etch side. For a taper-pin $\mu$-BLOC, the maximum heights are 0.36 in. and 0.32 in . However, if the adjacent PAC slots of the BLOC are left vacant, any component height can be attained.


768

Figure 3-5A.1. Blank PAC, Model BP-330

Parts Location


A3324

Figure 3-7A.2. Display Driver PAC, Model DD-330, Parts Location and Identification
(Sheet 1 of 2)

3-6 BUFFER REGISTER PAC, MODEL BR-335
The Buffer Register PAC, Model BR-335 (Figures 3-6. 1 and 3-6.2), contains six flip-flops. Common clock and common reset inputs make simultaneous oper ations possible on all stages. Typical uses include shifting, accumulating, and clocked parallel transfer.

A detailed description of the basic flip-flop circuit appears in Section II.

## INPUT AND OUTPUT SIGNALS

DC Set. -- A signal at logic ZERO for 80 nsec or longer on de set input will set the flip-flop.

Set Control and Reset Control. -- Logic ONE (+6v) is the enabling level on the control inputs. Refer to Section II for general information on flip-flop timing and control.

Common Clock. -- The flip-flops change state on the negative (ONE to ZERO) transition of the clock input.

Common Reset. -- A signal at logic ZERO for 80 nsec or longer on the common reset input clears all the six stages simultaneously.

## SPECIFICATIONS

Frequency of Operation (System)
DC to 5 mc
Input Loading
DC set: $\quad 2 / 3$ unit load each
Control inputs: 1 unit load each
Common reset: 4 unit loads
Common clock: 6 unit loads
Output Drive Capability
8 unit loads each

## Circuit Delay

Clock input to set or reset output: 60 nsec (max)
DC set input to set output, or common reset input to reset output: 80 nsec (max)
DC set input to reset output, or common reset input to set output: 60 nsec (max)

Current Requirements
+6v: 150 ma (max)
Power Dissipation
0.90 w (max)

Handle Color Code
Blue

## APPLICATIONS

The BR-335 can be used as a shift register in the configuration of Figure 3-6.3. The method of parallel information drop-in is shown in Figure 3-6.4.

For double-ended data transfer, complementary signals applied to the dc set and dc reset inputs set the flip-flop to the appropriate state in one operation. Data may be transferred to the flip-flop with a single-ended signal by first resetting all stages, then setting the appropriate ones.


Parts Location


524

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :--- |
| Ml-M6 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 ~$ $\mathrm{f} \pm 20 \%, 50$ vdc |  |$\quad 950100004$

Note: Refer to Figure 3-6.2A for PACs with Ser. No. 1186 and beyond.

Figure 3-6. 2. Buffer Register PAC, Model BR-335, Parts Location and Identification


623 A
Figure 3-6. 3. Buffer Register PAC, Model BR-335, Shift Register Operation


Figure 3-6. 4. Buffer Register PAC, Model BR-335, Parallel Information Drop-In


Parts Location


Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M6 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit | 950100004 |
| C 1 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, vdc | 930313016 |
| R1 | RESISTOR, FIXED, COMPOSITION: $15 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007077 |
| R2-R7 | RESISTOR, FIXED, COMPOSITION: $51 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007090 |

Figure 3-6.2A. Buffer Register PAC, Model BR-335
(Ser. No. 1186 and beyond), Parts Location and Identification

## 3-7 MULTI-INPUT NAND PAC, MODEL DC-335

The Multi-Input NAND PAC, Model DC-335 (Figures 3-7.1 and 3-7.2), contains two 6-input NAND gates with nodes, and four 3-diode clusters. The diode cluster nodes can be connected to the gate nodes of this or other PACs to expand the number of gate inputs (Figure 3-7. 3). A detailed description of the NAND gate appears in Section II.

INPUT AND OUTPUT SIGNALS
Gate Node. - This point may be connected to diode cluster nodes to expand the number of logic inputs. The connecting wire between nodes should not be cabled, and should have a maximum lead length of 3 in .

Gate Inputs. --Each gate performs the NAND function for positive logic (+6v = ONE, $0 v=$ ZERO). For negative logic, it becomes a NOR gate. When all inputs to a gate are at $+6 v$ or not connected, the output is ground. When any input is at ground, the output is +6 v .

## SPECIFICATIONS



## APPLICATIONS

Two NAND gates can be cross-coupled to form a dc set-reset flip-flop.
The diode clusters, which are composed of discrete components, can be used to expand the number of gate inputs as shown in Figure 3-7. 3.

The dc-coupled gates operate on levels, pulses, or combinations of both.
*30 nsec for gate plus 3 nsec for diode cluster


485

Figure 3-7.1. Multi-Input NAND PAC, Model DC-335, Schematic Diagram and Logic Symbol

Parts Location


Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| Ml | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit <br> Cl <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100001 |
| CR1-CR18 | DIODE: Replacement Type 1N914 | 930313016 |

Figure 3-7.2. Multi-Input NAND PAC, Model DC-335, Parts Location and Identification


Figure 3-7.3. Multi-Input NAND PAC, Model DC-335, Expansion of Gate Inputs

3-7A DISPLAY DRIVER PAC, MODEL DD-330
The Display Driver PAC, Model DD-330 (Figures 3-7A. 1 and 3-7A.2), is designed to decode a four-bit, binary-coded-decimal (BCD) input, store the result, and drive a pro-jection-type digital display device. The BCD input information is applied to the PAC, decoded, and then strobed. The result is stored and retained until a clear signal is applied.

The circuit is designed around a silicon-controlled switch (SCS) which provides both storage and power amplification.

The use of an ac supply voltage for the incandescent lamps of the display unit is essential for the proper operation of the circuit, since resetting of the SCS is accomplished during the negative half-cycle of this supply voltage.

## INPUT AND OUTPUT SIGNALS

BCD Data Input. -- The DD-330 uses biquinary diode gating to select one of the ten output SCSs in accordance with BCD input data. Both polarities of the BCD inputs, set and reset, are required. The decoding is accomplished as follows: The least significant bit is the binary portion and the remaining three bits are the quinary portion. The quinary portion selects one of five pairs of adjacent odd and even numbers, and the binary portion controls odd (Q2) or even (Q1) selection.

Output. -- There are ten identical output circuits each associated with one of the decimal numbers, 0 through 9. An SCS and its associated number is turned on when its control gate is positive from the quinary gate structure, its cathode has a path to ground through a binary control SCS (Q1 or Q2), and the strobe signal is activated.

The anode of each SCS is connected to its associated lamp filament. The common side of the lamp filaments is connected to pin 14 of the PAC. The ac supply voltage is connected between pins 31 (ground) and 20 and reaches the lamp common through a single diode. This diode acts as a half-wave rectifier when any SCS is on. The voltage of the ac supply depends upon the requirements of the display device. Equation $l$ is used to calculate the specific requirement.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{S}} \leq 2 \mathrm{~V}_{\mathrm{L}}+2 \text { volts } \tag{1}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{S}}$ is the supply voltage needed and $\mathrm{V}_{\mathrm{L}}$ is the rated lamp voltage.
Clear Input. -- The clear circuit controls the holding current of the conducting SCSs during the negative half-cycle of the ac supply voltage. The circuit includes an F-03 power amplifier to minimize input signal requirements. The clear input is active at $+6 v$ and inactive at 0 v . When the clear signal is not synchronized (externally) with the ac lamp supply voltage, it must be active for 10 milliseconds (min). If it is synchronized, the clear signal need only be active for a minimum of 25 microseconds.

Strobe Input. -- The strobe circuit controls the current for the decoding gate structure and includes an $\mathrm{F}-03$ power amplifier to minimize input signal requirements. The strobe signal is active at 0 v and inactive at +6 v .

## SPECIFICATIONS

## Input Loading

BCD data: I unit load each
Strobe signal: 2 unit loads
Clear signal: 2 unit loads
Signal Requirements

|  | Active | Inactive |
| :---: | :---: | :---: |
| BCD data: | +6v | 0 v |
| Clear signal: | $\begin{aligned} & +6 v(10 \mathrm{msec}) \\ & +6 \mathrm{v}(25 \mu \mathrm{sec}) \end{aligned}$ | 0 v (not synchronous) <br> 0 v (synchronous) |
| Strobe signal: | 0v (2 $\mu \mathrm{sec}$ ) |  |

AC Supply Requirements
(Refer to equation l.)

Handle Color Code
Or ange

## Current Requirements

+6v: 45 ma
-6v: 2 ma
Power Dissipation
0.3 w

NOTE
This PAC occupies two slots in a solderless-wrap BLOC and one slot in a taper-pin BLOC.


Parts Location


A3324

Figure 3-7A.2. Display Driver PAC, Model DD-330, Parts Location and Identification
(Sheet 1 of 2)

## Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1 | MICROCIRCUIT: <br> F-03, power amplifier integrated circuit | 950100003 |
| C1, C2 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR1-13,15 | DIODE: Replacement Type 1N914 | 943083001 |
| CR 14 | DIODE: Replacement Type lN4001 | 943313001 |
| Q1-Q12 | SILICON CONTROLLED SWITCH: <br> Replacement Type 3N81 General Electric | 943404001 |
| Q13 | TRANSISTOR: Replacement Type 2N3011 | 943722002 |
| R1-R10 | RESISTOR, FIXED, COMPOSITION: 130 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007028 |
| R11-R20 | RESISTOR, FIXED, FILM: <br> l. $8 \mathrm{~K} \pm 2 \%, \quad 1 / 4 \mathrm{w}$ | 932114055 |
| R21-R25 | RESISTOR, FIXED, FILM: $22 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w}$ | 932114081 |
| R26, R27 | RESISTOR, FIXED, FILM: $6.2 \mathrm{~K} \pm 2 \%, \quad 1 / 4 \mathrm{w}$ | 932114068 |
| R28, R29 | RESISTOR, FIXED, FILM: $18 \mathrm{~K} \pm 2 \%$, $1 / 4 \mathrm{w}$ | 932114079 |
| R30, R31 | RESISTOR, FIXED, FILM: $1.5 \mathrm{~K} \pm 2 \%, \quad 1 / 4 \mathrm{w}$ | 932114053 |
| R32 | RESISTOR, FIXED, FILM: 240 ohms $\pm 2 \%, 1 / 4 \mathrm{w}$ | 932114034 |

Figure 3-7A. 2. Display Driver PAC, Model DD-330, Parts Location and Identification
(Sheet 2 of 2 )

SELECTION GATE TYPE l PAC, MODEL DG-335
The Selection Gate Type 1 PAC, Model DG-335 (Figures 3-8.1 and 3-8. 2), contains four independent functional gate structures. Each structure has three 2-input NAND gates that perform the AND-OR-INVERT function. Gate structures may be connected to a common load for transfer selection of up to 12 data signals. The data whentransferred is inverted in polarity. Refer to Section II for a detailed description of the basic $\mu$-PAC NAND gate.

## INPUT AND OUTPUT SIGNALS

Inputs. -- When all inputs to one NAND gate are at logic ONE (+6v) the collector output is at ground.

Load. -- This point is internally connected through a collector load resistor to +6 v . One load must be connected to each group of gates with common collector outputs.

Collector Output. -- The collector output of every active gate structure must be connected to its own load, to the collector output of another loaded gate structure, or to a standard gate output.

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | (Measured at +1.5 v , averaged over two stages) |
| Input Loading | 30 nsec (max) |
| 1 unit load each | Current Requirements |
| Output Drive Capability | +6v: 100 ma (max) |
| 8 unit loads per output line | Power Dissipation |
| Outputs in Parallel | 0.60 w (max) |
| Refer to Section II. | Handle Color Code |
|  | Red |

## APPLICATIONS

Logical operation of one gate structure used for selective transfer of three input signals is shown in Figure 3-8.3. By tying collector outputs together, with a common load termination, up to 12 input lines may be gated to a common output. (See Figure 3-8.4.) Only one gate per group should be enabled during a transfer interval.


Figure 3-8.1. Selection Gate Type 1 PAC, Model DG-335, Schematic Diagram and Logic Symbol


526

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M6 | MICR OCIR CUIT: <br> F-01, dual NAND gate integrated circuit | 950100001 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |

Figure 3-8.2. Selection Gate Type 1 PAC, Model DG-335, Parts Location and Identification


Figure 3-8.3. Selection Gate Type 1 PAC, Model DG-335, Logic of Gate Structure


Figure 3-8.4. Selection Gate Type 1 PAC, Model DG-335, Paralleling Gate Structures

SELECTION GATE TYPE 2 PAC, MODEL DG-336
The Selection Gate Type 2 PAC, Model DG-336 (Figures 3-9. 1 and 3-9. 2), contains two independent functional gate structures. Each structure has four sets of gates that perform the AND-OR-INVERT function. Section $A$ has three inputs per gate and section $B$ has four inputs per gate. Any gate in a structure may be selected independently. Refer to Section II for a detailed description of the basic $\mu$-PAC NAND gate.

## INPUT AND OUTPUT SIGNALS

Inputs.--When all inputs to one NAND gate are at logic ONE (+6v), the common collector output is at ground.

Load.--This point is internally connected through a collector load resistor to +6 v .

Collector Output.--The collector output of every active gate structure must be connected to its own load, to the collector output of another loaded gate structure, or to a standard gate output.

## SPECIFICA TIONS

## Frequency of Operation (System)

DC to 5 mc
Input Loading
1 unit load each
Output Drive Capability
8 unit loads each
Outputs in Parallel
Refer to Section II.

## Circuit Delay

(Measured at +1.5 v , averaged over two stages) 30 nsec (max)

Current Requirements
$\mid+6 \mathrm{v}: 60 \mathrm{ma}$ (max)
Power Dissipation
0.36 w (max)

Handle Color Code
Red

## APPLICATIONS

Each gate structure can be used for control or data transfer operations as shown in Figure 3-9.3. By tying collector outputs together, with a common load termination, up to 8 sets of inputs may be gated to a common output. (See Figure 3-9.4.)


Figure 3-9. 1. Selection Gate Type 2 PAC, Model DG-336, Schematic Diagram and Logic Symbol

Parts Location


527

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M4 | MICR OCIR CUIT : <br> F-01, dual NAND gate integrated circuit | 950100001 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930313016 |
| CR1-CR4 | DIODE: Replacement Type 1N914 | 943083001 |

Figure 3-9.2. Selection Gate Type 2 PAC, Model DG-336, Parts Location and Identification


Figure 3-9.3. Selection Gate Type 2 PAC, Model DG-336, Logic of Gate Structure


Figure 3-9.4. Selection Gate Type 2 PAC, Model DG-336, Paralleling Gate Structures

NAND TYPE 1 PAC, MODEL DI-335
The NAND Type 1 PAC, Model DI-335, Figures 3-10. I and 3-10.2), contains 10 independent 2-input NAND gates. Each gate performs the NAND function for positive logic $(+6 v=O N E, 0 v=Z E R O)$. For negative logic, it becomes a NOR gate.

Two of the 10 gates have separate load connections available at the PAC terminals.
Outputs of these gates can be tied together, using a single load resistor, without loss of output drive capability.

A detailed description of the basic NAND circuit appears in Section II.

## INPUT AND OUTPUT SIGNALS

Inputs. -- When both inputs to a gate are +6 v or not connected, the output is at ground. When any input is at ground, the output is +6 v .

Load. -- This point is internally connected through a collector load resistor to +6 v .
Collector Output. -- The collector output must be connected to at least one load resistor, either internal or external to the module.

Output. -- Each output terminal is internally connected to a collector load resistor. If an output is connected to load points or other outputs, the output drive capability of the structure is reduced.

## SPECIFICATIONS

## Frequency of Operation (System)

DC to 5 mc

## Input Loading

1 unit load each
Fan-In
Refer to Section II.
Output Drive Capability
8 unit loads each
Outputs in Parallel
Refer to Section II.

## Circuit Delay

(Measured at $+1.5 v$, averaged over two stages)
30 nsec (max)
Current Requirements
| $+6 \mathrm{v}: \quad 110 \mathrm{ma}$ (max)
Power Dissipation
0.67 w (max)

## Handle Color Code

Red

## APPLICATIONS

The NAND gates operate on levels, pulses, or combinations of both. Two gates can be wired back-to-back to form a dc set-reset flip-flop.

The two gates with separate load outputs form standard NAND gates when the load and collector output terminals are connected. When the collector outputs of gates are connected in parallel as in Figure 3-10.3, the AND-OR-INVERT function is performed. At the point where the outputs are tied together, an AND operation with logic ONES (OR operation with logic ZEROs ) takes place.


Figure 3-10.1. NAND Type 1 PAC, Model DI-355, Schematic Diagram and Logic Symbol

Parts Location


528

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :--- |
| M1, M2 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit <br> MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit <br> Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | | 95010000002 |
| :--- |

Figure 3-10.2. NAND Type 1 PAC, Model DI-335, Parts Location and Identification


Figure 3-10. 3. NAND Type l PAC, Model DI-335,
Gates Used in Parallel

3-11 NAND TYPE 2 PAC, MODEL DL-335
The NAND Type 2 PAC, Model DL-335 (Figures 3-11.1 and 3-11.2), contains six 4 -input NAND gates. Each gate performs the NAND function for positive logic, $(+6 \mathrm{v}=\mathrm{ONE}$, $0 \mathrm{v}=\mathrm{ZERO})$. For negative logic, it becomes a NOR gate.

Two of the six gates have separate load connections available at the PAC terminals. Outputs of these gates can be tied together, using a single load resistor, without loss of output drive capability.

A detailed description of the basic NAND circuit appears in Section II.

## INPUT AND OUTPUT SIGNALS

Inputs. -- When all inputs to a gate are at +6 v or not connected, the output is at ground. When any input is at ground, the output is at +6 v .

Load. -- This point is internally connected through a collector load resistor to +6 v .
Collector Output. -- The collector output of any gate must be connected to at least one collector resistor, either internal or external to the module.

Output. -- Each output terminal is internally connected to a collector load resistor. If an output is connected to load points or other outputs, the output drive capability of the structure is reduced.

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | (Measured at +1.5 v , averaged over two stages) |
| Input Loading | $30 \mathrm{nsec}(\max )$ |
| 1 unit load each | Current Requirements |
| Fan-In | +6v: $75 \mathrm{ma}(\max$ ) |
| Refer to Section II. | Power Dissipation |
| Output Drive Capability | 0.45 w (max) |
| 8 unit loads each | $\underline{\text { Handle Color Code }}$ |
| Outputs in Parallel | Red |

## APPLICATIONS

The NAND gates operate on levels or pulses, or combinations of both. Two gates can be wired back to back to form a dc set-reset flip-flop.

The two gates with separate load outputs form standard NAND gates when the load and collector output terminals are connected. When the collector outputs of such gates are connected in parallel as in Figure 3-11.3, the AND-OR-INVERT function is performed. At the point where the outputs are tied together, an AND operation with logic ONEs (OR operation with logic ZEROs) takes place.


SCHEMATIC
LOGIC SYMBOL


Figure 3-11.1. NAND Type 2 PAC, Model DL-335, Schematic Diagram and Logic Symbol

Parts Location


Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :--- |
| Ml-M3 | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100001 |
| CR1-CR6 | DIODE: Replacement Type 1N914 | 930313016 |

Figure 3-11.2. NAND Type 2 PAC, Model DL-335, Parts Location and Identification


Figure 3-11. 3. NAND Type 2 PAC, Model DL-335, Gates Used in Parallel

DELAY MULTIVIBRATOR PAC, MODEL DM-335
The Delay Multivibrator PAC, Model DM-335 (Figures 3-12.1 and 3-12.2), contains two independent delay multivibrator circuits (one shots). In response to an input signal, the circuit will produce both a positive and a negative output pulse. If no external connections are made, the pulse width will be 500 nsec . Pulse widths between 100 nsec and $500 \mu \mathrm{sec}$ may be attained by wiring jumpers at the PAC connector. External capacitors may be used to obtain any pulse width up to several seconds. A significant feature of the PAC is that the output transition times are independent of the input signal and the output pulse width.

## CIRCUIT FUNCTION

The delay multivibrator circuit is activated by a positive (ZERO to ONE) transition on an input (Figure 3-12.3). The output of the NAND gate will drop sharply from +6 v to 0 v , and couple through CRl and C6 to the base of Ql. The base of Ql going negative will turn off that transistor, which will then turn on another NAND gate to lock up the junction point of CRI and C6 at ground. The input signal can then drop from a positive voltage to ground without affecting the pulse delay operation.

After the base of $Q 1$ is driven negative, it tries to go positive towards $+6 v$ through R3. The basic timing is derived from the resistor-capacitor combination of R3 and C6. When the base of Q1 becomes about +0.7 v , Ql turns on and the output pulse ends. Resistor R2 aids the recovery time by pulling $C 6$ towards $+6 v$.

The pulse width may be changed by connecting different capacitors in parallel with C6. Additional pulse width variation may be obtained by connecting Rl in parallel with R3. The negation and assertion outputs are taken from two NAND gate microcircuits in series.

## INPUT AND OUTPUT SIGNALS

Input. -- Each delay circuit has two standard microcircuit NAND gate inputs. A positive-going signal at either input triggers an output pulse. If either input is held at ground, triggering by the other input is inhibited.

Enable. -- If the enable input is held at logic ONE or is not connected, the circuit can produce output pulses. If logic ZERO (ground) is applied, no output pulses will occur, and if applied during an output pulse, the pulse will end.

Assertion Output. -- For the duration of the delay, a positive pulse appears at the assertion output.

Negation Output. -- For the duration of the delay, a negative pulse appears at the negation output.

Delay Selection Terminals. -- Additional capacitors and a resistor are provided in each delay circuit. Table 3-12. 1 lists the external jumper connections required for various delay intervals.

Table 3-12. 1.
Connections for Internally Provided Pulse Widths

| Assertion <br> Output Pulse Width | Pin Connections |  |
| :---: | :--- | :--- |
|  | Circuit A |  |
| 100 nsec | $6-3$ | Circuit B |
| 500 nsec | None | None |
| $1 \mu \mathrm{sec}$ | $2-3$ and 6-3 | $20-27$ and 21-27 |
| $5 \mu \mathrm{sec}$ | $2-3$ | $20-27$ |
| $10 \mu \mathrm{sec}$ | $4-3$ and $6-3$ | $11-27$ and 21-27 |
| $50 \mu \mathrm{sec}$ | $4-3$ | $11-27$ |
| $100 \mu \mathrm{sec}$ | $1-3$ and $6-3$ | $25-27$ and 21-27 |
| $500 \mu \mathrm{sec}$ | $1-3$ | $25-27$ |

External Capacitors. -- An external capacitor may be connected to the delay node and external capacitor terminals, or mounted on the PAC standoffs, to produce any pulse width between 100 nsec and several seconds.

## NOTE

For installation on PAC standoffs, capacitor dimensions cannot exceed 0.115 in . high and 0.550 in . long.

The value of the external capacitor (with the range control and delay node terminals jumpered) can be determined from the following equation:

$$
C=P W(470)-36
$$

where $C$ is the required capacitance in picofarads and $P W$ is the desired pulse width in microseconds. Make the following connections when installing capacitors:

Circuit A
Connect pins 6 and 3; mount external capacitor (C5) between pins 3 and 8 or between the standoffs.

Circuit B
Connect pins 21 and 27; mount external capacitor(Cl0)between pins 27 and 23 or between the standoffs.

|Figure 3-12.1. Delay Multivibrator PAC Model DM-335, Schematic Diagram
and Logic Symbol
(Ser. No. 1 through 999)

Parts Location

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M2 | MICR OCIR CUIT: <br> F-02, quad NAND gate integrated circuit | 950100002 |
| C 1 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| C2, C7 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $430 \mathrm{pf} \pm 2 \%$, 50 vdc | 930313318 |
| C3, C8 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $4700 \mathrm{pf} \pm 2 \%$, 50 vdc | 930313309 |
| C4, C9 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $47,000 \mathrm{pf} \pm 2 \%$, 50 vdc | 930313317 |
| C5, C10 | Customer option, listed for reference only |  |
| C6, Cll | CAPACITOR, FIXED, MICA DIELECTRIC: 36 pf $\pm 2 \%$, 500 vdc | 930005512 |
| R1, R 5 | RESISTOR, FIXED, FILM: $3.60 \mathrm{~K}, \pm 2 \%, \quad 1 / 4 \mathrm{w}$ | 932114062 |
| R2, R6 | RESISTOR, FIXED, COMPOSITION: $1.0 \mathrm{~K}, \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007049 |
| R3, R7 | RESISTOR, FIXED, FILM: $15.0 \mathrm{~K}, \pm 2 \%, 1 / 4 \mathrm{w}$ | 932114077 |
| R4, R 8 | RESISTOR, FIXED, COMPOSITION: $3.0 \mathrm{~K}, \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007060 |
| Q1, Q2 | TRANSISTOR: 2N3011 | 943722002 |
| CR1-CR4 | DIODE: Replacement Type IN914 | 943083001 |

Figure 3-12.2. Delay Multivibrator PAC, Model DM-335, Parts Location and Identification
(Ser. No. l through 999)

## SPECIFICATIONS

| Frequency of Operation (System) | Input Loading |
| :---: | :---: |
| $\mathrm{DC} \text { to } 5 \mathrm{mc} \text { or } \frac{0.75}{\text { Pulse Width }}$ whichever is lower | 1 unit load each |
| Input Timing | Negation Output |
| $50 \mathrm{nsec}(\mathrm{min})$ pulse at logic ONE (+1.5v or more positive) <br> Assertion Output | Negative pulse, activated on the positive (ZERO to ONE) transition of the input. Pulse width is 500 nsec without external connections. |
| Positive pulse, activated on the positive (ZERO to ONE) transition of the input. Pulse width is 500 nsec without external connections. | Output Drive Capability <br> Assertion: 8 unit loads each <br> Negation: 7 unit loads each |
| Circuit Delay (See Figure 3-12.3) | Pulse Width Variation |
| Assertion: 60 nsec (typ) <br> Negation: 30 nsec (typ) | Pulse widths are not affected by supply voltage variation between $+5 v$ and $+6 v$. |
| $\frac{\text { Pulse Width Accuracy }}{\text { Output) }}$ | Pulse Width Variation over Temp. Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.55^{\circ} \mathrm{C}\right)$ |
| Pulse widths between 100 nsec and $1000 \mathrm{nsec}: \quad 12 \%$ (max) | Pulse widths between 100 nsec and 1000 nsec: $\pm 4 \%$ (typ), $\pm 10 \%$ (max) |
| Pulse widths longer than 1000 nsec: <br> $6 \%(\max )$ * | Pulse widths 1000 nsec and greater: $\pm 2 \%$ (typ), $\pm 5 \%$ (max)* |
| Jitter | Current Requirements |
| $0.1 \%$ of pulse width (typ) | +6v: $100 \mathrm{ma} \mathrm{(max}$ ) |
| Recovery Time | Power Dissipation |
| (for 5\% reduction in pulse width) | 0.60 w (max) |
| 100 nsec or $50 \%$ of pulse width, whichever is greater | Handle Color Code Yellow |

## APPLICATIONS

Several DM circuits can be connected in series to produce a sequence of pulses. Figure 3-12. 4 shows two circuits used to produce a short ( 100 nsec ) positive pulse after a longer delay interval determined by the first circuit. The short positive pulse is well suited for driving flip-flop clock inputs.

[^0]

503

| Pulse Width $\left(\mathrm{T}_{1}\right)$ | $=50 \mathrm{nsec}(\mathrm{min})$ |
| :--- | :--- |
| \|Recovery Time $\left(\mathrm{T}_{2}, \mathrm{~T}_{5}\right)$ | $=$ Refer to specifications. |
| Assertion Circuit Delay $\left(\mathrm{T}_{3}\right)$ | $=60 \mathrm{nsec}(\mathrm{typ})$ |
| Negation Circuit Delay $\left(\mathrm{T}_{4}\right)$ | $=30 \mathrm{nsec}(\mathrm{typ})$ |
| Voltage (V) | $=3.5$ volts (min) |

Figure 3-12.3. Timing of the Delay Multivibrator PAC, Model DM-335


Figure 3-12.4. Delay Multivibrator PAC, Model DM-335, Delayed Pulse Generator

3-12A DELAY MULTIVIBRATOR PAC, MODEL DM-335*
The Delay Muitivibrator PAC, Model DM-335 (Figures 3-12A. 1 and 3-12A.2), contains two independent delay multivibrator circuits (one shots). In résponse to an input signal, the circuit will produce both a positive and a negative output pulse. If no external connections are made, the pulse width will be 100 nsec . Pulse widths between 50 nsec and $100 \mu \mathrm{sec}$ may be attained by wiring jumpers at the PAC connector. External capacitors may be used to obtain any pulse width up to several seconds. A significant feature of the PAC is that the output transition times are independent of the input signal and the output pulse width.

## CIRCUIT FUNCTION

The delay multivibrator circuit is activated by a positive (ZERO to ONE) transition on an input (Figure 3-12A.3). The output of the NAND gate will drop sharply from +6 v to 0 v , and couple through CR1 and C6 to the base of Q1. The base of Ql going negative will turn off that transistor, which will then turn on another NAND gate to lock up the junction point of CR1 and C6 at ground. The input signal can then drop from a positive voltage to ground without affecting the pulse delay operation.

After the base of $Q 1$ is driven negative, it tries to go positive toward $+6 v$ through R3. The basic timing is derived from the resistor-capacitor combination of R3 and C6. When the base of Ql becomes about +0.7 v , Ql turns on and the output pulse ends. Resistor R2 aids the recovery time by pulling $C 6$ toward $+6 v$.

The pulse width may be changed by connecting different capacitors in parallel with C6. Additional pulse width variation may be obtained by connecting Rl in parallel with R3. The negation and assertion outputs are taken from two NAND gate microcircuits in series.

## INPUT AND OUTPUT SIGNALS

Input.-- Each delay circuit has two standard microcircuit NAND gate inputs. A positive-going signal at either input triggers an output pulse. If either input is held at ground, triggering by the other input is inhibited.

Enable. --If the enable input is held at logic ONE or is not connected, the circuit can produce output pulses. If logic ZERO (ground) is applied, no output pulses will occur, and if applied during an output pulse, the pulse will end.

Assertion Output.-- For the duration of the delay, a positive pulse appears at the assertion output.

Negation Output. -- For the duration of the delay, a negative pulse appears at the negation output.

[^1]Delay Selection Terminals. -- Additional capacitors and a resistor are provided in | each delay circuit. Table 3-12A.l lists the external jumper connections required for various delay intervals.

Table 3-12A. 1
Connections for Internally Provided Pulse Widths

| Assertion <br> Output Pulse Width | Pin Connections |  |
| :---: | :--- | :--- |
|  | Circuit A | Circuit B |
| 50 nsec | $6-3$ | $21-27$ |
| 100 nsec | None | None |
| 500 nsec | $2-3$ and $6-3$ | $20-27$ and 21-27 |
| $1 \mu \mathrm{sec}$ | $2-3$ | $20-27$ |
| $5 \mu \mathrm{sec}$ | $4-3$ and $6-3$ | $11-27$ and 21-27 |
| $10 \mu \mathrm{sec}$ | $4-3$ | $11-27$ |
| $50 \mu \mathrm{sec}$ | $1-3$ and $6-3$ | $25=27$ and $21-27$ |
| $100 \mu \mathrm{sec}$ | $1-3$ | $25-27$ |

External Capacitors. -- An external capacitor may be connected to the delay node and external capacitor terminals, or mounted on the PAC standoffs, to produce any pulse | width between 50 nsec and several seconds. If a polarized capacitor is used, the positive lead should be connected to pin 8 (circuit A) or 23 (circuit B).

## NOTE

For installation on PAC standoffs, capacitor dimensions cannot exceed 0.115 in . high and 0.550 in . long.

The value of the external capacitor (without the range control and delay node terminals jumpered) can be determined from the following equation:

$$
C=P W(470)-43
$$

where $C$ is the required capacitance in picofarads and $P W$ is the desired pulse width in microseconds. Make the following connections when installing capacitors:

## Circuit A

Mount external capacitor (C5) between pins 3 and 8 or between the standoffs.

## Circuit B

Mount external capacitor (C10) between pins 27 and 23 or between the standoffs.

The value of the external capacitor with range control and delay node terminals connected (pin 6 to pin 3 for circuit A; pin 21 to pin 27 for circuit B), can be determined from the following equation:

$$
C=P W(918)-43
$$

where $C$ is the required capacitance in picofarads and $P W$ is the desired pulse width in microseconds.

## NOTE

If leads used to jumper external capacitors exceed 3 inches, they should be twisted pair with one wire terminated to ground.


Figure 3-12A. 1. Delay Multivibrator PAC, Model DM-335, Schematic Diagram
and Logic Symbol


Figure 3-12A.2. Delay Multivibrator PAC, Model DM-335, Parts Location and Identification

## SPECIFICATIONS

| DC to 5 mc or $\frac{0.75}{\text { Pulse Width }}$ whichever is lower |
| :---: |
| Input Timing |
| 50 nsec (min) pulse at logic ONE (+l.5v or more positive) |
| Assertion Output |

Positive pulse, activated on the positive (ZERO to ONE) transition of the input. Pulse width is 100 nsec without external connections.

Circuit Delay (See Figure 3-12A. 3)

| Assertion: | 60 nsec (typ) |
| :--- | :--- |
| Negation: | 30 nsec (typ) |

Pulse Width Accuracy (Assertion Output)

Pulse widths under 100 nsec : $\pm 10 \mathrm{nsec}$

Pulse widths between 100 nsec and 1000 nsec :
$12 \%$ (max)
Pulse widths longer than 1000 nsec : $6 \%(\max ) *$

Jitter
$0.1 \%$ of pulse width (typ)

Recovery Time
(Refer to Figure 3-12A.3)
Without Range Control:
125 nsec or $70 \%$ of output pulse width, whichever is greater (for $5 \%$ reduction in output pulse width)

200 nsec or $100 \%$ of output pulse width, whichever is greater (for $1 \%$ reduction in output pulse width)

Input Loading
l unit load each

## Negation Output

Negative pulse, activated on the positive (ZERO to ONE) transition of the input. Pulse width is 100 nsec without external connections.

## Output Drive Capability

Assertion: 8 unit loads each
Negation: 7 unit loads each

## Pulse Width Variation

Pulse widths are not affected by supply voltage variation between $+5 v$ and $+6 v$.

Pulse Width Variation over Temp. Range $\left(0^{\circ} \mathrm{C}\right.$ to $55^{\circ} \mathrm{C}$ )

Pulse widths between 50 nsec and 1000 nsec: $\pm 4 \%$ (typ), $\pm 10 \%$ (max)

Pulse widths 1000 nsec and greater: $\pm 2 \%$ (typ), $\pm 5 \%$ (max)*

## Current Requirements <br> +6v: 100 ma (max)

Power Dissipation
0.60 w (max)

Handle Color Code
Yellow
*For pulses of $300 \mu s e c$ and over, a tantalum capacitor is recommended for maximum pulse width accuracy and temperature stability.

## Recovery Time (Cont)

With Range Control: 150 nsec or $125 \%$ of output pulse width, whichever is greater (for 5\% reduction in output pulse width)
200 nsec or $200 \%$ of output pulse width, whichever is greater (for $1 \%$ reduction in output pulse width)


| Input Pulse Width $\left(\mathrm{T}_{1}\right)$ | $=50 \mathrm{nsec}(\mathrm{min})$ |
| ---: | :--- |
| \| Recovery Time $\left(\mathrm{T}_{2}, \mathrm{~T}_{5}\right)$ | $=$ Refer to specifications. |
| Assertion Circuit Delay $\left(\mathrm{T}_{3}\right)$ | $=60 \mathrm{nsec}$ (typ) |
| Negation Circuit Delay $\left(\mathrm{T}_{4}\right)$ | $=30 \mathrm{nsec}$ (typ) |
| Voltage (V) | $=3.5 \mathrm{volts}$ (min) |

Figure 3-12A. 3. Timing of the Delay Multivibrator PAC, Model DM-335
(Ser.No. 1000 and beyond)


Figure 3-12A. 4. Delay Multivibrator PAC, Model DM-335 Delayed Pulse Generator

## 3－12B ADJUSTABLE DELAY MULTIVIBRATOR PAC，MODEL DM－336

The Adjustable Delay Multivibrator PAC，Model DM－336（Figures 3－12B．l and 3－12B．2），contains two independent adjustable delay multivibrator circuits（one shots）．In response to an input signal，the circuit will produce both a positive and a negative output pulse．If no external connections are made，the pulse width is adjustable from 50 to 300刀⿰亻⿻乚㇒ PAC connector．External capacitors may be used to obtain any pulse width up to several seconds．A significant feature of the PAC is that the output transition times are independent of the input signal and the output pulse width．

## CIRCUIT FUNCTION

The adjustable delay multivibrator circuit is activated by a positive（ZERO to ONE） transition on an input（Figure 3－12B．3）．The output of the NAND gate will drop sharply from +6 v to 0 v ，and couple through CR1 and C6 to the base of Ql．The base of Ql going negative will turn off that transistor，which will then turn on another NAND gate to lock up the junction point of CRl and C6 at ground．The input signal can then drop from a positive voltage to ground without affecting the pulse delay operation．

After the base of $Q 1$ is driven negative，it tries to go positive toward $+6 v$ through R1＋R3．The basic timing is derived from the resistor－capacitor combination of R1，R3 and C6．When the base of Ql becomes about +0.7 v ，Ql turns on and the output pulse ends． Resistor $R 2$ aids the recovery time by pulling $C 6$ toward $+6 v$ ．

The pulse width may be changed by connecting different capacitors in parallel with C6．Continuous pulse width variation can be obtained by varying Rl in series with R3．The negation and assertion outputs are taken from two NAND gate microcircuits in series．

## INPUT AND OUTPUT SIGNALS

Input．－－Each delay circuit has two standard microcircuit NAND gate inputs．A positive－going signal at either input triggers an output pulse．If either input is held at ground，triggering by the other input is inhibited．

Enable．－－If the enable input is held at logic ONE or is not connected，the circuit can produce output pulses．If logic ZERO（ground）is applied，no output pulses will occur， and if applied during an output pulse，the pulse will end．

Assertion Output．－－For the duration of the delay，a positive pulse appears at the assertion output．

Negation Output．－－For the duration of the delay，a negative pulse appears at the negation output．

Delay Selection Terminals. -- Additional capacitors are provided in each delay circuit. Table 3-12. lA lists the external jumper connections required for various delay intervals.

Table 3-12. 1A
Connections for Internally Provided Pulse Widths

| Assertion | Pin Connections |  |
| :--- | :---: | :---: |
|  | Circuit A | Circuit B |
| 50 nsec to 300 nsec | None | None |
| $0.3 \mu \mathrm{sec}$ to $3 \mu \mathrm{sec}$ | $2-3$ | $20-27$ |
| $3 \mu \mathrm{sec}$ to $30 \mu \mathrm{sec}$ | $4-3$ | $11-27$ |
| $30 \mu \mathrm{sec}$ to $300 \mu \mathrm{sec}$ | $1-3$ | $25-27$ |

External Capacitors. -- An external capacitor may be connected to the delay node and external capacitor terminals, or mounted on the PAC standoffs, to produce any pulse width between $300 \mu \mathrm{sec}$ and several seconds. If a polarized capacitor is used, the positive lead should be connected to pin 8 (circuit A) or 23 (circuit B).

## NOTE

For installation on PAC standoffs, capacitor dimenstions cannot exceed 0.115 in . high and 0.550 in. long.

The value of the external capacitor (with the pulse width control fully clockwise) can be determined from the following equation:

$$
C=P W(155)-43
$$

where $C$ is the required capacitance in picofarads and $P W$ is the desired pulse width in microseconds. Make the following connections when installing capacitors:

## Circuit A

Mount external capacitor (C5) between pins 3 and 8 or between the standoffs.

## Circuit B

Mount external capacitor ( Cl 0 ) between pins 23 and 27 or between the standoffs.

## NOTE

This PAC occupies two slots in a solderless-wrap BLOC and one slot in a taper-pin BLOC.


Figure 3-12B.1. Adjustable Delay Multivibrator PAC, Model DM-336, Schematic Diagram and Logic Symbol

## Parts Location



A3323

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M2 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit | 950100002 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| C2, C7 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $430 \mathrm{pf} \pm 2 \%$, 50 vdc | 930313318 |
| C3, C8 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $4700 \mathrm{pf} \pm 2 \%$, 50 vdc | 930313309 |
| C4, C9 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $47000 \mathrm{pf} \pm 2 \%$, 50 vdc | 930313317 |
| C5, Cl0 | Customer option, listed for reference only |  |
| C6, Cll | CAPACITOR, FIXED, MICA DIELECTRIC: $36 \mathrm{pf} \pm 2 \%$, 500 vdc | 930005512 |
| CR 1-CR 4 | DIODE: Replacement Type 1N914 | 943083001 |
| Q1, Q2 | TRANSISTOR: Replacement Type 2N3011 | 943722002 |

Figure 3-12B.2. Adjustable Delay Multivibrator PAC, Model DM-336, Parts Location and Identification (Sheet l)

Electrical Parts List (Cont)

| $\begin{gathered} \text { Ref. } \\ \text { Desig. } \end{gathered}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| R1, R 5 | RESISTOR, VARIABLE, FILM: $10 \mathrm{~K} \pm 10 \%, 3 / 4 \mathrm{w}$ | 933300107 |
| R2, R6 | RESISTOR, FIXED, COMPOSITION: $1.0 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007049 |
| R 3, R 7 | $\begin{aligned} & \text { RESISTOR, FIXED, FILM: } \\ & 820 \text { ohms } \pm 2 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932114047 |
| R4, R 8 | RESISTOR, FIXED, COMPOSITION: $3.0 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007060 |

Figure 3-12B.2. Adjustable Delay Multivibrator PAC, Model DM-336, Parts Location and Identification (Sheet 2)

## SPECIFICATIONS

| Frequency of Operation (System) | Input Loading |
| :---: | :---: |
| $\begin{aligned} & \text { DC to } 5 \mathrm{mc} \text { or } \frac{0.75}{\text { Pulse Width }} \\ & \text { whichever is lower } \end{aligned}$ | 1 unit load each |
| Input Timing | Negation Output |
| $50 \mathrm{nsec}(\mathrm{min})$ pulse at logic ONE ( +1.5 v or more positive) | Negative pulse, activated on the positive (ZERO to ONE) transition of the input. |
| Assertion Output | Output Drive Capacity |
| Positive pulse, activated on the positive (ZERO to ONE) transition of the input. | $\begin{array}{ll}\text { Assertion: } & 8 \text { unit loads each } \\ \text { Negation: } & 7 \text { unit loads each }\end{array}$ |
| Circuit Delay (See Figure 3-12B.3) | Pulse Width Variation |
| $\begin{array}{ll}\text { Assertion: } & 60 \mathrm{nsec} \text { (typ) } \\ \text { Negation: } & 30 \mathrm{nsec} \text { (typ) }\end{array}$ | Pulse widths are not affected by supply voltage variation between $+5 v$ and $+6 v$. |
| $\frac{\text { Pulse Width Accuracy }}{\text { Output) }}$ (Assertion | Pulse Width Variation over Temp. Range ( $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ ) |
| Pulse widths under 100 nsec : $\pm 10 \mathrm{nsec}$ | Pulse widths between 50 nsec and 1000 nsec: $\quad \pm 4 \%$ (typ), $\pm 10 \%$ (max) |
| Pulse widths between 100 nsec and $1000 \mathrm{nsec}: \quad 12 \%$ (max) | $\begin{aligned} & \text { Pulse widths } 1000 \text { nsec and greater: } \\ & \pm 2 \%(t y p), \pm 5 \%(\max ) * \end{aligned}$ |
| Pulse widths longer than 1000 nsec : $6 \%(\max ) *$ | Current Requirements |
| Jitter | +6v: 100 ma (max) |
| $0.1 \%$ of pulse width (typ) | Recovery Time <br> Refer to Figure 3-12B. 3. |

*For pulses of $300 \mu \mathrm{sec}$ and over, a tantalum capacitor is recommended for maximum pulse width accuracy and temperature stability.

Recovery Time
(Refer to Figure 3-12B.3)

Handle Color Code
Yellow

Power Dissipation
0.60 w (max)


503

Input Pulse Width $\left(\mathrm{T}_{1}\right)$
$\mid$ Recovery Time $\left(\mathrm{T}_{2}, \mathrm{~T}_{5}\right)$

Assertion Circuit Delay ( $\mathrm{T}_{3}$ )
Negation Circuit Delay ( $\mathrm{T}_{4}$ )
Voltage (V)
$=50 \mathrm{nsec}(\mathrm{min})$
$=$ With Range Control:
150 nsec or $125 \%$ of output pulse width, whichever is greater (for $5 \%$ reduction in output pulse width)
200 nsec or $200 \%$ of output pulse width, whichever is greater (for $1 \%$ reduction in output pulse width)
$=60 \mathrm{nsec}$ (typ)
$=30 \mathrm{nsec}$ (typ)
$=3.5$ volts $(\mathrm{min})$

Figure 3-12B. 3. Timing of the Delay Multivibrator PAC, Model DM-336


Figure 3-12B. 4. Delay Multivibrator PAC, Model DM-336 Delayed Pulse Generator

EXPANDABLE NAND PAC, MODEL DN-335
The Expandable NAND PAC, Model DN-335 (Figures 3-13.1 and 3-13.2), contains six 3 -input NAND gates with nodes. Gate nodes can be connected to the diode cluster nodes of a DC-335 to expand the number of gate inputs.

Each gate performs the NAND function for positive logic, ( $+6 \mathrm{v}=\mathrm{ONE}, 0 \mathrm{v}=\mathrm{ZERO}$ ). For negative logic, it becomes a NOR gate.

Two of the six gates have disconnected collector load resistors which are available at the PAC terminals. Outputs of these gates can be tied together, using one load resistor, without decreasing the output drive capability.

A detailed description of the basic NAND circuit appears in Section II.

INPUT AND OUTPUT SIGNALS
Inputs. -- When all inputs to a gate are at +6 v or disconnected, the output is at ground. When any input is at ground, the output is +6 v .

Node. -- By connecting this point to the nodes of diode clusters, the number of gate inputs can be expanded. The connecting wire between nodes should not be cabled, and lead length should be kept under 3 inches.

Load. -- This point is internally connected through a collector load resistor to +6 v and is a collector termination for a collector output.

Collector Output. -- Every active collector output must be connected to a load or a standard gate output.

Output. -- Each output terminal is internally connected to a collector load resistor. If an output is connected to load points or other outputs, the output drive capability of the structure is reduced.

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | (Measured at +1.5 v , averaged over two stages) |
| Input Loading | $30 \mathrm{nsec}(\mathrm{max})$ |
| 1 unit load each | Current Requirements |
| Fan-In | +6v: $75 \mathrm{ma} \mathrm{(max}$ ) |
| Refer to Section II. | Power Dissipation |
| Output Drive Capability | 0.45w (max) |
| 8 unit loads | Handle Color Code |
| Outputs in Parallel | Red |



Figure 3-13.1. Expandable NAND PAC, Model DN-335, Schematic Diagram and Logic Symbol

Parts Location


531

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M3 | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100001 |

Figure 3-13. 2. Expandable NAND PAC, Model DN-335, Parts Location and Identification

## APPLICATIONS

The NAND gates operate on levels, pulses, or combinations of both. Two gates can be wired back-to-back to form a dc set-reset flip-flop.

The two gates with separate load outputs form standard NAND gates when the load and collector output terminals are connected. When the collector outputs of these gates are connected in parallel as in Figure 3-13.3, the AND-OR-INVERT function is performed.


Figure 3-13.3. Gates Used in Parallel

EXCLUSIVE-OR PAC, MODEL EO-335
The Exclusive-OR PAC, Model EO-335 (Figures 3-14.1 and 3-14.2), contains five independent gate structures and one NAND gate. Each gate structure, consisting of a pair of two-input NAND gates and an inverter, performs the AND-OR and the AND-OR-INVERT functions. Gate structures may be used to sense the exclusive-OR and equality functions of two double-ended binary inputs.

## INPUT AND OUTPUT SIGNALS

Inputs. -- The logical response of a gate structure to input combination is illustrated in Figure 3-14. 3.

Output 1 and Output 2. -- The two outputs from each gate structure are always opposite in polarity.

Output. -- The output of the single NAND gate is opposite in polarity to the input.

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | (Measured at +1.5 v , averaged over two stages) |
| Input Loading | Output l: $\quad 60 \mathrm{nsec}(\max )$ |
| 1 unit load each | Output 2: $\quad 30 \mathrm{nsec}$ (max) |
| Output Drive Capabilit | Output (NAND gate): 30 nsec (max) |
|  | Current Requirements |
| Output 1: 8 unit loads each |  |
| Output 2: 3 unit loads each | +6v: $130 \mathrm{ma} \mathrm{(max}$ ) |
| Output (NAND gate): 8 unit loads | Power Dissipation |
|  | 0.78 w (max) |
|  | Handle Color Code |
|  | Purple |

## APPLICATIONS

Two logical configurations for sensing the exclusive-OR and equality of two inputs are illustrated in Figure 3-14. 4.


Figure 3-14.1 Exclusive OR PAC, Model EO-335, Schematic Diagram and Logic Symbol

Parts Location


532

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :--- |
| Ml-M4 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100002 |

Figure 3-14.2. Exclusive OR PAC, Model EO-335, Parts Location and Identification


Figure 3-14.3. Logic of EO-335 Gate Structure


Figure 3-14.4. Exclusive OR and Equality Functions

GATED FLIP-FLOP PAC, MODEL FA-335

The Gated Flip-Flop PAC, Model FA-335 (Figures 3-i5. i and 3-i5. 2) contains four independent flip-flops. A versatile input structure allows control from a variety of levels and pulses. Typical applications are storage, counting and shifting, and control.

A detailed description of the basic $\mu$-PAC flip-flop circuit appears in Section II.

## INPUT AND OUTPUT SIGNALS

DC Set and DC Reset. -- A signal at logic ZERO for 80 nsec or longer on a dc set (or reset) input will set (or reset) the flip-flop.

Common Reset. -- A signal at logic ZERO for 80 nsec or longer on the common reset input clears all four stages simultaneously.

Set Control and Reset Control. -- Logic ONE is the enabling level on the control inputs. Refer to Section II for detailed information on flip-flop timing and control.

Clock. -- The flip-flop changes state on the negative (ONE to ZERO) transition of the clock input.

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | Clock input to set or reset output 60 nsec (max) |
| Input Loading | DC set input to dc set output, or dc |
| DC inputs: $\quad 2 / 3$ unit load each | reset input to reset output $80 \mathrm{nsec}(\mathrm{max}$ ) |
| Control inputs: 1 unit load each | DC set input to reset output, or dc reset |
| Common reset: 3 unit loads | input to set output |
| Clock: $\quad 1$ unit load each | 60 nsec (max) |
| Output Drive Capability | Current Requirements |
| 8 unit | +6v: $100 \mathrm{ma} \mathrm{(max}$ ) |
|  | Power Dissipation |
|  | 0.60w (max) |
|  | Handle Color Code |
|  | Blue |

## APPLICATIONS

The FA- 335 can be used as a counter (Figure 3-15.3) or as a shift register (Figure 3-15.4) The method of parallel information drop-in is shown in Figure 3-15.5. Data may be transferred to the flip-flop with a single-ended signal by first resetting all stages, then setting the appropriate ones. For double-ended data transfer, complementary signals applied to the dc set and dc reset inputs set the flip-flop to the appropriate state in one operation.


Note: Refer to Figure 3-15.1A for PACs with Ser. Nos. 831 and beyond

Figure 3-15.1. Gated Flip-Flop PAC Model FA-335, Schematic Diagram and Logic Symbol

Parts Location


Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1 - M4 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit | $950 \quad 100 \quad 004$ |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |

Figure 3-15-2. Gated Flip-Flop PAC, Model FA-335, Parts Location and Identification

Note: Refer to Figure 3-15.2A for PACs with Ser. Nos. 831 and beyond


Figure 3-15.3. Gated Flip-Flop PAC, Model FA-335, Counter Operation


Figure 3-15.4. Gated Flip-Flop PAC, Model FA-335, Shift Register Operation


Figure 3-15.5. Gated Flip-Flop PAC, Model FA-335, Parallel Information Drop-In


## Parts Location



Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M4 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit | $950 \quad 100 \quad 004$ |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| R1 | RESISTOR, FIXED, COMPOSITION: $22 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007081 |
| R2-R9 | RESISTOR, FIXED, COMPOSITION: $51 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007090 |

Figure 3-15.2A. Gated Flip-Flop PAC, Model FA-335 (Ser. No. 831 and beyond) Parts Location and Identification

3-16 BASIC FLIP-FLOP PAC, MODEL FF-335
The Basic Flip-Flop PAC, Model FF-335 (Figures $3=16.1$ and 3-16.2), contains eight independent flip-flop circuits. Each circuit is formed by two separate NAND gates wired back to back internally. The output of one gate is connected to the input of the other. A detailed description of the NAND circuit is contained in Section II. Figure 3-16.3 illustrates the logic operation. Each stage of the FF-335 has a dc set and a dc reset input, and a set and reset output.

## INPUT AND OUTPUT SIGNALS

DC Set and DC Reset. -- A signal at logic ZERO (ground) for 60 nsec or longer on either input will set or reset the flip-flop.

## SPECIFICATIONS

| Frequency of Operation (System) | Output Drive Capability |
| :---: | :---: |
| DC to 5 mc | 7 unit loads each |
| Input Loading |  |
|  | Circuit Delay |
| DC inputs: l unit load each | $60 \mathrm{nsec}(\max )$ |
| DC Set and Reset Timing |  |
|  | Current Requirements |
| $60 \mathrm{nsec}(\mathrm{min})$ at logic ZERO to set or reset | $1+6 \mathrm{v}$ : 100 ma (max) |
| Handle Color Code | Power Dissipation |
| Blue | 0.60 w (max) |

## APPLICATIONS

The FF-335 PAC is used for economical implementation of logic operations, such as input-output registers, storage and buffering applications. Control of data into and out of the register can be easily accomplished by using gating PACs in the $\mu$-PAC line. Figure 3-16.4 illustrates how an FF-335 stage can be used for data storage, with inputs and outputs from several locations.


Figure 3-16.1. Basic Flip-Flop PAC, Model FF-335,
Schematic Diagram and Logic Symbol

Parts Location


534

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Ml-M4 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100002 |

Figure 3-16.2. Basic Flip-Flop PAC, Model FF-335, Parts Location and Identification


Figure 3-16.3. Basic Flip-Flop PAC, Model FF-335, Logic Operation


Figure 3-16.4. Basic Flip-Flop PAC, Model FF-335, Input and Output Logic

## 3-1.7 TAPER PIN JUMPER LEAD SET, MODEL JT-330

The Taper Pin Jumper Lead Set, Model JT-330, contains 420 assorted jumper leads for use on $\mu$-BLOCs with taper pin connectors. The leads are composed of plastic insulated No. 24 AWG stranded wire with gold-plated AMP No. 53 series taper pins at each end.

The selection of lead lengths and colors is based upon experimentation in wiring, tracing signals, and troubleshooting digital equipment.

Assorted jumper leads are described in Table 3-17.1 along with a recommended color code for each PAC type. The colors apply to the PAC outputs.

Table 3-17.1. Jumper Lead Set

| Wire <br> Color | Quantity (Per Lead Length*) |  |  |  | Quantity <br> (Per Color) | Recommended <br> PAC Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 35 | 35 | 30 | 15 |  | Flip-flops |
| Red | 35 | 35 | 30 | 15 | 115 | Gates |
| Yellow | 25 | 25 | 20 | 10 | 80 | Amplifiers, input/ <br> output circuits |
| Orange | 10 | 10 | 5 | 5 | 30 | Clocks, one-shots |
| White | 10 | 10 | 5 | 5 | 30 | Miscellaneous |
| Black | 30 | 20 | - | - | 50 | (Ground) |
| Total | 145 | 135 | 90 | 50 | 420 |  |

*Length is from tip to tip of taper pins

3-17A NEGATIVE LOGIC LEVEL CONVERTER PAC, MODEL LC-335
The Negative Logic Level Converter PAC, Model LC-335 (Figures 3-17A. 1 and 3-17A.2), contains 10 independent converter circuits. The $N$-input accepts a negative logic signal (i.e., logic ONE is a negative voltage) for conversion into a standard $\mu$-PAC positive logic signal. The $\mu$-input uses a $\mu$-PAC signal to control or gate the negative logic signal. When the circuit is enabled, there is no logic inversion from the converting input to the output. The operation of the circuit is summarized in Tables 3-17A.1 and 3-17A.2.

Table 3-17A.1.
Logic Truth Table

| Negative <br> Logic | $\mu$ | Positive <br> Logic |
| :---: | :---: | :---: |
| N | 0 | Output |
| 0 | 1 | 1 |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 1 | 1 |  |

For the N -input: Logic ZERO $=0.0 \mathrm{v}$ to -1.5 v
Logic ONE $=-2.8 \mathrm{v}$ to -15 v (or not connected)
For the $\mu$-input: Logic ZERO $=0.0 \mathrm{v}$ to +1.2 v
Logic ONE $=+3.0 \mathrm{v}$ to +6.3 v (or not connected)
Table 3-17A. 2.
Voltage Truth Table
(With Nominal Voltages)

| $N$ | $\mu$ | Output |
| :---: | :---: | :---: |
| $0 v$ | $0 v$ | $+6 v$ |
| $0 v$ | $+6 v$ | $0 v$ |
| $-6 v$ | $0 v$ | $+6 v$ |
| $-6 v$ | $+6 v$ | $+6 v$ |

## CIRCUIT FUNCTION

Each level converter consists of a standard NAND gate microcircuit and a level shifter. The converting input ( $N$ ) drives the emitter of a common base transistor whose base is referenced to -2 v . When a $\operatorname{logic}$ ZERO $(0 \mathrm{v})$ is applied to this input, the emitter of transistor Ql becomes more positive than the base and Ql is turned off. This is interpreted as a logic ONE at the NAND gate input. When the converting input is a ONE (negative voltage or not connected), Ql is turned on, causing the NAND gate output to be +6 v .

SPECIFICATIONS

| Frequency of Operation (System) | Output Drive Capability |
| :---: | :---: |
| DC to 5 mc | 8 unit loads each |
| Input Logic Levels | Conversion Circuit Delay |
| Refer to Table 3-17A.1 | (measured from -1.5 v of the input to +1.5 v of the output) |
| Input Loading | Positive-going input: 65 nsec (max) |
| N-input: 2 ma | Negative-going input: 45 nsec (max) |
| $\mu$-input: 1 unit load | Handle Color Code |
| Current Requirements | Red |
| +6v: 125 ma (max) |  |
| -6v: 35 ma (max) |  |
| Power Dissipation |  |
| 0.96w (max) |  |

## APPLICA TIONS

The LC - 335 PAC can be used when converting signals from an S-PAC or H-PAC system to a standard $\mu$-PAC system. This is accomplished by applying the external signal to the N -input; a $\mu$-PAC signal will appear at the output. A control signal from within the $\mu$-PAC system can be applied to the $\mu$-input to gate the external signal (a ONE enables and a ZERO inhibits). If no control is required, the $\mu$-input should be left disconnected.

Each circuit can be used as an inverter for $\mu$-PAC signals by using the $\mu$-input and grounding the N -input.


## Parts Location




Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M2 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit | 950100002 |
| M3 | MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit | 950100002 |
| C1, C2 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930313006 |
| CR1-CR10 | DIODE: Replacement Type 1N914 | 943083001 |
| Q1-Q10 | TRANSISTOR | 943722002 |
| R1-R10 | RESISTOR, FIXED, FILM: <br> 2. $26 \mathrm{~K} \pm 2 \%$, $1 / 8 \mathrm{w}$ | 932113218 |
| R11 | RESISTOR, FIXED, FILM: 442 ohms $\pm 2 \%, 1 / 8 w$ | 932113132 |
| R12 | RESISTOR, FIXED, FILM 147 ohms $\pm 2 \%, 1 / 8 \mathrm{w}$ | 932113109 |

Figure 3-17A.2. Negative Logic Level Converter PAC, Model LC-335, Parts Location and Identification

LAMP DRIVER PAC, MODEL LD-330
The Lamp Driver PAC, Model LD-330 (Figures 3-18.1 and 3-18.2), contains 12 independent transistor-driver circuits. The circuit operates from standard $\mu-\mathrm{PAC}$ signals. Each circuit is capable of switching up to 70 ma of current from a positive supply of up to 20 v .

## CIRCUIT FUNCTION

Each driver circuit is composed of a single-input NAND gate microcircuit which drives an output transistor. When the input to the circuit is a ZERO ( 0 v ), the transistor is turned on and the output will be at ground. When the input is a ONE, the transistor is turned off, and the output will be the same as the external positive supply voltage. The operation is summarized in Table 3-18.1.

The peak or maximum in-rush current on the output transistor must be limited to 150 ma . If the load (such as a lamp) does not limit the initial current, then an external series resistor must be used between the driver and the external voltage source.

Table 3-18.1
Truth Table

| Input | Output | External Lamp |
| :---: | :---: | :---: |
| 0 v | 0 v | Lamp on |
| +6 v | External supply <br> voltage | Lamp off |

## INPUT AND OUTPUT SIGNALS

Input. -- This point is a NAND gate input.
Output. -- This point is connected to the positive terminal of an external load.
Return. -- This point should be connected to the negative side of the external supply voltage.

SPECIFICATIONS

Frequency of Operation
DC to 100 kc (max)
Input Loading
1 unit load
Current Requirements
$1+6 \mathrm{v}: 130 \mathrm{ma}(\max )$
Power Dissipation
0.78 w (max)

## APPLICATIONS

Figure 3-18.3 illustrates a typical application, using the LD-330 to drive a remote lamp. The circuit is shown operating at 10 v with approximately 40 ma . An external 200ohm resistor limits the peak in-rush current to 90 ma when the lamp is cold. As the lamp draws current, it heats up until the filament reaches its quiescent resistance of 250 ohms.

NOTE
When a circuit is being used to drive an indicator lamp, an external series resistor must be used to limit the peak current to 150 ma .


Parts Location

535

| Ref. <br> Desig. | Electrical Parts List |  |
| :--- | :--- | :--- |
| Ml-M3 | Description | 3C Part No. |
| Cl | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, ~ 50 ~ v d c ~$ |  |
| TRANSISTOR |  |  |

Figure 3-18.2. Lamp Driver PAC, Model LD-330, Parts Location and Identification


Figure 3-18.3. Lamp Driver PAC, Model LD-330, Driving a Remote Lamp

3-18A HIGH-DRIVE LAMP DRIVER PAC, MODEL LD-331
The High-Drive Lamp Driver PAC, Model LD-33i (Figures 3-18A. 1 and 3-18A. 2), contains eight independent lamp driver circuits, each of which is capable of switching up to 300 ma of current from a positive supply of up to 35 v . The circuit operates from standard $\mu$-PAC signals.

## CIR CUIT FUNCTION

Each driver circuit is composed of a microcircuit dual-input NAND gate which drives a discrete output transistor. The filament lamp is connected in series between the collector of the transistor (Output) and the external positive supply voltage.

When the output of the NAND gate is a ONE $(+6 v)$, the transistor is turned on and the lamp illuminated. When the output of the NAND gate is a ZERO ( 0 v ), the transistor is turned off and the lamp extinguished.

## INPUT AND OUTPUT SIGNALS

Input. -- This point is a NAND gate input.
Output. -- The external lamp is connected in series between this point and the positive terminal of an external supply.

Return. -- This point should be connected to the negative side of the external supply voltage.

## SPECIFICATIONS

Frequency of Operation
Output Drive Capability
DC to $10 \mathrm{kc}(\max )$
300 ma at 35 v
Input Loading
Current Requirements
1 unit load each
| $+6 \mathrm{v}: 200 \mathrm{ma}$ (max)
Handle Color Code
Power Dissipation
Orange

1. 2 w (max)

## APPLICATIONS

The LD-33l can be used to drive remote lamp or resistive loads up to 300 ma from a positive external supply of up to 35 v .

(I)
(1) PIN Number of pac
-12 PIN NUMBER OF MICROCIRCUIT M2 REFERENCE DESIGNATION OF
MICROCIRCUIT

B3075

INPUTS



LOGIC SYMBOL

Figure 3-18A.1. High-Drive Lamp Drive PAC, Model LD-331, Schematic Diagram

Parts Location


3334

Electrical Parts List

| Ref Desig | Description | 3C Part No. |  |  |
| :---: | :---: | :---: | :---: | :---: |
| M1, M2 | MICROCIR CUIT : <br> F-02, quad NAND gate integrated circuit | 950 |  | 002 |
| C 1 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930 |  | 016 |
| Q1-Q8 | TRANSISTOR: Replacement Type 2N2351A | 943 | 745 | 002 |
| R1-R8 | RESISTOR, FIXED, COMPOSITION: 430 ohms $\pm 2 \%, 1 / 4 w$ | 932 |  |  |

Figure 3-18A. 2. High-Drive Lamp Driver PAC, Model LD-331, Parts Location and Identification

3-18B NEGATIVE LOGIC LEVEL DRIVER PAC, Model LD-335
The Negative Logic Level Driver PAC, Model LD-335 (Figures 3-18B. 1 and
3-18B.2), contains eight identical circuits that convert standard $\mu$-PAC signal levels $(+6 v$ and 0 v ) to negative logic levels ( 0 v and -v ). The negative voltage output is -25 v at 60 ma maximum per circuit, and the voltage input is common to all circuits. Logically, each circuit acts as a two-input AND gate followed by a level shifter ( +6 v and 0 v to 0 v and -v ).

## CIRCUIT FUNCTION

Each driver circuit is composed of a microcircuit dual-input NAND gate which drives a discrete output transistor. When the output of the NAND circuit is a ZERO the transistor is turned on, and the output will be at ground. When the output of the NAND is a ONE the transistor is turned off and the output will be the same as the external negative supply.

NOTE

The LD-335 PAC occupies two slots in a solderless-wrap BLOC and one slot in a taper-pin BLOC.

## SPECIFICATIONS

Frequency of Operation (system)
DC to 4 mc
Input Loading
1 unit load each
Output Drive Capability
60 ma each at $25 v$
Output Timing

Current Requirements
+6v: 200 ma (max)
-6v: $\quad 40 \mathrm{ma}$ (max)
(plus external voltage supply of -25 v (max) at $0.6 \mathrm{amp}(\max )$ )

## Power Dissipation

1. 44 w (max)

Rise time (positive slope): $2 \mathrm{~ns} / \mathrm{v}(t y p)$ Handle Color Code Fall time (negative slope): $200 \mathrm{~ns}(\mathrm{typ})$ Orange

## APPLICATIONS

The LD- 335 PAC can be used as follows.
a. To convert signals from a $\mu$-PAC system to an S-PAC or an H-PAC system.
b. To drive low current filament lamps with ratings up to 40 ma

NOTE
When the LD-335 is driving S-PAC or H-PAC systems or any system which uses clamped logic, it is recommended that pin 31 be connected to the collector pull-up voltage rather than the lower logic voltage. This will improve the fall time for 5 MC operation.



LOGIC SYMBOL and Logic Symbol

Parts Location


A 335 :
Figure 3-18B. 2. Negative Logic Level Driver PAC, Model LD-335, Parts Location and Identification (Sheet l)

Electrical Parts List

| Ref Desig | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1, M2 | MICROCIRCUIT : <br> F-02, quad NAND gate integrated circuit | 950100002 |
| CR1-CR24 | DIODE: Replacement Type lN914 | 943083001 |
| Q1-Q8 | TRANSISTOR: Replacement Type 2N3906 | 943746001 |
| $\begin{aligned} & \text { R1-R4, } \\ & \text { R13-R16 } \end{aligned}$ | $\begin{aligned} & \text { RESISTOR, FIXED FILM: } \\ & 510 \text { ohms } \pm 2 \%, \mathrm{l} / 4 \mathrm{w} \end{aligned}$ | 932114042 |
| $\begin{aligned} & \text { R } 5-\mathrm{R} 8 \\ & \mathrm{R} 17-\mathrm{R} 20 \end{aligned}$ | RESISTOR, FIXED, FILM: $\text { 1. } 3 \mathrm{~K} \pm 2 \%, \quad 1 / 4 \mathrm{w}$ | 932114052 |
| $\begin{aligned} & \text { R9-R12, } \\ & \text { R21-R24 } \end{aligned}$ | RESISTOR, FIXED, WIREWOUND: <br> 825 ohms $\pm 3 \%$, l/2w | 932209145 |

Figure 3-18B. 2. Negative Logic Level Driver PAC, Model LD-335, Parts Location and Identification (Sheet 2)

## 3-19

MASTER CLOCK PAC, MODEL MC-335
The Master Clock PAC, Model MC-335 (Figures $3=19.1$ and 3-19.2), contains a crystal-controlled oscillator, a pulse shaper, and a pulse amplifier. The standard operating frequency of the MC-335 is 5 mc but this PAC can be modified to operate at any specified frequency between 200 kc and 5 mc . The $\mathrm{MC}-335$ is prewired to provide negation pulse outputs through one section of a power amplifier microcircuit. The other section may be connected in series with the negation output to provide an assertion pulse. The assertion output pulse is continuously adjustable between 45 and 200 nsec .

Additional control is provided to inhibit the shaper outputs. Connections for an external frequency source and a sync output are available at the PAC connector.

## CIRCUIT FUNCTION

Oscillator Circuit. -- The frequency generating section of the MC-335 is a twotransistor series mode circuit. An external frequency source can drive the PAC, provided the crystal is removed. The oscillator is dc-coupled to the pulse shaper.

Pulse Shaper.-- The pulse shaper is a nonsaturating current mode circuit which produces the desired pulse width. The pulse shaper can vary pulse width between 45 and 200 nsec by means of a built-in potentiometer-capacitor network. The potentiometer allows continuous pulse width adjustment over a $5: 1$ range. Increased pulse width can be obtained by replacing the capacitor with various values indicated in Table 3-19.1. The minimum pulse width is 45 nsec , and the maximum is 50 percent of the oscillator time period.

Table 3-19.1.
Pulse Widths with Replacement Capacitors

| Pulse Width Range* | Value of Capacitor <br> (Replacing C4) |
| :---: | :---: |
| 45 nsec to 200 nsec | None |
| 200 nsec to $1 \mu \mathrm{sec}$ | 130 pf |
| $1 \mu \mathrm{sec}$ to $5 \mu \mathrm{sec}$ | 680 pf |
| $5 \mu \mathrm{sec}$ to $25 \mu \mathrm{sec}$ | 3600 pf |
| $25 \mu \mathrm{sec}$ to $125 \mu \mathrm{sec}$ | $0.018 \mu \mathrm{f}$ |

*There will be a 5 percent minimum overlap on both ends of all ranges.

External Frequency Control. -- The MC-335 may be driven with either sine wave or pulse signals from an external source. For this mode of operation, crystal Yl and capacitor C5 must be removed. Connect a sine wave input signal to external input 2 (pin 10). For pulse operation, connect the pulse input signal to external input 1 (pin 14), and connect a jumper across pins 12 and 10. Refer to the PAC specifications for input signal requirements.

Synchronous Clock Control. -- Synchronous start/stop control of the MC-335 prevents pulse-splitting at the pulse amplifier outputs and requires a clocked flip-flop. The flip-flop used in conjunction with the synchronous output will synchronously start and stop the MC-335 (refer to Figure 3-19.3).

Gated Input. -- This point is a power amplifier microcircuit input. When both gated inputs are at logic ONE or not connected, the pulses from the clock appear at the output. When either gated input is at logic ZERO, output pulses are inhibited.

NOTE
The MC-335 occupies two slots in a solderless-wrap BLOC and one slot in a taper-pin BLOC.

## SPECIFICATIONS

Oscillator Circuit
Frequency of Operation
200 kc to 5 mc
Input Loading
Gated input: 2 unit loads each
Frequency Accuracy
$0.01 \%$
Frequency Stability
$0.005 \%$
External Frequency Input
External input 2 (sine wave): 200 kc to 5 mc $\pm 1.5 \mathrm{v}$ (min)
$\pm 3.0 \mathrm{v}$ (max)
input impedance 500 ohms
External input 1 (pulse): less than 1 cps to 5 mc
3 v (min)
pulse width $50 \mathrm{nsec}(\mathrm{min})$
fall time $\quad 30 \mathrm{nsec}(\max )$
Output Drive Capability
Negation output: 25 unit loads
Sync output: 2 unit loads

```
    Pu'lse Width Stability
    Temperature: }\quad\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to +55 年 C
    Voltage: 5.1v to 6.3v
    Assertion pulse > 200 nsec: }\pm2% (typ
    For 50 nsec pulse: }\pm3\textrm{nsec}(typ
Power Amplifier Circuit
    Frequency of Operation (System)
    DC to 5 mc
    Input Loading
    2 unit loads each
    Output Drive Capability
    25 unit loads
    Circuit Delay
    (Measured at +l.5v, averaged
        over two stages)
    30nsec (max)
MC-335 PAC
```

    Current Requirements
    +6 v : \(80 \mathrm{ma}(\max )\)
    -6v: 40 ma (max)
    Power Dissipation
    0.72 w (max)
    Handle Color Code
    Yellow
    

Figure 3-19.1. Master Clock PAC,

## Parts Location

Board A


Board B


Figure 3-19.2. Master Clock PAC, Model MC-335, Parts Location and Identification (Sheet lof 2)

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1 | MICR OCIR CUIT: F-03, power amplifier integrated circuit | 950100003 |
| $\mathrm{Cl}, \mathrm{C} 2, \mathrm{C} 6$ | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| C3 | CAPACITOR, FIXED, MICA DIELECTRIC: $51 \mathrm{pf} \pm 5 \%, 500 \mathrm{vdc}$ | 930005616 |
| C4 | CAPACITOR, FIXED, MICA DIELECTRIC: $30 \mathrm{pf} \pm 2 \%$, 500 vdc | 930005510 |
| C5 | CAPACITOR, FIXED MICA DIELECTRIC: $300 \mathrm{pf} \pm 2 \%, 500 \mathrm{vdc}$ | 930005534 |
| $\begin{aligned} & \text { CR1-CR4, } \\ & \text { CR6, CR } 7 \end{aligned}$ | DIODE: Replacement Type 1N914 | 943083001 |
| CR 5 | DIODE: Replacement Type FD777 | 943088001 |
| CR 8 | DIODE: Replacement Type 1N702A | 943102004 |
| L1, L2 | COIL, R.F.: $6.8 \mu \mathrm{~h}, \pm 10 \%$ | 939207023 |
| Q1-Q7 | TRANSIS TOR | 943722002 |
| R1 | RESISTOR, FIXED, COMPOSITION: $2 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007056 |
| R2 | RESISTOR, FIXED, COMPOSITION: 360 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007038 |
| R3 | RESISTOR, FIXED, COMPOSITION: 750 ohms $\pm 5 \%$, l/ 4 w | 932007046 |
| R 4 | $\begin{aligned} & \text { RESISTOR, FIXED, FILM: } \\ & \quad 1 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932114049 |
| R 5 | $\begin{aligned} & \text { RESISTOR, VARIABLE: } \\ & 10 \mathrm{~K} \pm 10 \%, 3 / 4 \mathrm{w} \end{aligned}$ | 933300107 |
| R6 | $\begin{aligned} & \text { RESISTOR, FIXED, FILM: } \\ & 1.5 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932114053 |
| R7,R9,R12,R14 | RESISTOR, FIXED, COMPOSITION: <br> $1 \mathrm{~K} \pm 5 \%$, $1 / 4 \mathrm{w}$ | 932007049 |
| R8,R16 | RESISTOR, FIXED, COMPOSITION: 62 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007020 |
| $\begin{aligned} & \text { R10, R11, R15, } \\ & \text { R17 } \end{aligned}$ | RESISTOR, FIXED, COMPOSITION: 510 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007042 |
| R13 | $\begin{aligned} & \text { RESISTOR, FIXED, FILM: } \\ & 360 \text { ohms } \pm 2 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932114038 |
| R18,R19 | RESISTOR, FIXED, COMPOSITION: <br> 27 ohms $\pm 5 \%$, l/4w | 932007011 |
| Yl | CR YSTAL, UNIT QUARTZ: 200 kc to 5 mc | 961002204 |

Figure 3-19.2. Master Clock PAC, Model MC-335, Parts Location and Identification (Sheet 2 of 2)


569
Figure 3-19. 3. Master Clock PAC, Model MC-335, Synchronous Clock Control

MULTIVIBRA TOR CLOCK PAC, MODEL MV-335
The Multivibrator Clock PAC, Model MV-335 (Figures 3-20.1 and 3-20.2), contains a self-starting, free-running multivibrator, a pulse shaper and a pulse amplifier. The MV-335 functions primarily as a variable frequency clock source. The frequency of operation is from 200 kc to 5 mc in two overlapping ranges. Lower frequencies are obtainable with the addition of external capacitors on standoff terminals located on the PAC.

The MV-335 is prewired to provide negation pulses through a standard power amplifier microcircuit. In addition, the PAC provides an oscillator inhibit which is internally wired to provide synchronous start/stop capability from external asynchronous signals. A logic ONE level will inhibit the oscillator, and a ZERO level will enable the oscillator.

NOTE
The OSC INHIBIT input, pin 9 , must be at GND in order to generate pulses.

The PAC also contains an independent power amplifier.

## CIRCUIT FUNCTION

Multivibrator Circuit. -- The multivibrator is a free-running, self-starting circuit with an operating frequency dependent upon the value of the timing capacitor C4. The basic frequency range of the multivibrator is 1 mc to 5 mc . Jumpering pin 2 to pin 4 will place C 5 in parallel with C 4 and reduce this range from l mc to 200 kc . Additional ranges are obtainable by replacing C4 with other values listed in Table 3-20.1. Potentiometer Rl0, mounted on the PAC, permits continuous variation of frequency within the selected range.

Pulse Shaper Circuit. -- The pulse shaper is a current mode nonsaturating circuit which is dc-coupled to the multivibrator by transistor Q6. Pulse widths can be varied by means of a built-in potentiometer-capacitor network. Potentiometer R17 allows continuous pulse width adjustment between 45 nsec and 200 nsec . The pulse width minimum is 45 nsec and the maximum is 50 percent of the time period. Increased pulse width, beyond that standard range, may be obtained by replacing capacitor C8 with associated values listed in Table 3-20.2.

Gated Input. -- This point is a power amplifier microcircuit input. When the gated input is at logic ONE, or not connected, the pulses from the oscillator appear at the output. When the input is at logic ZERO, output pulses are inhibited.

NOTE
The MV-335 PAC occupies two slots in a solderless-wrap BLOC and one slot in a taper-pin BLOC.


## Parts Location

Board A


Figure 3-20.2. Multivibrator Clock PAC, Model MV-335, Parts Location and Identification (Sheet 1 of 2)

Electrical Parts List


Figure 3-20.2. Multivibrator Clock PAC, Model MV-335, Parts Location and Identification (Sheet 2 of 2)

Table 3-20. 1.
Frequency Ranges with Replacement Capacitors

| MV-335 <br> Frequency Range $*$ | Value of Capacitor <br> (Replacing C 4) |
| :--- | :--- |
| 5.5 mc to 1.25 mc | None |
| 1.25 mc to 200 kc | None (Jumper pin 2 to 4 ) |
| 200 kc to 40 kc | $0.012 \mu \mathrm{f}$ |
| 40 kc to 8 kc | $0.056 \mu \mathrm{f}$ |
| 8 kc to 1.5 kc | $0.33 \mu \mathrm{f}$ |
| 1.5 kc to 0.3 kc | $1.5 \mu \mathrm{f}$ |
| 370 to 45 cps | $6.8 \mu \mathrm{f} *$ |
| 54 to 6 cps | $56 \mu \mathrm{f} *$ |
| 132.5 | $220 \mu \mathrm{f} \% *$ |

Table 3-20. 2.
Pulse Widths with Replacement Capacitors

| Pulse Width Range* | Value of Capacitor <br> (Replacing C8) |
| :--- | :--- |
| 45 nsec to 200 nsec | None |
| 200 nsec to $1 \mu \mathrm{sec}$ | 130 pf |
| $1 \mu \mathrm{sec}$ to $5 \mu \mathrm{sec}$ | 680 pf |
| $5 \mu \mathrm{sec}$ to $25 \mu \mathrm{sec}$ | 3600 pf |
| $25 \mu \mathrm{sec}$ to $125 \mu \mathrm{sec}$ | $0.018 \mu \mathrm{f}$ |

## SPECIFICATIONS

## Multivibrator Circuit

| Input Loading | Temperature Stability |
| :---: | :---: |
| Gated input: 2 unit loads | ```Oscillator frequency from 0}\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to }+55\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ : 4% (typ)``` |
| Frequency Range | Pulse width stability of assertion pulse $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C} .4 \%$ (typ) |
| 5 mc to 200 kc in two overlapping ranges | 50 nsec pulse: $\pm 3 \mathrm{nsec}(t y p)$ |
| 200 kc to less than 5 cps with capacitor changes | Voltage Stability |
| Potentiometer range, 5:1 | Oscillator from 5.1v to 6.3v: 10\% |
| Output Drive Capability | Pulse width for 50 nsec pulses: $20 \%$ |
| 25 unit loads | Pulse width > 200 nsec pulses: $5 \%$ |

* There will be a 5 percent minimum overlap on both ends of all ranges.
** The frequency range can be extended down to as low as 2.5 cps , but the capacitor required will probably require additional PAC slot spaces due to the component height restriction.

Power Amplifier

Frequency of Operation (System)
DC to 5 mc
Input Loading
2 unit loads each
Output Drive Capability
25 unit loads
MV-335 PAC
Current Requirements
+6v: 110 ma (max)
-6v: $\quad 50$ ma (max)
Power Dissipation
0.96 w (max)

Circuit Delay
(Measured at +1.5 v , averaged over two stages)
$30 \mathrm{nsec}(\max )$

Handle Color Code
Yellow

## 3-21 OCTAL/DECIMAL DECODER PAC, MODEL OD-335

The Octal/Decimal Decoder PAC, Model OD-335 (Figures 3-21.1 and 3-21.2), contains a prewired binary-to-octal decimal decoder and two additional independent NAND gates to expand the matrix for BCD-to-decimal decoding. The octal matrix is composed of eight NAND gates and has nine input lines and eight output lines. Of the nine inputs, six accept both polarities of a three-bit binary number. The three additional input lines expand the matrix from 8 to 16,32 , or 64 outputs by using additional OD-335 PACs (Figure 3-21.3). If a 64 -output matrix is not required, one or more of these additional input lines can be used for strobing or sampling of the matrix.

The BCD-to-decimal decoder uses the octal matrix for the output lines 0 through 7 and two independent NAND gates, included on the PAC, for output lines 8 and 9. The two independent gates can be used when BCD-to-decimal decoding is not required.

Octal Matrix. -- Each of the gates in the octal matrix has a total of six inputs. Three of these inputs recognize a discrete binary number from 000 through 111. For an example, the three inputs, $\overline{2}^{0}, 2^{l}$, and $2^{2}$ would drive output line 6 (pin 16 ). The remaining three inputs are common to all eight gates. The six inputs to any gate must be a ONE to activate the gate output. An output line is activated when it is at ZERO (ground). Since inputs $\mathrm{X}, \mathrm{Y}$, and Z form three common and direct inputs to all eight gates, these inputs must be ONEs (+6v or disconnected) to have one of the eight output lines activated.

BCD-to-Decimal Decoder. -- The BCD-to-decimal decoder consists of the octal matrix and the two additional NAND gates (Figure 3-2l.4). If the OD-335 is connected in this manner, four binary-coded-decimal bits with both polarities are required. If binary numbers 10 through 15 are forbidden, or if ambiguous outputs resulting from these numbers are permitted, then only the most and least significant bits are required as inputs to gates 8 and 9.

Strobing. -- Provision is made to permit strobing or sampling of the matrix. Strobing is accomplished by applying a positive pulse to input X, Y, or Z. Prior to the pulse, when the input is a ZERO, the matrix is inhibited and all output lines are ONEs. During the positive pulse, one of the lines is activated and becomes a ZERO. The three common inputs to the octal matrix can be used as separate strobe lines to gate a strobing function.

The OD-335 decodes any combination of binary bits. As the inputs to the PAC change, one or more of the outputs can be transiently selected. For example, a binary counter in changing from 0111 to 1000 passes briefly through states 0110,0100 , and 0000. These transitory states can cause brief negative spikes at the corresponding output lines of the PAC. To eliminate the spikes, the decoder should be inhibited during the transition of the driving register.

A detailed description of the NAND circuit is given in Section II.

INPUT AND OUTPUT SIGNALS
Binary Inputs $\overline{2}^{0}$ through $2^{2}$. -- These six input lines are driven by the assertion and negation levels of a three-bit binary number.

Common Inputs $\mathrm{X}, \mathrm{Y}$, and Z . -- Applying ZERO to any one of these common inputs inhibits the octal matrix. This feature is useful in applications requiring multioctal matrices, BCD-to-decimal decoding, and strobing.

Outputs 0 through 7. -- An output is active or selected when at ground.

## SPECIFICATIONS

> Frequency of Operation (System)

DC to 5 mc
Input Loading
Binary-to-Octal and Multioctal Matrices

| 8 output decoder (3 bits): | 3 unit loads each |
| :--- | :--- |
| 16 output decoder ( 4 bits ): | 4 unit loads each |
| 32 output decoder (5 bits): | 7 unit loads each |
| 64 output decoder (6 bits): | 14 unit loads each |

BCD-to-Decimal Decoder
Binary bits $2^{0}$ and $\overline{2}^{-0}$ : 4 unit loads each
Binary bits $2^{1}, \overline{2}^{1}, 2^{2}$, and $\overline{2}^{2}$ : 3 unit loads each
Binary bit $2^{3}$ : 2 unit loads
Binary bit $\overline{2}^{3}$ : $\quad 5$ unit loads
Independent NAND Gates
1 unit load each
Output Drive Capability
8 unit loads
Circuit Delay
(Measured at +1.5 v , averaged over two stages)
33 nsec (max) (30 nsec for gate plus 3 nsec for diode cluster)
Current Requirements
+6v: $125 \operatorname{ma}(\max )$
Power Dissipation
0.75 w (max)

Handle Color Code
Purple

## APPLICATIONS

Matrices for decoding 16 , 32 , or 64 outputs are formed by using two, four, or eight OD-335 PACs, respectively. All but the one matrix containing the significant output line must be inhibited. In a 64 -output matrix, seven of the eight octal matrices must be inhibited for unique activation of one of the 64 output lines. The seven matrices are inhibited by applying a ZERO to input $X$, $Y$, or $Z$. For example, if binary bit $2^{3}, 2^{4}$, and $2^{5}$ are ONEs, the seven matrices with outputs 0 through 55 are inhibited and only one output from 56 to 63 is activated, depending upon the state of bits $2^{0}, 2^{1}$, and $2^{2}$. Figure 3-21.3 illustrates the logic connections for multioctal matrices.


Parts Location


536
Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :--- |
| Ml-M5 | MICROCIRCUIT: <br> F-01, dual NAND gate integration circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100001 |
| CR1-CR29 | DIODE: Replacement Type 1N914 | 930313016 |

Figure 3-21.2. Octal/Decimal Decoder PAC, Model OD-335, Parts Location and Identification


Figure 3-21.3. Octal/Decimal Decoder PAC, Model OD-335, Multioctal Matrices


# Figure 3-21. 4. Octal/Decimal Decoder PAC, Model OD-335 

 BCD-to-Decimal DecoderPOWER AMPLIFIER PAC, MODEL PA-335
The Power Amplifier PAC, Model PA-335 (Figures 3-22.1 and 3-22.2), contains six 3-input NAND gates that can be used for driving heavy loads. Each gate has two electrically common outputs to reduce load distribution current on any single wire. Built-in short-circuit protection limits output current if the output is accidentally grounded.

Each gate performs the NAND function for positive logic (positive voltage is a ONE and $0 v$ is a ZERO). For negative logic, it becomes a NOR gate. When all inputs to a gate are at positive or not connected, the output goes to ground. When any input is at ground, the output goes to a positive voltage.

## SPECIFICATIONS

Frequency of Operation (System)
DC to 5 mc
Input Loading
2 unit loads each
Current Requirements
| +6v: 80 ma (max)
Power Dissipation
$\begin{array}{ll}\text { Static: } & 480 \mathrm{mw} \\ \text { Dynamic: } & 780 \mathrm{mw}\end{array}$
$\begin{array}{ll}\text { Static: } & 480 \mathrm{mw} \\ \text { Dynamic: } & 780 \mathrm{mw}\end{array}$

Handle Color Code
Green

Output Drive Capability
25 unit loads
Circuit Delay
(Measured at $+1.5 v$, averaged over two stages)
$30 \mathrm{nsec}(\max )$

## APPLICATIONS

The power gates operate on levels, pulses, or with combinations of both. Two gates can be wired back to back to form a dc set/reset power flip-flop.


Figure 3-22.1. Power Amplifier PAC, Model PA-335, Schematic Diagram and Logic Symbol

Parts Location


537

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Ml-M3 | MICROCIRCUIT: <br> F-03, power amplifier integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100003 |

Figure 3-22.2. Power Amplifier PAC, Model PA-335, Parts Location and Identification

3-22A POWER AMPLIFIER PAC, MODEL PA -336
The Power Amplifier PAC, Model PA -336 (Figures 3-22A. 1 and 3-22A.2), contain six 3-input NAND gates that can be used for driving heavy loads. Builtin shortcircuit protection limits output current if the output is accidentally grounded.

## CIRCUIT FUNCTION

Each gate performs the NAND function for positive logic (positive voltage is a ONE and $0 v$ is a ZERO). For negative logic, it becomes a NOR gate. When all inputs to a gate are at positive or not connected, the output goes to ground. When any input is at ground, the output goes to a positive voltage.

NOTE
The following pins must be jumpered together on the connector into which a PA-336 is inserted. These jumpers should be made as short as possible.

| Pin 1 to pin 33 | Pin 9 to pin 32 |
| :--- | :--- |
| Pin 4 to pin 31 | Pin 21 to pin 31 |
| Pin 13 to pin 32 |  |

## SPECIFICATIONS

## Frequency of Operation (System)

DC to 5 mc
Input Loading
2 unit loads each
Current Requirements
$+6 \mathrm{v}: 80 \mathrm{ma}(\max )$
Power Dissipation
0.48 w (max) static,
0.78 w (max) at 5 mc and with

250 pf stray capacitance
Handle Color Code
Green

Output Drive Capability
25 unit loads
Circuit Delay
(Measured at +1.5 v , averaged over two stages)
30 nsec (max)

## APPLICATIONS

The power gates operate on levels, pulses, or with combinations of both. Two gates can be wired back to back to form a dc set/reset power flip-flop.


Figure 3-22A.1. Power Amplifier PAC, Model PA-336, Schematic Diagram and Logic Symbol

Parts Location


3329

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M3 | MICROCIRCUIT: <br> F-03, power amplifier integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100003 |

Figure 3-22A. 2. Power Amplifier PAC, Model PA-336, Parts Location and Identification

The Plug-In Power Supplies, Models PB-330 and PB-331 (Figures 3-23.1 and 3-23.2), are integrally packaged units that can be mounted directly into their respective $\mu$-BLOCs. Both models supply current at the two $\mu$-PAC voltage levels, $+6 v$ and $-6 v$. The PB-330 can drive approximately $24 \mu$-PACs, and the PB-331, approximately $96 \mu$-PACs. The number of PACs that can be powered from the supplies depends on the current requirements of the PACs used.

Line voltage is applied to the power supplies through connectors mounted in the fan housing area of the $\mu-$ BLOC. $\mu-$ PAC voltages are brought out the side of the supplies adjacent to the wiring side of the $\mu-P A C$ connectors and are connected to the power distribution on buses by means of push-on connectors.

The following features are recess-mounted on the front panel of the supply and are concealed when the front panel of the $\mu$-BLOC is in place.

1. ON/OFF AC power switch
2. Power ON lamp
3. Three fuses. Protection is provided for the ac input voltage and the two voltage outputs.
4. Access to the voltage adjustment potentiometers for the $+6-v$ and $-6-v$ outputs (PB-331). For the PB-330, access is on the rear panel.

## CIRCUIT FUNCTION

The PB-330 and PB-33l contain two dynamically regulated circuits which combine to provide the two $\mu$-PAC voltage levels. The rated currents for each output are proportional to the relative currents required in a system.

The $+6-v$ and $-6-v$ supplies are Zener-regulated circuits which consist of a fullwave rectifier, error detector, differential amplifier, and pass transistors (refer to Figures 3-23.3 and 3-23.4). The power transformer is provided with two-primary windings and a series of taps to facilitate operation from 100 vac to 240 vac at any frequency between 47 and 420 cps , single phase. These primary taps are brought out to terminal boards TBl and TB2 to allow ac line input and jumper connections for operation at various line voltages (refer to Table 3-23.1).

Table 3-23.1.
Transformer Primary Connections for Different Input Voltages

| Input Voltage, VAC <br> (RMS) | Connect Input Line <br> Voltage to Terminals | Connect Jumper Wire <br> Between Terminals |
| :---: | :---: | :---: |
| 100 | TBl-l and TBl-2 | TB1-1 and TB2-1 |
|  |  | TB1-2 and TB2-2 |
| 115 | TBl-1 and TB1-3 | TB1-1 and TB2-1 |
|  |  | TB1-3 and TB2-3 |

Table 3-23.1. (Cont)
Transformer Primary Connections for Different Input Voltages

| Input Voltage, VAC <br> (RMS) | Connect Input Line <br> Voltage to Terminals | Connect Jumper Wire <br> Between Terminals |
| :---: | :---: | :---: |
| 120 | TB1-1 and TBl-4 | TB1-1 and TB2-1 <br> TB1-4 and TB2-4 |
| 127 | TBl-1 and TB1-5 | TB1-1 and TB2-1 |
| 200 | TB1-1 and TB2-2 | TB1-5 and TB2-5 |
| 220 | TB1-1 and TB2-4 | TB1-2 and TB2-1 |
| 230 | TB1-1 and TB2-3 | TB1-2 and TB2-1 |
| 240 | TB1-1 and TB2-4 and TB2-1 | TB1-4 and TB2-1 |

## SPECIFICATIONS

## Input Power Requirements

Input Voltage: $100,115,120,127,200,220,230$, and $240 \mathrm{vac} \pm 10 \%$
Frequency: 47 to 420 cps , single phase
Current: $\quad$ PB-330: 0.30 amps (max) PB-331: 1.75 amps (max)

Output

| $\frac{\text { Model }}{\text { PB-330 }}$ | $\frac{\text { Voltage and Load Current }}{+6 v, 0 \text { to } 2.5 \mathrm{amp} \text { (max) }}$ |
| :--- | :--- |
|  | $-6 \mathrm{v}, 0$ to $0.25 \mathrm{amp}(\max )$ |
| PB-331 | $+6 \mathrm{v}, 0$ to 10 amp (max) |
|  | $-6 \mathrm{v}, 0$ to 1.0 amp (max) |

Voltage Adjustment
$\pm 2 \%$ for both voltages

## Regulation

Better than $\pm 1 \%$ for line and load
Stability
Better than $0.05 \% /{ }^{\circ} \mathrm{C}$ over temperature range
Ripple

```
+6v: }100\textrm{mv (max}
-6v: }100\textrm{mv (max}
```

Operating Temperature Range
$0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ at full load
NOTE
If the PB- 330 or PB-331 is operated out of a $\mu$-BLOC, air must be supplied to the heat sink at a minimum rate of $50 \mathrm{cu} \mathrm{ft} / \mathrm{min}$.

Size
PB-330: $\quad 8-3 / 4$ in. high $\times 2-3 / 4$ in. wide $\times 4-1 / 2$ in. deep PB-331: $8-3 / 4$ in. high $\times 5-1 / 2$ in. wide $\times 4-1 / 2$ in. deep

Weight
PB-330: 8 lb (max)
PB-331: 17 lb (max)


Figure 3-23.1. Plug-In Power Supply, Model PB-330


Figure 3-23.2. Plug-In Power Supply, Model PB-331



Table 3-23.2.
Plug-In Power Supply, Model PB-330, Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| C1, C2, C5 | CAPACITOR, FIXED, ELECTROLYTIC: $3500 \mu \mathrm{f}-10 \%$ to $+100 \%, 20 \mathrm{vdc}$ | 930229002 |
| C3, C6 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930313016 |
| C4 | CAPACITOR, FIXED, ELECTROLYTIC: $100 \mu \mathrm{f}-10 \%$ to $+75 \%$, 12 vdc | 930220215 |
| C7 | CAPACITOR, FIXED, ELECTROLYTIC: $50 \mu \mathrm{f}-10 \%$ to $+75 \%, 12 \mathrm{vdc}$ | 930220213 |
| CR1, CR2 | DIODE: Replacement Type 1N1613 | 943306001 |
| CR3, CR6 | DIODE: Replacement Type 1N750A | 943110005 |
| CR4, CR 5 | DIODE: Replacement Type 1N3193 | 943311001 |
| CR7 | DIODE: Replacement Type 1N914 | 943083001 |
| DS 1 | LAMP, INCANDESCENT | 945002001 |
| Fl | FUSE, CARTRIDGE: $3 / 4 \mathrm{amp}, 125 \mathrm{v}$ Replacement Type Bussman MDL Series or equivalent | 960001017 |
| F2 | FUSE, CARTRIDGE: $3 \mathrm{amps}, 250 \mathrm{v}$ Replacement Type Bussman AGC Series or equivalent | 960002010 |
| F3 | FUSE, CARTRIDGE: $3 / 8 \mathrm{amp}, 250 \mathrm{v}$ Replacement Type Bussman AGC Series or equivalent | 960002004 |
| J 1 | CONNECTOR, RECEPTACLE, ELECTRICAL | 941307612 |
| J2 | CONNECTOR, RECEPTACLE, ELECTRICAL | 941307012 |
| J3 | CONNECTOR, RECEPTACLE, ELECTRICAL | 941307212 |
| Q1 | TRANSISTOR: Replacement Type 2N3055 | 943732003 |
| Q2 | TRANSISTOR: Replacement Type 2N3053 | 943732001 |
| Q3, Q4, Q6-Q8 | TRANSISTOR: Replacement Type Sprague Elec. TN-61 | 943733002 |
| Q5 | TRANSISTOR: Replacement Type 2N3054 | 943732002 |
| R1 | RESISTOR, FIXED, COMPOSITION: $15 \mathrm{~K} \pm 5 \%, \quad 1 / 2 \mathrm{w}$ | 932004077 |
| R2, R 3, R12 | RESISTOR, FIXED, COMPOSITION: 910 ohms $\pm 5 \%, 1 / 2 \mathrm{w}$ | 932004048 |
| R4, R13 | RESISTOR, FIXED, COMPOSITION: 360 ohms $\pm 5 \%, 1 / 2 \mathrm{w}$ | 932004038 |
| $\begin{aligned} & \text { R5, R14, R18, } \\ & \text { R19, R20 } \end{aligned}$ | RESISTOR, FIXED, COMPOSITION: 150 ohms $\pm 5 \%, 1 / 2 \mathrm{w}$ | 932004029 |

Table 3-23.2. (Cont)
Plug-In Power Supply, Model PB-330, Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| R6, R15 | RESISTOR, FIXED, FILM: 31.6 ohms $\pm 2 \%, 1 / 4 \mathrm{w}$ | 932111025 |
| R7, R16 | RESISTOR, VARIA BLE, WIREW OUND: <br> 100 ohms $\pm 5 \%$, lw | 933207004 |
| R8, R17 | RESISTOR, FIXED, FILM: 249 ohms $\pm 2 \%$, l/4w | 932111120 |
| R9 | RESISTOR, FIXED, WIREWOUND: 25 ohms $\pm 3 \%$, 3 w | 932206208 |
| R10 | RESISTOR, FIXED, COMPOSITION: $11 \mathrm{~K} \pm 5 \%, 1 / 2 \mathrm{w}$ | 932004074 |
| R11 | RESISTOR, FIXED, COMPOSITION: $1.1 \mathrm{~K} \pm 5 \%$, $1 / 2 \mathrm{w}$ | 932004050 |
| Sl | SWITCH, TOGGLE, DPST | 934006001 |
| Tl | TRANSFORMER | 938160001 |

Table 3-23. 3.
Plug-In Power Supply, Model PB-331, Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| Cl-C7, C10 | CAPACITOR, FIXED, ELECTROLYTIC: $3500 \mu \mathrm{f}-10 \%$ to $+100 \%, 20 \mathrm{vdc}$ | 930229002 |
| C8, Cll | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930313016 |
| C9 | CAPACITOR, FIXED, ELECTROLYTIC: $100 \mu \mathrm{f}-10 \%$ to $+75 \%$, 12 vdc | 930220215 |
| C 12 | CAPACITOR, FIXED, ELECTROLYTIC: $50 \mu \mathrm{f}-10 \%$ to $+75 \%, 12 \mathrm{vdc}$ | 930220213 |
| CR1, CR2 | DIODE: Replacement Type 1N1613 | 943306001 |
| CR3, CR6 | DIODE: Replacement Type lN750A | 943110005 |
| CR4, CR5 | DIODE: Replacement Type 1N3193 | 943311001 |
| CR7 | DIODE | 943083001 |
| DSI | LAMP, INCANDESCENT | 945002001 |
| F1 | FUSE, CARTRIDGE: $2 \mathrm{amp}, 125 \mathrm{v}$ <br> Replacement Type Bussman MDL Series or equivalent | 960001024 |
| F2 | FUSE, CARTRIDGE: $10 \mathrm{amp}, 250 \mathrm{v}$ Replacement Type Bussman AGC Series or equivalent | 960002015 |
| F3 | FUSE, CARTRIDGE: $1.5 \mathrm{amp}, 250 \mathrm{v}$ Replacement Type Bussman AGC Series or equivalent | 960002008 |
| J 1 | CONNECTOR, RECEPTACLE, ELECTRICAL | 941307012 |
| J2 | CONNECTOR, RECEPTACLE, ELECTRICAL | 941307212 |
| J3 | CONNECTOR, RECEPTACLE, ELECTRICAL | 941307612 |
| Q1-Q3, Q8 | TRANSISTOR: Replacement Type 2N3055 | 943732003 |
| Q4 | TRANSISTOR: Replacement Type 2N3054 | 943732002 |
| Q5-Q7, Q9-Q11 | TRANSISTOR: Replacement Type Sprague Electric TN-61 | 943733002 |
| R1 | RESISTOR, FIXED, COMPOSITION: $15 \mathrm{~K} \pm 5 \%$, $1 / 2 \mathrm{w}$ | 932004077 |
| R2 | RESISTOR, FIXED, COMPOSITION: 680 ohms $\pm 5 \%$, l/2w | 932004045 |
| R3, R4, R16 | RESISTOR, FIXED, COMPOSITION: 910 ohms $\pm 5 \%$, $1 / 2 \mathrm{w}$ | 932004048 |
| R5-R7 | RESISTOR, FIXED, WIREWOUND: $0.1 \mathrm{ohm} \pm 5 \%, 2 \mathrm{w}$ | 932213001 |
| R8, R17 | RESISTOR, FIXED, COMPOSITION: 360 ohms $\pm 5 \%$, $1 / 2 \mathrm{w}$ | 932004039 |

Table 3-23.3. (Cont)
Plug-In Power Supply, Model PB-331, Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { R9, R18, R23, } \\ & \text { R24 } \end{aligned}$ | RESISTOR, FIXED, COMPOSITION: 150 ohms $\pm 5 \%, \quad 1 / 2 \mathrm{w}$ | 932004029 |
| R10, R19 | RESISTOR, FIXED, FILM: <br> 31.6 ohms $\pm 2 \%, 1 / 4 \mathrm{w}$ | 932111025 |
| R11, R20 | RESISTOR, VARIABLE WIREWOUND: <br> 100 ohms $\pm 5 \%$, lw | 933207004 |
| R12, R21 | RESISTOR, FIXED, FILM: 249 ohms $\pm 2 \%, 1 / 4 \mathrm{w}$ | 932111120 |
| R13 | RESISTOR, FIXED, WIREWOUND: 20 ohms $\pm 3 \%$, 3 w | 932206207 |
| R14 | RESISTOR, FIXED, COMPOSITION: $11 \mathrm{~K} \pm 5 \%, \quad 1 / 2 \mathrm{w}$ | 932004074 |
| R15 | RESISTOR, FIXED, COMPOSITION: 820 ohms $\pm 5 \%, \quad 1 / 2 \mathrm{w}$ | 932004047 |
| R22 | RESISTOR, FIXED, COMPOSITION: 75 ohms $\pm 3 \%$, 3w | 932206212 |
| Sl | SWITCH, TOGGLE, DPST | 934006001 |
| T 1 | TRANSFORMER | 938161001 |

3-23A MOUNTING PANELS, MODELS PM-330 and PM-331
Mounting Panels, Models PM-330 and PM-331, are designed to adapt the BM series of $\mu$-BLOCs for mounting on standard l9-in. RETMA relay racks. The PM-330 is designed for use with 5-11/16-in. wide $\mu$ - BLOCs (BM-330), while the PM-331 is used for $8-7 / 16$ in. wide $\mu$-BLOCs (BM-335 and BM-337).

The mounting panels may be attached to either the PAC end or the connector end (Figure 3-23A.1) of the $\mu-B L O C$ and on either side of the BLOC. The panel is secured to the BLOC with three $8 / 32 \times 3 / 8$ in. flat head screws. These screws are the same as those used for the l-in. mounting flanges normally on the BLOC.

When mounted, the panels can also be used as control panels for indicator lamps, switches, and other uses.


Figure 3-23A.l $\mu$-BLOC and Mounting Panel Assembly

3-23B NON-INVERTING POWER AMPLIFIER PAC, MODEL PN-335
The Non-Inverting Power Amplifier PAC, Model PN-335 (Figures 3-23B. 1 and 3-23B.2), contains six microcircuit 3 -input AND gates that can be used for driving heavy loads. Each gate contains two inverting amplifiers so that the output has the same polarity as the input. Built-in short-circuit protection limits output current if the output is accidentally grounded.

## CIRCUIT FUNCTION

Each gate performs the AND function for positive logic (positive voltage is a ONE and $0 v$ is a ZERO), or an OR function for negative logic. When all inputs to a gate are at positive or not connected, the output goes to +6 v . When any input is at ground the output goes to ground.

## SPECIFICATIONS

| Frequency of Operation (System) | Current Requirements |
| :---: | :---: |
| DC to 5 mc | +6v: 110 ma (max) |
| Input Loading | Power Dissipation |
| 2 unit loads each | Static: 660 mw |
| Circuit Delay (measured at +1.5 v ) | Dynamic: 960 mw at 5 mc with 250 pf stray capacitance |
| $50 \mathrm{nsec}(\mathrm{max})$ |  |
|  | Handle Color Code |
| Output Drive Capability |  |
| 25 unit loads | Green |

## APPLICATIONS

The power gates operate on levels, pulses, or with combinations of both.


Figure 3-23B.l. Non-Inverting Power Amplifier PAC, Model PN-335, Schematic Diagram and Logic Symbol

Parts Location


A 3352

Electrical Parts List

| Ref <br> Desig | Description | 3C Part No. |
| :---: | :---: | :---: |
| Ml-M6 | MICROCIRCUIT: <br> F-03, power amplifier integrated circuit | 950100003 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930313016 |

Figure 3-23B. 2. Non-Inverting Power Amplifier PAC, Model PN-335, Parts Location and Identification

POWER SUPPLY, MODEL RP-330
The Power Supply, Model RP-330 (Figure 3-24.1), is an integrally packaged, regulated power source that supplies two $\mu$-PAC voltages ( +6 v and -6 v ) with proportioned current capability. The supply is substantially derated at maximum specified load and can be operated safely at full load over its specified environmental temperature range. In specific cases it may be possible to operate the supply slightly beyond its ratings, when used in an air-conditioned laboratory environment. The supply employs a ferroresonant transformer to minimize the effects of the line voltage variations, and uses high-gain, solid-state regulator circuits to achieve excellent ripple regulation and stability.

The schematic shown in Figure 3-24.2 is wired for 115-v, 60-cycle operation. Alternate transformer primary and secondary connections for input voltage and frequency of operation are listed in Tables 3-24. 1 and 3-24.2.

The RP-330 can be mounted in a standard 19-in. relay rack. Power supply features include an ac power ON indicator light, and dc outputs which are protected by fastacting circuit breakers. An indicator light is also provided to show a dc power failure. All supplies are factory preset for the proper value of voltage. A screwdriver adjustment is provided for recalibration if necessary. (Range of adjustment is $2 \%$.) The supply is floating with respect to ground; a chassis ground terminal is provided.

## SPECIFICATIONS

Input Power Requirements
Input voltage and frequency:
a) 100,115 , and $120 \mathrm{v} \mathrm{rms} \pm 10 \%, 60 \mathrm{cps}$, single phase
b) $100,115,120,127,200,220,230$, and $240 \mathrm{v} \mathrm{rms} \pm 10 \%, 50 \mathrm{cps}$, single phase Current: $5 \mathrm{amp}(\max )$ at 100 v and less for higher voltages

Output
$+6 \mathrm{v}, 0$ to 25.0 amp (max)
$-6 v, 0$ to 2.5 amp (max)
Voltage Adjustment
$\pm 2 \%$ for both voltages
Regulation
Better than $\pm 0.75 \%$ for load ( 0 to max) and $\pm 10 \%$ line change

Stability
Better than $\pm 0.03 \% /{ }^{\circ} \mathrm{C}$ over the temperature range

Ripple
+6v: 75 mv (max)
-6v: 75 mv (max)
Operating Temperature Range
$-20^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ at full load
Size
5-1/4 in. high $x 19$ in. wide $x 15$ in. deep (relay rack mounting)

Weight
60 lb (max)


Figure 3-24.1. Power Supply, Model RP-330

Table 3-24. 1.
Transformer Primary Connections for Alternate Input Voltage and Frequency

| Input Voltage | Connect Input Line <br> Voltage to Terminals | Connect Jumper Wire <br> Between Terminals |
| :---: | :---: | :---: |
| $100 \mathrm{vac}, 60 \mathrm{cps}$ | 1 and 2 | 1 and $6 ; 2$ and 7 |
| $115 \mathrm{vac}, 60 \mathrm{cps}$ | 1 and 3 |  |
| $120 \mathrm{vac}, 60 \mathrm{cps}$ | 1 and 3 | 1 and $6 ; 3$ and 8 |
| $100 \mathrm{vac}, 50 \mathrm{cps}$ | 1 and 3 | 1 and $6 ; 3$ and 8 |
| $115 \mathrm{vac}, 50 \mathrm{cps}$ | 1 and 4 | 1 and $6 ; 3$ and 8 |
| $120 \mathrm{vac}, 50 \mathrm{cps}$ | 1 and 4 | 1 and $6 ; 4$ and 9 |
| $127 \mathrm{vac}, 50 \mathrm{cps}$ | 1 and 5 | 1 and $6 ; 4$ and 9 |
| $200 \mathrm{vac}, 50 \mathrm{cps}$ | 1 and 7 | 4 and 6 |
| $220 \mathrm{vac}, 50 \mathrm{cps}$ | 1 and 8 | 4 and 6 |
| $230 \mathrm{vac}, 50 \mathrm{cps}$ | 1 and 11 | 3 and 6 |
| $240 \mathrm{vac}, 50 \mathrm{cps}$ | 1 and 9 | 4 and 6 |

Table 3-24.2.
Transformer Secondary Connections for Alternate Frequency

| 50-Cycle Operation <br> Terminal | 60-Cycle Operation <br> Terminal |
| :---: | :---: |
| 12 | 13 |
| 16 | 15 |
| 17 | 18 |
| 21 | 20 |
| 22 | 23 |
| 24 | 25 |
| 28 | 27 |
| 30 | 29 |



Table 3-24. 3.
Power Supply, Model RP-330, Parts List

| Ref. Desig. Desig. | Description | Part No. |
| :---: | :---: | :---: |
| C1-C4 | CAPACITOR, FIXED, ELECTROLYTIC: 42, $000 \mu \mathrm{f}, 15 \mathrm{vdc}$ | 3041099 |
| C5, Cll | CAPACITOR, FIXED, ELECTROLYTIC: $0.01 \mu \mathrm{f}, 100 \mathrm{vdc}$ | 3040716 |
| C6 | CAPACITOR, FIXED, ELECTROLYTIC: $10,000 \mu \mathrm{f}, 15 \mathrm{vdc}$ | 3040690 |
| C7 | CAPACITOR, FIXED, ELECTROLYTIC: $15,500 \mu \mathrm{f}, 10 \mathrm{vdc}$ | 3040742 |
| C 8 | CAPACITOR, FIXED, ELECTROLYTIC: $700 \mu \mathrm{f}, 35 \mathrm{vdc}$ | 3040963 |
| C9 | CAPACITOR, FIXED, ELECTROLYTIC: $1000 \mu \mathrm{f}, 45 \mathrm{vdc}$ | 3040834 |
| C10 | CAPACITOR, FIXED $6 \mu \mathrm{f}, 660 \mathrm{vac}$ | 3041007 |
| CBl | CIRCUIT BREAKER: 28 amp | 3050204 |
| CB2 | CIRCUIT BREAKER: 3 amp | 3050118 |
| CR1, CR2 | DIODE: Replacement Type 1N1183 | 3371205 |
| CR3, CR6 | DIODE, Zener | 3371230 |
| CR4, CR5 | DIODE | 3371185 |
| CR7, CR10 | DIODE: Replacement Type 1N4003 | 3371279 |
| CR8, CR9 | DIODE: Replacement Type 1N4001 | 3371266 |
| CR11 | DIODE, Zener: Replacement Type 1N757 | 0535833 |
| CR12 | DIODE, Zener: Replacement Type lNi778A | 0529748 |
| DS 1 | LAMP, INDICATOR, POWER ON | 3220048 |
| DS2 | LAMP, INDICATOR, DC FAILURE | 3220037 |
| Fl | FUSE | 3150146 |
| Pl | CONNECTOR, ELECTRIC | 3330123 |
| $\begin{aligned} & \text { Q1-Q3, Q19-Q21, } \\ & \text { Q25 } \end{aligned}$ | TRANSISTOR: Replacement Type 2N527 | 3700029 |
| Q4 | TRANSISTOR: Replacement Type 2N1544 | 3700044 |

Table 3-24.3. (Cont)
Power Supply, Model RP-330, Parts List

| Ref. Desig. | Description | Part No. |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { Q5-Q 18, Q23, } \\ & \text { Q24 } \end{aligned}$ | TRANSISTOR: Replacement Type 2N2082 | 3700103 |
| Q22 | TRANSISTOR: Replacement Type 2N1038 | 3700028 |
| R1 | $\begin{aligned} & \text { RESISTOR, FIXED: } \\ & 5 \mathrm{ohms} \pm 10 \%, 25 \mathrm{w} \end{aligned}$ | 3407405 |
| R2 | RESISTOR, FIXED: <br> 100 ohms $\pm 5 \%$, 2w | 3400824 |
| R3 | $\begin{aligned} & \text { RESISTOR, FIXED: } \\ & 8.2 \mathrm{~K} \pm 5 \%, \mathrm{l} / 2 \mathrm{w} \end{aligned}$ | 3400175 |
| R4 | RESISTOR, FIXED: <br> 560 ohms $\pm 5 \%, 1 / 2 \mathrm{w}$ | 3400147 |
| R5, R29 | $\begin{aligned} & \text { RESISTOR, FIXED: } \\ & 1 \mathrm{~K} \pm 5 \%, \quad 1 / 2 \mathrm{w} \end{aligned}$ | 3400153 |
| R6, R8 | RESISTOR, FIXED: 350 ohms $\pm 1 \%$, 3w | 3405112 |
| R7 | RESISTOR, FIXED: <br> 650 ohms $\pm 1 \%$, 3w | 3405147 |
| R9 | RESISTOR, VARIABLE: <br> 250 ohms $\pm 5 \%$, 2 w | 3410523 |
| R10, R34 | RESISTOR, FIXED: <br> 50 ohms $\pm 1 \%$, 3w | 3405126 |
| R11 | RESISTOR, FIXED: <br> l. $1 \mathrm{~K} \pm 5 \%$, 2 w | 3400849 |
| $\begin{aligned} & \text { R12-R25, } \\ & \text { R37, R38 } \end{aligned}$ | RESISTOR, FIXED: <br> 0.l ohm $\pm 5 \%$, 3w | 3405158 |
| R26 | RESISTOR, FIXED: <br> 50 ohms $\pm 5 \%$, 10w | 3407216 |
| R28 | RESISTOR, FIXED: <br> 620 ohms $\pm 5 \%, 1 / 2 \mathrm{w}$ | 3400148 |
| R30-R32 | RESISTOR, FIXED: <br> 500 ohms $\pm 1 \%$, 3w | 3405013 |
| R33 | RESISTOR, VARIABLE: <br> 100 ohms $\pm 5 \%$, 2w | 3410573 |
| R35 | RESISTOR, FIXED: <br> 820 ohms $\pm 5 \%$, 2w | 3400846 |
| R36 | RESISTOR, FIXED: <br> 300 ohms $\pm 5 \%, 1 / 2 \mathrm{w}$ | 3400140 |

Table 3-24.3. (Cont)
Power Supply, Model RP-330, Parts List

| $\begin{array}{r} \text { Ref. } \\ \text { Desig. } \end{array}$ | Description | Part No. |
| :---: | :---: | :---: |
| R39, R40 | RESISTOR, FIXED: <br> 120 ohms $\pm 5 \%$, lw | 3400603 |
| R41 | RESISTOR, FIXED: <br> $1.4 \mathrm{~K} \pm 1 \%$, 3 w | 3405186 |
| R42 | RESISTOR, FIXED: <br> $1.2 \mathrm{~K} \pm 5 \%$, 5 w | 3401673 |
| R43 | RESISTOR, FIXED: 272 ohms $\pm 1 \%$, 3w | 3405123 |
| Sl | SWITCH, TOGGLE, DPST | 3660251 |
| VR1 | TRANSFORMER, REGULATED, FERROMAGNETIC | 6113837 |

SOLENOID DRIVER PAC, MODEL SD-330
The Solenoid Driver PAC, Model SD-330 (Figures 3-25.1 and 3-25.2), contains three independent circuits for driving heavy resistive, capacitive or inductive loads. Each circuit is capable of switching up to 1 amp of current from a positive supply of up to 28 v . The PAC also contains one independent two-input NAND gate. A detailed description of the NAND circuit is given in Section II.

Logically, each driver circuit acts as a two-input NAND gate. When both inputs are at logic ONE (positive voltage or disconnected), the output is high (solenoid supply voltage) and the solenoid is de-energized. When either or both of the inputs are at logic ZERO (ground), the output is low (ground) and the solenoid is energized. The operation is summarized in Table 3-25.1.

## CIRCUIT FUNCTION

Each solenoid circuit is composed of a two-input NAND gate microcircuit, which drives a transistor amplifier-inverter. If either or both inputs to the NAND gate are 0 v , the output transistor of the gate will be off, causing current to flow into the base of $Q 1$. When Q1 and Q2 are on, the solenoid is energized, and the current from the external supply flows through the solenoid to ground through $Q 1$ and $Q 2$. If both inputs are positive, the output of the NAND gate will be ground, biasing Q1 and Q2 off. When these transistors are turned off, the solenoid is de-energized and the energy stored in the coil is damped by the diode-resistor combination CRl and R3. This is necessary to protect the output transistors from excessive overshoot voltage.

## INPUT AND OUTPUT SIGNALS

Input. -- This point is a NAND gate input.
SD Output. -- This output is connected to the negative terminal of an external load.
External Supply. -- This point is connected to the positive terminal of an external load. It should also be connected to the positive side of the external supply voltage.

External Return. -- This point should be connected to the negative side of the external supply voltage.

SPECIFICATIONS
Solenoid Driver Circuits
Frequency of Operation
Circuit Delay (switching 1 amp)
DC to $500 \mathrm{cps}(\max )$

$$
\text { Turn on: } 150 \text { nsec (typ) }
$$

$$
\text { Turn off: } 400 \text { nsec (typ) }
$$

| Input Loading | Output Levels |
| :---: | :---: |
| 1 unit load each | Energizing solenoid: $\quad 0 \mathrm{v}$ to +1.5 v |
| Output Drive Capability | De-energizing solenoid: $\begin{gathered}\text { solenoid supply } \\ \text { voltage }\end{gathered}$ |
| 1 amp at 28 v * |  |
| SD-330 PAC | NAND Gate |
| Current Requirements | Frequency of Operation (System) |
| +6v: $\quad 50 \mathrm{ma}$ (max) less loading | \| DC to 500 cps (max) |
| Power Dissipation | Input Loading |
| 0.30 w (max) not including effects of load current | 1 unit load each |
| Handle Color Code | Output Drive Capability |
|  | 8 unit loads: |
| Orange | Circuit Delay |
|  | Turn on: $400 \mathrm{nsec}($ ty p |

## APPLICATIONS

Figure 3-25.3 illustrates a typical application, using the PAC to drive a solenoid coil.

NOTE
The SD-330 occupies two slots in a solderless-wrap BLOC and one slot in a taper-pin BLOC.

Table 3-25.1.
Truth Table

| Input 1 | Input 2 | Solenoid Output |  |
| :---: | :---: | :--- | :---: |
| 0 v | 0 v | 0 v |  |
| 0 v | +6 v | 0 v |  |
| +6 v | 0 v | 0 v |  |
| +6 v | +6 v | External $\quad$ Solenoid |  |
|  |  | is |  |
|  |  | voltagergized |  |
|  |  | supply |  |$\}$| Solenoid is |
| :--- |
|  |

[^2]

Parts Location


538

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit | 950100002 |
| C 1 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%, 50 \mathrm{vdc}$ | 930313016 |
| CR1-CR3 | DIODE: Replacement Type 1N2069 | 943303001 |
| Q1-Q6 | TRANSISTOR: Replacement Type 2N2297 | 943728001 |
| R1, R4, R7 | RESISTOR, FIXED, COMPOSITION: 820 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007047 |
| R2, R5, R8 | RESISTOR, FIXED, COMPOSITION: 360 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007038 |
| R3, R6, R9 | RESISTOR, FIXED, COMPOSITION: 10 ohms $\pm 5 \%$, lw | 932005001 |

Figure 3-25.2. Solenoid Driver PAC, Model SD-330, Parts Location and Identification


581

Figure 3-25. 3. Solenoid Driver PAC, Model SD-330, Driving a Solenoid Coil

## 3-25A SHIFT REGISTER PAC, MODEL SR-335

The Shift Register PAC, Model SR-335 (Figures 3-25A.1 and 3-25A.2), is built to order, with 8 to 16 prewired shift register stages. The set output of each stage and the reset outputs of the eighth and sixteenth stages are accessible at the PAC terminals. The shift register can be cleared by a reset signal that is applied to all stages simultaneously. Complementary input information is required at the first shift register stage. Information within the register is transformed one bit position after each shift pulse input. DC set inputs are provided for the first eight stages.

## INPPUT AND OUTPUT SIGNALS

Common Reset. -- A signal at logic ZERO for 80 nsec or longer on the common reset input clears all shift register stages.

Information Inputs. -- These inputs are the same as the control inputs of the integrated circuit flip-flop. Waveform requirements are shown in Section II. The inputs must be driven from complementary logic signals, such as the output of any $\mu$-PAC flip-flop. If the input data is presented from the output of a gate (single-ended), an inverter must be provided between the set and reset control inputs.

Shift. -- The shift input is the same as the clock input of the integrated circuit flip-flop. Waveform requirements are shown in Section II. Information within the shift register is shifted on the negative (ONE to ZERO) transition.

## SPECIFICATIONS



## APPLICA TIONS

The SR-335 can be used for processing serial or serial/parallel information. Information may be entered into the shift register in serial and read out in parallel, or the information may be entered in parallel (after having first cleared the register) and then shifted out serially.

The 16 -bit shift register may be loaded in the following manner:

1. Clear the register by using the common reset input.
2. Enter the first 8 bits of information in parallel by using the dc set inputs.
3. Shift 8 ZEROs into the register, moving the first 8 bits of information into the other half of the register.
4. Enter the second 8 bits of information in parallel by again using the dc set inputs.


Parts Location


Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M16 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit | 950100004 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| R1 | RESISTOR, FIXED, COMPOSITION: $22 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007081 |
| R2-R9 | RESISTOR, FIXED, COMPOSITION: $51 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007090 |

Figure 3-25A.2. Shift Register PAC, Model SR-335, Parts Location and Identification

SCHMITT TRIGGER PAC, MODEL ST-335
The Schmitt Trigger PAC, Model ST-335 (Figures 3-26.1 and 3-26.2), contains two independent trigger circuits, each capable of converting arbitrarily shaped inputs to $\mu$-PAC compatible outputs. The Schmitt trigger is versatile and can be used for such applications as pulse shaping, signal level shifting, level detecting, and level comparing. In addition, each circuit can perform signal attenuation, differentiation and integration by use of available resistor-capacitor networks.

Provisions are made at the input, whereby the input signal may be attenuated before it is applied to the base of the first transistor stage. The attenuating network will be needed only when the input signal exceeds the positive voltage supply of the PAC (usually +6 v , or when the input signal is more negative than -20 v ).

## CIRCUIT FUNCTION

Each circuit has a single input and output. The only amplitude restriction is that the input signal, which appears at the base of the input transistor, must not exceed the positive voltage supply to prevent input clipping. However, the signal may be as low as -20 v with no detrimental effect. These input restrictions are independent of the switching levels. The output of each trigger circuit is directly compatible with the $\mu$-PAC product line.

SPECIFICATIONS

Frequency of Operation (System)
DC to 5 mc
Output Drive Capability
8 unit loads and 40 pf stray
capacitance each
Circuit Delay
20 nsec (typ)
Switching Levels
(Refer to Table 3-26.1)
Variation of Switching Levels Over Temperature

Input Signal at Base of Input Transistor
$+6 v$ (max positive)
-20 v (max negative)
Current Requirements
+6v: $90 \mathrm{ma}(\max )$
-6v: 60 ma (max)
Power Dissipation
0.90w (max)

## Handle Color Code

Orange
$50 \mathrm{mv}(\max )$


## Parts Location



Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| $\mathrm{Cl}-\mathrm{C} 3$ | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| CR1-CR 4 | DIODE: Replacement Type 1N914 | 943083001 |
| $\begin{gathered} \text { Q1, Q4-Q7, } \\ \text { Q10, Q11 } \end{gathered}$ | TRANSISTOR | 943722002 |
| $\underset{\text { Q9 }}{\text { Q2, Q3, Q8, }}$ | TRANSISTOR | 943721002 |
| R1, R15 | RESISTOR, FIXED, COMPOSITION: <br> 51 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007018 |
| R2, R16 | RESISTOR, FIXED, COMPOSITION: <br> 100 ohms $\pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007025 |
| R3, R17 | RESISTOR, FIXED, COMPOSITION: $\text { 1. } 3 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007052 |

Figure 3-26.2. Schmitt Trigger PAC, Model ST-335, Parts Location and Identification (Sheet 1 of 2)

Electrical Parts List (Cont)

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| R4, R18 | RESISTOR, FIXED, COMPOSITION: (Tailored item) |  |
| $\begin{aligned} & R 5, R 19, \\ & \text { R26, R27 } \end{aligned}$ | $\begin{aligned} & \text { RESISTOR, FIXED, FILM: } \\ & 620 \text { ohms } \pm 2 \%, \quad 1 / 4 \mathrm{w} \end{aligned}$ | 932114044 |
| $\begin{aligned} & \text { R6, R7, } \\ & \text { R20, R21 } \end{aligned}$ | $\begin{aligned} & \text { RESISTOR, FIXED, COMPOSITION: } \\ & \quad 1.0 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w} \end{aligned}$ | 932007049 |
| R8, R22 | RESISTOR, FIXED, FILM: 909 ohms $\pm 2 \%, \quad 1 / 8 \mathrm{w}$ | 932113147 |
| R9, R23 | RESISTOR, FIXED, FILM: <br> 715 ohms $\pm 2 \%, 1 / 8 w$ | 932113142 |
| R10, R24 | RESISTOR, FIXED, FILM: 287 ohms $\pm 2 \%, ~ l / 8 w$ | 932113123 |
| R11, R25 | RESISTOR, FIXED, FILM: <br> 511 ohms $\pm 2 \%, 1 / 8 \mathrm{w}$ | 932113135 |
| R12 | RESISTOR, FIXED, COMPOSITION: <br> 360 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007038 |
| R13 | RESISTOR, FIXED, FILM: 200 ohms $\pm 2 \%, 1 / 4 \mathrm{w}$ | 932114032 |
| R14 | RESISTOR, FIXED, FILM: 470 ohms $\pm 2 \%, 1 / 4 \mathrm{w}$ | 932114041 |

Figure 3-26.2. Schmitt Trigger PAC, Model ST-335, Parts Location and Identification (Sheet 2 of 2)

## APPLICATIONS

Input Level Options. -- Two separate switching leveis and sensitivities can be selected for either circuit by making the appropriate pin connections. Switching levels can be varied from +2.5 v to -2.5 v . Table $3-26.1$ gives two standard variations that can be contained with the various input options. Refer to Figure 3-26.3 for the typical ST-335 waveform characteristics.

Table 3-26.1.
Typical Input Variations

| Option | Pin Connections |  | Switching Levels |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Circuit A | Circuit B | Positive-Moving <br> Input | Negative-Moving <br> Input |
| 1 | 8 and 3 | 24 and 30 | +2.5 v | +1.6 v |
| 2 | 6 and 3 | 27 and 30 | -1.6 v | -2.5 v |



Figure 3-26.3. Schmitt Trigger PAC, Model ST-335, Typical Waveforms

Switching Levels. -- When different switching levels are desired, the following equations will determine the approximate value of resistance which will replace the designated resistors on the PAC. For example, $V_{1}$ is the desired switching level for a positivemoving input, and $V_{2}$ is the desired switching level for a negative-moving input; if $V_{2}$ is positive with respect to ground then,

$$
\begin{align*}
& \mathrm{R} 8^{\prime}=\frac{\mathrm{V}_{1}-\mathrm{V}_{2}}{\mathrm{~V}_{2}\left(0.7+0.05 \mathrm{~V}_{2}\right)}  \tag{1}\\
& \text { (in K ohms) } \tag{2}
\end{align*}
$$

where R8' and R10' will replace R8 and Rl0 on the PAC, respectively.
If $V_{2}$ is negative with respect to ground, then the resistor network ( $R 9$ and $R 11$ ) is used and R9' and R11' are determined from the following equations:

$$
\begin{align*}
& \text { R9' }^{\prime}=\frac{-\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)}{\mathrm{V}_{2}\left(0.7+0.05 \mathrm{~V}_{2}\right)}  \tag{3}\\
& \text { (in Kohms) } \\
& \text { R11' }=\frac{\mathrm{V}_{2} \mathrm{R} 9^{\prime}}{-6-\mathrm{V}_{2}} .  \tag{4}\\
& \text { (in Kohms) }
\end{align*}
$$

If $V_{2}$ is ground, then jumper $J 1$ is removed and replaced by a resistor $R_{x}$, and pin 3 is connected to ground ( pin 30 for circuit $B$ ). The value of resistance for $R_{x}$ is determined from Equation (5).

$$
\mathrm{R}_{\mathrm{x}}=\frac{\mathrm{V}_{1}}{4.15}
$$

(in K ohms)

A graphic presentation of the Equations (1) through (4) is given in Figures 3-26.4 and 3-26.5, Graphs I and II, respectively. The following steps demonstrate proper use of the graphs.
a. To determine the replacement resistor value, use Graph I if $V_{2}$ is more positive than 0 v , or Graph II if $\mathrm{V}_{2}$ is more negative than 0 v .
b. Select the line radiating from the origin which corresponds to the desired $V_{2}$.
c. Among the lines sloping downward from left to right, find the line which corresponds to the desired difference between $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$.
d. The coordinates of the intersection of the two lines will give the desired resistor value.


Figure 3-26.4. Schmitt Trigger PAC, Model ST-335, Graph I

e. Linear interpolation and extrapolation is permissible.

For example, given

$$
\begin{aligned}
\mathrm{v}_{2} & =-2.5 \mathrm{v} \\
\mathrm{v}_{1} & =0 \mathrm{v} \\
\mathrm{v}_{1}-\mathrm{v}_{2} & =+2.5 \mathrm{v}
\end{aligned}
$$

then, looking at Graph II, the line marked $V_{2}=-2.5 v$ is the uppermost sloping line radiating from the origin. The uppermost line sloping downward corresponds to $V_{1}-V_{2}=+2.5 \mathrm{v}$ and the resulting intersection is at $\mathrm{R} 11=1.25 \mathrm{~K}$, and $\mathrm{R} 9=1.75 \mathrm{~K}(\mathrm{R} 25=1.25 \mathrm{~K}$ and R23 $=1.75 \mathrm{~K}$ for circuit B ).

If $V_{2}=-2.5 \mathrm{v}$ and $\mathrm{V}_{1}=+2.5 \mathrm{v}$, then $\mathrm{V}_{1}-\mathrm{V}_{2}=+5.0 \mathrm{v}$. The corresponding resistors would be (by linear extrapolation) double those previously found, i.e., R11 = 2.5 K and $R 9=3.5 \mathrm{~K}$.

When the operating voltage $(+6 v)$ is reduced to $+5 v$, then Graphs I and II are modified as follows.
(1) The maximum input is now reduced to +5 v .
(2) Graph I must be modified by multiplying each labeled value of $V_{2}$ by (5/6), and each labeled value of $\left(V_{1}-V_{2}\right)$ must be multiplied by $(2 / 3)$.
(3) Graph II must be modified by multiplying ( $\mathrm{V}_{1}-\mathrm{V}_{2}$ ) by (2/3). $\mathrm{V}_{2}$ remains unchanged.

External Level and Sensitivity Control. -- If Equations (1) through (5) yield unrealistic resistance values (e.g., requiring excessive power dissipation), then an external power supply must be used and jumper Jl is replaced by an appropriate resistor. Using the same definitions for $V_{1}$ and $V_{2}$, the external supply will be equal to $V_{2}$ and the value of resistance replacing $\mathrm{J} l$ is determined from Equation (6).

$$
\begin{equation*}
\mathrm{R}=\frac{\mathrm{V}_{1}-\mathrm{V}_{2}}{4.15+0.3 \mathrm{~V}_{2}} \tag{6}
\end{equation*}
$$

Switching Level Measurement. -- Switching levels may be measured in the following manner.
a. Select and connect the appropriate network (internal or external) to pin 3 (pin 30 for circuit B).
b. Connect a well-filtered dc supply to the input.
c. Set the dc supply to +6 v . The output should be 0 v .
d. Lower the dc input until the output switches to +6 v . This is the dc negativegoing switching level, $\mathrm{V}_{1}$.
e. Raise the dc input until the output switches to 0 v . This is the dc positive-going switching level, $\mathrm{V}_{\mathrm{l}}$.

If an accurate threshold is desired, an external supply should be used, and a resistor of the correct value should replace Jl. Then an external potentiometer should be used as a fine trim. The switching levels should be measured as above. To determine the switching levels more accurately, they should be measured at the operating frequency of the PAC. If the input signal waveform reveals sharp edges, this condition should be duplicated when setting up the ST-335. Switching levels will not remain constant if the input signal changes frequency. If the frequency varies from dc to 5 mc (sine wave), thresholds will change by 100 mv (typical).

Restrictions upon the switching levels and components determined by calculation are as follows.
a. The maximum switching level for a positive-moving input at the base of the first input $\operatorname{tr}$ ansistor is +2.5 v .
b. The maximum negative switching level for a negative-moving input at the base of the first input transistor is -2.5 v .
c. If the difference between switching levels is 0.2 v or less, the equivalent driving signal source impedance should be low to avoid multiple triggering.
d. The maximum dissipation of any resistor used with the ST-335 must not exceed 125 mw . All of these resistors should be a metal film type.

Shifting Input Signal. -- To condition the input signal, a network may be inserted on the standoff terminals provided between the input pin and the base of the first transistor.

The usual network will consist of two resistors to attenuate the input signal. The limits of the signal appearing at the base of the input transistor are +6 v and -20 v , and resistive attenuators will only be needed if these levels are exceeded. Combinations of resistors and capacitors to provide differentiation and integration can be used. Figure 3-26.6 illustrates the use of the network, R1 and $R_{x}$. Standard configuration provides $R 1=50$ ohms and $R_{x}=\infty$ (open circuit).

## NOTE

When an input signal is to be attenuated, $R_{1}$ and $R_{x}$ should be chosen to provide suitable attenuation and input impedance.


Figure 3-26.6. Schmitt Trigger PAC, Model ST-335, Shifting Input Signal Network

3-26A ADJUSTABLE SCHMITT TRIGGER PAC, MODEL ST-336
The Adjustable Schmitt Trigger PAC, Model ST-336 (Figures 3-26A. land 3-26A.2), contains two independent trigger circuits, each capable of converting arbitrarily shaped inputs to $\mu$-PAC compatible outputs. The Schmitt trigger is versatile and can be used for such applications as pulse shaping, signal level shifting, level detecting, and level comparing. In addition, each circuit can perform signal attenuation, differentiation and integration by use of external resistor-capacitor networks.

Provisions are made at the input, whereby the input signal may be attenuated before it is applied to the base of the first transistor stage. The attenuating network will be needed only when the input signal exceeds the positive voltage supply of the PAC (+6v) or when the input signal is more negative than -20 v .

## CIRCUIT FUNCTION

Each circuit has a single input and output. The only amplitude restriction is that the input signal, which appears at the base of the input transistor, must not exceed the positive voltage supply to prevent input clipping. However, the signal may be as low as -20 v with no detrimental effect. These input restrictions are independent of the switching levels. The output of each trigger circuit is directly compatible with the $\mu$-PAC product line. Switching levels and sensitivities are selected by variable resistors mounted on the PAC.

NOTE
This PAC occupies two slots in a solderless-wrap BLOC and one slot in a taper-pin BLOC.

## SPECIFICATIONS

| Frequency of Operation (System) | Current Requirements |
| :---: | :---: |
| DC to 5 mc | +6v: $\quad 90$ ma (max) |
|  | -6v: $60 \mathrm{ma}(\max )$ |
| Output Drive Capability |  |
|  | Switching Level Range |
| 8 unit loads and 40 pf stray capacitance each | +2.5 v to -2.5 v |
| Circuit Delay | $\frac{\text { Variation of Switching Levels Over }}{\text { Temperature }}$ |
| $20 \mathrm{nsec}(t y p)$ | 50 mv (max) |
| Input Signal at Base of Input | $\underline{\text { Power Dissipation }}$ |
| Transistor | 0.90w (max) |
| +6v (max positive) | Handle Color Code |
| -20v (max negative) | Orange |
| Sensitivity |  |
| 100 mv max |  |
| 1 volt min |  |



Figure 3-26A. 1. Adjustable Schmitt Trigge PAC, Model ST-336, Schematic Diagram and Logic Symbol

Parts Location


Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| C 1 | CAPACITOR, FIXED, ELECTROLYTIC: $0.1 \mu \mathrm{f} \pm 20 \%, 35 \mathrm{v}$ | 930227003 |
| $\begin{aligned} & \mathrm{CR1}, \mathrm{CR} 2, \mathrm{CR} 4, \\ & \text { CR5 } \end{aligned}$ | DIODE: Replacement Type l N914 | 943083001 |
| CR3, CR6, | DIODE: Replacement Type 1 N708A | 943102015 |
| $\begin{aligned} & \mathrm{Q} 1, \mathrm{Q} 2, \mathrm{Q} 4, \mathrm{Q} 5, \\ & \mathrm{Q} 7, \mathrm{Q}, \mathrm{Q} 10, \mathrm{Q} 11 \end{aligned}$ | TRANSISTOR: Replacement Type 2N3011 | 943722002 |
| Q3, Q6, Q9, Q12 | TRANSISTOR: Replacement Type 2N3012 | 943721002 |
| R1, R15 | RESISTOR, FIXED, COMPOSITION: 51 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007018 |
| $\begin{aligned} & \text { R2-R4, R8, R14, } \\ & \text { R16-R18,R22, } \\ & \text { R28 } \end{aligned}$ | RESISTOR, FIXED, FILM: $1 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w}$ | 932114049 |
| R5, R19 | $\begin{aligned} & \text { RESISTOR, FIXED, FILM: } \\ & 20 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932114080 |
| R6, R 20 | RESISTOR, FIXED, FILM: $3 \mathrm{~K} \pm 2 \%, \mathrm{i} / 4 \mathrm{w}$ | 932114060 |
| R 7, R 21 | RESISTOR, FIXED, FILM: <br> 2. $7 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w}$ | 932114059 |
| R9,R13,R23,R27 | RESISTOR, VARIABLE, FILM: $2 \mathrm{~K} \pm 10 \%, 3 / 4 \mathrm{w}$ | 933300105 |
| R10, R 24 | RESISTOR, FIXED, FILM: <br> 150 ohms $\pm 2 \%$, l/4w | 932114029 |
| R11, R 25 | RESISTOR, FIXED, FILM: $2 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w}$ | 932114056 |
| R12, R 26 | $\begin{aligned} & \text { RESISTOR, FIXED, FILM: } \\ & 1.5 \mathrm{~K} \pm 2 \%, 1 / 4 \mathrm{w} \end{aligned}$ | 932114053 |

Figure 3-26A. 2. Adjustable Schmitt Trigger PAC, Model ST-336, Parts Location and Identification

## APPLICATIONS

Input Level Options. -- The switching levels and sensitivities can be selected for either circuit by making the appropriate potentiometer adjustments. Switching levels can be varied from +2.5 v to -2.5 v . Refer to Figure $3-26 \mathrm{~A} .3$ for the typical ST-336 waveform characteristics.


Figure 3-26A.3. Adjustable Schmitt Trigger PAC, Model ST-336, Typical Waveforms

Switching Level Measurement. -- Switching levels may be measured in the following manner.
a. Connect a well-filtered dc supply to the input.
b. Set the dc supply to +6 v . The output should be 0 v .
c. Lower the dc input until the output switches to +6 v . This is the dc negativegoing switching level.
d. Raise the dc input until the output switches to 0 v . This is the dc positive-going switching level.
e. The voltage difference between the switching levels noted in steps $c$. and d. is the sensitivity.

To determine the switching levels more accurately, they should be measured at the operating frequency of the PAC. If the input signal waveform reveals sharp edges, this condition should be duplicated when setting up the ST-336. Switching levels will not remain constant if the input signal changes frequency. If the frequency varies from dc to 5 mc (sine wave), thresholds will change by 100 mv (typical).

Restrictions upon the switching levels are as follows.
a. The maximum switching level for a positive-moving input at the base of the first input transistor is +2.5 v .
b. The maximum negative switching level for a negative-moving input at the base of the first input transistor is -2.5 v .
c. If the difference between switching levels is 0.2 v or less, the equivalent driving signal source impedance should be low to avoid multiple triggering.

Shifting Input Signal. -- To condition the input signal, a network may be inserted on the standoff terminals provided between the input pin and the base of the first transistor.

The usual network will consist of two resistors to attenuate the input signal. The limits of the signal appearing at the base of the input transistor are +6 v and -20 v , and resis tive attenuators will only be needed if these levels are exceeded. Combinations of resistors and capacitors to provide differentiation and integration can be used. Figure 3-26A. 4 illustrates the use of the network, $R_{l}$ and $R_{x}$. Standard configuration provides $R_{1}=50$ ohms and $R_{x}=$ (open circuit).

## NOTE

When an input signal is to be attenuated, $R_{1}$ and $R_{x}$ should be chosen to provide suitable attenuation and input impedance.


Figure 3-26A.4. Adjustable Schmitt Trigger PAC, Model ST-336, Shifting Input Signal Network

TRANSFER GATE PAC, MODEL TG-335
The Transfer Gate PAC, Model TG-335 (Figures 3-27.l and 3-27.2), contains four independent functional gate structures. Two of the structures have four 2 -input NAND gates, one input on each gate being common to the four gates. The remaining two structures have three 2 -input NAND gates, one input being common to the three gates. (See Figure 3-27.3.)

The PAC can be used for the common transfer control of up to 14 data signals, the data when transferred is inverted in polarity.

## INPUT AND OUTPUT SIGNALS

Common Input. -- This input acts as a control or strobe input to each gate in the structure. The signal is active when at logic ONE.

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | (Measured at +1.5 v , averaged over two stages) |
| Input Loading | $30 \mathrm{nsec}(\mathrm{max})$ |
| Input: $\quad 1$ unit load each | Current Requirements |
|  | $+6 \mathrm{v}: \quad 155 \mathrm{ma}(\max )$ <br> Power Dissipation |
| Output Drive Capability | 0.95w (max) |
| 8 unit loads | Handle Color Code |
|  | Red |

## APPLICATIONS

Each gate structure can be used for the common transfer control of three or four signals (Figure 3-27.4). A separate line is provided for each output signal. The gates may be used separately as inverters when the common inputs are disconnected.


Figure 3-27. 1. Transfer Gate PAC, Model TG-335, Schematic Diagram and Logic Symbol

Parts Location


539

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :--- | :--- | :--- |
| Ml-M3 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit <br> MICROCIRCUIT: <br> F-01, dual NAND gate integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 \mu f \pm 20 \%, 50 ~ v d c ~$ 950100002 |  |

Figure 3-27.2. Transfer Gate PAC, Model TG-335, Parts Location and Identification


Figure 3-27.3. Transfer Gate PAC, Model TG-335, Gate Structure Logic


Figure 3-27.4. Transfer Gate PAC, Model TG-335, Controlling Transfer of Three Signals

## 3-27A TEST POINT PAC, MODEL TP-330

The Test Point PAC, Model TP-330 (Figure 3-27A.1), contains 34 test points, each of which is prewired to a connector terminal. Each test point is identified with the terminal number to which it is connected.

The TP-330 is 2-3/8 inches longer than the standard $\mu-P A C$ card. This additional length allows easy access to the test points. A standard $\mu$-PAC handle is provided for PAC identification and ease of extraction.

## APPLICATIONS

The TP-330 is intended for use in a given system to facilitate the observation of waveform characteristics. The PAC can be mounted in a prewired plug-in connector of a $\mu$-BLOC.


Figure 3-27A.1. Test Point PAC, Model TP-330

UNIVERSAL FLIP-FLOP PAC, MODEL UF-335
The Universal Flip-Flop PAC, Model UF-335 (Figures 3-28.1 and 3-28.2), contains three versatile, independent flip-flops which can perform the functions of storage, counting, shifting, and control. Each flip-flop circuit has a comprehensive input structure which allows control of the flip-flop from a variety of level and pulse inputs. Each stage has two dc set and two dc reset inputs, set control and reset control inputs, a clock input, and set and reset outputs. There is also a common reset input for clearing all stages simultaneously.

A detailed description of the flip-flop circuit is given in Section II.

## INPUT AND OUTPUT SIGNALS

DC Set and DC Reset.--A signal at logic ZERO for 80 nsec or longer on any dc set or reset input will set or reset the flip-flop, respectively.

Common Reset.-- A signal at logic ZERO for 80 nsec or longer on the common reset input clears the three stages simultaneously.

Set Control and Reset Control. -- Logic ONE ( +6 v ) is the enabling level on the control inputs. Refer to Section II for complete information on flip-flop operation.

Clock. -- The flip-flop can change state on the negative (ONE to ZERO) transition on the clock input.

SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | Clock input to set or reset output: 60 nsec (max) |
| Input Loading | DC set input to set output, or dc reset |
| DC inputs: $\quad 2 / 3$ unit load each | input to reset output: <br> 80 nsec (max) |
| Control inputs: 1 unit load each | DC set input to reset output, or dc reset |
| Clock input: l unit load each | input to set output: |
| Common input: 1 unit load each | 60 nsec (max) |
| Common reset: 2 unit loads | Current Requirements |
| Output Drive Capability | +6v: 75 ma (max) |
| 8 unit loads | Power Dissipation |
|  | 0.45 w (max) |
|  | Handle Color Code |
|  | Blue |

## APPLICATIONS

The UF-335 PAC can be used as a counter (Figures 3-28.3 and 3-28.4) or as a shift register (Figure 3-28.5). The method of parallel information drop-in is illustrated in Figure 3-28. 6.

Data may be transferred to the flip-flop with single-ended signals by first resetting all stages, then setting only the appropriate ones. With double-ended data transfer, complementary signals are applied to the dc set and dc reset inputs for putting the flip-flop in the appropriate state in one operation.


Note: Refer to Figure 3-28.1A for PACs with Ser. No. 825 and beyond.

Figure 3-28.1. Universal Flip-Flop PAC, Model UF-335, Schematic Diagram and Logic Symbol

Parts Location


540

Electrical Parts List

| Ref. <br> Desig. | Description | 3C Part No. |
| :---: | :--- | :--- |
| M1-M3 | MICROCIRCUIT: <br> F-04, flip-flop integrated circuit <br> CAPACITOR, FIXED, PLASTIC DIELECTRIC: <br> $0.033 ~ \mu f \pm 20 \%, 50 ~ v d c ~$ | 950100004 |

Note: Refer to Figure 3-28. 2A for PACs with Ser. No. 825 and beyond.

Figure 3-28.2. Universal Flip-Flop PAC, Model UF-335, Parts Location and Identification


Figure 3-28.1A. Universal Flip-Flop PAC, Model UF-335 (Ser. No. 825 and beyond), Schematic Diagram and Logic Symbol

Parts Location


3255

Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1-M3 | MICROCIRCUIT: <br> F-04, flip- flop integrated circuit | 950100044 |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f}, \pm 20 \%$, 50 vdc | 930313016 |
| R1 | RESISTOR, FIXED, COMPOSITION: $22 \mathrm{~K} \pm 5 \%, 1 / 4 \mathrm{w}$ | 932007081 |
| R2-R13 | RESISTOR, FIXED, COMPOSITION: $51 \mathrm{~K} \pm 5 \%, \quad 1 / 4 \mathrm{w}$ | 932007090 |

Figure 3-28.2A. Universal Flip-Flop PAC, Model UF-335 (Ser. No. 825 and beyond), Parts Location and Identification


Figure 3-28.3. Universal Flip-Flop PAC, Model UF-335, Counter Operation


577
Figure 3-28.4. Universal Flip-Flop PAC, Model UF-335, Three-Stage Instantaneous Carry Operation


Figure 3-28.5. Universal Flip-Flop PAC, Model UF-335, Shift Register Operation


Figure 3-28.6. Universal Flip-Flop PAC, Model UF-335, Parallel Information Drop-In

## 3-28A TRANSISTORIZED UNIT INDICATOR, MODEL UI-110

The Transistorized Unit Indicator, Model UI-110 (Figure 3-28A.l), is a low power visual indicator that monitors positive voltage logic levels such as in the $\mu$-PAC and Silicon S-PAC lines. The UI-llo contains a transistorized neon indicator circuit. When a ONE $(+6 v)$ is applied to the input circuit, the neon indicator ignites. The UI-110 is powered from $a+90-v$ supply, and is driven by standard $\mu$-PAC or Silicon S-PAC logic signals.

Each standard UI-110 is equipped with a clear plastic lens and taper-pin connections. The UI-110 has provision for driving an external indicator.

The UI-110 mounts in a $3 / 8$-in. hole, $5 / 8 \mathrm{in}$. on center, and projects $1-15 / 16 \mathrm{in}$. maximum behind the panel.

## CIRCUIT FUNCTION

During normal operation, the transistor is biased to cutoff. Application of a $+6-v$ level permits the transistor to light the indicator lamp.

Input logic levels are applied either to pin 2 or pin 3 of the UI-110 connector. The internal 68 K resistor between pin 3 and the base of the transistor provides effective circuit isolation between the UI-110 and the driving source. Pin 2 is provided for the application of dynamic assertion signals to the indicators.

CAUTION
Do not apply power to a UI-110 unit unless pin 2 is connected to an appropriate input signal or ground.

## SPECIFICATIONS

Frequency of Operation
DC to 50 kc
Input Loading
1 unit load each
Input Voltage Margins

| Indicator ON | Indicator OFF |
| :---: | :---: |
| $\text { Pin } 2 \begin{cases}\text { Voltage }: & +0.8 \mathrm{v} \text { to }+1.5 \mathrm{v} \\ \text { Current: } & 0.1 \mathrm{ma} \text { to } 1.0 \mathrm{ma}\end{cases}$ | $\begin{aligned} & +0.4 \mathrm{v} \text { to }-5.0 \mathrm{v} \\ & 0 \mathrm{ma} \end{aligned}$ |
| $\text { Pin } 3 \begin{cases}\text { Voltage }:+3.5 \mathrm{v} \text { to }+20 \mathrm{v} \\ \text { Current: } & 0.2 \mathrm{ma} \text { to } 1.0 \mathrm{ma}\end{cases}$ | $\begin{aligned} & +1.6 \mathrm{v} \text { to }-5.0 \mathrm{v} \\ & 0 \mathrm{ma} \end{aligned}$ |
| Current Requirements | Power Dissipation |
| +90v: 2.3 ma with remote lamp <br> 1.8 ma without remote lamp | 162 mw |



Figure 3-28A.1. Transistorized Unit Indicator, Model UI-110

TRANSISTORIZED UNIT INDICATOR, MODEL UI-330
The Transistorized Unit Indicator, Model UI-330 (Figure 3-28B.1), is a low power visual indicator that monitors $\mu$-PAC logic levels. The UI-330 contains a neon indicator and a transistor blocking oscillator circuit that functions as a high-voltage ac generator. When a ONE ( +6 v ) is applied to the input circuit, the oscillator ignites the neon indicator. The UI-330 is powered from the $+6-v$ line of any $\mu$-PAC power supply, and is driven by standard $\mu$-PAC logic signals.

Each standard UI-330 is equipped with a clear plastic lens and taper-pin connections. However, colored plastic lenses and solder-pin connections are available by special order.

The UI- 330 mounts in a $3 / 8$-in. hole, $5 / 8 \mathrm{in}$. on center, and projects $2-1 / 8 \mathrm{in}$. maximum behind the panel.

## CIRCUIT FUNCTION

During normal operation, the blocking oscillator is biased to cutoff. Application of $a+6-v$ level permits the blocking oscillator to generate a large ac voltage through the secondary winding of the transformer to light the indicator lamp.

Input logic levels are applied either to pin 2 or pin 3 of the UI- 330 connector. The internal l0K ohm resistor between pin 3 and the base of the blocking oscillator provides effective circuit isolation between the UI-330 and the driving source. Pin 2 is a direct connection to the base of the blocking oscillator, and provides a connection for a 10 K ohm base current-limiting resistor located at the output terminals of the driving source. This arrangement isolates any circuit wiring capacitance.

NOTE
If pin 2 is used, a 10 K ohm resistor must be connected in series with the driver.

SPECIFICATIONS

| Frequency of Operation | Input Voltage Margins |
| :--- | :--- |
| DC to 50 kc | Neon ON: +5 v to +10 v |
| Input Loading | Neon OFF: +1.5v to -3 v |
| 1 unit load each | Power Dissipation |
| Current Requirements | 180 mw |
| $+6 \mathrm{v}: 20$ ma (max) |  |



Figure 3-28B. 1. Transistorized Unit Indicator, Model UI-330

TRANSMISSION LINE DRIVER PAC, MODEL XD-335
The Transmission Line Driver PAC, Model XD-335 (Figures 3-29.1 and 3-29. 2), contains six identical circuits which drive standard 50-ohm, 75-ohm, and 93-ohm coaxial cables, or twisted-pair cables at up to $5-\mathrm{mc}$ repetition rates. The transmission line termination should be a high impedance. A standard NAND gate is recommended.

The design principle is such that there is a small amount of current in the PAC, only one unit load of static current ( 1.6 ma ) on the line, one-half the amount of transient current ( 50 ma max) as with normal terminating methods, no terminating resistor at the receiver end, and a $5-\mathrm{v}$ signal at the end of the line. Since the line is lightly loaded, only small currents are incident on the receiver, thereby simplifying the grounding techniques at the receiver. The outputs of the driver are short-circuit protected.

## CIR CUIT FUNCTION

Each driver circuit, which performs a NAND function, contains a 2-input power amplifier microcircuit. Of the two output pins which are provided with each circuit, one is connected through a 62-ohm resistor. Standoff terminals are provided with the other output pin for mounting a resistor when a transmission impedance other than 62 ohms is used. The standoff terminals are spaced to accept an Allen Bradley $1 / 4-w, 5$ percent resistor.

In addition, each circuit has a ground pin adjacent to the output terminals for the signal return from the transmission line.

The principle of operation of the XD-335 is to match the transmission line characteristic impedance at the driver end and open-circuit the receiving end. A 2.5-v signal sent down the line results in a $5-v$ signal at the receiving end due to the +1 reflection coefficient. The reflected $2.5-\mathrm{v}$ signal travels back to the driver and is completely absorbed in the termination at the driver with no multiple reflections. (Refer to Figures 3-29. 3 and 3-29.4.)

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | $24 \mathrm{nsec}(t y p)$ |
|  | 30 nsec (max) |
| Input Loading |  |
|  | Current Requirements |
| 2 unit loads each | +6v: $80 \mathrm{ma} \mathrm{(max}$ ) |
| Output Drive Capability | $\underline{\text { Power Dissipation }}$ |
| 50-ohm, 75-ohm, or 93-ohm coaxial cables or twisted-pair cables | 0. 48 w (max) |
|  | Handle Color Code |
|  | Green |
| Output Waveform Characteristics |  |
| (Deleted) |  |

## APPLICATIONS

Since one XD-335 PAC can introduce 0.3 -amp transients with 10 -nsec transition time into the ground and $+6-v$ supply, all PACs should be as close as possible to the system power supply to minimize intercoupling through ground or power connections.

For best operation, the transmission line should be connected directly to the PAC at its connector and run continuously to the receiver (a NAND gate or equivalent). Whenever a different cable is used to couple the driver to the main transmission line, reflections are inherent. However, if the line impedance mismatch is minimal, signal degradation may be tolerable. Open wire lines should never be used for coupling, and a twisted-pair should not be used to couple the driver to a 50 -ohm coaxial cable. A twisted-pair can be used for coupling the driver to another twisted-pair cable.

Twisted-pair cables are heterogeneous and some experimentation may be necessary to determine the optimum total series resistance on the PAC. For many twisted-pair cables, no modifications will be required. The recommended procedure to find the optimum series resistance is to monitor the signal at the PAC output and trim the series resistance until the initial transitions (not to be confused with reflections) are one-half the total transition in amplitude. Alternatively, the resistors may be trimmed to yield the optimum signal at the end of line.

Generally, twisted-pair cables with an increasing number of pairs require correspondingly less total series resistance on the PAC. Each individual pair in larger cables may require substantially different optimum total series resistance. For a cable containing 24 pairs, the individual optimum total series resistance varies between 50 and 70 ohms.

The termination of any line driver should normally be a single NAND gate. If more than one gate is driven, the result will be dc attenuation (resulting in lower noise protection from ground) and a lower impedance termination.

The maximum length of transmission line to be driven is determined by the length of time the driving source behaves as a low impedance. The length of time for this low impedance is 30 nsec and, therefore, the maximum length of transmission line is:

$$
L_{T}=\frac{30}{2 t}=\frac{15}{t} \mathrm{ft}
$$

where $L_{T}$ is the total length of transmission line in feet and $t$ is the delay of transmission line in nanoseconds per foot. For twisted-pair cables, the delay is approximately 1.5 nsec per foot and, therefore, the maximum length to be driven is 10 ft .

For desired lengths of transmission line, which are longer than the low impedance limitation, a terminating resistor may be used at the receiver end. When this is done, the output from the standoff terminals of the respective circuit is utilized. A jumper wire is connected between the standoff terminals. The terminating resistor should be tied to the positive supply voltage (refer to Figure 3-29.5). The maximum current to the driver when $e_{2}$ is 0 v should not exceed 50 ma . When used in this mode of operation, the maximum length of the line that can be driven at $5-\mathrm{mc}$ rates is 50 ft .

The XD-335 PAC is capable of driving long lines when used in the following manner.

1. On the $\mathrm{XD} \mu-\mathrm{PAC}$, coaxial cable, twisted pair, etc., is connected to output pins $25,32,15,20,3$ and 9 as in normal operation for short line lengths (less than 10 feet).
2. On the standoffs provided, a 150 -ohm $\pm 5 \%, 1 / 2$ watt resistor is inserted for R2, R4, R6, R8, R10 and R12.
3. Auxiliary output pins $21,30,11,17,1$ and 6 are returned to $+6 v$ (pin 34 or any other convenient power supply source).

The 150 -ohm resistors add an additional pull-up current, nominally 38 ma , and provide a partial termination to the transmission line when the XD output is at the ONE level. As in normal short line operation, the fanout is limited to two or three unit loads at the far end of the line due to the voltage shift across the series terminating resistor (Rl, R3, etc.). The XD-335 is supplied with a series terminating resistor of 62 ohms, which may be used for most transmission cables, including twisted pair.

The minimum ONE level output at the far end of the line will be as follows:

| Cable Impedance | Output After One Cable Length Delay Time | Output After Three Cable Length Delay Times |
| :---: | :---: | :---: |
| 65 ohms | 3.0 v | 4.4 v |
| 75 ohms | 3.4 v | 4.8 v |
| 93 ohms | 4.0 v | 5.3 v |

For a long line, on successive reflections, the output will step up to 6.0 v in an exponential manner. If the upper input threshold limit on the receiving circuit is 3.0 v , the receiver will be fully switched when the signal has propagated once down the transmission cable. To provide operating margins, transmission line impedances should be equal to or greater than 62 ohms so that there will be no restrictions on repetition rate. This is adequate for most twisted pair and coaxial cables.

In any event, for both normal short line operation and the above-described long line operation, the 62 -ohm terminating resistor should be trimmed to the specific characteristic impedance of the transmission cable. The repetition rate is then restricted only by the bandwidth of the cable. If care is not taken to match the line, the following rule should be used: the transmitted pulse width in nsec divided by the line length in feet should be greater than 6. This allows two reflections of one input transition to die out before a second transition occurs. For example, a $5-m c$ square wave may be transmitted down a line 16 feet long and a l-mc square wave may be transmitted down a line 83 feet long. Trimming the terminating resistor value requires inserting a resistor at the standoffs provided and using the auxiliary output for normal short line operation. For long line operation the 62ohm resistor is unsoldered and replaced with the appropriate value.


Figure 3-29.1. Transmission Line Driver PAC, Model XD-335, Schematic Diagram and Logic Symbol

Parts Location


Electrical Parts List

| Ref. Desig. | Description | 3C Part No. |
| :---: | :---: | :---: |
| M1 - M3 | MICR OCIR CUIT : <br> F-03, power amplifier integrated circuit | 950100003 |
| C1-C3 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 20 \%$, 50 vdc | 930313016 |
| $\begin{aligned} & \text { R1, R3, R5, } \\ & \text { R7, R9, R11 } \end{aligned}$ | RESISTOR, FIXED, COMPOSITION: 62 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007020 |
| R2, R4, R6, <br> R8, R10, R12 | RESISTOR (Customer option) |  |

Figure 3-29.2. Transmission Line Driver PAC, Model XD-335, Parts Location and Identification


Figure 3-29.3. Transmission Line Driver PAC, Model XD-335, Line Termination at the Driving End with Matched Impedance


NOTE:
BOLD EDGES ARE REFLECTIONS, REMAINING ARE INCIDENT

Figure 3-29.4. Transmission Line Driver PAC, Model XD-335, Transmission Line Waveform Characteristics


Figure 3-29.5. Transmission Line Driver PAC, Model XD-335, Line Terminated with Matched Impedance

3-29A TRANSMISSION LINE DRIVER PAC, MODEL XD-336
The Transmission Line Driver PAC, Model XD-336 (Figures 3-29A. I and 3-29A. 2), contains six identical circuits which drive standard 50-ohm, 75-ohm, and 93-ohm coaxial cables, or twisted-pair cables at up to $5-\mathrm{mc}$ repetition rates. The transmission line termination should be a high impedance. A standard NAND gate is recommended.

The design principle produces the following: a small amount of current in the PAC, only one unit load of static current ( 1.6 ma ) on the line, one-half the amount of transient current ( 50 ma max) as with normal terminating methods, no terminating resistor at the receiver end, and a $5-\mathrm{v}$ signal at the end of the line. Since the line is lightly loaded, only small currents are incident on the receiver, thereby simplifying the grounding techniques at the receiver. The outputs of the driver are short-circuit protected.

## CIRCUIT FUNCTION

Each driver circuit, which performs a NAND function, contains two 2-input microcircuits. Of the two output pins which are provided with each circuit, one is connected through a 62-ohm resistor. Standoff terminals are provided with the other output pin for mounting a resistor when a transmission impedance other than 62 ohms is used. The standoff terminals are spaced to accept an Allen Bradley l/4-w, 5 percent resistor.

In addition, each circuit has a ground pin adjacent to the output terminals for the signal return from the transmission line.

The principle of operation of the XD-336 is to match the transmission line characteristic impedance at the driver end and open-circuit the receiving end. A 2.5-v signal sent down the line results in a $5-v$ signal at the receiving end due to the +1 reflection coefficient. The reflected $2.5-\mathrm{v}$ signal travels back to the driver and is completely absorbed in the termination at the driver with no multiple reflections. (Refer to Figures 3-29A. 3 and 3-29A.4.)

## SPECIFICATIONS

| Frequency of Operation (System) | Circuit Delay |
| :---: | :---: |
| DC to 5 mc | 35 nsec (typ) |
| Input Loading | 40 nsec (max) |
| $l$ unit load each | Current Requirements |
| Output Drive Capability | +6v: $80 \mathrm{ma} \mathrm{(max})$ |
| 50-ohm, 75-ohm, or 93-ohm | Power Dissipation |
| cables up to 50 ft long | 0.48w (max) |
|  | Handle Color Code |
|  | Green |

## APPLICATIONS

Since one XD-336 PAC can introduce 0.3 -amptransients with $10-n s e c$ transition time into the ground and $+6-\mathrm{v}$ supply, all PACs should be as close as possible to the system power supply to minimize intercoupling through ground or power connections.

For best operation, the transmission line should be connected directly to the PAC at its connector and run continuously to the receiver (a NAND gate or equivalent). Whenever a different cable is used to couple the driver to the main transmission line, reflections are inherent. However, if the line impedance mismatch is minimal, signal degradation may be tolerable. Open wire lines should never be used for coupling, and a twisted-pair should not be used to couple the driver to a 50 -ohm coaxial cable. A twisted-pair can be used for coupling the driver to another twisted-pair cable.

Twisted-pair cables are heterogeneous and some experimentation may be necessary to determine the optimum total series resistance on the PAC. For many twisted-pair cables, no modifications will be required. The recommended procedure to find the optimum series resistance is to monitor the signal at the PAC output and trim the series resistance until the initial transitions (not to berconfused with reflections) are one-half the total transition in amplitude. Alternatively, the resistors may be trimmed to yield the optimum signal at the end of line.

Generally, twisted-pair cables with an increasing number of pairs require correspondingly less total series resistance on the PAC. Each individual pair in larger cables may require substantially different optimum total series resistance. For a cable containing 24 pairs, the individual optimum total series resistance varies between 50 and 70 ohms.

The termination of any line driver should normally be a single NAND gate. If more than one gate is driven, the result will be dc attenuation (resulting in lower noise protection from ground) and a lower impedance termination.

The maximum length of transmission line to be driven by the XD-336 is 50 ft .

 LOGIC SYMBOL

Figure 3-29A.1. Transmission Line Driver PAC, Model XD-336, Schematic Diagram and Logic Symbol

Parts Location

*Customer option - can be mounted between standoff terminals
A3325

Electrical Parts List

| $\begin{aligned} & \text { Ref. } \\ & \text { Desig. } \end{aligned}$ | Description | 3C Part No. |
| :---: | :---: | :---: |
| Cl | CAPACITOR, FIXED, PLASTIC DIELECTRIC: $0.033 \mu \mathrm{f} \pm 5 \%, 50 \mathrm{vdc}$ | 930313216 |
| CR1-CR6 | DIODE, SILICON | 943083001 |
| $\begin{aligned} & \text { R1.R3, R5, } \\ & \text { R } 7, \mathrm{R} 9, \mathrm{Rl} 1 \end{aligned}$ | RESISTOR, FIXED, COMPOSITION: 68 ohms $\pm 5 \%, 1 / 4 \mathrm{w}$ | 932007021 |
| $\begin{aligned} & \text { R2,R4, R6, } \\ & \text { R8,R10, R12 } \end{aligned}$ | RESISTOR* (Customer option) |  |
| M1-M3 | MICROCIRCUIT: <br> F-02, quad NAND gate integrated circuit <br> *NOTE: These items not included unless specified by customer | 950100002 |

Figure 3-29A. 2. Transmission Line Driver, Model XD-336, Parts Location and Identification


Figure 3-29A. 3. Transmission Line Driver PAC, Model XD-336, Line Termination at the Driving End with Matched Impedance


Figure 3-29A. 4. Transmission Line Driver PAC, Model XD-336, Transmission Line Waveform Characteristics

The Extender PAC. Model XP-330 (Figure 3-30.1), provides unobstructed access to any $\mu$-PAC while it is electrically mounted in its appropriate $\mu$-BLOC connector. The connector terminals at the front end of the XP-330 mount into any $\mu-B L O C$ connector and the connector at the rear accepts the $\mu$-PAC it is displacing. Front and rear terminals are directly tied together electrically.


Figure 3-30.1. Extender PAC, Model XP-330

HONEYWELL
(1.) COMPUTER CONTROL DIVISION


[^0]:    * For pulses of $300 \mu \mathrm{sec}$ and over, a tantalum capacitor is recommended for maximum pulse width accuracy and temperature stability.

[^1]:    *This PAC is the same as Model DM-335 as discussed in paragraph 3-12 except for certain component values and specifications. Paragraph 3-12 covers only DM-335 PACs, Serial No. l through 999.

[^2]:    * Solderless-wrap connectors are rated at l/3 amp (max) per wire ( 3 wraps permissible per terminal). Taper-pin connectors can carry full load on one wire. Because of high currents and inductive loading, leads should be kept separated from logic signal wiring.

