```
CPU-8
MB1
MOTHERBOARD PARTS LIST
```



4050

40097

4023

4001

CARD SOCKETS

J1, J2

C-MOS Buffer 4050 PC Fairchild or similar C-MOS Buffer 40097 PC Fairchild or similar C-MOS Gates 4023 PC Fairchild or similar C-MOS Gates 4001 PC Fairchild or similar 00-6022-044-981-028 ELCO or similar operation of the 3853 SMI. When removed, they will allow a 3852 DMI to be substituted in place of the 3853 SMI for interfacing to dynamic RAM's.

## MOTHERBOARD CONNECTOR

Along one edge of the motherboard is a 44 pin card edge, which allows access to PORT 00 and PORT 01 (which are located in the 3850 CPU chip) as well as the various control and interface lines.

## COMPONENT SIDE

| 1 | GND |  |
| :--- | :--- | :--- |
| 2 | +5 V |  |
| 3 | +12 V |  |
| 4 | -5 V | (optional) |
| 5 |  | O |
| 6 | EXT. | INT. |
| 7 |  |  |
| 8 | EXT. | RESET |
| 9 |  |  |
| 10 | I/O | 00 |
| 11 | I/O | 01 |
| 12 | I/O | 02 |
| 13 | I/O | 03 |
| 14 | I/O | 04 |
| 15 | I/O | 05 |
| 16 | I/O | 06 |
| 17 | I/O | 07 |

18
19
20 FAIRBUG SWITCH
21 PRINTER RTN.
22 KEYBOARD

FOIL SIDE

| A | GND |
| :--- | :--- |
| B | +5 V |
| C | +12 V |
| D | -5 V (optional) |
| E |  |
| F | EXT. INT. GND. |

H
J EXT. RESET GND.
K
L I/O 10
M I/O 11
$\mathrm{N} \quad$ I/O 12
$\begin{array}{lll}\mathrm{P} & \mathrm{I} / \mathrm{O} & 13\end{array}$
R I/O 14
S I/O 15
T I/O 16
U I/O 17
V
W
X FAIRBUG SWITCH
Y KEYBOARD RTN.
Z PRINTER

A momentary pushbutton, normally open, is connected between pins 8 and $J$. Closing of this switch actuates the EXTERNAL RESET mechanism of the CPU.

A single pole, single throw, toggle switch is connected between pins 20 and X . Closure of these controls will allow the EXTERNAL RESET to cause entry to FAIRBUG (8080). If this switch is "open", the EXTERNAL RESET will operate normally (reset to 0000).

NOTE: In some cases a heavy noise environment can cause spontaneous actuation of the external RESET. If this occurs a small capacitor (.01 MFD) wired between pins 8 and J (EXTERNAL RESET PAIR) should correct this problem.

CONNECTING A TELETYPE MODEL 33

The CPU-8 system can easily interface with a Teletype Model 33 teleprinter. The teletype interface of the microcomputer provides signals for a 20 mA full duplex loop.

The recommended teletype is a Teletype Model 33 ASR, with automatic reader on/off control. Other Model 33 Teleprinters can also be used.

## Teletype Strapping Options

No modifications of the teletype are necessary. Strapping options should be selected to provide 20 mA loops, and to provide full duplex operation in place of half duplex operation. The options are described in the following paragraphs:

1. Parts Location: All option points are on the teletype power supply assembly. The power supply assembly is rightmost in the teletype; prominent are the LINE/OFF/LOCAL switch in the front of it, and a row of three fuse holders in the rear. Changes are made on a ten terminal strip (part \#1514ll) that is at the lower rear of the power supply assembly. The other change is made on a large flat multi-tap power resistor (part \#181816) that is about three inches behind the LINE/OFF/ LOCAL switch.
2. Select 20 mA loop currents by performing Note 2 of the TTY Drawing Number 6353WD which states: "For the . 020 amp , neutral signal line, move the purple wire from Terminal 8 to Terminal 9 of the 151411 terminal strip. Also move the blue wire from Terminal 3 of the power resistor 181816 to Terminal 4."
3. Select full duplex operation by performing Note 3 of TTY Drawing Number 6353WD which states: "Move the white-blue wire from Terminal 4 to 5 and the brown-yellow wire from Terminal 3 to. 5 on the 151411 terminal strip."

Caution: The 110 V cord terminates on the terminal strip. Unplug power cord from the AC source before working on the teletype.

Teletype Model 33 machines provide two alternative places for attaching an interface cable. One location is the 10 terminal strip that is at the rear of the power supply assembly (the same place as where the option changes were made). The optional location is at the 15 pin connector \#2, which is just above the terminal strip. One mating plug for connector is:

> MOLEX Part \# P(03-09-2151) housing
> with MOLEX Part \# (02-09-2118) terminals

The connections between teletype and microcomputer are:

| Teletype | CPU-8 |
| :---: | :---: |
| TS-4 or J2-6 | Keyboard |
| TS-3 or J2-5 | Keyboard Return |
| TS-7 or J2-8 | Printer |
| TS-6 or J2-7 | Printer Return |

EIA Interface

The following schematic shows an alternate TTY convertor circuit for interface with an EIA connector. Note that the terminal ground (SIG. RTN) is connected to the +5 V line of the CPU-8.

```
CPU-8


EIA INTERFACE FOR CPU-8

\section*{CPU SYSTEMS}

4K STATIC RAM
COMPONENT PLACEMENT

\begin{tabular}{|c|c|}
\hline CPU-8 & \(4 \mathrm{~K}-1\) \\
\hline \multicolumn{2}{|l|}{4K RAM PARTS LIST} \\
\hline Rl - R4 & l0K 1/4 W Resistors \\
\hline Cl & 22 MFD loV Tubular Tantalum Capacitor \\
\hline C2-C20 & 0.1 MFD Ceramic Capacitors UK16-104 CRL \\
\hline DIP SW. & 4 Position Dip Switch \\
\hline & 76B04 Grayhill or similar \\
\hline \multirow[t]{2}{*}{21L02} & Memory Chips 21 L02 Fairchild or similar \\
\hline & \\
\hline 4023 & C-MOS Gates 4023 PC Fairchild or similar \\
\hline 4070 & C-MOS Gates 4070 PC Fairchild or similar \\
\hline 4049 & C-MOS Buffers 4049 PC Fairchild or similar \\
\hline 4050 & C-MOS Buffers 4050 PC Fairchild or similar \\
\hline
\end{tabular}
```

CPU-8
4K RAM CONNECTOR

```
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{COMPONENT SIDE} & \multicolumn{3}{|l|}{FOIL SIDE} \\
\hline 1 & +5V & A & +5V & \\
\hline 2 & GND & B & GND & \\
\hline 3 & & C & & \\
\hline 4 & WRITE & D & & \\
\hline 5 & DI 0 & E & DO & 0 \\
\hline 6 & DI 1 & F & DO & 1 \\
\hline 7 & DI 2 & H & DO & 2 \\
\hline 8 & DI 3 & J & DO & 3 \\
\hline 9 & DI \({ }^{\circ} 4\) & K & DO & 4 \\
\hline 10 & DI 5 & L & DO & 5 \\
\hline 11 & DI 6 & M & DO & 6 \\
\hline 12 & DI 7 & N & DO & 7 \\
\hline 13 & & P & & \\
\hline 14 & & R & & \\
\hline 15 & ADD 7 & S & ADD & 15 \\
\hline 16 & ADD 6 & T & ADD & 14 \\
\hline 17 & ADD 5 & U & ADD & 13 \\
\hline 18 & ADD 4 & V & ADD & 12 \\
\hline 19 & ADD 3 & W & ADD & 11 \\
\hline 20 & ADD 2 & X & ADD & 10 \\
\hline 21 & ADD 1 & \(Y\) & ADD & 9 \\
\hline 22 & ADD 0 & Z & ADD & 8 \\
\hline
\end{tabular}

All input lines to the 4 K RAM boards are fully BUFFERED and present only one or two C-MOS unit loads to the motherboard. If 4 K RAM's are installed in all four possible memory slots, the CPU-8 will directly interface 16 K of memory (128 21 LO 2 chips) without further buffering. Because the drive lines on the motherboard are themselves buffered, the number of memory cards may be increased

4K Ram Connector (continued)
to as many as sixteen (with suitable power supply), allowing usage of the full memory interface capability of the processor (64K). If this is done, the 1 K of memory located at 800083FF will overlap the FAIRBUG location. However, because the F8 essentially "turns off" the RAM locations when accessing a PSU location, no special operations are required to overcome this overlap. The lK of RAM at this location is simply not used by the processor, no conflict of data from the two sources RAM and PSU are possible.

\section*{Dip Switch}

The designation " \(L\) " on the assembly drawing indicates the LSB of the coding for the UPPER FOUR BITS of the MEMORY ADDRESS SELECT setting. This card may be positioned at any of the 4 K steps, starting from 0000. (i.e. - 0000, 1000, 2000, 3000, up to FOOO)
SWITCH CLOSED \(=1\)
SWITCH OPEN \(=0\)

\section*{SPECIAL NOTES}
1. STATIC - Most of the devices used on the CPU-8 boards are some form of MOS logic. While all are protected against normal handling, protection from STATIC ELECTRICITY is the responsibility of the USER. Where possible, a grounded soldering iron is recommended and chip handling should be kept to a minimum (after removal from their protective carriers). MOST IMPORTANT, however, is to not handle or assemble chips under conditions of extreme low humidity. Do not wear heavy wool sweaters or walk across rugs wearing leather shoes, etc. If the user should happen to draw - a static discharge between himself and one of the chips, THAT'S IT. The chip can only be thrown in the garbage.
2. All MEMORY AND PIO cards are to be installed on the motherboard FACING THE CENTRE. The Memory and PIO cards will, therefore, face each other as well. If this is not clear, an examination of the POWER BUS lines on the motherboard should indicate proper placement of the cards. BE PARTICULARLY CAREFUL to install the PIO Boards right-side-up. Although no immediate damage seems to result from plugging this board in upside-down, (i.e. - Port connector side to motherboard) freedom from device destruction cannot be guaranteed (and, of course, the microcomputer will not function if the board is upside-down).
3. All MEMORY CHIPS must have a 650 NS access time or better. 2102 types may be substituted for the low power 21 LO2 but should be 2102-1 or 2102-2 types. Care should also be taken not to exceed the power supply capability of the system as 2102 types may draw \(60 \%\) more current than 21 LO2 types.

\section*{PS-2 POWER SUPPLY PARTS LIST}
\begin{tabular}{|c|c|}
\hline VR-1 & \(\checkmark 78 \mathrm{H} 05 \mathrm{KC}\) FSC REGULATOR \\
\hline & 2 Mounted on a 641A WAKEFIELD HEAT SINK \\
\hline VR-2 & , 7812UC FSC REGULATOR \\
\hline D1, D2 & ON4001 1 AMP DIODES \\
\hline D3, D4 & 60 S 1 IR 6 AMP DIODES \\
\hline & 1700 \\
\hline C1 & 2,200 MFD 25 VDC CAPACITOR 208-211, 216-221 \\
\hline & G. E. MEA25V2200 238-240 \\
\hline & U,700 \\
\hline C2-C5 & 3,300 MFD 16 VDC CAPACITORS \\
\hline & G. E. MEA16V3300 \\
\hline & \[
13,000 \quad \text { IFDC } 722 \mathrm{LL}
\] \\
\hline C 6 & , 0.1 MFD 16VDC CERAMIC CAPACITOR \\
\hline & UK16-104 CRL \\
\hline TS-1 & 6-176-2 JONES TERMINAL STRIP 464-470,508,522, \\
\hline TS-2 & 3-176-2 JONES TERMINAL STRIP 489,492-93 \\
\hline
\end{tabular}

For persons assembling the \(P S-2 B O\) board only version the following order of component installation is recommended.
1. Mount the terminal strips \(T S-1\) and \(T S-2\)
2. Mount VR-1 and the associated heat sink
3. Mount VR-2. An additional \(1 / 8^{\prime \prime}\) hole must be drilled in the heat sink to mount this component. This is best done by using the mounting hole in the P.C. board as a drilling guide after the heat sink is mounted. Be sure to use heat sink compound on both regulators.
4. The balance of the components may then be installed in any order.


\section*{CPU SYSTEMS}

CPU8 MOTHERBOARD
COMPONENT PLACEMENT

```

