Document UM-00070-F

User Manual for

# DT3362 SERIES

HIGH PERFORMANCE

A/D SUBSYSTEMS

For Q-bus Processors

Copyright<sup>®</sup> 1986 by Data Translation, Inc.

Data Translation, Inc. 100 Locke Drive Marlborough, MA 01752-1192 All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form by any means, electronic, mechanical, by photocopying, recording, or otherwise, without the prior written permission of Data Translation, Inc.

> Fourth Edition July, 1986

July, 1986 Printing

Information furnished by Data Translation, Inc. is believed to be accurate and reliable; however, no responsibility is assumed by Data Translation, Inc. for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Data Translation, Inc.

Data Translation is a registered trademark of Data Translation, Inc.

DT3362 series is a trademark of Data Translation, Inc.

Q-bus is a trademark of Digital Equipment Corporation.

#### CONTENTS

PREFACE

# CHAPTER 1 INTRODUCTION

1.1	MODEL DESCRIPTIONS	2
1.2	COMPATIBLE SCREW TERMINAL PANELS	5
1.2.1	DT701 SERIES	5
1.2.2	DT6700 SERIES	5
1.2.3	DT709 SERIES	5
1.2.4	DT756 SERIES	1

# CHAPTER 2 SPECIFICATIONS

2.1	INTRODUCTION	1
2.2	DT3362-16SE/8DI AND DT3362-64SE/32DI	2
2.3	DT3362-16SE/8DI-PGH AND DT3362-64SE/32DI-PGH 2-	5
2.4	DT3362-F-16SE AND DT3362-F-64SE	8
2.5	DT3362-F-8DI AND DT3362-F-32DI	1
2.6	DT3362-G-16SE AND DT3362-G-64SE	4
2.7	DT3362-G-8DI AND DT3362-G-32DI	7
2.8	DT3362-H-16SE AND DT3362-H-64SE	0
2.9	DT3362-H-8DI AND DT3362-H-32DI	3
2.10	DT3362-H-16SE-PGH AND DT3362-H-64SE-PGH 2-2	5
2.11	DT3362-H-8DI-PGH AND DT3362-H-32DI-PGH 2-24	B
2.12	DT3377	1
2.13	DT3368-4SE AND DT3368-12SE	3
2.14	EXTERNAL TRIGGER	5
2.15	INTERFACE CHARACTERISTICS	5
2.16	POWER REQUIREMENTS	7
2.17	PHYSICAL/ENVIRONMENTAL	7
2.18	CONNECTORS AND CABLES	7
2.19	COMPATIBLE SCREW TERMINAL PANELS	3

CHAPTER 3 UNPACKING AND CONFIGURATION

3.1	INTRODUCTION
3.2	UNPACKING
3.2.1	NO APPARENT DAMAGE
3.2.2	VISIBLE DAMAGE
3.3	CONFIGURATION
3.3.1	DEVICE BASE ADDRESS SELECTION
3.3.2	DEVICE INTERRUPT VECTOR ADDRESS SELECTION 3-4
3.4	A/D CONFIGURATION JUMPERING
3.4.1	INPUT MODE
3.4.2	A/D INPUT RANGE
3.4.3	SELECTION OF OUTPUT CODING
3.4.3.1	Input Gain And A/D Range
3.4.4	JUMPER CONFIGURATIONS ON 22-BIT DMA ADDRESS
	BOARD
3.4.4.1	Selection Of DMA Wrap Mode
	-

3.4.4.2	Triggers	•	•		•	•	•		•	•	•	•	•	•	•	3-14
3.4.4.3	Reference Jumpers	•	•	•	•	•	•	•	•	•	•	•	•	•	•	3-15

# CHAPTER 4 SYSTEM INTERCONNECTIONS

.

4.1	INTRODUCTION	1
4.2	ANALOG INPUT CONNECTIONS	1
4.2.1	J3 AND J2 CONNECTIONS ON DT3362- PREFIXED MODELS 4-	1
4.2.2	J3 CONNECTION ON DT3377	3
4.2.3	J3 AND J2 CONNECTIONS ON DT3368- PREFIXED MODELS 4-	4
4.3	EXTERNAL PORT CONNECTION	5
4.4	EXTERNAL TRIGGER INPUT	6
4.5	CONNECTIONS TO DATA ACQUISITION ACCESSORIES 4-	6
4.6	RECOMMENDED ANALOG INPUT CONNECTION SCHEMES 4-	9
4.6.1	SINGLE-ENDED INPUTS 4-1	1
4.6.2	PSEUDO-DIFFERENTIAL INPUTS 4-1	3
4.6.3	DIFFERENTIAL INPUTS 4-1	5
4.7	CONNECTION GUIDELINES	7
4.7.1	TWISTED PAIR INPUT LINES 4-1	7
4.7.2	SHIELDED INPUT LINES 4-1	7
4.7.3	INPUT SETTLING WITH HIGH SOURCE IMPEDANCE 4-1	7

# CHAPTER 5 ARCHITECTURE

5.1	INTROD	UCTIC	DN .	•			•				•	•	•	•		•		•	. 5-1
5.2	REGIST	ERS		•		•	•	•		•	•	•							. 5-1
5.2.1	A/D	CONTR	ROL	AND	SI	ATU	IS 1	RE	GIS	STE	R	•	•	•				•	. 5-3
5.2.2	A/D	DATA	BUF	FER	RE	GIS	TE	R			•	•	•					•	. 5-6
5.2.3	CHAN	NEL-I	IST	PR	OGF	AMM	IIN	G 1	REC	JIS'	TEF	2	•				•	•	. 5-6
5.2.4	DMA	CONTE	ROL	AND	SI	ATU	IS 1	RE(	GIS	STE	R	•	•	•	•		•		. 5-8
5.2.5	DMA	WORD	COU	NT	REG	IST	ER		• •			•	•	•	•		•	•	5-11
5.2.6	DMA	CURRE	ENT	ADD	RES	SF	EG	IS	TEF	2		•	•	•	•	•	•	•	5-11
5.3	MULTIP	LEXEF	₹ СН	ANN	EL-	LIS	T	•				•	•	•	•	•		•	5-11
5.4	ADDRES	S POI	NTE	RS			•	•	• •			•		•		•	•	•	5-12
5.5	EXTERN	AL PO	ORT	•		•		•		•	•	•	•			•		•	5-13
5.5.1	DT33	69 DL	JAL-	POR	ΤM	IEMC	RY			•	•	•	•	•	•		•	•	5-14
5.5.2	SKY	320 5	SIGN	AL	PRC	CES	so	R		•	•	•		•	•	•		•	5-15
5.6	DMA TR	ANSFE	ERS			•		•		•	•	•			•	•	•	•	5-15
5.6.1	DMA	TRANS	FER	S V	IA	Q-E	US			•	•	•	•	•	•			•	5-15
5.6.2	DMA	TRANS	SFER	s v	IA	EXI	ERI	NAI	LE	OR!	r	•		•	•	•	•	•	5-16

# CHAPTER 6 OPERATING PRINCIPLES

6.1	INTRODUCTION		•	•	•		•	•	•	•	•		•	•	•	6-1
6.2	A/D CONVERSION TRIGGER	•	•	•	•	•	•	•			•		•		•	6-1
6.3	DATA TRANSFER	•	•				•				•	•	•			6-2
6.4	DATA CONVERSION	•				•	•						•			6-3

# CHAPTER 7 CHANNEL-LIST PROGRAMMING

7.1	INTRODUCTION	•	•	•	•	•		•		•					7-1
7.2	PROGRAMMING PROTOCOL	S	•	•	•	•	•	•	•	•	•	•	•	•	7-2

7.2.1	INITIALIZE POINTER LOGIC	2
7.2.2	WRITE START ADDRESS REGISTER/CURRENT ADDRESS	
	POINTER	3
7.2.3	READ CURRENT ADDRESS POINTER	3
7.2.4	WRITING FINAL ADDRESS POINTER	1
7.2.5	READING THE FINAL ADDRESS POINTER 7-4	ł
7.2.6	RESETTING THE POINTER	5
7.3	ENTERING CHANNEL INFORMATION INTO THE RAM 7-5	5
7.3.1	WRITING INTO THE CHANNEL-LIST RAM 7-6	5
7.3.2	READING THE CHANNEL-LIST RAM	1
7.3.3	MULTIPLEXER PRELOAD AND LOGIC ENABLE 7-8	3

· .

# CHAPTER 8 PROGRAMMING EXAMPLES

8.1	INTRODUCTION		•		•	•	•		•		•	•	•	•		8-1
8.2	FADEX1 - EXAMPLE	PROGRAM	1	•	•		•		•	•	•	•	•	•	•	8-1
8.3	FADEX2 - EXAMPLE	PROGRAM	2	•		•	•	•	•	•	•	•	•	•	•	8-1
8.4	FADEX3 - EXAMPLE	PROGRAM	3	•	•	•	•	•	•	•	•	•	•	•	•	8-2
8.5	FADEX4 - EXAMPLE	PROGRAM	4	•	٠	•	•	•	•	•	•	٠	•	٠	•	8-2
8.6	FADEX5 - EXAMPLE	PROGRAM	5	•	•	•	•	•	•	•	•	•	•	•	•	8-3

# CHAPTER 9 A/D CALIBRATION

9.1	INTRODUCTION	-1
9.2	GUIDELINES	•2
9.2.1	PREREQUISITES	-2
9.2.2	EQUIPMENT REQUIRED	• 3
9.2.3	PRECAUTIONS	.3
9.2.4	SINGLE-ENDED INPUT OPERATION (SE) 9-	- 3
9.2.5	DIFFERENTIAL INPUT OPERATION (DI) 9-	-4
9.3	CALIBRATION	-5
9.3.1	UNIPOLAR RANGE CALIBRATION	-8
9.3.1.1	Unipolar Zero	-8
9.3.1.2	Unipolar Full Scale	.9
9.3.1.3	PG Žero	.9
9.3.2	BIPOLAR RANGE CALIBRATION	. 0
9.3.2.1	Minus Full Scale	. 0
9.3.2.2	Plus Full Scale	. 1
9.3.2.3	PG Zero	.1
9.4	APPLICATIONS	. 2
9.5	GROUNDING	. 3
9.5.1	DIFFERENTIAL INPUTS	. 3
9.5.2	SINGLE-ENDED INPUTS	. 4
9.5.3	PSEUDO-DIFFERENTIAL INPUTS	. 4

APPENDIX A DT3362 SERIES JUMPER SUMMARY

A.1	INTRODUCTION	A-1
APPENDIX B	DATA CODING TABLES	
B.1	INTRODUCTION	B-1

APPENDIX C TROUBLESHOOTING

TROUBLESHOOTING	L
SYMPTOMS AND SOLUTIONS	2
No Board Response	2
Digital Output Code In Plus Or Minus Full Scale	
Stops	2
First Reading On A Channel Is Incorrect C-2	2
Zero Or Full Scale Will Not Calibrate C-2	2
RMA NUMBER	2
]	Image: Store of the store

APPENDIX D LISTING OF DT3362 SERIES DIAGNOSTICS

APPENDIX E ENGINEERING DRAWING

INDEX

.

#### FIGURES

3-1	BASE ADDRESS SELECTION OF 771300 (OCTAL)	ł
3-2	VECTOR ADDRESS SELECTION	÷
4-1	CONNECTION OF DT701-20 AND DT701-50 TO THE DT3362	,
4-2	CONNECTION OF DT709 SERIES AND DT6700 SERIES TO SE	
	VERSIONS OF THE DT3362 SERIES BOARDS 4-8	}
4-3	CONNECTION OF DT756 SERIES WITH SE VERSIONS OF THE	2
4-4	CONNECTION OF SCREW TERMINAL PANELS TO THE A/D	'
A E	EXPANDER OF THE DT3362 SERIES	1
4-5	PSEUDO-DIFFERENTIAL INPUT CONNECTION	ļ
4-7	DIFFERENTIAL INPUT CONNECTION	;
5-1	ADSCR BIT ASSIGNMENTS	;
5-2	CLPR BIT ASSIGNMENTS	1
5-3	DMACSR BIT ASSIGNMENTS	;
5-4 5-5	DATA PATH TAKEN BI CONVENTIONAL DMA TRANSFERS 5-13 DATA PATH TAKEN WITH DUAL-PORTED MEMORY STRUCTURE . 5-14	•
9-1	SINGLE-ENDED CONNECTIONS (EXCEPT DT3368-4SE AND	
	DT3368-12SE)	3
9-2	SINGLE-ENDED CONNECTIONS (DT3368-4SE AND DT3368-12SE) 9-4	
9-3	DIFFERENTIAL CONNECTIONS	)
B-1	CALCULATING THE INPUT VOLTAGE TO AN A/D CONVERTER	
B_2	USING BINARY OR OFFSET BINARY CODING	
0-2	USING TWO'S COMPLEMENT CODING	2

# TABLES

1-1	DT3362 SERIES FEATURES COMPARISON
3-1 3-2	DT3362 SERIES INPUT MODES
2 1	DT5502 SERIES INPUT RANGES
3-4	INPUT RANGE SELECTION
3-3	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
3-0	
3-1	FULL SCALE OUTFUT CODES IN VARIOUS NOTATIONS 3-13
2 0	FULL SCALE RANGES FOR HIGH LEVEL INPUT DUARDS 3-13
3 - 3 2 1 0	
2-11	
3-12	DEFEDENCE JUMPERS FOR REVISION F AND DATER BOARDS . 5-15 DEFEDENCE JUMPERS FOR ALL MODELS . 2-16
2-12	REFERENCE COMPERS FOR ALL MODELS
4-1	J3 PIN ASSIGNMENTS ON ALL DT3362- PREFIXED MODELS 4-2
4-2	J2 EXPANDER PIN ASSIGNMENTS ON DT3362- PREFIXED
	MODELS
4-3	J3 PI ASSIGNMENTS ON DT3377
4-4	J3 PIN ASSIGNMENTS ON DT3368-4SE AND DT3368-14SE 4-4
4-5	J2 EXPANDER PIN ASSIGNMENTS ON DT3368-12SE 4-5
4-6	EXTERNAL PORT CONNECTOR J1 PIN ASSIGNMENTS 4-6
4-7	DT3362 SERIES INPUT TYPES
5-1	DT3362 SERIES REGISTER ASSIGNMENTS 5-2
5-2	CHANNEL-LIST CONTROL INSTRUCTION FIELD
5-3	CHANNEL-LIST OPERATION MODE FIELD
5-4	CHANNEL-LIST PAGE SELECT
5-5	MODE SELECTION USING CLPR
5-6	DMA MODE SELECTION
~ •	
9-1	DT3362 SERIES A/D CONVERTER MODULES
9-2	1 LSB VOLTAGE LEVELS
9-3	12-BIT OFFSET BINARY AND TWO'S COMPLEMENT BINARY
<b>.</b> .	CODE FOR MINUS FULL SCALE PLUS I LSB
9-4	16-BIT TWO'S COMPLEMENT BINARY CODE FOR MINUS FULL
	SCALE PLUS 1 LSB $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $$
9-5	PLUS FULL SCALE MINUS 2 LSB
9-6	12-BIT BINARY CODES FOR PLUS FULL SCALE MINUS 2 LSB . 9-7
9-7	16-BIT TWO'S COMPLEMENT BINARY CODES FOR PLUS FULL
	SCALE MINUS 2 LSB
9-8	MINUS FULL SCALE PLUS ONE LSB VOLTAGE 9-10
9-9	12-BIT OFFSET BINARY AND TWO'S COMPLEMENT BINARY
	CODES FOR MINUS FULL SCALE PLUS 1 LSB 9-11
9-10	16-BIT TWO'S COMPLEMENT CODES FOR MINUS FULL SCALE
	PLUS 1 LSB
9-11	12-BIT OFFSET BINARY AND TWO'S COMPLEMENT BINARY
	OUTPUT CODES FOR 0 VOLTS $\dots \dots \dots$
9-12	TYPICAL COUNT SPREAD DUE TO NOISE
_	
A-1	DT3362-16SE/8DI AND DT3362-64SE/32DI JUMPERS A-2
A-2	DT3362-16SE/8DI-PGH AND DT3362-64SE/32DI-PGH JUMPERS A-3
	•

A-3	DT3362-F-16SE AND DT3362-F-64SE JUMPERS A-4
A-4	DT3362-F-16DI AND DT3362-F-32DI JUMPERS
A-5	DT3362-G-16SE AND DT3362-G-64SE JUMPERS A-6
A-6	DT3362-G-16DI AND DT3362-G-32DI JUMPERS A-7
A-7	DT3362-H-16SE AND DT3362-H-64SE JUMPERS A-8
A-8	DT3362-H-16DI AND DT3362-H-32DI JUMPERS
A-9	DT3362-H-16SE-PGH AND DT3362-H-64SE-PGH JUMPERS A-10
A-10	DT3362-H-16DI-PGH AND DT3362-H-32DI-PGH JUMPERS A-11
A-11	DT3377 JUMPERS
A-12	DT3368-4SE AND DT3368-12SE JUMPERS
B-1	12-BIT A/D BIPOLAR CODING TABLE
B-2	12-BIT A/D UNIPOLAR TABLE
B-3	16-BIT A/D BIPOLAR CODING (DT3377) $\ldots$ B-

#### PREFACE

This hardware manual is written for users of the Data Translation DT3362 series data acquisition and conversion subsystems compatible with Digital Equipment Corporation's Q-bus-based computer systems. It describes the configuration of the board, shows system interconnections, discusses the board architecture, and provides you with information on how to program and operate the DT3362 series. The manual assumes that you have a general knowledge of electronic circuitry, are familiar with the Q-bus, understand data conversion, and possess enough proficiency in software to write your own application and diagnostic programs. The following list provides summaries of all sections in the manual.

#### CHAPTER 1 - INTRODUCTION

Chapter 1 provides an overview of all the models comprising the DT3362 series. The chapter briefly describes the major features of each model and gives a summary of compatible data acquisition accessories.

#### CHAPTER 2 - SPECIFICATIONS

Chapter 2 gives the complete electrical and physical specifications for all boards in the series. The chapter also lists compatible data acquisition accessories, connectors, and cable assemblies used to interface the DT3362 series board with signal sources.

#### CHAPTER 3 - UNPACKING AND CONFIGURATION

Chapter 3 describes the unpacking procedure and lists measures to take if product is damaged. The major portion of the chapter discusses the configuration of user-selectable parameters.

#### CHAPTER 4 - INTERCONNECTION

Chapter 4 discusses connections to the Q-bus and the user application. The chapter gives the bit assignments of all connectors and discusses input connection schemes. It also provides diagrams showing the connections of the DT3362 series boards to compatible screw terminal/signal conditioning panels.

#### CHAPTER 5 - ARCHITECTURE

Chapter 5 describes the board registers and the function of each bit in each register. The chapter also discusses the multiplexer channel-list, the external port, and DMA transfers.

#### CHAPTER 6 - OPERATING PRINCIPLES

Chapter 6 describes the various stages in the operation of the board--A/D conversion trigger, data transfer, and data conversion.

#### CHAPTER 7 - CHANNEL-LIST PROGRAMMING

Chapter 7 explains the use of the multiplexer channel-list feature and presents the various protocols and sequences needed to program the multiplexer channel-list and the pointer logic. The chapter also describes how to enter channel information into the RAM.

#### CHAPTER 8 - PROGRAMMING EXAMPLES

Chapter 8 presents five examples which describe and illustrate various programming aspects of the DT3362 series boards both for non-DMA applications as well as for DMA operations.

#### CHAPTER 9 - CALIBRATION

Chapter 9 describes calibration procedures for the A/D converters on the DT3362 series boards.

#### APPENDIX A - DT3362 SERIES JUMPER SUMMARY

Appendix A provides the jumper lists of all models in the DT3362 series boards.

#### APPENDIX B - DATA CODING TABLES

Appendix B provides unipolar and bipolar data coding tables for for key points in the input ranges of all models in the DT3362 series boards.

#### APPENDIX C - TROUBLESHOOTING

Appendix C lists the steps to be taken in troubleshooting the DT3362 series board and in seeking factory service.

APPENDIX D - LISTING OF DT3362 SERIES DIAGNOSTICS

Appendix D contains the listing of the diagnostics.

APPENDIX E - ENGINEERING DRAWING

. . .

Appendix E contains the board assembly drawing of the DT3362 series.

#### CHAPTER 1

#### INTRODUCTION

The DT3362 series of analog to digital (A/D) converter boards are fast, Q-bus compatible data acquisition subsystems intended for use in a wide range of applications in industrial process control as well as laboratory research. The series offers such advanced features as 22-bit addressing, data transfers via DMA, and an external port to enhance throughput.

The series includes basic boards and expanded boards. The maximum number of input channels on the basic boards is 16 single-ended or 8 differential. Expanded boards are basic boards equipped with expander modules to provide additional input channels. Up to 64 single-ended or 32 differential input channels can be accommodated on expanded boards. The series uses 12-bit, as well as 16-bit A/D converters, and features boards with simultaneous sample and hold circuits.

The DT3362 series boards are designed for both unipolar and bipolar inputs. The unipolar input range is 0 to +10V for models not equipped with programmable gain (PGH) and 0 to +1.25V to 0 to +10V for models with programmable gain. The corresponding bipolar ranges are  $\pm 10V$  and  $\pm 1.25V$  to  $\pm 10V$ , respectively. The programmable gain is software selectable. The high resolution (16-bit) model in the series operates only in a bipolar input range.

Input modes on the DT3362 series boards can be single-ended or differential. Four models offer selectable input modes: DT3362-16SE/8DI, DT3362-64SE/32DI, DT3362-16SE/8DI-PGH, and DT3362-64SE/32DI-PGH. The other models are configured for either differential or single-ended inputs.

A conversion trigger initiates a single conversion, a scan of conversions in a channel-list, or a specified number of conversions, all under software control. Conversion triggers are issued either via software or by an external pulse.

The sophisticated architecture of the DT3362 series permits data transfers to memory over a dedicated bus which is completely independent of the system Q-bus. This feature is used in combination with the DT3369 dual port memory board to further enhance subsystem throughput without adding to the latency of the Q-bus, thus freeing the system bus to service

#### INTRODUCTION

other peripherals.

The DT3362 series boards require no external power to operate. On-board dc to dc converters generate +15V and -15V power required by the A/D converter modules. The dc to dc converters and logic circuits obtain power directly from the +5V supply line on the Q-bus backplane.

The DT3362 series board occupies 16 consecutive byte locations in the Q-bus I/O address space. The base address can be assigned any value within the 760000-777760 (octal) range in increments of 20 (octal).

#### 1.1 MODEL DESCRIPTIONS

The DT3362 series consists of 23 models: 12 basic models and 11 expanded. Table 1-1 lists all the models and provides a summary of their performance characteristics.

MODEL	CONV. RATE(1)	RESOLU- TION	ANALOG INPUTS	SOFTWARE GAIN
DT3362-16SE/8DI DT3362-32DI/64SE (1)	50kHz 50kHz	12 bits 12 bits	16SE/8DI 64SE/32DI	N/A N/A
DT3362-16SE/8DI-PGH DT3362-64SE/32DI-PGH (2)	50kHz 50kHz	12 bits 12 bits	16SE/8DI 64SE/32DI	1,2,4,8 1,2,4,8
DT3362-F-16SE DT3362-F-64SE (2) DT3362-F-8DI DT3362-F-32DI (2)	125kHz 125kHz 125kHz 125kHz 125kHz	12 bits 12 bits 12 bits 12 bits 12 bits	165E 645E 8DI 32DI	1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
DT3362-G-16SE DT3362-G-64SE (2) DT3362-G-8DI DT3362-G-32DI (2)	250kHz 250kHz 250kHz 250kHz 250kHz	12 bits 12 bits 12 bits 12 bits 12 bits	165E 645E 8DI 32DI	1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
DT3362-H-16SE DT3362-H-64SE (2) DT3362-H-8DI DT3362-H-32DI (2)	250kHz 250kHz 250kHz 250kHz 250kHz	12 bits 12 bits 12 bits 12 bits 12 bits	16SE 64SE 8DI 32DI	N/A N/A N/A N/A
DT3362-H-16SE-PGH DT3362-H-64SE-PGH (2) DT3362-H-8DI-PGH DT3362-H-32DI-PGH (2)	200kHz 200kHz 200kHz 200kHz	12 bits 12 bits 12 bits 12 bits 12 bits	165E 645E 8DI 32DI	1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
DT3377	100kHz	16 bits	4DI	N/A
DT3368-4SE (3) DT3368-12SE (2,3)	100kHz 100kHz	12 bits 12 bits	4SE 12SE	N/A N/A

TABLE 1-1: DT3362 SERIES FEATURES COMPARISON

NOTES:

1. "Conversion Rate" is the maximum number of A/D conversions per second of which the board is capable as shipped from the factory. This does not take into account software latencies and the time required to read data from the board.

2. Uses an expander module.

3. Uses a simultaneous sample and hold module.

A brief description of all the models in the DT3362 series follows.

DT3362-16SE/8DI

High level analog input system with 12-bit resolution and maximum 50kHz throughput. Jumper-selectable for 16 single-ended or 8 differential input channels. Accepts unipolar or bipolar inputs. Factory-configured for differential inputs and bipolar input range.

#### INTRODUCTION MODEL DESCRIPTIONS

DT3362-64SE/32DI Same as DT3362-16SE/8DI, but expanded to 64SE/32DI input channels. DT3362-16SE/8DI-PGH High level analog input system with 12-bit resolution and maximum 50kHz throughput. Jumper selectable for 16 single-ended or 8 differential input channels. Accepts unipolar or bipolar inputs. Software programmable for gains of 1, 2, 4, or 8. Factory-configured for differential inputs and bipolar input range. DT3362-64SE/32DI-PGH Same as DT3362-16SE/8DI-PGH, but expanded to 64SE/32DI input channels. DT3362-F-16SE Fast, high level analog input system with 12-bit resolution and maximum 125kHz throughput. Provides 16 single-ended input channels. Accepts unipolar or bipolar Software programmable for gains of 1, 2, 4, or 8. inputs. DT3362-F-64SE Same as DT3362-F-16SE, but expanded to 64SE input channels. DT3362-F-8DI Fast, high level analog input system with 12-bit resolution and maximum 125kHz throughput. Provides 8 differential Accepts unipolar or bipolar input channels. inputs. Software programmable for gains of 1, 2, 4, or 8. DT3362-F-32DI Same as DT3362-F-8DI, but expanded to 32DI input channels. DT3362-G-16SE Fast, high level analog input system with 12-bit resolution and maximum 250kHz throughput. Provides 16 single-ended input channels. Accepts unipolar or bipolar Software programmable for gains of 1, 2, 4, or 8. inputs. DT3362-G-64SE Same as DT3362-G-16SE, but expanded to 64DI input channels. DT3362-G-8DI Fast, high level analog input system with 12-bit resolution and maximum 250kHz throughput. Provides 8 differential Accepts unipolar or bipolar input channels. inputs. Software programmable for gains of 1, 2, 4, or 8. DT3362-G-32DI Same as DT3362-G-8DI, but expanded to 32DI input channels. DT3362-H-16SE Fast, high level analog input system with 12-bit resolution and maximum 250kHz throughput. Provides 16 single-ended input channels. Accepts unipolar or bipolar inputs.

DT3362-H-64SE Same as DT3362-H-16SE, but expanded to 64SE input channels. DT3362-H-8DI Fast, high level analog input system with 12-bit resolution and maximum 250kHz throughput. Provides 8 differential input channels. Accepts unipolar or bipolar inputs. DT3362-H-32DI Same as DT3362-H-8DI-PGH, but expanded to 32DI input channels. DT3362-H-16SE-PGH Fast, high level analog input system with 12-bit resolution and maximum 200kHz throughput. Provides 16 single-ended input channels. Accepts unipolar or bipolar inputs. Software programmable for gains of 1, 2, 4, or 8. DT3362-H-64SE-PGH Same as DT3362-H-16SE-PGH, but expanded to 64SE input channels. DT3362-H-8DI-PGH Fast, high level analog input system with 12-bit resolution and maximum 200kHz throughput. Provides 8 differential input channels. Accepts unipolar or bipolar Software programmable for gains of 1, 2, 4, or 8. inputs. DT3362-H-32DI Same as DT3362-H-8DI-PGH, but expanded to 32DI input channels. DT3368-4SE High level analog input system featuring a simultaneous sample and hold converter module. Provides 4 single-ended input channels. Offers 12-bit resolution and 100kHz throughput. Accepts unipolar or bipolar inputs. Operates at a gain of 1. DT3368-12SE Same as DT3368-4SE, but expanded to 12SE input channels. DT3377 Fast, high level analog input system with 16-bit resolution and 100kHz throughput. Provides 4 differential input channels. Accepts bipolar inputs only. Operates at a gain of 1.

#### 1.2 COMPATIBLE SCREW TERMINAL PANELS

The DT3362 series boards are compatible with a number of data acquisition accessories--screw terminal panels--available from Data Translation. The data acquisition accessories belong in two groups: those that simply interface the A/D board to the signal source; and those that condition the input signals in addition to providing a connection interface. The following is a brief description of screw terminal panels that can be used with the various models in the DT3362 series.

#### 1.2.1 DT701 SERIES

The DT701 series of screw terminal panels are compatible with all models of the DT3362 series. Two versions, the DT701-20 and DT701-50, can be used. The DT701-20 is used with the J3 connector of the basic or expanded versions of the DT3362 series, while the DT701-50 is used with the expanded versions connecting to J2. These panels provide standard matrix patterns for user-installation of conditioning circuits on each input channel. The matrix pattern accommodates current loop resistors, noise filters, voltage dividers, open thermocouple detection circuit, or any circuit required which mates with the standard pattern.

#### 1.2.2 DT6700 SERIES

The DT6700 series of isolated signal conditioning modules are compatible with all single-ended models of the DT3362 series. They are suited particularly for industrial application where noise and common mode voltage could cause serious problems. The modules are mounted on the DT750 backplane which connects to the J3 connector of the basic or expanded versions of the DT3362 series. The J2 connection of the expanded board accommodates three DT750 backplanes. The conversion of the 50-pin J2 connector to three 20-pin connectors of the screw terminal panels is made via the EP164 interconnection panel.

#### 1.2.3 DT709 SERIES

The DT709-S and DT709-Y of the DT709 series of screw terminal/signal conditioning panels are compatible with all single-ended models of the DT3362 series. The DT709-S provides only connection points to the measurement, while the DT709-Y also offers common mode rejection and other signal conditioning functions. As a result, the DT709-Y effectively converts the single-ended inputs of the DT3362 series into differential inputs. The basic versions of the DT3362 series accommodate one DT709 series screw terminal panel via the J3 connector. The expanded versions accommodate one panel via the J3 connector. The panels via the J2 connector using the EP164 interconnection panel. The DT709-Y requires an external power source capable of supplying  $\pm 11V$  to  $\pm 15V$  at  $\pm 30mA$  minimum.

#### 1.2.4 DT756 SERIES

The DT756-Y and DT756-D of the DT756 series of screw terminal/signal conditioning panels are compatible with all single-ended models of the DT3362 series except the DT3368-4SE and DT3368-12SE which feature the simultaneous sample and hold module. Both models provide signal conditioning functions, including common mode rejection which converts the single-ended channels of the A/D board into differential channels. The basic versions of the DT3362 series accommodate one DT756 series screw terminal panel via the J3 connector. The expanded versions accommodate one panel via the J3 connector and three panels via the J2 connector using the EP164 interconnection panel as shown in Figure 1-1. The DT756-Y requires an external power source capable of supplying  $\pm 11V$  to  $\pm 15V$  at  $\pm 30mA$  minimum. The DT756-D has an on-board dc to dc converter and requires only a  $\pm 5V$  input at 250mA.

#### CHAPTER 2

#### SPECIFICATIONS

#### 2.1 INTRODUCTION

.

This chapter lists the specifications of the DT3362 series boards and related accessories. Specifications are provided for the following items:

- o Analog Inputs o Accuracy
- o Dynamic Performance
- o Thermal Characteristics
- o On-board Clock
- o External Trigger
- o Interface Characteristics
- o Power Requirements
- o Physical/Environmental
- o Connectors and Cables
- o Compatible Screw Terminal Panels

Unless noted otherwise, the specifications are typical at +25°C and rated voltage.

## SPECIFICATIONS DT3362-16SE/8DI AND DT3362-64SE/32DI

# 2.2 DT3362-16SE/8DI AND DT3362-64SE/32DI

#### ANALOG INPUTS

.

Number of Analog Inputs DT3362-16SE/8DI DT3362-64SE/32DI	16SE or 8DI, user-selectable 64SE or 32DI, user-selectable
Input Ranges	0 to +10V (unipolar); ±10V (bipolar)
Output Data Codes	Straight binary (unipolar); Offset binary (bipolar); Two's complement (bipolar); jumper-selectable. Sign extension available with bipolar ranges
Input Impedance	"Off" channel: 100MQ in parallel with 10pF; "On" channel: 100Q in parallel with 100pF
Bias Current	±20nA
Common Mode Input Voltage, Maximum	±11V
Common Mode Rejection Ratio (CMRR), Gain = 1	80dB at 60Hz, 1kQ unbalanced
Maximum Input Voltage Without Damage, Power On	±35V
Maximum Input Voltage Without Damage, Power Off	±20V
Amplifier Input Noise	0.2 LSB rms NOTE: Where gain is greater than 1, input noise is multiplied by gain.
Channel-to-channel Input Voltage Error	±5µV

# SPECIFICATIONS DT3362-16SE/8DI AND DT3362-64SE/32DI

ACCURACY

.

Resolution	12 bits
Nonlinearity	Less than $\pm 1/2$ LSB
Differential Nonlinearity	Less than $\pm 1/2$ LSB
Inherent Quantizing Error	±1/2 LSB
System Accuracy	To within ±.03% FSR
Channel Cross Talk	-80dB at 1kHz
Gain Error	Adjustable to 0
Zero Error	Adjustable to 0
DYNAMIC PERFORMANCE	
Channel Acquisition Time To within 1/2 LSB	15µs
A/D Conversion Time	10 <i>µ</i> s
A/D Conversion Time Max. A/D Converter Throughput	10µs 50kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.)
A/D Conversion Time Max. A/D Converter Throughput Sample And Hold Aperture Uncertainty	<pre>10µs 50kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) 10ns</pre>
A/D Conversion Time Max. A/D Converter Throughput Sample And Hold Aperture Uncertainty Sample And Hold Aperture Delay	<pre>10µs 50kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) 10ns 50ns</pre>
A/D Conversion Time Max. A/D Converter Throughput Sample And Hold Aperture Uncertainty Sample And Hold Aperture Delay Sample And Hold Feedthrough Attenuation	<pre>10µs 50kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) 10ns 50ns 80dB at 1kHz</pre>

### SPECIFICATIONS DT3362-16SE/8DI AND DT3362-64SE/32DI

-

±10µV/°C (unipolar); ±10ppm of FSR/°C (bipolar)
[±20µV/°C] + [(±3µV/°C)xGain]
±30ppm of FSR/°C
±3ppm of FSR/°C
Monotonic, 0 to +50°C (32 to 122°F)

2.3 DT3362-16SE/8DI-PGH AND DT3362-64SE/32DI-PGH ANALOG INPUTS Number of Analog Inputs DT3362-8DI/16SE-PGH 8DI or 16SE, user-selectable 32DI or 64SE, user-selectable DT3362-32DI/64SE-PGH Input Ranges 0 to 1.25V to 0 to +10V (unipolar);  $\pm 1.25V$  to  $\pm 10V$  (bipolar) Output Data Codes Straight binary (unipolar); Offset binary (bipolar); Two's complement (bipolar); jumper selectable. Sign extension is available with bipolar ranges 1, 2, 4, 8 Software Programmable Gain "Off" channel: 100MQ Input Impedance in parallel with 10pF; "On" channel: 100MQ in parallel with 100pF Bias Current ±20nA Common Mode Input Voltage, ±11V Maximum Common Mode Rejection Ratio (CMRR), Gain = 1 80dB at 60Hz, 1kQ unbalanced Maximum Input Voltage Without ±35V Damage, Power On Maximum Input Voltage Without Damage, Power Off ±20V Amplifier Input Noise 0.2 LSB rms NOTE: Where gain is greater than 1, input noise is multiplied by gain. Channel-to-channel Input Voltage Error ±5µV

#### SPECIFICATIONS DT3362-16SE/8DI-PGH AND DT3362-64SE/32DI-PGH

ACCURACY Resolution 12 bits Less than  $\pm 1/2$  LSB Nonlinearity Differential Nonlinearity Less than  $\pm 1/2$  LSB Inherent Quantizing Error  $\pm 1/2$  LSB System Accuracy Gain = 1To within ±.03% FSR Gain = 8To within ±.05% FSR Channel Cross Talk -80dB at 1kHz Gain Error Adjustable to 0 Zero Error Adjustable to 0 DYNAMIC PERFORMANCE Channel Acquisition Time To within 1/2 LSB 15µs A/D Conversion Time  $10 \mu s$ Max. A/D Converter Throughput 50kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) Sample And Hold Aperture Uncertainty 10ns Sample And Hold Aperture Delay 50ns Sample And Hold Feedthrough 80dB at 1kHz Attenuation 0.1mV/ms Sample And Hold Droop Rate

THERMAL CHARACTERISTICSA/D Zero Drift $\pm 10 \mu V/^{\circ}C$  (unipolar)<br/> $\pm 10 ppm of FSR/^{\circ}C$ <br/>(bipolar)Amplifier Zero Drift $[\pm 20 \mu V/^{\circ}C] +$ <br/> $[(\pm 3 \mu V/^{\circ}C) xGain]$ Gain Drift $\pm 30 ppm of FSR/^{\circ}C$ Differential Linearity Drift $\pm 3ppm of FSR/^{\circ}C$ MonotonicityMonotonic, 0 to +50°C<br/>(32 to 122°C)

.

.

2.4 DT3362-F-16SE AND DT3362-F-64SE

ANALOG INPUTS

Number of Analog Inputs DT3362-F-16SE DT3362-F-64SE	16SE 64SE
Input Ranges	0 to 1.25V to 0 to +10V (unipolar); ±1.25V to ±10V (bipolar)
Output Data Codes	Straight binary (unipolar) Offset binary (bipolar); Two's complement (bipolar); jumper-selectable. Sign extension is available with bipolar ranges
Software Programmable Gain	1, 2, 4, 8
Input Impedance	"Off" channel: 100MQ in parallel with 50pF; "On" channel: 100MQ in parallel with 100pF
Bias Current	10nA
Common Mode Input Voltage, Maximum	±10.5V
Common Mode Rejection Ratio (CMRR), Gain = 1	80dB at 60Hz, 1kQ unbalanced
Maximum Input Voltage Without Damage, Power On	±27V
Maximum Input Voltage Without Damage, Power Off	±12V
Amplifier Input Noise	0.2 LSB rms NOTE: Where gain is greater than 1, input noise is multiplied by gain.
Channel-to-channel Input Voltage Error	1/2 LSB

SPECIFICATION DT3362-F-16SE AND DT3362-F-64S

ACCURACY

.

Resolution 12 bits Nonlinearity Less than  $\pm 1/2$  LSB Differential Nonlinearity Less than 0.012% of FSR Inherent Quantizing Error  $\pm 1/2$  LSB System Accuracy Gain = 1To within ±.03% FSR Gain = 2To within ±.04% FSR Gain = 4To within ±.05% FSR Gain = 8To within ±.07% FSR Channel Cross Talk -100dB at 1kHz Gain Error Adjustable to 0 Zero Error Adjustable to 0 Offset Error Adjustable to 0 0.2 LSB rms Noise

#### SPECIFICATIONS DT3362-F-16SE AND DT3362-F-64SE

.

DYNAMIC PERFORMANCE Channel Acquisition Time To within 1/2 LSB 4µs A/D Conversion Time 4µs Max. A/D Converter Throughput 125kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) Sample And Hold Acquisition Time 2.5µs Sample And Hold Aperture 0.5ns Uncertainty Sample And Hold Aperture 100ns Delay Sample And Hold Feedthrough Attenuation 80dB at 1kHz Sample And Hold Droop Rate 50µV/µs THERMAL CHARACTERISTICS A/D Zero Drift  $\pm 50 \mu V/^{\circ}C$  (unipolar) ±10ppm of FSR/°C (bipolar) Amplifier Zero Drift 50µV/°C Gain Drift ±30ppm of FSR/°C Differential Linearity Drift ±3ppm of FSR/°C Monotonicity Monotonic, 0 to +70°C (32 to 158°C)

# 2.5 DT3362-F-8DI AND DT3362-F-32DI

•

ANALOG INPUTS	
Number of Analog Inputs DT3362-F-8DI DT3362-F-32DI	8DI 32DI
Input Ranges	0 to 1.25V to 0 to +10V (unipolar); ±1.25V to ±10V (bipolar)
Output Data Codes	Straight binary (unipolar) Offset binary (bipolar); Two's complement (bipolar); jumper selectable. Sign extension is available with bipolar ranges
Software Programmable Gain	1, 2, 4, 8
Input Impedance	"Off" channel: 100MQ in parallel with 50pF; "On" channel: 100MQ in parallel with 100pF
Bias Current	lOnA
Common Mode Input Voltage, Maximum	±10.5V
Common Mode Rejection Ratio (CMRR), Gain = 1	80dB at 60Hz, 1kQ unbalanced
Maximum Input Voltage Without Damage, Power On	±27V
Maximum Input Voltage Without Damage, Power Off	±12V
Amplifier Input Noise	0.2 LSB rms NOTE: Where gain is greater than 1, input noise is multiplied by gain.
Channel-to-channel Input Voltage Error	1/2 LSB

SPECIFICATIONS DT3362-F-8DI AND DT3362-F-32DI

•

ACCURACY 12 bits Resolution Nonlinearity Less than  $\pm 1/2$  LSB Less than 0.012% of FSR Differential Nonlinearity Inherent Quantizing Error  $\pm 1/2$  LSB System Accuracy Gain = 1To within ±.03% FSR To within ±.04% FSR Gain = 2Gain = 4To within ±.05% FSR To within ±.07% FSR Gain = 8Channel Cross Talk -100dB at 1kHz Gain Error Adjustable to 0 Zero Error Adjustable to 0 Offset Error Adjustable to 0 Noise 0.2 LSB rms

DYNAMIC PERFORMANCE	
Channel Acquisition Time To within 1/2 LSB	4 <i>µ</i> s
A/D Conversion Time	4 <i>µ</i> s
Max. A/D Converter Throughput	125kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.)
Sample And Hold Acquisition Time	2.5µs
Sample And Hold Aperture Uncertainty	0.5ns
Sample And Hold Aperture Delay	100ns
Sample And Hold Feedthrough Attenuation	80dB at 1kHz
Sample And Hold Droop Rate	50µV/µs
THERMAL CHARACTERISTICS	
A/D Zero Drift	±50µV/°C (unipolar) ±10ppm of FSR/°C (bipolar)
Amplifier Zero Drift	50µV/°C
Gain Drift	±30ppm of FSR/°C
Differential Linearity Drift	±3ppm of FSR/°C
Monotonicity	Monotonic, 0 to +70°C (32 to 158°F)

#### SPECIFICATIONS DT3362-G-16SE AND DT3362-G-64SE

2.6 DT3362-G-16SE AND DT3362-G-64SE ANALOG INPUTS Number of Analog Inputs DT3362-G-16SE 16SE DT3362-G-64SE 64**S**E Input Ranges 0 to 1.25V to 0 to +10V (unipolar);  $\pm 1.25V$  to  $\pm 10V$  (bipolar) Output Data Codes Straight binary (unipolar); Offset binary (bipolar); Two's complement (bipolar); jumper selectable. Sign extension is available with bipolar ranges Software Programmable Gain 1, 2, 4, 8 Input Impedance "Off" channel: 100MQ in parallel with 10pF; "On" channel: 100MQ in parallel with 50pF Bias Current ±20nA Common Mode Input Voltage, Maximum ±11V Common Mode Rejection Ratio (CMRR), Gain = 180dB at 60Hz, 1kQunbalanced Maximum Input Voltage Without Damage, Power On ±16V Maximum Input Voltage Without Damage, Power Off ±1V Amplifier Input Noise  $100\mu V \text{ rms}$ Channel-to-channel Input Voltage Error ±100µV

ACCURACY

÷

Resolution	12 bits
Nonlinearity	Less than $\pm 1/2$ LSB
Differential Nonlinearity	Less than ±1/2 LSB
Inherent Quantizing Error	±1/2 LSB
System Accuracy Gain = 1 Gain = 8	To within ±.03% FSR To within ±.05% FSR
Channel Cross Talk	-80dB at 1kHz
Gain Error	Adjustable to 0
Zero Error	Adjustable to 0
Noise	0.2 LSB rms
DYNAMIC PERFORMANCE	
Channel Acquisition Time To within 1/2 LSB	2.5µs
A/D Conversion Time	2.5µs
Max. A/D Converter Throughput	250kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.)
Sample And Hold Aperture Uncertainty	Less than 2ns
Sample And Hold Aperture Delay	40ns
Sample Hold Feedthrough Attenuation	80dB at 1kHz
Sample And Hold Droop Rate	20µV/µs

#### SPECIFICATIONS DT3362-G-16SE AND DT3362-G-64SE

-

THERMAL CHARACTERISTICS

A/D Zero Drift

Amplifier Zero Drift

Gain Drift

Differential Linearity Drift

Monotonicity

.

±50μV/°C (unipolar); ±25ppm of FSR/°C (bipolar)

[±20µV/°C] + [(±10µV/°C)xGain]

±40ppm of FSR/°C

±3ppm of FSR/°C

Monotonic, 0 to +50°C (32 to 122°F) 2.7 DT3362-G-8DI AND DT3362-G-32DI

ANALOG INPUTS	
Number of Analog Inputs DT3362-G-8DI DT3362-G-32DI	8DI 32DI
Input Ranges	0 to 1.25V to 0 to +10V (unipolar); ±1.25V to ±10V (bipolar)
Output Data Codes	Straight binary (unipolar) Offset binary (bipolar); Two's complement (bipolar); jumper selectable. Sign extension is available with bipolar ranges
Software Programmable Gain	1, 2, 4, 8
Input Impedance	"Off" channel: 100MQ in parallel with 10pF; "On" channel: 100Q in parallel with 50pF
Bias Current	±20nA
Common Mode Input Voltage, Maximum	±11V
Common Mode Rejection Ratio (CMRR), Gain = 1	80dB at 60Hz, 1kQ unbalanced
Maximum Input Voltage Without Damage, Power On	±16V
Maximum Input Voltage Without Damage, Power Off	±1v
Amplifier Input Noise	100µV rms
Channel-to-channel Input Voltage Error	±100µV
#### SPECIFICATIONS DT3362-G-8DI AND DT3362-G-32DI

.

ACCURACY Resolution 12 bits Nonlinearity Less than  $\pm 1/2$  LSB Differential Nonlinearity Less than  $\pm 1/2$  LSB Inherent Quantizing Error  $\pm 1/2$  LSB System Accuracy Gain = 1To within ±.03% FSR Gain = 8To within ±.05% FSR Channel Cross Talk -80dB at 1kHz Gain Error Adjustable to 0 Adjustable to 0 Zero Error Noise 0.2 LSB rms DYNAMIC PERFORMANCE Channel Acquisition Time To within 1/2 LSB 2.5µs A/D Conversion Time 2.5µs Max. A/D Converter Throughput 250kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) Sample And Hold Aperture Less than 2ns Uncertainty Sample And Hold Aperture 40ns Delay Sample Hold Feedthrough 80dB at 1kHz Attenuation Sample And Hold Droop Rate 20µV/µs

THERMAL CHARACTERISTICSA/D Zero Drift $\pm 50 \mu V/^{\circ}C$  (unipolar);<br/> $\pm 25 ppm of FSR/^{\circ}C$  (bipolar)Amplifier Zero Drift $[\pm 20 \mu V/^{\circ}C] +$ <br/> $[(\pm 10 \mu V/^{\circ}C) \times Gain]$ Gain Drift $\pm 40 ppm of FSR/\mu C$ Differential Linearity Drift $\pm 3ppm of FSR/\mu C$ MonotonicityMonotonic, 0 to +50°C<br/>(32 to 122°F)

.

2.8 DT3362-H-16SE AND DT3362-H-64SE

ANALOG INPUTS

16SE 64SE
0 to +10V (unipolar); ±10V (bipolar)
Straight binary (unipolar); Offset binary (bipolar); Two's complement (bipolar); jumper selectable. Sign extension is available with bipolar ranges
"Off" channel: 100MQ in parallel with 10pF; "On" channel: 100MQ in parallel with 50pF
±20nA
±11V
80dB at 60Hz, 1kQ unbalanced
±16V
±1V
$100\mu V$ rms
±100µV

SPECIFICATIONS DT3362-H-16SE AND DT3362-H-64SE

A	С	С	U	R.	A	С	Y

Resolution	12 bits
Nonlinearity	Less than $\pm 1/2$ LSB
Differential Nonlinearity	Less than $\pm 1/2$ LSB
Inherent Quantizing Error	±1/2 LSB
System Accuracy	To within ±.03% FSR
Channel Cross Talk	-80dB at 1kHz
Gain Error	Adjustable to 0
Zero Error	Adjustable to 0
Noise	0.2 LSB rms
DYNAMIC PERFORMANCE	
Channel Acquisition Time To within 1/2 LSB	2.5µs
A/D Conversion Time	2.5µs
Max. A/D Converter Throughput	250kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.)
Sample And Hold Aperture Uncertainty	Less than 2ns
Sample And Hold Aperture Delay	40ns
Sample _Hold Feedthrough Attenuation	80dB at 1kHz
Sample And Hold Droop Rate	20µV/µs

#### SPECIFICATIONS DT3362-H-16SE AND DT3362-H-64SE

.

THERMAL CHARACTERISTICSA/D Zero Drift $\pm 50 \mu V/^{\circ} C \text{ (unipolar)};$ <br/> $\pm 25 ppm of FSR/^{\circ} C \text{ (bipolar)}$ Amplifier Zero Drift $[\pm 20 \mu V/^{\circ} C] +$ <br/> $[(\pm 10 \mu V/^{\circ} C) \times Gain]$ Gain Drift $\pm 40 ppm of FSR/^{\circ} C$ Differential Linearity Drift $\pm 3ppm of FSR/^{\circ} C$ MonotonicityMonotonic, 0 to +50°C<br/>(32 to 122°F)

2.9 DT3362-H-8DI AND DT3362-H-32DI

•

ANALOG INPUTS	
Number of Analog Inputs DT3362-H-8DI DT3362-H-32DI	8DI 32DI
Input Ranges	0 to +10V (unipolar); ±10V (bipolar)
Output Data Codes	Straight binary (unipolar) Offset binary (bipolar); Two's complement (bipolar); jumper selectable. Sign extension is available with bipolar ranges
Input Impedance	"Off" channel: 100MQ in parallel with 10pF; "On" channel: 100Q in parallel with 50pF
Bias Current	±20nA
Common Mode Input Voltage, Maximum	±11V
Common Mode Rejection Ratio (CMRR)	80dB at 60Hz, 1kΩ unbalanced
Maximum Input Voltage Without Damage, Power On	±16V
Maximum Input Voltage Without Damage, Power Off	±1V
Amplifier Input Noise	$100\mu V \text{ rms}$
Channel-to-channel Input Voltage Error	±100µV
ACCURACY	
Resolution	12 bits
Nonlinearity	Less than $\pm 1/2$ LSB
Differential Nonlinearity	Less than $\pm 1/2$ LSB
Inherent Quantizing Error	±1/2 LSB
System Accuracy	To within ±.03% FSR

#### SPECIFICATIONS DT3362-H-8DI AND DT3362-H-32DI

Channel Cross Talk -80dB at 1kHz Gain Error Adjustable to 0 Zero Error Adjustable to 0 Noise 0.2 LSB rms DYNAMIC PERFORMANCE Channel Acquisition Time To within 1/2 LSB 2.5µs A/D Conversion Time 2.5µs Max. A/D Converter Throughput 250kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) Sample And Hold Aperture Uncertainty Less than 2ns Sample And Hold Aperture Delay 40ns Sample Hold Feedthrough Attenuation 80dB at 1kHz Sample And Hold Droop Rate 20µV/µs THERMAL CHARACTERISTICS  $\pm 50 \mu V/^{\circ}C$  (unipolar); A/D Zero Drift ±25ppm of FSR/°C (bipolar) Amplifier Zero Drift  $[\pm 20 \mu V/^{\circ}C] +$  $[(\pm 10\mu V/^{\circ}C)xGain]$ Gain Drift  $\pm 40$  ppm of FSR/ $\mu$ C Differential Linearity Drift  $\pm 3$ ppm of FSR/ $\mu$ C Monotonicity Monotonic, 0 to +50°C (32 to 122°F)

# 2.10 DT3362-H-16SE-PGH AND DT3362-H-64SE-PGH

• •

ANALOG INPUTS

Number of Analog Inputs DT3362-H-16SE-PGH DT3362-H-64SE-PGH	16SE 64SE
Input Ranges	0 to 1.25V to 0 to +10V (unipolar); ±1.25V to ±10V (bipolar)
Output Data Codes	Straight binary (unipolar); Offset binary (bipolar); Two's complement (bipolar); jumper selectable. Sign extension is available with bipolar ranges
Software Programmable Gain	1, 2, 4, 8
Input Impedance	"Off" channel: 100MQ in parallel with 10pF; "On" channel: 100MQ in parallel with 50pF
Bias Current	±20nA
Common Mode Input Voltage, Maximum	±11v
Common Mode Rejection Ratio (CMRR), Gain = 1	80dB at 60Hz, 1kΩ unbalanced
Maximum Input Voltage Without Damage, Power On	±16V
Maximum Input Voltage Without Damage, Power Off	±1v
Amplifier Input Noise	100µV rms
Channel-to-channel Input Voltage Error	±100µV

SPECIFICATIONS DT3362-H-16SE-PGH AND DT3362-H-64SE-PGH

> ACCURACY Resolution 12 bits Nonlinearity Less than  $\pm 1/2$  LSB Differential Nonlinearity Less than  $\pm 1/2$  LSB Inherent Quantizing Error  $\pm 1/2$  LSB System Accuracy Gain = 1To within ±.03% FSR Gain = 8To within ±.05% FSR Channel Cross Talk -80dB at 1kHz Gain Error Adjustable to 0 Zero Error Adjustable to 0 Noise 0.2 LSB rms DYNAMIC PERFORMANCE Channel Acquisition Time To within 1/2 LSB 2.5µs 2.5µs A/D Conversion Time Max. A/D Converter Throughput 200kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) Sample And Hold Aperture Uncertainty Less than 2ns Sample And Hold Aperture 40ns Delay Sample Hold Feedthrough 80dB at 1kHz Attenuation Sample And Hold Droop Rate  $20\mu V/\mu s$

THERMAL CHARACTERISTICSA/D Zero Drift $\pm 50 \mu V/^{\circ}C$  (unipolar);<br/> $\pm 25 ppm of FSR/^{\circ}C$  (bipolar)Amplifier Zero Drift $[\pm 20 \mu V/^{\circ}C] +$ <br/> $[(\pm 10 \mu V/^{\circ}C) \times Gain]$ Gain Drift $\pm 40 ppm of FSR/^{\circ}C$ Differential Linearity Drift $\pm 3ppm of FSR/^{\circ}C$ MonotonicityMonotonic, 0 to +50°C<br/>(32 to 122°F)

# SPECIFICATIONS DT3362-H-8DI-PGH AND DT3362-H-32DI-PGH

# 2.11 DT3362-H-8DI-PGH AND DT3362-H-32DI-PGH

## ANALOG INPUTS

.

Number of Analog Inputs DT3362-H-8DI-PGH DT3362-H-32DI-PGH	8DI 32DI
Input Ranges	0 to 1.25V to 0 to +10V (unipolar); ±1.25V to ±10V (bipolar)
Output Data Codes	Straight binary (unipolar) Offset binary (bipolar); Two's complement (bipolar); jumper selectable. Sign extension is available with bipolar ranges
Software Programmable Gain	1, 2, 4, 8
Input Impedance	"Off" channel: 100MQ in parallel with 10pF; "On" channel: 100Q in parallel with 50pF
Bias Current	±20nA
Common Mode Input Voltage, Maximum	±11v
Common Mode Rejection Ratio (CMRR), Gain = 1	80dB at 60Hz, 1kQ unbalanced
Maximum Input Voltage Without Damage, Power On	±16V
Maximum Input Voltage Without Damage, Power Off	±1V
Amplifier Input Noise	100µV rms
Channel-to-channel Input Voltage Error	±100µV

ACCURACY

Resolution	12 bits
Nonlinearity	Less than $\pm 1/2$ LSB
Differential Nonlinearity	Less than $\pm 1/2$ LSB
Inherent Quantizing Error	±1/2 LSB
System Accuracy Gain = 1 Gain = 8	To within ±.03% FSR To within ±.05% FSR
Channel Cross Talk	-80dB at 1kHz
Gain Error	Adjustable to 0
Zero Error	Adjustable to 0
Noise	0.2 LSB rms
DYNAMIC PERFORMANCE	
To within 1/2 LSB	2.5µs
A/D Conversion Time	2.5µs
Max. A/D Converter Throughput	200kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.)
Sample And Hold Aperture Uncertainty	Less than 2ns
Sample And Hold Aperture Delay	40ns
Sample _Hold Feedthrough Attenuation	80dB at 1kHz
Sample And Hold Droop Rate	20µV/µs

### SPECIFICATIONS DT3362-H-8DI-PGH AND DT3362-H-32DI-PGH

.

THERMAL CHARACTERISTICSA/D Zero Drift $\pm 50 \mu V/^{\circ} C$  (unipolar);<br/> $\pm 25 ppm of FSR/^{\circ} C$  (bipolar)Amplifier Zero Drift $[\pm 20 \mu V/^{\circ} C] +$ <br/> $[(\pm 10 \mu V/^{\circ} C) \times Gain]$ Gain Drift $\pm 40 ppm of FSR/\mu C$ Differential Linearity Drift $\pm 3ppm of FSR/\mu C$ MonotonicityMonotonic, 0 to +50°C<br/>(32 to 122°F)

2.12 DT3377 ANALOG INPUTS Number of Analog Inputs 4DI Input Range ±10V (bipolar) Gain Range 1 (fixed) Output Data Codes Two's complement Input Impedance "Off" channel: 100MQ in parallel with 10pH; "On" channel: 100MQ in parallel with 20pF Bias Current 250±nA Common Mode Input Voltage, Maximum ±10.5v Common Mode Rejection Ratio 80dB at 1kHz (CMRR) Maximum Input Voltage Without Damage, Power On ±27V Maximum Input Voltage Without Damage, Power Off ±12V 0.5 LSB rms Amplifier Input Noise Channel-to-channel Input Voltage Error ±100µV ACCURACY Resolution 16 bits 0.003% of FSR Nonlinearity Differential Nonlinearity 0.0015% of FSR Inherent Quantizing Error  $\pm 1/2$  LSB To within ±.003% FSR System Accuracy

Channel Cross Talk

Gain Error

- · ·

Zero Error

-100dB at 50kHz

Adjustable to 0

Adjustable to 0

# SPECIFICATIONS DT3377

.

DYNAMIC PERFORMANCE	
Channel Acquisition Time To within 1/2 LSB	6µs
A/D Conversion Time	6μs
Max. A/D Converter Throughput	100kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.)
Sample And Hold Aperture Uncertainty	0.2ns
Sample And Hold Aperture Delay	100ns
Sample And Hold Feedthrough Attenuation	94dB at 100kHz
Sample And Hold Droop Rate	7.5mV/ms
THERMAL CHARACTERISTICS	
Offset Drift	±50µV/°C
Gain Drift	0.001% of FSR/µ0C
Differential Linearity Drift	±1.5ppm of FSR/°C
Monotonicity	Monotonic, 0 to +60°C (32 to 140°F)

•

# 2.13 DT3368-4SE AND DT3368-12SE

ANALOG INPUTS Number of Analog Inputs DT3368-4SE DT3368-12SE Input Ranges

Output Data Codes

Straight binary (unipolar) Offset binary (bipolar); Two's complement (bipolar); Jumper selectable: Sign extension is available with bipolar ranges

0 to +10V (unipolar)

±10V (bipolar)

1 (fixed)

±16V

Gain

.

Input Impedance

"Off" channel: 10MQ in parallel with 20pF; "On" channel: 10MQ in parallel with 20pF

4SE

12SE

Bias Current 200nA Maximum Input Voltage Without Damage, Power On ±31V Maximum Input Voltage Without

Damage, Power Off Channel-to-Channel Input Voltage Error ±10mV

#### SPECIFICATIONS DT3368-4SE AND DT3368-12SE

ACCURACY 12 bits Resolution Less than  $\pm 1/2$  LSB Nonlinearity Differential Nonlinearity  $\pm 1/2$  LSB Inherent Quantizing Error  $\pm 1/2$  LSB System Accuracy Within ±0.04% of FSR/°C Single Channel Accuracy Within ±0.03% of FSR/°C Channel Crosstalk -80dB at 50kHz Gain Error Adjustable to 0 Zero Error Adjustable to 0 DYNAMIC PERFORMANCE Channel Acquisition Time 6µs A/D Conversion Time 4μs System Aggregate Throughput of Channel 0 100kHz (Throughput is defined as the maximum frequency of A/D conversions achievable by the board. The figure given above does not allow for software overhead necessary to retrieve the converted data.) Sample And Hold Aperture ±5ns Uncertainty Sample And Hold Aperture 100ns Delay Sample And Hold Feedthrough 80dB Attenuation Sample And Hold Droop Rate 0.5mV/msSlewing Rate 5V/µs 1MHz Bandwidth Within .1°C Phase Match At 50kHz

THERMAL CHARACTERISTICS

A/D Zero Drift Gain Tempco

Gain Drift

•

Linearity Drift

Monotonicity

±20µV/° (unipolar)
±20ppm of FSR/°C (bipolar)

±30ppm of FSR/°C

±3ppm of FSR/°C

Monotonic, 0 to +70°C (32 to 158°F) .

## 2.14 EXTERNAL TRIGGER

Initiate A/D conversions Function Input Type Edge sensitive; clocks on falling edge Logic Compatibility TTL Origin User device (such as DT2769 real-time clock) Logic Load Presents 1 TTL load Logic High Input Voltage 2.4V minimum Logic Low Input Voltage Logic High Input Current Logic Low Input Current 0.8V maximum 80µA @ 2.4V 2mA maximum Minimum pulse width Clock High 200ns Clock Low 200ns Loading Presents 1 TTL load to the

2.15 INTERFACE CHARACTERISTICS

Compatible Bus	Q-bus
Interface Type	I/O mapped in 4K I/O page
Bus Loading	Board presents 1 dc load; 1 ac load
Number of Locations Occupied	8 word locations reserved
Base Address	Jumper-selectable over the range 760000 (oct) to 777760 (oct) in increments of 20 (oct)
Factory-assigned Base Address	771300 (oct)
Analog Data Format 12-bit Models	Right-hand justified
Data Path	16 bits

user driver

2.16 POWER REQUIREMENTS +5V ±5%, @ 2.5A, typical 2.17 PHYSICAL/ENVIRONMENTAL 8.39"H X 10.34"W X 0.43"D Dimensions (21.5 X 26.5 X 1.1cm) Weight 19.5 ounces (553g) Non-expanded Board Expanded Board 24.0 ounces (680g) Maximum Altitude 7,500 feet (2286 meters) Operating Temperature Range 0 to +50°C (32 to 122°F) Storage Temperature Range -25 to +70 degrees C (-13 to 158°F) Humidity To 90%, non-condensing 2.18 CONNECTORS AND CABLES Connector J1 26-pin header, male; mating connector: 26-pin header, female, 3M type, P/N 3399 or equivalent Connector J2 50-pin header, male; mating connector: 50-pin header, female, 3M type, P/N 3425 or equivalent Connector J3 20-pin header, male; mating connector: 20-pin ς. header, female, 3M type, P/N 3421 or equivalent Cable Assemblies EP097, 26-conductor, flat ribbon;EP097, 8 ft; EP097-1, 1.5 ft; Connector 1: socket, P/N 3M-3399; Connector 2: socket, P/N 3M-3399 EP035, 50-conductor, flat ribbon; EP035, 8 ft; Connector 1: socket, P/N 3M-3425; Connector 2:

socket, P/N 3M-3425

### SPECIFICATIONS CONNECTORS AND CABLES

.

EP066, 50-conductor, flat twisted pair, 8 ft; Connector 1: socket, P/N 3M-3425; Connector 2: socket, P/N 3M-3425

EP164 Interconnection Panel Used with expanded versions of the DT3362 series; converts three 20-pin inputs into one 50-pin output

2.19	COMPATIBLE	SCREW	TERMINAL	PANE	LS	
DT701-	-20			A11	mod	lels
DT701-	-50			Expa conn DT33	ande nect 862	ed models only; ced via J2 on series
DT750/	<b>DT6700</b>			All	SE	models
DT709-	-S			All	SE	models
DT709-	·Y			All	SE	models
DT756-	Y and DT756	5-D		All DT33	SE 868-	models except -4SE and DT3368-12SE

### CHAPTER 3

#### UNPACKING AND CONFIGURATION

# 3.1 INTRODUCTION

This chapter consists of two parts. The first part explains how to unpack the board. The second part discusses the configuration of user-selectable parameters which should be done prior to installing the board.

#### 3.2 UNPACKING

Inspect the shipping carton immediately upon receipt for evidence of mishandling during transit. Depending on the condition of the shipping carton, proceed as outlined in the next two sections.

### 3.2.1 NO APPARENT DAMAGE

If no visible damage is found, proceed as follows:

- 1. Place the container on a stable surface and cut the shipping tape.
- 2. Grasp the front of the flat carton underneath and lift forward and up to open the top.
- 3. While placing one hand firmly on a metal ground, remove the board from the styrofoam chips. This will prevent any damage to the board components from possible static electricity build-up during transit.
- 4. After allowing a moment for the discharge of any static electricity into the metal ground, carefully unwrap the board or component from the anti-static bag.
- 5. Examine the board again for any possible damage. If any sign of damage is encountered, proceed as detailed in the next section.

# UNPACKING AND CONFIGURATION UNPACKING

#### 3.2.2 VISIBLE DAMAGE

If the board container shows any visible damage, open it in the presence of the delivering carrier's agent. Then proceed to unpack it from the shipping container as detailed in the previous section. Then:

- Examine the board for shipping damage. If damage is detected, do NOT perform any repair or installation of the damaged board. If the delivery carrier's agent was not present during unpacking, call for an insurance claim inspection.
- 2. Have the insurance agent inspect the damage and arrive at an agreement to repair or replace the damaged board.
- 3. If the board is to be repaired, call or write:

Customer Service Department Data Translation, Inc. 100 Locke Drive Marlboro, MA 01752-1192 Tel: (617) 481-3700 Telex: 951646 (DATATRANS MARO) Easylink 62825999

- Request a Return Material Authorization (RMA) number. This must be obtained before any board will be accepted for return.
- 5. Repackage the damaged board in the anti-static wrapping and place it in its original shipping material or a secure container for shipment back to the factory.

#### NOTE

Ensure that the board is wrapped in anti-static (electrically conductive) packaging, and that it is handled with ground protection. Static electricity is potentially damaging to electrical components on Data Translation products.

6. Return the damaged board, with the RMA number, to the address above.

## 3.3 CONFIGURATION

Certain operational parameters on the DT3362 series boards are user-selectable and are configured via the addition or removal of jumpers. Jumpers are installed by connecting two jumper posts with a jumper plug or a wire wrap.

In this manual and on the DT3362 series board, jumpers are designated by either a capital or a lower case "w", followed by single capital "W" a number. Α number--as W14 or W18--designates two adjacent posts which make up the jumper. Installing W14, for instance, consists of connecting together the pair of posts designated by the single number. A lower case "w" followed by a number designates a jumper post. In this case, the jumper is fully designated with two lower case "w" numbers such as w14 to w15. This type of designation is used when a jumper post is shared by two or more jumpers. Installing the jumper "w14 to w15 consists of connecting together the two separately labeled posts. Appendix C shows an assembly drawing which identifies the locations of all user accessible jumper.

#### 3.3.1 DEVICE BASE ADDRESS SELECTION

The DT3362 has been designed such that its base address (the I/O address associated with the ADCSR; see Chapter 5) can be assigned any value from 760000 to 777760 (octal) in the I/O address range of the processor, in increments of 20 (octal). The addresses of the other registers are fixed relative to the location of the ADCSR. Figure 3-1 shows the factory-set value of 771300 for the base address implemented on the board.

# UNPACKING AND CONFIGURATION CONFIGURATION

.



FIGURE 3-1: BASE ADDRESS SELECTION OF 771300 (OCTAL)

As shown in Figure 3-1, for an address bit, a value of 1 is selected by installing the corresponding jumper; a value of 0 is selected by removing the jumper. Thus W41, W43, W47, and W46 must be installed as shown to select a value of 1 for bits 12, 9, 7, and 6, respectively.

#### 3.3.2 DEVICE INTERRUPT VECTOR ADDRESS SELECTION

The DT3362 series board can send two unique interrupts to the processor. These interrupts can occur on the A/D Done/DMA Done condition and on the A/D Error condition. The interrupt vector associated with the A/D Done or DMA Done condition can be assigned any value in the 000-770 (octal) range in increments of 10 (octal). The vector address associated with the A/D Error condition is four locations higher. Thus to set an address of 400 bit 8 must be set requiring the installation of jumper W45. The interrupt vector of the error condition would then be 400 + 04 = 404. Figure 3-2 shows how the factory default value of 400 (octal) is set for the A/D Done/DMA Done interrupt.



FIGURE 3-2: INTERRUPT VECTOR ADDRESS SELECTION OF 400 (OCTAL)

#### 3.4 A/D CONFIGURATION JUMPERING

This section describes how the user can select various analog configurations for the DT3362 series board.

### 3.4.1 INPUT MODE

.

Not all DT3362 series models offer selection of the input mode. Table 3-1 lists all the models and indicates those with user-selectable input modes.

# UNPACKING AND CONFIGURATION A/D CONFIGURATION JUMPERING

.

A/D BOARD	USER- SELECTABLE	FACTORY-SHIPPED CONFIGURATION
DT3362-16SE/8DI	Yes	Differential
DT3362-64SE/32DI	Yes	Differential
DT3362-16SE/8DI-PGH	Yes	Differential
DT3362-64SE/32DI-PGH	Yes	Differential
DT3362-F-16SE	NO	Single-ended
DT3362-F-64SE	NO	Single-ended
DT3362-F-8DI	NO	Differential
DT3362-F-32DI	NO	Differential
DT3362-G-16SE	No	Single-ended
DT3362-G-64SE	No	Single-ended
DT3362-G-8DI	No	Differential
DT3362-G-32DI	No	Differential
DT3362-H-16SE	NO	Single-ended
DT3362-H-64SE	NO	Single-ended
DT3362-H-8DI	NO	Differential
DT3362-H-32DI	NO	Differential
DT3362-H-16SE-PGH	No	Single-ended
DT3362-H-64SE-PGH	No	Single-ended
DT3362-H-8DI-PGH	No	Differential
DT3362-H-32DI-PGH	No	Differential
DT3377	No	Differential
DT3368-4SE	NO	Single-ended
DT3368-12SE	NO	Single-ended

TABLE 3-1: DT3362 SERIES INPUT MODES

Table 3-2 gives the setting of jumpers for the selection of single-ended or differential input mode on these boards. The input modes of the other boards in the series are configured at the factory and should not be tampered with.

TABLE 3-2: INPUT MODE SELECTION FOR DT3362-16SE/8DI, DT3362-64SE/32DI, DT3362-16SE/8DI-PGH, AND DT3362-64SE/32DI-PGH

INPUT MODE	w14 TO w15	w16 TO w18	w4 TO w5	w6 TO w7	w14 TO w16	w23 TO w24	w3 TO w4	w5 TO w6
Single-ended	In	In	In	In	Out	Out	Out	Out
Differential	Out	Out	Out	Out	In	In	In	In

NOTES:

 Jumpers connecting to w4 and w6 need only be installed when the board has 64SE or 32DI channels. For boards with 16SE or 8DI channels connections to w4 and w6 are not required. Similarly, those connections are not made on the DT3377 and DT3368-4SE.

#### 3.4.2 A/D INPUT RANGE

All DT3362 series boards except the DT3377 permit selection of unipolar or bipolar input ranges. Unipolar input ranges accept positive voltages only. They should be used with input levels ranging from 0 to  $\pm 1.25V$  to 0 to  $\pm 10V$ , depending on the board model and gain setting of the A/D converter's instrumentation amplifier. With differential inputs the high and low ends can be reversed for zero to negative value inputs.

Bipolar input ranges accept voltages which can be positive or negative. They should be used with input levels from  $\pm 1.25V$  to  $\pm 10V$ , again depending on the board model and gain setting of the instrumentation amplifier.

Table 3-3 shows that all models of the DT3362 series except the DT3377 have user-selectable input ranges. The factory-shipped configuration of the input range is bipolar on all models.

# UNPACKING AND CONFIGURATION A/D CONFIGURATION JUMPERING

.

A/D BOARD	USER- SELECTABLE	FACTORY-SHIPPED CONFIGURATION
DT3362-16SE/8DI	Yes	Bipolar
DT3362-64SE/32DI	Yes	Bipolar
DT3362-16SE/8DI-PGH	Yes	Bipolar
DT3362-64SE/32DI-PGH	Yes	Bipolar
DT3362-F-16SE	Yes	Bipolar
DT3362-F-64SE	.Yes	Bipolar
DT3362-F-8DI	Yes	Bipolar
DT3362-F-32DI	Yes	Bipolar
DT3362-G-16SE	Yes	Bipolar
DT3362-G-64SE	Yes	Bipolar
DT3362-G-8DI	Yes	Bipolar
DT3362-G-32DI	Yes	Bipolar
DT3362-H-16SE	Yes	Bipolar
DT3362-H-64SE	Yes	Bipolar
DT3362-H-8DI	Yes	Bipolar
DT3362-H-32DI	Yes	Bipolar
DT3362-H-16SE-PGH	Yes	Bipolar
DT3362-H-64SE-PGH	Yes	Bipolar
DT3362-H-8DI-PGH	Yes	Bipolar
DT3362-H-32DI-PGH	Yes	Bipolar
DT3377	No	Bipolar
DT3368-4SE	Yes	Bipolar
DT3368-12SE	Yes	Bipolar

TABLE 3-3: DT3362 SERIES INPUT RANGES

Table 3-4 indicates which jumpers on the DT3362 series should be installed and removed to set the board for unipolar or bipolar operation. TABLE 3-4: INPUT RANGE SELECTION

A. DT3362-16SE/8DI, DT3362-64SE/32DI, DT3362-16SE/8DI-PGH, DT3362-64SE/32DI-PGH.

INPUT RANGE	W26 W13 W12
Unipolar	Out In In
Bipolar (FC)	In In Out

B. DT3362-F-16SE, DT3362-F-64SE, DT3362-F-8DI, DT3362-F-32DI, DT3362-G-16SE, DT3362-G-64SE, DT3362-G-8DI, DT3362-G-32DI, DT3362-H-16SE, DT3362-H-64SE, DT3362-H-8DI, DT3362-H-32DI, DT3362-H-16SE-PGH, DT3362-H-64SE-PGH DT3362-H-8DI-PGH, DT3362-H-32DI-PGH

INPUT RANGE	W	26 1	W13	W12
Unipolar	0	ut	In	Out
Bipolar (FC)	I	n (	Out	Out

C. DT3368-4SE and DT3368-12SE.

INPUT RANGE	W26	W13	W12
Unipolar	Out	In	In
Bipolar (FC)	In	In	Out

NOTES:

- 1. The input range of the DT3377 is bipolar and not user-selectable.
- 2. FC is factory configuration.
- 3. If the programmable gain is used, the actual input range will be the indicated range divided by the gain.

#### NOTE

The A/D module on the D3362 series board should be recalibrated whenever the input polarity is changed. .

## 3.4.3 SELECTION OF OUTPUT CODING

At the end of an A/D conversion, the incoming analog input signal has been changed into an equivalent digital output which permits analog input information to be understood and manipulated by the Q-bus master. The output of the DT3362 series board is a binary data word, the coding of which depends on the converter module and board jumpering.

With unipolar input ranges straight binary output code should be used. Digital outputs for bipolar input ranges can be represented using either offset binary or two's complement binary coding.

Table 3-5 shows which codes are available on each model, and which is the factory-shipped configuration.

A/D BOARD (1)	OUTPUT CODE
DT3362-16SE/8DI DT3362-64SE/32DI	Straight Binary Offset Binary Two's Complement (FC)
DT3362-16SE/8DI-PGH DT3362-64SE/32DI-PGH	Straight Binary Offset Binary Two's Complement (FC)
DT3362-F-16SE DT3362-F-64SE DT3362-F-8DI DT3362-F-32DI	Straight Binary Offset Binary Two's Complement (FC)
DT3362-G-16SE DT3362-G-64SE DT3362-G-8DI DT3362-G-32DI	Straight Binary Offset Binary Two's Complement (FC)
DT3362-H-16SE DT3362-H-64SE DT3362-H-8DI DT3362-H-32DI	Straight Binary Offset Binary Two's Complement (FC)
DT3362-H-16SE-PGH DT3362-H-64SE-PGH DT3362-H-8DI-PGH DT3362-H-32DI-PGH	Straight Binary Offset Binary Two's Complement (FC)
DT3377	Two's Complement
DT3368-4SE DT3368-12SE	Straight Binary Offset Binary Two's Complement (FC)

TABLE 3-5: DT3362 SERIES OUTPUT CODES

NOTE:

1. FC is factory configuration.

Table 3-6 indicates the jumper configuration required to select straight binary, offset binary, or two's complement binary coding.

CODING	W37	W38	W28	W27
Two's Complement (FC)	In	Out	Out	In
Binary	Out	In	In	Out
Offset Binary	Out	In	In	Out

TABLE 3-6: SELECTION OF DATA CODING

NOTES:

1. FC is factory configuration.

2. Output coding is two's complement for DT3377.

#### NOTE

The output coding and the input polarity (see previous section) selected on the A/D board should be mutually compatible. Offset binary or two's complement binary output coding should be selected for bipolar inputs, and straight binary output coding for unipolar inputs.

## 3.4.3.1 Input Gain And A/D Range

The input range which the module will accept depends on the gain setting of the programmable gain amplifier. It can thus extend from 0 to  $\pm 1.25V$  to 0 to  $\pm 10V$  for unipolar ranges, and from  $\pm 1.25V$  to  $\pm 10V$  for bipolar ranges. The actual input voltage range, however, depends on the resolution and the gain of the instrumentation amplifier. The actual full scale voltage range is the lowest voltage which will produce the highest digital value in the selected output code. For all models of the DT3362 series except the DT3377 the output code is 12 bits wide. The maximum output of the A/D converters on these boards is all ones in straight binary or offset binary, and zero followed by all ones in two's complement. This output is zero followed by all one's for the DT3377 which is set for two's complement output coding. In all cases, the maximum output corresponds to a reading of full scale voltage minus 1 LSB (least significant bit). Increasing the input voltage beyond the actual full scale input voltage will not result in a change to the digital code output from the A/D converter. Table 3-7 gives the codes for full scale outputs in three notations for all DT3362 series boards.

OUTPUT NOTATION	FULL SCALE OUTPUT CODE BINARY OCTAL
Straight Binary (12-Bits) Offset Binary (12-Bits) Two's Complement (12-Bits) Two's Complement (16-Bits)	000011111111111100001111111111110000011111111111003777011111111111011111111111

TABLE 3-7: FULL SCALE OUTPUT CODES IN VARIOUS NOTATIONS

Table 3-8 gives the actual full scale inputs for the various gains at 12-bit and 16-bit resolutions.

GAIN	INPUT RANGE	ACTUAL FULL 12 BITS	SCALE INPUT 16 BITS
2 4 8	Unipolar 0 to +10 V 0 to + 5 V 0 to + 2.5 V 0 to + 1.25V	+9.9976 V +4.9988 V +2.4994 V +1.2497 V	Not Applicable
1 2 4 8	Bipolar ±10 V ± 5 V ± 2.5 V ± 1.25 V	+9.9951 V +4.9976 V +2.4988 V +1.2494 V	+9.99970 V +4.99985 V +2.49992 V +1.24996 V

TABLE 3-8: FULL SCALE RANGES FOR HIGH LEVEL INPUT BOARDS

3.4.4 JUMPER CONFIGURATIONS ON 22-BIT DMA ADDRESS BOARD

The 22-bit DMA addressing is implemented on Revision F and higher revision boards. Unless otherwise noted, the discussions in sections 3.4.5.1, 3.4.5.2, and 3.4.5.3. pertain to those boards only.

### 3.4.4.1 Selection Of DMA Wrap Mode

The wrap mode refers to the operation of the six most significant bits of the 22-bit DMA current address. In the wrap mode these bits are static and the DMA "wraps" to the beginning of the 64Kbyte segment when the lower bits overflow. In the non-wrap mode, the upper bits are dynamic and the overflow from the lower 16 bits causes the upper six bits to increment. The wrap mode is selected by removing W58, the non-wrap mode is selected by installing W58 as shown in Table 3-9.

NOTE

To avoid possible complications, it is recommended that the first and last 64Kbyte segments of memory not be used. The first segment contains the vectors and the stack, and the last segment contains the I/O page, whereas all locations are available on all other memory segments.

TABLE 3-9: DMA WRAP MODE SELECTION

DMA ADDRESS MODE	JUMPER W58
Wrap	Out
No-wrap (FC)	In

NOTE:

1. FC is factory configuration.

# 3.4.4.1.1 Selection Of 22-bit DMA Addressing

The 22-bit addressing feature of the Revision F and higher revision boards is selected by configuring jumpers W59 and W60 as shown in Table 3-10.

TABLE	3-10:	SELECTION	OF DMA	ADDRESSING
-------	-------	-----------	--------	------------

DMA ADDRESSING	JUMPERS W59 W60		
22-bit	In	Out	
18-bit (FC)	Out	In	

# 3.4.4.2 Triggers

In most applications, the trigger required by the A/D converters on the DT3362 series boards will be provided by the Data Translation DT2769 clock board. With the standard versions of the A/D boards, cable EP140 is used to connect jumper post w8 on the DT3362 series with the CLK OVFL pin on the DT2769.

When the LDT versions of the A/D boards (LDT3362 and LDT3368) are used, jumper post w8 must be connected to jumper post w9, and the user must connect the CLK OVFL BNC connector on the DT2769 front panel with the EXT TRIG L BNC connector on the DT3362 series board's front panel.

To use an external clock source, connect jumper post w8 to w9. The external trigger should be connected to pin 19 of connector J3. The section on the external trigger in Chapter 2 gives complete electrical specifications for the external trigger input.

# 3.4.4.3 Reference Jumpers

Table 3-11 gives a list of jumpers on the etch Revision F and later boards which are set in the factory and are not user-configurable.

JUMPER	CONFIGURATION
W1*	In
W2*	Out
W54	In
W55	Out
W56	In
W57	Out

TABLE 3-11: REFERENCE JUMPERS FOR REVISION F AND LATER BOARDS

NOTE:

 The asterisked jumpers are present on etch revision E and F boards.

A set of jumpers are configured in the factory for all models of the DT3362 series and are not configurable by the user. The configurations of these jumpers are given in Table 3-12. See Appendix A for a complete list of all jumpers and their configurations on the DT3362 series board.
# UNPACKING AND CONFIGURATION A/D CONFIGURATION JUMPERING

REFERENCE JUMPER	CONFIGURATION
W25	Out
W30	In
W31 W32	Out
W33 W34	In Out
W35 W36	Out Out

TABLE 3-12: REFERENCE JUMPERS FOR ALL MODELS

## CHAPTER 4

#### SYSTEM INTERCONNECTIONS

## 4.1 INTRODUCTION

This chapter describes the connections of the DT3362 series board to the processing host computer system and data acquisition accessories. The connection to the host computer system is made by plugging directly into the edge connector of the Q-bus computer's backplane. Connection to the data acquisition accessories--screw terminal/signal conditioning panels--is made with appropriate cable assemblies.

#### 4.2 ANALOG INPUT CONNECTIONS

All connections between the DT3362 series board and the analog signal input points such as barrier terminals on a screw terminal panel are made using connectors J3 and J2. J3 is a 20-pin header which connects the board to a compatible data acquisition accessory. J2 is a 50-pin header which is present on the expanded versions of the DT3362 series and performs the same function as J3. Basic versions of the DT3362 series use only connector J3 to connect to analog input channels, while the expanded versions use both J3 and J2 connectors.

4.2.1 J3 AND J2 CONNECTIONS ON DT3362- PREFIXED MODELS

Tables 4-1 and 4-2 show the pin assignments of the J3 and J2 connectors on models of the DT3362 series prefixed with DT3362-.

# SYSTEM INTERCONNECTIONS ANALOG INPUT CONNECTIONS

.

SIGNAL NAME	PIN	SIGNAL NAME
CH0    1      CH1    3      CH2    5      CH3    7      CH4    9      CH5    11      CH6    13      CH7    15      A GND    17      EXT.    TBIG I:    19	2 4 6 8 10 12 14 16 18 20	CH8/RET0 CH9/RET1 CH10/RET2 CH11/RET3 CH12/RET4 CH13/RET5 CH14/RET6 CH15/RET7 AMP IN D GND

# TABLE 4-1: J3 PIN ASSIGNMENTS ON ALL DT3362- PREFIXED MODELS

NOTES:

1. The channel numbers listed first are single-ended. The differential channels are listed second.

2. Tie all unused analog inputs to A GND.

SIGNAL NAME	PIN		SIGNAL NAME
CH24/RET8	1	2	CH16/CH8
CH25/RET9	3	4	СН17/СН9
CH26/RET10	5	6	CH18/CH10
CH27/RET11	7	8	CH19/CH11
CH28/RET12	9	10	CH20/CH12
CH29/RET13	11   1	12	CH21/CH13
CH30/RET14	13	14	CH22/CH14
CH31/RET15	15	16	CH23/CH15
CH40/RET16	17	18	CH32/CH16
CH41/RET17	19   1	20	CH33/CH17
CH42/RET18	21	22	CH34/CH18
CH43/RET19	23	24	CH35/CH19
CH44/RET20	25	26	CH36/CH20
CH45/RET21	27	28	CH37/CH21
CH46/RET22	29	30	CH38/CH22
CH47/RET23	31	32	CH39/CH23
CH56/RET24	33	34	CH48/CH24
CH57/RET25	35	36	CH49/CH25
CH58/RET26	37	38	СН50/СН26
CH59/RET27	39	40	CH51/CH27
CH60/RET28	41	42	CH52/CH28
CH61/RET29	43	44	CH53/CH29
CH62/RET30	45	46	CH54/CH30
CH63/RET31	47	48	CH55/CH31
A GND	49	50	A GND

TABLE 4-2: J2 EXPANDER PIN ASSIGNMENTS ON DT3362- PREFIXED MODELS

NOTES:

.

 The channel numbers listed first are single-ended. The differential channels are listed second.

2. Tie all unused analog inputs to A GND.

# 4.2.2 J3 CONNECTION ON DT3377

Table 4-3 shows the pin assignments of the J3 connector on the DT3377 board.

.

SIGNAL NAME	PIN		NAME PIN SIGNAL NA		SIGNAL NAME
CH0 NC CH1 NC CH2 NC CH3 NC A GND EXT. TRIG L	1 3 5 7 9 11 13 15 17 19	2 4 6 8 10 12 14 16 18 20	CHO Return NC CH1 Return NC CH2 Return NC CH3 Return NC D GND		

TABLE 4-3: J3 PIN ASSIGNMENTS ON DT3377

NOTES:

1. NC = No Connection.

2. Tie all unused analog inputs to A GND.

## 4.2.3 J3 AND J2 CONNECTIONS ON DT3368- PREFIXED MODELS

Tables 4-4 and 4-5 show the pin assignments of the J3 and J2 connectors on the basic and expanded versions of the DT3368-4SE and DT3368-12SE models.

SIGNAL NAME	PIN		SIGNAL NAME
CH0 NC CH1 NC CH2 NC CH3 NC A GND	1 3 5 7 9 11 13 15 17	2 4 6 8 10 12 14 16 18	A GND NC A GND NC A GND NC A GND NC NC
EXT. TRIG L	19	20	D GND

TABLE 4-4: J3 PIN ASSIGNMENTS ON DT3368-4SE AND DT3368-12SE

NOTES:

1. NC = No Connection.

2. Tie all unused analog inputs to A GND.

SIGNAL NAME	PIN		SIGNAL NAME
A GND	1	2	CH 4
NC	3	4	NC
NC	5	6	NC
A GND	7	8	СН 5
NC	9	10	NC
NC	11	12	NC
A GND	13	14	СН 6
NC	15	16	NC
NC	17	18	NC
A GND	19	20	СН 7
NC	21	22	NC
NC	23	24	NC
A GND	25	26	СН 8
NC	27	28	NC
NC	29	30	NC
A GND	31	32	СН 9
NC	33	34	NC
NC	35	36	NC
A GND	37	38	CH 10
NC	39	40	NC
NC	41	42	NC
A GND	43	44	CH 11
NC	45	46	NC
NC	47	48	NC
A GND	49	50	A GND

TABLE	4-5:	J2 1	EXPANDER	PIN	ASSIGNMENTS
		ON	DT3368-1	2SE	

NOTES:

1. NC = No Connection.

2. Tie all unused analog inputs to A GND.

# 4.3 EXTERNAL PORT CONNECTION

The DT3362 series board uses the 26-pin header J1 connector to mate with the DT3369 dual port memory device via the External Port. The pin assignments of the J1 connector are given in Table 4-6.

SIGNAL NAME	PI	IN	SIGNAL NAME
MEM DAT 0 MEM DAT 2 MEM DAT 4 MEM DAT 6 MEM DAT 8 MEM DAT 10 MEM DAT 12 MEM DAT 14 MEM REPLY L WRITE L READ L	1 3 5 7 9 11 13 15 17 19 21	2 4 6 8 10 12 14 16 18 20 22	MEM DAT 1 MEM DAT 3 MEM DAT 5 MEM DAT 7 MEM DAT 9 MEM DAT 11 MEM DAT 13 MEM DAT 15 D GND D GND D GND D GND
LAST TRANS L Ready L	23 25	24 26	D GND D GND

TABLE 4-6: EXTERNAL PORT CONNECTOR J1 PIN ASSIGNMENTS

## 4.4 EXTERNAL TRIGGER INPUT

The external trigger input allows the user to synchronize conversions to an external clock or event. The input requires a TTL-compatible signal and initiates conversions on the high-to-low transition of the signal. The duty cycle of the signal is not critical.

The Data Translation DT2769 Real-Time Clock is a possible source of trigger inputs. This is a software programmable clock for the Q-bus whose output can be used to time precise intervals between conversions. Refer to Section 3.4.6, "Using an External Trigger", for the jumper configuration required when using the external trigger.

# 4.5 CONNECTIONS TO DATA ACQUISITION ACCESSORIES

Connections to compatible data acquisition accessories are made via the J3 connector for the non-expanded boards, and via J2 and J3 connectors on the expanded versions. The A/D expander accommodates three compatible screw terminal panels. The connection to the expander requires the EP164 interconnection panel. The screw terminal panels compatible with the DT3362 series include the following:

1. DT701-20

.

- 2. DT701-50
- 3. DT709 series
- 4. DT756 series
- 5. DT750/DT6700 series

Figures 4-1 through 4-6 illustrate the connections of the compatible screw terminal panels to the DT3362 series boards.

Figure 4-1 shows the connection of the DT701-20 and DT701-50 to the DT3362 series boards.



FIGURE 4-1: CONNECTION OF DT701-20 AND DT701-50 TO DT3362 SERIES BOARDS

Figure 4-2 shows the connection of the DT709 series and the DT6700 series screw terminal panels to single-ended versions of the DT3362 series boards.

## SYSTEM INTERCONNECTIONS CONNECTIONS TO DATA ACQUISITION ACCESSORIES

.



FIGURE 4-2: CONNECTION OF DT709 SERIES AND DT6700 SERIES TO SE VERSIONS OF THE DT3362 SERIES BOARDS

Figure 4-3 shows the connection of the DT756 series to all single-ended versions of the DT3362 series except the DT3368-4SE and DT3368-12SE.



FIGURE 4-3: CONNECTION OF DT756 SERIES WITH SE VERSIONS OF THE DT3362 SERIES EXCEPT DT3368-4SE AND DT3368-12SE

Figure 4-4 shows the connection of three screw terminal panels to the A/D expander of the DT3362 series via the EP164 interconnection panel.

4-8



## FIGURE 4-4: CONNECTION OF SCREW TERMINAL PANELS TO THE A/D EXPANDER OF THE DT3362 SERIES

# 4.6 RECOMMENDED ANALOG INPUT CONNECTION SCHEMES

This section describes analog input connection schemes to the DT3362 series A/D boards. Each connection scheme is discussed separately, with a diagram representing the connection. Input modes possible with each model of the DT3362 series are indicated in Table 4-7.

# SYSTEM INTERCONNECTIONS RECOMMENDED ANALOG INPUT CONNECTION SCHEMES

	INPUT MODE			
		PSEUDO-		
MODEL	SE	DI	DI	
DT3362-8DI/16SE	Yes	Yes	Yes	
DT3362-32DI/64SE	Yes	Yes	Yes	
DT3362-8DI/16SE-PGH	Yes	Yes	Yes	
DT3362-32DI/64SE-PGH	Yes	Yes	Yes	
DT3362-F-8DI	No	No	Yes	
DT3362-F-32DI	No	No	Yes	
DT3362-F-16SE	Yes	Yes	No	
DT3362-F-64SE	Yes	Yes	No	
DT3362-G-8DI	No	No	Yes	
DT3362-G-32DI	No	No	Yes	
DT3362-G-16SE	Yes	Yes	No	
DT3362-G-64SE	Yes	Yes	No	
DT3362-H-8DI	No	No	Yes	
DT3362-H-32DI	No	No	Yes	
DT3362-H-16SE	Yes	Yes	No	
DT3362-H-64SE	Yes	Yes	Nō	
DT3362-H-8DI-PGH	No	No	Yes	
DT3362-H-32DI-PGH	No	No	Yes	
DT3362-H-16SE-PGH	Yes	Yes	No	
DT3362-H-64SE-PGH	Yes	Yes	No	
DT3377	No	No	Yes	
DT3368-4SE	Yes	No	No	
DT3368-12SE	Yes	No	No	

TABLE 4-7: DT3362 SERIES INPUT MODES

#### 4.6.1 SINGLE-ENDED INPUTS

In single-ended connections, input signals have a common low side which is connected to the Analog Ground (AGND, pin 17 of J3, or pins 49 and 50 of J2). This connection scheme gives you maximum channel density. The major disadvantage of the single-ended connection scheme is that the instrumentation amplifier does not provide common mode rejection of the input signal, as it does in differential input connections. The single-ended connection scheme is available on models DT3362-16SE/8DI, DT3362-64SE/32DI, DT3362-16SE/8DI-PGH. DT3362-64SE/32DI-PGH, DT3362-F-16SE, DT3362-F-64SE, DT3362-G-16SE, DT3362-G-64SE, DT3362-H-16SE, DT3362-H-64SE, DT3362-H-16SE-PGH, DT3362-H-64SE-PGH, DT3368-4SE, and DT3368-12SE. Figure 4-5 shows how to connect single-ended inputs to these boards.

#### NOTE

When operating in this input scheme, the user should always reference Amp Lo (AMP IN) to Analog Ground. This is accomplished by connecting Amp Lo to Analog Ground (pin 18 to pin 17 of the J3 connector). Failure to do so will result in inaccurate data conversions. In expanded versions, Amp Lo is tied only on the J3 connector. The DT3368-4SE and DT3368-12SE have no Amp Lo connection. In both cases the return point of each channel should be tied directly to Analog Ground.

Single-ended inputs should be restricted to short lead lengths (less than 15 feet) and gains less than 10.



ALL MODELS EXCEPT DT3368-4SE AND DT3368-12SE



MODELS DT3368-4SE AND DT3368-12SE

NOTES:

- 1.
- All signal inputs must be referenced to Analog Ground. All unused analog input channels should be connected to Analog Ground. Failure to do so can result in inaccurate A/D conversions on all other channels, those closest to the 2. floating channel(s) being affected most.

FIGURE 4-5: SINGLE-ENDED INPUT CONNECTION

## 4.6.2 PSEUDO-DIFFERENTIAL INPUTS

The pseudo-differential input is a variation of the single-ended input which provides the user with some degree of common mode noise rejection without sacrificing the number of input channels. To implement this input mode, the user jumpers the board for single-ended inputs and ties all the return sides of single-ended inputs to the low side of the the instrumentation amplifier (Amp Lo). This is possible if the Amp Lo connection is brought out to the user input connector, such as a screw terminal panel. Amp Lo in turn is connected externally to Analog Ground via 1 to 10 kilohm resistor. Tn this manner the input instrumentation amplifier can reject the common mode noise. Figure 4-6 shows how to connect the Amp Lo (AMP IN) and AGND pin for pseudo-differential operation.

#### NOTE

The pseudo-differential input scheme can be applied only to channels served by the J3 connector on DT3362-16SE/8DI, DT3362-64SE/32DI, DT3362-16SE/8DI-PGH, DT3362-64SE/32DI-PGH, DT3362-F-16SE, DT3362-F-64SE, DT3362-G-16SE, DT3362-H-64SE, DT3362-G-64SE, DT3362-H-16SE, DT3362-H-16SE-PGH and DT3362-H-64SE-PGH. It is typically used with lead lengths not exceeding 25 feet and gains no more than 10. Channels served by the J2 connector cannot accommodate pseudo-differential connections since the expansion module does not provide an Amp Lo pin for connection of the return lines. For the same reason, the DT3368-4SE and DT3368-12SE do not accommodate pseudo-differential connection schemes.

.



NOTES:

- All signal inputs must be referenced to Analog Ground.
  All unused analog input channels should be connected to Analog Ground. Failure to do so can result in inaccurate A/D conversions on all other channels, those closest to the floating channel(s) being affected most.
- 3. Rcm is user-supplied bias return resistor. Its value is typically between 1 and 10 kilohms.

FIGURE 4-6: PSEUDO-DIFFERENTIAL INPUT CONNECTION

## 4.6.3 DIFFERENTIAL INPUTS

In a differential input scheme, two multiplexer switches are used on each channel. Thus the number of channels which can be accommodated is cut in half. The benefits are that the common mode voltages, that is, voltages common to both the high and low side of an analog input, can be rejected by the differential input instrumentation amplifier. This common mode rejection results in a much quieter system. This input configuration can be used with input ranges as low as 10mV full scale with twisted pair (low level) shielded input cables. Lead lengths may suit user requirements but should be kept as short as possible.

#### NOTE

The low end of each differential input must be referenced to Analog Ground. This can be done by connecting a 1 to 10 kilohm resistor between the low end of each differential input and Analog Ground. If all inputs share a common ground, a single 10 kilohm resistor can be connected between the input signal common and the board Analog Ground.

The DT3362 series boards which can be operated differentially are the following: DT3362-16SE/8DI, DT3362-64SE/32DI, DT3362-16SE/8DI-PGH, DT3362-64SE/32DI-PGH, DT3362-F-8DI, DT3362-F-32DI, DT3362-G-8DI, DT3362-G-32DI, and DT3377. Figure 4-7 shows how to connect a differential input. ,



NOTES:

- All signal inputs must be referenced to Analog Ground.
  All unused analog input channels should be connected to Analog Ground. Failure to do so can result in inaccurate A/D conversions on all other channels, those closest to the floating channel(s) being affected most. Rcm is user-supplied bias return resistor.
- 3. Its value is typically between 1 and 10 kilohm.

FIGURE 4-7: DIFFERENTIAL INPUT CONNECTION

# 4.7 CONNECTION GUIDELINES

To optimize the performance of a system, certain guidelines must be considered in connecting analog signals to the A/D board. Following the guidelines and observing some precautions will minimize the pickup of electrical noise.

# 4.7.1 TWISTED PAIR INPUT LINES

The effects of magnetic coupling on the input signals can be reduced in differential input schemes by twisting the input lines of the signal. This is effective since the induced voltages on the two lines are of opposite polarity and tend to match, canceling out any common voltage. This cable type should not be used with single-ended inputs.

#### 4.7.2 SHIELDED INPUT LINES

The effects of electrostatic coupling can be reduced by shielding the input lines. This becomes important if the source has a high impedance. The shield should only be tied to ground at the instrument end. This will prevent ground loop currents.

## 4.7.3 INPUT SETTLING WITH HIGH SOURCE IMPEDANCE

Solid state multiplexers inject a small amount of charge into the input lines when channels are switched. This can cause a transient error due to the input source impedance time constants. All Data Translation A/D boards allow for input settling upon new channel selection. The settling time varies for the different systems available and is controlled by the timing capacitor.

Normally, the control logic allows sufficient time for the injected charge to settle to less than 1/2 LSB of error. However, more time may be needed when the multiplexer is switching an input channel with high source impedance, particularly when large amounts of shunt capacitance exists in the interconnection cables. On 50kHz boards, for example, source impedance/cable shunt capacitance products greater than 1 microsecond (1 kilohm-1000pF) should be avoided if less than 1/2 LSB error is desired. Assuming a twisted pair cable capacitance of 50pF/foot and 1 kilohm source impedance, this condition restricts the cable length to a maximum of twenty feet on 50kHz models. Note also that settling error can be minimized by increasing the internal time-out with an external timing capacitor Ct (about 60pF/ $\mu$ s).

•

é

# CHAPTER 5

#### ARCHITECTURE

#### 5.1 INTRODUCTION

The high performance of the DT3362 series board is made possible by certain structural and operational features built into its architecture. These include the registers, multiplexer channel-list, external port for external dual port memory access, and DMA transfer methods.

#### 5.2 REGISTERS

The registers of the DT3362 series data acquisition systems are designed to meet the requirements of standard DEC Q-bus interfaces. They are structured around a Control and Status Register (see following section) for complete software control of the A/D conversion operations. Table 5-1 summarizes the registers on the DT3362 series boards. The term "Base" refers to the device base address (see Section 3.2). • ·

REGISTER	ADDRESS	ACCESS
A/D Control Status (ADCSR)	Base + O	R/W: Byte
A/D Data Buffer (ADBUF)	Base + 02	Read: Word
Channel-list Programming (CLPR)	Base + 04	R/W: Byte
DMA Control Status (DMACSR)	Base + 06	R/W: Byte
DMA Word Count (DMAWCR)	Base + 10	R/W: Byte
DMA Address Counter DMACAR	Base + 12	R/W: Byte
Reserved	Base + 14	
Reserved	Base + 16	

TABLE 5-1: DT3362 SERIES REGISTER ASSIGNMENTS

NOTE: 1. R/W is Read/Write.

,

5.2.1 A/D CONTROL AND STATUS REGISTER

Address: Base + 0 Access: Read/Write

The A/D Control and Status Register (ADCSR) is a byte operable read/write register which controls and monitors all activity associated with the A/D converter subsystem. The ADCSR is shown in Figure 5-1. The functions of the bits are described next.



FIGURE 5-1: ADCSR BIT FUNCTIONS

#### BIT FUNCTIONS

BIT 15 - A/D Error, Read/Write to zero

A 1 indicates the occurrence of one of the following error conditions:

- An attempt to start the converter with an external trigger while the multiplexer is settling (trigger overrun error).
- 2. Any attempt to start the converter when the data pipeline is full (data overrun error).
- 3. End of the second conversion before the data from the previous conversion is read (overrun error).

This bit is cleared at initialization or by a write to zero

BIT 14 - Error Interrupt Enable, Read/Write

A 1 allows the setting of the error bit (bit 15) to generate an interrupt request to the CPU. This bit is controlled by the program. It is cleared at initialization. BITS 13-11 - Channel-List Control, Read/Write This 3-bit instruction field is used to program the pointer logic that is used to access the channel-list RAM (see Section 5.3). It is valid only when mode 01 operation (Program Enable Pointer Logic) is selected in the mode field as described further below (bits 10, 9). In mode 01 operation, the 3-bit instruction field has the functions listed in Table 5-2. These three bits allow the user to program the channel-list address pointer. Actual data transfers are done through the high byte of the Base + 04 word location. An overview of the steps required to program the pointer logic is given in Chapter 8.

TABLE 5-2: CHANNEL-LIST CONTROL INSTRUCTION FIELD

ADCSR 13 I2	ADCSR 12 I1	ADCSR 11 I0	INSTRUCTION SELECTED
0	0	0	Write Control Register
0	0	1	Read Control Register
0	1	0	Read Final Address Pointer
0	1	1	Read Start Address Pointer
1	0	0	Reinitialize Counters
1	0	1	Load Current Address Pointer
1	1	0	Load Final Address Pointer
1	1	1	Not Used

BITS 10,9 - Channel-List Operation Mode, Read/Write This 2-bit field specifies the particular operation required of the channel-list access counter logic. The four selectable operations are given below.

TABLE 5-3: CHANNEL-LIST OPERATI	0N	MODE	FIELD
---------------------------------	----	------	-------

ADCSR 10 M1	ADCSR 9 MO	INSTRUCTION SELECTED
0	0	Enable Counters
0	1	Program Enable Counter Logic
1	0	Program Enable RAM File
1	1	Preload Multiplexer

BIT 8 - Channel-list Read/Write Control, Read/Write

This bit specifies the type of programming operation to be performed during either mode 1 or mode 2 of the channel-list operation as defined by bits 10 and 9. A zero indicates a read operation while a one indicates a write operation. This bit is controlled by the program.

BIT 7 - A/D Done, Read Only

When set indicates the completion of an A/D conversion. It is cleared when the A/D data buffer is read. This bit is initialized to zero.

BIT 6 - Done Interrupt Enable, Read/Write

A 1 allows the setting of the A/D Done bit (ADCSR bit 7) or the DMA Done bit (DMACSR bit 7) to generate an interrupt request to the Q-bus CPU. This bit is controlled by the program. It is initialized to zero.

BITS 5,4 - Not Used

These bits are not used and read back as zero.

BIT 3 - External Trigger Enable, Read/Write

A 1 enables the TTL compatible signal applied to the External Trigger input line to initiate device activity (single conversion for non-DMA; single conversion, List Scan, or Burst for DMA. See Chapter 6) on a high to low transition of the signal. When this bit is set, the Start bit (bit 0) is disabled from initiating board activity. This bit is controlled by the program. It is initialized to zero.

BITS 2,1 - Channel-list Page Select, Read/Write

These two bits allow the user to access statically one of four pages in the channel-list RAM. The user can prestore four unique sampling schemes in the list, each up to 256 entries long. At run time any one of the four sampling schemes may be selected. Table 5-4 summarizes the usage of these bits.

ADCSR 2 P1	ADCSR 1 PO	INSTRUCTION SELECTED
0	0	Select Page 0
0	1	Select Page 1
1	0	Select Page 2
1	1	Select Page 3

TABLE 5-4: CHANNEL-LIST PAGE SELECT

BIT 0 - Start, Read/Write

When set to 1, this bit initiates an A/D conversion in either DMA or non-DMA operating modes. This software trigger should be used only when the external trigger input is disabled. This bit is cleared automatically by the hardware. If external trigger operation is enabled then setting this bit will not initiate device activity and the bit will read back as 1. When this happens, you must write this bit back to a zero before clearing the external trigger enable bit. Failure to use the bit in this specified way could cause an extraneous A/D conversion to be made. This bit is initialized to zero.

5.2.2 A/D DATA BUFFER REGISTER

Address: Base + 02 Access: Read Only

The A/D Data Buffer Register (ADBUF) is a word operable read only register used to read A/D data for non-DMA operating modes. This 16-bit register is the second stage in the data pipeline and contains the next converted value to be read. Whenever this register is updated with new data from the A/D converter, the A/D Done bit (ADCSR bit 7) sets. A read of this register causes the A/D Done bit to be cleared indicating that the data has been transferred out by the CPU.

5.2.3 CHANNEL-LIST PROGRAMMING REGISTER

Address: Base + 04 Access: Read/Write

The Channel-list Programming Register (CLPR) is an indirect sub-data bus used for all data I/O operations to the multiplexer channel-list control logic. The register is divided into two 8-bit sub-busses used for I/O data to different portions of the channel-list control logic. Figure 5-2 summarizes the use of the CLPR for channel-list programming.



FIGURE 5-2: CLPR BIT FUNCTIONS

This register is used in conjunction with the upper byte of the ADCSR which contains the channel-list operation control bits. The use of this register for different programming operations is summarized in Table 5-5.

MODE SELECTED OPERATION REQUIRED		CLPR HIGH BYTE	CLPR LOW BYTE
Counter Enable	Active A/D operations	Not used	Not used
Channel-list Addressing Logic Programming	Write to a specified register	Data to be written to selected register	Not used
Channel-list Addressing Logic Programming	Read a selected register	Data read back from selected register	Not used
RAM Channel-list Programming	Write mux addresses sequentially into RAM	Not used	Data to be written to RAM file
Channel-list Programming Read contents of RAM file for verification		Address of channel being read from RAM	Contents of RAM file location being read

TABLE 5-5: MODE SELECTION USING CLPR

5.2.4 DMA CONTROL AND STATUS REGISTER

Address: Base + 06 Access: Read/Write

All DMA related board activity on the DT3362 series is set up and controlled by the software via the DMA Control and Status Register (DMACSR). The DT3362 series can be used to perform DMA transactions either over the Q-bus or to dual-ported memory. The DMA data path to be used is selected through the DMACSR. It should be noted that the two DMA operating modes are mutually exclusive and both cannot be enabled together. If the software attempts to enable both DMA options simultaneously, the hardware will default to Q-bus DMA. The bits of the DMACSR are noted in Figure 5-3. A detailed discussion of the function of each bit is given next.



FIGURE 5-3: DMACSR BIT FUNCTIONS

BIT 15 - Scan Done, Read only

This bit sets each time the channel-list completes a scan. The bit resets automatically when a channel-list initialization occurs from either the internal circuitry or from a reinitialization command.

BITS 14-12 - Not used

These bits of the DMACSR are not used and are undriven on readback. Therefore, the state of these bits is indeterminate during read operations.

BITS 11-8 - 22-bit Address, Read/Write

These bits are used in conjunction with bits 5 and 4 (see the following discussion) and the sixteen bits of the DMA Current Address Register to generate a 22-bit DMA address. Bit 11 corresponds to address bit 21, bit 10 to address bit 20, bit 9 to address bit 19, and bit 8 to address bit 18. These bits are ignored if the board is jumpered for 18-bit DMA address range (jumper W59 out, W60 in). The bits are cleared on initialization. If DMA no-wrap mode is selected (jumper W58 is installed) these bits increment whenever an overflow occurs out of address bit 17.

#### BIT 7 - DMA Done, Read/Write

A 1 indicates the end of the current DMA operation. This bit can be used by the software as required, or can be made to interrupt via the Done interrupt logic. For this interrupt to occur the Done interrupt enable bit of the ADCSR must also be set. Note that the base interrupt vector associated with this interface is shared by both the A/D Done bit and the DMA Done bit. The hardware internally arbitrates the use of this interrupt according to the following criteria:

- 1. Interrupt to be used by A/D Done when interface is not operating in any of the DMA modes.
- 2. Interrupt to be used by the DMA Done when interface is operating in one of the DMA modes. The A/D Done line is inhibited from interrupting during DMA operation.

The DMA logic will end operation when a block of A/D data is transferred to memory as specified. Any memory error during DMA transfers aborts the DMA operation. If during the DMA operation, a memory error of any sort occurs, then the DMA operation will be aborted. This error condition sets the DMA Done bit in addition to the DMA Error bit. This bit can be written to zero by the program. It is also cleared on initialization.

BIT 6 - DMA Error, Read/Write to zero only

A 1 indicates that one of the two following types of memory errors has occurred:

- 1. Bus Time Out error when operating over the Q-bus. This error indicates that non-existent memory has been accessed over the Q-bus.
- Access error to the dual-ported memory board. This error occurs when the A/D board is enabled to transfer data into the dual-port memory board, while the memory board has not been enabled.

Setting this bit during a DMA transfer aborts the remainder of the transfer and sets the DMA Done bit. This bit can only be written to zero by the program. It is also cleared on initialization.

- BITS 5,4 Q-bus Extended Address, Read/Write
  - This 2-bit field forms bits 16 and 17 of the address range on all versions of the DT3362 series boards. The field is dynamic in nature. If the no-wrap memory access mode is selected (jumper W58 in), the value of the field increments by one on each overflow of the DMA Current Address Register, and access starts on the next 64 Kbyte memory segment. If the wrap mode of memory access is selected, (jumper W58 out), the field value remains static and the DMA address wraps back to the beginning of the current 64 Kbyte segment following an overflow of the DMA Current Address Register. These bits have no effect on the LSI-11 and LSI-11/2 systems, but provide 18-bit memory addressing capability in LSI-11/23 systems where the 18-bit memory addressing feature has been incorporated. Bit 4 corresponds to address bit 16; bit 5 to address bit 17. These bits controlled by the program. They are cleared on initialization.
- BIT 3 List Scan Mode Enable, Read/Write

A 1 allows the board to operate in List Scan mode during DMA operation (see Section 6.4 for a description of the List Scan mode). This bit and bit 2 (Burst mode enable) of the DMACSR must not be high together. If they are both set high, one disables the other, resulting in the deactivation of the operation in both modes. This bit is controlled by the program. It is cleared on initialization.

BIT 2 Burst Mode Enable, Read/Write

When set this bit allows the board to operate in Burst mode during DMA operation (see Section 6.4 for a description of the List Scan mode). This bit and bit 3 (List Scan Mode Enable) of the DMACSR must not be high together. If they are both set high, one disables the other, resulting in the deactivation of the operation in both modes. This bit is controlled by the program. It is cleared on initialization.

BITS (1, 0) DMA Mode Select, Read/Write

This 2-bit field specifies the type of DMA activity required. In essence these bits enable or disable the DMA logic and select whether the DMA is to occur over the Q-bus or the External Port. Table 5-6 summarizes the use of these bits.

DMACSR 1	DMACSR 0	DMA MODE DESCRIPTION
0	0	NOP DMA operation disabled. Board to operate in programmed I/O or interrupt mode.
0	1	Enable DMA operation to Q-bus.
1	0	Enable DMA operations to Dual-ported memory.
1	1	Enable DMA operation to Q-bus.

TABLE 5-6: DMA MODE SELECTION

5.2.5 DMA WORD COUNT REGISTER

Address: Base + 10 Access: Read/Write

The DMA Word Count Register (DMAWCR) is a 16-bit read/write register used only when a DMA transfer via the Q-bus is to be performed. The register is loaded with the two's complement of the number of data conversions, and is incremented after each word transfer. The DMA operation is ended and a DMA Done interrupt issued when this register increments to zero.

5.2.6 DMA CURRENT ADDRESS REGISTER

Address: Base + 12 Access: Read/Write

The DMA Current Address Register (DMACAR) is a 16-bit read/write register that is used only when a DMA transfer via the Q-bus is to be performed. In this operating mode this register is loaded with the starting word address of the reserved memory buffer into which the data is to be transferred and is incremented after each word transfer, thus causing data to be stored in memory sequentially and in ascending order.

#### 5.3 MULTIPLEXER CHANNEL-LIST

The multiplexer channel-list is an on-board 1024x8 RAM which is divided into four 256-byte pages. The processor uses each page to store the channel numbers in the sequence in which they are to be sampled. The processor accesses all four pages of the channel-list via two static page select bits in the ADCSR. Therefore any sampling scheme may be up to 256 bytes long and the processor can preload four different sampling schemes into the list.

Access to the channel-list from both the processor and the conversion logic is controlled via the 8-bit incrementable Current Address Pointer which has an associated 8-bit Start Address Register and an 8-bit Final Address Register. (These two registers are selected via the channel-list instruction field in the ADCSR and are accessed via the Channel-list Programming Register as explained earlier in this chapter.) The logic is designed such that the CPU can access the channel-list only when the latter is inactive (when no conversions are in progress). When the device is active, the CPU is locked out from channel-list access.

On all DT3362- prefixed models and DT3377, the 8-bit pointer scheme for accessing the channel-list allows the processor to set up the board to scan only as much of the channel-list, within a 256 byte block, as is required during a certain operation. The channel access pointer automatically increments after each conversion until it matches the contents of the Final Address Register. At that time it resets back to the value held in the Start Address Register.

On DT3368-4SE and DT3368-12SE, the multiplexer channel-list operates differently. Here the channel-list can have any sampling sequence but must always start with Channel 0. No channel address can be repeated in the list. The channel address pointer increments automatically after each A/Dconversion until it matches the contents of the Final Address Register. At the end of the current scan, the multiplexer returns to Channel 0, all channels are placed back in the sample mode, and the operation is terminated until a new conversion trigger is issued.

On boards equipped with a programmable gain, each byte stored in the channel-list contains a 2-bit field which selects the gain to be applied on the input.

# 5.4 ADDRESS POINTERS

The pointer logic of the DT3362 series board contains three pointers which indicate channel addresses in a Channel-list Scan operation. They are the Start Address Pointer, Current Address Pointer, and Final Address Pointer. The three pointers are selected via the Channel-list Control instruction field in the ADCSR (bits 11, 12, and 13).

The Start Address Pointer holds the starting channel address of the current Channel-list scan. The Current Address Pointer indicates the address to be selected from the Channel-list for the current A/D operation. The Final Address Pointer indicates the last channel to be selected in the current A/D conversion cycle. The values stored in the Starting Address Pointer and the Final Address Pointer remain constant throughout the scan operation, while the content of the Current Address Pointer increments following completion of each A/D conversion. When the content of the Current Address Pointer equals the value stored in the Start Address Pointer, the Current Address Pointer automatically resets (presets) to the value stored in the Start Address Pointer. The Start Address Pointer and the Current Address Pointer are each 8-bit wide. They are loaded with a single 16-bit word.

#### 5.5 EXTERNAL PORT

As Figure 5-4 illustrates, the DT3362 series use the Q-bus (system bus) for data transfers to system memory. This type of conventional architecture places an additional burden on the system since the data conversion subsystem must share the Q-bus with other peripherals requesting service from the CPU. Added traffic on the Q-bus creates congestion and ultimately degrades both the performance of the system with respect to other peripherals and throughput of the A/D conversions. This situation may be permissible if high demands are not made of the For many applications requiring high throughputs, svstem. however, latencies due to high traffic on the Q-bus could be intolerable.



## FIGURE 5-4: DATA PATH TAKEN BY CONVENTIONAL DMA TRANSFERS

The DT3362 series board features an External Port which is designed to be used for data transfers external to the system bus. A memory device used in conjunction with the External Port appreciably alleviates congestion on the Q-bus. The DT3362 series board transfers conversion data to the memory via the External Port which operates independently of the Q-bus. The data is then transferred to a mass storage media via the Q-bus. In this type of architecture, data transfers occur over the External Port without interrupting other activity on the Q-bus. The External Port of the DT3362 series board can be linked to a compatible external device such as the DT3369 dual-port memory board or the SKY 320 signal processor. Architecture including the DT3369 dual-port memory device, for instance, dramatically enhances the throughput of the DT3362 series board as well as the performance of other subsystems on the Q-bus. Figure 5-5 shows the External Port in relation to the Q-bus. The following two subsections describe the two devices, mentioned above, that can be used with the DT3362 series board for high performance applications.



FIGURE 5-5: DATA PATH TAKEN WITH DUAL-PORTED MEMORY STRUCTURE

#### 5.5.1 DT3369 DUAL-PORT MEMORY

The DT3369 is a dual-port RAM board. When combined with the DT3362 series board, it changes drastically the architecture of the data acquisition system. The dual-port memory board appears to the data acquisition system as a standard memory subsystem, but it is totally independent of the Q-bus. One port of the DT3369 communicates with the External Port on the DT3362 series, the other with a mass storage peripheral over the Q-bus. In case of a simultaneous access requests to both ports of the external dual port memory, the DT3369 on-board controller

resolves the conflict so that each side is transparent to the other. The operation of the dual port external memory is explained in Section 5.5.

# 5.5.2 SKY 320 SIGNAL PROCESSOR

The SKY 320 signal processor operates over the External Port in the same manner as the DT3369 dual port memory board discussed in the previous subsection. Data is acquired by the A/D subsystem and passed through directly to the signal processor without flowing through the Q-bus or requiring the intervention of the host processor. Thus the addition of the SKY 320 in the I/O space of the system processor does not increase the activity on the Q-bus, and, therefore, does not add to the bus latency of the system.

#### 5.6 DMA TRANSFERS

The DT3362 series boards contain circuitry which permits direct data transfers between the board and the system memory without the intervention of the CPU. This type of data transfer is termed Direct Memory Access (DMA). If the DT3362 series board is operating by itself, then all DMA transfers are performed over the Q-bus. However, if the DT3362 series board is used in combination with the DT3369 external memory board, then DMA transfers can take place over the External Port as well as the Q-bus. This section explains how data transfer operations differ on these two busses.

#### 5.6.1 DMA TRANSFERS VIA Q-BUS

Data transfer via the Q-bus is the conventional DMA data path for Q-bus peripherals and allows the DT3362 series boards to be used by themselves as high speed data acquisition peripherals. Since the Q-bus is the transmission medium for all data transfers, it must arbitrate the transfer of data between the A/D board and memory, the transfer of instructions from memory to the CPU, and the transfer of blocks of data between memory and the storage peripherals. Time spent in arbitration can significantly reduce the effective bandwidth of the processor bus.

Furthermore, use of the Q-bus DMA means that during data output all other bus related tasks and the CPU must be temporarily halted. As the throughput requirements increase, the amount of time the A/D peripheral spends on the bus increases and therefore the bus free time decreases. The limit on throughput is achieved when the bus free time goes to zero. At that point, the bus is being used solely to transfer data between the A/D board and memory. No other activity can be performed. In many applications requiring large amounts of high speed data to be collected, stored on disk, and played back, this architecture can be limiting, as explained above. The DT3369 dual-port external memory device relieves activity on the Q-bus and maintains high performance of the system.

## 5.6.2 DMA TRANSFERS VIA EXTERNAL PORT

The DT3362 series board contains circuitry that allows it to link directly with one side (port) of the DT3369 dual-port memory, creating a data bus which operates with complete independence from the Q-bus (processor bus). On the other side, the dual-port memory connects to the Q-bus and appears to the processor as a standard memory subsystem.

Moving data between the board and memory over the External Port makes data acquisition rates independent of the Q-bus arbitration latency or performance. With the standard DMA approach, data moves twice over the Q-bus: first, from A/D to memory, then from memory to disk. With the dual port architecture, the Q-bus is needed only to move data from memory to disk. Thus an equivalent number of Q-bus transactions are handled by the dual-port system with half the usual Q-bus overhead.

The dual port memory subsystem is further enhanced by features available on the DT3369 memory board. The on-board address controller can direct the system to alternately load data into two separate sub-buffers on the DT3369 board. The filling of each sub-buffer can interrupt the processor, which then initiates a DMA transfer via Q-bus from memory to disk. While one buffer is being emptied via Q-bus, the A/D can continue to fill the other buffer via the External Port. This process can be continued indefinitely, achieving gap-free acquisition, limited only by the transfer rate and size of the disk.

#### CHAPTER 6

#### OPERATING PRINCIPLES

#### 6.1 INTRODUCTION

The data acquisition and conversion operations on the DT3362 series boards go through three processes: 1) A/D conversion trigger; 2) Data conversion; and 3) Data transfer. This chapter explains the various modes of operation which the user can define for the board by appropriately selecting between alternatives available for each of these three processes.

# 6.2 A/D CONVERSION TRIGGER

The DT3362 series boards initiate A/D conversions by a trigger issued either via software (software trigger) or an external source (external trigger). A software trigger is enabled when of the ADCSR is set while bit 3 of the ADCSR is clear. bit 0 Data conversion starts as soon as the ADCSR is written to. An external trigger is enabled by setting bit 3. The board then waits for an external trigger source to initiate data Once enabled, any TTL-compatible pulse train can conversion. be tied to the external trigger input to line start conversions.

On all models a single trigger activates A/D conversions in one of three modes: Single-channel, List Scan, or Burst. In the Single-channel mode a trigger is required for each conversion. In the List Scan Mode the channels selected in the multiplexer channel-list (see Section 5.3) are scanned and converted with each trigger. The process ends when the last channel in the list is converted. In the Burst mode, the trigger sets off a series of conversions. The operation ends when the number of conversions equals the number specified in the DMA Word Count Register. On all models except DT3368-4SE and DT3368-12SE, the A/D module can sample any channel in any desired sequence.

On models DT3368-4SE and DT3368-12SE, which feature a simultaneous sample and hold A/D converter module, the sampling scheme requires that Channel 0 be sampled first, followed by at least one other channel. No channel can be sampled twice without Channel 0 being sampled in between. The sequence of events for the simultaneous sample and hold is given below.
When Channel 0 is triggered:

- 1. All sample and hold circuits freeze and switch to the hold mode.
- 2. The channel-list is scanned at 100kHz, converting each analog input to a digital value.
- 3. The multiplexer switches back to zero, the first element in the list.
- 4. Switching to Channel 0 from some other channel causes all sample and hold circuits to be unfrozen and go back to sample (track) mode.

The next occurrence of a trigger will repeat this cycle.

## 6.3 DATA TRANSFER

There are three modes of data transfer in a data acquisition system based on the DT3362 series board and the DT3369 dual-port memory board: Programmed I/O, DMA transfer over the Q-bus, and DMA transfer over the External Port. The data transfer mode is selected by loading the appropriate value into the DMA mode select field in the DMACSR (bits 1 and 0, see Table 5-6).

In the Programmed I/O mode, the CPU transfers each word of data to the host memory. The CPU can poll the DT3362 series board to determine when each conversion is complete, or, alternatively, the board can be made to generate an interrupt to the processor when a conversion is complete. The CPU then reads the converted data and stores it in the memory.

In the Q-bus DMA mode, the starting address is loaded into the DMACAR and the DMACSR. The two's complement of the number of words to be transferred is loaded into the DMA Word Count Register (DMAWCR). Each time a data word is transferred across the bus, the DMAWCR and the DMACAR increment by one.When the DMACAR reaches 0, the board sets the DMA Done bit and either generates an interrupt or waits to be polled.

In the External Port DMA mode the number of words to be transferred and the destination address are set by the device at the other end of the External Port. Data is transferred only over the External Port. Consult the DT3369 Dual-Port memory user manual for additional information on data transfer over the External Port.

#### 6.4 DATA CONVERSION

Three modes of data conversion are available: Single Conversion per trigger, List Scan per trigger, and Burst Conversion per trigger.

The Single Conversion per trigger is set by clearing bits 2 and 3 in the DMACSR. In this mode, the board collects or writes one data point for each trigger (software or external) issued. After the data has been collected or output, the board waits for another trigger to acquire another data point. The single conversion triggers operate in both the Programmed I/O and DMA modes of data transfer.

The List Scan mode is selected by setting bit 3 in the DMACSR while bit 2 is clear. Once the process has been initiated, the board continues automatically to perform conversions until one scan has been done. A scan is defined as the channel-list Current Address Pointer reaching the value stored in the Final Address Register. When a scan is complete, the Current Address Pointer resets to the value held in the Start Address Register and the board waits for another software start or external trigger. This process continues until the total number of conversions specified have been taken. The List Scan mode is only available with the DMA modes of data transfer.

The Burst Conversion mode is selected by setting bit 2 in the DMACSR while bit 3 is clear. In this mode the board proceeds to convert another data point as soon as the previous conversion is complete. Once the process has been initiated, the channel-list is scanned repeatedly until the number of words specified have been collected or written. The Burst Conversion mode is available only with the DMA modes of data transfer.

•

## CHAPTER 7

## CHANNEL-LIST PROGRAMMING

### 7.1 INTRODUCTION

The DT3362 series offers the user a sophisticated and highly versatile scheme for defining the channels to be sampled. This feature, called the multiplexer channel-list, allows you to program into the interface the channel numbers in the order in which they are to be sampled. Furthermore, the you can at any time request that a smaller portion of the channel-list be scanned.

On all models, the channel-list is organized as four pages of 256 bytes per page. Page selection is done by a 2-bit code in the ADCSR. Within a given page you can access the 256 bytes through the 8-bit pointer logic. Programming the channel-list logic consists of programming the pointer logic to operate within a specified starting and ending value, then loading the channel number information into the on-board RAM.

The processor has read/write access to the RAM so that it can load channel numbers to effect any desired sampling sequence For models featuring the simultaneous sample and hold module (DT3368-4SE and DT3368-12SE), however, the channel number sequence has two restraints: 1) the list must always start with Channel 0; 2) no channel can be converted more than once at the end of the sample phase (selection of Channel 0). If a channel is to be converted twice, then the module should be placed in the sample mode after the first conversion by selecting Channel 0. This process acquires new analog data at all the channels. A new conversion can now be performed on the selected channel.

In the following subsections detailed descriptions of the various programming steps required are presented. Actual programming of the interfaces then consists of assembling these operations in the required sequence.

NOTE

In programming examples, it is the convention in this manual to underline the code which should be entered by the user.

## 7.2 PROGRAMMING PROTOCOLS

The following sections present the various protocols and sequences needed to program the on-board multiplexer channel-list and pointer logic.

# 7.2.1 INITIALIZE POINTER LOGIC

Following a reset or power-up, the pointer logic for the channel-list RAM has to be initialized before the board is used. This initialization is performed as follows:

- 1. Write 003 into the high byte of the ADCSR. This selects the write control register function in mode 1 with write selected.
- 2. Write the initialization code 002 into the pointer field (high byte) of the CLPR (Base + 04).

A typical instruction sequence for initialization would be:

```
\frac{\text{MOVB}}{\text{MOVB}} \stackrel{\#3}{\#2}, \stackrel{@\#\text{ADCSR}}{@\#\text{CLPR}} \stackrel{+}{+} \stackrel{1}{1}
```

If the programmer wishes to read back the initialization code from the interface for diagnostic and testing purposes, the following sequence is required:

- 1. Write 012 into the high byte of the ADCSR.
- 2. Read the high byte of the CLPR to get the initialization code from the interface.

Programming sequence:

 $\frac{\text{MOVB}}{\text{MOVB}} \stackrel{\#12, \quad @\#\text{ADCSR} + 1}{@\#\text{CLPR} + 1, \quad R0} \stackrel{+}{\longrightarrow} \frac{1}{2}$ 

•

7.2.2 WRITE START ADDRESS REGISTER/CURRENT ADDRESS POINTER

The 8-bit Start Address Pointer is loaded in parallel with the 8-bit Current Address Pointer when the program explicitly writes to the Current Address Pointer. After initial loading the program can at any time reset the pointer to the value held in the Start Address Pointer by issuing a reinitialization command to the pointer logic. The pointer will also be preset to the value in the Start Address Pointer when the content of the pointer become equal to the content of the Final Address Pointer during an active data acquisition cycle. The sequence required to write a value into the Start Address Pointer/Current Address Pointer is:

1. Write 053 into the high byte of the ADCSR.

2. Write the 8-bit value into the high byte of the CLPR.

Programming sequence:

.

 $\frac{MOVB}{MOVB} \frac{\#53}{\#7}, \frac{@\#ADCSR}{@\#CLPR} + \frac{1}{1}$ 

This will initialize the pointer and preset to 7.

#### 7.2.3 READ CURRENT ADDRESS POINTER

If during the data acquisition cycle the program must determine the value of the pointer or must read, for a diagnostic test, the value of the pointer after having written to it, the following sequence is required:

- 1. Write 032 into high byte of ADCSR
- 2. Read contents of address pointer at high byte of CLPR

Programming sequence:

 $\frac{\text{MOVB}}{\text{MOVB}} \frac{\#32}{\text{@}\#\text{ADCSR}} + \frac{1}{1, \text{ RO}}$ 

7.2.4 WRITING FINAL ADDRESS POINTER

The Final Address Pointer specifies the value at which the Current Address Pointer should set itself back to the (initial) value held in the Start Address Register. The sequence required to write a value into the Final Address Register is:

- 1. Write 063 into the high byte of the ADCSR.
- 2. Write the desired value into the high byte of the CLPR.

Programming sequence:

 $\frac{\text{MOVB}}{\text{MOVB}} \stackrel{\text{#63,}}{\text{#20,}} \stackrel{\text{@#ADCSR}}{\text{@#CLPR}} \stackrel{\text{+}}{\text{+}} \stackrel{1}{1}$ 

This example would load the number 20 into the final address register.

# 7.2.5 READING THE FINAL ADDRESS POINTER

For test, diagnostic, and verification purposes, the final address register may have to be used. This read operation can be performed with the following programming sequence:

- 1. Write 022 into the high byte of the ADCSR.
- 2. Read the value of the final address register at the high byte of the CLPR.

Programming sequence:

•

 $\frac{MOVB}{MOVB} \frac{#22}{@#ADCSR} + \frac{1}{1}$ MOVB @#CLPR + 1, R0

7-4

## 7.2.6 RESETTING THE POINTER

At certain times during the programming of the interface it may be necessary to reset the Current Address Pointer to the value held in the Start Address Register. This can be accomplished easily using the pointer reinitialization command provided. To perform this function the following sequence is required:

- 1. Write 043 to the high byte of the ADCSR
- 2. Perform a write operation to the high byte of the CLPR. Since data written is not used, it can be any value.

Programming sequence:

 $\frac{\text{MOVB}}{\text{MOVB}} \stackrel{\#43, @\#\text{ADCSR}}{\#0, @\#\text{CLPR}} \stackrel{+}{+} \stackrel{1}{1}$ 

## 7.3 ENTERING CHANNEL INFORMATION INTO THE RAM

The on-board channel-list is 8-bits wide to allow the user to select any one of 64 channels (0 to 63) which requires a 6-bit field, and associate with that channel a code for the programmable gain amplifier (PGH = 1,2,4,8) which requires a 2-bit field. An 8-bit entry in the channel-list is organized as indicated in Figure 7-1:



FIGURE 7-1: FORMAT OF CHANNEL-LIST ENTRIES

The bits select one of four possible gains. If a PG option is not installed, these bits are ignored. Gain selection is done according to Table 7-1.

### CHANNEL-LIST PROGRAMMING ENTERING CHANNEL INFORMATION INTO THE RAM

PG BIT 7	PG BIT 6	PGH GAIN
0	0	1
0	1	2
1	0	4
1	1	8

TABLE 7-1: CHANNEL-LIST GAIN SELECTION

Each page of the channel-list is independent of the other three. Each has to be individually programmed by the user to the required sampling scheme. During actual conversion operations, only one of the four pages as selected by the two-bit field of the ADCSR is accessed through the pointer logic. The user can program and read back for verification the contents of the channel-list RAM by following the programming sequence given in the ensuing two sections.

### 7.3.1 WRITING INTO THE CHANNEL-LIST RAM

Following initialization, you must first select which one of four pages in the channel-list is to be operated on by writing a two bit page select code into bits 2 and 1 of the ADCSR. Then the channel-list pointer logic must be set to the required starting address and be told of the desired ending address. The pointer logic points to the first location in RAM that is to be loaded. The RAM accepts data for entry in the following manner:

- 1. Write a 005 into the high byte of the ADCSR.
- 2. Write the sequence of channel numbers into the low byte of the CLPR.

Note that the pointer will be incremented after each write operation to the low byte of the CLPR. Thus sequential writes to the low byte of the CLPR will place data sequentially in the channel-list. This incrementing operation will proceed until the value of the pointer becomes equal to the value held in the final address register. A write operation performed after this condition will set the pointer back to its initial value and the channel-list buffer will be overwritten. Programming sequence:

MOV MOVB #2400, @#ADCSR MOVB #1, @#CLPR MOVB #3, @#CLPR #5, @#CLPR MOVB #7, @#CLPR

This example selects page 0 of the RAM and forces a list programming operation. Then the odd channel numbers are stored sequentially into the channel-list.

7.3.2 READING THE CHANNEL-LIST RAM

For diagnostic testing, and verification purposes the contents of the channel-list RAM may have to be read. To perform read operations the program must first set the pointer logic to the desired starting address and specify the required final address. Then the following sequence is required:

- 1. Write 004 into the high byte of the ADCSR.
- 2. Read the channel-list entries successively from the CLPR low byte. Note that when the CLPR is read in this mode, for diagnostic purposes, the high byte of the register will contain the address of the channel-list entry that is being read while the low byte will contain the contents. The pointer will be incremented after each read operation. Hence successive reads will allow the program to read successive entries of the RAM. The pointer logic is active during this operation. Therefore, when the pointer increments to the final address register, it will be reset back to the starting address.

Programming sequence:

MOV #2000, @#ADCSR MOV @#CLPR, R0 MOV @#CLPR, R1 MOV @#CLPR, R2

7-7

This example selects page 0 for readback purposes and then takes three successive entries from the list and places them in registers R0, R1, and R2.

7.3.3 MULTIPLEXER PRELOAD AND LOGIC ENABLE

After the pointer logic has been programmed and the Channel-list RAM has been loaded with appropriate data the program must set the pointer logic for an active cycle. Part of this activation involves issuing a load command to the actual multiplexer and then enabling the logic for A/D conversion operations. The following sequence is required for this:

- 1. Write 006 to the high byte of the ADCSR.
- 2. Perform a write operation to the low byte of the CLPR. Note that the data written is not critical as only the write operation is required.
- 3. Write 000 to the high byte of the ADCSR

Programming sequence:

 $\frac{MOVB}{MOVB} \stackrel{\#6}{\#0}, \stackrel{@\#ADCSR}{@\#CLPR} \stackrel{+}{1} \\ \frac{MOVB}{MOVB} \stackrel{\#0}{\#0}, \stackrel{@\#ADCSR}{@\#ADCSR} \stackrel{+}{1} \\ 1$ 

After this operation you must access only bits 14 and 15 of the high byte of the ADCSR to ensure that the channel-list is not disturbed.

#### CHAPTER 8

#### PROGRAMMING EXAMPLES

#### 8.1 INTRODUCTION

This chapter presents five programs that describe how the DT3362 series board should be programmed for certain non-DMA operations or DMA transfers via the Q-bus. The programs are not intended to solve any particular application problem but have been written such that key programming issues are demonstrated. Programs 1 and 2 illustrate non-DMA operations, while programs 2, 3, and 5 illustrate DMA transfer operations. A brief summary precedes the listing of each program. All example programs have been written as subroutines so that you can test them by calling them from your main program. Note again that these example programs are given for illustration only and should not be used for diagnostics.

#### 8.2 FADEX1 - EXAMPLE PROGRAM 1

In this example the DT3362 series board is used in the programmed I/O mode to perform a single conversion on Channel 5 with a gain of 4 every time it is called. The subroutine initializes the multiplexer channel-list and loads the appropriate channel and gain information. Following this, it initializes the A/D section and starts a programmed conversion. The program then loops waiting for the A/D Done status bit to set. When this occurs the A/D data is read back along with status information and a return of subroutine is done.

#### 8.3 FADEX2 - EXAMPLE PROGRAM 2

In this example the DT3362 series board is set to perform externally clocked conversions on Channel 5 at a gain of 1, Channel 5 at a gain of 2, Channel 7 at a gain of 1, and Channel 2 at a gain of 1. Each external clock initiates one conversion. Four clock ticks complete one scan of the channel-list. The board interrupts the processor after every conversion, and the interrupt handler keeps track of the number of interrupts received. After 100 interrupts are received (25 scans), the interrupt handler disables the A/D from further conversions and write into the status word. Thus if a main program calls this subroutine after clearing the status, it can then test the status word for a non-zero value signifying the completion of an A/D conversion.

### 8.4 FADEX3 - EXAMPLE PROGRAM 3

In this example the DT3362 series board will be set to perform a burst of 100 conversions and place them in main memory via DMA over the Q-bus. The channel-list is set up to sample in the following sequence.

> 1) Channel 5 @ gain = 1 2) Channel 5 @ gain = 2 3) Channel 7 @ gain = 1 4) Channel 2 @ gain = 1

Thus each scan of the channel-list will be 4 conversions requiring the channel-list to be scanned 25 times to get the 100 conversions. The burst mode operation implies that the A/D is running at its maximum speed in that each conversion is initiated by the end of the previous conversion until the required number of conversions have been made.

Due to bus access requirements of a 250kHz A/D converter (DT5727) the program places the processor in the wait state to free up the bus. To avoid having an A/D overrun error, you must also make sure that no other DMA activity is happening during the burst A/D. This ensures that A/D conversion is complete when control is returned to the calling program.

#### 8.5 FADEX4 - EXAMPLE PROGRAM 4

The example program is essentially the same as number three in that a total of 100 conversions are to be made and put into memory under DMA. The channels to be sampled are also identical. The only difference is that the rate of conversions is now controlled by the external clock input. Thus the time interval between conversions is equal to the period of the externally applied clock. Here a single conversion per clock tick is made, requiring 100 clock ticks to perform the necessary 100 conversions. An assumption has been made that the clock frequency should not exceed 100kHz to allow the DT3362 series adequate time to transfer data over the bus in the face of processor and other bus activity. The main program should call this subroutine after having cleared the PSTAT flag word. Then the main program can test when PSTAT becomes non-zero to determine that the DMA transfer has completed.

# 8.6 FADEX5 - EXAMPLE PROGRAM 5

This program is again essentially the same as the previous two in that 100 conversions with the same channel-list are to be made and put into main memory. The only difference is that the external trigger with List Scan mode is selected. In this mode each external clock tick will cause the DT3362 series to scan through the channel-list once. Thus each scan of the list will produce four conversions, requiring 25 external clock ticks to gather 100 data points. As the DT3362 series is bursting through the channel-list at its maximum speed, a processor wait is required to ensure that the A/D had full access to the Q-bus to avoid overrun errors. Here again, control returns to the calling program when the required number of data conversions have been taken.

-

ENABLE LC .TITLE FADEX1 Fast A/D (DT3362) Programming Example 1 i .SBTTL Functional description ; Tested: 25 Mar 81 ; i This routine is a programming example designed to operate the ï Data Translation Fast A/D converter: DT3362 . ; ; In this example the Converter is required to make a single ; conversion in Programed I/D mode. The channel and gain values ; are specified in the data block below. Here channel #5 is : selected with a gain of 4. ; ; ; .SBTTL A/D data block, and control block definitions. i BASE = 170400; Base address of Fast A/D converter. ADCSR = BASE; A/D Control and Status Register ADBUF = BASE+2; A/D Data Buffer Register CFPR = BASE+4; Channel File Programming Register. DMACSR = BASE+6; DMA Control & Status Register. DMAWCR = BASE+10; DMA Word Count Register. (not used) ; DMA Current Address Register. (not used) DMACAR = BASE+12INVEC = 400; Address of Interrupt vector. (not used) : CHAN: 005 ; Channel desired. GAIN: 002 ; Gain specifier (O2 is gain of four.) DATA: BLKW ; Space for A/D data. 1 STATS: . BLKW ; Space for A/D Completion status. 1 ï . FADE1:: ; This is the routines entry point. i .SBTTL Initialization (in case of powerup or reset) 1 This initialization code need only be executed once after ì a powerup or hardware reset. ÷ ; #001400, @#ADCSR MOV ; select write to channel file #002, @#CFPR+1 MOVB ; write required setup code. i ; .SBTTL Setup Channel & Gain Array ï This section sets up the channel file array. This array specifies ï which multiplexer channels are to be selected and then converted. ĵ : First set up Preset pointers, these indicate which portion of the ; channel array is to be used. This example uses the first byte of ; the first page of the channel file. i ;

MOVB #053, @ #ADCSR + 1 ; select start addrs., mode O1 MOVB #000, @ #CFPR + 1 ; set initial pointer to zero. ; MOVR #063, @ #ADCSR + 1 ; select final addrs., mode O1 MOVB #000, @ #CFPR + 1 ; set end pointer to zero. ; Now to form the gain and channel byte. ; ï GAIN, RO MOV ; Get the gain information. ï Must move Gain value over to bits 6-7 ; : SWAB RO ; Move left 8 bits ASR > Move back (right) one bit RÔ ASR RO ; Move back (right) one bit ; Now ADD in channel value. (ADD is Logical OR if no bits match) ; i ADD CHAN, RO ; ADD (OR) in channel select ; i First select channel array page zero and starting word O i MOV #002400, @ #ADCSR ; page OO, mode 10 and bute O ï Then write the channel and gain byte into the first location. ï ; MOVB RO, @ #CFPR ; gain and channel are in RO ; Now Preload and Enable the Multiplexer logic. i ï MOVB #006, @ #ADCSR + 1 ; Preload Multiplexer, mode 11 MOVB #000, @ #CFPR ; Give it a kick. MOVB #000, @ #ADCSR + 1 ; Enable counters, mode 00 ; Now set DMACSR to indicate use of Programed I/O method. ; i MOVB #000, @ #DMACSR ; Select Programmed I/O mode. ï Now start converter by setting start bit in ADCSR. Note that the i other control bits like channel page select and trigger ext must ; ; be set correctly also. i MOVB #001, @ #ADCSR ; Set start bit. ; i 3 Now the converter is running. This example will continue to test the A/D Control & Status register looking for the completion bit. ; RTEST: TSTB @ #ADCSR ; If done bit set, byte is negative BPL RTEST ; If it hasn't changed loop around. ; Program continues when done bit is set. This should indicate that ï data has been collected. ï ; MOV @ #ADBUF, DATA ; Get data from converter board. @ #ADCSR, STATS ; Now store DMA status. MOV ï RTS PC ; return to calling routine . END

i

```
. ENABLE LC
.TITLE FADEX2 Fast A/D (DT3362) Programming Example 2
        .SBTTL Functional description
;
;
  Tested: 25 Mar 81
:
:
   This routine is a programming example designed to operate the
i
   Data Translation Fast A/D converter: DT3362 .
ĵ
   In this example the Converter is required to make one hundred
;
  conversions in Interrupt driven mode. These conversions will each
;
   be initiated by the external clock. The multiplexer channels
;
:
   and their gain values are specified in the data block below.
;
   In this example the channel array specifies that channel #5
;
   will be read with a gain of 1, then again with a gain of 2,
;
  then channel #7 will be read with a gain of 1, and finally
;
   channel #2 will be read with a gain of one.
i
j
  The interrupt service routine appears at the bottom
;
   of this listing.
ŝ
i
j
        .SBTTL A/D data block, and control block definitions.
.
BASE
      = 170400
                       ; Base address of Fast A/D converter.
:
ADCSR = BASE
                       ; A/D Control and Status Register
ADBUF = BASE+2
                      ; A/D Data Buffer Register
CFPR
      = BASE+4
                      ; Channel File Programming
                      ; DMA Control & Status
DMACSR = BASE+6
DMAWCR = BASE+10
                      ; DMA Word Count Register. (not used)
DMACAR = BASE+12
                      ; DMA Current Address Register. (not used)
INVEC = 400
                       ; Address of Interrupt vector.
j,
   Gain & channel selection array follows
;
1
GANDC:
                005
                      ; Gain 1 (code O), channel 5
        BYTE
        . BYTE
                105
                      ; Gain 2 (code 1), channel 5
        BYTE
                007
                       ; Gain 1 (code O), channel 7
        BYTE
                       ; Gain 1 (code 0), channel 2
                002
j,
  The Data descripters are reset each time the startup code is
;
  executed.
i
        DATA
PDATA:
                       ; Pointer to Data array.
DATA:
       BLKW
                100
                      ; Data array.
       100.
                       ; Data count. (number of conversions)
DCNT:
PSTAT:
       STATS
                       ; Pointer to status word.
       . BLKW
               2
STATS:
                       ; Space for two status words.
;
FADE2::
                       ; This is the routines entry point.
;
```

.SBTTL Initialization (in case of powerup or reset) j This initialization code need only be executed once after ï a powerup or hardware reset. ; ï MOV #001400, @#ADCSR+1 ; select write to channel file MOVB #002, @#CFPR+1 ; write required setup code. ï .SBTTL Setup the interrupt vector : In order to control the interrupts generated by this A/D Converter : this routine must place the address of its interrupt service into ; the interrupt vector specified by this card. ï ; ï The first location (usually 400) is the normal interrupt service routine's address. The next is the desired CPU status word. i ; The INVEC+4 is the address of the Error interrupt service while : the following address is its CPU status word. ; ï @ #INVEC MOV #FADIS, ; Set I.S. address (normal) MOV #003400, @ #INVEC+2 ; Block other interrupts MOV #FADER @ #INVEC+4 ; Set I.S. address (error) MOV #003400, @ #INVEC+6 ; Block other interrupts ; Here the Data array pointer PDATA and the Data count DCNT are ; reset. This allows the routine to be restarted. i ; MOV #DATA, PDATA ; Set Data array pointer. MOV #100. / DCNT ; Get actual Data count. ï .SBTTL Setup Channel & Gain Array ; This section sets up the channel file array. This array specifies i which multiplexor channels are to be selected and then converted. 1 : First set up Preset pointers, these indicate which portion of i the channel array is to be used. This example uses the first i four bytes of the first page of the channel file. ï ; MOVB #053, @ #ADCSR + 1 ; Pick start address, mode O1 MOVB #000, @ #CFPR + 1 ; set initial pointer to zero. ; #063, @ #ADCSR + 1 ; Pick final address, mode 01 MOVB #003, @ #CFPR + 1 MOVB ; set end pointer to three. ï First select channel array page zero and starting word O j . MOV #002400, @ #ADCSR ; page OO, mode 10 and bute O ï Write each channel and gain byte into the first four locations. ; i #GANDC, RO MOV ; RO points to channel array MOV #4, R1 ; R1 has channel array count. CLOOP: MOVB (RO)+, @ #CFPR # Move channel and Gain value. R1, CLOOP SOB ; If count not zero get next

Now Preload and Enable the Multiplexer logic. ; ; ; Preload Multiplexer, mode 11 MOVB #006, @ #ADCSR + 1 MOVE #000, @ #CEPR ; Give it a kick. MOVB #000, @ #ADCSR + 1 ; Enable counters, mode 00 ï Now set DMACSR to indicate use of Programed I/D method. j ï MOVB #000, @ #DMACSR ; Select Programmed I/O mode. ; ; Now start converter by setting the external trigger enable : Note that the other control bits like channel bit in ADCSR. ; page select, error interrupt enable and done interrupt enable i must also be set correctly. ; : Binary: 0 100 000 001 001 000 or Octal: 040110 ; ÷ MOV #040110, @ #ADCSR ; Start converter. ï Now we return to calling routine and wait for an interrupt. ; ; RTS PC ; Back to calling routine. : i .SBTTL Interrupt Service Subroutine. This code will be executed after each conversion is completed. 1 FADIS: MOV @ #ADBUF, @ PDATA ; Move value into data buffer INC PDATA ; Increment Data pointer TNC PDATA ; to the next word. DEC DCNT ; Decrement Data Count BLE DONE ; If last point go to DONE ; If this is not the last point return ; from the interrupt and wait for the next conversion to complete. ; i RTI ; return from interrupt į When the Data count goes to zero all the data has been collected. ; This routine moves the Control & Status Register's value over to 1 a status word in this routine to signal that all the data has ; been collected. ; Mark ISTATUS with new values. ï DONE: MOV @ #ADCSR, @ PSTAT ; Record converter's status CLR @ #ADCSR ; Shut down converter RTI ; Return from interrupt ; The following code is only executed if the converter detects ; This indicates that a data overrun has occured. an error. ; MOV @ #ADCSR, @ PSTAT FADER: ; Record converter's status CLR € #ADCSR ; Shut down converter RTI ; Return from interrupt . END

;

```
. ENABLE LC
        .TITLE FADEX3 Fast A/D (DT3362) Programming Example 3
ï
        .SBTTL Functional description
i
   Tested: 25 Mar 81
;
;
   This routine is a programming example designed to operate the
i
   Data Translation Fast A/D converter: DT3362 .
:
;
   In this example the Converter is required to make one hundred
i
   conversions in DMA Burst mode. These conversions are intiated
;
   by the software and will all be taken as quickly as the converter
ï
   can go. The multiplexer channels
;
   and their gain values are specified in the data block below.
ï
;
   In this example the channel array specifies that channel #5
;
   will be read with a gain of 1, then again with a gain of 2,
ï
   then channel #7 will be read with a gain of 1, and finally
;
   channel #2 will be read with a gain of one.
j
:
   The interrupt service routine appears at the bottom
;
   of this listing.
i
;
;
        .SBTTL A/D data block, and control block definitions.
:
BASE
       = 170400
                       ; Base address of Fast A/D converter
ADCSR = BASE
                       ; A/D Control and Status Register
ADBUF = BASE+2
                       ; A/D Data Buffer Register (not used)
CFPR
       = BASE+4
                       ; Channel File Programming
                       ; DMA Control & Status
DMACSR = BASE+6
DMAWCR = BASE+10
                       ; DMA Word Count Register.
DMACAR = BASE+12
                       ; DMA Current Address Register.
INVEC = 400
                        ; Address of Interrupt vector.
   Gain & channel selection array follows
;
;
GANDC:
        . BYTE
                005
                        ; Gain 1 (code O), channel 5
                105
                        ; Gain 2 (code 1), channel 5
        BYTE
        BYTE
                007
                        ; Gain 1 (code O), channel 7
                        ; Gain 1 (code O), channel 2
        BYTE
                002
ì
ï
   The Data arrays and pointers.
j
PDATA:
        DATA
                       ; Pointer to Data array. (100 values)
DATA:
        . BLKW 100
                       ; Data array.
DCNT:
       100.
                        ; Data count. (number of conversions)
PSTAT:
        STATS
                       ; Pointer to status word array. (2 values)
STATS:
       . BLKW 2
                       ; Space for two status words.
                       ; Pointer to status word array. (2 values)
PSTAT:
       .BLKW 1
```

FADE3: : ; This is the routines entry point. ,SBTTL Initialization (in case of powerup or reset) ; This initialization code need only be executed once after ; a powerup or hardware reset. ; i MOV #001400, @#ADCSR ; select write to channel file #002, @#CFPR+1 MOVB ; write required setup code. i .SBTTL Setup the interrupt vector ; ; In order to control the interrupts generated by this A/D Converter this routine must place the address of its interrupt service into ; the interrupt vector specified by this card. ; ; The first location (usually 400) is the normal interrupt service ; routine's address. The next is the desired CPU status word. : : The INVEC+4 is the address of the Error interrupt service while ; the following address is its CPU status word. ï ; e #INVEC MOV #FADIS, ; Set I.S. address (normal) MOV #003400, @ #INVEC+2 ; Block other interrupts #FADER, @ #INVEC+4 #003400, @ #INVEC+6 MOV ; Set I.S. address (error) MOV ; Block other interrupts i ; .SBTTL Setup Channel & Gain Array ; This section sets up the channel file array. This array specifies j. which multiplexor channels are to be selected and then converted. ; ; First set up Preset pointers, these indicate which portion of : the channel array is to be used. This example uses the first ; four bytes of the first page of the channel file. ï : MOVB #053, @ #ADCSR + 1 ; Pick start address, mode O1 MOVB #000, @ #CFPR + 1 ; set initial pointer to zero. j ; Pick final address, mode 01 MOVB #063, @ #ADCSR + 1 MOVB #003, @ #CFPR + 1 ; set end pointer to three. ; First select channel array page zero and starting word O ; i #002400, @ #ADCSR MOV ; Page OO, mode 10 and bute O ; Write each channel and gain byte into the first four locations. . ï MOV #GANDC, RO ; RO points to channel array ; Ri has channel array count. MOV #4, R1 CLOOP: MOVB (RO)+, @ #CFPR ; Move channel & gain ; value to beard. R1, CLOOP ; If not zero get next byte. SOB

; Now Preload and Enable the Multiplexer logic. : . #006, @ #ADCSR + 1 MOVB ; Preload Multiplexer, mode 11 MOVB #000, @ #CFPR ; Give it a kick. MOVB #000, @ #ADCSR + 1 ; Enable counters, mode 00 ; Now set DMACSR to indicate use of DMA Burst Mode over the Q Bus. j The desired Byte in binary is: 00 000 101 or 005 octal : ; MOVB #005, @ #DMACSR ; Select DMA Burst on G bus. ; Now set the DMA Current Address Register to the beginning of the i ; data array. ; MOV PDATA, @ #DMACAR ; Set DMA Address register. ; Now set the DMA Word Count register. Set to conversion count. ï ï MOV DCNT, @ #DMAWCR ; Set DMA Word Count reg. NEG @ #DMAWCR ; Set to 2's complement. ï ; Now start converter by setting the start bit in ADCSR. Note the ï other control bits like channel page select, error interrupt enable 1 and done interrupt enable must also be set correctly. ; The binary word is: 0 100 000 001 000 001 or 040101 octal ; ; #040101, @ #ADCSR MOV ; Start converter. : Now we return to calling routine and wait for an interrupt. ï ; ; temorary stall to hold up CPU WAIT RTS PC ; Back to calling routine. j ;

### .SBTTL Interrupt Service Subroutine.

i This code will be executed after the entire burst of conversions i is completed. ; ; When the Data count goes to zero all the data has been collected. ; This routine moves the two Status words on the converter over to ; status words in this routine to signal that all the data has ; been collected. ; ; 1 FADIS: MOV @ #ADCSR, @ PSTAT ; Record converter's status @ #ADCSR ; Shut down converter CLR #002, PSTAT ADD ; Bump pointer to next word @ #DMACSR, @ PSTAT MOV ; Record DMA status. RTI ; Return from interrupt ï The following code is only executed if the converter detects ï an error. This indicates that a data overrun has occured. ï 1 FADER: MOV @ #ADCSR, @ PSTAT ; Record converter's status @ #ADCSR CLR ; Shut down converter #002, PSTAT ADD ; Bump pointer to next word MOV @ #DMACSR, @ PSTAT ; Record DMA status. RTI ; Return from interrupt i . END

```
ENABLE LC
        .TITLE FADEX4 Fast A/D (DT3362) Programming Example 4
ï
        .SBTTL Functional description
ï
        Tested: 10 Mar 81
;
;
   This routine is a programming example designed to operate the
i
   Data Translation Fast A/D converter: DT3362 .
;
;
   In this example the Converter is required to make one hundred
;
   conversions in DMA mode running point by point. This method
;
   allows the user to control the exact interval between conversions
:
   by controlling the rate of the external trigger.
ï
   The multiplexer channels
ï
   and their gain values are specified in the data block below.
;
ĵ
   In this example the channel array specifies that channel #5
;
   will be read with a gain of 1, then again with a gain of 2,
ï
   then channel #7 will be read with a gain of 1, and finally
ï
   channel #2 will be read with a gain of one.
i
ï
   The interrupt service routine appears at the bottom
;
   of this listing.
ï
;
j
        .SBTTL A/D data block, and control block definitions.
;
      = 170400
                        ; Base address of Fast A/D converter
BASE
;
ADCSR = BASE
                        ; A/D Control and Status Register
ADBUF = BASE+2
                        ; A/D Data Buffer Register (not used)
CFPR
     = BASE+4
                        ; Channel File Programming
DMACSR = BASE+6
                       ; DMA Control & Status
DMAWCR = BASE+10
                        ; DMA Word Count Register.
DMACAR = BASE+12
                        ; DMA Current Address Register.
INVEC = 400
                        ; Address of Interrupt vector.
   Gain & channel selection array follows
i
GANDC:
        BYTE
                005
                        ; Gain 1 (code O), channel 5
                        ; Gain 2 (code 1), channel 5
        BYTE
                105
        . BYTE
                007
                        ; Gain 1 (code O), channel 7
        . BYTE
                002
                        ; Gain 1 (code O), channel 2
ï
ï
   The Data arrays and pointers.
ï
PDATA:
        DATA
                        ; Pointer to Data array. (100 values)
DATA:
        . BLKW 100
                        ; Data array.
DCNT:
        100.
                        ; Data count. (number of conversions)
PSTAT:
        STATS
                        ; Pointer to status word array, (2 values)
STATS: . BLKW 2
                        ; Space for two status words.
;
;
FADE4::
                        ; This is the routines entry point.
```

ï .SBTTL Initialization (in case of powerup or reset) ; This initialization code need only be executed once after . a powerup or hardware reset. ; i MOV #001400, @#ADCSR ; select write to channel file MOVB #002, @#CFPR+1 ; write required setup code. ï i .SBTTL Setup the interrupt vector ; In order to control the interrupts generated by this A/D Converter ĩ this routine must place the address of its interrupt service into ï the interrupt vector specified by this card. ï ; The first location (usually 400) is the normal interrupt service i routine's address. The next is the desired CPU status word. i ; The INVEC+4 is the address of the Error interrupt service while ï the following address is its CPU status word. ï ; MOV #FADIS, @ #INVEC ; Set I.S. address (normal) #003400, @ #INVEC+2 MOV ; Block other interrupts #FADER, MOV @ #INVEC+4 ; Set I.S. address (error) VCM #003400, @ #INVEC+6 ; Block other interrupts i ï .SBTTL Setup Channel & Gain Array ; : This section sets up the channel file array. This array specifies ; which multiplexor channels are to be selected and then converted. ; First set up Preset pointers, these indicate which portion of ; the channel array is to be used. This example uses the first ; four bytes of the first page of the channel file. ï ; MOVB #053, @ #ADCSR + 1 ; Pick start address, mode O1 MOVE #000, @ #CFPR + 1 ; set initial pointer to zero. i MOVB #063, @ #ADCSR + 1 ; Pick final address, mode O1 HOVB #003, @ #CFPR + 1 ; set end pointer to three. i First select channel array page zero and starting word O ; ; MOV. #002400, @ #ADCSR ; page OO; mode 10 and byte O ï Write each channel and gain byte into the first four locations. i ; MOV #GANDC, RO ; RO points to channel array MOV #4, R1 ; Ri has channel array count. CLOOP: MOVB (RO)+, @ #CFPR ; Move channel & gain ; value to board. ; If not zero get next byte. SOB R1, CLOOP i Now Preload and Enable the Multiplexer logic. ; ; MOVB #006, @ #ADCSR + 1 ; Preload Multiplexer, mode 11 MOVB #000, @ #CFPR ; Give it a kick. ; Enable counters, mode 00 MOVB #000, @ #ADCSR + 1 ï

ï .SBTTL Setup DMA registers. i Now set DMACSR to indicate use of DMA point by point (neither i type of Burst mode) over the Q Bus. ; The desired Bute in binary is: 00 000 001 or 001 octal ; i #001, @ #DMACSR MOVE ; DMA point by point, G bus. ï Now set the DMA Current Address Register to the beginning of the i data array. ; ; MOV PDATA, @ #DMACAR ; Set DMA Address register. i Now set the DMA Word Count register to the 2's complement of i the conversion count. ï : MOV DCNT, @ #DMAWCR ; Get the Word Count. NEG @ #DMAWCR ; Form 2's complement. ; ï .SBTTL Converter Startup i Now ready the converter by setting the external trigger enable ; bit in the ADCSR. Note that the ; other control bits like channel page select, error interrupt enable ; and done interrupt enable must also be set correctly. ; The binary word is: 0 100 000 001 001 000 or 040110 octal i ï MOV #040110, @ #ADCSR ; Start converter. i Now we return to calling routine and wait for an interrupt. ; i PC RTS ; Back to calling routine. ï ï .SBTTL Interrupt Service Subroutine. ï This code will be executed after the data is collected. i ; This routine moves the two Status words on the converter over to ; the status array in this routine to signal that all the data has : been collected. ; ; FADIS: MOV @ #ADCSR, @ PSTAT ; Record converter's status ; Shut down converter CLR @ #ADCSR ADD #2, PSTAT ; Bump pointer to next word MOV @ #DMACSR, @ PSTAT ; Record DMA status. RTI ; Return from interrupt i The following code is only executed if the converter detects j an error. This indicates that a data overrun has occured. ; FADER: MOV @ #ADCSR, @ PSTAT ; Record converter's status @ #ADCSR CLR ; Shut down converter #2, PSTAT ADD ; Bump pointer to next word VOM. @ #DMACSR, @ PSTAT ; Record DMA status. RTI ; Return from interrupt i . END

```
. ENABLE LC
        .TITLE FADEX5 Fast A/D (DT3362) Programming Example 5
;
        .SBTTL Functional description
i
        Tested: 11 Mar 81
;
;
   This routine is a programming example designed to operate the
.
   Data Translation Fast A/D converter: DT3362 .
;
;
   In this example the Converter is required to make one hundred
;
   DMA conversions in semi-burst mode. This method
;
   allows the user to control the exact interval between each set
:
   of conversions by controlling the rate of the external trigger.
;
÷
   The multiplexer channels and their gain values are specified
;
   in the data block below. Here 4 conversions make up a set.
:
:
   In this example the channel array specifies that channel #5
;
   will be read with a gain of 1, then again with a gain of 2,
;
   then channel #7 will be read with a gain of 1, and finally
;
   channel #2 will be read with a gain of one.
;
;
   The interrupt service routine appears at the bottom
i
   of this listing.
;
;
i
        .SBTTL A/D data block, and control block definitions.
:
BASE
       = 170400
                       ; Base address of Fast A/D converter
ADCSR = BASE
                       A/D Control and Status Register
ADBUF = BASE+2
                       ; A/D Data Buffer Register (not used)
CFPR
       = BASE+4
                       ; Channel File Programming
DMACSR = BASE+6
                       ; DMA Control & Status
DMAWCR = BASE+10
                       ; DMA Word Count Register.
DMACAR = BASE+12
                       DMA Current Address Register.
INVEC = 400
                        ; Address of Interrupt vector.
i
   Gain & channel selection array follows
;
1
GANDC:
        BYTE
                005
                        ; Gain 1 (code O), channel 5
                105
                        ; Gain 2 (code 1), channel 5
        . BYTE
        BYTE
                007
                        ; Gain 1 (code 0), channel 7
                        ; Gain 1 (code O), channel 2
        BYTE
                002
ï
   The Data arrays and pointers.
;
PDATA:
        DATA
                        ; Pointer to Data array. (100 values)
DATA:
       . BLKW 100
                        ; Data array.
DCNT:
       100.
                        ; Data count. (number of conversions)
PSTAT:
       STATS
                        ; Pointer to status word array. (2 values)
STATS:
       . BLKW 2
                        ; Space for two status words.
.
FADE5::
                        ; This is the routines entry point.
```

i .SBTTL Initialization (in case of powerup or reset) ; This initialization code need only be executed once after ; a powerup or hardware reset. ; ; MOV #001400, @#ADCSR ; select write to channel file MOVB #002, @#CFPR+1 ; write required setup code. i ; .SBTTL Setup the interrupt vector ; In order to control the interrupts generated by this A/D Converter ; this routine must place the address of its interrupt service into ; the interrupt vector specified by this card. ; : The first location (usually 400) is the normal interrupt service ; routine's address. The next is the desired CPU status word. i ; The INVEC+4 is the address of the Error interrupt service while ; the following address is its CPU status word. ï i VCM #FADIS, @ #INVEC ; Set I.S. address (normal) MOV #003400, @ #INVEC+2 ; Block other interrupts #FADER, @ #INVEC+4 ; Set I.S. address (error) MOV MOV #003400, @ #INVEC+6 ; Block other interrupts ; i .SBTTL Setup Channel & Gain Array j This section sets up the channel file array. This array specifies ; which multiplexor channels are to be selected and then converted. ; First set up Preset pointers, these indicate which portion of : the channel array is to be used. This example uses the first ; four bytes of the first page of the channel file. ; ï MOVB #053, @ #ADCSR + 1 ; Pick start address, mode 01 MOVB #000, @ #CFPR + 1 ; set initial pointer to zero. i MOVB #063, @ #ADCSR + 1 ; Pick final address, mode O1 MOVB #003, @ #CFPR + 1 ; set end pointer to three. ï First select channel array page zero and starting word O i . #002400, @ #ADCSR MOV ; page OO, mode 10 and byte O i Write each channel and gain byte into the first four locations. i i MOV #GANDC, RO ; RO points to channel array MOV #4, R1 R1 has channel array count. (RO)+, @ #CFPR CLOOP: MOVB ; Move channel & gain ; value to board. R1, CLOOP ; If not zero get next byte. SOB ; Now Preload and Enable the Multiplexer logic. ï ; #006, @ #ADCSR + 1 MOVB ; Preload Multiplexer, mode 11 #000, @ #CFPR ; Give it a kick. MOVB ; Enable counters, mode OO MOVB #000, @ #ADCSR + 1 ï

.SBTTL Setup DMA registers. ; Now set DMACSR to indicate use of DMA semi-burst over the Q-bus ; The desired Bute in binary is: 00 001 001 or 011 octal : i MOVB ; DMA semi-burst Q bus. #011, @ #DMACSR ï Now set the DMA Current Address Register to the beginning of the j data arrau. ; ï MOV PDATA, @ #DMACAR ; Set DMA Address register. ï Now set the DMA Word Count register to the 2's complement of . the conversion count. \$ 2 MOV DCNT, @ #DMAWCR ; Get the Word Count. NEG @ #DMAWCR ; Form 2's complement. ; i .SBTTL Converter Startup i Now ready the converter by setting the external trigger enable ; bit in the ADCSR. Note that the ; other control bits like channel page select, error interrupt enable ; and done interrupt enable must also be set correctly. j The binary word is: 0 100 000 001 001 000 or 040110 octal ï ; #040110, @ #ADCSR MOV ; Start converter. i Now we return to calling routine and wait for an interrupt. ï ; WAIT ; wait for interrupt before returning. RTS PC ; Back to calling routine. į ; .SBTTL Interrupt Service Subroutine. ï This code will be executed after the converter stores all the data. ï This routine moves the two Status array on the converter over to ï a status array in this routine to signal that all the data has ; been collected. ; : ; FADIS: MOV @ #ADCSR, @ PSTAT ; Record converter's status CLR e #ADCSR ; Shut down converter ADD #2, PSTAT ; Bump pointer to next word MOV @ #DMACSR, @ PSTAT ; Record DMA status. RTI ; Return from interrupt ì The following code is only executed if the converter detects i an error. This indicates that a data overrun has occured. ; ; Record converter's status FADER: VCM @ #ADCSR, @ PSTAT CLR @ #ADCSR ; Shut down converter ADD #2, PSTAT ; Bump pointer to next word MOV @ #DMACSR, @ PSTAT ; Record DMA status. RTI ; Return from interrupt

;

i

## CHAPTER 9

# A/D CALIBRATION

## 9.1 INTRODUCTION

This section contains calibration procedures for the data acquisition modules of the DT3362 series A/D conversion boards. The data acquisition module is the module next to the top edge of the DT3362 series board and is marked by its model number: DT5712, DT5725, DT5727, DT5704, or DT5726. Small holes leading to 15-turn potentiometers can be seen on each module's edge. The DT5712, DT5722, DT5725, and DT5727 contain three potentiometers. ometers. They are labeled FULL SCALE, PG ZERO, and The DT5704 and DT5726 contain only two potentiometers **ZERO**. labeled FULL SCALE and ZERO. The calibration is performed by adjusting these potentiometers. Table 9-1 shows the A/D converter modules present on each model of the DT3362 series boards.

.

MODEL	A/D MODULE USED
DT3362-16SE/8DI	DT5712
DT3362-32DI/64SE	DT5712
DT3362-16SE/8DI-PGH	DT5712
DT3362-64SE/32DI-PGH	DT5712
DT3362-F-16SE	DT5725
	DT5/25
DT3302-F-045E	DT5/25 DME725
D13362-F-32D1	D15725
DT3362-G-16SE	DT5727
DT3362-G-8DI	DT5727
DT3362-G-64SE	DT5727
DT3362-G-32DI	DT5727
DT3362-H-16SE	DT5722
DT3362-H-8DI	DT5722
DT3362-H-64SE	DT5722
DT3362-H-32DI	DT5722
DT3362-H-16SE-PGH	DT5722
DT3362-H-8DI-PGH	DT5722
DT3362-H-64SE-PGH	DT5722
DT3362-H-32DI-PGH	DT5722
DT3377	DT5726
DT3368-4SE	DT5704
DT3368-12SE	DT5704

TABLE 9-1: DT3362 SERIES A/D CONVERTER MODULES

## 9.2 GUIDELINES

This section discusses general guidelines which should be observed when performing a calibration on the A/D module of a DT3362 series board.

# 9.2.1 PREREQUISITES

- 1. Calibration is done on Channel 0 with all other channels returned to Analog Ground.
- 2. The input cable is less than 3.0 meters (9.8 ft) long.
- 3. Software is available to provide continuous readings of Channel 0 and display them on a CRT.

# 9.2.2 EQUIPMENT REQUIRED

- 1. Precision voltage source, Electronic Development Corporation model 501J, or equivalent.
- 2. Extender card
- 3. Small, flat-bladed screwdriver
- 4. Miscellaneous cables and connectors

# 9.2.3 PRECAUTIONS

- 1. Switch the computer power and the DT3362 series board power off when installing or removing the DT3362 series board.
- 2. Make input connections only to a powered board.

9.2.4 SINGLE-ENDED INPUT OPERATION (SE)

- 1. In the SE mode, all the analog inputs are referenced to a single ground potential.
- Connections are made as indicated in Figures 9-1 (all models except DT3368-4SE and DT3368-12SE) and 9-2 (models DT3368-4SE and DT3368-12SE).



FIGURE 9-1: SINGLE-ENDED CONNECTIONS (EXCEPT DT3368-4SE AND DT3368-12SE)



FIGURE 9-2: SINGLE-ENDED CONNECTIONS (DT3368-4SE AND DT3368-12SE)

- 3. R1 is used for additional input protection.
- R2 is used to balance the amplifier input and represents 1 kilohm for the multiplexer plus 510C for the input protection resistor R1.
- 5. R3 isolates the calibrator lo signal from the analog ground.

9.2.5 DIFFERENTIAL INPUT OPERATION (DI)

- In the differential mode of operation each input has a high (Ch 0) and a low (Ch 0 Ret) connection (Figure 9-2). The measurement taken is the difference between the two inputs, thereby rejecting any noise common to both inputs.
- 2. With non-isolated systems, care must be taken to ensure that the inputs are referenced to Analog Ground.
- 3. If the signal to be measured is isolated, a return path for the bias current must be provided back to Analog Ground. This may be done by connecting a 1 to 100 kilohm resistor from the signal low to Analog Ground.
- 4. If all analog inputs are referenced to a single Analog Ground, only one resistor will be required between the external Analog Common and the board Analog Common.

9-4

5. A direct connection could be made between signal low and Analog Ground. However, this could cause large ground currents to flow if the computer ground potential is several volts different from the input signal ground potential. Even if the signal inputs are isolated from earth ground, ac currents could flow due to stray capacitance.

• .

6. Connections are made as indicated in Figure 9-2.



FIGURE 9-2: DIFFERENTIAL CONNECTIONS

- 7. R1 and R2 are used for additional input protection.
- 8. R3 is used to reference the inputs to Analog Ground. Without R3, input bias currents can build an input voltage exceeding the common mode voltage range.

## 9.3 CALIBRATION

Read the following notes before you start the calibration. Use the tables contained in these notes to obtain the values of the calibration parameters.

1. Pull the DT3362 series board out of the cage and insert an extender card into the backplane slot occupied by the board. Then connect the board to the extender. This will provide access to the potentiometers on the outer edge of the module.
### A/D CALIBRATION CALIBRATION

- 2. Power up the system--the host Q-bus computer and the DT3362 series A/D board mounted on the computer's backplane. Allow one hour for the system to warm up and stabilize before calibration. The test equipment must also warm up before measurements are made.
- 3. The calibration must be done at a gain of 1 first.
- 4. When adjusting the potentiometers, center the code on the proper value by noting where the adjacent codes are. That is, mechanically center the potentiometer between the position that yields the desired value plus 1 LSB and the desired value minus 1 LSB.
- 5. A second calibration must be done to eliminate interaction between the Zero and Full Scale adjustments.
- 6. On a  $\pm 10$  volt input, the range is 20V. (Range equals the upper input voltage minus the lower input voltage. For  $\pm 10V$ , that is  $\pm 10V (-10V) = 20V$  range.)
- 7. Table 9-2 lists the LSB voltage values for the 12-bit and 16-bit modules at different input ranges.

INPUT RANGE	12 BITS 1 LSB	16 BITS 1 LSB
±10V	4.88mV	305 μV
0 to +10V (±5V)	2.44mV	153 μV
0 to +5V (±2.5V)	1.22mV	76.5 μV
0 to +2.5V (±1.25V)	610 µV	38.2 μV
0 to +1.25V	305 µV	19.1 μV

TABLE 9-2: 1 LSB VOLTAGE LEVEL

8. Tables 9-3 and 9-4 give the minus full scale plus 1 LSB output codes for the 12-bit (offset binary and two's complement binary) and 16-bit (two's complement binary) resolution modules.

TABLE 9-3: 12-BIT OFFSET BINARY AND TWO'S COMPLEMENT BINARY CODE FOR MINUS FULL SCALE PLUS 1 LSB

OUTPUT CODE	MINUS FULL SCALE BINARY	PLUS 1 LSB HEX
Offset Binary	0000 0000 0001	001
Two's Complement	1000 0000 0001	801

TABLE 9-4: 16-BIT TWO'S COMPLEMENT BINARY CODE FOR MINUS FULL SCALE PLUS 1 LSB

TWO'S COMPLEMENT	MINUS FULL SCALE PLUS	5 1 LSB
OUTPUT	BINARY	HEX
16-bit	1000 0000 0000 0001	8001

9. Table 9-5 lists the plus full scale minus 2 LSB voltage values of the 12-bit and 16-bit modules at different input ranges.

TABLE 9-5: PLUS FULL SCALE MINUS 2 LSB

INPUT RANGE	12 BITS	16 BITS
<pre>±10V 0 to +10V ±5V 0 to +5V ±2.5V 0 to +2.5V ±1.25V 0 to +1.25V</pre>	+9.9902 V +9.9951 V +4.9951 V +4.9976 V +2.4976 V +2.4976 V +2.4988 V +1.2488 V +1.2494 V	+9.99939 V +9.99969 V +4.99969 V +4.99985 V +2.49985 V +2.49985 V +2.49992 V +1.24992 V +1.24996 V

10. Tables 9-6 and 9-7 give the plus full scale -2 LSB output codes for the 12-bit and 16-bit resolution modules.

TABLE 9-6: 12-BIT BINARY CODES FOR PLUS FULL SCALE MINUS 2 LSB

OUTPUT CODE	FULL SCALE -2 BINARY	LSB HEX
Straight Binary	1111 1111 1110	FFE
Offset Binary	1111 1111 1110	FFE
Two's Complement	0111 1111 1110	7fe

RESOLUTION	PLUS FULL SCALE -2 BINARY	LSB HEX
16-bit	0111 1111 1111 1110	7ffe

### TABLE 9-7: 16-BIT TWO'S COMPLEMENT BINARY CODES FOR PLUS FULL SCALE MINUS 2 LSB

### 9.3.1 UNIPOLAR RANGE CALIBRATION

The unipolar range calibration requires the adjustment of three potentiometers:

- o Unipolar Zero
- o Unipolar Full Scale
- o PG Zero

### NOTE

The PG Zero calibration applies to modules DT5712 (-PGH version boards only), DT5725, and DT5727. The DT5704 does not contain a programmable gain amplifier and the DT5726 does not provide a user-adjustable programmable gain potentiometer.

## 9.3.1.1 Unipolar Zero

1. Input 1 LSB of signal (note Table 9-2) and adjust the Zero potentiometer for 1 count on the digital output.

### NOTE

On higher gain ranges, especially with 16-bit modules, the input can be increased to 10 LSB's to center up the outputs around 10 LSB's due to the noise level.

## 9.3.1.2 Unipolar Full Scale

1. Input plus full scale minus 2 LSB's and set the Full Scale potentiometer for the proper code as indicated in Tables 9-6 and 9-7.

## NOTE

On higher gain ranges, especially with 16-bit modules, the input can be reduced 10 LSB's to center up the outputs around full scale minus 10 LSB's.

2. Repeat unipolar zero and unipolar full scale calibration to verify no interaction.

## 9.3.1.3 PG Zero

- 1. To calibrate the zero at a gain other than one, first calibrate the zero and full scale at a gain of 1.
- 2. Switch the gain to maximum (8) and apply an input of 1 LSB of the range. For example, at a gain of 8, the full scale range would be 1.25 volts. Thus the input would be  $305\mu V$ .
- 3. Adjust the PG Zero potentiometer on the module for 1 digital count.

#### NOTE

On higher gain ranges, especially with 16-bit modules, the input can be increased to 10 LSB's to center up the outputs around 10 LSB's.

4. Repeat unipolar zero and range calibration to verify no interaction.

### 9.3.2 BIPOLAR RANGE CALIBRATION

The bipolar range calibration requires the adjustment of three potentiometers:

- o Bipolar Zero
- o Bipolar Full Scale
- o PG Zero

## NOTE

The PG Zero calibration applies to modules DT5712 (-PGH version boards only), DT5725, and DT5727. The DT5704 does not contain a programmable gain amplifier and the DT5726 does not provide a user-adjustable programmable gain potentiometer.

## 9.3.2.1 Minus Full Scale

 Table 9-8 gives the minus full scale plus 1 LSB voltage values of the DT5712, DT5725, DT5727, DT5726, and DT5704 A/D converter modules at different bipolar input ranges.

TABLE	9-8:	MINUS	FULL	SCALE	PLUS	1	LSB	VOLTAGE
-------	------	-------	------	-------	------	---	-----	---------

INPUT RANGE	12 BITS	16 BITS
±10V ±5V (1) ±2.5V (1) ±1.25V (1)	-9.9951 V -4.9976 V -2.4988 V -1.2494 V	-9.99969 V

NOTE:

1. These input ranges are not available on the DT5704 and DT5726 modules.

2. Input minus full scale plus 1 LSB voltage and adjust the zero potentiometer for the correct output code as indicated in Tables 9-9 and 9-10.

### TABLE 9-9: 12-BIT OFFSET BINARY AND TWO'S COMPLEMENT BINARY CODES FOR MINUS FULL SCALE PLUS 1 LSB

OUTPUT CODE	MINUS FULL SCALE PI BINARY	LUS 1 LSB HEX
Offset Binary	0000 0000 0001	001
Two's Complement	1000 0000 0001	801

TABLE 9-10: 16-BIT TWO'S COMPLEMENT BINARY CODES FOR MINUS FULL SCALE PLUS 1 LSB

RESOLUTION	MINUS FULL SCALE PLUS BINARY	1 LSB HEX
16-bit	1000 0000 0000 0001	8001

## 9.3.2.2 Plus Full Scale

- Input plus full scale minus 2 LSB's and adjust the Full Scale potentiometer for the proper code as indicated in Tables 9-6 and 9-7.
- 2. On the higher gain ranges input can be reduced 10 LSB's to center the output around full scale minus 10 LSB's.

## 9.3.2.3 PG Zero

- 1. To calibrate the zero at a gain other than one, first calibrate the zero and full scale at a gain of 1.
- At a gain of 1, apply 0 volts at the input and note the digital output. It should read the same as one of the output codes given in Table 9-11, ±1 LSB.
- 3. Switch the gain to maximum (8) and apply 0 volts at the input.
- Adjust the PG Zero potentiometer on the module for one of the output codes given in Table 9-11, ±1 LSB. See specifications for accuracy.

Table	9-11:	12-BIT	OFFSE	<b>F</b> BINARY	AND
	TWO'S	COMPLEN	IENT B	INARY	
	OUTPUT	CODES	FOR 0	VOLTS	

SELECTED CODE	BINARY NOTATION
Offset Binary	1000 0000 0000
Two's Complement	0000 0000 0000

5. Repeat minus full scale and plus full scale calibration to verify no interaction.

## 9.4 APPLICATIONS

- 1. Noise is the major problem with A/D converters. This is why the accuracy specifications include an noise specification of .2 LSB rms at a gain of 1. In addition, the input amplifier has a noise specification (typically  $3\mu V$ ) that is multiplied by gain.
- 2. To determine the peak to peak spread of the noise to the 3-sigma point (99.7%), the rms value is multiplied by 6.
- 3. Table 9-12 gives typical count spreads due to noise at  $\pm 10V$  A/D range.

GAIN	12-BIT A/D	16-BIT A/D
1,2,4,8,	1.2	1.8

TABLE 9-12: TYPICAL COUNT SPREAD DUE TO NOISE

NOTE:

1. One count equals one LSB.

- 4. All cables must be routed away from switching power supplies and digital signals.
- 5. In high noise environments, the inputs must be differential with shielded twisted pairs for the signal.
- 6. The shield should only be connected at one end.
- 7. Unused inputs should be returned to Analog Ground.
- 8. RC filters can be added at the inputs to remove high frequency noise pickup.

9-12

- 9. Digital averaging of the data can be done simply by adding sixteen A/D conversions and then shifting right 4 times (dividing by 16). This is especially useful in minimizing the rms noise in high gain applications.
- 10. Input settling time can be a problem if the input cable is over 4.5 meters in length or the source impedance over 1 kilohm.

## 9.5 GROUNDING

9.5.1 DIFFERENTIAL INPUTS

- 1. When the differential input scheme is used, there are two switches per channel. Thus the number of channels is cut in half. The benefits are that common mode voltages, i.e., voltages appearing on both sides of the source simultaneously can be rejected by the differential input instrumentation amplifier. The amount of CMR depends on how well balanced the impedances are on the instrumentation amplifier inputs. (Typical spec. of 80dB at 60Hz with 1 kilohm unbalanced.)
- 2. Note that even though a differential input is used, the inputs must be referenced back to the Analog Ground of the system. This must be done because the signal plus common mode voltage range of the input is ±11 volts. If the input is not referenced back to Analog Ground, leakage currents on the input will drive the inputs out of the common mode voltage range, saturating the amplifier.
- 3. This ground reference need not be a hard connection but some impedance from 1 to 100 kilohms.
- 4. It is recommended that this connection be made with a 1 to 100 kilohm impedance rather than a direct connection to minimize potential ground current through the analog system. For example, the computer analog ground system eventually would be connected back to earth ground at a different location, which could result in several volts of ground potential between the two. If these two points are connected directly, several amps of current could flow through the analog path creating noisy data. If the connection is made through a 1 kilohm impedance, one volt ground difference will only cause one milliamp of current through the analog path thereby creating minimum disturbance to the analog measuring system. Note the connections indicated in Figure 9-2.
- 5. If all the analog inputs have a common connection, the resistor need only be installed once between the two commons.

## A/D CALIBRATION GROUNDING

9.5.2 SINGLE-ENDED INPUTS

- 1. With single-ended inputs it is recommended that the inputs be isolated from earth ground.
- 2. All the signal commons then would be connected separately to Analog Ground of the board.
- 9.5.3 PSEUDO-DIFFERENTIAL INPUTS
- This mode of operation is similar to a single-ended operation--preserves the number of single-ended input channels--but allows one common mode voltage for all inputs.
- The amplifier low input is used as a remote ground sense wire.
- 3. EXAMPLE:

A metal panel with BNC connectors mounted on it can be used as a common ground. To prevent the ground from floating out of the common mode voltage range, a 1 kilohm resistor could be connected between the panel and Analog Ground. This problem may arise if the ground is floating, due to bias currents building a voltage exceeding the common mode. The amplifier low signal could then be connected to the panel to sense the panel ground. See Figure 9-1.

### APPENDIX A

### DT3362 SERIES JUMPER SUMMARY

#### A.1 INTRODUCTION

This appendix provides a summary of information on all jumpers used on the DT3362 series boards. For convenience of presentation, eight figures are used to cover all sixteen models included in the series. Each figure contains complete jumpering information for one pair of boards: the basic model and the parallel expanded version. The jumpers are listed in numerical order. The configuration of a jumper is indicated by "In", "Out", or "X". An "In" or "Out" entry indicates a permanent configuration for the jumper. Such a jumper is configured appropriately in the factory and is not user-reconfigurable. An "X" entry indicates that the jumper is user-configurable. In this case, the factory configuration is noted in parentheses.

## DT3362 SERIES JUMPER SUMMARY INTRODUCTION

•

JUMPER	DT3362-16SE/8DI	DT3362-645E/32DI
W1	In	In
W2	Out	Out
W12	X (Out)	X (Out)
W13	X (In)	X (In)
W21	Out	Out
W22	Out	Out
W25	Out	Out
W26	X (In)	X (In)
W27	X (In)	X (In)
W28	X (Out)	X (Out)
W29	ln Ta	in To
W30	ln T-	
W31	In	
W32	Out	
W 3 3 t 1 2 4		
W 3 4 M 2 E	Out	Out
W 3 3	out	Out
W 30 W 37		
W37	$\mathbf{X}$ (III) $\mathbf{X}$ (Out)	$\mathbf{X}$ (111) $\mathbf{X}$ (Out)
w30	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
W40	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
w40 w41	X (ULC) X (In)	X (Jul)
w42	$\mathbf{X}$ (Out)	$\mathbf{x}$ (Out)
w43	X (Tn)	X (In)
W44	X (Out)	X (Out)
W45	X (In)	X (In)
W46	X (In)	X (In)
W47	X (In)	X (In)
W48	X (Out)	X (Out)
W49	X (Out)	X (Out)
W50	X (Out)	X (Out)
W51	X (Out)	X (Out)
W52	X (Out)	X (Out)
W53	X (Out)	X (Out)
W54	In	In
W55	Out	Out
W56	In	ln Out
W5/	Out (Inc)	
W28	X (III)	X (1n) Y (0nt)
W59	X (OUE)	
wou wou	A (111) N/A	
w3-w4 w4-w5	N/A N/A	
w5-w6	N/A	$\mathbf{X}$ (11) $\mathbf{X}$ (01+)
w6-w7	N/A	X (Tn)
w14-w15	X (Tn)	X (Tn)
w14-w16	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
w16-w18	X (In)	X (In)
w23-w24	X (Out)	X (Out)
	\***/	

TABLE A-1: DT3362-16SE/8DI AND DT3362-64SE/32DI JUMPERS

JUMPER	DT3362-16SE/8DI-PGH	DT3362-64SE/32DI-PGH
W1	In	In
W2	Out	Out
W12	X (Out)	X (Out)
WI3	X (In)	X (In)
W21 W22	in To	In
W22		
W25 W26		Vul V (ID)
W27	X (III) X (In)	X (III)
W28	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
W29	In	In
W30	In	In
W31	In	In
W32	Out	Out
W33	In	In
W34	Out	Out
W35	Out	Out
W36	Out	Out
W37	X (In)	X (In)
W38	X (Out)	X (Out)
W39 W40	$\mathbf{X} (Out)$	X (Out)
W40 W41	X (Out)	
W42	$\mathbf{X}$ ( $\mathbf{n}$ )	X (11) X (01t)
W43	X (In)	X (In)
W44	X (Out)	X (Out)
W45	X (In)	X (In)
W46	X (In)	X (In)
W47	X (In)	X (In)
W48	X (Out)	X (Out)
W49	X (Out)	X (Out)
W50	X (Out)	X (Out)
W01 W52	$\mathbf{X}$ (Out)	X (Out)
W52 W53	X (Out)	$\mathbf{X}$ (Out)
w54	In In	
W55	Out	Out
W56	In	In
W57	Out	Out
W58	X (In)	X (In)
W59	X (Out)	X (Out)
W60	X (In)	X (In)
w3-w4	N/A	X (Out)
w4-w5	N/A	X (In)
WD-W0	N/A N/A	X (OUT) X (T=)
WO-W/		$\begin{array}{c} \Lambda (1\Pi) \\ Y (T_{D}) \end{array}$
$w_1 4 - w_1 5$ $w_1 4 - w_1 6$	$\mathbf{X}  (11) \\ \mathbf{X}  (011)$	$\mathbf{X} (\mathbf{O}\mathbf{u}\mathbf{t})$
w16-w18	X (Tn)	X (Jul)
w23 - w24	$\mathbf{X}$ (Out)	X (Out)
105 101		

TABLE A-2: DT3362-16SE/8DI-PGH AND DT3362-64SE/32I-PGH JUMPERS

# DT3362 SERIES JUMPER SUMMARY INTRODUCTION

.

JUMPER	DT3362-F-16SE	DT3362-F-64SE
W1	In	In
W2	Out	Out
W12	X (Out)	X (Out)
W13	X (Out)	X (Out)
W21	In	Tn
W22	Tn	 Tn
W25	Out	Out
w26		X (In)
W27	X (In) X (In)	$\mathbf{X}$ (In)
W28	$\mathbf{X}$ (11) $\mathbf{X}$ (Out)	$\mathbf{X}$ (11) $\mathbf{X}$ (01)
w20		
W20	III To	
W30 W21		
W31		
W32	OUL	J
W33		In
W34	Out	Out
W35	Out	Out
W36	Out	Out
W37	X (In)	X (In)
W38	X (Out)	X (Out)
W39	X (Out)	X (Out)
W40	X (Out)	X (Out)
W41	X (In)	X (In)
W42	X (Out)	X (Out)
W43	X (In)	X (In)
W44	X (Out)	X (Out)
W45	X (In)	X (In)
W46	X (In)	X (In)
W47	X (In)	X (In)
W48	X (Out)	X (Out)
W49	X (Out)	X (Out)
W50	X (Out)	X (Out)
w51	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
w52	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
w53	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
W54	In	
W55	011	011
W55		
W57		
		Out V (Tr)
WDO	X (11)	X (11)
W59 W60		
WOU	X (11)	$\mathbf{X}$ (III) $\mathbf{Y}$ (Out)
w5-w4	N/A	
W4-W5	N/A	X (1n)
w5-w6	N/A	x (Out)
w6-w7	N/A	X (In)
w14-w15	X (In)	X (In)
w14-w16	X (Out)	X (Out)
w16-w18	X (In)	X (In)
w23-w24	X (Out)	X (Out)

TABLE A-3: DT3362-F-16SE AND DT3362-F-64SE JUMPERS

A-4

-

W1 In In	
W2 Out Out	
$\begin{array}{c c} W12 \\ \hline X \\ (Out) \\ \hline X \\ (Out) \\ \hline X \\ (Out) \\ \hline \end{array}$	
W13 X (Out) X (Out)	
W21 In In	
W22 In In	1
W25 Out Out	
W26 X (In) X (In)	
W27 X (In) X (In)	
W28 X (Out) X (Out)	
W29 In In	
W30 In In	
W31 In In	
W32 Out Out	· [
W33 In In	
W34 Out Out	
W35 Out Out	
W36 Out Out	
W37 X (In) X (In)	ļ
W38 X (Out) X (Out)	
W39 X (Out) X (Out)	
W40 X (Out) X (Out)	
W41 X (In) X (In)	
W42 X (Out) X (Out)	
W43 X (In) X (In)	
W44 X (Out) X (Out)	
W45 X (In) X (In)	
W46 X (In) X (In)	
W47 X (In) X (In)	
W48 X (Out) X (Out)	
W49 X (Out) X (Out)	
w50 X (Out) X (Out)	
W51 X (Out) X (Out)	Х
W52 X (Out) X (Out)	
W53 X (Out) X (Out)	
w54 In In	
W55 Out Out	
W56 In In	
W57 Out Out	
W58 X (In) X (In)	
W59 X (Out) X (Out)	
W60 X (In) X (In)	
w3-w4 N/A X (In)	
w4-w5 N/A X (Out)	
w5-w6 N/A X (In)	
w6-w7 N/A X (Out)	
w14-w15 X (Out) X (Out)	
w14-w16 X (In) X (In)	
w16-w18 X (Out) X (Out)	
w23-w24 X (In) X (In)	

TABLE A-4: DT3362-F-8DI AND DT3362-F-32DI JUMPERS

-

# DT3362 SERIES JUMPER SUMMARY INTRODUCTION

.

JUMPER	DT3362-G-16SE	DT3362-G-64SE
W1	In	In
W2	Out	Out
W12	X (Out)	X (Out)
W13	X (Out)	X (Out)
W21	In	In
W22	In	In
W25	Out	Out
W26	X (In)	X (In)
W27	X (In)	X (In)
W28	X (Out)	X (Out)
W29	In	In
W30	In	In
W3L	In	In
W32	Out	
W 3 3	1n Out	
W34	Out	Out
W35	Out	Out
W30	Out	Out
W3/	X (ln)	X (In)
W38	X (Out)	X (OUE)
W39 W40	X (OUT) X (Out)	X (OUL)
W40	X (OUE)	
W41	X (III)	X (1n)
W4Z	X (OUE)	
W43	X (III)	
W 4 4	X (OUE)	
W45	X (IN) X (ID)	
W40		
W4 /		$\mathbf{X}$ (111) $\mathbf{Y}$ (Out)
W40 W40	$\mathbf{X}$ (Out) $\mathbf{X}$ (Out)	X (Out)
W49 W50	$\mathbf{X}$ (Out)	X (Out)
W50 W51	$\mathbf{X} (Out)$	$\mathbf{X}$ (Out)
W52	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
w53	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
w54	In (Out)	In (ouc)
W55	Out	Out
W56	In	In
W57	Out	Out
W58	X (In)	X (In)
W59	X (Out)	X (Out)
W60	X (In)	X (In)
w3-w4	N/A	X (Out)
w4-w5	N/A	X (In)
w5-w6	N/A	X (Out)
w6-w7	N/A	X (In)
w14-w15	X (Out)	X (Out)
w14-w16	X (In)	X (In)
w16-w18	X (Out)	X (Out)
w23-w24	X (In)	X (In)

TABLE A-5: DT3362-G-16SE AND DT3362-G-64SE JUMPERS

A-6

JUMPER	DT3362-G-8DI	DT3362-G-32DI
W1	In	In
W2	Out V (Out)	Out V (Out)
WIZ WIZ	X (Out)	
W13 W21		
W21 W22		
W25	111 Out	
W26		
W27	$\mathbf{X}$ (III) $\mathbf{X}$ (In)	$\mathbf{X}$ (In)
w28	$\mathbf{X}$ ( $\mathbf{\Omega}\mathbf{u}\mathbf{t}$ )	$\mathbf{X}$ (Out)
W29	In	In
W30	In	In
W31	In	In
W32	Out	Out
W33	In	In
W34	Out	Out
W35	Out	Out
W36	Out	Out
W37	X (In)	X (In)
W38	X (Out)	X (Out)
W39	X (Out)	X (Out)
W40	X (Out)	X (Out)
W41	X (In)	X (In)
W42	X (Out)	X (Out)
W43	X (In)	X (In)
W44	X (Out)	X (Out)
W45	X (In)	X (In)
W40	X (III)	
W4/	X (III)	X (11) Y (0) + 1
W40 W40	$\mathbf{X}$ (Out)	X (Out)
W50	$\mathbf{X}$ (Out)	$\mathbf{X} (Out)$
w51	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
w52	X (Out)	X (Out)
w53	X (Out)	X (Out)
w54	In	In
w55	Out	Out
W56	In	In
W57	Out	Out
w58	X (In)	X (In)
W59	X (Out)	X (Out)
W60	X (In)	X (In)
w3-w4	N/A	X (In)
w4-w5	N/A	X (Out)
w5-w6	N/A	X (In)
w6-w7	N/A	X (Out)
w14-w15	X (Out)	X (Out)
W14-W16	X (1n)	$\begin{array}{c} X (1n) \\ Y (2n+1) \end{array}$
WID-WIS	X (OUT)	
W23-W24	X (IN)	X (IN)

TABLE A-6: DT3362-G-8DI AND DT3362-G-32DI JUMPERS

## DT3362 SERIES JUMPER SUMMARY INTRODUCTION

-

JUMPER	DT3362-H-16SE	DT3362-H-64SE
W1	In	In
W2	Out	Out
W12	X (Out)	X (Out)
W13	X (Out)	X (Out)
W21	Out	Out
W22	Out	Out
W25	Out	Out
W26	X (In)	X (In)
W27	X (In)	X (In)
W28	X (Out)	X (Out)
W29	In	In
W30	In	In
W31	In	In
W32	Out	Out
W 3 3	ln Out	in Out
W34	Out	Out
W35	Out	Out
W36	Out	Out
W3/	X (1n)	X (In)
W38	X (Out)	X (Out)
W39	X (Out)	X (Out)
W40	X (Out)	X (Out)
W41	X (ln)	X (1n)
W42	X (Out)	X (Out)
W43	X (In)	X (ln)
W44	X (OUE)	X (OUE)
W45	X (1D)	X (In)
W40	X (III)	X (in)
W47	X (III)	X (1n)
W48	X (Out)	
W49	X (Out)	
	X (Out)	X (Out)
WD1 WED	X (Out) X (Out)	$\mathbf{X}$ (Out) $\mathbf{Y}$ (Out)
W32		$\mathbf{X}$ (Out) $\mathbf{Y}$ (Out)
W 5 5 W 5 A		
W 5 4 W 5 5	01:+	011
m 5 5 W 5 6	In	In
w50 w57	011	011
w58	Y (In)	
w50	$\begin{array}{c} \mathbf{x}  (1\mathbf{u}) \\ \mathbf{x}  (0\mathbf{u}\mathbf{t}) \end{array}$	X (01+)
W60	X (Juc) X (In)	X (Tn)
w3_w4	Ν/Δ	$\mathbf{X}$ (Out)
w4_w5	N/A	X (Jn)
w5-w6	N/A	$\mathbf{X} = (\mathbf{D}\mathbf{u}\mathbf{f})$
w6_w7	N/A	X (Tn)
w14 - w15	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
w14 - w16	X (In)	X (Tn)
w16-w18	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
$w_{23} - w_{24}$	X (In)	X (In)
#2J=#24	** \ _ ** /	

TABLE A-7: DT3362-H-16SE AND DT3362-H-64SE JUMPERS

JUMPER	DT3362-H-8DI	DT3362-H-32DI
W1	In	In
W2	Out	Out
W12	X (Out)	X (Out)
W13	X (Out)	X (Out)
W21 W22	Out	Out
WZZ W2E	Out	Out
W20 W26	Out V (Tp)	
W20 W27		X (III) X (III)
W27 W28	$\mathbf{X}$ (11) $\mathbf{X}$ (0)(t)	X (11)
W20 W29		
W30	In Tn	In
W31	Tn	In
W32	Out	011
W33	In	In
W34	Out	Out
W35	Out	Out
W36	Out	Out
W37	X (In)	X (In)
W38	X (Out)	X (Out)
W39	X (Out)	X (Out)
W40	X (Out)	X (Out)
W41	X (In)	X (In)
W42	X (Out)	X (Out)
W43	X (In)	X (In)
W44	X (Out)	X (Out)
W45	X (In)	X (In)
W46	X (In)	X (In)
W47	X (In)	X (In)
W48	X (Out)	X (Out)
W49	X (Out)	X (Out)
W50	X (Out)	X (Out)
W51	X (Out)	
W52	X (OUT)	
W D D WEA		
W54 W55	111 Out+	
W56	Suc Th	
W57	Out	Out
W58	X (Tn)	X (In)
W59	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
W60	X (In)	X (In)
w3-w4	N/A	X (In)
w4-w5	N/A	X (Out)
w5-w6	N/A	X (In)
w6-w7	N/A	X (Out)
w14-w15	X (Out)	X (Out)
w14-w16	X (In)	X (In)
w16-w18	X (Out)	X (Out)
w23-w24	X (In)	X (In)

TABLE A-8: DT3362-H-8DI AND DT3362-H-32DI JUMPERS

· -

# DT3362 SERIES JUMPER SUMMARY INTRODUCTION

.

JUMPER	DT3362-H-16SE-PGH	DT3362-H-64SE-PGH
W1	In	In
W2	Out	Out
W12	X (Out)	X (Out)
W13	X (Out)	X (Out)
W21	In	In
W22	In	In
W25	Out	Out
W26	X (In)	X (In)
W27	X (ln)	X (In)
W28	X (Out)	
W29		
W3U W31	In	
W21		
W32	JD	
W33	111	
W34 W35	Out	Out
W35 W36	Out	Out
W37	X (Tn)	X (In)
W38	$\mathbf{X}$ (Out)	X (Out)
W39	X (Out)	X (Out)
W40	X (Out)	X (Out)
W41	X (In)	X (In)
W42	X (Out)	X (Out)
W43	X (In)	X (In)
W44	X (Out)	X (Out)
W45	X (In)	X (In)
W46	X (In)	X (In)
W47	X (In)	X (In)
W48	X (Out)	X (Out)
W49	X (Out)	X (Out)
W50	X (Out)	X (Out)
W51	X (Out)	X (Out)
W52	X (Out)	X (Out)
W53		
WD4 WEE	ln Out	
W55 W56		
W 30 M 57		 
W57 W58		
W50 W50	$\mathbf{X}$ (11) $\mathbf{X}$ (Out)	$\mathbf{X}$ (117) $\mathbf{X}$ (Out)
W60	X (UUC) X (Tn)	X (Jn)
w3-w4	N/A	X (Out)
w4-w5	N/A	X (In)
w5-w6	N/A	X (Out)
w6-w7	N/A	X (In)
w14-w15	X (Out)	X (Out)
w14-w16	X (In)	X (In)
w16-w18	X (Out)	X (Out)
w23-w24	X (In)	X (In)

TABLE A-9: DT3362-H-16SE-PGH AND DT3362-H-64SE-PGH JUMPERS

Dir.

JUMPER	DT3362-H-8DI-PGH	DT3362-H-32DI-PGH
JUMPER W1 W2 W12 W13 W22 W25 W26 W27 W28 W29 W30 W31 W32 W33 W34 W35 W36 W37 W38 W35 W36 W37 W38 W39 W40 W41 W42 W43 W44 W45 W44 W45 W44 W45 W46 W47 W48 W49 W50 W51 W52 W53 W55	DT3362-H-8DI-PGH In Out X (Out) X (Out) In In Out X (In) X (In) X (Out) In In Out Out Out Out Out Out Out X (In) X (Out) X (Out) X (Out) X (Out) X (In) X (Out) X	DT3362-H-32DI-PGH In Out X (Out) X (Out) In In Out X (In) X (In) X (In) X (Out) In In Out Out Out Out Out Out Out Out
W47 W48 W49 W50 W51 W52 W53 W54 W55 W56 W57 W58 W59 W60 w3-w4 w4-w5 w5-w6 w6-w7 w14-w15 w14-w15 w14-w16 w16-w18 w23-w24	X (In) X (Out) X (Out) X (Out) X (Out) X (Out) X (Out) X (Out) X (In) X (In) X (In) X (Out) X (In) X (Out) X (In) X (Out) X (In)	X (In) X (Out) X (Out) X (Out) X (Out) X (Out) X (Out) In Out In Out X (In) X (In) X (Out) X (In) X (Out) X (Out)

TABLE A-10: DT3362-H-8DI-PGH AND DT3362-H-32DI-PGH JUMPERS

.

# DT3362 SERIES JUMPER SUMMARY INTRODUCTION

.

JUMPER	DT3377
W1	In
W2	Out
W12	Out
W13	Out
W25	In
W26	Out
W27	Out
W28	Out
W29	In
W30	In
W31	In
W32	In
W33	In
W34	In
W35	In
W36	In
W37	Out
W38	In
W39	X (Out)
W40	X (Out)
W41	X (In)
W42	X (Out)
W43	X (In)
W44	X (Out)
W45	X (In)
W46	X (In)
W47	X (In)
W48	X (Out)
W49	X (Out)
W50	X (Out)
W51	X (Out)
w52	X (Out)
W53	X (Out)
w54	In
W55	Out
W56	In
W57	Out
W58	X (In)
W59	$\mathbf{X}$ (Out)
W60	X (In)
w3-w4	Out
w4-w5	Out
w5-w6	Out
w6-w7	Out
w14 - w15	Out
w14 - w16	In
w16_w18	011t
w23_w24	Out
W23-W24	

TABLE A-11: DT3377 JUMPERS

JUMPER	DT3368-4SE	DT3368-12SE
W1	In	In
W2	Out	Out
W12	X (Out)	X (Out)
W13	X (In)	X (In)
W25	Out	Out
W26	X (In)	X (In)
W27	X (In)	X (In)
W28	X (Out)	X (Out)
W29	ln To	
W3U W31	ln To	in To
W31 W32	In Out	
W32 W32	J	J
W 3 3 W 2 A		
W34 W25	Out	Out
W35 W36	Out	Out
W37	X (In)	
W38	$\mathbf{X}$ (11) $\mathbf{X}$ (01)	$\mathbf{X}$ (11) $\mathbf{X}$ (Out)
W39	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
W40	$\mathbf{X}$ (Out)	$\mathbf{X}$ (Out)
W41	X (In)	X (In)
W42	X (Out)	X (Out)
W43	X (In)	X (In)
W44	X (Out)	X (Out)
W45	X (In)	X (In)
W46	X (In)	X (In)
W47	X (In)	X (In)
W48	X (Out)	X (Out)
W49	X (Out)	X (Out)
W50	X (Out)	X (Out)
W51	X (Out)	X (Out)
W52	X (Out)	X (Out)
W53		
W04		
W55 W56		
W50 W57	111 Out	
W57		
W50	$\mathbf{X} (11)$	$\mathbf{X}$ (11) $\mathbf{X}$ (Out)
W60	X (Uuc) X (In)	X (Jn)
w3-w4	N/A	Out
w4-w5	N/A	In
w5-w6	N/A	Out
w6-w7	N/A	In
w14-w15	Out	Out
w14-w16	Out	Out
w16-w18	In	In
w23-w24	Out	Out

TABLE A-12: DT3368-4SE AND DT3368-12SE JUMPERS

.

#### APPENDIX B

### DATA CODING TABLES

### **B.1** INTRODUCTION

The DT3362 series board's analog to digital (A/D) converter can convert the analog voltage at any one of its input channels into a digital code called an Analog Data Value.

Data Translation analog peripherals use two different digital coding schemes, depending on the type of converter used. 8, 10, and 12-bit converters use offset binary for bipolar voltage ranges and straight binary for unipolar voltage ranges. 16-bit converters, however, use two's complement coding and are limited in hardware to bipolar ranges.

To convert an Analog Data Value into a voltage value, it is necessary to know the number of codes (NOC) used by the A/D or D/A converter, as well as the high (PFS) and the low (MFS) voltage values of the analog range. PFS is plus full scale, which is the highest voltage of a given range (for example, +10V on a  $\pm 10V$  full scale range); MFS is minus full scale, which is the lowest voltage of a given bipolar range (for example, -10V on  $\pm 10V$ ). Zero is the lowest value for unipolar ranges. NOC is determined by raising the number 2 to the power n, where n is the number of bits of resolution in the analog converter. Thus, for an 8-bit converter NOC equals 256; for a 10-bit converter, 1024; for a 12-bit converter, 4096; and for a 16-bit converter, 65536.

#### NOTE

The highest possible positive value is actually one LSB less than PFS. However, PFS is the correct number to use in the equations which follow.

To calculate the input voltage detected by an A/D converter which uses binary or offset binary coding use the equation in Figure B-1. To calculate the input voltage to an A/D converter which uses two's complement binary coding use the equation in Figure B-2.

## DATA CODING TABLES INTRODUCTION

Analog Voltage = 
$$\left[ ADV \times \frac{(PFS - MFS)}{NOC} \right] + (MFS)$$

FIGURE B-1: CALCULATING THE INPUT VOLTAGE TO AN A/D CONVERTER USING BINARY OR OFFSET BINARY CODING



FIGURE B-2: CALCULATING THE INPUT VOLTAGE TO AN A/D CONVERTER USING TWO'S COMPLEMENT CODING

The balance of this section consists of a series of tables indicating Analog Data Values for key points in the input ranges of the DT3362 series boards. The tables list analog voltages in one column and the corresponding binary code in another. For convenience the binary codes are represented as hexadecimal numbers.

% OF FULL SCALE	DIGITAL CODING	GAIN OF 1	ANALOG GAIN OF 2	VOLTAGES GAIN OF 4	GAIN OF 8
+FS - 1 LSB +FS - 2 LSBS +1/2 FS +1 LSB 0 -1 LSB -1/2 FS -FS + 1LSB -FS	0FFF	+9.9951V	+4.9976V	+2.4988V	+1.2494V
	0FFE	+9.9902V	+4.9951V	+2.4976V	+1.2488V
	0C00	+5.0000V	+2.5000V	+1.2500V	+0.6250V
	0801	+4.8828 LV	+2.4414mV	+1.2207mV	+610.35µV
	0800	0.0000V	0.0000V	0.0000V	0.0000V
	07FF	-4.8828mV	-2.4414mV	-1.2207mV	-610.35µV
	0400	-5.0000V	-2.5000V	-1.2500V	-0.6250V
	0001	-9.9951V	-4.9976V	-2.4988V	-1.2494V
	0000	-10.0000V	-5.0000V	-2.5000V	-1.2500V

TABLE B-1: 12-BIT A/D BIPOLAR CODING TABLE (ALL MODELS EXCEPT DT3377)

NOTE:

•

1. The DT3368-4SE and DT3368-12SE operate at gain =1 only.

TABLE	в-2:	12-	-BIT	A/D	UNIPO	LAR	CODING	TABLE	
	(1	ALL	MODE	ELS I	EXCEPT	DT3	3377)		

% OF FULL SCALE	DIGITAL CODING	GAIN OF 1	ANALOG VO GAIN OF 2	OLTAGES GAIN OF 4	GAIN OF 8
+FS - 1 LSB	0FFF	+9.9976V	+4.9988V	+2.4994V	+1.2497V
+FS - 2 LSBS	0FFE	+9.9951V	+4.9976V	+2.4988V	+1.2494V
+3/4 FS	0C00	+7.5000V	+3.7500V	+1.8750V	+0.9375V
+1/2 FS	0800	+5.0000V	+2.5000V	+1.2500V	+0.6250V
+1/4 FS	0400	+2.5000V	+1.2500V	+.62500V	+0.3125V
0 + 1 LSB	0001	+2.4414mV	+1.2207mV	+610.36µV	+305.17μV
0	0000	0.0000V	0.0000V	0.0000V	0.0000V

NOTE:

1. The DT3368-4SE and DT3368-12SE operate at gain =1 only.

## DATA CODING TABLES INTRODUCTION

-

% OF FULL	DIGITAL	ANALOG VOLTAGES
SCALE	CODING	AT GAIN OF 1
+FS - 1 LSB	7FFF	+9.999695V
+FS - 2 LSBS	7FFE	+9.999390V
+1/2 FS	4000	+5.000000V
+1 LSB	0001	+305.1758µV
0	0000	0.000000V
-1 LSB	FFFF	-305.1758µV
-1/2 FS	C000	-5.000000V
-FS + 1 LSB	8001	-9.999695V
-FS	8000	-10.00000V

TABLE B-3: 16-BIT A/D BIPOLAR CODING (DT3377)

### APPENDIX C

### TROUBLESHOOTING

## C.1 TROUBLESHOOTING

This appendix provides some easy troubleshooting tips which you can use when your board ceases to operate. Go through the following checklist before calling Data Translation for assistance:

- 1. Make sure the DT3362 series board is in the factory-shipped configuration.
- 2. Make sure that the device address and the interrupt vector address are set properly on the board.
- 3. Check the +5 volt power supply. It must be between +4.75 and +5.25 volts.
- Ensure that all board jumpers affecting the A/D range are in the proper locations.
- 5. Ensure that all cables are connected properly.
- Ensure that no components are making contact to an adjacent board.
- 7. Make sure all unused channels are referenced to Analog Ground.

C-1

### C.1.1 SYMPTOMS AND SOLUTIONS

### C.1.1.1 No Board Response

- 1. Check the steps listed under Troubleshooting Guide.
- 2. Clean board connector fingers with a soft pencil eraser.

## C.1.1.2 Digital Output Code In Plus Or Minus Full Scale Stops

- 1. Check for floating inputs as discussed in Section 4.6.3.
- 2. Make sure that the input is not greater than the range that the A/D is set for.
- 3. Make sure that none of the other inputs is above the plus and minus power supplies (±15 volts).

## C.1.1.3 First Reading On A Channel Is Incorrect

- 1. Settling time problems due to source impedance over 1 kilohm.
- 2. Input settling time is budgeted from one linear region to another. If the sample and hold is saturated due to overvoltage on an open channel, the first reading on a valid channel will be in error.

## C.1.1.4 Zero Or Full Scale Will Not Calibrate

The total adjustment range of the Zero and Full Scale potentiometers is approximately 50 LSB's. If Zero or Full Scale cannot be calibrated, consult Data Translation.

## C.2 RMA NUMBER

If factory service is necessary, the Customer Service department at Data Translation, Inc. should be called [(617) 481-3700] for a Return Material Authorization (RMA) Number. All return shipments to Data Translation, Inc. must be marked with RMA numbers. The defective board should be packed in the original shipping materials, if available and in good condition. The board must be wrapped in an electrically conductive plastic, and it should be handled with ground protection. A static electric discharge can destroy components on the board. Data Translation Customer Service Department can be reached by any of the of the means listed below.

> Customer Service Department Data Translation, Inc. 100 Locke Drive Marlboro, MA 01752-1192 Tel: (617) 481-3700 Telex: 951646 (DATATRANS MARO) Easylink 62825999

## APPENDIX D

## LISTING OF DT3362 SERIES DIAGNOSTICS

This appendix contains the listing of the DT3362 series diagnostics.

T3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 ABLE OF CONTENTS

2-7 General Information 3-42 List of changes in program 4-65 List of program macros Test Parameter Block (TPB) 5-86 8-138 Initialization 9-204 Display Parameters 10-221 A/D section initialization routines 252 11-Error reporters 12-303 Model testing information 13-323 Logic Tests 324 13-Test 1: BRPLY from all registers 14-375 Test 2: Bit test of CSR 15-409 Test 3: Bit test of CFPR Test 4: Bit test of DMACSR 18-507 19-Test 5: Bit test of DMAWCR 541 20-574 Test 6: Bit test of DMAADR 21- 606 Test 7: Check A/D START bit 22- 647 Test 10: BINITL action 23- 690 Test 11: Byte operation of ADCSR 25- 746 Test 12: Test of mux/gain memory 27- 810 Test 13: Bit test of mux/gain memory 30- 906 Test 14: A/D START bit triggering 32- 987 Test 15: Error bit operation Test 16: A/D DONE interrupt 35- 1109 37- 1166 Test 17: DMA logic 41- 1291 Test 20: DMA burst and semi-burst test 44- 1422 Test 21: DMA data transfer 47- 1541 Test 22: end of logic tests 48- 1555 test 23: Check DMA timeout bit operation 50- 1652 Calibration initialization 54- 1828 Test 24: A/D Calibration 55- 1861 Test 25: A/D data display under DMA 57- 1916 Test 26: A/D input channel scan 58- 1953 Test 27: A/D input gain/channel scan 60- 2011 Test 30: A/D timing test under DMA 62- 2076 Test 31: A/D DMA programmable channel scan 65- 2169 Test 32: A/D DMA gain channel scan 68- 2262 Test 33: A/D DMA timing check 69- 2304 Test 34: User specified A/D DMA

```
TITLE DT3362 TST-11 MODULE
 1
                                          IDENT /V01.02/
 2
                                          .PSECT DT3362
 з
   000000
                                          ENABL LC
 4
                   . NLIST BIN
 5
 6
           ÷
                   .SBTTL General Information
 7
 8
           ÷
           ; Copyright (C) 1981, 1982. Data Translation Incorporated.
 9
           ; All rights reserved. No part of this program or publication
10
           , may be reproduced without the prior written permission of
11
           ; Data Translation Incorporated, 100 Locke Drive, Marlboro,
12
           ; Massachusetts 01752.
13
14
15
           ; The information in this document is subject to change
16
           ; without notice and should not be construed as a commitment
17
           ; by Data Translation Incorporated. Data Translation
18
           ; Incorporated assumes no responsibility for any errors that
19
20
           ; may appear in this document.
21
22
23
           ; Data Translation cannot assume any responsibility for the
24
           ; use of any portion of this software for other than its
25
           ; intended diagnostic purpose in calibrating and testing Data
           ; Translation manufactured analog and digital interface
26
27
           ; boards.
28
           4
29
           ; SP no. SP-0044
30
           ; Version 01-02
31
32
          ; Phillip Martinez 30-Jul-81
33
           ; Phillip Martinez 16-Oct-81
34
           ; Phillip Martinez 15-Apr-82
35
36
          ; This test routine works to test the Data Translation
37
          ; DT 3362 A/D interface board.
38
          4
39
          ;
40
          i
```

DT3362	TST-11 MODULE	MACRO M1113 03-NOV-82 11:22 PAGE 3
LIST OF	CHANGES IN PROG	RAM
42		SATTL list of changes in program
43		. Borre Erre of Energes in program
43		
45	,	The differences between VO1-O2 and VO1-O1 are:
45		THE UTHERBICES DEVWEEN VVI OF BUU VII VI BIE.
40	• •	1) A meens was added to clean the down hit
40	•	IT. A MALIU WAS AUDED ID LIEAF INE DONE BIL
		2) Ennon hit checking for the sizeling was added
50	·	ar. Error bit checking for the pipeline was added.
51	,	
57	<u>,</u>	The differences between U01-01 and U01-00 are:
50	•	ine differences between voimoi and voimou are.
53	•	A. The self Admine lass the shared from a sulfiture to
54	;	1). The self timing loop was changed from a multiply by
55	•	B to a multiply by 32.
56	;	
5/	;	<b>_</b>
58	i	This test diagnostic was released at
59	è	revision VO1-OO
60	i	
61	i	
62	i	
63		LIST BIN
## DT3362 TST-11 MODULE MACRO M1113 03-NOV-B2 11:22 PAGE 4 LIST OF PROGRAM MACROS

65		.SBTTL List of p	rogram macros						
66	j . The	Callowing defines a	1) of the marros that are resident						
67	) ine	Following derines a	n one macros ones are residents						
68	; exc	lusivly in this progr	rdm.						
69	i								
70	j								
71	; This macro clears the done bit on the board by reading								
72	; the data out of the pipeline until the pipeline is empty. ; Assumed is that R1 points to the base address of the board								
73									
74	; at	the time the macro	is called.						
75	;								
76		. MACRO DCLEAR A	B						
77		BR B	<pre>; branch to check if done present</pre>						
79	Α:	TST 2(R1)	; read data to clear done						
70	<b>B</b> :	TSTB (R1)	; check for done bit						
90		BMI A	; loop to read data						
80		ENDM DCLEAR	· · · · · · · · · · · · · · · · · · ·						
81		ERDIT DOLL IN							
82	•								
83	j.								
84	,								

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 5 TEST PARAMETER BLOCK (TPB)

86		SBTTL	Test P	ara	meter Block (TPB)
87 88	; ; Test-	-11 Declar	ation		
89	;				
90		MCALL	TST11		
91 000000		TST11			
	LIST	ME			
	i				
	; EQUAT	ED SYMBOL	.5		
	i				
	j	TERMINAL	. I/O P	PARA	METERS
	;				
177560	RCSR	=177560		i	RECEIVER STATUS REGISTER
177562	RBUF	=177562		3	RECEIVER DATA BUFFER
177564	XCSR	=177564		;	TRANSMITTER STATUS REGISTER
177566	XBUF	=177566		i	TRANSMITTER DATA BUFFER
	3				
	1	SPECIAL	ASCII	CHA	RACTERS
	3	-			
600003	CIRLC	=3		į	CUNTRUL-C
000012		=12		;	
000014	FF	=14		į	FURM FEED
000015	CR	=15		į	CARRIAGE RETURN
000040	SPACE	=40		ì	SPACE CODE
000011	CTRLI	=11		į	CUNTROL-I (TAB)
000177	DEL	=177		i	DELETE CODE
	3				
	,				
000340	J PRIUR	114 / P5W	•		
000340	FR7	340			
	,		ie		
	, DII D	CFINITION	10		
100000	, BIT15	=100000			
040000	RITIA	=100000			
020000	BITIS	= 20000			
010000	BIT12	=10000			
004000	BITII	=10000			
002000	BITIO	= 2000			
001000	BITO	=1000			
000400	BITE	=400			
000200	BIT7	=200			
000100	BITA	=100			
000040	BITS	=40			
000020	BIT4	=20			
000010	BITS	=10			
000004	BIT2	=4			
000002	BIT1	=2			
000001	BITO	=1			

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 6 TEST PARAMETER BLOCK (TPB)

92 93 94

	; TST-1	1 PARAME	TER STORAGE	
	j			
000514	; ODTACC ERRCNT	=514 =526	; DDT ACCUMULAT ; # DF ERRORS	for a second
000328	2,			
	; PARAMI	ETER STO	RAGE FOR CODE MO	DULES
000540	SWR	=540	; SWITCH REGIST	TER
000542	BASE	=542	; BASE ADDRESS	
000544	VECTOR	=544	; VECTOR ADDRES	55
000546	DELAY	=546	; DELAY COUNT	
	i i			
000560	TFLAG	=560 . GLOBL	DMABUF	; flag word for tests ; DMA data buffer

-

'EST PARAMETER BLOCK (TPB) 96 ; 97 ; Test Parameter Block 98 : NLIST BIN 99 100 . 101 000000 TPB: . WORD PARAM ; address of parameter ; print-out routine 102 103 000002 . BYTE 377 ; reserved ; # of tests 104 000003 BYTE 34 105 i 106 ; Test Address Table for use by TST-11 107 í 108 000004 . WORD TEST1, PR7 109 000010 . WORD TEST2, PR7 110 000014 . WORD TEST3, PR7 111 000020 . WORD TEST4, PR7 112 000024 . WORD TEST5, PR7 113 000030 . WORD TEST6, PR7 114 000034 . WORD TEST7, PR7 115 000040 . WORD TEST10, PR7 116 000044 . WORD TEST11, PR7 117 000050 . WORD TEST12, PR7 . WORD 118 000054 TEST13, PR7 119 000060 . WORD TEST14, PR7 120 000064 . WORD TEST15, PR7 121 000070 . WORD TEST16, PR7 122 000074 . WORD TEST17, PR7 123 000100 . WORD TEST20, PR7 124 000104 . WORD TEST21, PR7 125 000110 . WORD TEST22, PR7 126 000114 WORD TEST23, PR7 127 000120 . WORD TEST24,0 128 000124 . WORD TEST25, 0 129 000130 . WORD **TEST26, 0** 130 000134 . WORD TEST27,0 131 000140 . WORD TEST30, 0 132 000144 WORD TEST31,0 . WORD 133 000150 TEST32, 0 134 000154 . WORD TEST33, 0 135 000160 . WORD TEST34,0

13362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 7

136

LIST BIN

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 8 INITIALIZATION

138						SBTTL	Initialization	
1.39					;			
140					;			
141 00	0164	012737	00000	000540	INIT:	MOV	#0, @#SWR	; preset SWR
142 00	01172	012/0/				PRINT	<# of A/D input	channels (in octal): >
147 00	0242					GETOCT	•	; get octal input
144 00	0244	103421				BCS	3\$	; CR - continue
145 00	0246	100			15:	CRLF		; Ask again
146 00	0250					PRINTC	<must be="" between<="" td=""><td>n 1 and 100 &gt;</td></must>	n 1 and 100 >
147 00	0706	000726				BR	INIT	
149 00	0000	000,20			;	2		
149 00	00310	113700	000514		3\$:	MOVB	@#ODTACC, RO	; get the input value
150 00	00314	105700				TSTB	RO	; zero value?
151 00	0316	001753				BEQ	1\$	; no - skip
152 00	0320	122700	000100			CMPB	#100, R0	; check for out of limits
153 00	0324	103750				BCS	1\$	j error
154		100,00						
155 00	0326	000300			•	SWAB	RO	; put channel in high bute
156 00	0330	042700	100377			BIC	#100377, R0	adjust 4 bits
157 00	0334	010037	000540			MOV	RO. @#SWR	; preset SWR
158 00	0340	01000/	000010			RELMOV	#PG, R1	i queru user
	0340	010701				MOV	PC. R1	MOVE PC TO RI
00	0342	062701	000164			ADD	#PG , R1	ADD IN RUN-TIME OFFSET
159 00	0346	004767	000032			CALL	QUERY	
160 00	03.52	103403	000002			BCS	5\$	i tunæd "N"
161 00	10354	152737	000200	000540		RISB	#200. ##SWR	; set PG hit
162 00	10363	012737	170400	000542	54.	MOV	#170400. @#BASE	; sat default address
162 00	0302	012737	000400	000544		MOV	#400. @#VECTOR	; set default vector
144 00	10376	005037	000546	000044		CLR	PHDELAY	: preset delay to may
145 00	10402	0000007	000040			RETURN	CHOLENN	: all done
165 00		000207						, err cone
160					,			
149					, Soft	ware swit	ch register hit	reservations
140					:			
170					:			
171					, ; hits	11-8	# of A/D chappe	1
177					; bit '	7.	PG ontion insta	19 11ad
172					: hit-	0-6.	not used	
174						ν-ο.	NUV USEU	
1/4					,			

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 9 INITIALIZATION

. .....

1/0				;			
177	000404			QUERY:	PUSH	R1	; save pointer
178	000406				PRINTS		; print prompt
179	000410				PRINT	< (Y or N)? >	
180	000426				TTYIN		
181	000430	122700	000131		CMPB	# 'Y, RO	; a "Y"?
182	000434	001427			BEQ	3\$	
183	000436	122700	000116		CMPB	# 'N, RO	; a "N"?
184	000442	001422			BEQ	1\$	i yes
185	000444				CRLF		-
186	000446				PRINTC	<see for<="" manual="" td=""><td>assistance.&gt;</td></see>	assistance.>
187	000504				POP	R1	; restore pointer
198	000506	000736			BR	GUERY	• • • • • • • • • • • • • • • • • • • •
189				;			
190	000510	000261		1\$:	SEC		; set carru flao
191	000512	000401			BR	5\$	
192	000514	000241		3\$:	CLC		; clear carry flao
193	000516			5\$:	TTYOUT		; echo character
194	000520				CRLF		
195	000522				POP	R1	; restore R1
196	000524	000207			RETURN		
197				i			
198			. NLIST	BIN			
199	000526	PG:	ASCIZ	"Is PG option i	nstalled	**	
200	000555	PDTA:	ASCIZ	"Print the data			
201			. EVEN				
201 202			. EVEN		LIST	BIN	
201 202 203			. EVEN	į	LIST	BIN	
201 202 203 204			. EVEN	i	. LIST . SBTTL	BIN Displau P <b>aramet</b>	PT 5
201 202 203 204 205			. EVEN	i	. LIST . SBTTL	BIN Display Paramet	PF 5
201 202 203 204 205 205			. EVEN	; ; ;	.LIST .SBTTL This ro	BIN Display Paramet utine displaus t	ers ne current setting
201 202 203 204 205 206 207			. EVEN	; ; ;	.LIST .SBTTL This ro of 'BAS	BIN Display Paramet utine displays t E' and 'VECTOR' (	ers ne current setting on the sustem console
201 202 203 204 205 206 207 208			. EVEN	; ; ; ;	.LIST .SBTTL This ro of 'BAS termina	BIN Display Paramet utine displays t E' and 'VECTOR' ( 1.	ers ne current settiny on the system console
201 202 203 204 205 206 207 208 209			. EVEN	; ; ; ; ;	.LIST .SBTTL This ro of 'BAS termina	BIN Display Paramet utine displays t E' and 'VECTOR' ( 1.	ers ne current settiny on the system console
201 202 203 204 205 206 207 208 207 208 209 210	000574		. EVEN	; ; ; ; ; ; ; ; ; ; ;	.LIST .SBTTL This ro of 'BASI termina PRINT	BIN Display Paramete utine displays t E' and 'VECTOR' o 1. < Base address	ers ne current setting on the system console = >
201 202 203 204 205 206 207 208 209 210 211	000574 000620	013700	. EVEN	; ; ; ; PARAM:	.LIST .SBTTL This ro- of 'BAS termina PRINT MOV	BIN Display Paramete utine displays t E' and 'VECTOR' o 1. < Base address @#BASE.RO	ers ne current setting on the system console = ) : get base address
201 202 203 204 205 206 207 208 209 210 211 212	000574 000620 000624	013700	. EVEN	; ; ; ; PARAM:	. LIST . SBTTL This rot of 'BAS termina PRINT MOV DCT16	BIN Display Parametr utine displays t E' and 'VECTOR' o 1. < Base address @#BASE,RO	ers ne current setting on the system console = ) ; get base address ; disolau
201 202 203 204 205 206 207 208 209 210 211 212 213	000574 000620 000624 000626	013700	. EVEN	; ; ; ; PARAM:	.LIST .SBTTL This rou of 'BAS termina PRINT MOV DCT16 CRLF	BIN Display Parametr utine displays t E' and 'VECTOR' o 1. < Base address @#BASE,RO	ers on current setting on the system console = > ; get base address ; display
201 202 203 204 205 206 207 208 207 208 209 210 211 212 213 214	000574 000620 000624 000626 000636	013700	. EVEN	; ; ; ; PARAM:	. LIST . SBTTL This ro of 'BAS termina PRINT MOV OCT16 CRLF PRINT	BIN Display Paramete utine displays to E' and 'VECTOR' o 1. < Base address @#BASE,RO <vector address<="" td=""><td>ers ne current setting on the system console = &gt; ; get base address ; display = &gt;</td></vector>	ers ne current setting on the system console = > ; get base address ; display = >
201 202 203 204 205 206 207 208 207 208 209 210 211 212 213 214 215	000574 000620 000624 000626 000630 000654	013700	. EVEN 000542 000544	; ; ; ; PARAM:	. LIST . SBTTL This ro of 'BAS termina PRINT MOV OCT16 CRLF PRINT MOV	BIN Display Paramete utine displays ti E' and 'VECTOR' o 1. < Base address @#BASE,RO <vector address<br="">@#VECTOR.RO</vector>	ers ne current setting on the system console = > ; get base address ; display = > ; get vector address
201 202 203 204 205 206 207 208 207 210 211 212 213 214 215 216	000574 000620 000624 000626 000630 000654 000666	013700	000542	; ; ; ; PARAM:	. LIST . SBTTL This ro of 'BAS termina PRINT MOV OCT16 CRLF PRINT MOV OCT16	BIN Display Paramete utine displays to E' and 'VECTOR' o 1. < Base address @#BASE, RO <vector address<br="">@#VECTOR, RO</vector>	ers ne current setting on the system console = > ; get base address ; display = > ; get vector address ; displau
201 202 203 204 205 206 207 208 207 210 211 212 213 214 215 216 217	000574 000620 000624 000626 000630 000654 000660 000662	013700 013700	000542	; ; ; ; PARAM:	. LIST . SBTTL This ro of 'BAS termina PRINT MOV OCT16 CRLF MOV OCT16 CRLF	BIN Display Paramete utine displays t E' and 'VECTOR' ( 1. < Base address @#BASE,RO <vector address<br="">@#VECTOR,RO</vector>	ers ne current setting on the system console = > ; get base address ; display = > ; get vector address ; display
201 202 203 204 205 206 207 208 207 210 211 212 213 214 215 214 215 217 218	000574 000620 000624 000626 000630 000654 000660 000662 000662	013700 013700 000207	000542	; ; ; ; ; PARAM:	. LIST . SBTTL This ro of 'BAS termina PRINT MOV OCT16 CRLF PRINT MOV OCT16 CRLF RETURN	BIN Display Paramete utine displays t E' and 'VECTOR' o 1. < Base address @#BASE,RO <vector address<br="">@#VECTOR,RO</vector>	ers ne current setting on the system console = > ; get base address ; display = > ; get vector address ; display ; all done

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 10 A/D SECTION INITIALIZATION ROUTINES

221						SBTTL	A/D section	initialization routines
222					i			
223					i			
224	000666	112761	000003	000001	PTRINT:	MOVB	#3,1(R1)	; program CFPR chip
225	000674	112761	000002	000005		MOVB	#2,5(R1)	# write chip initialization
226	000702	000207				RETURN		; return
227					ì			
228					i			
229	000704	005011			LSETUP:	CLR	(R1)	i clear ADCSR
230	000706	005061	000006			CLR	6(R1)	; clear DMACSR
231	000712	004767	177750			CALL	PTRINT	; init. pointer chip
232	000716	112761	000053	000001		MOVB	#53,1(R1)	; command to write first cha
						March 185	NO E/043	

231 000/14	009/8/	1///00					•	
232 000716	112761	000053	000001		MOVB	#53,1(R1)	i	command to write first channel
233 000724	112761	000000	000005		MOVB	#0,5(R1)	3	fimst channel
234 000732	112761	000063	000001		MOVB	#63,1(R1)	;	command to write last channel
235 000740	112761	000000	000005		MOVB	#0,5(R1)	3	last channel
236 000746	112761	000005	000001		MOVB	#5,1(R1)	,	command to write channel address
237 000754	112761	000000	000004		MOVB	#0,4(R1)	;	write it
238 000762	112761	000043	000001	MXRST:	MOVB	#43,1(R1)	,	reset pointer
239 000770	112761	000000	000005		MOVB	#0,5(R1)	;	write strobe
240 000776	112761	000006	000001	MUXLD:	MOVB	#6,1(R1)	;	command to load mux's
241 001004	112761	000000	000004		MOVB	#0,4(R1)	;	strobe
242 001012	112761	000000	000001		MOVB	#0,1(R1)	;	do it
243 001020	000207				RETURN		,	return to test program
244				3				
245 001022	112761	000053	000001	PTRRST:	MOVB	#53,1(R1)	;	write pointer write command
246 001030	112761	000000	000005		MOVB	#0,5(R1)	i	program starting address
247 001036	112761	000063	000001		MOVB	#63,1(R1)	1	write pointer write command
248 001044	112761	000377	000005		MOVB	#377,5(R1)	;	program end pointer
249 001052	000207				RETURN			return
250				1			-	
				-				

DT3362	TST-11	MODULE	MACRO M1113 03	-NOV-82	11:22 P	AGE 11		
252					. SBTTL	Error rep	orters	
253				j.				
254				<b>i</b>				
255				; This	routine	provides e	TTOT TE	porting for bus
256				; time-	out erro	rs (no BRP	LY from	interface).
257				i				
258	001054			NORPLY	PRINT	<no brply<="" td=""><td>when a</td><td>cessing location &gt;</td></no>	when a	cessing location >
259	001120	010100			MOV	R1, R0		
260	001122				OCT16		i	display address
261	001124				CRLF			
262	001126	000207			RETURN		i	done
263				3				
264				j				
265				; This	routine	provides e	rror rej	porting for register
266				<pre>&gt; bit e</pre>	rrors (o	ne or more	incorre	ect bits in a register).
267				;				•
268	001130			REG:	PRINTC	<register< td=""><td>Error&gt;</td><td></td></register<>	Error>	
269	001152				PRINT	<address:< td=""><td>&gt;</td><td></td></address:<>	>	
270	001166				PUSH	RO	i	save RO
271	001170	010100			MOV	R1, R0	i	get address
272	001172				OCT16			
273	001174				CRLF			
274	001176				PRINT	<expected< td=""><td>:&gt;</td><td></td></expected<>	:>	
275	001212	010200			MOV	R2, R0	i	get expected value
276	001214				OCT16		i	display
277	001216				CRLF			
278	001220				PRINT	<found:< td=""><td>&gt;</td><td></td></found:<>	>	
279	001234	011600			MOV	(SP), RO	i	get bad bits
280	001236	074200			XOR	R2, R0	i	generate value
281	001240				OCT16		i	display
282	001242				CRLF		;	space
283	001244				PRINT	<bits:< td=""><td>&gt; i</td><td></td></bits:<>	> i	
284	001260				POP	RO	i	get error bits
285	001262				OCT16		i	display
286	001264				CRLF		1	formatting
287	001266	000207			RETURN		i	done
288				3				
289				) This	routine (	provid <mark>es e</mark>	rror re	porting for the DMA
290				; deta	transfer	check tes	t. The 🛙	location in memory
291				; where	bad data	a was foun	d is rep	ported.
292				i				
293				\$				
294	001270			DMAERR:	PRINTC	<dma data<="" td=""><td>transf</td><td>error&gt;</td></dma>	transf	error>
295	001322				PRINT	<bad data<="" td=""><td>at loca</td><td>ation &gt;</td></bad>	at loca	ation >
296	001352	010300			MOV	R3, RO	i	get address
297	001354	162700	000002		SVB	#2, RO	i	modify
298	001360				OCT16		i	display
299	001352				CRLF			· •
300	001364	000207			RETURN			
301				i				

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 12 MODEL TESTING INFORMATION

303	.SBTTL Model testing information
304	NLIST BIN
305	;
306	; This code module contains the routines necessary
307	; to test the following DTI interface models:
308	j
309	i i i i i i i i i i i i i i i i i i i
310	j
311	i de la constante de
312	; DT3362 A/D converter board
313	i
314	13362 == INIT
315	T3362 <b>≖≖TPB</b>
316	;
317	;
318	j
319	;
320	;
321	LIST BIN

DT3362 TST-11	MODULE	MACRO M1113	03-NUV-82	11:22 F	PAGE 13	
					· · <b>-</b>	
323				. SUITL.	Logic lests	
324				. SBITL	Test 1: BRPI	LY from all registers
325						· · ·
326			; This	test ver	rifies that the	e interface system responds
327			; with	a bus re	eply signal du	ring a bus bus read and a
328			; buss	write cy	jcle. All regis	sters available on the
329			; board	l are che	ecked.	
330			i			
331			i			
332 001366	010602		TEST1:	MOV	SP,R2	; save SP
<b>3</b> 33 001370				RELMOV	- #3\$, RO	; set up trap to 4
001370	010700			MOV	PC, RO	; MOVE PC TO RO
001372	062700	000114		ADD	#3\$ / RO	ADD IN RUN-TIME OFFSET
334 001376	010037	000004		MOV	RO,@#4	3
335 001402	013701	000542	1\$:	MOV	@#BASE,R1	; get address
336 001406	012704	000000		MOV	#Q,R4	; zero røgister
337 001412				SCOPE		; declare loop point
338 001414	011100			MOV	(R1), RO	; read from board
339 001416	010411			MOV	R4, (R1)	; write to the board
340 001420	062701	000002		ADD	#2,R1	; next register
341 001424				SCOPE		; declare loop point
342 001426	011100			MOV	(R1), RO	; read from board
343 001430	010411			MOV	R4,(R1)	; write to the board
344 001432	062701	000002		ADD	#2,R1	; next register
345 001436				SCOPE		; declare loop point
346 001440	011100			MOV	(R1),RO	; read from board
347 0014 <b>42</b>	010411			MOV	R4, (R1)	<pre>&gt; write to the board</pre>
348 001444	062701	00002		ADD	#2,R1	; next register
349 001450				SCOPE		; declare loop point
350 001452	011100			MOV	(R1),RO	) read from board
351 001454	010411			MOV	R4,(R1)	; write to the board
352 001456	062701	000002		ADD	#2,R1	; next register
353 001462				SCOPE		; declare loop point
354 001464	011100			MOV	(R1),RO	; read from board
355 001466	010411			MOV	R4, (R1)	; write to the board
356 001470	062701	000002		ADD	#2,R1	; next register
357 001474				SCOPE		; declare loop point
358 001476	011100			MOV	(R1),RO	; read from board
359 001500	010411			MOV	R4, (R1)	; write to the board
360 001502				SCOPE		; declare loop point
361 001504				EXIT		; leave
362			j i			
363			; ****	*******	******	*****
364			i			
365			1	Error (	Code 1 - Bus ti	imeout
366			i			
367			; *****	*******	*****	*****
368			3			
369 001506	011603		3\$:	MOV	(SP), R3	; get offending PC
370 001 <b>510</b>	010206			MOV	R2, SP	; restore stack
371 001512				ERROR	1, NORPLY	; report error
372 001516	000113			JMP	(R3)	; continue test
373			i			

DT3362 TEST 2:	TST-11 BIT TES	MODULE T OF CSR	MACRO M1113	03-NOV-82	11:22	PAGE 14		
375					SBITL	Test 2: Bit t	est	of CSR
376				I				
377				; This	test ch	ecks all legal	comb	inations of bits
378				; in th	e CSR ((	Control and Sta	tus	register).
379				; Bits	not che	cked are ERROR,	DONE	
380				;				
381	001520	013701	000542	TEST2:	MOV	@#BASE, R1	ï	get base address
382	001524	005004			CLR	R4	;	init test reg.
383	001526	012703	100000		MOV	#32768. / R3	;	set # of states
384	001532				SCOPE		;	declare loop point
385	001534	010402		1\$:	MOV	R4, R2	;	preload register data
386	001 536	042702	100261		BIC	#100261,R2	i	clear all unused bits
387	001542	010211			MOV	R2, (R1)	;	set bits
388	001544	011100			MOV	(R1), RO	;	get bits
389	001546	042700	100261		BIC	#100261, RO	i	mask out floating bits
390	001552	074200			XOR	R2, R0	,	test bits
391	001554	001402			BEQ	3\$	;	no error - skip
392				j				•
393				; *****	******	*****	****	*****
394				3				
395				3	Error (	Code O2 - bit e	TTOT	RSW
396				1				
397				; *****	******	****	****	****
398				<b>3</b>				
399	001556				ERROR	2, REG	;	report error
400				3				
401	001562			3\$:	SCOPE		;	loop point
402	001564	062704	000002		ADD	#2, R4	;	next state
403	001570	077317			SOB	R3,1\$	i	loop until done
404				1				
405	001572			5\$:	EXIT		ï	leave
406				3				
407				1				

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 15 TEST 3: BIT TEST OF CFPR

409					. SOTTL	Test 3: Bit	test of CFPR
410				3			
411				/ This	test ch	ecks all legal	combinations of bits
412				; in tł	he CFPR	( Channel File	Program Register ).
413				;			
414				3			
415 00157	4 013701	000542		TEST3:	MOV	@#BASE,R1	; get base address
416 00160	0 004767	177062			CALL	PTRINT	; initialize pointer chip
417 00160	4 005002				CLR	R2	; init test reg.
418 00160	6 012703	000401			MOV	#401,R3	; set # of states
419 00161	2				SCOPE		; declare loop point
420 00161	4 042702	177400		1#:	BIC	#177400, R2	<pre>; clear unused bits</pre>
421 00162	0 112761	000053	000001		MOVB	#53,1(R1)	; write pointer write command
422 00162	6 110261	000005			MOVB	R2,5(R1)	; program bits
423 00163	2 112761	000032	000001		MOVB	#32,1(R1)	; prepare to read data
424 00164	0 116100	000005			MOVB	5(R1),R0	; read the data
425 00164	4 042700	177400			BIC	#177400, RO	; clear unused bits
426 00165	0 074200				XOR	R2, R0	) test bits
427 00165	2 001402				BEQ	3\$	; no error - skip
428				3			
429				; *****	*****	*****	****
430				j			
431				;	Error (	Code O3 - bit (	error, CFPR high bute
432				<b>j</b> .		start	ing address pointer
433				;			
434				; ****	******	****	*****
435				j.			
436 00165	4				ERROR	3, RE0	; report error
437				;			,
438 00166	0			3\$:	SCOPE		; loop point
439 00166	2 005202				INC	R2	; next state
440 00166	4 077325				SOB	R3,1\$	; loop until done
441				;			· · · · · · · · · · · · · · · · · · ·
442				;			

. ......

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 16 TEST 3: BIT TEST OF CFPR

- 4	44				<b>i</b>				
4	45				i				
4	46 001666	005002				CLR	R2	i	init test reg.
4	47 001670	012703	000401			MOV	#401, R3	3	set # of states
4	48 001674					SCOPE		;	declare loop point
4	49 001676	042702	177400		5\$:	BIC	#177400, R2	;	clear unused bits
4	50 001702	112761	000063	000001		MOVB	#63,1(R1)	; (	write pointer write command
4	51 001710	110261	000005			MOVB	R2,5(R1)	;	program bits
4	52 001714	112761	000022	000001		MOVB	#22,1(R1)	i	prepare to read data
4	53 001722	116100	000005			MOVB	5(R1),R0	<b>,</b> .	read the data
4	54 001726	042700	177400			BIC	#177400, RO	; (	clear unused bits
4	55 001732	074200				XOR	R2, R0	;	test bits
4	56 001734	001402				BEQ	7\$	; ;	no error — skip
4	57				3				•
4	58				<b>; ***</b>	******	*****	*****	******
4	59				;				
4	60				1	Error (	Code O4 - bit (	error,	CFPR high bute
4	61				3		final	addre	ss pointer
4	62				;				
4	63				; ***	*****	******	*****	********
4	64				;				
4	65 001736					ERROR	4, REQ	1 1	report error
4	66				;				• • • • • • •
4	67 001742				7\$:	SCOPE		;	loop point
4	68 001744	005202				INC	R2	; 1	next state
4	69 001746	077325				SOB	R3, 5\$	;	loop until done
4	70				i			•	
4	71				;				

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 17 TEST 3: BIT TEST OF CFPR

473				i				
474				j.				
475 001750	112761	000053	000001		MOVB	#53,1(R1)	i	program start address
476 001756	112761	000000	000005		MOVB	#O,5(R1)	i	do it
477 001764	112761	000063	000001		MOVB	#63,1(R1)	;	program end address
478 001772	112761	000000	000005		MOVB	#0,5(R1)		do it
479 002000	005002				CLR	R2	;	init test reg.
480 002002	012703	000401			MOV	#401, R3	;	set # of states
481 002006					SCOPE		3	declare loop point
482 002010	042702	177400		<b>9</b> \$:	BIC	#177400,R2	;	clear unused bits
483 002014	112761	000005	000001		MOVB	#5,1(R1)	;	write pointer write command
484 002022	110261	000004			MOVB	R2,4(R1)	į	program bits
485 002026	112761	000004	000001		MOVB	#4,1(R1)	;	prepare to read data
486 002034	116100	000004			MOVB	4(R1),RO	;	read the data
487 002040	042700	177400			BIC	#177400,RO	i	clear unused bits
488 002044	074200				XOR	R2, R0	ï	test bits
489 002046	001402				BEQ	11\$	i	no error - skip
490				i				
491				; ****	*******	****	****	********
492				i				
493				i	Error (	Code O5 - bit e	TTOT	, CFPR low byte,
494				à		mux ad	dres	s data
495				i				
496				; ****	******	*****	****	***********
497				3				
498 002050					ERROR	5, REG	i	report error
499				J				
500 002054				11\$:	SCOPE		i	loop point
501 002056	005202				INC	R2	i	next state
502 002060	077325				SOB	R3, 7\$	;	loop until done
503				;				
504 002062					EXIT		i	leave
505				3				

507				SBTTL	Test 4: Bit te	est of DMACSR
508			· Thie	test che	cke all least /	combinations of hits
510			; in th	A DMACSS	( DMA Control	Status register )
511						atavas register /.
517			• :			
512 002044	013701	000542	TESTA	MOV	ØHRASE, R1	: ast been address
514 002070	005004	000042	ILUI II.		84	: init test rea
515 002072	012703	000200		MOV	#128 .83	: cot # of states
514 002072	012/03	000200		SCOPE	WIED. THE	: declare loop point
517 002070	010402		14	MOU	DA D7	s cot data
510 002100	010402	177700	1.4.	BIC	#177700 P2	· class upperset sou bits
510 002102	042702	000004		MOU	P7 4(P1)	· cimar unnecessary bits
517 002108	010201	000008		MOU	4/01\ DA	· program rower byce
520 002112	010100	177700		BIC	#177700 B0	· flass uppersonance bits
521 002110	042700	177700		NUB DIC	#1///00/RO	· clear Unnecessary Dits
542 UU2122	0/4200				R2, R0	, test dits
523 UU2124	001402			BEG	3*	/ no error = skip
J24 575						
J2J 50/			) <b>ה</b> אאאי			********************
250				<b>C</b>		
52/ 500			1	Error C	.008 06 - Dit en	rror, CSK
728						
244			; ****	*******	*************	******************
530			i	50000	( 050	·
531 002120				ERRUR	6, REG	; report error
275 0001 20			i Det	00005		• • • •
533 002132			3 <b>\$</b> :	SCOPE		i loop point
534 002134	005204			INC	R4	i next state
535 002136	077320			SOB	R3,1\$	; loop until done
536			,			_
537 002140				EXIT		i leave
538			i			
539			i			

DI3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 19 TEST 5 BIT TEST OF DMAWCR

541				. SBTTL	Test 5: Bit	test o	f DMAWCR	
542			;					
543			; This	test ch	ecks all legal	combi	nations of bit	5
544			; in th	e DMAWCF	R ( DMA Word C	ount R	egister ).	
545								
546								
547 00	013701	000542	TESTS	MOV	@#BASE,R1	;	oet base addre	<b>6 6</b>
548 00	2146 005004			CLR	R4		init test rea	
549 003	2150 012703	000000		MOV	#0, R3		set # of state	q
550 002	2154			SCOPE			declare loon n	oint
551 003	2156 010402	)	14	MOV	R4. R2		set data	01110
552 002	010761	000010	1.4	MOV	R2.10(R1)		program regist	<b>.</b>
552 002	2164 016100	000010		MOV	10(R1), R0		read register	e 1
554 007	0170 074000	000010		YOP	P2. PA		teed register	
555 002				SCOPE	NE) NV		declaps loop a	<b>.</b>
554 002	174 001407	,		BEA	74		vectore toup p	01110
556 002				BEG		,	10 61.1.01 2KT	P
557			,					
550			, .					****
557			•	Ennan (	Code OZ - bib		DMALLOD	
560			•	Error	.000 07 - DIC (	error,	DUNAMOR	
561			,					
562			) <b>нини</b>	*******	*************	*****	******	****
JOJ			· ·	<b>F0000</b>	7 050			
564 004	2170			ERRUR	/ REG	3	report error	
363	200		j Dati	00005				
366 00			34:	SCOPE	~ •	i	loop point	
56/ 002	204 005204			INC	R4	i	next state	
568 002	2206 077315	1		SOB	R3/1\$	,	loop until don	e
364			;					
570 002	2210			EXIT		3	leave when don	e
571			;					
572			j					

.

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 20 TEST 6: BIT TEST OF DMAADR

574				SBTTL	Test ó: Bit t	test of DMAADR
575			;			
576			; This	test ch	ecks all legal	combinations of bits
577			; in th	e DMAADI	R ( DMA Address	s Register ).
578			;			-
579			;			
580 002212	013701	000542	TEST6:	MOV	@#BASE/R1	; get base address
581 002216	005004			CLR	R4	; init test rea
582 002220	012703	100002		MOV	#32770 R3	; set # of states
583 002224				SCOPE		a declare loop noint
584 002226	010402		15.	MOV	R4. R2	; set register data
585 002230	010261	000012	•••	MOV	R2.12(R1)	; program the register
586 002234	016100	000012		MOV	12(81).80	: read register
587 002240	074200			XOR	R2. RO	: that hite
588 002242	001402			BEO	36	: no error - ekin
500 002242	001406			DEG	5+	S no error skip
507						
570			,			*****************************
500			•	5 I		
572			3	Error (	.00e 10 - Dit e	BLLOLY DHAADK
593			1			
574			; ****	********	************	******
242			;			
596 002244				ERROR	10, REQ	; report error
597			<b>i</b>			_
598 002250			3\$:	SCOPE		; loop point
599 002252	062704	000002		ADD	#2,R4	; next state
600 002256	077315			SOB	R3,1\$	; loop until done
601			i			
602 002260				EXIT		; leave
603			i			
604			i			

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 21 TEST 7: CHECK A/D START BIT

606				SBTTL	Test 7: Chec	tk A/D START bit	
607			;				
608			; This	test chi	ecks the opera	ation of the A/D start bit.	
609			; The t	oit is cl	necked for rea	adback of zero and read-only	
610			; opera	ation.			
611			;				
612 002262	013701	000542	TEST7:	MOV	@#BASE, R1	; get address	
613 002266				SCOPE		; declare loop point	
614 002270	005011			CLR	(R1)	; clear board	
615 002272	011100			MOV	(R1), RO	; get bit	
616 002274	042700	177776		BIC	#177776, RO	; test bit	
617 002300	001402			BEQ	1\$	; ok — skip error	
618			;			•	
619			; ****	******	*****	******	
620			i				
621			3	Error (	Code 11 - A/D	START bit error	
622			3		read	ds as a 1	
623			i				
624			; *****	*******	*****	*******	
625			i				
626 002302				ERROR	11, REG	; report error	
627 002306	012711	000010	1\$:	MOV	#10,(R1)	; set external trigger	bit
628 002312	012711	000011		MOV	#11,(R1)	/ set start bit	
629 002316	011100			MOV	(R1), RO	; get data	
630 002320	042700	177776		BIC	#177776, RO	; test bit	
631 002324	001001			BNE	3\$	; continue no error	
632			;				
633			; *****	*****	****	*****	
634			;				
635			ì				
636			1	Error (	Code 12 - A/D	START bit error	
637			i		not	read back as a 1	
638			i				
639			; *****	*******	****	****	
640			3				
641 002326				ERROR	12	; report error	
642			;			· · · · · · · · · · · · · · · · · · ·	
643 002330	005011		3\$:	CLR	(R1)	; clear CSR	
644 002332				EXIT			
645		ι.	;				

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 22 TEST 10: BINITL ACTION

647					. SBTTL	Test 10: BINI	ITL a	ction
648				i				
649				; This	test ver	rífies that the	BIN	ITL signal clears
650				; the p	roper Al	DCSR bits. The	bits	that are NOT
651				; check	ed are			
652				;				
653					mux add	dress bits		
654								
655								
656	002334	013701	000542	TEST10	MOV	@#BASE.R1	;	get address
457	002340	004767	176340		CALL	LSETUP		initialize pointer
659	002344	005211	1,0010		TNC	(81)		start a conversion
450	002344	013700	000544		MOU	ANDELAY, RO		wait a while
637	002353	077001	000340	14.	600	PO. 14		do the wait
600	002352	077001		1.4.	100	(0) 1 -		Ond conv to fill similar
001	002334	005211	00054/		MOU			and conv to fill pipeline
002	002356	013/00	000348	<b>D+</b>			•	wait a while
663	002362	0//001		3¥1	508	KU, 39	1	do the walt
664	002364	005211			INC		•	Gro conv to set error
665	002366	013/00	000546	-	MUV	CHDELAY, RU	;	wait a while
666	002372	077001		5\$:	SOB	R0, 5\$	i	do the wait
667	002374	012702	000116		MOV	#116,R2	3	get bits to be turned on
668	002400	110211			MOVB	R2, (R1)	i	set required bits
669	002402	005002			CLR	R2	i	clr test reg.
670	002404	013700	000546		MOV	@#DELAY, RO	i	wait a while
671	002410	077001		7\$:	SOB	R0,7\$	;	do the wait
672	002412				SCOPE		i	declare loop point
673	002414	000005			RESET		i	issue BINITL
674	002416	011100			MOV	(R1), RO	;	get bits
675	002420	042700	000060		BIC	#60, R0	;	ignore some bits
676	002424	074200			XOR	R2, R0	;	test bits
677	002426	001402			BEQ	<b>9</b> \$	;	OK - skip error
678				,				•
679				; *****	******	****	****	****
680				;				
681				1	Error (	Code 13 - prope	er hif	t(s) not cleared
682						6u 81	INITI	
687								
684				. *****	******	****	*****	*****
685				1				
684	002430			•	FRROR	13. REG		secost essos
697	002400					•₩/ 116-17	,	TEDOLA ELLON
682	002434			j Odel-	FYIT			all doma
000	005.404			7 <b>.</b>	C ^ I I		1	err noue

DT3362	TST-11 MODULE	MACRO M1113	03-NOV-82 11:22	PAGE 23
TEST 11	BYTE OPERATION	OF ADCSR		

690				SBTTL	Test 11: Byte	ope	ration of ADCSR
691			;				
692			; This	test ver	ifies high and [	low	byte operations
693			; invol	ving the	ADCSR.		
694			i				
695			;				
696 002436	013701	000542	TEST11:	MOV	@#BASE,R1	i	get address
697 002442	005011			CLR	(R1)	i	clear ADCSR
698 002444	013700	000546		MOV	@#DELAY,RO	į	wait
699 002450	077001		15:	SOB	RO, 1\$		
700 002452	012702	000116		MOV	#116, R2	i	init, test register
701 002456				SCOPE		;	declare loop point
702 002460	112711	077516		MOVB	#77516,(R1)	;	set R/W bits
703 002464	011100			MOV	(R1), RO	;	get ADCSR as word
704 002466	013703	000546		MOV	@#DELAY,R3	;	let board finish
705 002472	077301		3\$:	SOB	R3, 3\$		
706 002474	042700	177600		BIC	#177600, RO	;	ignore status bits
707 002500	074200			XOR	R2, R0	;	test bits
708 002502	001402			BEQ	5\$	i	ok - skip error
709			i				
710			; ****	******	****	***	*******
711			3				
712			3	Error C	ode 14 - high by	ite	loaded during
713			;		a Ìou Ì	yt	e operation
714			- <b>1</b>			-	•
715			; *****	*****	****	***	******
716			3				
717 002504				ERROR	14, REG	;	report error

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 24 TEST 11: BYTE OPERATION OF ADCSR

719			;				
720 00251 <b>0</b>	005011		5\$:	CLR	(R1)	i	clear ADCSR
721 002512	013700	000546		MOV	@#DELAY, RO	i	wait
722 002516	077001		7\$:	SOB	RO,7\$		
723 002520	112702	000774		MOVB	#774,R2	÷	init test register
724 002524				SCOPE		;	declare loop point
725 002526	110261	000001		MOVB	R2,1(R1)	i	set R/W bits
726 002532	013703	000546		MOV	@#DELAY, R3	į	let board finish
727 002536	077301		<b>9\$</b> :	SOB	R3, 9\$		
728 002540	011100			MOV	(R1), RO	į	get ADCSR as word
729 002542	042700	100261		BIC	#100261, RO	į	ignore status bits
730 002546	000302			SWAB	R2	i	adjust R2
731 002550	042702	100377		BIC	#100377, R2	;	clear random bits
732 002554	074200			XOR	R2, R0	;	test bits
733 002556	001402			BEQ	11\$	ï	ok - skip error
734			;				•
735			; ****	******	****	***	******
736			;				
737			i	Error (	ode 15 - low by	te	loaded during
738			i		a high	bu	te operation
739			;			- •	
740			; ****	*******	*****	***	******
741			;				
742 002560				ERROR	15, REQ	;	report error
743						•	· - • - · - • · • • •
744 002564			11\$:	EXIT			
							-

T3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 25 IST 12: TEST OF MUX/GAIN MEMORY

<b>74</b> 6					SBTTL	Test 12:	Test of	mux/gain memory
747				i			pointer	chip.
748				<b>j</b>				
749				; This	test che	cks the op	eration	of the mux
750				; memor	y pointe	r chip.		
751				÷				
752				;				
753 002566	013701	000542		TEST12:	MOV	@#BASE,R1		; get base address
754 002572	012711	000000			MOV	#O,(R1)		; clear CSR
755 002576	004767	176064			CALL	PTRINT		; initialize pointer chip
756 002602	005004				CLR	R4		; init test reg.
757 002604	012703	000377			MOV	#377,R3		; set # of states
758 002610					SCOPE			; declare loop point
759 002612	004767	176204		1\$:	CALL	PTRRST		; init pointr max spread
760				i				
761 002616				3\$:	SCOPE			; loop paint
762 <b>002620</b>	010402				MOV	R4, R2		; load counter
763 002622	005202				INC	R2		i bump it up
764 002624	042702	177400			BIC	#177400, R	2.	; clear overflow
765 002630	112761	000005	000001		MOVB	#5,1(R1)		; write mux data command
766 0026 <b>36</b>	110261	000004		5\$:	MOVB	R2,4(R1)		; write datum
767 002642	112761	000032	000001		MOVB	#32,1(R1)		; write read channel pointer
768 002650	116100	000005			MOVB	5(R1),RO		; read pointer
769 002654	042700	177400			BIC	#177400, R	<b>o</b> .	; clear some bits
770 002660	074200				XOR	R2, R0		; check the data
771 002662	001403				BEQ	7\$		; branch if no match
772				j.				
773				; ****	*******	******	*****	*************
774				j.				
775				i	Error C	ode 16 - N	o point	er chip pointer
776				;		· a	uto inc	rement.
777				j.				
778				; ****	******	*****	******	**************
779				i				
780 002654					ERROR	16, REG	i	; report error
781 002670	000422				BR	<b>9\$</b>		; leave
782				i				

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 26 TEST 12: TEST OF MUX/GAIN MEMORY

784 785					3 3				
786	002672	005204			7\$:	INC	R4	j,	bump counter
787	002674	005303				DEC	R3	j	decrement counter
788	002676	001347				BNE	3\$	;	1000
789					j				
790	002700					SCOPE		ï	loop point
791	002702	112761	000043	000001		MOVB	#43,1(R1)	i	write chip command
792	002710	112761	000077	000005		MOVB	#77,5(R1)	i	write strobe
793	002716	112761	000032	000001		MOVB	#32,1(R1)	;	read pointer command
794	002724	116100	000005			MOVB	5(R1),R0	4	read pointer
795	002730	001402				BEQ	9\$	÷	branch if reset
796					i				
797					; *****	*******	***	**	*****
798					;				
799					i	Error C	ode 17 - Mux poi	nt	er chip pointer
800					;		not res	et.	
801					i				
805					; *****	******	***	**	*****
803					i				
804	002732					ERROR	17	1	report error
805	002734	000400				BR	<b>9\$</b>	j,	exit
806					i				
807	002736				<b>9</b> \$:	EXIT		3	leave
808					i				

. . . . . . . . . . . . .

T3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 27 EST 13: BIT TEST OF MUX/GAIN MEMORY

----

								<b>•</b> • •	
810					SBITL	lest 13: Bit	; test	of mux/gain memory	
811				<b>i</b>					
812				; This	test che	cks all legal	COMP	inations of bits	
813				; in th	e channe	l address gai	n mem	10ry ( ).	
814				i					
815				;					
816 002740	013701	000542		TEST13:	MOV	CHBASE, R1	i	get base address	
817 002744	012711	000000			MOV	#0,(R1)	i	zero the CSR	
818 002750	004767	175712			CALL	PTRINT	i	initialize pointer chip	
819 002754					SCOPE		i	declare loop point	
820 002756	004767	176040			CALL	PTRRST	i	init pointr max spread	
821				;					
822 002762	012704	000004			MOV	#4,R4	i	setup memory page counter	
823 002756				1\$:	SCOPE		÷	loop point	
824 002770	005002				CLR	R2	;	setup data bank	
825 002772	012703	000400		3\$:	MOV	#400, R3	i	setup counter	
826 002776	112761	000005	000001		MOVB	#5,1(R1)	i	load memory write command	
827 003004	110261	000004		5\$:	MOVB	R2,4(R1)	;	write memory data	
828 003010	077303				SOB	R3, 5\$	i	decrement counter and loop	
829 003012	112761	000043	000001		MOVB	#43,1(R1)	;	write pointer reset	
830 003020	112761	000077	000005		MOVB	#77,5(R1)	i	dummy write	
831				i					
832 003026	012703	000400			MOV	#400, R3	;	load counter	
833 003032	112761	000004	000001		MOVB	#4,1(R1)	;	load read memory command	
834				j.					
835 003040	116100	000004		7\$:	MOVB	4(R1),R0	į	read memory data	
836 003044	074200				XOR	R2, R0	i	compare data	
837 003046	001402				BEQ	<b>9</b> \$	i	jump if no error	
838				;					
839				; ****	******	*****	*****	********	
840				i					
841				;	Error C	ode 20 - mux/	'gain	data ram	
842				j.			-		
843				; ****	******	*****	*****	****	
844				j.					
845 003050					ERROR	20, REG	;	report error	
846				;				·	

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 28 TEST 13: BIT TEST OF MUX/GAIN MEMORY

849   i     950   003054   077307   94:   SOB   R3.74   i decrement pointer and loop     951   003056   111100   MOVB   (R1).R0   ; get CSR low byte     952   003054   110011   MOVB   (R1).R0   ; get CSR low byte     853   003064   110011   MOVB   R0.(R1)   ; urate it out     854   003064   005304   DEC   R4   ; decrement counter     855   003070   00136   BNE   15   : loop for next page     856    MOVB   #0.(R1)   ; clear CSR     857   003076   012703   000001   MOVB   #43.1(R1)   ; reset memory pointer     861   03102   012705   000077   000005   MOVB   #77.5(R1)   ; dummy write     863   03120   112761   000007   000001   MOVB   #5.1(R1)   ; write memory pointer     864   003124   112761   000005   000001   MOVB   #5.1(R1)   ; write memory mode     865   003122   102610   000004	848				j.			
850   003054   077307   74:   SDB   R3.74   i decrement pointer and loop     851   003054   11100   MOVB   (R1).R0   i get CSR low byte     852   003060   062700   000002   ADD   #2.R0   i bump to next page     853   003064   005304   DEC   R4   i decrement counter     855   003070   001336   BNE   1s   i loop for next page     856   i   i   i clear CSR   i load number of pages     857   003072   112711   000000   MOV   #4.R3   i load number of pages     857   003102   000043   000001   11*:   MOV   #4.R3   i load number of pages     861   003102   012705   000077   000005   MOV   #377.R5   i setup counter     864   003120   112761   000005   000001   MOV   #377.R5   i setup counter     864   003120   012705   000005   MOV   #377.R5   i setup counter     864   003132   10241   000005   0000	849				i			
B51   003054   111100   MOVB   (R1), R0   i get CSR low byte     B52   003064   110011   MOVB   R0, (R1)   i write it out     B54   003064   005304   DEC   R4   i decrement counter     B54   003070   01336   BNE   1s   i load number of pages     B56   003070   012703   000004   MOVB   #0, (R1)   i clear CSR     B57   003070   012703   000004   MOV   #4,R3   i load number of pages     B57   003104   112761   000043   00001   11\$:   MOVB   #43,1(R1)   i reset memory pointer     B62   003120   012705   000077   MOVB   #47,5(R1)   i dummy write     B63   003120   012705   000077   MOVB   #5,1(R1)   i setup conter     B64   003124   112761   000055   000001   MOVB   #5,1(R1)   i write datum     B65   003120   11261   00005   000001   MOVB   #5,1(R1)   i write datum     B64   003124   112761	850 003054	077307			<b>7</b> \$:	SOB	R3,7\$	<pre>i decrement pointer and loop</pre>
852   003060   062700   000002   ADD   #2.R0   i bump to next page     853   003064   110011   MOVB   R0.(R1)   i write it out     854   003064   005304   DEC   R4   i decrement counter     855   003070   001336   BNE   1\$   i loop for next page     856   BS7   003072   112711   000000   MOVB   #0.(R1)   i clear CSR     857   003072   112711   000000   MOV   #4.R3   i load number of pages     856   003102   005002   CLR   R2   i load datum     861   003104   112761   000011   11\$   MOVB   #7.5(R1)   i dummy write     863   003120   012705   000077   000005   MOV   #377.R5   i setup counter     864   003124   112761   000005   00001   MOV   #377.R5   i setup write memory mode     865   003120   012705   000004   13\$   MOVB   R2.4(R1)   i write datum     864   003140   111100 <td>851 003056</td> <td>111100</td> <td></td> <td></td> <td></td> <td>MOVB</td> <td>(R1), RO</td> <td>; get CSR low byte</td>	851 003056	111100				MOVB	(R1), RO	; get CSR low byte
853   003064   110011   MOVB   RO, (R1)   ; urate it out     854   003064   005304   DEC   R4   ; decrement counter     855   003070   001336   BNE   1\$   ; loop for next page     856   i   i   NOVB   #0, (R1)   ; clear CSR     857   003076   012703   000004   MOV   #4,R3   ; load number of pages     857   003102   005002   CLR   R2   ; load datum     860   0   i   reset memory pointer     861   003104   112761   000077   000005   MOVB   #77.5(R1)   ; durmy write     863   003120   012705   000377   MOV   #377.R5   ; setup counter     864   003124   112761   000005   MOVB   #5.13*   ; decrement counter     865   003122   110261   000004   13*:   MOVB   #2.4(R1)   ; urite datum     866   003140   11100   MOVB   #5.13*   ; decrement counter     866   003142   062700	852 003060	062700	000002			ADD	#2,R0	; bump to next page
B54   003046   005304   DEC   R4   ; decrement counter     B55   003070   001336   BNE   1\$   ; loop for next page     B56   .   .   .   .   .   .     B57   003072   112711   000000   MOV   #0, (R1)   ; load number of pages     B57   003102   005002   .   .   .   .   .     B60   .   .   .   .   .   .   .   .     B61   003104   112761   000077   000001   11\$:   MOVB   #43,1(R1)   ; reset memory pointer     B62   003124   112761   000077   000005   MOVB   #77.5(R1)   ; dummy write     B63   003124   112761   000005   00001   MOVB   #5,1(R1)   ; setup counter     B64   003132   110261   000004   13\$:   MOVB   R2,4(R1)   ; write datum     B65   003140   111100   .   MOVB   R0, (R1).   ; write CSR     B66   003142   06	853 003064	110011				MOVB	RO, (R1)	; wrate it out
BS5   003070   001336   BNE   1\$   i loop for next page     B56   i   i   MOVB   #0,(R1)   i clear CSR     B58   003076   012703   000004   MOV   #4,R3   i load number of pages     B57   003102   005002   CLR   R2   i load datum     B60   i   i   i load datum   i load datum     B60   i   i   i load datum   i load datum     B60   i   i   i load datum   i load datum     B60   i   i   i load datum   i load datum     B60   003120   012705   000077   000005   MOV   #43,1(R1)   i dummy write     B63   003120   012705   000077   000005   MOV   #377,755   i setup write memory mode     B64   003124   112761   000005   000001   MOVB   #2,4(R1)   i write datum     B66   003136   077503   SOB   R5,13\$   i decrement counter     B67   003140   111100   MOVB   #2,R0   i bump	854 003066	005304				DEC	R4	; decrement counter
856   ;     857   003072   112711   000000   MOVB   #0.(R1)   ; clear CSR     858   003076   012703   000004   CLR   R2   ; load number of pages     859   003102   005002   ;   CLR   R2   ; load datum     860   ;   ;   ioad datum   ;   ;   reset memory pointer     861   003104   112761   00007   000005   MOVB   #77.5(R1)   ; dummy write     863   003120   012705   000377   MOVB   #77.5(R1)   ; dummy write     864   003124   112761   000005   000001   MOVB   #77.5(R1)   ; dummy write     865   003132   10261   000004   134:   MOVB   #7.1(R1)   ; setup counter     866   003132   10261   000004   134:   MOVB   #7.134   ; decrement counter     866   003142   062700   000002   ADD   #2.4(R1)   ; write CSR     867   003142   10011   MOVB   #0.(R1)   ; write CSR	855 003070	001336				BNE	1\$	; loop for next page
B57   003072   112711   000000   MOVB   #0, (R1)   ; clear CSR     B58   003076   012703   000004   MOV   #4,R3   ; load number of pages     B67   003102   005002   CLR   R2   ; load datum     B60   ;   .   .   .   .   .     B61   003104   112761   000043   00001   111*   MOVB   #43,1(R1)   ; reset memory pointer     B62   003120   012705   000077   MOVB   #77.5(R1)   ; dummy write     B63   003122   012705   000077   MOV   #377.R5   ; setup counter     B64   003124   112761   000005   00001   MOVB   #5,1(R1)   ; write datum     B65   003132   110261   000004   13*:   MOVB   R5,13*   ; decrement counter     B64   003140   111100   MOVB   R0,(R1)   ; write datum     B64   003142   062700   000002   ADD   #2,R0   ; bump to next page     B71   003150   005202	856				;			
958   003076   012703   000004   MOV   #4,R3   ; load number of pages     859   003102   005002   CLR   R2   ; load datum     860   ;   idex datum   ; load datum     860   ;   idex datum   ; load datum     861   003104   112761   000043   000001   11\$*:   MOVB   #43,1(R1)   ; reset memory pointer     864   003120   012705   000377   00005   MOVB   #77.5(R1)   ; dummy write     864   003124   112761   00005   00001   MOVB   #51.1(R1)   ; setup counter     864   003132   110261   000004   13\$*:   MOVB   R2,4(R1)   ; write datum     865   003140   111100   MOVB   R5.13\$*   ; decrement counter     864   003142   10261   000002   ADD   #02   ibump to next page     864   003142   10270   000002   ADD   #2.R0   ; bump datum     873   003150   05202   INC   R2.R0   ; bump datum  <	857 003072	112711	000000			MOVB	#0,(R1)	; clear CSR
B59   003102   005002   CLR   R2   i load datum     B60   i   i   i   i   i     B61   003104   112761   000043   00001   11\$:   MOVB   #43,1(R1)   i reset memory pointer     B62   003112   112761   000077   00005   MOVB   #77.5(R1)   ; dummy write     B63   003120   012705   00005   00001   MOVB   #57.1(R1)   ; setup counter     B64   003124   112761   000005   000001   MOVB   #5.1(R1)   ; setup write memory mode     B65   003132   110261   000004   13\$:   MOVB   R2.4(R1)   ; write datum     B66   003136   077503   SDB   R5.13\$   decrement counter     B67   003140   111100   MOVB   R0.(R1), R0   ; get CSR     B68   003132   005202   INC   R2   ; bump to next page     B70   003150   05202   INC   R2   ; bump datum     B72   SDB   R3.11\$   i load counter   ;	858 003076	012703	000004			MOV	#4, R3	; load number of pages
B60   i     B61 003104 112761 000043 000001 11\$: MOVB #43.1(R1) ; reset memory pointer     B62 003112 112761 000077 000005 MOVB #77.5(R1) ; dummy write     B63 003120 012705 000377 MOV #377.R5 ; setup counter     B64 003124 112761 000005 000001 MOVB #5.1(R1) ; setup write memory mode     B65 003132 110261 000004 13\$: MOVB R2.4(R1) ; write datum     B66 003136 077503 SOB R5.13\$ ; decrement counter     B67 003140 111100 MOVB R2.4(R1) ; write CSR     B68 003142 062700 000002 MOVB R0.(R1), R0 ; get CSR     B68 003146 110011 MOVB R0.(R1) ; write CSR     B70 003150 005202 MOVB R2.4(R1) ; write CSR     B71 003152 077324 SOB R3.11\$ ; decrement counter     B72 003160 012702 00000 MOVB R0.(R1) ; write CSR     B73 003154 012703 000004 MOV #4.R3 ; load counter     B74 003160 012702 000000 MOVB R0.R2 ; load datum     B75 003164 112761 000043 000001 15\$: MOVB #43.1(R1) ; load counter     B76 003172 112761 000077 000005 MOVB #47.5(R1) ; load counter     B77 003200 112761 000077 000005 MOVB #47.5(R1) ; load read memory command     B76 003206 012705 000377 N     B77 003206 112761 000004 000001 N     B77 003200 112761 000077 000005 MOVB #47.5(R1) ; load counter     B77 003200 112761 000077 000005 MOVB #47.5(R1) ; load counter     B77 003206 012705 000377 MOVB #44.1(R1) ; load read memory command     B77 00320	859 003102	005002				CLR	R2	; load datum
861   003104   112761   000043   000001   11\$:   MOVB   #43,1(R1)   ; reset memory pointer     862   003120   112761   000077   000005   MOVB   #77,5(R1)   ; dummy write     863   003120   012705   000077   000005   MOV   #377,R5   ; setup counter     864   003124   112761   000005   000001   MOVB   #5,1(R1)   ; setup write memory mode     865   003132   112761   000004   13\$:   MOVB   #2,4(R1)   ; write datum     866   003140   111100   MOVB   R2,4(R1)   ; write CSR   get CSR     867   003140   111100   MOVB   R0, (R1)   ; write CSR     867   003140   110011   MOVB   R0, (R1)   ; write CSR     867   003150   05202   INC   R2   ; bump datum     871   003154   012703   000004   MOV   #4,R3   ; load counter     872   ;   INC   R2   ; bump datum   ;   i load counter     872	860				3			
862   003112   112761   000077   000005   MOVB   #77,5(R1)   ; dummy write     863   003120   012705   000377   MOV   #377,R5   ; setup counter     864   003124   112761   00005   00001   MOVB   #5,1(R1)   ; setup write memory mode     865   003132   110261   00004   13\$   MOVB   #2,4(R1)   ; write datum     866   003136   077503   SOB   R5,13\$   ; decrement counter     867   003140   111100   MOVB   #2,R0   ; bump to next page     868   003142   062700   000002   ADD   #2,R0   ; bump to next page     867   003150   005202   INC   R2   ; bump datum     871   003152   077324   SOB   R3,11\$   ; decrement counter     872   003154   012703   000004   MOV   #0,R2   ; load counter     873   003164   112761   000043   00001   15\$   MOV   #0,R2   ; load datum     874   003164   112761<	861 003104	112761	000043	000001	11\$:	MOVB	#43,1(R1)	; reset memory pointer
863   003120   012705   000377   MOV   #377,R5   ; setup counter     864   003124   112761   000005   000001   MOVB   #5,1(R1)   ; setup write memory mode     865   003132   110261   000004   13\$:   MOVB   #2,4(R1)   ; write datum     866   003136   077503   SOB   R5,13\$   ; decrement counter     867   003140   111100   MOVB   (R1),KO   ; get CSR     867   003142   12700   000002   ADD   #2,RO   ; bump to next page     867   003150   005202   INC   R2   ; bump datum     870   003150   005202   INC   R2   ; bump datum     871   003150   005202   INC   R2   ; bump datum     871   003160   012703   000004   MOV   #4,R3   ; load counter     872   ;   *   *   *   ioad datum   *     875   003164   112761   000043   MOV   #0,R2   ; load datum     875	862 003112	112761	000077	000005		MOVB	#77,5(R1)	; dummy write
864   003124   112761   000005   000001   MOVB   #5,1(R1)   ; setup write memory mode     865   003132   110261   000004   13\$:   MOVB   R2,4(R1)   ; write datum     866   003136   077503   SOB   R5,13\$   ; detrement counter     867   003140   111100   MOVB   (R1),KO   ; get CSR     868   003142   062700   000002   ADD   #2,RO   ; bump to next page     867   003150   065202   INC   R2   ; bump datum     871   003152   077324   SOB   R3,11\$   ; detrement counter     872	863 003120	012705	000377			MOV	#377,R5	; setup counter
865   003132   110261   000004   13*:   MOVB   R2,4(R1)   ; write datum     866   003136   077503   SOB   R5,13*   ; decrement counter     867   003140   111100   MOVB   (R1),R0   ; get CSR     868   003142   062700   000002   ADD   #2.R0   ; bump to next page     867   003150   005202   INC   R2   ; bump datum     870   003152   077324   SOB   R3,11*   ; decrement counter     872   INC   R2   ; bump datum   ;   get conter     873   003154   012703   000004   MOV   #4,R3   ; load counter     874   003160   012702   090000   MOV   #43,1(R1)   ; load datum     875   003164   112761   000043   00001   15*:   MOVB   #77.5(R1)   ; dummy write     876   003172   112761   000077   000005   MOVB   #77.5(R1)   ; dummy write     877   003200   112761   000004   000001   MOVB	864 003124	112761	000005	000001		MOVB	#5,1(R1)	; setup write memory mode
866   003136   077503   SOB   R5,13\$   ; decrement counter     867   003140   111100   MOVB   (R1),R0   ; ge% CSR     868   003142   062700   000002   ADD   #2,R0   ; bump to next page     869   003150   005202   INC   R2   ; bump datum     871   003152   077324   SOB   R3,11\$   ; decrement counter     872   ;   SOB   R3,11\$   ; decrement counter     872   ;   SOB   R3,11\$   ; decrement counter     872   ;   ;   soB   R3,11\$   ; decrement counter     873   003154   012703   000004   MOV   #4,R3   ; load counter     874   003160   012702   000000   MOV   #0,R2   ; load datum     875   003172   112761   000077   000005   MOVB   #47,5(R1)   ; load pointer reset command     876   003172   112761   000004   MOVB   #77,5(R1)   ; dummy write     877   003200   112761   000004	865 003132	110261	000004		13\$:	MOVB	R2,4(R1)	a write datum
867   003140   111100   MOVB   (R1),R0   ; get CSR     868   003142   062700   000002   ADD   #2,R0   ; bump to next page     869   003146   110011   MOVB   R0,(R1)   ; write CSR     870   003150   005202   INC   R2   ; bump datum     871   003152   077324   SOB   R3,11\$   ; decrement counter     872   ;   *   *   *   i load counter     872   ;   *   *   *   i load counter     874   003160   012702   000004   MOV   #0,R2   ; load datum     875   003164   112761   000043   00001   15\$*:   MOVB   #43,1(R1)   ; load pointer reset command     876   003172   112761   000077   000005   MOVB   #77,5(R1)   ; dummy write     877   003200   112761   00004   00001   MOVB   #4,1(R1)   ; load counter     878   003206   012705   000377   MOV001   MOVB   #47,5(R1)	866 003136	077503				SOB	R5,13\$	; decrement counter
868   003142   062700   000002   ADD   #2,R0   ; bump to next page     869   003146   110011   MOVB   R0,(R1)   ; write CSR     870   003150   005202   INC   R2   ; bump datum     871   003152   077324   SOB   R3,11\$   ; decrement counter     872   ;   ;   ;   ;   ;     873   003154   012703   000004   MOV   #4,R3   ; load counter     874   003160   012702   000000   MOV   #0,R2   ; load datum     875   003164   112761   000043   00001   15\$:   MOVB   #43,1(R1)   ; load pointer reset command     876   003172   112761   000077   000005   MOVB   #77,5(R1)   ; dummy write     877   003200   112761   00004   00001   MOVB   #4,1(R1)   ; load counter     878   003206   012705   000377   MOVB   #4,1(R1)   ; load counter     879   ;   ;   ;   ;   ;	867 003140	111100				MOVB	(R1), RO	i get CSR
869 003146   110011   MOVB   R0,(R1)   ; write CSR     870 003150   005202   INC   R2   ; bump datum     871 003152   077324   SOB   R3,11\$   ; decrement counter     872   ;   ;   ;   ;   i load counter     873 003154   012703   000004   MOV   #4,R3   ; load counter     874 003160   012702   000000   MOV   #0,R2   ; load datum     875 003164   112761   000043   00001   15\$:   MOVB   #43,1(R1)   ; load pointer reset command     876 003172   112761   00004   00001   MOVB   #4,1(R1)   ; load read memory command     877 003200   112761   00004   00001   MOVB   #4,1(R1)   ; load counter     878 003206   012705   000377   MOV001   MOVB   #4,1(R1)   ; load counter     879   ;   ;   ;   ;   ;   ;   ;	868 003142	062700	000002			ADD	#2, RU	; bump to next page
870   003150   005202   INC   R2   ; bump datum     871   003152   077324   SOB   R3,11\$; ; decrement counter     872   ;   ;   10ad counter     873   003154   012703   000004   MOV   #4,R3   ; load counter     874   003160   012702   000000   MOV   #0,R2   ; load datum     875   003164   112761   000043   00001   15\$;   MOVB   #43,1(R1)   ; load pointer reset command     876   003172   112761   000077   000005   MOVB   #77,5(R1)   ; dummy write     877   003200   112761   00004   00001   MOVB   #4,1(R1)   ; load counter     878   003206   012705   000377   MOVD   #0VB   #47,5(R1)   ; load counter     879   ;   j   j   j   j   j   j	869 003146	110011				MOVB	RO, (R1)	/ write CSR
871   003152   077324   SOB   R3,11\$   ; decrement counter     872   ;   ;   ;   ;   ;     873   003154   012703   000004   MOV   #4,R3   ; load counter     874   003160   012702   000000   MOV   #0,R2   ; load datum     875   003164   112761   000043   00001   15\$;   MOVB   #43,1(R1)   ; load datum     876   003172   112761   000077   000005   MOVB   #77,5(R1)   ; dummy write     877   003200   112761   00004   000001   MOVB   #4,1(R1)   ; load counter     878   003206   012705   000377   movel   #0VB   #47,7,5(R1)   ; load counter     879   ;;   ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	870 003150	005202				INC	R2	; bump datum
872   i     873   003154   012703   000004   MOV   #4,R3   i   load counter     874   003160   012702   090000   MDV   #0,R2   i   load datum     875   003164   112761   000043   00001   15%:   MOVB   #43,1(R1)   i   load datum     876   003172   112761   000077   000005   MOVB   #77,5(R1)   i   dummy write     877   003200   112761   00004   00001   MDVB   #4,1(R1)   i   load read memory command     878   003206   012705   000377   MOV   #377,R5   i   load counter	871 003152	077324				SOB	R3,11\$	; decrement counter
873   003154   012703   000004   MOV   #4,R3   ; load counter     874   003160   012702   000000   MOV   #0,R2   ; load datum     875   003164   112761   000043   000001   15%;   MOVB   #43,1(R1)   ; load pointer reset command     876   003172   112761   000077   000005   MOVB   #77,5(R1)   ; dummy write     877   003200   112761   00004   000001   MOVB   #4,1(R1)   ; load counter     878   003206   012705   000377   MOV   #377,R5   ; load counter     879   ;   j   j   j   j   j   j	872				3			
874 003160 012702 000000   MDV   #0.R2   i load datum     875 003164 112761 000043 000001 15%:   MDVB   #43,1(R1)   i load pointer reset command     876 003172 112761 000077 000005   MDVB   #77,5(R1)   i dummy write     877 003200 112761 00004 000001   MDVB   #4,1(R1)   i load read memory command     878 003206 012705 000377   MDV   #377,R5   i load counter     879   i   iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	873 003154	012703	000004			MOV	#4, R3	; load counter
875   003164   112761   000043   000001   15%:   MDVB   #43,1(R1)   ;   load pointer reset command     876   003172   112761   000077   000005   MDVB   #77,5(R1)   ;   dummy write     877   003200   112761   000004   000001   MDVB   #4,1(R1)   ;   load read memory command     878   003206   012705   000377   MDV   #377,R5   ;   load counter     879   ;   ;   ;   ;   i   ;   i   ;	874 003160	012702	000000			MOV	#0, R2	; load datum
876   003172   112761   000077   000005   MDVB   #77,5(R1)   ; dummy write     877   003200   112761   000004   000001   MDVB   #4,1(R1)   ; load read memory command     878   003206   012705   000377   MDV   #377,R5   ; load counter     879   ;   ;   ; i   ; i   ; i   ; i	875 003164	112761	000043	000001	15\$:	MOVB	#43,1(R1)	; load pointer reset command
877 003200 112761 000004 000001 MDVB #4,1(R1) ; load read memory command 878 003206 012705 000377 MDV #377,R5 ; load counter 879 ;	876 003172	112761	000077	000005		MOVB	#77,5(R1)	; dummu write
878 003206 012705 000377 MOV #377,R5 ; load counter 879 ;	877 003200	112761	000004	000001		MOVB	#4,1(R1)	/ load read memoru command
879 à	878 003206	012705	000377			MOV	#377, R5	; load counter
	879				;			

DT3362 TST-11 MODULE MACRO M1113 03-NDV-B2 11.22 PAGE 29 TEST 13: BIT TEST OF MUX/GAIN MEMORY

881 882			1 ;			
883 003212	116100	000004	17*:	MOVB	4(R1), RO	; read datum
884 003216	074200			XOR	R2, R0	; compare data
885 003220	001402			BEQ	19\$	; check no error
886			3			
887			; ****	*****	********	*****
888			i			
889			j	Error (	Code 21 - Data	— page number mismatch
890			i			
891			; ****	******	*****	*********
892			i			
893 003222				ERROR	21, REG	; report error
874			i			
895 003226	077507		19\$:	SOB	R5, 17\$	; decrement counter
896 003230	111100			MOVB	(R1),RO	; get CSR
897 003232	062700	000002		ADD	#2, RO	; bump page number
898 003236	110011			MOVB	RO, (R1)	; write CSR
899 003240	005202			INC	R2	; bump datum
900 003242	077330			SOB	R3,15\$	; decrement counter
901			<b>i</b>			
902 003244	012711	000000	21\$:	MOV	#O,(R1)	; zero CSR
903 003250				EXIT		; leave
904			à			

· Bag miner and the Miner of the second

## DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 30 TEST 14: A/D START BIT TRIGGERING

906				SOTTL	Test 14: A/D S	TAR	T bit triggering
907			;				
908			; This	test ver	ifies that the	A/D	START bit of the
909			; ADCSR	trigger	s a conversion	and	that the A/D DONE
910			; bit i	s cleare	d when data is	rea	d.
911			i				
912			;				
913 003252	013701	000542	TEST14:	MOV	@#BASE,R1	i	get address
914 003256	004767	175422		CALL	LSETUP	į	setup logic to do conversion
915 003262				DCLEAR	2\$, 4\$	÷	clear the done bit
916 003274				SCOPE		÷	declare loop point
917 003276	105711			TSTB	(R1)	;	done bit clear?
918 003300	100002			BPL	1\$	;	ues - skip error
919			,			-	
920			; ****	*******	****	***	********
921			1				
922			1	Error C	ode $22 - A/D$ DO	NF	hit not cleared
923			1	21101 0	after	A/D	data was read
924					2, 66,		
925				*******	****	***	*****
926			1				
927 003302			•	FRROR	22		recort error
928 003304	000451			BR	174		can't continue
929	000101		1	BR		'	
930 003306			14	SCOPE		1	declare loop point
931 003310	042711	100000	<b>.</b> <del>.</del> .	BIC	#100000.(81)		clear nossible error bit
032 003314	105211	100000		INCR	(P1)		creat possible error bit
003314 073 003314	013700	000544		MOU			
733 003310 CCCC00 ACO	077001	0003.48	74.	600		'	wait,
005 000024	105711		J¥.	300 Tetp	(D1)		dana hit cat?
733 003324	100/07			DMT	54		done bit set?
730 003320	100402			BEIT	5.	,	yes - skip error
737			,				
738			) <b><b>समसम</b>स .</b>	******	******	***	**************
737			,	<b>F C</b>		h. 1077	L + L - L - L
940			1	Error L	00e 23 - A/D DU	NE.	DIT NOT SET
741							
742			; <del>***</del> **	*******	****************	***	******************
743			3	50000	00		
944 003330				ERRUR	23	i	report error
<b>945 003332</b>	000436			RK	1/\$	i	cam't continue

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 31 TEST 14. A/D START BIT TRIGGERING

-		

948	003334			5\$:	SCOPE		j	declare loop point
949	003336	016100	600002		MOV	2(R1),R0	i	read A/D data
<b>95</b> 0	003342	105711			TSTB	(R1)	;	done bit clear?
951	003344	100002			BPL	7\$	i	yes — skip error
952				i				
953				; ***	*******	*****	****	******
954				i				
955				3	Error	Code 24 - A/D	DONE	bit not cleared
956				i		afte	r A/D	data was read
957				i				
958				; ****	*******	*****	****	*****
959				1				
960	003346				ERROR	24	i	report error
961	003350	000427			BR	17\$	i	can't continue
962				i				
963				;	Board	cycles compute	time	delay for A/D
964				i				
965	003352	005011		7\$:	CLR	(R1)	i	clear CSR
966	003354	005000			CLR	RO	i	clear counter
967	003356	013702	000546		MOV	@#DELAY, R2	3	wait to settle
968	003362	001022			BNE	17\$	3	leave if non zero
969	003364	077201		<b>' 9\$</b> :	SOB	R2, 9\$		
970	003366	005211			INC	(R1)	3	start conversion
971	003370	005200		11\$:	INC	RO	i	bump counter
972	003372	103410			BCS	13\$	i	leave if overflow
973	003374	105711			TSTB	(R1)	3	wait for done
974	003376	100374			BPL	11\$	i	no done
975	003400	006300			ASL.	RO	;	multiply by 32
976	003402	006300			ASL	RO	i	create new delay
977	003404	006300			ASL	RO	;	create new delay
978	003406	006300			ASL	RO	;	create new delay
979	003410	006300			ASL	RO	i	create new delay
980	003412	102002			BVC	15\$	i	branch if no overflow
981	003414	012700	177777	13\$:	MOV	#−1, RO	i	force max delay -1
982	003420	010037	000546	15\$:	MOV	RO, @#DELAY	j.	store it
983	003424	016100	000002		MOV	2(R1),R0	3	clear done
984	003430			17\$:	EXIT			
985				1				

## DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 32 TEST 15: ERROR BIT OPERATION

987					SBTTL	Test 15: Error	bi	t operation
988				;				
989				; This	test ver	ifies that the A		or bit of the ADCSR
990				🤉 can b	e set an	d cleared prope	rly.	
991				;				
992				i				
993	003432	013701	000542	TEST15:	MOV	@#BASE, R1	i	get address
994	003436	004767	175242		CALL	LSETUP	ï	init. A/D section
995	003442	042711	100000		BIC	#10000Ó,(R1)	i	clear error bit
996	003446	013700	000546		MOV	@#DELAY, RO	;	wait
997	003452	077001		1\$:	SOB	RO, 1\$		
998	003454	005711			TST	(R1)	;	error bit clear?
999	003456	100001			BPL	3\$	ï	yes — skip error
1000				i				
1001				; ****	******	****	***	*********
1002				3				
1003				i	Error C	ode 25 - Error I	bit	not clear
1004				3				
1005				; *****	******	****	***1	******
1006				j.				
1007	003460				ERROR	25	1	report error
1008				i				
1009	003462			3\$:	SCOPE		1	declare loop point
1010	003464				DCLEAR	2\$,4\$	i	clear done bit
1011	003476	105211			INCB	(R1)	;	three quick triggers
1012	003500	013700	000546		MOV	@#DELAY,RO	ï	delay for done bit
1013	003504	077001		5\$:	SOB	RO, 5\$	ï	wait
1014	003506	105211			INCB	(R1)	3	second trigger
1015	003510	013700	000546		MOV	@#DELAY,RO	i	delay for error bit
1016	003514	077001		7\$:	SOB	R0,7\$		
1017	003516	105211			INCB	(R1)	i	third trigger
1018	003520	013700	000546		MOV	@#DELAY,RO	i	delay for error bit
1019	003524	077001		<b>9\$</b> :	SOB	R0, 9\$		
1020	003526	005711			TST	(R1)	i	error bit set?
1021	003530	100402			BMI	11\$	ï	yes — skip error
1022				3				
1023				; ****	******	****	****	**********
1024				3				
1025				j.	Error C	ode 26 - Error l	oit.	not set
1026				i				
1027				; *****	*******	*****	****	*********
1028				3				
1029	003532				ERROR	26	i	report error
1030	003534	000473			BR	25\$		

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 33 TEST 15: ERROR BIT OPERATION

1032		,					
1033 003536			11\$:	SCOPE		i	declare loop point
1034 003540				DCLEAR	6\$,8\$	i	clear A/D DONE bit
1035 003552	005011			CLR	(R1)	i	clear ADCSR
1036 <b>003554</b>	013700	000546		MOV	@#DELAY, RO	i	wait
1037 003560	077001		13\$:	SOB	RO,13#		
1038 003562	005711			TST	(R1)		error bit clear?
1039 003564	100001			BPL	15\$	i	yes — skip error
1040			i				
1041			; ****	*******	****	****	*********
1042			i				
1043			;	Error C	ode 27 - Error	• bit	not clear
1044			;				
1045			; ****	*******	****	****	*****
1046			;				
1047 003566				ERROR	27	;	report error
1048			;				
1049 003570	005211		15\$:	INC	(R1)	;	start a conversion
1050 003572	013700	000546		MOV	@#DELAY, RO	;	wait a while
1051 003576	077001		17\$:	SOB	RO, 17\$		
1052 003600	105711			TSTB	(R1)	3	is A/D DONE set
1053 003602	100402			BMI	19\$	;	YES - skip error
1054			;				
1055			; ****	*****	****	****	*******
1056			3				
1057			j	Error c	ode 30 - A/D [	ONE	bit not set
1058			3				
1059			; ****	*****	****	****	******
1060			j,				
1061 003604				ERROR	30		
1062 003606	000446			BR	25\$	;	cannot continue so leave
1063 003610			195:	SCOPE		;	declare loop point
1064 003612				DCLEAR	105, 125	;	clear the done
1065 003624	005761	000002		TST	2(R1)		clear A/D DONE bit for error
1066 003630	005711			TST	(R1)		check for error bit set
1067 003632	100402			BMI	21\$		YFS - skip error
1068	100,01		;			•	
1069			. ****	****	****		*****
1070							
1071				Error c	ode 31 - Error	• bit	not set bu emotu
1072					out of Eirof	line	when DONE hit was clear
1073					hthe	Alle	
1074				****	****		****
1075			,				
1076 003634			•	ERROR	31		reaart errar
1077 003634	000432			BR	25\$		cap't continue
	200.06					,	raii a raiidriidr

.

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 34 TEST 15: ERROR BIT OPERATION

1079				i				
1080								
1081	003640	005003		21\$:	CLR	R3		
1082	003642	012704	000340		MOV	#PR7,R4	i	prepare for interrupt
1083	003646	013702	000544		MOV	@#VECTOR, R2	i	get vector address
1084	003652				RELMOV	#23\$, RO	i	get isr address
	003652	010700			MOV	PC, RO	i	MOVE PC TO RO
	003654	062700	000040		ADD	#23\$~. , RO	;	ADD IN RUN-TIME OFFSET
1085	003660	010062	000004		MOV	RO, 4(R2)	1	store it
1086	003664	010462	000006		MOV	R4,6(R2)	;	store status
1087	003670				SCOPE		i	declare loop point
1088	003672	052711	040000		BIS	#40000, (R1)	i	set interrupt enable
1089	00367 <b>6</b>	106403			MTPS	R3	i	enable cp interrupts
1090	003700	000240			NOP		;	should interrupt here
1091	003702	106404			MTPS	R4	;	turn off cp
1092	003704	042711	040000		BIC	#40000,(R1)	i	clear interrupt enable
1093				;				·
1094				; ****	*******	****	**	******
1095				j				
1096				;	Error (	code 32 - No int	eri	rupt on error
1097				;				•
1098				; ****	*****	*****	**	*****
1099				3				
1100	003710				ERROR	32	1	report error
1101	003712	000404			BR	25\$		•
1102				;				
1103	003714	062706	000004	23*:	ADD	#4, SP	ï	adjust the stack
1104	003720	042711	040000		BIC	#40000, (R1)	;	clear interrupt enable
1105	003724			25\$:	DCLEAR	14\$,16\$	;	clean up
1106	003736	005011			CLR	(R1)	•	r
1107	003740				EXIT	-		

contraction of the second s

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 35 TEST 16: A/D DONE INTERRUPT

1110 ;	
1111 ; This test verifies that the A/D DONE bit can	
1112 ; properly generate an interrupt.	
1113 ;	
1114 ;	
1115 003742 013701 000542 TEST16: MDV @#BASE,R1 ; get address	
1116-003746-013702-000544 MOV @#VECTOR,R2 ; get vector addre	55
1117 003752 004767 174726 CALL LSETUP ; setup A/D section	n
1118 003756 DCLEAR 2\$,4\$ ; clear A/D DONE t	it
1119 003770 SCOPE ; loop point	
1120 003772 005011 CLR (R1) clear ADCSR	
1121 003774 005211 INC (R1) ; trigger a conver	sion
1122 003776 013700 000546 MOV @#DELAY,RO ; wait for A/D DOM	IE
1123 004092 077001 1\$: SDB R0,1\$	
1124 004004 105711 T5TB (R1) ; is bit set?	
1125 004006 100402 BMI 3\$ i yes - skip error	
1126	
1127 ; ***********************************	**
1128	
1129 i Error Code 33 - A/D DONE bit not set	
1130	
	***
1132	
1133 004010 ERROR 33 i report error	
1134 004012 000427 BR 75 ; can't continue	
1135	
1136 004014 005003 3\$: CLR R3 ; prepare status v	ords
1137 004016 012704 000340 MDV #PR7, E4	
1138 004022 RELMDV #5\$,R0 ; get ISR address	
004022 010700 MOV PC, RO ; MOVE PC TO RO	
004024 062700 000036 ADD #55-, R0 : ADD IN RUN-TIME	OFFSET
1139 004030 010012 MDY R0, (R2) : store	
1140 004032 010462 000002 MDV R4,2(R2) ; store status tor	•

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 36 TEST 16. A/D DONE INTERRUPT

1142 1143 004036 1144 004040 1145 004044 1146 004046 1147 004050 1148 004052 1149 1150 1151	152711 106403 000240 106404 142711	000100	; ; <del>******</del> *	SCOPE BISB MTPS NOP MTPS BICB	#100, (R1) R3 R4 #100, (R1)	; declare loop point ; enable interrupts ; enable CPU interrupts ; stall time ; turn off CPU ; clear enable bit
1151			;	Error C	ode 34 - no i	nterrupt on A/D DONE
1153			;			
1154			; ***			
1156 004056				ERROR	34	; report error
1157 004050	000404		_	BR	7\$	; can't continue
1158 004062	062706	000004	; 5\$	ADD	#4, SP	; adjust stark
1160 004066	142711	000100		BICB	#100, (R1)	; clear enable bit
1161			i			
1162 004072			7\$:	DCLEAR	6\$,8\$	; clear done bit
1164			;	CVII		
			· · · · · · · · · · · · · · · · · · ·			

•

1166						SBITL	Test 17: DMA	logic
1167								
1168					; This	test ver	ifies that the	DMA logic is cycling
1169					; prope	rly. Thi	s test does no	t check the actual
1170					; trans	ferred d	ata.	
11/1					3			
11/2	004104	010701	000540		; 766747	MOUL	A#0.000 04	
1173	004106	013701	000542		1E5117:	MOV	CHURASE, R1	i get address
11/4	00411	013702	000544			MUV	CHVECTUR, R2	; get vector
11/5	004118	004/6/	174362			CALL	LSETOP	<pre>setup A/D section</pre>
11/6	004122	012/03	177000				#-1000, R3	i get word count
11//	004126					RELMUV	#DMABUE, R4	; get buffer address
	004120	010704	0000000			MUV		I MUVE PC TO R4
	004130	062704	0000000			ADD	#DMABUF , R4	ADD IN RUN-TIME OFFSET
1178	004134	005011				DCLEAR	25,45	; clear done
11/7	004146	005011	00054/				(R1)	; clear board
1100	004150	013700	000546				WHUELAY, KU	; wait
1101	004154	077001			1			; 100p
1102	004130				<b>0</b>		07,87 4104 DO	; clear done
1100	004170	010700			34:	MOU	#13\$;RU	i get ISR address
	004170	010700	000122					MOVE PC TO RO
1104	004172	002/00	000132				#13 <b>%~.;KQ</b>	ADD IN RUN-TIME OFFSET
1104	004178	010012	000340	000000		MOU	RU, (RE)	; store
1105	004200	012/02	000340	000002			WPR// el(Ral)	; store status too
1100	004208	010341	000010			SCUPE.	00.00/043	; declare loop point
1107	004210	010361	000010			MOU	R3, 10(R1)	i load DMWCR
1100	004214	010481	000012				R4,12(R1)	I LOAD DMCAR
1100	004222	012700	000100			MOU	104,124	i clear done
1191	004234	010011	000100			MOU		i load preset
1197	004230	110744	000005	000004			RU; (R1) AE ((D4)	; set INT. ENB bit
1192	004240	116./01	000005	000008			#J,6(K1)	SET UMA ENB. bit
1194	004250	012705	000000			SCUFE.	#0 DE	; loop point
1195	004254	106405	00000			MTDC	TU, KJ 05	; setup to enable interrupt
1194	004254	105311				TNCB	RU (D1)	i enable CPU interrupts
11/0	007200	IUJEII				TINCD	(41)	; start transfer process

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 38 TEST 17: DMA LOGIC

1199			i 	400	40/04 > 05	1 204102	
1200 004	260 016105	000010	35:	MUV	10(81),85	i sample DMWCR	
1201 004	264 005705			151	RD	; end of range?	
1202 004	266 001411			BEQ	<b>9\$</b>	; yes - wait for EOR	
1203 004	270 013700	000546		MOV	e#DELAY, RO	; wait	
1204 004	274 077001		7\$:	SOB	R0,7\$		
1205 004	276 016100	000010		MOV	10(R1),RO	; sample DMWCR	
1206 004	302 020005			CMP	RO, R5	; any transfers?	
1207 004	304 001365			BNE	5\$	; yes — continue	
1208			i				
1209			3 教室在家族家族的教堂家家家家家家家家家家家家家家家家家家家家家家家家家家家家家家家家家				
1210			;				
1211			;	Error (	Code 35 - DMA f	ailing to cycle	
1212			;				
1213			; ****	*****	****	*****	
1214			;				
1215 004	306			ERROR	35	; remort error	
1216 004	310 000442			BR	25\$	; can't continue	
1217			;				
1218 004	312 013700	000546	<b>9</b> \$:	MOV	@#DELAY, RO	; wait one more cucle	
1219 004	316 077001		115:	SOB	R0, 11\$		
1220							
1221				******	*****	******	
1222							
1223				Error (	Code 36 - No EC	NR intermunt	
1224							
1225				*******	*****	*****	
1226			1				
1227			•				
1229 004	220			60000	74	· nerest enner	
1000 004	323 000435			DO	00 75¢	· · · · · · · · · · · · · · · · · · ·	
1227 004	JEE 000433			אט	<i>€</i> J¥	) can't continué	

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 39 TEST 17. DMA LOGIC

1231 1232 1233 1234 1235	004324 004330 0043 <b>34</b>	062706 005761 001402	000004 000010	; 13\$: ;	ADD TST BEG	#4,5P 10(R1) 15\$	; adjust stack ; DMAWCR=O ; yes - skip error		
1237 1238 1239 1240				3 3 3	; ; Error Code 37 - EOR interrupt without ; DMWCR = 0000				
1241 1242 1243 1244	004336 0043 <b>40</b>	000426		; <del>***</del> *	******** ERROR BR	**************************************	<pre>************************************</pre>		
1245 1246 1247	004342	016105	000012	; 15\$:	MOV RELMOV	12(R1),R5 #DMABUF,R0 PC.R0	; check DMCAR ; get buffer address ; MOVE PC TO PO		
1248 1249	004350 004354 004354	062700 020005 001001	0000000		ADD CMP BNE	#DMABUF,RO RO,R5 21\$	; ADD IN RUN-TIME OFFSET ; correct? ; yes - skip error		
1250 1251 1252 1253				; ; ###################################					
1254 1255 1256	004240			; ; <del>***</del> *	*********	*********	********		

1

,
DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 40 TEST 17: DMA LOGIC

1259 1260 004362 004362 004364 1261 004370 1262 004374 1263 004376	010700 062700 062700 020005 001401	000000C 002000		; 21\$:	RELMOV MOV ADD ADD CMP BEG	#DMABUF, RO PC, RO #DMABUF-, , RO #2000, RO RO, R5 23\$	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	check ending address MOVE PC TO RO ADD IN RUN-TIME OFFSET make number true check it out lump
1744	001401							5 - ····
1204					******	****		****
1203				;				
1200					Error C	nde 41 - DMA fa	ile.	d to ston at end
120/					21101 0	of DMA	tr.	ansfer
1200				,		57 214		
1270					********	****	***	****
1270				,				
1272 004400				•	FRROR	41	;	report error
1272 004400				:	2			
1274 004402	016100	000006		235:	MOV	6(R1), R0	;	read DMACSR
1275 004406	032700	000100			BIT	#100, RO	;	error bit clear?
1276 004412	001401				BEQ	25\$	į	ues — all done
1277				j j				<b>,</b>
1278				; ****	******	*****	***	****
1279				;				
1280				;	Error C	ode 42 - Error	bit	set during
1281				;		DMA tr	ans	fer
1282				;				
1283				; ****	*******	*****		****
1284				3				
1285 004414					ERROR	42	i	report error
1286				i				-
1287 004416	012711	000000		25\$:	MOV	#0,(R1)	ï	clear CSR
1288 004422	012761	000000	000006		MOV	#0,6(R1)	i	clear DMACSR
1289 004430					EXIT		;	all done

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 41 TEST 20: DMA BURST AND SEMI-BURST TEST

.

1291						. SBTTL	Test 20: DM	A burst	; and semi-burst test
1292					<i>i</i>				
1293					; [h15	test che	cks the operation	ation	of DMA DUIST
1294					; and s	emi-bors	t, modes of o	peratio	in.
1295					i				
1296					; TEOTOO	MD11	AND 405 04		
1297 00	)4437	013/01	000542		IE8120:	MUV	GARADE' KI	i	get base address
1298 00	)4436	013/02	000544				WHVECTUR, R2	;	get vector address
1299 00	4442					DCLEAR	2\$,4\$	;	clear the done bit
1300 00	4454	004767	174224			CALL	LSETUP	;	setup A/D section
1301 00	4460	012700	000000			MOV	#0, R0	;	setup datum
1302 00	4464	112761	000053	000001		MOVB	#53,1(R1)	;	write starting address
1303 00	4472	112761	000000	000005		MOVB	#0,5(R1)	3	write pointer
1304 00	4500	112761	000063	000001		MOVB	#63,1(R1)	i	write ending address
1305 00	4506	112761	000017	000005		MOVB	#17,5(R1)	i	write end pointer
1306 <b>0</b> 0	4514	112761	000005	000001		MOVB	#5,1(R1)	i	write ram command
1307 00	4522	012703	000050			MOV	#20, R3	;	setup counter
1308 00	4526	110061	000004		1\$:	MOVB	RO,4(R1)	;	write address datum
1309 00	4532	005200				INC	RO	;	bump datum
1310 00	4534	077304				SOB	R3,1\$	;	decrement counter and loop
1311					;				
1312 00	4536	012703	177000			MOV	#-1000, R3	i	load word count
1313 00	4542					RELMOV	#DMABUF, R4	i	load address
00	4542	010704				MOV	PC,R4	;	MOVE PC TO R4
00	4544	062704	000000C			ADD	#DMABUER4	4;	ADD IN RUN-TIME OFFSET
1314 00	4550	112761	000005	000006		MOVB	#5,6(R1)	;	program burst mode
1315 00	4556	012711	000100			MOV	#100,(R1)	;	setup CSR for interrupt
1316 00	4562	010461	000012			MOV	R4,12(R1)	;	program DMCAR
1317 00	4566	010361	000010			MOV	R3, 10(R1)	;	program DMAWCR
1318 00	4572					RELMOV	#5\$,RQ	;	get interrupt routine
00	4572	010700				MOV	PC, RO	;	MOVE PC TO RO
00	4574	062700	000030			ADD	#5\$~.,RO	;	ADD IN RUN-TIME OFFSET
1319 00	4600	010012				MOV	RO, (R2)		store it
1320 00	4602	012762	000340	000002		MOV	#PR7,2(R2)		program prioritu
1321 00	4610	012700	000000			MOV	#0, R0		load prioritu
1322 00	4614	005211				INC	(R1)	1	trigger board
1323 00	4616	106400				MTPS	RO	1	do it
1324								,	
1325									
					-				

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 42 TEST 20: DMA BURST AND SEMI-BURST TEST

1328   ,	
1329 004820 000001 3* WHT ; dait for interrupt   1330 004622 000776 BR 3* ; loop   1331 ; ; ;   1332 004624 062706 000004 5*: ADD #4, SP ; adjust the stack   1333 004630 005761 000010 TST 10(R1) ; check dmawcr   1334 004634 001402 BEQ 7* ; branch if zero	
1330 004822 000778 bk 00 1.00p   1331 ;   1332 004624 062706 000004 5%: ADD #4, SP ; adjust the stack   1333 004630 005761 000010 TST 10(R1) ; check dmawcr   1334 004634 001402 BEQ 7% ; branch if zero	
1331   1331     1332 004624 062706 000004   5%:   ADD   #4, SP   ; adjust the stack     1333 004630 005761 000010   TST   10(R1)   ; check dmawcr     1334 004634 001402   BEQ   7%   ; branch if zero	
1333 004630 005761 000010 TST 10(R1) ; check dmawcr   1334 004634 001402 BEQ 7\$ ; branch if zero	
1334 004634 001402 BEQ 7\$ ; branch if zero	
1336 ; **********************************	
1337 i	
1338 ; Error Code 43 - DMA interrupt DMAWCR not	
1339 ; zero.	
1340 ;	
1341 ; ***********************************	
1342 ;	
1343 004636 ERROR 43 ; report error	
1344 004640 000505 BR 27\$ ; #xit	
1345	
1346 004642 7%: DCLEAR 6%,8% ; clear the done bit	
1347 004654 012761 000000 000006 MUV #0,6(R1) ; clear DMA done	
1348 004662 004767 174074 CALL MXRS1 ; call reset mux routine	
1350 004672 RELNUV WDMABOF,R4 ; DUTTET POINTET	
004674 062704 000000C ADD WDMABOFK4 / ADD IN KON-TIME UFFSET	
1351 004/00 010381 000010 MOV R3,10(R1) , 1020 DHMCR .	
1352 004/04 010461 000012 FIOV R4,12(R1) ; 1000 Dimona	
1333 004/10 112/81 000011 000006 PIOVE WITCHT? ; set sent bits mode	
004770 047700 000120 ADD #255 80 . ADD IN RUN-TIME DEESET	
1355 004724 010720 000340 MOV #PR7. RO : load prioritu	
1355 004732 010062 MOV 80.2(82) ; store it	
1358 004736 012711 000100 MDV #100, (R1) ; enable interrupts	
1359 004742 016102 000010 MDY 10(R1),R2 ; load pointer	
1360 004746 012703 000037 MOV #37,R3 ; load counter	
1361 004752 005000 CLR RO ; load priority	
1362 004754 106400 MTPS RO ; enable interrupts	

T3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 43 EST 20. DMA BURST AND SEMI-BURST TEST

1364 . (R1) 1365 004756 005211 13\$: INC ; start the board 012704 000040 15\$: MOV #40, R4 ; load counter 1366 004760 @#DELAY, RO 013700 17\$: MOV ; load delay value 1367 004764 000546 19\$: SOB RO, 19\$ ; 100p 1368 004770 077001 1369 004772 077404 SOB R4, 17\$ ; wait for channel scan 1370 ÷ ADD #20, R2 ; adjust the pointer 1371 004774 062702 000020 1372 005000 MOV 10(R1), RO 016100 000010 ; get the word count 1373 005004 074200 XOR R2, R0 ; check it out BEQ 21\$ ; loop no error 1374 005006 001402 1375 ÷ 1376 \*\*\*\*\*\*\*\*\*\*\* . \*\*\*\* 1377 ; 1378 Error Code 44 - Error in DMAWCR 1 1379 1380 i 1381 ï 1382 005010 ERROR 44, REG ; report error 1383 ï 1384 005014 005303 21\$: DEC RЭ ; decrement the counter 1385 005016 001357 BNE 13\$ ; 100p 1386 ; 1387 005020 005211 INC (R1) trigger conversion 1388 005022 005000 CLR RO ; set max delau 1389 005024 077001 23\$: SOB RO, 23# ; wait MOV 1390 005026 012700 000340 #PR7, RO shut down interrupts 1391 005032 106400 MTPS RO ; do it 1392 1393 1 \* 1394 ï 1395 Error Code 45 - No interrupt when DMAWCR 1 1396 Zero 1397 1398 1 \*\*\*\*\*\* 1399 ; ERROR 45 1400 005034 ; report error 1401 005036 000406 BR 27\$ ; leave 1402 1 1403 1 25\$: 1404 005040 062706 000004 ADD #4, SP ; adjust the stack 1405 005044 016100 000010 MOV 10(R1), RO ; get word count BEQ 1406 005050 001401 27\$ ; if zero leave 1407 . 1408 \* 1409 . 1410 i Error Code 46 - DMAWCR not zero 1411 1412 1 \*\*\*\*\*\*\*\*\*\*\* 1413 ï 1414 005052 ERROR 46 ; report error 1415 i 1416 1417 005054 012761 000000 000006 27\$ MOV #0,6(R1) ; clear DMACSR 1418 005062 012711 000000 MOV #0,(R1) ; clear CSR 1419 005066 EXIT ; all done leave . ....

D13362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 44 TEST 21: DMA DATA TRANSFER

1422					SBTTL	Test 21: DMA (	lata	transfer
1423				;				
1424				; This	test ver	ifies that the	DMA	logic is actually
1425				; trans	ferring	data into memor	ry.	
1426				7				
1427				i				
1428	005070	013701	000542	TEST21:	MOV	@#BASE, R1	;	get address
1429	005074	013702	000544		MOV	@#VECTOR, R2	;	get vector
1430	005100	004767	173600		CALL	LSETUP	j	setup A/D section
1431	005104				DCLEAR	2\$,4\$	i	clear the done bit
1432	005116	013700	000546		MOV	@#DELAY, RO	;	wait
1433	005122	077001		1\$:	SOB	RO, 1\$		
1434	005124	012703	000004		MOV	#4,R3	;	set # of iterations
1435	005130	005005			CLR	R5	j	clear average
1436	005132				SCOPE		,	loop point
1437	005134	105211		3\$:	INCB	(R1)	;	trigger conversion
1438	005136	013700	000546		MOV	@#DELAY, RO	į	wait for A/D DONE
1439	005142	077001		5\$:	SOB	RO, 5\$		
1440	005144	105711		•••	TSTB	(R1)	;	set?
1441	005146	100402			BMI	7\$		ues - skin error
1442				;	2		-	
1443					******	***	****	*****
1444								
1445					ETTOT C	ode $4/ - A/0 D($	DNE I	nit not set
1446								
1447					******	*****	****	*****
1448				1				
1449	005150			•	FRROR	47	:	report error
1450	005152	000530			BR	316		avit
1451	000102	000000			BIC	0.+	•	C A 1 V
1452	005154	066105	000002	7 <b>4</b> .	400	2(81).85		add in data
1453	005160	077313			SOB	83.34		net more data
1454	005162	006205			AG8	R5, 0+	,	divide ku A
1455	005164	006205			ASP	85		for averane
1456	005166	005105			COM	05	,	complement
1457	000100	000100			*****		,	Comp Temen c
1458	005170	062705	000040	,		#40.85		force algorithm
1459	000170	002/00	000040		*****	*****	•	torce argurithm
1460	005174			,	RELMOV	#DMARUE. R3		init transfor area
- 100	005174	010703			MOV	PC. R3	,	MOVE PC TO 93
	005174	062703	2000000		ADD	#DMARUE P2		AND IN PUN_TIME DEEPET
1461	005202	012704	002000		MOV	#2000. RA	,	number of words
1462	005204	010523	000000	94.	MOV	#2000/114 P5. (P3)+		load data
1447	005210	077402		7₩.	508	DA OC		loan wetil deen
1-03	UUUEIU	0// 402			300	15.477平	1	loop untli gone

I.

t

DI3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 45 TEST 21. DMA DATA TRANSFER

1465	5				i		#-400 10/D1)		
1468	005212	012761	177400	000010			#-400, 10(R1)		IDAG DHWCK
1467	005220					MOU		<b>ن</b>	get puffer address Nour do to do
	005220	010700						•	NUVE PL IU RU
	005222	062700	0000000			ADD	#DMABUF	÷	ADD IN RUN-TIME UFFSET
1468	005226	062700	000400			ADD	#400, R0	÷	add in offset
1469	005232	010061	000012			MUV	R0, 12(R1)	i	load DMCAR
1470	005236	112711	000100			MOVB	#100, (R1)	;	set INT. ENB. bit
1471	005242	112761	000005	000006		MOVB	#5,6(R1)	i	set DMA burst enb. bit
1472	005250					RELMOV	#13\$,RO	;	get ISR address
	005250	010700				MOV	PC, RO	÷	MOVE PC TO RO
	005252	062700	000032			ADD	#13\$~.,RO	i	ADD IN RUN-TIME OFFSET
1473	005256	010012				MOV	RO, (R2)	i	store
1474	005260	012762	000340	000002		MOV	#PR7,2(R2)	;	store status too
1475	005265					SCOPE		;	loop point
1476	005270	012700	000000			MOV	#0, R0	;	setup to enable interrupts
1477	005274	106400				MTPS	RO	;	enable CPU interrupts
1478	005276	105211				INCB	(R1)	i	start transfer
1479	005300	000001			11\$:	WAIT		;	wait for interrupt
1480	005302	000776				BR	11\$	;	hang until received
1481					;				·, ······
1482					; inte	rrupt and	error check s	ub-r	outine
1483					3				
1484	005304	016100	000010		13\$	MOV	10(R1), R0	;	check dmawr
1485	005310	001402				BEQ	15\$		ok continue on
1486							*****	****	*****
1487									
1488					,	Error C	ode 50 - Ennon	in	
1489								0 00	
1407					,		DUINWO	n nu	t Zero
1401					• • • • • • • •				
1471					• • • • • • •	******	*******	***	****************
1472	005010				•	CD000			• · · · · · · · · · · · · · · · · · · ·
147.3	002315					ERRUR	50, DHAERH	;	report error
1494					;				
1495	005316	062706	000004		154:	ADD	#4, SP	i	adjust stack
1496	005322					RELMOV	#DMABUF, R3	i	check low buffer
	005322	010703				MOV	PC, R3	i	MOVE PC TO R3
	005324	062703	0000000			ADD	#DMABUF,R3	;	ADD IN RUN-TIME OFFSET
1497	005330	012704	000300			MOV	#300, R4	ì	(16000 to 16600)
1498	005334	022305			21\$:	CMP	(R3)+, <b>R5</b>	;	A/D data?
1499	005336	001001	•			BNE	23\$	3	yes — exit loop
1500	005340	077403				SOB	R4, 21\$	i	no, check rest of buffer

1502				;			
1503	005342			236	REL MOV	#DMABUE. RO	; get huffer address
1304	005342	010700		2071	MOV	PC, RO	i MOVE PC TO RO
	005344	062700	0000000		ADD	#DMABUE- RO	ADD IN RUN-TIME OFFSET
1505	005350	062700	000402		ADD	#402, RO	i add in offset
1506	005354	020003			CMP	RO, R3	; correct first word?
1507	005356	001403			BEQ	25\$	; ues - skip error
1508	000000	001.00		,			
1509				; ****	******	****	****
1510				;			
1511				1	Error C	ode 51 - Error	in DMA transfer,
1512				1		starti	ng location
1513				;			
1514				; ****	******	****	*****
1515				;			
1516	005360				ERROR	51, DMAERR	; report error
1517	005364	000423			BR	31\$	
1518				i			
1519	005366			25\$:	RELMOV	#DMABUF, R3	; get buffer address
	005366	010703			MOV	PC, R3	; MOVE PC TO R3
	005370	062703	000000C		ADD	#DMABUF , R3	; ADD IN RUN-TIME OFFSET
1520	005374	062703	000400		ADD	#400, R3	; add in offset
1521				<b>1</b> 1			i check rest of buffer
1.522	005400	012704	000500		MOV	#500, R4	; finish rest of buffer
1523	005404	022305		27\$:	CMP	(R3)+, R5	; A/D data?
1524	005406	001401			BEQ	29\$	/ no - exit loop
1525	005410	077403			SOB	R4, 27\$	; check rest of buffer
1526	005412			29\$:	RELMOV	#DMABUF, RO	; get buffer address
	005412	010700			MOV	PC, RO	I MOVE PC TO RO
	005414	062700	00000C		ADD	#DMABUFRO	; ADD IN RUN-TIME OFFSET
1527	005420	062700	001402		ADD	#1402, RO	; add in offset
1528	005424	020003			CMP	RO, R3	i correct last word?
1529	005426	001402			BEG	31\$	; yes — exit
1530				;			
1531				; ****	******	*********	****
1532				i			
1533				i	Error C	ode 52 - Error	in DMA transfer,
1534				1		ending	location
1535				i			
1536				; ****	******	*****	****
1537				;			
1538	005430				ERROR	52, DMAERR	; report error
1539	005434			31\$:	EXIT		

1362 IT 22	TST-11 MODULE MACRO M1113 END OF LOGIC TESTS	03NOV-82 11:22 PAGE 47
1541		.SBTTL Test 22: end of logic tests
1542		i de la construcción de la constru
1543		; This test is present to inform the TST-11 monitor
1544		; that there are no more additional logic tests
1545		; to be executed. When the "ALL" command is used,
1546		; this test will force a return to the command
1547		; level of TST-11 when the test sequencer reaches
1548		; this test.
1549		;
1550		j -
1551	005436	TEST22: ESCAPE
1552		
1552		
1000		r

## DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 48 TEST 23: CHECK DMA TIMEOUT BIT OPERATION

1555						. SBTTL	test 23: Check	DM	A timeout bit operation
1556					j.				
1557					; This	test ch	ecks the ability	j o	f the board
1558					; to e	xecute a	error check of	а	DMA transfer
1559					; to a	non-exi	stance memoru lo	oc a	tion
1560					i				
1561	005440	013701	000542		TEST23:	MOV	@#BASE, R1	i	sets the base address
1562	005444	013702	000544			MOV	@#VECTOR, R2	i	set vector address
1563	005450	004767	173230			CALL	LSETUP	ï	init A/D section
1564	005454					RELMOV	#3\$, R0	i	sets the trap handler
	005454	010700				MOV	PC, RÖ	i	MOVE PC TO RO
	005456	0627 <b>00</b>	000126			ADD	#3\$,R0	i	ADD IN RUN-TIME OFFSET
1565	005462	010012				MOV	RO, (R2)	i	set it
1566	005464	010062	000004			MOV	RO, 4(R2)	i	set error vector
1567	005470	012762	000340	000002		MOV	#PR7,2(R2)	į	set priority
1568	005476	012762	000340	000006		MOV	#PR7,6(R2)	ì	set priority
1569	005504	010012				MOV	RO, (R2)	3	set it
1570	005506					DCLEAR	2\$, 4\$	i	clear the done bit
1571	005520	005011				CLR	(R1)	ï	clear CSR
1572	005522	012761	160000	000012		MOV	#160000,12(R1)	;	sets DMACAR
1573	005530	012761	177770	000010		MOV	#-10,10(R1)	;	sets # of transfers
1574	005536	012700	000100			MOV	#100, RO	;	interrupt enb. bit
1575	005542	110011				MOVB	RO, (R1)	i	
1576	005544	112761	000065	000006		MOVB	#65,6(R1)	3	set DMA and ext. addr. bits
1577	005552	005211				INC	(R1)	3	starts conversion
1578	005554					SCOPE		i	loop point
1579					j				
1580	005556	005000				CLR	RO	i	set max delay
1581	005560	077001			1\$:	SOB	RO, 1\$	;	waits for interrupt
1582	005562	012700	000000			MOV	#0, R0	;	set to allow interrupts
1583	005566	106400				MTPS	RÖ	i	allow interrupts
1584	005570	000240				NOP		j	window
1585	005572	012700	000340			MOV	#340, RO	;	set to stop interrupts
1586	005576	106400				MTPS	RÖ	;	shut down interrupts
1587					3				•
1588					; ****	******	*****	.**	****
1589					;				
1590					;	Error C	ode 53 - No inte	err	upt for bus
1591					;		timout	er	TOP
1592					i				
1593					; ****	*******	****	***	****
1594					;				
1595	005600					ERROR	53		
1596	005602	000425				BR	<b>9\$</b>		
1597					;				

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 49 TEST 23: CHECK DMA TIMEOUT BIT OPERATION

1600   005604   062706   000004   3\$:   ADD   #4, SP   ; adjust the stack     1601   005610   SCOPE   ; loop point     1602   005612   105761   000006   TSTB   6(R1)   ; test dma done bit     1603   005616   100401   BMI   5\$   ; if set continue     1604   ;   ;   ;   ;   ;	
1601 005610 SCOPE ; loop point   1602 005612 105761 000006 TSTB 6(R1) ; test dma done bit   1603 005616 100401 BMI 5\$ ; if set continue   1604 ;	
1602 005612 105761 000006 1518 6(R1) ; test dma done bit   1603 005616 100401 BMI 5\$ ; if set continue   1604 ;   1605 ; ;	
1603 005616 100401 BMI 3% ; 14 Set continue 1604 ; 1605 ; ###################################	
1604 i 1605 i ###################################	
	*********
1606 //	
	****
1611 005620 ERROR 54	
1613 005622 016100 000012 5\$: MOV 12(R1), R0 ; get word count	
1614 005626 022700 160002 CMP #160002, R0 ; check error address	
1615 005632 001403 BEG 7\$ ; if zero continue	
1617 ; ***********************************	****
1618 ;	
1619 ; Error Code 55 - DMAACR is at incorrect value.	
1620 ; Possible run error due to full	
1621 complement of memory.	
1622 /	
1623 ; ***********************************	*****
1624 ;	
1625 005634 ERROR 55, TU	
1626 005640 000406 BR 9\$ ; leave	
1627 3	
1628 005642 016100 000006 7\$: MOV 6(R1),R0 ; read DMACSR	
1629 005646 032700 000100 BIT #100,R0 ; test for error bit set	
1630 005652 001001 BNE 9\$ ; yes, exit test	
1631	
1632 ; ***********************************	*****
1634 ; Error Code 36 - Bus timeout error bit of DMACSR	
1033 i not set when non-existant memory	
1630 V WAS ADDressed.	
	*****
1642 005656 005011 95 CLR (R1) shut down boond	
1643 005650 105061 000006 CLRB 6(R1) , thut down DMA	
1644 005664 FXIT i lave	
1646-005666 TD: CRLF space down	
1647 005670 PRINTC < TEST WILL NOT RUN IF MEMORY >	
1649 005730 PRINTC < SIZE 256 KB OR GREATER >	
1649 005766 000207 RETURN	
1650 ;	

# DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 50 CALIBRATION INITIALIZATION

1652					SBTTL	Calibration	initi	alization
1653				i				
1654				; The f	ollowing	routines per	form	initializ <b>a</b> tion
1655				; funct	ions for	some of the	calib	ration tests.
1656				j				
1657				i				
1658	005770	004767	000600	GETCH:	CALL	MCINIT	i	init mux. ram
1659	005774				PUSH	R1	i	sa∨e pointer
1660	005776				RELMOV	#CHNM1,R1	;	load pointer
	005776	010701			MOV	PC,R1	i	MOVE PC TO R1
	006000	062701	000474		ADD	#CHNM1−.,R1	i	ADD IN RUN-TIME OFFSET
1661	006004	004767	000162		CALL	CHAN	i	get data
1662	006010				POP	R1	i	restore pointer
1663	006012	010002			MOV	RO, R2	;	set data
1664	006014	005003			CLR	R3	;	init gain
1665	006016	105737	000540		TSTB	e#swr	,	check for PG
1666	009055	100002			BPL	1\$	;	no PG
1667	006024	004767	000234		CALL	GAIN	i	get gain bits
1668	006030	004767	000624	1\$:	CALL	CHSTUP	i	set channel
1669	006034	004767	000304		CALL	MODE	i	get mode bits
1670	006040				DCLEAR	2\$,4\$	;	clear DONE
1671	006052	005011			CLR	(R1)	,	clear board
1672	006054	105061	000006		CLRB	6(R1)	j	clear DMACSR
1673	<b>00</b> 60 <b>60</b>	000207			RETURN			
1674				i				
1675	006062	004767	000506	GETCH1:	CALL	MCINIT	;	init mux. ram
1676	<b>00</b> 60 <b>66</b>				PUSH	R1	;	save pointer
1677	006070				RELMOV	#CHNM25 R1	i	load pointer
	006070	010701			MOV	PC, R1	i	MOVE PC TO R1
	006072	062701	000414		ADD	#CHNM2 , R1	3	ADD IN RUN-TIME OFFSET
1678	006076	004767	000070		CALL	CHAN	;	get data
1679	006102	000300			SWAB	RO	i	position
1680	006104	010002			MOV	RO, R2	i	5 a v'e
1681	006106				RELMOV	#CHNI13, R1	3	load pointer
	00610 <b>6</b>	010701			MOV	PC,R1	i	MOVE PC TO R1
	006110	062701	000421		ADD	#CHNM3,R1	;	ADD IN RUN-TIME OFFSET
1682	006114	00 <b>4767</b>	000052		CALL	CHAN	i	get data
1683	006120				POP	R1	i	restore pointer
1684	006122	074002			XOR	RO, R2	i	add in ending channel
1685	006124	005003			CLR	RJ	į	init gain
1686	006126	105737	000540		TSTB	@#SWR	;	check for PG
1687	006132	100002			BPL	1\$	i	no PG
1688	006134	004767	000124		CALL	GAIN	;	get gain bits
1689	006140	004767	000662	1\$:	CALL	CSTUP3	;	set channel
1690	006144	0047 <b>67</b>	000174		CALL	MODE	3	get mode bits
1691	006150				DCLEAR	25,45	i	clear DONE
1692	006162	005011			CLR	(81)	i	clear board
1693	006164	105061	000006		CLRB	6(KI)	i	clear DMACSR
1674	006170	000207			RETURN			
1675								

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 51 CALIBRATION INITIALIZATION

1697				i			
1698	<b>0</b> 0617⊇			CHAN:	PUSH	R1	; save pointer
1699	006174				PRINTS		; output prompt
1700	006176				GETOCT		; get value
1701	006200	103423			BCS	1\$	; CR at end - cont.
1702	006202				PRINTC	<enter an="" octal<="" td=""><td>channel address&gt;</td></enter>	channel address>
1703	006244				POP	R1	; restore pointer
1704	006246	000751			BR	CHAN	; tru again
1705				:			
1706	006250	013700	000514	1 %	MOV	Ø#ODTACC, RO	; net value
1707	004254	042700	177700	• • ·	BIC	#177700. RO	: clear worder hite
1700	006204	042/00	177700			B1	· clear opper bits
1700	006260	000007			DETUDN	R1	, adjust the stack
1707	000202	000±07		_	RETORN		s return
1710				;			
1/11				1			
1/12	006264			GAIN	PRINI	<gain bits?=""></gain>	; query gain bits
1713	006305				GETOCT		; get value
1714	006304	103412			BCS	1\$	; CR at end continue
1715	006306				PRINTC	<enter o-3<="" td="" value=""><td>3&gt;</td></enter>	3>
1716	006330	00 <b>0755</b>			BR	GAIN	; 100p
1717	006332	013703	000514	1\$:	MOV	@#DDTACC/R3	; get value
1718	006336	042703	177774		BIC	#177774,R3	; clear bits
1719	006342	000207			RETURN		: leave
1720	0000.1	000207					, 10010
1721							
1777	004744			MODE	ODINT	(Mode bits) >	· · ··································
1700	006344			HODE.	ACTORT	Chode Dits? >	· output prompt
1704	000302	100400			BCC		j get value
1/24	006364	103420			805		; CK at end - cont.
1/20	006366				PRINIC	Center an octal	byte value.>
1/26	006424	000747			RK	MODE	; loop till answer correct
1727				1			
1728	006426	013702	000514	1\$:	MOV	@#DDTACC,R2	; get value
1729	006432	042702	177400		BIC	#177400,R2	; clear high byte,RO
1730	006436	000207			RETURN		; return
1731				i			
1732	006440			ERRBT:	CRLF		
1733	006442				PRINT	<pre><error bit="" is="" pre="" s<=""></error></pre>	et>
1734	006466	012711	000000		MOV	#0, (R1)	; clear error bit
1735	006472	000207			RETURN		: return
1736				1			, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
1737			NETST	<b>BIN</b>			
1738	006474	CUNMI	ACC 17	"Chappel?"			
1770	004504	CUNMO	ACCIZ	UCAssains shiss	-12 "		
1740	004521	CLINING,	ACCIZ	Bradina akarant			
1740	000331	CHINE 3	. MOLIZ	Ending channel	f		
1741	000225	SUPP	ASUIZ	"Semi Durst mod	e		
1742			LVEN				
1/43					LIST	BIN	
1/44				i			
1745				į			

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 52 CALIBRATION INITIALIZATION

1747					:				
1747	4574	013701	000542		MCINIT	MOV	@#BASE, R1	i	load base address
1748 000	4400	004767	172062			CALL	PTRINC	;	init, pointer chip
1750 000	6600	112761	000053	000001		MOVB	#53,1(R1)		load first address
1751 000	4413	112761	000000	000001		MOVB	#0.5(R1)		load beginning address
1757 000	4470	112/01	0000063	000000		MOVB	#63.1(R1)		load last address
1752 000	002V 4476	112/01	0000000	000001		MOVE	#128 5(R1)		load it
1753 000	0020 44 <b>34</b>	112/01	000200	000005		MOVD	#2400. (R1)		write mux memory
1754 000	6634 44 <b>6</b>	012/11	002400			MOV	#128 .83		load counter
1755 000		012/03	0002:00				#120: / KS	,	load channel datum
1758 000	0044 ( / # /	110041	000004		1.4	MOUR	80.4(81)		write channel data
1757 000	0040 4157	110081	000004		1 7.	TNC	80		humn channel data
1758 000	00 J&C // C/A	003200				500	D 3. 1 4.		decrement counter and loop
1739 000		077304				DETHON	(3) I <del>-</del>		setupp
	0030	000207				RETORN		'	recorn
1/61									
1/62						MOU	83.80		ancition coin
1763 008	5660	010300			CHSTOP:		R3, RU		position gain
1764 008	5662	000300				SWAD			position dits
1765 008	6664	006200				ASR	RU	1	
1766 008	6666	006200				ASR	RO	,	
1767 008	6670	150200				BISB		1	add in channel
1768 008	6672	112761	000053	000001		MOVB	#53,1(R1)	;	load first address
1769 004	6700	110261	000005			MOVB	R2, 5(R1)	i	load beginning address
1770 000	6704	112761	000063	000001		MOVB	#63,1(R1)	i	load last address
1771 000	6712	110261	000005			MOVB	R2, 5(R1)	;	load it
1772 000	6716	012711	002400			MOV	#2400, (R1)	i	write mux memory
1773 000	6722	110061	000004			MOVB	RO, 4(R1)	1	load gain
1774 000	6726	004767	172044			CALL	MUXLD	i	load mux channel
1775 00	6732	000207				RETURN		i	return
1776					\$				
1777					;				
1778 00	6734	010300			CSTUP2:	MOV	R3, R0	i	position gain
1779 00	6736					PUSH	R3	i	save data
1780 00	67 <b>40</b>	000300				SWAB	RO	i	position bits
1781 00	6742	006200				ASR	RO	ì	
1782 00	6744	006200				ASR	RO	;	
1783 00	6746	150200				BISB	R2, R0	i	add in channel
1784 000	6750	112761	000053	000001		MOVB	#53,1(R1)	÷	load first address
1785 000	67 <b>56</b>	112761	000000	000005		MOVB	#0,5(R1)	i	load beginning address
1786 000	6764	112761	000063	000001		MOVB	#63,1(R1)	i	load last address
1787 006	6772	112761	000007	000005		MOVB	#7,5(R1)	3	load it
1788 007	70 <b>00</b>	012711	002400			MOV	#2400,(R1)	į	write mux memory
1789 007	70 <b>04</b>	012703	000010			MOV	#10,R3	ï	load counter
1790 007	7010	110061	000004		2\$:	MOVB	RO,4(R1)	ï	load gain
1791 007	7014	077303				SOB	R3, 2\$	;	loop to load
1792 007	7016	004767	171754			CALL	MUXLD	i	load mux channel
1793 007	7022					POP	R3	i	r@store gain data
1794 007	7024	000207				RETURN		;	r@turn
1795					;				

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 53 CALIBRATION INITIALIZATION

1797					i				
1798					;				
1799	007026	010200			CSTUP3:	MUV	R2, R0	i	get starting address
1800	007030	000300				SWAB	RO	i	position it
1801	007032	112761	000053	000001		MOVB	#53,1(R1)	i	load first address
1802	007040	110061	000005			MOVB	RO, 5(R1)	j	load beginning address
1803	007044	010200				MOV	R2, R0	i	position last address
1804	007046	112761	000063	000001		MOVB	#63,1(R1)	i	load last address
1805	007054	110061	000005			MOVB	RO, 5(R1)	3	load it
1806	007060					PUSH	R4	i	save data
1807	007062	010204				MOV	R2, R4	;	position channels
1808	007064	000304				SWAB	R4	į	position channels
1809	007066	042704	177700			BIC	#177700, R4	3	clear unwanted bits
1810	007072	010300				MOV	R3, R0	;	position gain
1811	007074	000300				SWAB	RO	÷	position bits
1812	007076	006200				ASR	RO	;	
1813	007100	006200				ASR	RÔ	i	
1814	007102	074400				XOR	R4, R0	į	add in channel
1815	007104	012711	002400			MOV	#2400,(R1)	3	write mux memory
1816	007110	110061	000004		1\$:	MOVB	RO,4(R1)	i	load gain
1817	007114	120402				CMPB	R4, R2	i	check for last channel
1818	007116	001403				BEQ	2\$	;	leave
1819	007120	005200				INC	RO	j.	bump next channel
1820	007122	005204				INC	R4	;	bump channel address
1821	007124	000771				BR	1\$	;	1000
1822	007126	004767	171644		24:	CALL	MUXLD	;	load mux channel
1823	007132					POP	R4	j	restore data
1824	007134	000207				RETURN			return
1825	-				3				
1826					;				

1828					SBTTL	Test 24: A/D	Cali	bration
1829				i				
1830				; This	test acc	epts a channel	add	ress from the user
1831				; and d	isplays	the data from	that	channel continuously.
1832				;				
1833				3				
1834 007136				TEST24:	PRINTC	<pre><a calibrat<="" d="" pre=""></a></pre>	ion>	
1835 007160	004767	176604			CALL	GETCH	i	get channel address
1836 007164					KBEXIT		j	set up keyboard
1837 007166	032702	000010			BIT	#10, R2	;	external?
1838 007172	001002				BNE	1\$	j,	yes — no start bit
1839 007174	052702	000001			BIS	#1,R2	i	set start bit
1840 007200	112704	000010		1\$:	MOVB	#10,R4	j	line counter
1841 007204					CRLF			
1842 007206	110211			3\$:	MOVB	R2, (R1)	;	start conversion
1843 007210	105711			5\$:	TSTB	(R1)	;	wait for DONE
1844 007212	100376				BPL	5\$		
1845 007214	016100	000002			MOV	2(R1),R0	i	get data
1846 007220					OCT16		į	display
1847 007222	005711				TST	(R1)	į	error bit set?
1848 007224	100013				BPL	7\$	i	no - skip
1849 007226	112700	000105	•		MOVB	# 'E, RO	j	print 'E'
1850 007232					TTYOUT			
1851 007234	005237	000526			INC	@#ERRCNT	i	increment count
1852 007240	001005				BNE	7\$	i	no overflow
1853 007242	012737	177777	000526		MOV	#-1, @#ERRCNT		
1854 007250	012711	000000			MOV	#O,(R1)	;	clear error bit
1855 007254	105304			7\$:	DECB	R4	i	line over?
1856 007256	001750				BEQ	1\$	;	yes — new line
1857 007260					ТАВ			
1858 007262	000751				BR	34	i	next conversion
1859				j.				

· ·

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 55 TEST 25: A/D DATA DISPLAY UNDER DMA

1861						SBTTL	Test 25: A/D da	ta	display under DMA			
1862					;							
1863					; This test allows the user to actually check the							
1864					; A/D data acquired at high speed and ${ar t}$ ransferred							
1865					; direc	tly into	memory.					
1866					;	-						
1867					;							
1868	007254				TEST25:	PRINTC	<a d="" data="" displ<="" td=""><td>ay</td><td>under DMA&gt;</td></a>	ay	under DMA>			
1869	007322	004767	176442			CALL	GETCH	i	get channel address			
1870	007326	013703	000544			MOV	@#VECTOR, R3	÷	get vector address			
1871	007332					RELMOV	#9\$, RO	i	get ISR address			
	007332	010700				MOV	PC, RO	i	MOVE PC TO RO			
	007334	062700	000126			ADD	#9\$~.,RO	i	ADD IN RUN-TIME OFFSET			
1872	0073 <b>40</b>	010013				MOV	RO, (R3)	i	store			
1873	007342				1\$:	PRINT	<pre><filling buffer<="" pre=""></filling></pre>	•••••	.>			
1874	007366					DCLEAR	2\$,4\$	i	clear the done bit			
1875	007400					RELMOV	#DMABUF, RO	i	load DMCAR			
	007400	010700				MOV	PC, RO	÷	MOVE PC TO RO			
	007402	062700	0000000			ADD	#DMABUF , RO	i	ADD IN RUN-TIME OFFSET			
1876	007406	010061	000012			MOV	RO, 12(R1)	i	load DMCAR			
1877	007412	012761	177000	000010		MOV	#-1000,10(R1)	į	load DMWCR			
1878	007420	032702	000010			BIT	#10,R2	i	test for external trig			
1879	007424	001404		1		BEQ	3\$	i	no ext. trig.			
1880	007426	112761	000011	900006		MOVB	#11,6(R1)	i	set semi burst bits			
1881	007434	000405				BR	5\$	i	continue on			
1882	007436	052702	000001		3\$:	BIS	#1,R2	i	turn on start bit			
1883	007442	112761	000005	000006		MOVB	#5,6(R1)	j	turn on dma			
1884	007450	052702	000100		5\$:	BIS	#100, R2	i	set int. enb. bit			
1885	007454	110211				MOVB	R2, (R1)	i	load mode bits			
1886	007456	000001			7\$:	WAIT	_	i	wait for interrupt			
1887	007460	000776				BR	7\$	i	hang until received			

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 56 TEST 25: A/D DATA DISPLAY UNDER DMA

1890 007452 105011   9\$:   CLRB (R1)   ; turn off mode bits     1891 007464 062706 000004   ADD   #4.SP   ; adjust stack     1892 007470 005711   TST (R1)   ; error bit set?     1893 007472 100003   BPL   11\$   ; no - skip	
1891 007464   062706   000004   ADD   #4, SP   : adjust stack     1892 007470   005711   TST   (R1)   : error bit set?     1893 007472   100003   BPL   11\$   : no - skip	
1892     007470     005711     TST     (R1)     error bit set?       1893     007472     100003     BPL     11\$     no - skip	
1893 007472 100003 BPL 11\$ ; no - skip	
1894 007474    004767   176740	
1895-007500-000420 BR 19\$ ; loop to new setup	
1896 007502 11\$: RELMOV #DMABUF,R3 ; display buffer	
007502 010703 MOV PC,R3 ; MOVE PC TO R3	
007504 062703 000000C ADD #DMABUFR3 ; ADD IN RUN-TIME OFFSET	
1897 007510 012704 001000 MDV #1000,R4 i conversion count	
1898-007514 112705-000010 13\$: MOVB #10,R5 ; line counter	
1899 007520 CRLF	
1900-007522-012300 15%: MDV (R3)+,R0 ; get data	
1901 007524 OCT16 ; display	
1902 007526 005304 17\$: DEC R4 all done?	
1903-007530-001404 BEQ 19\$ ; yes - new buffer	
1904 007532 105305 DECB R5 i line done?	
1905-007534-001767 BEQ 13\$ ; yes - loop	
1906 007536 TAB i more data	
1907 007540 000770 BR 15\$	
1908 i	
1909-007542 19\$: CRLF ; new buffer	
1910 007544 005000 CLR RO ; re-enable int.	
1911 007546 106400 MTPS RO	
1912 007550 000674 BR 1\$	
1913	

## DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11.22 PAGE 57 TEST 25: A/D DATA DISPLAY UNDER DMA

1915			_	
1916		. SBTTL	Test 26: A/D in	nput channel scan
1917	1			
1918	; This	test sca	ns the input cha	annels while
1919	; displ	aying th	e A/D data on th	he terminal.
1920	i			
1921	i			
1922 007552	TEST26:	PRINTC	<a char<="" d="" input="" td=""><td>nnel scan&gt;</td></a>	nnel scan>
1923 007604 004767 176764		CALL	MCINIT	; init mux. ræm
1924 007610		KBEXIT		; set up keyboard
1925 007612 013701 000542	44	MOV	Q#BASE, R1	; get address
1926 007616		DCLEAR	2\$,4\$	; clear the done bit
1927 007630 005011		CLR	(R1)	; clear CSR
1928 007632 105061 000006		CLRB	6(R1)	; clear DMACSR
1929 007636 005002		CLR	R2	; init. channel count
1930 007640	1\$:	CRLF		
1931 0076 <b>42</b> 005003		CLR	RG	; init. channel gain
1932 007644 004767 177064		CALL	CSTUP2	; setup the channels
1933 007650 112703 000010		MOVB	#10, R3	; líne counter
1934 007654		PRINT	<ch=></ch=>	; display address
1935 007662 010200		MOV	R2, R0	
1936 007664		OCTB		
1937 007666 005211	34:	INC	(R1)	; start the board
1938 007670 105711	5\$:	TSTB	(R1)	; wait for DONE
1939 007672 100376		BPL	5\$	
1940 007674 016100 000002		MOV	2(R1), RO	; get data
1941 007700		TAB		; space over
1942 007702		OCT16		; displau
1943 007704 105303		DECB	R3	; line done?
1944 007706 001367		BNE	3\$	; no - continue
1945 007710 005202		INC	82	inc. channel
1946 007712 123702 000541		CMPB	@#SWR+1, R2	; end of range?
1947 007716 001350		BNE	1\$	i no - continue
1948 007720 005002				
		CLR	R2	i ues
1949 007722		CLR CRLF	R2	; yes ; new line

DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 58 TEST 26: A/D INPUT CHANNEL SCAN

1952				SBTTI	Test 27 A	A/D input dain/channe) scan				
1755						no input gain channel scan				
1734			, : Thie	tost era	ne the innut	ut channels while				
1954			; chang	, this yest scons the input chonners while , chapsing the gain of the convention. The						
1750				ing the	jenland on	e converger. The				
1950					Ishianen ou	i vite vermittal.				
1050										
1940 007794	105737	000540	, TECTOT	TOTO	84CU0	: check for onin option				
1941 007720		000340	IESIE/.		114	i neck for gain option				
1943 00773		174454			MCTNIT	isit boord one				
1902 00773		1/0034			CAID Innut	, init board ram				
1703 00774	J L			PRINIC	CM/D INPUG	Gainzchannel scanz				
1764 00///0	2			NDEXII	0+ 4+	i set up keyboaro				
1965 01000				DULEAR	27147	) clear the cone bit				
1966 010014		00000/				F CLEAT COR				
1967 010014	4 105061	000006		CLRB	6(KI)	CLEAT DMACSR				
1968 010020	0 005002			CLR	R2	i init. channel count				
1969 01002	2 005003			CLR	RB	i init. gain				
1970 010024	4		1\$:	CRLF						
1971 01002	6 112704	000007		MOVB	#7,R4	; line counter				
1972 01003	2			PRINT	<ch=></ch=>	; display address				
1973 01004	0 010200			MOV	R2, R0					
1974 01004	2			0018						
1975 01004	4 112700	000054		MOVB	#1,,RO	; display gain				
1976 01005	0			TTYOUT						
1977 01005	2 112700	000060		MOVB	#10, R0					
1978 01005	6 032703	000002		BIT	#2, R3	; GS1 set?				
1979 01006	2 001401			BEG	3\$	; no — skip				
1980 01006	4 105200			INCB	RÖ					
1981 01006	6		3\$:	TTYOUT		; display bit				
1982 01007	0 112700	000060		MOVB	# 10, RC					
1983 01007	4 032703	000001		BIT	#1,R3	; GSO set?				
1984 01010	0 001401			BEQ	5\$	i no - skip				
1985 01010	2 105200			INCB	RO	·				
1986 01010	94		5\$:	TTYOUT		; display bit				
1987 01010	06 004767	176622		CALL	CSTUP2	; setup channel parameters				

DF3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 59 TEST 27: A/D INPUT GAIN/CHANNEL SCAN

1989			i				
1990 010112	005211		7\$:	INC	(R1)	i	start the board
1991 010114	105711		9\$:	TSTB	(R1)	i	wait for DONE
1992 010116	100376			BPL.	<b>9</b> \$	j	100p
1993 010120	016100	000002		MOV	2(R1),R0	;	get data
1994 010124				TAB		;	space over
1995 010126				OCT16		;	display
1996 010130	105304			DECB	R4	;	line done?
1997 010132	001367			BNE	7\$	i	no - continue
1998 010134	005202			INC	R2	;	inc. channel
1999 010136	005203			INC	R3	,	in∉rement gain
2000 010140	042703	177774		BIC	#177774,R3	;	clear extra bits
2001 010144	123702	000541		CMPB	@#SWR+1, R2	;	end of range?
2002 010150	001325	000071		BNE	15		no - continue
2002 010152	005002			CLR	R2		init channel
2003 010154	005002			CLR	R3		init gain
2004 010154	000003			CRIE			space down
2003 010130	000731			BP	1 🛋		continue to loon
2006 010160	000/21			DIX	1.	•	convince to roop
			, , , , , , , , , , , , , , , , , , ,	CVIT			1.0.0.40
2008 010162			11#:	EATI		•	7 E @ A E
2009			i				

•

0010								
					;			-
2013					This	test all	ows the user	to actually check the
2013					: <b>A</b> /D d	ata tran	sfør rate at	high speed
2014						0.00		nagn spece.
5012								
2016					TECTON.	DOINTO	COMA tining	* = = * ``
2017	010164		175/50		TESTSU.	CALL	ACTOUR CIMING	ursu/
2018	010509	004/6/	1/2620			CALL	GETUNI	; get channel adoress
2019					;		- 4	
2020	010212	005004				CLR	K4	i init dmacsr setting
2021	010214					RELMOV	#SMSG, R1	; ask about semiburst mode
	010214	010701				MOV	PC,R1	; MOVE PC TO R1
	010216	062701	176334			ADD	#SMSC , R1	; ADD IN RUN-TIME OFFSET
5055	010222	004767	170156			CALL	QUERY	; ask about it
2023	010226	103403				BCS	1\$	; jump if no
2024	010230	052704	000011			BIS	#11,R4	; set semi-burst mode
2025	010234	000402				BR	3\$	i jump
2026	010236	052704	000005		1\$:	BIS	#5, R4	; set burst mode
2027	,							
2028	010242	032702	000010		35	BIT	#10.R2	; test for external trig
2024	010246	001002		-		BNE	5\$	; YES ext tria
2030	010250	052702	000001			BIS	#1.82	; turn on start hit
2031	010254	052702	040100		54	RIG	#40100.82	; cet all int enh hit
2031		002/02	0-0100			<i>D</i> 10	#401007 NE	JEC GII INC. END. DIC
2002	010360				,	KREVIT		· mostle way of exit
2033	010200	012701	000540			NOLI	ANDACE DI	/ Endle way of Exit
2034	010202	013701	000542			MOU		, toau can muuress
2033	010200	013/03	000544				WANTER DO	i get vector address
₹036	010272					RELMUV	#11\$, KU	i get Ibn address
	0102/2	010700				MUV	PCIRO	
	010274	062700	000104			ADD	#11\$~.,HO	ADD IN RUN-TIME OFFSET
2037	010300	010013				MOV	RO, (R3)	; store interrupt service
5038	010302	012763	000340	000005		MOV	#340,2(R3)	; store priority
2039	010310					RELMOV	#15\$,R0	; get error service routine
	010310	010700				MOV	PC, RO	; MOVE PC TO RO
	010312	062700	000112			ADD	#15\$-,,RO	; ADD IN RUN-TIME OFFSET
2040	010316	010063	000004			MOV	RO, 4(R3)	; store it
2041	010322	012763	000340	000006		MOV	#340,6(R3)	; store priority
2042					i			
2043	010330				7\$:	DCLEAR	2\$, 4\$	; clear DONE
2044	010342					RELMOV	#DMABUF, RO	; load DMCAR
	010342	010700				MOV	PC, RO	; MOVE PC TO RO
	010344	062700	0000000			ADD	#DMABUE , RO	ADD IN RUN-TIME OFFSET
2045	010350	010061	000012			MOV	R0, 12(R1)	; load DMCAR
2046	010354	012761	177000	000010		MOV	#-1000,10(R1	) / load DMWCR
2047	010362	110461	000006			MOVB	R4,6(R1)	i set DMACSR
204B	010366	005000				CLR	RO	i set arioritu
2049	010370	106400				MTPS	RO	: enable interrunt=
2050	010372	010211				MOV	R2, (E1)	; load mode hits
2051	010374	000001			94	WAIT		: wait for internunt
2052	010376	000776			• •	RR	95	; bann until received
2052		555775						· HONY DIVIT IECEIAEN
					*			

DT3362 TST-11 MODULE MACRO M1113 03-NDV-82 11:22 PAGE 61 TEST 30: A/D TIMING TEST UNDER DMA

2055 2056				; ; Norma	l interr	upt routine		
2057				3				
2058	010400	105011		11\$:	CLRB	(R1)	i	turn off mode bits
2059	010402	062706	000004		ADD	#4, SP	i	adjust stack
2060	010406	005711			TST	(R1)	i	error bit set?
2061	010410	100002			BPL	13\$	i	no skip
2062	010412	004767	176022		CALL	ERRBT	;	print error bit set
2063	010416	005000		13\$:	CLR	RO	;	re-enable int.
2064	010420	106400			MTP5	RO		
2065	010422	000742			BR	7\$		
2066				3				
2067				; Error	interru	pt service routin	ne	
2068				3		•		
2069	010424	005011		15\$:	CLR	(R1)	;	turn off mode bits
2070	010426	062706	000004		ADD	#4, SP	;	adjust stack
2071	010432	004767	176002		CALL	ERRBT	i	print error bit set
2072	010436	000734			BR	7\$		• • • • • • • • • • • • • • • • • • • •
2073				3				
2074				j.				

.

### DT3362 TST-11 MODULE MACRO M1113 03-NOV-82 11:22 PAGE 62 TEST 31: A/D DMA PROGRAMMABLE CHANNEL SCAN

2076					SBTTL	Test 31: A/D	DMA	programmable channel scan			
2077				i							
2078				; This test allows the user to actually check the							
2079				; A/D data acquired at high speed and transferred							
2080				; direc	tly into	memory.					
2081				;	•						
2082				1							
2083 010440				TEST31:	PRINTC	<a channel<="" d="" td=""><td>scan</td><td>under DMA&gt;</td></a>	scan	under DMA>			
2084 010476	004767	175360			CALL	GETCH1	i	get channel address			
2085 010502					PUSH	R2	i	save data			
2086 010504	112761	000043	000001		MOVB	#43,1(R1)	i	reset pointer			
2087 010512	112761	000000	000005		MOVB	#0,5(R1)	i	strobe			
2088 010520	112761	000032	000001		MOVB	#32,1(R1)	i	read starting point			
2089 010526	116102	000005			MOVB	5(R1),R2	i	read it			
2090 010532	000302				SWAB	R2	į	save			
2091 010534	112761	000022	000001		MOVB	#22,1(R1)	į	read final address			
2092 010542	116100	000005			MOVB	5(R1), RO	i	read it			
2093 010546	042700	177400			BIC	#177400, RO	i	clear some bits			
2094 010552	074002				XOR	R0, R2	į	add it in			
2095 010554	112761	000004	000001		MOVB	#4,1(R1)	į	read channel data			
2096 010562	116100	000004			MOVB	4(R1),R0	j	get iT			
2097 010566	042700	177477			BIC	#177477, RO	i	Strip out all but gain			
2098 010572	000302				SWAB	R2	i	get starting address			
2099 010574	110203				MOVB	R2, R3	į	position datum			
2100 010576	000302				SWAB	R2	i	restore the data			
2101 010600	150003				BISB	RO, RG	j	set gain bits			
2102 010602	004767	170214			CALL	PTRRST	į	init pointr max spread			
2103 010606	112761	000005	000001		MOVB	#5,1(R1)	i	write ram command			
2104				i							

.