Datapoint 3300/Maintenance

Note: this unit does not contain a speed buffer. Reliable operation limited to 600 band!

## TABLE OF CONTENTS

INTRODUCTION ..... 1-1
DIAGRAM SYMBOLISM ..... 1-4
SCHEMATIC AND LOGIC DIAGRAMS ..... $1-4$
BLOCK DIAGRAMS ..... $1-5$
ILLUSTRATIONS ..... 1-5
THEORY OF OPERATION ..... 2-1
DATA LOGIC ..... 2-1
TRANSMIT FUNCTION ..... 2-1
RECEIVE FUNCTION ..... 2-2
KEYBOARD ..... 2-7
ANSWER - BACK ..... 2-13
Programming the Answer - Back ..... 2-13
INTERFACE 1 ..... 2-20
INTERFACE 2 ..... 2-27
Speed Buffer ..... 2-28
MOS ..... 2-37
DEFLECTION AMPLIFIER ..... 2-43
LOGIC POWER SUPPLY ..... $2-53$
DEFLECTION POWER SUPPLY ..... 2-61
HIGH VOLTAGE POWER SUPPLY ..... 2-69
CONTROL LOGIC ..... $2-69$
Horizontal Deflection Timing ..... 2-69
Vertical Deflection Timing ..... 2-69
Cursor Positioning ..... 2-70
Carriage Return ..... 2-72
Home Up ..... 2-72
Home Down ..... 2-73
Line Feed and Reverse ..... 2-73
Roll Up ..... 2.73
Roll Advance ..... 2-74
Roll Down ..... 2-74
MAINTENANCE ..... 3-1
REMOVAL ..... 3-1
APPENDIX ..... 1A-1

## LIST OF ILLUSTRATIONS

FIGURE 1-1. NAND GATE ..... $1-4$
FIGURE 1-2. NOR GATES ..... 1-4
FIGURE 1-3. D FLIP - FLOP ..... $1-4$
FIGURE 1-4. JK FLIP - FLOP ..... $1-5$
FIGURE 1-5. TYPICAL WAVEFORMS ..... $1-5$
FIGURE 1-6. KEYBOARD AND ANSWER - BACK CARDS ..... $1-6$
FIGURE 1-7. INTERFACE 1 AND INTERFACE 2 CARDS ..... $1-7$
FIGURE 1-8. CONTROL LOGIC AND MOS CARDS ..... $1-8$
FIGURE 1-9. DEFLECTION AMPLIFIER CARD 1-9/(1-10 blank)
FIGURE 2-1. DATAPOINT 3300 (1 of 2) ..... 2-3/(2-4 blank)
FIGURE 2-1. DATAPOINT 3300 (2 of 2) ..... 2-5/(2-6 blank)
FIGURE 2-2. TYPICAL SWITCHCIRCUIT2-7/(2-8 blank)
FIGURE 2-3. BLOCK DIAGRAM, KEYBOARD ..... 2-9/(2-10 blank)
FIGURE 2-4. SCHEMATIC DIAGRAM,
KEYBOARD 2-11/(2-12 blank)
FIGURE 2-5. BLOCK DIAGRAM, ANSWER - BACK 2-15/(2-16 blank)
FIGURE 2-6. SCHEMATIC DIAGRAM, ANSWER - BACK ..... 2-17/(2-18 blank)
FIGURE 2-7. BLOCK DIAGRAM, INTERFACE 1 2-23/(2-24 blank)
FIGURE 2-8. SCHEMATIC DIAGRAM, INTERFACE 1 2-25/(2-26 blank)
FIGURE 2-9. BLOCK DIAGRAM, INTERFACE 2 2-29/(2-30 blank)
FIGURE 2-10. B! OCK DIAGRAM, SPEED BUFFER 2-31/(2-32 blank)
FIGURE 2-11. SCHEMATIC DIAGRAM,INTERFACE 22-33/(2-34 blank)
FIGURE 2-12. SCHEMATIC DIAGRAM, INTERFACE 2 WITHOUT SPEED BUFFER 2-35/(2-36 blank)
FIGURE 2-13. BLOCK DIAGRAM, MOS 2-39/(2-40 blank)
FIGURE 2-14. SCHEMATIC DIAGRAM, MOS 2-41/(2-42 blank)
FIGURE 2-15. DOT MATRIX GENERATION ..... 2-45/(2-46 blank)
FIGURE 2-16. MOS LOCATOR 2-47/(2-48 blank)
FIGURE 2-17. CHARACTER DISPLAY 2-49/(2-50 blank)
FIGURE 2-18. DRIVER CONNEC- TION ..... $2-51$
FIGURE 2-19. TYPICAL POWER SUPPLY BLOCK DIAGRAM 2-53/(2-54 blank)
FIGURE 2-20. BLOCK DIAGRAM, DEFLEC- TION AMPLIFIER 2-55/(2-56 blank)
FIGURE 2-21. SCHEMATIC DIAGRAM, DE- FLECTION AMPLIFIER . . 2-57/(2-58 blank)
FIGURE 2-22. +14VDC POWERSUPPLY$2-60$
FIGURE 2-23. SCHEMATIC DIAGRAM, LOGIC POWER SUPPLY . . 2-63/(2-64 blank)
FIGURE 2-24. +40VDC CIRCUIT 2-65/(2-66 blank)
FIGURE 2-25. +120VDC AND +450VDCCIRCUIT2-65/(2-66 blank)
FIGURE 2-26. SCHEMATIC DIAGRAM,DEFLECTION POWERSUPPLY . . . . . . . . . . . . . . . 2-67/(2-68 blank)
FIGURE 2-27. BLOCK DIAGRAM,CONTROL LOGIC2-75/(2-76 blank)
FIGURE 2-28. SCHEMATIC DIAGRAM, CONTROL LOGIC 2-77/(2-78 blank)
FIGURE 3-1. DATAPOINT 3300 WITH COVER REMOVED ..... 3-4
FIGURE 3-2. DATAPOINT 3300, TOP VIEW ..... 3-5
FIGURE 3-3. DATAPOINT 3300, REAR VIEW ..... 3-6
FIGURE 3-4. DATAPOINT 3300, BOTTOM PANEL ..... 3.7
FIGURE 3-5. LOGIC AND DEFLECTION POWER SUPPLIES ..... 3-8
FIGURE 3-6. DELETED 3-9/(3-10 blank)
FIGURE 3-7. KEYBOARDASSEMBLY (1 of 2) . . . . 3-11/(3-12 blank)
FIGURE 3-7. KEYBOARDASSEMBLY (2 of 2 ) . . . . . . 3-13/(3-14 blank)
FIGURE 3-8. ANSWER - BACKASSEMBLY (1 of 2 ) . . . . 3-15/(3-16 blank)
FIGURE 3-8. ANSWER - BACKASSEMBLY (2 of 2) . . . . 3-17/(3-18 blank)FIGURE 3-9. INTERFACE 1ASSEMBLY (1 of 2) . . . . 3-19/(3-20 blank)
FIGURE 3-9. INTERFACE 1ASSEMBLY (2 of 2) . . . . 3-21/(3-22 blank)

FIGURE 3-10. INTERFACE 2 ASSEMBLY (1 of 5) 3-23/(3-24 blank)

FIGURE 3-10. INTERFACE 2 ASSEMBLY (2 of 5) . . . . . . . . . . . . . . . 3-25/(3-26 blank)

FIGURE 3-10. INTERFACE 2 ASSEMBLY (3 of 5) . . . . . . . . . . . . . . . 3-27/(3-28 blank)

FIGURE 3-10. INTERFACE 2 ASSEMBLY (4 of 5) . . . . . . . . . . . . . . . 3-29/(3-30 blank)

FIGURE 3-10. INTERFACE 2 ASSEMBLY (5 of 5) . . . . . . . . . . . . . . . . 3-31/(3-32 blank)
FIGURE 3-11. MOS ASSEMBLY 3-33/(3-34 blank)FIGURE 3-12. DEFLECTION AMPLIFIERASSEMBLY (1 of 2)3-35/(3-36 blank)
FIGURE 3-12. DEFLECTION AMPLIFIERASSEMBLY (2 of 2) . . . . . . 3-37/(3-38 blank)
FIGURE 3-13. LOGIC POWER SUPPLYASSEMBLY . . . . . . . . . . . 3-39/(3-40 blank)
FIGURE 3-14. REAR PANEL ASSEMBLY(1 of 3) . . . . . . . . . . . . . . . 3-41/(3-42 blank)
FIGURE 3-14. REAR PANEL ASSEMBLY(2 of 3) . . . . . . . . . . . . . . . 3-43/(3-44 blank)FIGURE 3-14. REAR PANEL ASSEMBLY(3 of 3)3-45/(3-46 blank)
FIGURE 3-15. SCHEMATIC DIAGRAM MOSCONTROL LOGIC3-49/(3-50 blank)
FIGURE 3-16. SCHEMATIC DIAGRAMREAR PANEL 33003-51/(3-52 blank)

## INTRODUCTION

This manual is for use by persons with the responsibility to repair and maintain the Datapoint 3300.

The manual is arranged to provide a detailed explanation of the Theory of Operation in a logical sequence.

The theory of operation details all functions with in the Datapoint 3300. Review of this section in conjunction with the associated diagrams should thoroughly acquaint the technician with the designed operational characteristics of the equipment.

Extreme caution must be used in replacing a component on any of the printed circuit cards. Recommended tools and techniques to preclude serious damage to the cards are provided in the maintenance section of this manual.

## DESCRIPTION

The Datapoint 3300 is a data terminal, incorporating the most advanced electronic engineering, modern design and compatibility with all time sharing services.

To become familiar with the functions of the Datapoint 3300, refer to the Operators Instruction Manual supplied with the equipment.

Table 1-1 provides a listing of dimensions, electrical and interface specifications for the Datapoint 3300.

## Table 1-1. Specifications

## DIMENSIONS

| Width | inches |
| :---: | :---: |
| Height | 13 inches |
| Depth | 18 inches |
| Weight | 48 pounds |
| ELECTRICAL |  |
| Power Input | . 200 Watts, 115 VAC, Single Phase, 60 HZ |
| Heat Dissipation | . . . 683 BTU/hr. |
| Operating Temperature Range $40^{\circ} \mathrm{F}$ to $100^{\circ} \mathrm{F}$ |  |
| Humidity Limits | 0\% to 95\% |
| Display Size | $101 / 8^{\prime \prime}$ to $75 / 8^{\prime \prime}$ |
| Active Display Size | . $8^{\prime \prime} \times 6^{\prime \prime}$ |
| Spot Diameter | 0.01 inches |
| Repeatability | $\pm 0.001$ inches |
| Characters per Line |  |
| Number of Lines |  |
| Number of Characters | Displayable . . . . 1800 |
| Intensity | . Adjustable |
| Brightness | 75 ft Lamberts/Min. |
| Contrast Ratio | 12:1 |
| Types of Phosphor | .P31 |
| Character Size | $0.11^{\prime \prime} \times 0.18^{\prime \prime}$ |
| Character Generation |  |
| Method $5 \times 7$ | Dotmatrix |
| Deflection Type | .Magnetic |
| Deflection Method | Modulated Scan |
| Character Generator | Read Only Memory |
| Type of Memories | MOS |
| Memory Size: |  |
| ROM | 2240 Bits |
| Circulating | .10,800 Bits |
|  | 1800 Characters |
| Display Refresh Rate | 60 Times/Sec. |
| Character Set . . . . . | Upper Case ASC II |
| Cursor . . . . . . . . . | on-Destructive, Blinking |

## Table 1-1. Specifications (Cont)

## INTERFACE

Serial (Input and Output). . . . . EIA RS-232-B
Bit Rates 110, 220, 440, 880, 1760 150, 300, 600, 1200, 2400
Parallel (Input Only) . . . . . . . . . . Logic Level

## SIGNAL CHARACTERISTICS:

(EIA RS-232-B Code)

1. RECEIVE
a. MARK
-3 TO -25 VOLTS
b. SPACE +3TO +25 VOLTS
2. TRANSMIT
a. MARK - 10 VOLTS WITH 3K LOAD
b. SPACE +6 VOLTS WITH 3K LOAD

MAXIMUM SHORT CIRCUIT 500 MA
CURRENT
TERMINATING IMPEDANCE 3 K to 7 K
CONNECTOR TYPE
17-10250-1
Amphenol
(or equivalent)

## PIN ASSIGNMENTS

## PIN NO

FUNCTION

## 1 Protective Ground

Transmitted Data
3. Receive Data

7 Signal Ground
8 Data Carrier Detector
Alf 11. Reverse Channel Transmitted Data
12 Reverse Channel Receive Data
18 Read Only Data (See Note)
(20) Data Terminal Ready

25 Use for Computer Terminal Test

## NOTE

This data may be used to drive a read only copy device and has the same signal characteristics as the normal transmitted data.

Table 1-2 provides the ASC II code assignments for all of the characters and functions used in the Datapoint 3300.

Table 1-2. ASC II Code Assignments

c Cursor

## DIAGRAM SYMBOLISM

## SCHEMATIC AND LOGIC DIAGRAMS

Symbols used on schematic and logic diagrams are generally Military Specification symbols. However, no attempt has been made to conform to Military standards.
The 7400 series, TTL logic family is used. A "one" is high ( +5 v ); a "zero" is low ( 0 v ).
Only two types of gates, NAND and NOR are employed.
The small circle used at the input or output of the symbols indicates that the active level is a low.
The NAND gate is used in two, three, four, and eight input configurations. The symbol and truth table for the NAND gate are shown in figure 1-1.


| $A B$ | $C$ |
| :--- | :--- |
| 00 | 1 |
| 01 | 1 |
| 10 | 1 |
| 11 | 0 |

Figure 1-1. NAND Gate
The NOR gate is used only in the two input configuration. The symbols and truth table for NOR gates are shown in figure 1-2.


| AB | C |
| :--- | :--- |
| 00 | 1 |
| 01 | 0 |
| 10 | 0 |
| 11 | 0 |

Figure 1-2. NOR Gates

D and JK are the only two types of flip flops used.

The symbol and truth table for the D flip-flops are shown in figure 1-3. The input at $D$ determines which state the Q output will go on the ascending edge of the next clock. The preset and reset lines are not related to clock time and will override any $D$ input at clock time. A low going pulse on the preset will result in a high output at Q . A low going pulse on the reset will result in a high output at $\overline{\mathrm{Q}}$.


Figure 1-3. D Flip-Flop
The symbol and truth table for the JK flip-flops are shown in figure 1-4. The JK flip-flop utilizes the descending edge of the clock to provide two inputs for control. The J input controls the next state of the Q output and the K input controls the next state of the $\overline{\mathrm{Q}}$ output. The J and K inputs are usually complements of each other, however, this is not a requirement. When the J and K inputs are both low, no change will occur at the outputs at clock time. When the J and K inputs are both high, the outputs will complement at clock time. Two variations are used for
inputs to the JK flip-flops. The first provides for one $J$ input and one $K$ input while the second variation provides for three $J$ inputs and three K inputs. The three inputs function as an AND gate and all three J inputs or all three K inputs must be high to reflect a high on the output being controlled.


AT t (DESCENDING EDGE OF CLOCK)


Figure 1-4. JK Flip-Flop

Other special circuits used, such as dividers, counters and one-shots are symbolized by a rectangle with all of the inputs and outputs marked.

## BLOCK DIAGRAMS

The functional block diagrams are composed of circuit elements connected by lines to indicate
the direction of information flow. The elements are represented by rectangles with no significance to size. Each rectangle contains a letter designator which represents the general type of circuit. The letter designators are:
$\qquad$
L Gate
$\qquad$
D . . . . . . . . . . . . . . . . . . . . . . . . . D flip-flop
JK
JK flip-flop

The most significant waveforms are shown adjacent to appropriate pins. Figure $1-5$ is typical of pulses and levels generally shown in waveforms.


LEVELS, TRANSITION SHOWS DIRECTION OF INITIAL MOVEMENT. LEVEL REMAINS UNTIL OTHER ACTION IS TAKEN.

Figure 1-5. Typical Waveforms

## ILLUSTRATIONS

Figures 1-6 through 1-9 show the printed circuit cards used in the Datapoint 3300.


Figure 1-6. Keyboard and Answer-Back Cards

## INTERFACE 2



INTERFACE 1

Figure 1-7. Interface 1 and Interface 2 Cards


MOS

Figure 1-8. Control Logic and MOS Cards


Figure 1-9. Deflection Amplifier Card

## DIFFERENCE DATA FOR 50 CYCLE OPERATION

For 50 cycle, 230 volt, operation of the Datapoint 3300 , no changes are required on the following cards:
a. Deflection Amplifier
b. Interface I
c. Interface II
d. Control Logic

On the keyboard, a 47 K ohm resistor is installed in series with the ON/OFF light bulb.

On the MOS card, install a 24.9 MHz crystal in place of the 26.6 MHz crystal.

The primary power fuse is a 1.25 A slo-blow.
Changes necessary in the power supply are:
a. Remove jumpers on transformer T2 from terminals 1 to 3 and 2 to 4 .
b. Jumper terminals 2 and 3 together.
c. Check to ensure fan motor is now connected across terminals 1 and 2 of T2.
d. A 15 KV high voltage supply designed for 110 V 50 cycle input is connected across terminals 3 and 4 of T2. (See figure 1).

The existing filament transformer T1 must be replaced with a UTRAD Corporation transformer, Part Number 5714 revision A. This transforme has a 230 VAC input with 6.3 VAC output.


Figure 1


Figure 3

This completes the changes necessary for 50 cycle operation of the Datapoint 3300 .

## THEORY OF OPERATION

## SECTION II

## General

The Theory of Operation presented in this section is provided to acquaint the technician with the overall functions and then explain, in detail, functions contained on each card of the terminal. References to particular block diagrams, logic diagrams or schematics should further aid in understanding the operation being explained.

The Data Logic portion will primarily deal with those circuits used in processing data. The Control Logic portion will primarily deal with all of the control functions. References to other sections are noted where inter-relation with another function is explained.

## DATA LOGIC

## General

The Datapoint 3300 as a complete operational unit consists of two main sections (transmit and receive), power supplies and interface timing. The transmit and receive functions will be covered as separate functions to familiarize the technician with the overall operation of the data terminal. Interface timing and power supplies will be explained in the detailed explanations of the various circuits and printed circuit cards. Reference to figure 2-1 will assist in better understanding the transmit and receive functions.

## TRANSMIT FUNCTION

The keyboard is normally considered the source of data to be transmitted, however, provisions have been incorporated to permit parallel data entry from any other auxiliary source, e.g. the Datapoint 3300T. The keyboard or auxiliary source provides seven parallel data bits and a strobe pulse. The strobe occurs after the data bits are stable on the output lines, typically about 600 micro-seconds. The strobe pulse starts the output clock generator that counts down the 8 times selected rate clock provided by the interface oscillator. The output of the clock
generator, loads the start space and data into the output shift register, clocks the shift register each bit time and clocks the parity generator during each bit time. During the eighth bit time, the proper parity bit is inserted to produce an even parity followed by either one or two stop marks, depending upon the speed selected. The data is fed serially to the line buffer, located on the deflection card. This circuit converts the digital data signal into the bipolar signal defined in EIA RS-232-B. (See Table 1-1)

Digital data is tapped off the Output Buffer input and connected to the LOCAL/REMOTE and DUPLEX switches. When in Local or Half Duplex mode, digital data is sent to the Receive section and ORed with the data, if any, from the Input Buffer. Transmitted data appears on pin 2 of connector J9.

The Answer-Back optional feature is considered a part of the transmit function. Answer-Back consists of an eleven bit shift register that cycles two times when triggered by receipt of a control "E" or by depressing the HERE IS key on the keyboard. The output of the Answer-Back card is wired to the keyboard matrix to produce a sequential output the same as if the keys were depressed in that sequence.

Depressing the BREAK key generates a space condition on the output line. On early models, the space condition was maintained on the output line as long as the BREAK key was held depressed, however the later models will only provide approximately a 200 milli-second break on the output line for each time the BREAK key is depressed.

In order to repeat a character, the REPEAT key and any other alpha or numeric key must be depressed. This action starts the Repeat Generator which creates keyboard strobes at 7.5 PPS. These repeat pulses are ORed through the same path as the normal keyboard strobe pulses.

## RECEIVE FUNCTION

The bipolar EIA RS-232-B signal enters the Datapoint 3300 at Pin 3 of connector J9. The Input Buffer converts this bipolar data to standard logic levels. $(1=$ high or $+5 \mathrm{~V}, 0=$ low or 0 volts).

The negative going transition of the start space causes the input bit chopper to start shifting the data into the input shift register. When a full character has been shifted into the register, a flag is raised to the comparator and the data is passed in parallel through the Speed Buffer, if available, into the input hold register.

The Speed Buffer is a circulating memory to provide temporary storage for characters while the trace is returning to the compare or cursor position. The Speed Buffer is only necessary when the input character time is less than the frame time or 16.6 milli-seconds. The Speed Buffer would be required for all data rates above $60 \mathrm{char} / \mathrm{sec}$.

When the compare does occur, the contents of the input hold register is loaded into the circulating memory. When a compare is generated in response to a flag from the input shift register, the circulating data is inhibited at the OR gate to the memory and replaced by the new data.

The circulating memory is driven by a two phase clock at a 135 KHz rate. The two clocks are derived from the cycle generator and converted to MOS compatible levels by the MOS clock drivers. The period between clocks is 7.5 microseconds; therefore, the six parallel bits in the circulating memory are present for this period at the address input to the Read Only Memory (ROM). The six bit character actually defines a block address in the memory or a starting address from which five sequential addresses will be read. The cycle generator provides five sequential pulses to the ROM which causes the five 7 bit words to be read out. Each word represents one column of the $5 \times 7$ character matrix. While each 7 bit word is present at the ROM output, the dot generator scans each bit position and produces a digital pulse for each "one" present in the word. This pulse is applied to the
video amplifier and becomes a visible dot on the cathode ray tube (CRT).

The dots are positioned on the CRT by three yoke windings. The horizontal winding controls the lateral position of the character and is modulated by the minor vertical sweep which contro's the individual dot positions. The vertical sweep controls the line position on the CRT. Digital pulses from the memory character counter supply the input for the horizontal ramp generator. The horizontal ramp is generated on the control logic board and passed to the horizontal amplifier on the deflection card. The actual power drivers for each deflection winding are located on heat sinks on the rear panel assembly. A 950 KHz digital signal is the source of the minor vertical deflection which is sometimes referred to as the WRITE deflection. The output of the vertical amplifier for any given line is a constant current level. The current level is controlled by the Digital-to-Analog (D/A) converter which receives its digital input from the memory line counter on the control logic card.

The source for all timing is the master oscillator located on the MOS card. The circuit is a crystal controlled 26.6 MHz oscillator. The output of the oscillator is burst synched to the line e.g. the output is shut off at the end of the frame and is not started again until the power line passes through zero volts going in the positive direction. This technique eliminates any apparent flicker in the display due to a beat between the refresh 60 Hz and the room lighting.

The special character decode monitors the input data for special control characters. The output of this gate array causes various functions to occur, such as CARRIAGE RETURN, LINE FEED, BACKSPACE, BELL, etc.

The cursor control and repeat circuitry located on the control logic card receives the inputs from the various cursor control keys located on the keyboard. This circuitry controls the cursor line and character counters.



Figure 2-1 Datapoint 3300 (2 of 2 )



Figure 2-1. Datapoint 3300 (2 of 2)

## KEYBOARD

The keyboard consists of 75 hermetically sealed magnetic reed switches that initiate the generation of numbers, letters or control function signals. The magnetic reed switches, the diode matrix and the other associated circuitry are mounted on the Keyboard printed circuit card.

The unique roll-over feature, which allows characters to be printed on the downward movement of the key is accomplished by capacitively coupling the switch closure into the diode matrix. A typical switch circuit is shown in figure 2-2.

When the key is depressed, the voltage on the capacitor at the key side is changed from 5 V to 0 V ; therefore, there is a 5 V change on the matrix side of the capacitor. The two diodes in series ensure that the 5 V change will drive the resulting pulse below ground. This will compensate for the diode drop in the matrix.

Refer to the Keyboard Block Diagram figure 2-3 to follow the keyboard theory of operation. Figure 2-4, Keyboard Schematic Diagram, is provided for details of the keyboard circuit.

There are seven data bit lines coming out of matrix. The pulses on the bit lines are negative going pulses when the line is active or when the bit is a "one". The pulse duration is approximately 400 micro-seconds. These bit lines are applied to a latching register. The purpose of
this register is to eliminate the effects of switch contact bounce. At the same time that the bounce register is latching, Z 13 is starting the timing generator, Z16.

The timing generator is driven by the 1.76 KHz clock and produces two sequential pulses that are spaced approximately 570 micro-seconds apart. The first pulse, created by $\mathrm{Z7}$ and inverted and driven by $\mathrm{Z14}$, loads the contents of the bounce register into the holding register. The hold register is loaded on the rising leading edge of the first pulse. The second pulse occurs approximately 570 micro-seconds later and is gated through Z15, Z17 and Z14 to become the output strobe pulse. This pulse goes to the interface circuitry indicating that new data is available in the hold register. The OR gate, Z17 is used to combine possible strobes from the keyboard, tape cassette unit or the repeat generator, Z 12 . The repeat generator (Z12) generates continuous strobes at 7.5 PPS whenever it is enabled by Z6 which is the NAND of the Repeat key and the AKD signal from $\mathrm{Z7}$.

The second pulse occurs a minimum of 570 micro-seconds after the first pulse (long after the switch bounce has decayed) and resets the bounce register. This is accomplished by Z 15 . The timing generator is now in its static condition awaiting the depression of another key to restart the operation.


Figure 2-2. Typical Switch Circuit


Figure 2-3. Block Diagram, Keyboard


When the contents of the bounce register is transferred to the hold register, bits 1 through 4 are transferred direct. Bits 5, 6 and 7 pass through gate arrays for possible modification. If the shift key is depressed, bit 5 is complemented by Z4 before it is stored in the hold register, thus creating the shifted character code. If the CTRL key is depressed, Z10 causes bits 6 and 7 to be stored into the hold register as "zeros", thus creating the control code.

The four cursor directional arrow keys are ORed through Z17 and driven to the interface circuitry on pin 36 to provide echo inhibit when these keys are depressed. When the coded cursor option is incorporated, this signal ensures that the cursor will not move more than one position due to echo-back of the same character from the computer.

The one-shot, Z18, is used to create a timed break pulse of approximately 200 milli-seconds. This pack is not present on all keyboards. When this pack is not present, the break signal remains as long as the key is held down. The break signal is ORed with serial data from the interface card by $Z 6$ and is driven out on pin 42 to the interface buffer located on the deflection card.

## ANSWER-BACK

Answer-Back is a 21 character message option used for automatic terminal identification. The Answer-Back is similar to the mechanical answer-back wheel available on some teleprinter devices.

Twenty of the characters are programmable to establish the code for each specific terminal. The functional block diagram explained here is shown in figure 2-5. Figure 2-6 Answer-Back Schematic shows the details of this function.

The Answer-Back is started by the depressing of the HERE IS key causing a low at pin 3 or the receipt of a WRU (Control E) causing a pulse at pin 2. Either of these will cause Z 6 pin 3 to go
low, which clocks the first JK flip-flop of the start control. The start control issues the "start initialize pulse" from Z20 pin 4. This pulse ensures that the circuit is ready to begin in the correct sequence and issues character number one by setting the D flip-flop $\mathrm{Z7}$. The first character of the Answer-Back is always a suppress character.

The output of the JK flip-flop Z4 pin 13 is gated with the $A B$ ENABLE clock from the Interface 1 card by Z 1 . The output of Z 1 pin 3 is inverted by Z 2 to enable the first ten (actually characters 2 thru 11) character gates. The shift. register is clocked, from the Interface 1 card, once each character time by AB CLOCK. The phasing of $A B E N A B L E$ and $A B C L O C K$ is such that after each shift time, the JK flip-flop Z4 is clocked. When the shift register reaches the last stage, Z12 pin 9 enables Z4 and the flip-flop changes state. The output of $Z 4$ at pin 12 is gated with the $A B$ ENABLE by $Z 1$ and inverted by $Z 2$ to enable the second set of characters (characters 12 through 21). When the shift register reaches the end and Z 12 pin 9 allows $Z 4$ to change states, pin 13 will enable $Z 13$ pin 13 so that on the next AB CLOCK, $Z 13$ pin 12 goes low and is ORed with the master clear ( MC ), which is the same as power on reset (POR). The output of Z 6 pin 6 goes low and resets the start control at Z 3 pin 2.

## Programming the Answer - Back

Programming the Answer-Back is a two part operation:

1. Programming the Answer-Back card.
2. Programming the cable from the AnswerBack card to the Keyboard.

Figure 3-8 is an example of the Answer-Back Coding Table used to determine where the jumpers should be installed for a particular AnswerBack program. Referring to figure 3-8, assume the Answer-Back to be programmed will read: return, Computer * Terminal, return, control J. Enter this in the fifth blank line down, marked customer fill-in.


Figure 2-5. Block Diagram, Answer-Back


$\Delta$



Physically examine the Answerback card and determine the numbering sequence etched on the card near the connector. The numbering sequence will determine whether the card is the "OLD" type, as follows:

TYPE CARD

## NUMBERING SEQUENCE

OLD $\quad$| $1,2,3,1,5,6,7,8,9,10,11,12$, |
| :--- |
| $13,14,5,16,17,18,19,20,21$ |

NEW $\quad 1,12,2,3,13,14,4,5,15,16,6$,

$$
7,17,18,8,9,19,10,20,11,21
$$

The coding above the "customer fill-in" line pertains to the coding that must be done on the Answer-Back card and everything below this line applies to the cable hook-up between the AnswerBack card and the Keyboard.

The first line moving up the form is for repeated characters. In the example, the first repeated character is "return". In the E row at the bottom of the form place a dash, and in the repeated character row place the character number of the first "return" (3) over the second "return", in this case, character number 19. This same procedure is repeated for each repeated character. A character may be repeated any number of times by strapping the proper numbers together. On the card, jumper plug in pads are available on the character number lines.

The next row up is used for shifted characters. In the example, the "*" is a shifted character. In the shifted character row, directly above the "*" place an A, B, C, D, E, H, J or K. These are all inputs to the shift gate Z19 on the card. If another shifted character were present, another one of the letters in the group would be chosen.

The next row up the form is for control characters. The " $J$ " is a control character in the above example. In the CTRL CHAR row directly above the " $J$ " place $L, N, M, P, S, T, U$ or $V$. These are inputs to the control gate Z 21 on the card.

This completes the card coding portion of the form. The following jumpers may now be placed on the Answer Back card.

| FROM PAD | TO PAD |
| :---: | :---: |
| 2 | 15 |
| 5 | 16 |
| 6 | 18 |
| 9 | 8 |


| FROM PAD | TO PAD |
| :---: | :---: |
| 19 | 3 |
| 20 | A |
| 21 | L |

The lower portion of the form may now be completed. In the example the first character that requires an entry on the last row of the form, marked "keyboard E row", is the character " C ". The procedure is to look up the character " C " in the table located below the coding form. From this table it can be determined that the character " C " corresponds to E-17 on the keyboard. Write the number 17, directly below the character " C " in the "keyboard E row" of the form. After every character has been assigned an " $E$ " number, the cable portion of the form will be complete.

The pin numbers on the row marked " 25 pin connector" are the pin numbers on an amphenol 17-304-01 or equivalent connector. This connector will mate with the male connector on the Answer-Back assembly. From the form it can be seen that the following connections must be made.

| FROM CONNECTOR | TO KEYBOARDE |
| :---: | :---: |
| PUM |  |

In the above example all 20 characters were used: however, it is not necessary to use all chatacter pusitions. When the full 20 chardcters are not used the character position following the last character of the Answer-Back must be jumpered to pad W or pin 5 of $Z 13$.

The Iriterface 1 card contains the transmit circuitry, which is basically a parallel to serial converter and the special character decode matrix. The functional block diagram explained here, is shown in figure 2-7. Figure 2.8 is the schematic of the Interface 1 card.

Data appears from the keyboard or tape cassette at the inputs of $Z 43$ and Z49. After a delay of 570 micro-seconds the start strobe at pin 44 occurs. The start pulse presets the D flip-flop Z48 so that Z48 pin 9 enables the gate $\mathbf{Z 1 3}$ allowing the eight times selected rate signal at pin 53 to pass through and clock the clock generator, which is a divide by èight counter. There are four decodes off of the clock generacor T1, T4, T6 and T8. The sequence of events are as follows: At T1, the bit counter is advanced and the parity generator is clocked at $Z 42$ pin 11, if the last bit in the shift register has a one output at $Z .42$ pin 5 . T1 is inverted at pin 6 of $Z 25$ and applied to the NAND gate $Z 25$ pin 9. If the above conditions are met the output at Z 25 pin 8 goes low. Because the parity generator is a D flip-flop, the actual clocking does not occur until the ascending edge of T 1 . This sequence repeats once per bit time at T1.

At T4, the data is loaded into the output shift register, if the bit counter is in the first count position. At this time, the NAND gate Z 35 will be satisfied and pin 11 will be low. The inverted T4 satisfied the NOR gate $\mathbf{Z 4 0}$ causing a high output at pin 13 which loads the data through Z43 and Z49. Also at T4, the NOR gate Z40 at pin 9 is enabled. If it is bit 8 time (parity bit time), either $Z 19$ pins 8 and 9 or 5 and 6 will be satisfied causing pin 8 of $Z 40$ to be enabled. The 10/11 bit input at connector pin 50 is gated with the outputs of $Z 30$ to determine the parity bit time. If an eleven bit code is being generated, the input at pin 50 will be high. This high causes the second stop bit to be added at $Z 25$ pin 1 when the data is loaded. Also, the bit counter sequence is controlled by this high through gate Z7. The outpul at 7.7 pin 1 causes the counter 10 count ceven buls and the mupent al / / pin 4 will callse alen bil aome, it the mpul al pin! e) was low.

Returning to the NOR gate $Z 40$, the output at pin 10 will go high. If the output of $Z 42$ pin 9
(the parity generator) is high, indicating that an odd number of ones have been detected at the output of the shift register, Z 35 pin 8 will go low, setting a "'one" into the last bit position of the shift register at $Z 42$ pin 4 , thus creating the even parity.

At T6, the shift register is advanced. T6 is generated by $Z 20$ pin 6 and inverted by the power inverter Z14. The output of Z14 at pin 8 clocks the $D$ flip-flops in the output shift register on the leading edge of T6. As data is shifted out of Z48 pin 5, it is inverted by $Z 7$ so that the serial data output appears at connector pin 5 and the inverted data at pin 47.

This sequence repeats until the bit counter reaches the last count (either 10 or 11 ). The output of $Z 40$ pin 1 will be high when the last count is reached. If another strobe from the keyboard or tape cassette has not been received while the previous character was being shifted out, $Z 8$ pin 8 will be high. This allows $Z 13$ pin 8 to go low which puts a low on the $D$ input of Z48. When T8 occurs, $Z 48$ pin 9 goes low and inhibits the 8 times selected rate signal from clocking the clock generator.

In the event that a second strobe did occur while the first character was being processed, the output of Z 25 at pin 11 would have clocked Z 8 causing pin 8 to go low. When $Z 8$ pin 8 is low, Z48 does not receive a clock, and the input clock is not inhibited and the clock generator goes into another cycle immediately. This condition mav occur during a fast two character typing sequence, e.g. T-H.

The seven data bits from the input hold register are hard wired through the decode matrix to the various gates to sense particular control characters. The backspace gate Z 30 is a programmable gate. Any backspace code may be selected by jumpering the numbered pads at the input of Z30 to the proper lettered pads at the decode matrix input.

I he , motont, SPOW, backspalce and all of the control characters are nol loaded mito the memory therefore, the llag to the MOS memory must be inhibited. The outpul of $Z 39$ at pin 8 is ORed with the control character outputs on the

Interface 2 board to inhibit the flag during any of the special characters.

The automatic Space Overwrite (SPOW) is a special feature of the Datapoint 3300 and functions as follows: With each line feed character, the D flip-flops Z 50 are reset and the latch Z 39 is set. The first flag from the interface appearing at connector pin 11, indicating that a printable character has occurred, will reset the latch Z39 causing $Z 39$ pin 6 to go low. This low is inverted by Z45 and clocks D flip-flop Z50 so that Z50 pin 5 goes high enabling the Dflip-flop $Z 50$ at
pin 12. When the next carriage return occurs, it will clock $Z 50$ at pin 11 on its ascending edge. This will cause $Z 50$ pin 9 to go high enabling Z29. If the next character is a line feed, the circuit will be reset through Z 45 ; however, if no line feed does occur, the next space character will satisfy Z29. The output of $Z 29$ at pin 8 inhibits the flag to the memory; therefore, no new character is entered. This output is also ORed with the right arrow decode by $\mathrm{Z3}$. The result is that the space character, which is destructive, is converted to the right arrow character which also advances the cursor, but does not destroy the memory contents.



Figure 2-8. Schematic Diagram, Interface 1

## INTERFACE 2

The Interface 2 card consists primarily of the data receiver for the Datapoint 3300. Serial data being received is presented to the display memory and the function matrix as parallel characters. Other functions located on the Interface 2 card are the two bit-rate oscillators/dividers, the request to send latch with high speed data turnaround circuit,Space Overwrite preset, bell driver and a control-character reset circuit. Also, included on some Interface 2 cards is the optional speed buffer and its associated control circuits.

Figure 2-9 is a functional block diagram of the Interface 2 card without Speed Buffer. A block diagram of the Speed Buffer is shown in figure 2-10. Figure 2-11 shows the Interface 2 card with Speed Buffer and all associated circuitry. Figure 2-12 shows the Interface 2 card without the Speed Buffer.

Input data is routed through Z29 to the input shift register, Z61-Z65. The start space sets the start latch, Z28, which removes the reset from the input register and gates the $8 \times$ Bit Rate Clock to the input bit chopper, Z68 and Z69. The input bit chopper, a radix-eight Johnson counter, reduces the input clock to bit rate. The fourth count is decoded by Z 46 and is used to clock the input register on its rising edge. The rising edge occurs half-way through each bit time, thus sampling the incoming data in the middle of each bit.

The presence of the start space at Z 65 pin 5 (after 10 shift clocks) enables succeeding timing pulses to be gated through $Z 57$ pins 4, 10 and 13. The output of $Z 57$ pin 4 occurs at "time 5" of the radix-eight bit chopper and is gated through $Z 56$ pin 8 and $Z 15$ pin 8 to clock the data now present in the input register into the input hold register, Z11 pin 14. The output of Z57 pin 10 (time 6) will be gated through Z18 pin 8 as $\overline{F L A G}$ unless the character that has been transferred is a control character. The output of Z 1 pin 8 detects control characters and inhibits the $\overline{F L A G}$ through $Z 26$ pin 6 and $Z 36$ pin 8 . The outputs of $Z 57$ pin 13 and $Z 57$ pin 1 (time 7) provide resets to both the control character reset latch, Z 28 pin 11, and the start latch, $Z 28$ pin 3.

Word sync is maintained by gating the reset timing pulse, Z 57 pin 1 , with the start space,

Z56 pin 6, and the first stop mark, Z61 pin 9. These three inputs are gated through Z67 pins 9, 10 and 11 . The rising edge of $Z 67$ pin 8 will clock the start latch, Z28 to the reset condition.

If the character present in the input hold register is decoded as any of the functions brought back to $Z 5$ pins $3,4,5,6,11$ or 12 , the control character reset latch, Z28 pins 8 and 9, immediately resets the input hold register. The resulting decoded outputs, excepting HOME DOWN, are only present for approximately 125 nanoseconds. A decoded HOME DOWN sets latch Z17, Z27 and allows divider Z38 to count out a "time window" $\geqslant 600$ micro-seconds) to allow the control logic timer enough time to execute HOME DOWN. HOME DOWN is not executed in speed ranges over $440 \mathrm{bits} /$ seconds due to the time required.

The two bit-rate oscillators are two-transistor, crystal controlled circuits with a discrete buffer on each. The 225.28 KHz oscillator provides the basic frequency for all 11-bit code data rates, e.g. $110,220,440,880$ and 1760 , while the 307.20 KHz oscillator provides all 10 -bit code data rates, e.g. $150,300,600,1200$ and 2400 . The output of each oscillator is gated into Z66. A single 10/11 control line is brought into Z 66 to allow one of the oscillators to be gated into Z 16 and $\mathrm{Z7}$, the dividers. Outputs from the dividers (actual frequency is eight times the data rate) are routed to the rotary switch for baud rate selection.

TheSpace Overwrite consists of $Z 3, Z 4$ and one Z14 flip-flop. The output of Z3 presets Z14 pin 5 to "zero" upon decoding a "control N ". A "zero" on Z14 pin 5 is sent to the Interface 1 card to lock its circuit intoSpace Overwrite. The output of Z4, upon receipt of a "control 0", presets $Z 14$ pin 5 to a "one" thereby releasing the Space Overwrite circuit.

The bell-driver consists of $\mathbf{Z 2 0}$, two $\mathbf{Z 1 9}$ gates and a discrete output driver. When either a decoded BELL or count 64 is received, $Z 19$ and Z20 supply an output to the discrete driver, the width of a 7.5 Hz clock pulse, thereby gating the tone generator for a period great enough to be audible.

The request-to-send latch is $\mathrm{Z9}$. In the REMOTE mode, depressing any key provides a START pulse which sets the latch and raises the request-to-send line. When operating with any data set other than a 202, the request-to-send latch will remain engaged until the LOCAL/REMOTE switch is moved to the LOCAL position. When operating high-speed with 202 data sets, the remote computer may control the status of the request-to-send latch through the "carrier detected" and "reverse channel received" inputs.
If the remote terminal or remote computer lowers its reverse channel, the change is gated through the Schmitt Trigger, Z1 pin 3, Z19 pin 3 and appears as a clipped, differentiated pulse at Z 1 pin 6 . This pulse is gated through Z 2 pin 4 to reset the request-to-send latch, thereby lowering the request-to-send line to the data set. If the remote terminai or remote computer has completed its transmission, it may raise the request-to-send line by lowering its carrier or main channel. The change is gated through Z 6 pin 11 thereby clocking the request-to-send latch back to the "send" mode.

Speed Buffer 0 mittoh antry
The purpose of the Speed Buffer is to temporarily store incoming high-speed (>600 bits/ second) characters, until synchronization with the display is achieved. Characters may then be written in rapid succession at the display memory stepping rate of 130 KHz .

The Speed Buffer consists of a clock divider, load control circuits, the high-speed circulating registers (memory), a temporary holding register and the unload control circuits.

This explanation will refer to the block diagram figure 2-10 and details of the Interface 2 card with the Speed Buffer are shown in the schematic figure 2-11.

The clock divider is a radix-six Johnson counter, Z70 and Z60, that divides the 13.3 MHz master clock to 2.22 MHz . The high speed circulating registers, Z31-Z35, Z41, Z43 and Z45 are clocked from Z50 pin 11 which decodes count 1. Shift occurs on the rising edge of count 1.

Referring to the input shift register and input bit chopper clock, the presence of the start space at $Z 65$ pin 5 arms $Z 48$ pin 12. One output of the "TAG" high-speed register $Z 35$ pin 14, is tied to $Z 48$ pin 11 so that if data is present in the registers, the new character will be loaded only when the falling edge of the TAG occurs. If a TAG is present, Z 48 pin 8 will be clocked "low" thereby starting the load sequence. If no TAG is detected by time 5 of the input bit chopper, the output of $Z 56$ pin 6 initiates the load sequence through Z 58 pin 11.

Either of these load commands clocks $Z 59$ pin 5 high which will allow the next speed buffer clock time 4 to clock $Z 59$ pin 9 high and also be gated through $\mathbf{Z 5 8}$ pin 3. (This is a latching circuit to permit only one, time 4 pulse to be gated through.) This time 4 pulse is decoded at $Z 50$ pin 6 and inverted through Z58 pin 8 . This gated time 4 pulse clocks $Z 48$ pin 6 low. $Z 49$ pins 4 and 10 invert this output to enable all "load" gates contained in $\mathrm{Z} 52-\mathrm{Z} 55$ that are tied to this line. The "recirculate" gates, also contained in Z52-Z55, are tied to Z49 pin 1 and 13 are now inhibited. Data present in the input shift register will now be entered into the speed buffer on the rising edge of the next speed buffer clock (rising edge of time 1). A TAG bit will also be entered into Z35.

The next speed buffer time 2 pulse that occurs, gated through $Z 50$ pin 3 , will apply a reset at Z48 pin 1 and $Z 59$ pin 13 thereby returning the buffer to the "recirculate" mode and restoring the load circuits to their original states. The input register data has now been entered into the Speed Buffer which allows the input register to be reset.

Since the Speed Buffer data must be maintained in first-in, first-out order, the unload sequence must begin on the rising edge of the TAG, which represents the first character entered $Z 24$ pin 5 to clocked high on the rising edge of TAG applied to $Z 24$ pin 3 . $Z 24$ pin 5 enables $Z 40$ pin 6 to allow the next time 4 Speed Buffer clock to clock the data into the temporary holding register Z21-Z24, through Z25 pin 6. At the same time, Z30 pin 5 was preset to the "one" state,


Figure 2-9. Block Diagram, Interface 2


Figure 2-10. Block Diagram, Speed Buffer


Figure 2-11. Schematic Diagram, Interface 2


Figure 2-12. Schematic Diagram, Interface without Speed Buffer
thus allowing $Z 40$ pin 12 to reset and clock respectively, $Z 24$ pin 5 and $Z 30$ pin 5 to their original states. During this period, Z24 pin 6 has been routed back to $Z 55$ pin 3 which enters a "zero" in the TAG, representing this character, that has been removed from the Speed Buffer. Before this character can be transferred to the "input hold register", six conditions must be met. They are:

1. A ROLL UP must not be in progress, denoted by $Z 27$ pin 12 being high. (Latch formed by Z17 pin 11, Z27 pin 12, reset by Z 18 pin 6.$)$
2. A LINE FEED must not be in progress, denoted by $Z 27$ pin 8 being high. (Latch formed by Z 17 pin 8 , Z27 pin 8, reset by Z26 pin 8.)
3. No holding register reset must be present, denoted by Z 27 pin 8 being high.
4. Data must be present in the temporary holding register, Z30 pin 9 high.
5. The ready-for-data line, pin 36 , must be high.
6. The memory ready line, pin 4, must be low and the LF accepted line, pin 20, must have returned high.
When all of these conditions have been met, Z40 pin 8 will go low thus enabling the next cycle 7 clock to change Z25 pin 6 high and gate through one cycle 7 pulse. The cycle 7 pulse is gated through Z 15 pin 8 , which clocks the data in the temporary holding register into the input hold register.

If the character transferred is a printable character, cycle 1 will be gated through Z 18 pin 8 and sent to the display memory as a FLAG. If it is a control character, Z 1 pin 8 will inhibit the flag and the matrix on Interface 1 will decode the character. After execution of the control character, it will either be reset by the control character latch or be reset from the Control Logic via the LF accepted line, pin 20.

At the time the transfer occurred, (Cycle 7 through Z56 pin 8), latch Z29 pin 3 and Z29
pin 11 enabled $Z 18$ pin 12 to pass the next cycle 1 (FLAG). After this latch set, cycle 1 was also gated through Z 39 pin 4 and Z 39 pin 10 to clock Z30 pin 8 back to the "ONE" state, thus denoting the character had been taken from the temporary holding register. This initiates an immediate search for the next character in the Speed Buffer.

The completion of the unload cycle occurs on the following cycle 4 . The cycle 4 input at pin 11 , gated through $Z 19$ pin 8 , resets the $Z 29$ pin $11, Z 29$ pin 3 latch and resets $Z 25$ pin 6 to its original state.

Now that snychronization with the display memory has been achieved, the Ready-for-Data line will return high on the following cycle 6. Since the temporary holding register will have another character by this time, the unload cycle will repeat on the following cycle 7 until the Speed Buffer is empty.

## MOS

The MOS card contains the Circulating Memory, the Read Only Memory (ROM) and the Master Oscillator Circuitry. This explanation makes reference to the Block Diagram in figure 2-13. Figure 2-14 is the MOS Schematic Diagram providing additional details of the circuits.

The Master Oscillator is a dual transistor 26.6 MHz crystal controlled circuit. JK flip-flop, Z19, serves as a buffer and a divide-by-two counter for the oscillator output. The output of Z19 is present at connector pin 13 and is connected to NAND gate $Z 22$ pin 1 . The NAND gate $Z 22$ is not satisfied until pin 11 of the latch Z22 is high. This occurs each time the 60 Hz line tap at connector pin 28 goes positive. Latch Z22 is reset by the End of Frame (EOF) signal from the control logic. The output of $Z 22$ pin 3 is a 13.3 MHz burst starting with each cycle of the line voltage and ending with the display frame. This technique prevents any flicker in the display due to a difference beat between the line frequency and the frame rate.

The synchronized 13.3 MHz drives the dot generator which is a divide-by-seven synchronous counter. Gates Z35 and Z36 decode the seven dot times from the counter.

The dot times are the seven vertical dots of the $5 \times 7$ dot matrix. Dot number one appears at Z35 pin 11 and the dots are decoded sequentially with dot seven appearing at $Z 36$ pin 3. Ádjacent dot times occur 75 nanoseconds apart and the dot width is approximately 37.5 nanoseconds.

Dot seven enables the JK flip-flop Z18 which is being clocked by the 13.3 MHz clock. The output at Z 18 pin 6 is the 950 KHz signal used for the minor vertical deflection freuqency. The inverted 950 KHz is present at $Z 8$ pin 6 . This signal is used to drive the cycle generator which is another divide-by-seven synchronous counter.
The cycle generator is the heart of the master timing system. Decoded signals from the cycle generator control the ROM read cycles and the phase clock generation for the Circulating Memory and clock pulses for the memory character counter on the control logic card. Gates Z34 and Z33 decode five counts which cause the ROM to access five sequential words. The two counts connected to Z 13 pins 8 and 12 are the input gates to the phase clock generator or clock drivers. The transistors Q1 through Q6 convert the logic level cycle clocks into MOS compatible signals.

The Circulating Memory consists of fifty-four 200 bit shift registers. The memory is configured in six tracks of nine packs each, providing the 1800 character length and the six bit width. All tracks operate identically therefore, only bit 1 or track 1 will be discussed.

Data is normally recirculating in the memory at a 135 KHz rate. The collectors of Q 3 and Q 6 provide the two phase 135 KHz clock pulses. As data passes through the eighteen hundredth position, it is passed from Z61 pin 6 through gate Z29 to the recirculating gate $\mathrm{Z1}$ pin 6 . In the recirculating mode, pin 5 of $Z 1$ will be high, thus allowing the data to re-enter the circulating memory through Z1. If new data is to be entered in place of the circulating data, the bit will be present at connector pin 56 and $Z 1$ pin 11. A flag will occur at connector pin 12 causing the output of the $D$ flip-flop, $Z 9$ pin 5 , to go high. When the compare point is reached, the pulse occurring at connector pin 7 will cause latch $\mathrm{Z17}$ pin 6 to go low, thus, causing the latch Z 17 pin 11 to go low.

The low from Z 17 pin 11 is applied to Z 7 pin 8 and $Z 7$ pin 11. The resulting high output at $\mathrm{Z7}$ pin 9 enables the "new data gate" $Z 1$ pin 12 and allows the new bit to be entered. The resulting low at $Z 6$ pin 10 disables the recirculating gate $Z 1$ at pin 5 . The gate $Z 5$ output at pin 1 serves to enable and disable the auxiliary inputs in the same manner as $Z 7$ pin 9 output does for the receive bits.

The cursor is advanced after the character is loaded into the memory. The latch, Z17, was set during the load time, making $Z 17$ pin 3 high. This high enables Z21 and Z20. The output at Z21 pin 6 occurs at cycle 5 and advances the cursor one character position. The output at Z21 pin 8 is passed through the inverter Z14 and produces the roll advance strobe at connector pin 23. The output of $Z 20$ pin 6 resets the first Z17 latch at cycle 6. The second Z17 latch is reset by cycle 7 from $Z 50$ pin 12. At this time, the input gates return to the recirculating mode.

The memory is cleared by loading zeros into the bit positions. The gates, $Z 12$ pins 4 and 5 and $Z 16$ pins 1, 2 and 13, receive the various functions that require zeros to be loaded. The functions are: ERASE END OF LINE (EEOL), ERASE END OF FRAME (EEOF) and POWER ON RESET (POR). The outputs of Z10 pins 1 and 4 occur at compare time and are connected to the OR gate Z 12 pin 1. The other input to Z 12 at pin 2 comes from the control logic card and occurs when the frame is being rolled down. The output of $Z 12$ pin 3 is a high which causes Z6 pin 13 to go low, thus inhibiting the recirculating gates and zeros are placed in the memory.

A character is present at the Circulating Memory output for approximately 7.5 micro-seconds, due to the clock rate, before it is shifted around and replaced by the next character. Gates Z30 and Z33 present the six data bits to the ROM during this time and define one of 64 unique blocks of five addresses. The cycle counter pulses the ROM approximately once every micro-second until five words have been read out. The output of the ROM is a seven bit word. The first word corresponds to the first column of seven dots, the second word corresponds to the second column of seven dots, etc.


Figure 2-13. Block Diagram, MOS


The transistors Q8 through Q14 convert MOS LEVELS to logic levels and passes them through gates Z47 and Z48. The outputs of Z47 and Z48 enable the dot gates Z 41 and Z 42 when a "one" is present. While each seven bit word is present, the dot generator scans each gate in sequence. The outputs of Z 41 and Z 42 are collector ORed (wire ORed) together so that if any one gate is satisfied, a pulse appears at Z22 pin 4. The dot pulses are ORed with cursor pulses by Z22. The cursor occurs at compare time and consists of all 35 dots. A 3.75 Hz signal from $Z 27$ pin 8 is gated with the cursor enable at $Z 40$ pin 4 . The output of $Z 40$ pin 6 is a 35 dot burst occuring approximately every 20 frames, thus giving the cursor a blink rate of about three times per second. The output of Z22 pin 6 is gated with the 13.3 MHz clock, Cycle 1 and the CRT blanking inhibits at gate Z20. The output of Z20 at pin 8 is the minor vertical deflection modulation. The inverter Z44 provides the compliment of the minor vertical deflection modulation at Z44 pin 3. The dot times occur at 75 nano-second intervals with each dot being 37.5 nano-seconds wide. The $5 \times 7$ dot matrix generation for the character " $A$ " is shown in figure 2-15.

A malfunctioning MOS is indicated by a charac ter changing when a displayed line of characters is rolled up or down the screen.

To identify a faulty MOS in LOCAL mode, momentarily depress HOME UP key and then ERASE EOF key. Type alternately the @ symbol and the question mark (?) until the first display line is filled, e.g. @ ? @ ? @ ? @ ?, etc. This loads characters into the MOS which will exercise maximum change within the MOS, since the @ symbol is a binary code of 1000000 and the question mark (?) is a binary code of 0111111. (Only the first six bits are significant to character display and are stored in MOS.)

If this displayed line is now moved down the screen, using the ROLL DOWN key, any character change in the displayed line is indicative of a faulty MOS at that point in the memory. Identify on which line the character changed and which character it is in the displayed line.

By using the code assignments shown in Table $1-2$, identify which of the six bits in the symbol is changing, e.g. the 39th character changed from
the @symbol to a B when moved to the 12 th line. The binary code change was from a zero to a one in Bit 2.

Using this example, refer to figure 2-17, and locate the changing character position in the 39th vertical column of spaces and the 12th line down. This space location shows the changing character is stored in the MOS cans located in the 5th column on the MOS card. Refer to the MOS locater in figure 2-16 and the faulty MOS is in the Bit 2 row under the 5th column.

To completely check every MOS, repeat the procedure but this time start typing the display line with the question mark (?) and then the @ symbol, e.g. ? @ ? @ ? @ ? @ etc.

To preclude rolling the displayed line off the screen, use the cursor HOME UP prior to ROLL UP or the cursor HOME DOWN prior to ROLL DOWN and the cursor will indicate the 1st display line or the 25 th display line, respectively.

## DEFLECTION AMPLIFIER

The Deflection Amplifier card contains the write, vertical and horizontal deflection amplifiers, the video amplifier and the RS-232-B converters.

Figure 2-20 is a functional block diagram and figure $2-21$ is a schematic diagram. This explanation makes reference to figure 2-21.

The 950 KHz minor vertical delfection square wave from the MOS card enters the deflection board at connector pin 13. Transistor Q6 provides isolation of the logic on the MOS card from the higher DC voltages present in the write amplifier. The output of Q6 is clamped by diode CR7 and passed through the filter consisting of C5, C6 and L2. The filter circuit removes the DC component of the wave and makes the waveform symetrical around ground. Transistors Q7 and Q8 form a differential input to the operational amplifier formed by Q7 through Q13. Transistors Q9 and Q10 form a current source for the output base drivers. As the voltage at the base of Q7 increases in the positive direction, Q 7 begins to conduct, shunting some of the current that



CYCLE COUNTER STROBES OUT FIVE WORDS FROM SELECTED BLOCK.


PULSES RESULTING AT PIN 24 DURING WORD NO.

## $\leftarrow$ CONNECTOR TOP

|  |  |  |  |  | COLUMNS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT 1 |  |  |  | $4$  |  |  |  |  |  |
| BIT 2 |  |  |  |  |  |  |  |  |  |
| BIT 3 |  |  |  |  |  |  |  |  | $\square$ |
| BIT 4 |  |  |  |  |  |  |  |  |  |
| BIT 5 |  |  |  |  |  |  |  |  |  |
| BIT 6 |  |  |  |  |  |  |  |  |  |

Figure 2-16. MOS Locator

had been going through Q9. As Q7 conducts, Q8 conducts less, due to the increasing positive voltage at its emitter. This causes more current to flow through Q10, which is inverted by. Q12. This action decreases the drive to the bases of Q11 and Q13 and the output drive of their emitters is decreased. The output transistors Q11 and Q13 drive the bases of the power drivers that are mounted on the air duct on the back panel. (See figure 3-14).

Figure 2-18 shows the general connection from all three of the deflection amplifiers to the power drivers on the rear panel. The diodes CR8, CR9 and CR10 are connected between the base of Q11 and Q13 to approximately match the four base-emitter junctions of the base drivers, Q11 and Q13 and the power drivers on the rear panel. This diode arrangement prevents any distortion of the output due to zero crossover.

All three sweep amplifiers are identical except for the feed-back source. The write amplifier uses voltage feed-back while the vertical and horizontal amplifiers use a current feed-back taken from the sense resistor on the particular yoke.

The geometry of the CRT is such that the characters are distorted at the sides of the tube, both in height and width. The characters tend to be short and wide at each side and uniform in size at the center of the tube. To correct for this geometric distortion, the horizontal current is monitored from the sense resistor and brought into Q 2 and Q3. These transistors provide a steady current through CR13, which develops a voltage across R9 in proportion to the horizontal sweep position. The voltage at R9 is connected through R39 to control the charging rate of the horizontal sweep capacitor, C18.

The output of Q 2 and Q 3 is also inverted by Q 4 and passed through the emitter follower, Q5. The output of $Q 5$ sets the clamp voltage on CR7. This results in the output of Q 6 being clamped at a higher voltage at the beginning and end of the sweep than it is clamped to at the center of the sweep. This allows the characters that are normally smaller on the sides of the CRT to have more gain than those in the center. The net result is characters of uniform height across the entire sweep.


Figure 2-18. Driver Connection

The horizontal ramp frequency from the control logic enters the card at pin 29. Transistor Q14 is an inverter to control the conducting time of Q15. Transistor Q15 is a current generator to charge the sweep capacitor C18. The base of Q15 is held at a constant voltage by VR1 and the charging current at the collector is controlled by the emitter circuit. The correction voltage is connected to the emitter of Q15 and controls the voltage at this point. At the beginning and end of the horizontal sweep, more current is drawn through R39 than is drawn through it at the center of the sweep. The result is a slower rate of charge on capacitor C18 at the ends of the sweep than in the center. The changing charge rate of capacitor C18 throughout the sweep compensates for the geometric distortion and results in characters of uniform size during the entire sweep.

The voltage ramp from C18 is passed through the emitter followers Q16 and Q17 to buffer the capacitor from the amplifier input. Two emitter followers are used (one NPN and one PNP) to compensate for the junction drops in the transistors which would cause an offset in the generated sweep.

Transistors Q18 through Q24 form the horizontal amplifier which is identical to the write amplifier previously described.

The vertical sweep is controlled by the output of the line counter on the control logic card. The inverted inputs from the counter enter the deflection card on pins 5 through 9 . Gates Z 1 and Z 2 form the input to a digital to analog converter. The base of Q26 is the summing junction for the converter. When all of the outputs of Z 1 and Z 2 are at ground, the only current available at the summing junction is through R72 which has a resistance value chosen to place the first line of the sweep in the desired position.

Resistors R67 through R71 have chosen resistances that will allow current flow in a binary magnitude, e.g., with the same source voltage, each resistor will pass two times the current as the one before. The output of the line counter is a binary count, therefore, the current at the summing junction increases in a binary progression.

The voltage source for resistors R67 through $R 71$ is held at 5 V through matciled diodes CR18 through CR22. The transistor Q25 is a regulator used to hold the 5 V generated across VR2 at a constant level. The values of R60 through R64 are chosen to provide a constant current from each circuit when the corresponding gate input is not active.

The current summing junction is the input to the vertical amplifier which is identical to the write amplifier previously described.

Digital video pulses from the MOS card enter the deflection card at pin 38. The resistor R3 and diodes CR1 and CR2 are a terminating network that supresses any overshoot or undershoot that is commonly present on high-speed pulsed lines. The pulses are coupled to Q1 through C1. The collector of Q1 contains the peaking coil L1 which ensures a sharp video pulse of approximately 40 V amplitude. The diodes CR3, CR4, CR5 and CR6 protect Q1 from either excessive saturation current or from the inductive kick developed by L1.

In order to protect the video amplifier from internal CRT arcs to the grid, the output of Q 1 is AC coupled by C3 to the output, pin 30. Diodes CR12 and CR34 restore the coupled signal to near ground level. The Transorb and Driver diode serves as an arc suppressor to protect the circuit.

There are two identical RS-232-B receive circuits on the deflection board, the receive data circuit consisting of Z 3 and the carrier detect circuit consisting of Z1. The RS-232-B carrier detect signal enters the deflection card at pin 10 where diodes CR32 and CR33 clip the input at 5 V and ground respectively. Gate Z 1 produces a logic level out while R2 and C30 prevent any oscillation of the circuit caused by poor rise times of the input signal. The receive data circuit is identical in operation:

There are three identical RS-232-B transmit circuits on the deflection card. The RO Data Circuit consisting of Q33 and Q34, the Transmit Data Circuit consisting of Q35 and Q36 and the Request-to-Send Circuit consisting of Q37 and Q38. The data to be transmitted enters the
circuit at pin 51. The input is pulled up by R99 and clamped to 5 V by CR31. When the input at pin 51 is positive, indicating that a mark is present, Q35 conducts, furnishing base drive to Q36 which conducts, causing the output at pin 52 to approach -12 V . When the input at pin 51 is ground, indicating a space, O 35 does not conduct and 036 , having no base current, does not conduct. The output at pin 52 at this time is +13 V . The resistor, R111, protects the output transistor Q36 from externally applied short circuits to ground.

The circuit consisting of Z3 and Q39 normally is the circuit used for the reverse channel transmit circuit, however, it may be used to provide a current loop interface circuit. The reverse channel signal from the Interface 2 card enters the deflection card at pin 47. The level at pin 18 is from the keyboard and is high, except when the BREAK key is depressed. When the output of Z3 pin 3 is low, the transistor 039 does not conduct and the output at pin 56 is +13 V . When Z 3 pin 3 is high, the output at pin 56 is ground. When the BREAK key is depressed, the input at pin 18 goes low forcing Z 3 pin 3 high and the output at pin 56 goes to ground.

A current loop interface, referred to earlier, may be provided if the circuit for Z3 and Q39 is modified. Using an Elco pin pusher, remove the contacts from connector locations 18, 47 and 56. Tape these wires and turn them back into the harness. Push the pin out of location 51 and insert it into position 47. Push the pin out of location 52 and insert it in position 56. If the computer furnishes drive from a voltage source
greater than 5 V , the preceeding modification is all that is required. If the computer drive is from a voltage source less than 5 V , on the deflection card, resistor R88 must be shorted and a 10 K ohm resistor added from connector pin 55 to a -12 V source. With this modification, the transmitted data is available on J 9 pin 3. Connector pins 1 and 7 are ground points.

## LOGIC POWER SUPPLY

The Logic Power Supply consists of six separate supplies, operating from one common transformer. The voltages provided are:

$$
\begin{array}{ll}
\text { 1. } & +5 V D C \\
\text { 2. } & -5 V D C \\
\text { 3. } & -12 V D C \\
\text { 4. } & +13 V D C \\
5 . & +25 V D C \\
\text { 6. } & -25 V D C
\end{array}
$$

The negative going pulse used for POWER ON RESET is developed from the REG +5 VDC circuit within the Logic Power Supply.

On early models of the Datapoint 3300, an overvoltage protection circuit was incorporated to disable the +5 VDC output if an over-voltage condition occurred.

The theory of operation deals with the +13 VDC supply The same theory will apply to the +5 VDC supply. The -5VDC and -12VDC supplies are complements of the positive supplies.

The block diagram in figure 2-19 is typical of the functions within the 5,12 and 13 volt supplies.


Figure 2-19. Typical Power Supply Block Diagram



NOTES (UNLESS OTHERWISE SPECIFEEO)

The three major sub-circuits of the +13 VDC power supply (See figures 2-22 and 2-23) are as follows

1. Diodes CR3 and CR4, CR17 and CR18 and capacitor C2 comprise the rectifier-filter circuit. Pins 13 and 14 from the power transformer provide in excess of 14VAC to rectifiers CR 3 and CR4, CR17 and CR18 with respect to ground. The pulsating DC from CR3 and CR4 is smoothed by the RC filtering action of C2.
2. The series regulator and driver circuit consists of series regulator Q1 and driver transistor Q2, resistor R1, Zener diode CR21 and capacitor C22. The series regulator circuit controls all current to the load from the rectifier-filter circuit in response to signals from the error amplifier. A driver circuit is provided in the base of the series regulator to increase the current gain of the error signal. All current to the load must flow through the series regulator Q1. Therefore, the voltage drop across Q1 for a given current will determine the voltage across the load. The drop across Q1 is solely dependent upon the feed-back signal from the error amplifier within the limits of regulator Zener diode, CR21 and resistor R1 limit the voltage drop across Q1 to a safe value. These two components do not appear in the 5 volt power supplies since a 5 volt drop is entirely within the capability of the series regulator transsistor. Capacitor C22 in the base of Q1 assures a smooth and well damped response of Q1 to signals to the error amplifier.
3. The Reference and Error Amplifier is a common mode differential amplifier, consisting of transistors Q3 and Q4; resistors R2, R3, R4, R11, R33; Zener diode CR5 and capacitors C1 and C3. Since the amplifier is differential, many of the effects of heat and component aging are cancelled. Zener diode CR5 provides the reference potential on the base of Q3. When the potential at the base of Q4 is identical to that on the base of Q3, the amplifier is considered to be in balance, and no error signal results. Any deviation of the base of Q4 from the reference level of Q3 would result in an unbalanced condition. The resultant signal from the error amplifier would cause a change in base voltage on driver Q 2 and
would ultimately vary the drop across Q1 to compensate for the deviation in supply voltage

To clearly understand the operation of the 5,12 and 13 volt power supplies, assume the +13 volts power supply to be operating at the nominal +13 volts $D C$ level. Assume that due to variations of line or load or both, the voltage across the load exceeds $+13 V D C$. Since the voltage to the load exceeds pre-set level the base of Q4 will become more positive. The drop across Q4 will decrease causing its emitter and therefore the emitter of Q3 to go more positive. Since the emitter of Q3 is now more positive with respect to its base (which is held at the reference potential), the current through Q3 will be diminished. The drop across R33 in the collector of Q3 will be less. causing the base of Q 2 to go more positive. Q2. being a PNP transistor, will decrease its current to the base of Q1. When the base of Q1 goes less positive, the drop across Q 1 will increase such that the voltage appearing on the output termin al of the power supply will again be the nominal 13 volts, and the voltage at the base of Q 4 will return to the pre-set level.

Now assume that due to line or load variations the potential at the output terminal of the +13 volts power supply should drop below the nominal 13VDC value. The base of Q4 would go less positive decreasing the current thru Q4. The emitter of Q4 would then become less positive. Since Q3 and Q4 share a common emitter resistor, R4, the emitter of Q3 would also become less positive. Again, since the base of Q 3 is.held at a fixed reference potential, if the emitter becomes less positive the current through Q3 would increase, causing a greater drop across collector resistor R33. The base of driver, Q2, would therefore go less positive, increasing the current to Q1. The drop across Q1 would decrease, thus increasing the potential at the power supply output terminal to the nominal 13 volts.

Capacitor C 1 provides additional filtering at the output terminal and minimizes variations in voltage which would exceed the response time of the regulator circuit. R11 provides a means of adjusting the output voltage to a nominal $13 \pm 1 \mathrm{VDC}$.


Figure 2-22. +13VDC Power Supply

The +25VDC and -25VDC used for the deflection drivers is obtained from transformer T 2 . Plus 25 volts is obtained by rectifying the output of T2 pins 9 and 10 across CR6 and CR7, CR8 and CR9. Filtering is accomplished with C17. The output is to the +25VDC fuse F2. Negative 25 volts is a complement of the +25 VDC supply with filtering accomplished by C18. The output is to the -25VDC fuse F3.

## Power On Reset

The power on reset circuit consists of R13, C8, R17, Q15, R14, C7, R15, R16, Q18, R18, R19, R34 and Q16. (See figure 2-23.)

The purpose of the circuit is to provide a negative going pulse to the POWER ON RESET BUS during a brief interval following turn-on of the $+5 V D C$ supply, thus assuring a resetting of all logic elements each time power is recycled.

When power is first appiied to the reset circuit, capacitors C8 and C7 will be discharged (C8 by R17 and C7 by R14, R15 to the +5 VDC bus). The base of Q18 will immediately go sufficiently positive to turn off Q18. As a result, Q16 will be turned off.

Meanwhile, after a time constant determined by values of C8 and R13, C8 will charge to a value sufficiently positive to saturate Q 15 bringing the negative side of capacitor C 7 to approximately ground potential. For a brief time interval (determined by the values of C7 and R15), Q18 will saturate and remain in this state until C 7 has charged, thus driving Q16 into saturation and providing a negative going pulse to the Power On Reset bus. As C7 charges, the base of Q18 will then become sufficiently positive to cut off Q16, thereby restoring the conditions which existed immediately following application of power.

## DEFLECTION POWER SUPPLY

The Deflection Power Supply provides additional voltages for the deflection circuits. Figure 224 shows the +40 VDC portion of the Dellection Power Supply.

Approximately 40VAC from transformer T2 is applied to the bridge rectifier, CR3-CR6. The full wave rectified output is filtered by C2, R5 and $C 7$ and is clamped by Zener diode CR5 to produce a +40 VDC output at pin 6 .

Figure $2-25$ shows the circuitry which provides +120 VDC and +450 VDC to the deflection circuits. Approximately 550 VAC from the secondary of T2 is applied to the power supply on pin 1. $A+450$ VDC output on pin 4 is provided by rectifier CR1 operating in the RC filter $R 8$ with C3 and C4. The +120 VDC supply is derived from the +450 VDC supply through divider R1 and R22. R2 and R3 are the bleeder resistors for the Deflection Power Supply.

Figure $2-26$ is the schematic diagram of the complete Deflection Power Supply circuitry.



Figure 2-24. +40VDC Circuit


Figure 2-25. +120VDC and +450VDC Circuit


## HIGH VOLTAGE POWER SUPPLY

The High Voltage Power Supply is a sealed unit. When $95-135 \mathrm{VAC}$, at 60 Hz , is applied to the input tab sockets, 15,000 VDC will be present at the output high voltage lead. If input voltage is correct and 15 KVDC is not present, replace the High Voltage Power Supply.

## CONTROL LOGIC

## General

The functions of the Control Logic card are (1) Generate the horizontal and vertical timing pulses.
(2) Provide blanking pulses for horizontal and vertical retrace.
(3) Control the cursor movements (i.e. left arrow, right arrow, up arrow and down arrow).
(4) Provide line feed, carriage return
roll up and roll down functions.
(5) All compare circuitry for data entry into circulating memory.
(6) All address counters for memory and cursor.

## Horizontal Deflection Timing (See Figures 2-27 and 2-28.)

The horizontal deflection timing pulses are generated by a synchronous binary counter, consisting of Z62 through Z65, referred to as the Character Counter. The Character Counter Clock and cycle 7 pulses to the input pins of $Z 65$ will increment the counter each character time. The Character Counter counts to 82 although there are only 72 characters displayed per line. The ten extra counts are to allow for horizontal retrace and recovery of the yoke after retrace. The Character Counter has a normal radix of 128, therefore $\mathrm{Z} 86, \mathrm{Z} 76$ and Z 75 provide the necessary feedback to turn the Character Counter around at count 82 . Z 86 decodes a count of 82 (a binary count of 81 is actually the 82nd count, since the first count is zero) and returns the Character Counter to the zero state with the next clock pulse.

The $N$ jumper at pin 6 of $Z 86$ is provided to aid in isolating a malfunction within the Character Counter and feedback circuit. With the $N$ jumper removed, the feedback path is broken and the Character Counter will cycle through its radix of 128. The output of each succeeding flip-flop in
the counter chain will be twice the period of the preceding flip-flop. It is then a matter of determining whether the malfunction is in the counter chain or in the feedback path.
The horizontal ramp clock is generated by Z33, which is connected in a standard latch configuration. $\mathbf{Z} 84$ decodes the 72 nd count and the output at pin 8 of $Z 84$ is connected to pin 9 of $Z 33$. When the 72 nd count is detected, Z 84 pin 8 drives $Z 33$ pin 9 low, setting $Z 33$ pin 8 high. At this point, $Z 63$ pin 8 which connects to $Z 33$ pin 13 is high. On the 80 th count, Z 63 pin 8 will go low, setting $Z 33$ pin 11 to a high and resetting $Z 33$ pin 8 to a low. The horizontal ramp is generated when Z 33 pin 8 goes from a high to a low and is terminated when $Z 33$ pin 8 goes from a low to a high. The horizontal sweep begins (left hand margin of the CRT) with the 81st count and ends (right hand margin of the CRT) with the 72 nd count. The 81st and 82nd counts are not used to display information but do allow time for the horizontal yoke to gain speed. The function of the Clock Inhibit signal is to inhibit the clock pulses to the MOS recirculating register during horizontal retrace. Z66 pin 1 goes low on count 72 and remains in this state until the Character Counter cycles to the first count (zero state).

## Vertical Deflection Timing

The vertical deflection sweep is generated by a synchronous binary counter which consists of Z60 through Z62 and is referred to as the Line Counter. Feedback is provided to change the Line Counter natural radix of 32 to a radix of 26. $Z 79$ pin 12 goes low on the 26th count (binary count of 25 since zero is the first count) and in conjunction with Z 70 pin 11 and Z 13 pin 4, steer the counter-back to the zero state on the next clock pulse. The clock pulse to the Line Counter is generated by the Character Counter. Z84 decodes the 72nd count of the Character Counter and this count is inverted by Z75 to be applied to pin 2 of Z13. (Pin 3 of Z13 and pin 10 of $Z 12$ will be considered at this time to be in the high state.) The pulse is gated through Z 13 and Z 12 and applied to Z 82 which is an inverting buffer. Z 82 has an extended fanout capability and applies a low going clock pulse to the Line Counter.

The D/A 1 through D/A 5 outputs of the Control Logic card are the Q outputs of the Line Counter flip-flops. These outputs are used to drive the Digital-to-Analog converter which generates the vertical sweep signal. The End-ofFrame signal which leaves the Control Logic card on connector pin 16 is generated by JK flip-flop Z39 pin 8. The $K$ input, pin 10 of Z 39 , is steered by $Z 79$ pin 12 which is the decoded 26th count. The output of $Z 79$ pin 12 is inverted by Z70. Pin 11 of $Z 70$ drives the $J$ input, pin 7 of Z39. The following clock pulse which sets the Line Counter to the zero state, clocks $Z 39$ pin 8 low. Z39 pin 9 connects to $Z 66$ pin 12. Z66 pin is wire-ORed with Z66 pin 1 which is the horizontal retrace clock inhibit signal. Z39 pin 9 stops high during the vertical retrace until the end of the first horizontal sweep. This forces Z66 pin 13 low during this period of time to inhibit the recirculating memory clock. In order to allow time for the recovery of the horizontal yoke after vertical retrace, the first horizontal sweep is not used to display information. This is why the Line Counter has a radix of 26 rather than a radix of 25 . The End-of-Frame signal and the Clock Inhibit signal are gated together by Z12. The output, pin 11 of Z12, leaves the deflection card on connector pin 47 and is referred to as the Blank CRT 1 signal. This signal is used to blank the CRT display during the horizontal retrace and the vertical retrace. The 76th count of the Character Counter is decoded by Z83, inverted by Z 72 and leaves the Control Logic card on connector pin 42. This signal is used on the MOS card to perform the Erase-End-of-Line function. The End-of-Frame signal is used to perform the Erase-End-of-Frame function.

## Cursor Positioning

The positioning of the cursor on the CRT display is controlled by the Cursor Character Counter and the Cursor Line Counter. The Cursor Character Counter is an up-down 72 count counter, consisting of flip-flops Z43, Z44, $Z 45$ and $Z 46$ with their associated steering gates. The Cursor Line Counter is an up-down 25 count counter, consisting of $\mathrm{Z} 40, \mathrm{Z} 41$ and Z 42 with their associated steering gates. The outputs of these two counters are compared to the outputs
of the Memory Character Counter and the Memory Line Counter. These four counters are com-
 outputs are wire-ORed. The binary outputs of the Cursor Character Counter and the Cursor Line Counter indicates the location of the cursor in the CRT display. The output of the digital comparator, pin 9 of Z69, will remain low as long as the four counters are not in agreement. When the two sets of counters compare, the comparator output will go high for a single character time. The pulse width of the digital comparator is narrowed by gating it with three signals from the MOS card. The digital comparator, Cycle 1, Dot gate and the Character Counter Clock are ANDed together by Z69. The digital comparator output is inverted by Z69 and the pulse width is reduced to a single dot time. The output of Z69 on pin 8 leaves the card on connector pin 18 and this same output is inverted by Z 59 pin 13 to provide the Comparator Output from the card on connector pin 19.

The first character position on a line is represented by the zero state of the Cursor Character Counter. In order to move the cursor to the right on the display, the Cursor Character Counter is incremented up, to move the cursor to the left the Cursor Character Counter is incremented down. The steer up and steer down lines of the Cursor Character Counter are jumpers $A$ and $L$ respectively. These lines are normally high. To steer the counter up, jumper A remains high while jumper L' is pulled low. To steer the counter down, jumper $A$ is pulled low while jumper $L$ remains high. Jumpers $A, L$ and $K$ are provided into the counter so that trouble-shooting the counter may be simplified. By removing these jumpers, external steering controls and an external clock may be applied to the counter. The Cursor Line Counter is implemented in a similar manner to the Cursor Character Counter. Jumpers $E$ and $B$ represent the steer up and steer down lines respectively, of the counter. By removing jumpers $E, B$ and $C$, external steering controls and an external clock may be applied to the Cursor Line Counter. It was noted earlier that the Line Counter used to generate the vertical deflection is a divide by 26 counter. The
first horizontal line after vertical retrace, is used to allow time for the horizontal yoke to recover rather than to display information on the CRT. The outputs of the first flip-flop, Z42 pins 9 and 8 in the Cursor Line Counter, are reversed from the normal configuration in that the $\overline{\mathrm{Q}}$ output of Z 42 is wired into the digital comparator as the Q input. This prohibits a comparator output for the first horizontal deflection line and allows a comparator output for the second horizontal deflection line. This means that the home up position is actually the first character in the second horizontal sweep. This allows time for the horizontal yoke to recover and gain speed after vertical retrace.

The Cursor Right, Cursor Left, Cursor Up and Cursor Down functions are decoded commands from the computer to increment the Cursor right, left, up or down. These commands are decoded on the Interface 1 card and are inputs to the Control Logic card. The Left Arrow, Right Arrow, Up Arrow and Down Arrow function are switch closure commands from the keyboard to move the cursor left, right, up or down. The Left Arrow, Right Arrow, Up Arrow and Down Arrow commands out of the Control Logic card are functions that indicate a keyboard switch has been closed. These outputs are wired back to the keyboard where they are encoded and then transmitted to the computer.

The Cursor Right function enters the Control Logic card on connector pin 9 and follows two paths. The first path is through Z 78 pin 2 , which inverts the signal and applies the inverted signal to $Z 57$ pins 11 and $12, Z 57$ pin 13 is connected to jumper $L$, the steer down line and goes low to steer the counter up. The second path followed by the Cursor Right signal is to Z 78 pin 4 where the signal is gated and inverted. $Z 78$ pin 6 then connects to Z 78 pin 9 and uprights the signal. Z 78 pin 8 connects to Z 28 pin $4 . \mathrm{Z} 28$ is a four input NAND gate. The other three inputs to the gate at this time are high, therefore with Z 28 pin 4 going low, Z28 pin 6 goes high. Z28 pin 6 connects to $\mathrm{Z7}$ pin 10 where it is gated with count 76 from the Character Counter. The output of $Z 7$ pin 8 sets a latch, consisting of $Z 8$ pins 1,2 and 3 and $Z 7$ pins $1,2,12$ and 13. The output, Z 8 pin 3, of the latch is gated with count 82 by $Z 8$ pins 11,12 and 13 . Z 8 pin 11 sets a second latch which resets $Z 8$ pin 3 to a
low. The output of the first latch now has a pulse on it which lasts from count 76 of the Character Counter until count 82. This pulse is inverted by Z16 pins 11, 12 and 13 and then gated, by Z16 pins 8,9 and 10, with the normally high Cursor Advance Signal from connector pin $57 . \mathrm{Z} 16$ pin 8 is gated by Z 26 with Z 15 pin 8 . Z 15 decodes the zero state of the Cursor Character Counter and its output is high when clocking the Cursor Character Counter up. The output of Z26 is inverted by Z32 which drives the Clock line to the Cursor Character Counter. Since the steer down line had previously been pulled low, the application of the clock to the Cursor Character Counter by $Z 32$ will now clock the counter up by one. The second latch, consisting of $Z 8$, pins $4,5,6$ and 8,9 and 10 , which was set by count 82 , will be reset by $Z 28$ pin 6 on the trailing edge of the data pulse. The output, $\mathrm{Z8}$ pin 8 of this latch is inverted and buffer ed by Z86 and Z82 and leaves the Control Logic Board on connector pin 43 . This signal, referred to as Line Feed Accepted, clears the holding register on the Interface 2 card and informs the Interface 2 card that the desired function has been completed. The Cursor Left function is performed in a similar manner to the Cursor Right function. The difference being that the steer up line (jumper $A$ ) is pulled to ground and the steer down line (jumper L) remains high. The Cursor Left clock path is also through $Z 28$ pin 6 . The clock pulse may be checked at Test Point 2.

The Cursor Up function enters the Control Logic Card on connector pin 34 and is normally high. The steering path for the Cursor Up function is through $Z 77$ pin 12 and $Z 57$ pins 5 and 6 . Upon application of the Cursor Up signal, Z57 pin 4 drives the steer up line, jumper $E$, of the Cursor Line Counter low. The clock path for the Cursor Up function is through Z77 and Z28 pin 9. Upon application of the Cursor Up signal, Z 28 pin 8 (Test Point 1), is driven high. The logic high signal on Test Point 1 is gated by Z 17 with count 76 of the Character Counter. The output, Z17 pin 8, sets a latch which is reset by a second latch at count 82 of the Character Counter. (This technique is similar to that used for Cursor Right and Cursor Left.) The output of the first latch, $Z 58$ pin 3, is wired through $Z 59$ pins 4 and 5. The signal is passed by Z 20 and presented to $\mathrm{Z1}$ pin $11 . \mathrm{Z1}$ pin 9 is connected to Z 21 pin 8 . Z 21
decodes the zero state of the counter and inhibits clock pulses to the counter when the all zero state and a steer up signal are detected. $\mathrm{Z1}$ pin 10 is connected to Z69 pin 6 which decodes the 25 th count, corresponding to the 25 th line. Z69 inhibits clock pulses to the counter when the 25 th count and a steer up command are detected. If neither one of these states is detected by Z21 or Z69, Z1 pin 8 will present the pulse to $Z 32$ to drive the clock line to the Cursor Line Counter. The Cursor Line Counter will then be incremented down by a single count.

The Cursor Down function is accomplished in a similar manner to that of Cursor Up. The steering path is through $Z 77$ and $Z 57$ pin 1. $Z 57$ pin 1 drives jumper $B$ low thus allowing the Cursor Line Counter to be incremented up. The clock path is through Z 28 pin 8, Test Point 1, and may be checked at Test Point 1.

Switch bounce protection circuitry for allowing automatic repeating of the function after a slight delay are provided for these signals. The switch closure corresponding to the Cursor Right movement enters the card on connector pin 8 and is normally high. The steering path for this function is through Z78 and Z57. Upon application of the Right Arrow signal, Z57 pin 13 drives the steered down line, jumper L, low, thus allowing the Cursor Line Counter to be incremented up. The clock path for the Right Arrow signal is through Test Point 2. The switch closure is inverted by Z67, pin 11 the output, is connected to $Z 37$ pin 11. The signal is still "bouncy" at this point and is inhibited by $Z 37$ pin 10. The inverted switch closure from $Z 67$ pin 11 is applied to $Z 47$ pin 11. This forces $Z 47$ pin 13 low, thereby setting a latch consisting of $Z 48$ pins 11,12 and 13 and $Z 48$ pins $8,9,10$. $Z 48$ goes low and is connected to the input of $Z 38$ pins 8 and 9 in 01 gate. The output, Z38 pin 10, is connected to an RC filter, consisting of R19 and C2, which smoothes out the switch bounce. After the filtering action, C2 charges up and forces $Z 49$ pin 6 to go low. Z49 pin 6 sets a latch consisting of $Z 49$ pins 8,9 and 10 and $Z 49$ pins 1, 2 and 3 , forcing $Z 49$ pin 8 to go high. $Z 49$ pin 8 connects to $Z 37$ pin 10 . Since Z37 pin 9 is normally high, the bounceless switch closure is gated out of $Z 37$ pin 8 which connects to $Z 28$ pin 2. This forces Test Point 2 to go to a
logic 1 state. From Test Point 2, the generation of the clock pulse for the Cursor Character Counter follows the identical path for the Cursor Right and Cursor Left functions.

If the Cursor Control switch is depressed and held, Z38 pin 13, will begin to charge C1. After a short delay, the charge on C 1 is sufficient to forward bias CR1 and Q1. The collector of Q1 is connected to $Z 27$ pin 5 . Q1 going into saturation forces $Z 27$ pin 6 high. $Z 27$ pin 6 is connected to $Z 27$ pin 12 where it is gated with a 7.5 Hertz signal which enters the Control Logic card on connector pin 36. The 7.5 Hertz will then be passed through to either Test Point 1 or Test Point 2, where continuous clock pulses for either the Cursor Character Counter or the Cursor Line Counter will be generated.

## Carriage Return

The Carriage Return function is performed by clearing the Cursor Character Counter to the zero state. The Carriage Return signal enters the card on connector pin 39 and normally is a logic one. When connector pin 39 is pulsed, Z29 pin 8 is driven to a logic zero through a series of inverters and wired OR connections. Z29 pin 8 is connected to the Clear Inputs of the Cursor Character Counter and clears the counter.

## Home Up

The Home Up function is performed by clearing both the Cursor Character Counter and the Cursor Line Counter to the zero state. There are three command signals which will home the cursor display up. These are:

1. The Power On Reset pulse.
2. The Decoded Home Up command.
3. The Home Up key switch closure.

The Power On Reset pulse enters the card on connector pin 6, the Decoded Home Up command enters the card on connector pin 5 and the Home Up key switch closure enters the card on connector pin 17. These three signals are normally a logic one and are gated together by Z68. If any of the signals are pulsed, Z68 pin 12 goes high and through a series of inverters and
wired OR gates, drives $Z 29$ pin 8 low and clears the Cursor Character Counter to the zero state. Z29 pin 6 is also driven low, thus clearing the Cursor Line Counter to the zero state.

## Home Down

The Home Down function is performed by clearing the Cursor Character Counter to the zero state and by counting the Cursor Line Counter to the 25th line with a burst of high speed clock pulses. Connector pin 11 is wired to the decoded home down command and connector pin 12 is wired to the Home Down key switch closure. These inputs are gated by Z 78 and normally are a logic one state. When either of these inputs is pulsed, Z29 pin 8 is driven low and clears the Cursor Character Counter. Z59 pin 1 is connected to the steer down line of the Cursor Line Counter and is driven low. Z 59 pin 8 is driven high and enables Cycle 3, a high speed clock, to be gated out on Z 59 pin 10 which is the clock path for the Cursor Line Counter.

## Line Feed and Reverse

The Line Feed function has two standard operating modes. When the Datapoint 3300 is not operated in conjunction with the 3300T (companion magnetic tape cassette unit), Line Feed steps the cursor down to the 25th line of the display, one line at a time. Upon reaching the bottom line, each succeeding Line Feed will perform the Roll Up function. When the Datapoint 3300 is operated with the Tape Cassette 3300T in the read reverse mode, the Line Feed steps the cursor up the screen to the first line, one line at a time. Each succeeding Line Feed rolls the information down. These two modes of operation are controlled by the reverse line which enters the Control Logic card on connector pin 15. When the Datapoint 3300 is not operating with the 3300T, the reverse line is grounded through the 50 pin Tape Cassette Unit connector on the back panel of the Datapoint 3300. This explanation will consider the Reverse line to always be at ground level. The Line Feed signal enters the Control Logic card on connector pin 27 and is normally a logic one state. The Line Feed signal connects to Z28 pin 10 and when pulsed, drives Z28 pin 8, Test Point 1, high. A pulse applied to Test Point 1 will generate a clock signal to the Cursor Character Counter.

The logic zero level of the reverse line is inverted by Z 10 and applied to Z 9 pin $3 . \mathrm{Z9}$ pin 2 in connected to the inverted Line Feed pulse. The output, $\mathrm{Z9}$ pin 1 , is connected to the steer down line of the Cursor Character Counter. When Line Feed is pulsed, the steer down line of the Cursor Line Counter will be lowered and a clock pulse will be generated to increment the counter up, this will move the cursor down on the display. The clock pulse will be applied to Z 1 pin 11. Z69 detects whether or not the cursor is on the 25 th line. If the cursor is not on the 25 th line, the output, Z69 pin 6, will be high and the clock pulse will be gated through Z1. This will increment the Cursor Line Counter by 1. If, however, the cursor is on the 25 th line, Z 69 pin 6 will be low and the clock will be inhibited. The output of Z69 is inverted by Z20 and gated by Z19 with a not reverse line. Z 19 pin 8 goes low forcing $Z 19$ pin 6 high. $Z 19$ pin 6 is connected to $Z 7$ pin 3.27 pin 5 is connected to the inverted line feed pulse. $\mathrm{Z7}$ pin 4 is connected to Z 33 pin 6 which is a clock pulse generated from Test Point 1. The clock pulse is gated through $\mathrm{Z7}$ and inverted by $\mathrm{Z10}$. The output, Z 10 pin 8 , is gated by $\mathrm{Z9}$ with the not reverse line. The clock pulse is gated out of $Z 9$ on pin 13 and applied to $Z 6$ pin 10. By applying this pulse to $\mathrm{Z6}$, the Roll Up function is initiated.

## Roll Up

The function of rolling up information displayed on the CRT is performed by slipping sync between the vertical deflection and the MOS recirculating memory. The clock pulses to the Memory Character Counter are inhibited for a particular count while the MOS recirculating memory clock pulses are continued. This has the effect of holding the horizontal sweep in the same vertical position for two horizontal line times, while the information contained in the memory is advanced two line times.

The Roll Up signal enters the Control Logic card on connector pin 44 and is normally a logic high. This signal connects to Z 6 pin $9 . \mathrm{Z} 6$ pin 10 is activated by the Line Feed function. If either of these input pins to $Z 6$ is pulsed, the output, Z6 pin 8, is forced to a logic high. The signal is then gated by Z 6 with the 82nd count of the Character Counter and the End of Frame signal. End of frame goes to a logic 1 at the beginning
of vertical retrace and gates count 82 through Z6. This forces the output, Z6 pin 6 low, setting a latch consisting fo $Z 5$ pins 1,2 and 3 and $Z 2$ pins $8,9,10$ and 11. One output of the latch, Z2 pin 8 , is set to a logic 0 and gated by $\mathrm{Z13}$ with the clock pulse for the line counter. This condition is maintained until the following count 82 of the Character Counter is gated through Z4 pin 8, which resets the latch circuitry. Since Z13 pin 3 was held at a logic 0 for a complete line time, the clock pulse to the Line Counter was inhibited and the Line Counter remained in the all zero state. Following vertical retrace, the recirculating memory clock is inhibited during the first horizontal sweep since this line position is not used for displaying data. The memory clocks are inhibited by wired OR gates Z66 pin 13. Z2 pin 8 however, holds Z66 pin 13 at a logic 1 during the Roll Up process thus allowing the memory clocks to continue. The recirculating memory then has advanced the information one line time while the Line Counter has remained in the same state for two counts. Information displayed on the first line of the CRT prior to the Roll Up command must be erased. This is accomplished on the MOS board by the load 0's 1 pulse which leaves the Control Logic card on connector pin 58. This signal is the inversion of $Z 2$ pin 8 , by $Z 13$ pin 10.

## Roll Advance

Roll Advance enters the Control Logic card on connector pin 31. This signal is used as a Roll Up command when the cursor is located on the 72nd character of the 25 th line. Roll Advance is gated by Z 1 with two control lines to detect that the 72 nd character of the 25th line has been written. The Roll Advance pulse is gated through Z11 and applied to $Z 6$ pin 12. This initiates the Roll Up function.

## Roll Down

The Roll Down key switch closure enters the Control Logic card on connector pin 10. The
switch bounce is filtered out by R19 and C2 before the signal is gated through Z18. Z18 pin 13 is wire ORed with $Z 9$ pin 10 (a function of the line feed signal on the Datapoint 3300 when it is operated with the 3300T). These signals connect to $Z 2$ pin 3, a three input gate connected in a latch configuration with Z 11 pins 8,9 and 10. $Z 2$ pin 3 going low, forces $Z 2$ pin 6 to a logic one. This signal is gated by Z 4 with count 76 from the Character Counter and the End of Frame signal. End of Frame is high except during the time of vertical retrace and therefore allows count 76 to be gated through $Z 4$ at any time except vertical retrace. The output of $Z 4$ pin 6 sets a latch consisting of $Z 3$ pins 1,2 and 3 and $Z 1$ pins $3,4,5$ and 6 . One output of the latch, Z 3 pin 3, is inverted by Z 13 and wired with Z 13 pin 1 which is the clock pulse for the line counter. The second latch consisting of $Z 3$ pins 8,9 and 10 and $Z 3$ pins 4,5 and 6 is set on count 82 and resets $Z 13$ pin 13 to a high. The remaining latch circuitry is reset on the following count 72 of the Character Counter. By adding an additional clock pulse to the Line Counter, sync is momentarily lost while the vertical sweep moves one full line time ahead of the recirculating memory. When $\mathrm{Z4}$ pin 6 went low, following count 76 , a latch consisting of $Z 80$ pins 8,9 and 10 and $Z 80$ pins 4,5 and 6 was set. $Z 80$ pin 8 leaves the Control Logic card on connector pin 25 and is referred to as the Blank CRT2 signal. This signal is initiated at the beginning of the Roll Down function and is used to blank the CRT during the Roll Down process. Z 80 pin 8 is gated with count 72 and Z 39 pin 12 by $\mathrm{Z} 79, \mathrm{Z} 39$ pin 12 goes high at the beginning of the second horizontal sweep (first horizontal sweep display). This gates Z 79 pin 8 low, setting a latch consisting of $Z 80$ pins 1,2 and 3 and $Z 70$ pins 1, 2 and 3. The output of this latch, Z 70 pin 3, leaves the Control Logic card on connector pin 23 and is referred to as the Load 0's 2 signal. This signal is used to erase information in the recirculating memory that has been positioned on the bottom line prior to the Roll Down signal. The latch circuitry is reset on count 72 by $Z 80$ pin 11.


Figure 2-27. Block Diagram, Control Logic


## MAINTENANCE

## SECTION III

## General

Become familiar with the various functions and data flow through the Datapoint 3300 by referring to Section II of this manual and the Operators Manual provided with the equipment. To gain access to the equipment for maintenance, it is necessary to remove the housing from the base plate and if any of the printed circuit cards require replacement, it will be necessary to remove the keyboard from the terminal base plate.

## WARNING

With the housing removed and power on, 15,000 volts is present at the CRT.

## REMOVAL

## Housing Removal From Base

The terminal housing is secured to the base plate by 3 Allen head screws. One is located on each side of the base plate, $3-1 / 2$ inches from the rear and the third is located in the front center of the base plate. A $5 / 32$ inch Allen wrench is required to remove these screws. After removing the screws, lift the housing (not including the back panel) straight up until it is clear of the unit and the back panel. This will provide access to the keyboard and the printed circuit cards without removing the back panel.

If it is necessary to remove the back panel, proceed as follows:

1. Remove the two Phillips head screws securing the Data Set connector and unplug the connector.
2. Remove the two Phillips head screws securing the Recorder Model 3300T connector and unplug the connector.
3. Disconnect the AC Power cord from the 115 VAC 60 Hz connector.
4. Remove the fuse holder cap and fuse.

## NOTE

Turn Baud Rate Switch knob to a point where the index mark points straight down. This places the switch in the null position for ease in re-indexing and also makes the knob set screw easily accessible.
5. Using a $1 / 16$ inch Allen wrench, loosen the set screw in the knob on the Baud Rate Switch and remove the knob.

Tilt the back panel toward the rear and lift the panel off the base plate.

## NOTE

Before operating with the cover removed, the fuse and cap, Baud Rate Switch knob, 3300T connector and AC power cord must be replaced. The null position of the Baud Rate Switch will display a cursor however no data can be displayed.

## Keyboard Removal From Terminal

The Keyboard must be removed from the terminal in order to remove any of the other printed circuit cards. The Keyboard is held in place by four Phillips screws located on the bottom of the terminal base plate, two on each end of the Keyboard. The screw holes through the terminal base plate are slotted to facilitate forward and backward adjustment of the keyboard. Once the mounting screws are removed, unplug the main connector on the right hand side of the keyboard, and lift the keyboard out.

## Keyswitch Disassembly

Remove the Kevboard assembly from the termınal taseplate. The keyswitch is secured to the printed circuit card by two spring tabs on the keyswitch housing and a 6-32 nut. Remove the nut with a ? $3 / 16$ inch socket wrench. Insert a $1 / 16$ inch diameter piece of piano wire through the holes in the plungers. Use special keycap removing too' to remove the keycap. Pull straight up to avoid damage to the keycap.

Remove the spring and keyswitch gasket. Two pairs of needle nose pliers are required to remove the keyswitch housing. Compress the two spring tabs on the sides of the housing with one pair of needle nose pliers and use the other pair to grasp the plunger, and pull up. Remove the magnet assembly retainer for access to the magnet and focusing plates. When replacing the magnet, the north pole (positive) must be at the top. Reassemble in the reverse order. Make sure that the plunger gasket is installed, or faulty operation of the switch will result. When replacing the keycap, push it straight down onto the plunger. Do not rock it or the keycap can be damaged. Remove the $1 / 16$ inch rod from the plungers. Replace the $6 / 32$ inch nut.

## Reed Replacement

ITo replace a defective reed, remove the keyswitch and break the reed lead where it is soldered to the reed bracket. Unsolder the lower lead from the Keyboard printed circuit board. Cut 0.5 inch off the contact side of the reed lead. Position the reed on the reed support so that the flat side of the reed is 90 degrees to the flat side of the reed bracket. The top of the contact lead must be flush with the top of the reed bracket. Hold the reed in position with an alligator clip and solder the bottom lead to the keyboard printed circuit board. Remove alligator clip and solder top lead to reed support. Replace keyswitch assembly.

## Printed Circuit Card Removal

After the keyboard has been removed, the other five printed circuit cards may be removed by pulling the card straight forward out of it's connector. The cards when viewed from the front, starting from the top, are:

[^0]
## Logic Power Supply Removal

The Logic Power Supply is secured to the terminal by five Phillips head screws. If it is necessary to gain access to the Logic Power Supply for trouble-shooting or repair, remove the two Phillips head screws on the bottom of the terminal base plate (on the right hand side about half-way toward the rear of the plate). Remove the two Phillips head screws that secure the Logic Power Supply bracket to the right hand side ot the CRT bracket. Remove the one Phillips head screw that secures the Logic Power Supply bracket to the back bracket. Using caution to avoid breaking or shorting together any of the connecting wires; lift the Logic Power Supply and bracket to clear the terminal base plate and move it out to the right hand side of the terminal.

## NOTE

If power is to be turned on for trouble-shooting, check first to ensure that no wires were broken or shorted together in moving the power supply out.

## High Voltage Power Supply Removal

## CAUTION

Before attempting to remove the High Voltage Power Supply, ensure that the post accelerator has been discharged by shorting the post accelerator connection to ground. The post accelerator connector is located under the rubber cap on the right rear of the CRT. Use extreme caution in grounding this connection since a 15,000 volt potential may be present.

After the post accelerator has been discharged, disconnect the spring clip connector (under the rubber cap) from the side of the CRT. Disconnect the two input leads on the side of the High Voltage Power Supply. Loosen the screw on top of the power supply enough to permit removal of the spade lug on the CRT ground wire.

Support the power supply while removing the four Phillips head screws that secure the High Voltage Power Supply to the rear panel. Lifi the power supply out of the terminal.

## CRT Removal

Disconnect the octal plug on the rear panel near the left side. Disconnect the socket on the rear of the CRT

## CAUTHON

Discharge the post accelerator and disconnect the high voltage lead to the post accelerator connection. Remove the ground spring across the back of the CRT. Support the CRT and deflection yoke while removing the four Phillips head screws that secure the CRT faceplate to the CRT brackets. Lift out the CRT and deflection yoke.

Figures 3-1 through 3-4 show views of the Datapoint 3300 with the housing removed.

Figure 3-5 shows the Logic and Deflection Power Supply cards moved out to the side to provide access to the cards for trouble shooting.

Assembly drawings are provided to facilitate locating components during trouble shooting.


Figure 3-1. Datapoint 3300 with Cover Removed



Figure 3-3. Datapoint 3300, Rear View


Figure 3-4. Datapoint 3300, Bottom Panel


Figure 3-5. Logic and Deflection Power Supplies


| 23 | 23 | 000-024-41 | CONTACT, UPPER TIER | 60-7001-05-13 | ELCO |  | 31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 | 24 | 000-025-41 | CONTACT, LOWER TIER | 60-7001-15-13 | ELCO |  | 30 |
| 1 | 1 | 000-021-71 | INTESATTEO LIREUIT | SN74I2IN | T. 1 . |  | 29 |
| 1 | 1 | 000-011-71 | INTEGRATED CIACUIT | SN7420N | T. 1. |  | 28 |
| 5 | 5 | 000-006-71 | 1 | SN7474N | 1 |  | 27 |
| 1 | 1 | 000-007-71 |  | SN7473N |  |  | 26 |
| 1 | 1 | 000-009-71 |  | SNT440N |  |  | 25 |
| 1 | 1 | 000-010-71 |  | SNT430N |  |  | 24 |
| 1 | 1 | 000-014-71 | 1 | SNT401N | 1 |  | 23 |
| 7 | 7 | 000-015-71 | INTEGRATEO CIRCUIT | SNT4OON | T.I. |  | 22 |
|  |  |  |  |  |  |  | $2!$ |
| 279 | 279 | 000-008-70 | DVODE | 1N914 | TI. |  | 20 |
| 1 | 1 |  | CAPACITOR, TANTALUM - 10.F, 20 VOLT | T1108106M0204S | KERMET |  | 19 |
| 1 | 1 |  | CAPACITOR, CERANIC - 470 muF,600 V | 004716 | CENTPALLAO |  | 18 |
| 1 | 1 |  | TANTALU.M-6.8~F. 35 V | FIIOB685M035AS | KEPMET |  | 17 |
| 48 | 56 |  | CEEAAMIC-.1-NF, 10 V | UK10-104 | CENTPAL LAB |  | 16 |
| 2 | 2 |  | CAPACITOR, CERAMIC - OIAF, 50 V | UK 50-103 | Centaal lab |  | 15 |
| 1 | 1 | 000-004-65 | RESISTOR, LARBAN COWP-27K 1/4W $5 \%$ | FCOTGF273J | A $\mathrm{B}^{\text {B }}$ |  | 14 |
| 0 | $\Delta$ | 000-001-65 | RESISTOR, CAABON CONP-IOKOHA. I'IV, 5 ? | PCOTGF103ل | $A B$ |  | 13 |
| 56 | 56 | coo-021-65 | 1.TROHM, $4 \mathrm{w}, 5 \%$ | RCOTGFATEV |  |  | 12 |
|  |  |  | 1 |  | 1 |  | 11 |
| 69 | 69 | -00-030-65 | RESISTOR, CARBON COMP-IKONV, YW, | PCOTGFIOZ |  |  | 10 |
| 75 | 75 |  | REED A SSEMBLY |  |  |  | 9 |
|  |  |  |  |  |  |  | 8 |
|  |  |  |  |  |  |  | 7 |
| 1 | 1 | 000-046-59 | PRINTED-WIRINS BOARO | $01-1-02-0017=1$ | ENGINEERING |  | 6 |
|  |  |  |  |  |  |  | 5 |
|  |  |  |  |  |  |  | 4 |
|  |  |  |  |  |  |  | 3 |
| $\square$ |  | 000-036-10 | BOARD ASSEABBLY. NETBOARD | 01-1-03-0017-2 | Engmiening |  | 2 |
|  |  | 1000-035-10 | BOARD ASSEMBLT. NETESEOD | $01-1-03-0017-1$ | ENGINEERII: |  | 1 |
| $\frac{-2}{0.7}$ | -1 | $\begin{gathered} C I C \\ \text { PAR } \end{gathered}$ | WCNE WCLAT - RE | VENDOR DAGT RO | - Evira |  | TEM |

CODED KEY OPTIONS
STANDARD KEYBOARO CODING SHOWN


NOTE: ALL OIODE PEMOVALS WILL BE MARKEO WITH AN "X".
C.ODING

STANDARD: WILL BE SPECIFIEO BY MARNETING AND WILL BE CODEO
OPTIONAL : WILL BE SUFNLIEU BT MARKETING ANO WILL AE CODED PRIOR TO INSTALLATION INTO DATAPOINT 3300.

```
S AFTER ASSEMBLY IS COMPLETE, STAMP ASSEMBLY PART NO.,AEVISION LEVEL,N
    AND SEN L' NO. ON TOP SIOE. CHAAAGTERS ARE TO BE.RINCH HIGH,GOTHIC
    STYLE, CGIOR BLACK. THE ASSEMBLY NO. SHALL BE PREFIXED WITH "ASSY".
4. TO BUILD A - 2 CONFIGUAATION, DELETE CS2 THAUCSS AND
    NASK ATEA USED BY CS2 THRU CSY PRIOR TO WAVE SOLDERING
        FOR SEAEMATIC OIAGRAAI, REFER TO OPAWING OI-I-OI-000G.
2. REFENE\こ二 DESIGNATIONS SHOWN MAY OR MAY NOT APPEAR ON ASSY.
    EQUIVALEVT VENDORS' PARTS MAY BE UTILIEED WITH COMPUTER TERMINAL
        COUIVA, VT VENDORS PARTS
    \because: \ddots:US UTHERWISE SPEC:FED)
```

Figure 3-7. Keyboard Assembly (1 of 2)




| REF OESIGNATOR | TREM |
| :--- | :--- |
| $C 1$ | 18 |
| $C 2$ | 19 |
| $C 3$ | 20 |
|  | 22 |
| $C R 1$ |  |
|  | 24 |
| $R 1, R 2$ | 26 |
|  | 27 |
| 21,6 | 25 |
| 22,5 | 29 |
| 23,4 | 30 |
| $27-12$ | 31 |
| 213 | 32 |
| 319,21 |  |
| $214-18,20$ |  |

[^1]Figure 3-8. Answer-Back Assembly (1 of 2)



Figure 3-8. Answer-Back Assemblv (2 of 2 )


[^2]Figure 3-9. Interface 1 Assembly (1 of 2

| 9 | 9 |  |  | SNMAT： | rer |  | － |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 5 |  | 1 －0ucut ruporo | 5x＞13n | 1 |  | S |
| 4 | 4 |  | －Dusi invorras | Sndifon－ |  |  |  |
| 9 | \％ |  | － $\operatorname{singrama}$ | Snve30n |  |  | ： |
| ， | 1 |  | －perce virnio | STMOION |  |  |  |
| ， | 1 |  | －ajd unte Minuras | surven |  |  |  |
| － | 4 |  |  | svrionr－ | 1 |  | 2 |
| 8 | 8 |  | intecenteo ciecur－oũar． |  | 72 |  | $\because$ |
|  |  |  |  |  |  |  |  |
| － | － |  |  | ¢ハッサス |  |  | － |
| 3 | 3 |  |  |  | $\cdots$ |  | ． |
| 10 | 10 |  | RESISTOP－CAHBON C， | ヘ（0）アッツ！ | ac： |  | ． |
|  |  |  |  |  |  |  | $\cdots$ |
|  |  |  |  |  |  |  | \％ |
| 2 | 2 |  | cepacitop－Cepsul oiufior | V＊10 | CENTAL |  | 2 |
| 2 | 2 |  | Copaciron－TANTAM，二．8jf，35V | T100．0850נsas | VEMET |  | 18 |
|  |  |  |  |  |  |  | $\cdots$ |
| 4，1／ | $\sim$ \％ |  |  |  |  |  | ， |
| 1／2 | 2／4 |  |  |  |  |  | ， |
| 23 | 23 |  | SOCAET－SPP／NG | $\therefore 33(9) 30$ |  |  | ， |
| － | － |  | TEPMINAL－SOCDEA | 1008． 2 | c．rc |  | 2 |
| 298 | 29 |  | conract－uppea ties |  | aro |  | 1 |
| 30 | 30 |  | CONTACT－COWEP TIEP | －0．100115－13 | ceco |  | ＂ |
| 1 | ， |  | ppinteo wiming goaso | $01-1-02-0005: 1$ | $\|\therefore, \therefore,-x, 6\|$ |  | ＂ |
| ， | 1 |  | －sseñal controc denaning | $01,11.0001$ | Mrsterns |  | 10 |
|  |  |  |  |  |  |  | 9 |
|  |  |  |  |  |  |  | 6 |
|  |  |  |  |  |  |  | 7 |
|  |  |  |  |  |  |  | 6 |
|  |  |  |  |  |  |  | 5 |
|  |  |  |  |  |  |  | ＊ |
|  |  |  |  |  |  |  | 3 |
| $\triangle$ | － |  | 1SSEMALV－ITEREACE LOEIC VO： | $0 \cdot 1003-0005.2$ | EnGuterinc |  | ？ |
| － | $\triangle$ |  | RSSEMALT－INTERACE DOGC NO， | 011．03．0025．1 | ensinecipins |  | ， |
| -2 | － | $\begin{gathered} \text { CTC } \\ \text { PART NO. } \end{gathered}$ | NOME：Clat．aic | $\begin{aligned} & \text { VERECR } \\ & \text { PART II, } \end{aligned}$ | ver．${ }^{\text {a }}$ |  | ： |


| $\begin{aligned} & \text { DAS:i } \\ & 1.0 . \end{aligned}$ | DESCRIPTİ， | Occertors | ADDITIONS |
| :---: | :---: | :---: | :---: |
| －1 | ALLOWS REMOTE CUI：＝＝－VVTROC （RECEIVE）AS SHO．UN＝ージーナ， |  |  |
| －2 | REMDVES RESOTE CHIN：EMVAMOL CAMASHUTV（AこCEIVE） | INTEGRATED CIFEUITS： <br> 211，12，16，17，18，22，25，A1D 2＊ | INSTALL AIK OHM，IAH， $=5 \%$ ，CAPCJN COAP RESISTOR IN THE SPICE WHERE ENCH INTESAPATED CIICUIT HAS GEEN RETIELOD．NNERT O．SE END OF Tris RIESISTOR IN PIN NO． 14 AITO THE OTHER INTO PIN NO．$B$（ITEM NO．25）． NAND SORN THE LEAOS |


| INSTALL | NUMPERS |
| :---: | :---: |
| FROM | TO |
| SOCTET | SOCKET |
| $A$ | 1 |
| 6 | 2 |
| $V$ | 6 |
| 6 | 5 |
| $s$ | 6 |
| $b$ | 7 |
| 0 | $B$ |

INSTAUCTIONS：
CIST THE REJURED BACNSWACE COOE IN BINARV IN THE COLUNIN BLLON STANT THE COLUITN WITH BIT I，THE LEAST SISNIFICANT BIT，AT THE TOD．

| MANUFACTURING USE ONLY REF OWG NO OI－1－03－00C5 title：interface logic mo．i |  |  | $\underset{\substack{\text { OACKSPACE } \\ \text { CODE }}}{\cos }$ |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { FRUM } \\ & \text { SOCAE } \end{aligned}$ | TO Th．S SOCKET <br>  | TOTM S SここんET <br> THE H．MTI ISA＊O＂ |  |  |
| 1 | $\wedge$ | － |  | 658 |
| 2 | c | 0 |  |  |
| 4 | I | $\cdots$ |  |  |
| 8 | $J$ | ＊ |  |  |
| ＊ | 1 | $\cdots$ |  |  |
| 7 | $N$ | 8 |  |  |
| － | $\bigcirc$ | － |  | Mso |
| armarks ： |  |  |  |  |

SHOWN TOR REFERENCE ONLY
FOR VARIATIONS IN GACKSPACE JUMPER INSTALLATION REFER TO
ASSEMSLY CONTROL DRAWING OII－II－OOOI FOP GACH INOIVIDUAL UNIT．
Figure 3－9．Interface 1 Assembly $(2$ of ：


|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| AR | A/R | A/R | A/R | 000-001-90 | SLEEVING. TEFLON |  |  |  | 52 |
| 1 | 1 | 1 | 1 | 000-017-59 | PRINTED WIRING BOARD | 01-1-02-ars3.1 | CTC ENGRG |  | 51 |
| - | 20 | 20 | - | 000.020.42 | SOCKET, SPRING | 6-33080E-3 | AMP |  | 50 |
| $A / R$ | A/R | AR | $A / R$ |  | WIRE, 26 AWG BUS, COPPER TNAED |  |  |  | 49 |
| 8 | 8 | 8 | 8 | 000-015-42 | TRANSIPAD. NYLON, GREEN | 7717-16:9. | THERMALLOH |  | 48 |
| 29 | 29 | 29 | 29 | 000-024-41 | CONTACT, UPPER TIER | 60-7001-5513 | ELCO |  | 47 |
| 30 | 30 | 30 | 30 | 007-0?5-41 | CINTACT, LOWER TIEP | 60-7001-15-? | ELCO |  | 46 |
| 1 | , | 1 | 1 | 000-007-46 | CRYSTAL , 307.200 KHZ |  |  |  | 45 |
| 1 | 1 | 1 | 1 | 000-008-46 | CRYSTAL . 225.280 KHZ |  |  |  | 44 |
| 6 | 6 | 6 | 6 | 000-019-42 | TERMINAL, SOLDER | 1604-2 | CAMBION |  | 43 |
| -4 | -31 | \| | -1 | Pant $_{\text {crico. }}$ | nowenclatume | venoon PAMT Ele | vinoon | nef | men |
|  |  |  | PARTS LIST |  |  |  |  |  |  |

Figure 3-10. Interface 2 Assembly (1 of 5)


- 1 ASSEMBLY

I ALIOWS OPERATION AT DATA RATES UP TO 2000 BPL
2 ALIOWS PRESETTING AND CLEARING DF THE SPACE BAR-OVERWRITE KEATURE

$$
\begin{aligned}
& \text { 3. AFTER ASSEMBYY STAMP ASSEMBLY PART MO, }
\end{aligned}
$$

> 1. ECUMMALENT VEMDORS PARTS MAY BE USED WUTH COMPUTER TERMINLL CORP ENGINEERING APPROVAL.
> NOTES UNLESS OTHERWISE SPELIFED

| Fer designator | 1 mm |
| :---: | :---: |
| R1 R2 R23A31 | 7 |
| R3 THRUSIILRI2 RI4 RIS ND R35 | B |
| R 11 | 9 |
| 216838 | 10 |
| 217 | 11 |
| R19 R27 R39 | 12 |
| A20 R21 R22 A28 | 14 |
| R24 R32 | 15 |
| R25 833 | 16 |
| R26R34 | $\pi$ |
| R13 R29 R30 | 18 |
| R40 | 1 |
| CLe | 20 |
| C2 Cs | 2 |
| ${ }_{63} \mathrm{Cb}$ | 22 |
| CsC10C12 $\mathrm{Cl}_{3}$ | 23 |
| C1CSCIIC14 C21 | 24 |
| ${ }_{6}{ }^{2}$ | 29 |
| Csicis $\mathrm{c}_{2}$ | 26 |
| $C_{4} \mathrm{CP}^{\text {c }}$ | 27 |
| CD | 28 |
| CRI TMRU CRE | 8 |
| Q) TMRU CS | 3 |
| 22239257 | 35 |
| 22528217219229236 | 33 |
| 248252 Twoul 235256 | 34 |
| 226227240287 | 36 |
| 238324 | 37 |
| 258259 | 38 |
| 29 THRU 214270 THRU 224228230247248 259250 THRU 255270 | 33 |
| 231 TURU 235141243245 | 40 |
| 27216238 | 41 |
| 215218275237246251 | 42 |
| TPI TARU TPS | 43 |
| r | 46 |
| r2 | 45 |
| 112 | 30 |
|  |  |

Figure 3-10. Interface 2 Assembly (2 of 5)


3. ATrTE CMET


1. Eavalivi tions pant mir usi with
notes Uu:IESS OTHERWISE SPELFILED


FOR - 3 REFER TO SCHEMATIC DINGRNM OUH-OH-COHS.

|  | cathode eno of all digocs is moteated by enthen a colot BAND, A DOT, OR THE END FROM WHICH THE BANDS ORTGMGTE. |
| :---: | :---: |
| 2 | AFTER ASSEMBLY, STAMP ASSEMBLY PART MUMEER R REVISION LEVEL AND SERIAL NO ON BOTTOM SIDE. CHARACTORS ARE TO BE 1/16 HIGH (MIN), COTHIC STME, COLDR BLACK. PRETII ASEEMZLY NO. WITM "ACSY." |
| $\pm$ | EQUIVALENT VENDORS PARTS MAY BE USED WITH COMPUTER TERMINAL CORP ENGINEERINB APPROMAL |
|  | S: UNLESS OTMERWISE SPECITIED. |


| REF CESTGMTOA | ITE |
| :---: | :---: |
| R23 A31 | 7 |
| RI2,RK,R15, R35,R+1 | 8 |
| *11 | 9 |
| ALS A33 | 0 |
| PTT | 11 |
| R19 R27 A39 | 6 |
| R20,R21,R22,R2: | 4 |
| R24 R32 | 5 |
| R23 A33 | 16 |
| R26 R34 | 17 |
| R13, R29, R30 | 13 |
| RMO | $\square$ |
| C18 | 80 |
| C2 C5 | 21 |
| C305 | \% |
| C9 C10C12C13 | 23 |
| CIC8CICIUCZ | 20 |
| Ci7 | 2 |
| C15 C16 C20 | 23 |
| C4C7 | 27 |
| C19 | 2 |
| CRI THRU CRE | 9 |
| Q1 THPU Q ${ }^{\text {a }}$ | 3 |
| $\begin{array}{\|l\|} \hline 212628217210229256 \\ 255 ~ 258 \\ \hline \end{array}$ | 33 |
| 255 | 34 |
| 22257 | 33 |
| 226227240157 | 35 |
| 25 | 37 |
| 758 289 | 3 |
| 29 TMUR2M220 228 <br> 251 THAU 285 | 3. |
| 27216238 | 41 |
| 215225218237246251 | 42 |
| TP1 TMRU TPG | 43 |
| 7 | 4 |
| $\sqrt{2}$ | 4 |
| $\square 12$ | 30 |
| 1 THRU 20 | 50 |

Figure 3-10. Interface 2 Assembly (4 of 5)



| 2 | 2 |  | Trawsistan-mATCWIO DETA, T0-5 | 2v21/94 | 7. |  | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 2 |  | -ro-5 | P12102 | Rele |  | 0 |
| 3 | 8 |  | -r0-5 | 2N-O36 | \% $\times 1$ |  | 10 |
| , | , |  | - $70-10$ | 2N23691 | r. 5. |  | 39 |
| 15 | $\omega$ |  | -ro-5 | 2n82/9A | r. 5. |  | 38 |
| 15 | 15 |  | mpawsigrop-ro-s | 2ns?0s | 7.1 |  | 37 |
|  |  |  |  |  |  |  | $x$ |
| 28 | 72 |  | mensiosed vican, sicur cocen | 71/7-16/N | rwermatuor |  | 25 |
|  |  |  |  |  |  |  | 0 |
| $t$ | 1 |  | CAPACITOR-CFPRMIC,SOPf: $=108,1$ AV | GP450 | MALLORY |  | 3 |
| $i$ | - |  | DOOOE - CORE ORIVER | HFRIO | CENTRALAB |  | 32 |
| 1 | - |  | OVODE - TRANSEORS | INSLSOA | LEN SEMMCOND |  | 3 |
| 5 | 5 |  | D,ODE-(MATCHED TO 10 MV) | in9/4 |  |  | 30 |
| 1 | , |  | DIODE-2ENER | Irrsid |  |  | 79 |
| , | , |  | DIODE-zENEA | NTP6 |  |  | 28 |
| 29 | 26 |  | Di000, SILICON | 1/914 |  |  | 27 |
| - | 1 |  | DVOOE, SILICON | 1/44002 | $r I$ |  | 86 |
| 3 | 3 |  | wrachatce eimeuit | SNTH00N | \% 7. |  | 85 |
| 1 | 1 |  | imoveror- 10 mH | 9310. 36 | MILCRR |  | 24 |
| , | , |  | woveror-1 men | 10 | somemat |  | 28 |
| 1 | \% |  | CAPACITOA Cepenke, 0014. 1000 V | 00-1020 | CENTPALAE |  | 72 |
| 1 | 1 |  | 1 -mien, 030F, r590,100V | 001/5-6300 | ELMENCO |  | 81 |
| 2 | 2 |  | -men, 50-P5:5\%, 100 V | OM15-200J | flmenco |  | 20 |
| , | , |  | -MTLAR, 0474F, 100, 200V | 192P41392 | spraque |  | $\cdots$ |
| 12 | 2 |  |  | T1100685m03543 | KEmet |  | $\pi$ |
| 4 | 4 |  |  | UK 50-103 | CENTPALAB |  | 17 |
| 1 | , |  | -men, 10AF, 5 5 0 , 100 V | 0.15-100J | ELnenco |  | 16 |
| 2 | 2 |  | -GARAMIE, .0/4F, tiox, R00V | 6rob0x103A | -usinde |  | 18 |
| 4 | 3 |  | -CAFANIC. APOPC JP\%imu | 004118 | GENTTALAO |  | $1 /$ |
| 14 | $\cdots$ |  | 1 -crosenc, ofers siox. 100 V | Cro6sx473 | frsinnee |  | 13 |
| 2 | 2 |  |  | -m/5.101J | ELMENCO |  | 12 |
| 2/n | Na |  | WIRC-26 AWG, Sosio copeen, TIANEO |  |  |  | " |
| 2 | 2 |  | meatsina | 22838 | Twematior |  | 10 |
|  |  |  |  |  |  |  | ? |
| 82 | $\because$ |  | contost-mpate mice | 60-2001-051/8 | Crso |  | $\cdots$ |
| 30 | $\cdots$ |  | cavtser-cower nep | 50.7001-15-13 | 1460 |  | 7 |
| 1 | , |  | Aruntco wiping soapo | a-1.00.0003 1 | Ewawrepers |  | $\checkmark$ |
|  |  |  |  |  |  |  | 5 |
|  |  |  |  |  |  |  | 4 |
|  |  |  |  |  |  |  | 3 |
| 8 |  |  | ASSEMBLY- OEFLECTIDN AMPLIFIER | -802 | encmicaring |  | 2 |
|  | < |  | -Assemolv-Dercretion emelfich | -801 | Enawreaing |  | , |
| $\begin{aligned} & \text {-0021 } \\ & 0019 \end{aligned}$ | -801 | $\begin{gathered} \hline \text { CIC } \\ \text { PART NO } \\ \hline \end{gathered}$ | nomenclatuat |  |  | - $6:$ | + |


| 1 | 1 |  |  | DOTENTOMETIR - 2 K //OW : $5 \%$ |  |  |  | 33-1-2.202 |  | spectaol |  |  | 86 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 2 |  |  | ACTENTIOMETER-100ת, $1 / 4 \mathrm{~W} \pm 5 \%$ |  |  |  | 62-1-1-101 |  | SPECTAOL |  |  | 85 |
| 1 | 1 |  |  | POTENTIOME TEP-10K |  |  |  | 41.2.1.103 |  | spectaol |  |  | 84 |
| 1 | , |  |  | corentionetan-2x |  |  |  | 1-1-21-1-202 |  | spectaos |  |  | 63 |
| 1 | , |  |  | porentioneter Sk |  |  |  | 21-2-1-508 |  | spectrac |  |  | 82 |
| 3 | , |  |  |  |  |  |  | 2N6004001 |  |  |  |  | 1 |
| 1 | 1 |  |  |  |  |  |  |  |  | Le. |  |  | $\cdots$ |
| , | 1 |  |  | 1 | 1.00x | 11 | :202 |  | 1198 |  | 1 |  | 78 |
| , | , |  |  |  | 3.32x |  | \%17 |  | 332/F |  |  |  | 7 |
| , | , |  |  |  | $0.0 \%$ |  | 1 |  | 20017 |  |  |  | 7 |
| , | , |  |  |  | 10.01 |  |  |  | 10025 |  |  |  | $\cdots$ |
| 1 | 1 |  |  |  | 23.04 |  |  |  | 38027 |  |  |  | 7 |
| 1 | , |  |  |  | 1.788 |  |  |  | Imen |  |  |  | 7 |
| 1 | , |  |  |  | 2.01\% |  |  |  | 26715 |  |  |  | 13 |
| 1 | 1 |  |  |  | . 288 x |  |  |  | orsif |  |  |  | 72 |
| 1 | 1 |  |  |  | 6.00x |  |  |  | 5091/ |  |  |  | 3 |
| , | , |  |  |  | 6.58 K |  | I |  | 1. 60818 |  |  |  | 70 |
| 1 | , |  |  | -mital | 714, 3.92x |  | \%is |  | 160039816 |  |  |  | ${ }^{69}$ |
| 1 | , |  |  | -carson | Comp, 15 K | 1/4w, | \%, 5\% |  | cotaris ${ }^{\text {d }}$ |  |  |  | 6 |
| 4 | - |  |  | enson | amene $3.9 x$ | $1 / 270,5$ | =s\% | N-CO | 0063924 |  |  |  | $\triangle$ |
| 3 | 5 |  |  | 1 | S.3x | 1 | 1 |  | 1332 J |  |  |  | $\cdots$ |
| 2 | 2 |  |  |  | 1.08 |  |  |  | 1025 |  |  |  | $\cdots$ |
| , | , |  |  |  | 330 |  |  |  | 3317 |  |  |  | 6 |
| 2 | 2 |  |  |  | 500 | 1 |  |  | fron |  |  |  | 63 |
| 2 | 2 |  |  |  | 470 | \%/8w |  |  | 200rsolv |  |  |  | 6 |
| 1 | 1 |  |  |  | 278 | \% |  |  |  |  |  |  | $\cdots$ |
| , | , |  |  |  | 48x | 1 |  |  | 11220 |  |  |  | $\cdots$ |
| , | 3 |  |  |  | 18\% |  |  |  | 1880 |  |  |  | $\cdots$ |
| 2 | 2 |  |  |  | $38 \times$ |  |  |  | 2280 |  |  |  | 50 |
| 1 | 1 |  |  |  | 1.8x |  |  |  | 2085 |  |  |  | 51 |
| 4 | - |  |  |  | zir |  |  |  | 2res |  |  |  | 56 |
| 5 | 3 |  |  |  | 12.0x |  |  |  | 1830 |  |  |  | 5 |
| 1 | 1 |  |  |  | 3.15 |  |  |  | 3820 |  |  |  | 5. |
| 4 | 10 |  |  |  | 1.0. |  |  |  | 1085 |  |  |  | 8 |
| 10 | 9 |  |  |  | $4.1 \pi$ |  |  |  | 4125 |  |  |  | $\pi$ |
| 5 | 5 |  |  |  | 8.84 | 1 |  |  | 2220 |  |  |  | 8 |
| 6 | 6 |  |  |  | Lsx | \% |  |  | 1825 |  |  |  | 50 |
|  |  |  |  |  |  |  |  |  |  |  |  |  | 8 |
| 1 | 1 |  |  |  | 0.9 | 1/200 |  |  | cep |  |  |  | $\because$ |
| 10 | 0 |  |  |  | $\square$ | $1 / \mathrm{AN}$ |  |  | 400 |  |  |  | $\square$ |
| 6 | 6 |  |  |  | 500 | 1 |  |  | 501/ |  |  |  | 46 |
| 2 | 2 |  |  |  | 510 |  |  |  | sild |  |  |  | 2 |
| 2 | 2 |  |  | 1 | 6001 | 1 | 1 |  | 1 cost |  | 1 |  | $\mu$ |
| 4 | - |  |  | arsiman cieas a | 0ep,00 anes, | ar, Mom, $=$ | =5x |  | cicretr |  | . |  | 3 |
| -sin | 801 | $\begin{aligned} & \text { crese } \\ & \text { sersw. } \end{aligned}$ |  | 10.1 | arcestuas |  |  |  | $\begin{aligned} & \text { Krwoor } \\ & \text { eatero. } \end{aligned}$ |  | renoon | $\begin{aligned} & \text { pors } \\ & \text { ons } \end{aligned}$ | ITrs |



Figure 3-12. Deflection Amplifier Assembly (2 of 2

virw A-A




Figure 3-14. Rear Panel Assembly (1 of 3)


Figure 3-14. Rear Panel Assembly (2 of 3) 3-43'(3-44 blank)

35 USE S33682 AS ALTEDNATE FOR 2NSIAT

D mstall item or m tems jefjis per item ibs Deleteo
msulate lenos or item ju with item ins.
Trens mot s-cun om race or own

D TEMS 30 rit are mating conm. TO kerboaro asst.

1. Celeteo



D msulate leaos $1.2 t 3$ of Riz f git.
6 oeleteo


- celeteo
ocleteo
 -


RECOMMENDED SPARE PARTS LIST
(Quantities shown are per 100 Terminals)

| QTY | CTC PART NO. | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 2 | 000-002-70 | Diode, | IN3644, | CR1 |
| 12 | 000-004-70 | Diode | IN4003, | CR 3,4,5,6, |
| 12 | 000-006-71 | IC | SN7474 |  |
| 12 | 000-007-71 | IC | SN7473 |  |
| 12 | 000-009-71 | IC | SN7440 |  |
| 12 | 000-010-71 | IC | SN7430 |  |
| 12 | 000-012-71 | IC | SN7410 |  |
| 12 | 000-013-71 | IC | SN7402 |  |
| 12 | 000-014-71 | IC | SN7401 |  |
| 12 | 000-015-71 | IC | SN7400 |  |
| 24 | 000-016-71 | MOS CAN | MM507 |  |
| 1 | 000-002-46 | Crystal | $263 \mathrm{MHZ} \mathrm{Y1}$ |  |
| 12 | 000-002-71 | IC | SN74H2ON |  |
| 12 | 000-001-71 | IC | 74 H 72 N |  |
| 4 | 000-008-70 | Diode | 1N914 | CR1-6 |
| 6 | 000-001-73 | Transistor | 2N2219A |  |
| 6 | 000-004-73 | Transistor | 2N2369 |  |
| 6 | 000-003-73 | Transistor | 2N2905 |  |
| 6 | 000-007-73 | Transistor | 2N3205 |  |
| 12 | 000-011-71 | IC | SN7420 |  |
| 12 | 000-004-71 | IC | SN74H0ON |  |
| 12 | 000-003-71 | IC | SN74H10N |  |
| 24 | 000-001-78 | Key Switch |  |  |
| 6 | 000-002-78 | Space Bar |  |  |
| 12 | 000-005-70 | Diode | IN746 |  |
| 6 | 000-007-70 | Diode | IN752 |  |
| 4 | 000-007-70 | Diode | IN752A |  |
| 2 | 000-009-70 | Diode | IN755 |  |
| 12 | 000-003-70 | Diode | IN4001 |  |
| 4 | 000-005-73 | Diode | 2N681 |  |
| 6 | 000-010-73 | Diode | 2N4036 |  |
| 24 | 000-002-47 | Fuse | 5A F1 |  |
| 4 | 000-006-70 | Diode, Zener | IN751A |  |
| 6 | 000-011-73 | Transistor | 2N2102 |  |
| 1 | 000-008-46 | Crystal | 225-280 KHZ |  |
| 1 | 000-007-46 | Crystal | 307-200 KNZ |  |
| 4 | 000-002-73 | Transistor | 2N4902 |  |
| 4 | 000-006-73 | Transistor | 2N5068 |  |
| 2 | 000-005-78 | Slide Switch |  |  |
| 2 | 000-004-78 | Rotary Switch |  |  |
| 2 | 000-003-78 | Thermal |  |  |
| 24 | 000-001-47 | Fuse 25AMP |  |  |
| 6 | 000-011-70 | Diode | MR 1120 |  |
| 6 | 000-001-70 | Diode | MR 1121 |  |
| 6 | 000-012-70 | Diode | IN 2992 |  |
| 6 | 000-013-70 | Diode | IN 3008 |  |


3. Logic symbels per mil-sid-806, electronic symbols per USA-std—Y 32.2
2. Numb
2. Numbers shown below reference designation within logic symbols are segments
s described in parts list

- Partiol reference designations ore shown; for complete designation prefix
with unit and or assembly designation

OOTES: (UNLESS OTHERWISE SPECIFIED)



[^0]:    Deflection Amplifier Card
    Interface 1 Card
    Interface 2 Card
    MOS Card
    Control Logic Card

[^1]:    PTwe catnode eno of ALL DIODES is invicated er cirnee A cacoe TNE GATNOD END OF RLL DIODES IS INDICATED IV GITNERA
    SNND, A DOT, QR TNE GND FRON WNICN TNE SNNDS ORIGINATA.
    3. RFTER ASSGMBLY IS COMPLATE, STAMP ASSGMSLY PART NUMEKR. REVISION CGVFL ANO SERIAL NUNBEP ON BOTTON SIDG.
    GNARACTERS ARE TO UT I/IG INCN NIGN TNO COLOP WNITK. TNK ASSEMELV NUMBER SNDLL EE PREFIRCO WITN "ASSY".
    2. CQUIVALENT VENOORS PARTS WAV $\angle C$ UTILIECO WITN COMPUTEA TERMINAL CORP ENGINEERING APPROVAL.
    1 FOP SCNEMATIC DIAGRAM REFEP TO ORAWINE OIM-01-0007.
    MOTES: (UNLESS OTHERWISE SPCCIFIED)

[^2]:    
    
     NUMBEP SWNLC AE PRETIED WITH "ASS'"
    2. TOR SCHEMATIC DIAGRAM REFER TO DPANINS OI 1.01 .0005 .

    1. COUIVALENT VENDONS PNRTS MAY RE UTILIEO WITN COUIVALENT VENDOAS PNATS HAY BE UTICIEO WITH
    COMPUTER TERNINH CONP ENGINERINS AMPDAL.
    NOTES:(UNLESS OTNERWISE SPCCIFIED)
