

TEXT LISTING

068-000517-01

PROGRAM

S-130 WRITABLE CONTROL
STORE DIAGNOSTIC: PART 5

TEXT TAPE

097-000517-01

ABSTRACT

THIS PROGRAM IS 1 OF 5 DESIGNED TO TEST THE FUNCTIONAL OPERATION OF THE WRITABLE CONTROL STORE OPTION (WCS). THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P. AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED. THE LAST STEP IN THE TEST PROCEDURE SHOULD BE THE EXECUTION OF ALL THE WCS TEST PROGRAMS WITH THE CAT/KITTEN RUNNING IN THE BACKGROUND.

0007 WCS

01 THE FAILING SEQUENCE MAY BE SINGIF INSTRUCTED STARTING
 02 AT THE POINT PRECEDING THE XOP1 INSTRUCTION WHERE
 03 THE ACS ETC. ARE INITIALIZED UP TO RUN NOT INCLUDING
 04 THE XOP1 INSTRUCTION. AT THE XOP1 INSTRUCTION, ONE MAY
 05 MICRO INSTRUCT THROUGH THE XOP1, AND INTO WCS, NOTE THAT
 06 THE SECTOR BITS ON THE ROM ADDRESS LIGHTS WILL EQUAL 10
 07 WHEN ENTRY TO SECTOR 2 WCS IS MADE. THE MICRO-ROUTINE
 08 MAY THEN BE MICRO-INSTRUCTED.

5.4 MONITOR LOCATIONS

11 THE FOLLOWING LOCATIONS IN PAGE 0
 12 MAY BE MONITORED/EXAMINED TO PROVIDE
 13 ADDITIONAL INFORMATION.

14 LOC 200 USED BY DTOS
 15 LOC 201 ADDRESS OF SETUP +1 OF
 16 LAST TEST ENTERED
 17 PCNTR LOC 202 PROGRAM STARTING ADDRESS
 18 ITRCT LOC 203 PROGRAM PASS COUNT
 19 RTC LOC 204 ITERATION COUNT
 20 TOTS LOC 205 RTC SWITCH, 0=NO, 1=C
 21 I/O TESTER SWITCH, 0=NO

6.0 PROGRAMMING DESCRIPTION FOR WCS FEATURE

6.1 XOP1 INSTRUCTION

39 WHEN AN XOP1 INSTRUCTION IS LOADED INTO THE IR BY
 40 A LDIR OR NDIR MICRO-ORDER, THE SUBSEQUENT
 41 PHANTOM MICROINSTRUCTION HAS A DECI MICRO-ORDER
 42 IN ITS STATE CHANGE FIELD, AND SPECIAL HARDWARE
 43 FORCES THE SUCCEEDING MICROINSTRUCTION TO BE READ
 44 FROM SECTOR 2, PAGE 0 (THE CONTROL STORF RAM). SINCE DECI
 45 MAY YIELD A UNIQUE ADDRESS FOR EACH OF THE SIXTEEN
 46 POTENTIAL ENTRY NUMBERS IN AN XOP1 INSTRUCTION, A
 47 EACH ENTRY NUMBER MAY SELECT THE BEGINNING OF A
 48 DIFFERENT MICROROUTINE IN THE CONTROL STORF RAM.

10008 WCS

17.0 ROM CONTROL WORD

01 THE 56 BIT ROM CONTROL WORD IS DIVIDED
 02 INTO THE FOLLOWING FIELDS.

DESCRIPTION BITS

03 A INPUT 0-3
 04 A RFG 4-7
 05 R RFG 8-11
 06 ALU 12-15
 07 SHIFT 16-19
 08 LOAD 20
 09 CRY 21-22
 10 MA 23
 11 MAUS 24-25
 12 RAND1 26-28
 13 RAND2 29-31
 14 STATE CHANGE 32-37
 15 PAGE 38-39
 16 TRIF ADDR. 40-47
 17 FALSE ADDR. 48-55

18.0 MICRO-ORDERS

01 THE VARIOUS MICRO-ORDERS IN EACH CONTROL FIELD ARE
 02 DESCRIBED HERE.

19.0 A TUPIT FIFED OF ROM WORD

01 AR=0 :ARFG<0-15> = A<0-15>
 02 TRD=1 :TR<3-4> = A<14-15>,0'S = A<0-13>
 03 RTR=2 :P(15-COUNT) = A<0-15>
 04 TRP=3 :TR10 = A10,TR<5-9> = A<11-15>,0'S = A<0-9> (1)
 05 PL=5 :PL ROM WORD ADDR. BY RMPFG<11-15> = A<0-15>
 06 IRY=10 :ARFG<8-15> = A<8-15>,0'S = A<0-7>
 07 TRS=11 :TR<1-2> = A<10-15>,0'S = A<0-13>
 08 TRS=11 :0'S = A<0-15>
 09 CONE=13 :RPUF<40-47> = A<8-15>,0'S = A<0-7>
 10 SEX=14 :ARFG<6-15> = A<8-15>,TR<8>'S = A<0-7>
 11 CEN=16 :RPUF<40-47> = A<8-15>,1'S = A<0-7>
 12 URY=17 :ARFG<0-7> = A<0-7>,0'S = A<8-15>


```

10013 WCS
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

9.0
9.1 TEST BOARD COMMANDS
TORST - CLEAR THE TESTER
NTOC 0 - CLEAR THE TESTER (NEW MODE)
INTA - READ THE DATA BUFFER (NOT NEW MODE)
DTC - READ THE PULSE DETECTORS
DTR - READ THE DATA BUFFER
DTR - READ THE DATA BUFFER (NEW MODE)
DCA - LOAD THE DCH ADDRESS BUFFER
DCA - LOAD THE DATA BUFFER
DCA - LOAD THE FUNCTION BUFFER
DCA - LOAD THE DATA AND DCH ADDRESS BUFFERS

9.2 FUNCTION REGISTER BIT ASSIGNMENTS
RIT 0 SET DCH SYNC
RIT 1 SET DCH MODE0
RIT 2 SET DCH MODE1
RIT 3 SET PI SYNC
RIT 4 BUSY (IF NOT NEW MODE)
RIT 5 DONE (IF NOT NEW MODE)
RIT 6 NEW MODE
RITS 7-9 THE # OF ROEMS PULSES BETWEEN SUCCESSIVE DCH CYCLES.
RITS 10-15 # OF DCH CYCLES

9.3 PULSE DETECTOR BIT ASSIGNMENTS
RIT 0 IOPLS
RIT 1 INTA (INTA + DCHP)
RIT 2 MSKO
RIT 3 DCHT
RIT 4 OVFL0-NOT USED ON ECLIPSE
RIT 5 DCHO
RIT 6 DCHA
RIT 7 RRENH
RIT 8 DOA
RIT 9 DOR
RIT 10 DDC
RIT 11 DTA
RIT 12 DTR
RIT 13 DIC (NOT SET IF DEV. COEF=0)
RIT 14 STRT
RIT 15 CLR

PLEASE NOTE THAT DCH PRIORITY MUST BE WIRED TO THE SLOT IN WHICH THE T-0 TESTER IS RESIDENT. FAILURE TO DO THIS WILL CAUSE ERRORS WITH ANY TESTS WHICH ARE TESTING THE INTA PULSE DETECTOR AND/OR DATA CHANNEL.

0014 WCS
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

10.0 SOFTWARE DEBUGGING AIDS
DUE TO THE DIFFICULTY IN DYNAMICALLY CHECKING THE OUTPUTS OF THE RAMS, A SERIES OF SHORT DEBUGGING ROUTINES HAVE BEEN INCLUDED AT THE END OF THE TEST PROGRAM STARTING AT THE LOCATION TAGGED "AIDS". THESE ROUTINES MAY BE USED ALONG WITH THE MICRO-INSTRUCT CAPABILITY TO STATICALLY CHECK THE OUTPUT OF ANY RAM.

11.0 RUNNING WITH CAT/KITTEN
THE PROGRAM MAY BE EXECUTED WITH THE CAT/KITTEN IN THE BACKGROUND VIA PRECEDING THE EDOS COMMAND WITH THE LETTER "C", SUCH AS "CLOAD".
THE DEVICE CODE FOR WCS MAY BE ADDED TO THE EDOS EQUIPMENT TABLE VIA AN "ADD -1" COMMAND.
IF THE CAT/KITTEN IS SELECTED, THE FIRST PASS WILL BE A NORMAL RUN, AND SUBSEQUENT PASSES WILL BE WITH THE CAT/KITTEN IN THE BACKGROUND.
IF AN ERROR OCCURS AFTER THE FIRST PASS, THE NORMAL ERROR INFORMATION WILL BE PRINTED, BUT NO HALT WILL OCCUR. THE PROGRAM WILL CONTINUE TESTING AS DIRECTED BY THE SETTING OF THE SWITCHES.
IF RESTART IS REQUIRED USE THE FOLLOWING SPECIAL RESTART LOCATIONS:
170 START WITHOUT CAT/KITTEN
171 START WITH CAT/KITTEN
IN ALL CASES, A CAT/KITTEN RUN SHOULD NOT BE ATTEMPTED UNTIL THE PROGRAM EXECUTES SUCCESSFULLY IN NORMAL MODE.
WHEN RUNNING WITH THE CAT/KITTEN, THE PROGRAM WILL PRINT IT'S NORMAL PASS MESSAGE AND THE CAT/KITTEN WILL PRINT THE LETTER "P" AS IT'S PASS MESSAGE.
PLEASE NOTE THAT CERTAIN TESTS CANNOT BE EXECUTED WITH THE CAT/KITTEN SO THAT THESE TESTS WOULD BE EXECUTED DURING THE FIRST PASS AND BYPASSED DURING THE SECOND AND SUBSEQUENT PASSES.

```


10015 WFS

**00000 TOTAL ERRORS. 00000 PASS 1 ERRORS