

TEXT LISTING

068-001059-00

PROGRAM

MICRONOVA ANALOG CONVERSION
SYSTEM EXERCISER

TEXT TAPE

097-001059-00

ABSTRACT

THIS IS THE SYSTEM EXERCISER FOR THE 4223 A/D CONVERTER AND 4224 D/A CONVERTER INTERFACE SUB-SYSTEMS FOR MICRONOVA COMPUTERS. IT CONTAINS TWO INDIVIDUAL PROGRAMS; A MULTIPLEXER ANALOG INPUT TEST (A/D ONLY) AND A D/A TO A/D LOOP AROUND TEST (A/D & D/A). THESE PROGRAMS TEST BOTH ANALOG AND DIGITAL SECTIONS OF THE INTERFACES FOR PROPER FUNCTIONING, AND REQUIRE A MODEL 1125A ANALOG VOLTAGE TEST ADAPTER.

0001 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21

MACRO REV 06.30
09:53:08 05/05/79

NAME: MNACSE.TX
PART NUMBER: 097-001059
DESCRIPTION: MICRO NOVA ANALOG CONVERSION SYSTEM EXERCISER
REVISION HISTORY:
REV. DATE
00 01/05/79
COPYRIGHT © DATA GENERAL CORPORATION, 1979
ALL RIGHTS RESERVED.

10002 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51

PROGRAM NAME:

MNACSE = MICRO NOVA ANALOG CONVERSION SYSTEM EXERCISER
REVISION HISTORY:
REV 00 = 01/05/79 FIRST RELEASE
MACHINE REQUIREMENTS:
1. MICRO NOVA CENTRAL PROCESSOR WITH AT LEAST 8K READ/WRITE (RAM) MEMORY (16K IF USING CATS/KITTEN DCH EXERCISER)
2. MICRO NOVA ASYNCHRONOUS INTERFACE
3. TELETYPE OR CRT TERMINAL
4. PAPER TAPE READER AND/OR DISKETTE DRIVE
TEST REQUIREMENTS:

FOR "MUX ANALOG INPUT" AND "LOOP AROUND" TESTS:
1. MICRO NOVA ANALOG TO DIGITAL INTERFACE MODEL 4223
2. MICRO NOVA ANALOG TO DIGITAL INTERFACE DIAGNOSTIC SHOULD BE RUN FIRST TO DETECT AND CORRECT ANY LOGIC LEVEL FAULTS ON THE A/D INTERFACE.
= PROGRAM NAME IS "MNDAC"
AB TAPE PART # 095 = 000539
LISTING PART # 096 = 000539
3. VOLTAGE ANALOG TEST ADAPTER MODEL 1125A.
4. CABLE: 1125A ADAPTER TO 4223 A/D CONVERTER PART # 005 = 124311 WIRE LIST 008 = 2184.
FOR "D/A TO A/D LOOP AROUND" TEST ONLY:
5. MICRO NOVA DIGITAL TO ANALOG INTERFACE MODEL 4224
6. MICRO NOVA DIGITAL TO ANALOG INTERFACE DIAGNOSTIC SHOULD BE RUN FIRST TO DETECT AND CORRECT ANY LOGIC LEVEL FAULTS ON THE D/A INTERFACE.
= PROGRAM NAME IS "MNDAC"
AB TAPE PART # 095 = 000540
LISTING PART # 096 = 000540
7. CABLE: 4224 D/A CONVERTER TO 1125A ADAPTER PART # 005 = 124251 WIRE LIST 008 = 2185.
8. ONE OF THE FOLLOWING D/A INTERFACE JUMPERS MUST BE INSERTED TO ALLOW Z-AXIS PULSE TRIGGERING:
= CLOCK X (JUMPER W22) OR
= CLOCK Y (JUMPER W21)
9. W33 MUST BE INSERTED FOR Z-AXIS DC COUPLING.
AN EXTERNAL DC VOLTAGE SOURCE IS ALSO NEEDED FOR THE MUX ANALOG INPUT TEST (+/- 10 VDC MAXIMUM). SEE TEST DESCRIPTION IN SECTION 7.2.1 FOR MORE INFORMATION.

10003 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

IN ADDITION, THE A/D CONVERTER AND THE D/A CONVERTER (LOOP AROUND ONLY) MUST BE PROPERLY CALIBRATED TO INSURE DATA VALIDITY BEFORE RUNNING THIS EXERCISER. THIS CAN BE ACCOMPLISHED USING THE FOLLOWING PROGRAMS AND CALIBRATION EQUIPMENT:

10. MICRO NOVA ANALOG TO DIGITAL INTERFACE EXERCISER
- PROGRAM NAME IS "MMADE"
AB TAPE PART # 095 - 000637
LISTING PART # 096 - 000637

11. MICRO NOVA DIGITAL TO ANALOG INTERFACE EXERCISER
- PROGRAM NAME IS "MMDAE"
AB TAPE PART # 095 - 000638
LISTING PART # 096 - 000638

12. FOR ACCURATE CONVERTER CALIBRATION, A PRECISION VOLTAGE SOURCE AND A 3 1/2 - 4 1/2 DIGIT DIGITAL MULTIMETER (OR VOLTMETER) WILL BE NECESSARY.

13. IF YOU ARE RUNNING THIS PROGRAM WITH THE "KITTEEN" DATA CHANNEL EXERCISER, A MICRO NOVA I/O TESTER BOARD IS REQUIRED TO BE IN THE MICRO NOVA CHASSIS. THE BOARDS MUST HAVE THE PROPER DATA CHANNEL PRIORITY IN THE MICRO NOVA CHASSIS. THE A/D CONVERTER, D/A CONVERTER (IF LOOP AROUND) AND I/O TESTER BOARD SHOULD BE PLACED IN CONTIGUOUS I/O SLOTS AVAILABLE AFTER THE ASYNCHRONOUS INTERFACE BOARD. NOTE THAT ANY SKIPPED I/O SLOT WILL BREAK BOTH /INTR/ AND /DCHP/ I/O LINES. THESE SHOULD BE JUMPED IN THIS CASE.

THE I/O BUS (B SIDE) PRIORITY PIN #'S ARE:
INTP IN: B20
INTP OUT: B19
DCHP IN: B22
DCHP OUT: B21

SUMMARY:

THIS IS A SYSTEM EXERCISER FOR THE 4223 A/D CONVERTER AND 4224 D/A CONVERTER INTERFACE SUB-SYSTEMS FOR MICRO-NOVA COMPUTERS. IT CONTAINS TWO INDIVIDUAL PROGRAMS: A MULTIPLEXER ANALOG INPUT TEST (A/D ONLY) AND A D/A TO A/D LOOP AROUND TEST (A/D & D/A). THESE PROGRAMS TEST BOTH ANALOG AND DIGITAL SECTIONS OF THE INTERFACES FOR PROPER FUNCTIONING, AND REQUIRE A MODEL 1125A ANALOG VOLTAGE TEST ADAPTER.

10004 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37

RESTRICTIONS:

1) INSERTION OF, AND CONNECTIONS TO ANY BOARD SHOULD ALWAYS BE DONE WITH POWER OFF.
2) THE A/D (AND D/A FOR LOOP TEST) MUST BE CALIBRATED (SEE SECTION 4 ABOVE).
3) ONE A/D CONVERTER (MUX ANALOG INPUT TEST) OR ONE A/D - D/A PAIR (LOOP AROUND TEST) MAY BE TESTED AT A TIME.
4) FOR THE LOOP AROUND TEST, THE TEST CONFIGURATION IS SUCH THAT NO MUX CHANNEL INTERACTION CAN BE DETECTED BETWEEN CHANNELS 7 AND 8. ALSO, THE LOOP AROUND TEST PERFORMS WITH "SINGLE-ENDED" MUX MODE SELECTED ONLY.
5) THE FOLLOWING A/D HANDSHAKING AND TEST SIGNALS ARE NOT TESTED: ADC READY, ADC CR PLT TEST, ADC CLOCK, ADC SERIAL DATA. (CALL ARE OUTPUT ONLY).
6) THE FOLLOWING D/A HANDSHAKING SIGNALS ARE NOT TESTED: ERASE, EXTERNAL ERASE INPUT, WRITE-THROUGH, DAC DATA VALID, BRTXMSB, BRTXLSB, BRTYMSB, BRTYLSB. IN ADDITION, THE DC BASE LEVEL VOLTAGE OF "Z-AXIS" CAN BE ANYWHERE IN ITS NOMINAL ADJUSTMENT RANGE (+/- 5 VDC). IT IS USED ONLY TO TEST MUX CHANNEL INDEPENDENCE ON THE A/D INTERFACE. THE PROGRAM DOES NOT EXPECT ANY SPECIFIED VALUE FROM IT. IT WILL, HOWEVER, REPORT AN ERROR IF THE Z-AXIS LEVEL IS INCONSISTENT.
7) ALTHOUGH THE ANALOG FUNCTIONS ARE TESTED FOR BASIC OPERATION IN THIS EXERCISER, IT IS NOT AN ANALOG ACCURACY TEST.
8) THIS PROGRAM WILL NOT RUN IN CONJUNCTION WITH "CATS", WHICH IS A DISK BASED DATA CHANNEL EXERCISER PROGRAM. IF ATTEMPTED, "I/O ADDR ERRORS" WILL BE REPORTED BY THE "CATS" OCH EXERCISER PROGRAM. IT WILL, HOWEVER, RUN IN CONJUNCTION WITH "KITTEEN", WHICH IS A DATA CHANNEL EXERCISER THAT USES A SPECIAL I/O TESTER BOARD (SEE SECTION 4 - TEST REQUIREMENTS).

```

10005 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

;PROGRAM DESCRIPTION/THEORY OF OPERATION:
;NOTE: THE FOLLOWING CONVENTION IS USED IN THE
;DESCRIPTION TO INDICATE LOW ACTIVE SIGNALS:
;
; /SIGNALNAME/ = SIGNALNAME
;
;7.1.1 4223 ANALOG TO DIGITAL CONVERTER OPERATION:
;THE A/D BOARD FOR THE MICRONOVA CONSISTS OF A TWO HYBRID
;PACKAGE DATA ACQUISITION SYSTEM (DAS) ALONG WITH INTERFACE
;AND LOGIC CIRCUITRY. AN ON-BOARD DC-DC CONVERTER
;PROVIDES +/- 15 VOLTS REQUIRED BY THE ANALOG CIRCUITRY.
;ONE HYBRID PACKAGE OF THE DAS CONSISTS OF TWO EIGHT-TO-ONE
;ANALOG MULTIPLIERS, ANALOG SWITCH TO SELECT SINGLE ENDED
;OR DIFFERENTIAL CHANNELS, INSTRUMENTATION AMPLIFIER, AND
;SAMPLE AND HOLD. THE OTHER PACKAGE CONTAINS A 12-BIT A/D
;CONVERTER WITH INTERNAL CLOCK. THE DAS CAN BE USED EITHER
;WITH 16. SINGLE-ENDED OR, FOR HIGHER COMMON-MODE REJECTION
;RATIO, WITH 8. DIFFERENTIAL ANALOG INPUTS. THE SELECTION
;OF SINGLE-ENDED OR DIFFERENTIAL CHANNELS IS PROGRAM SELECT-
;ABLE. VOLTAGE RANGES, WHICH ARE JUMPER SELECTABLE, ARE 0-5,
;0-10, +/- 5, +/- 10 VOLTS. CONVERSION TIME IS 25 US MAXIMUM
;WITH A THROUGHPUT RATE OF 30 KHZ. LINEARITY AND DIFFERENTIAL
;NONLINEARITY ERRORS ARE EACH TYPICALLY 1/2 LSB, CONVERSION
;IS MONOTONIC, AND OVERALL RELATIVE ACCURACY AT 25 DEGREES C
;IS 0.025% OF FULL SCALE READING.
;
;THERE ARE SEVEN DIFFERENT CLOCK SOURCES FOR STARTING A/D
;CONVERSIONS. FOR PROGRAMMED I/O THESE ARE /STR1/, NO
;CLOCK SYNCHRONIZATION/ STR1/, INTERNAL CLOCK SYNC;
;/STR1/, EXTERNAL CLOCK SYNC. FOR DATA CHANNEL TRANSFERS
;THESE ARE: /IOPLS/ (ONE CONVERSION FOR EVERY /IOPLS/
;COMMAND - THE TIME BETWEEN /IOPLS/ COMMANDS SHALL BE
;GREATER THAN THE MAXIMUM DATA CHANNEL LATENCY OR 33 US,
;WHICHEVER IS GREATER); /DCH1/, NO CLOCK SYNC (MAXIMUM
;TRANSFER RATE); INTERNAL CLOCK SYNC; EXTERNAL CLOCK SYNC.
;THE EXTERNAL CLOCK SHOULD HAVE A PERIOD GREATER THAN
;33 US. ALL DATA CHANNEL TRANSFER SEQUENCES BEGIN WITH
;/A /STR1/ COMMAND. THE CLOCK SOURCE IS SELECTED BY THREE
;STATUS BITS IN A DOA INSTRUCTION. THIS INSTRUCTION MUST
;ALSO CONTAIN AN INITIAL AND FINAL MULTIPLEXER ADDRESS.
;A MUX CHANNEL COUNTER FIRST ADDRESSES THE INITIAL CHANNEL
;AND IS INCREMENTED ONCE FOR EVERY CONVERSION. AFTER
;THE VOLTAGE ON THE FINAL CHANNEL IS CONVERTED, THE
;INITIAL CHANNEL IS AGAIN ADDRESSED. THIS SEQUENCE THEN
;REPEATS ITSELF. HENCE, FOR CONVERSIONS ON ONLY ONE CHANNEL
;THE FINAL AND INITIAL CHANNELS ARE SET EQUAL TO THE
;DESIRED CHANNEL.

```

10006 .MAIN

```

;CHANNEL NUMBERING IS AS FOLLOWS:
;CHANNEL ADDRESS CHANNEL SELECTED
; (OCTAL) SINGLE-ENDED DIFFERENTIAL
;
; 0 ANA0 (A49) HI ANA0 (A49) HI
; ANA0 SE RET (A47) LO ANA0 (A50) LO
;
; 1 ANA1 (A45) HI ANA1 (A45) HI
; ANA1 SE RET (A43) LO ANA1 (A46) LO
;
; 2 ANA2 (A41) HI ANA2 (A41) HI
; ANA2 SE RET (A39) LO ANA2 (A42) LO
;
; 3 ANA3 (A37) HI ANA3 (A37) HI
; ANA3 SE SET (A35) LO ANA3 (A38) LO
;
; 4 ANA4 (A33) HI ANA4 (A33) HI
; ANA4 SE RET (A31) LO ANA4 (A34) LO
;
; 5 ANA5 (A29) HI ANA5 (A29) HI
; ANA5 SE RET (A27) LO ANA5 (A30) LO
;
; 6 ANA6 (A25) HI ANA6 (A25) HI
; ANA6 SE RET (A23) LO ANA6 (A26) LO
;
; 7 ANA7 (A21) HI ANA7 (A21) HI
; ANA7 SE RET (A19) LO ANA7 (A22) LO
;
; 10 ANA8 (A50) HI SAME AS CHANNEL 0
; ANA8 SE RET (A48) LO
;
; 11 ANA9 (A46) HI SAME AS CHANNEL 1
; ANA9 SE RET (A44) LO
;
; 12 ANA10 (A42) HI SAME AS CHANNEL 2
; ANA10 SE RET (A40) LO
;
; 13 ANA11 (A38) HI SAME AS CHANNEL 3
; ANA11 SE RET (A36) LO
;
; 14 ANA12 (A34) HI SAME AS CHANNEL 4
; ANA12 SE RET (A32) LO
;
; 15 ANA13 (A30) HI SAME AS CHANNEL 5
; ANA13 SE RET (A28) LO
;
; 16 ANA14 (A26) HI SAME AS CHANNEL 6
; ANA14 SE RET (A24) LO
;
; 17 ANA15 (A22) HI SAME AS CHANNEL 7
; ANA15 SE RET (A20) LO
;
; CODING JUMPERS:
; DAS 0 LO = W7
; DAS 0 HI = W6

```

10007 .MAIN

? AN INTERESTING FEATURE OF THE CHANNEL ADDRESSING LOGIC IS
? ITS ABILITY TO "WRAP AROUND" ADDRESS 17 OCTAL. THUS, THE
? FINAL CHANNEL MAY BE LESS THAN THE INITIAL CHANNEL. FOR
? EXAMPLE, IF THE INITIAL CHANNEL IS 12 OCTAL AND THE FINAL
? CHANNEL IS 3 OCTAL, CONVERSIONS OCCUR FOR CHANNELS 12,13,
? 14,15,16,17,0,1,2,3,12,13,.... THE EIGHT DIFFERENTIAL
? CHANNELS WOULD NORMALLY BE NUMBERED 0-7. IF IT IS
? DESIRED TO USE THE WRAP-AROUND FEATURE TO CONVERT DIFFERENTIAL
? CHANNELS 6,7,0,1,2, HOWEVER, THE INITIAL CHANNEL MUST
? BE GIVEN AS 16 OCTAL AND THE FINAL AS 2 OCTAL, SINCE THE
? WRAP-AROUND OCCURS AROUND 17 OCTAL.

? THE DOA INSTRUCTION SHOULD NOT BE GIVEN IF BUSY IS SET.
? ALL STATUS BITS SET UP BY THE DOA INSTRUCTION REMAIN
? THE SAME UNTIL THE NEXT DOA INSTRUCTION FOR /IORST/,
? WHICH CLEARS ALL STATUS BITS.

? AN END-OF-CONVERSION SIGNAL FROM THE DAS WHEN CONVERTING
? IN PROGRAMMED I/O MODE, OR A /MCEZ/ SIGNAL FROM THE
? MNS03 I/O CONTROLLER CHIP IN DATA CHANNEL MODE SETS
? DONE AND WILL REQUEST AN INTERRUPT IF INTERRUPTS
? ARE ENABLED.

? A CLOCK OVERRUN WILL OCCUR IF AN END-OF-CONVERSION
? SIGNAL (EOC) OCCURS BEFORE DATA FROM THE PREVIOUS
? CONVERSION IS READ INTO THE CPU. THIS CAUSES THE CURRENT
? DATA TO BE LOST. THE CLOCK OVERRUN SIGNAL SETS
? A STATUS BIT WHICH CAN BE READ BY A DIA INSTRUCTION
? AND CAN ALSO, BY SETTING A JUMPER, SET DONE. THE DIA
? INSTRUCTION ALSO READS IN THE CURRENT MUX CHANNEL, EOC
? AND A BIT INDICATING AN EXTERNAL INTERRUPT REQUEST.
? SUCH A REQUEST, WHICH OCCURS BY PULLING THE /EXTERNAL
? INTERRUPT REQUEST/ LINE LOW, DIRECTLY REQUESTS AN
? I/O CONVERSION AND OTHERWISE IS HIGH. READING IN EOC
? BY A DIA INSTRUCTION IS USEFUL IN THE IOPLS DATA CHANNEL
? MODE TO INDICATE THAT NEW DATA IS READY AND THAT,
? AFTER THE APPROPRIATE DATA CHANNEL LATENCY, WILL BE
? READ TO THE CPU.

? AN ADC READY SIGNAL (TRUE HIGH OR LOW, JUMPER SELECT-
? TABLE) IS A HANDSHAKING SIGNAL THAT INDICATES TO THE
? USER THAT THE DAS HAS FINISHED THE CURRENT CONVERSION
? AND IS READY TO DO ANOTHER CONVERSION. AS SOON AS A
? NEW CONVERSION BEGINS, THIS SIGNAL CHANGES STATE UNTIL
? THE NEXT END-OF-CONVERSION SIGNAL.

? THE NOMINAL INTERNAL CLOCK RANGE (PERIOD) IS:
? 130 US ~ 500 US (ADJUSTABLE BY POTENTIOMETER R26).

? OTHER SIGNALS ARE:

? INTERNAL CLOCK OUTPUT = A1, RETURN = A2
? EXTERNAL CLOCK INPUT = A3, RETURN = A4

10008 .MAIN

? NOTE: THE FOLLOWING CONVENTION IS USED IN THE
? DESCRIPTION TO INDICATE LOW ACTIVE SIGNALS:

? /SIGNALNAME/ = SIGNALNAME

? 7.1.2 4224 DIGITAL TO ANALOG CONVERTER OPERATION:
? THE D/A INTERFACE FOR THE MICRO NOVA CONSISTS OF
? TWO 12-BIT HYBRID D/A CONVERTERS WITH SCOPE CONTROL,
? LOGIC AND INTERFACE CIRCUITRY. VOLTAGE RANGES FOR
? THE DACS (JUMPER SELECTABLE) ARE 0-5, 0-10,
? +/- 5, +/- 10 VOLTS DC. THE VOLTAGE RANGES OF THE TWO
? DACS ARE INDEPENDENT OF EACH OTHER. MAXIMUM SETTING
? TIME TO 0.01% OF FULL SCALE READING IS TYPICALLY 7 US.
? LINEARITY AND DIFFERENTIAL LINEARITY ARE EACH +/-
? 1/2 LSB AND CONVERSION IS MONOTONIC. EACH DAC HAS
? AN OUTPUT AMPLIFIER ENABLING IT TO DRIVE 5 MA LOADS.
? AN ON BOARD DC-DC CONVERTER PROVIDES THE +/- 15 VDC
? NECESSARY FOR THE ANALOG CIRCUITRY. CODING FOR THE
? CONVERTERS (JUMPER SELECTABLE) IS EITHER OFFSET BINARY
? OR TWO'S COMPLEMENT.

? A DOUBLE BUFFERING SCHEME ALLOWS SYNCHRONIZATION OF
? OUTPUT DATA TO THE D/A CONVERTERS WITH EITHER AN
? INTERNAL OR EXTERNAL CLOCK. THE FIRST BUFFER IS LOADED
? BY A DOC INSTRUCTION FOR PROGRAMMED I/O (PIO) OR
? /DCHO/ FOR DATA CHANNEL (DCH) CONVERSIONS. AT THIS
? POINT, BOTH THE DAC DATA READY STATUS BIT
? (READABLE BY A DIA INSTRUCTION) AND OUTPUT SIGNAL
? (JUMPER SELECTABLE ACTIVE HIGH OR LOW) BECOME ACTIVE.
? THEY REMAIN ACTIVE UNTIL A CLOCK SIGNAL OCCURS TO
? LOAD THE SECOND BUFFER WHICH SENDS THE DATA TO
? ANALOG VOLTAGE OUTPUT. APPROXIMATELY 7 US LATER,
? AFTER THE DAC HAS SETTLED TO ITS NEW VALUE, THE DAC
? DATA VALID OUTPUT SIGNAL BECOMES ACTIVE (ALSO JUMPER
? SELECTABLE ACTIVE HIGH OR LOW) AND REMAINS ACTIVE
? UNTIL THE NEXT CONVERSION IS STARTED.

? THERE ARE SEVEN DIFFERENT CLOCK SOURCES FOR SENDING
? DATA TO THE DACS. FOR PROGRAMMED I/O (PIO) THEY ARE:
? /STR1/ - NO CLOCK SYNCHRONIZATION, INTERNAL CLOCK
? SYNCHRONIZATION, EXTERNAL CLOCK SYNCHRONIZATION.
? FOR DATA CHANNEL (DCH) TRANSFERS THEY ARE: /IOPLS/
? (ONE CONVERSION FOR EVERY /IOPLS/ ISSUED TO THE D/A),
? DATA READY (OCCURS ONE FSTROBE AFTER /DCHO/ AND
? REPRESENTS THE MAXIMUM TRANSFER RATE), INTERNAL
? CLOCK SYNCHRONIZATION, EXTERNAL SYNCHRONIZATION.
? FOR /IOPLS/ DCH TRANSFERS, THE TIME BETWEEN
? SUBSEQUENT IOPLS'S SHOULD BE GREATER THAN THE
? MAXIMUM DATA CHANNEL LATENCY ALSO, AN I/O
? INSTRUCTION WITH AN IOPLS APPENDED (I.E. NIOP)
? SHOULD NOT BE GIVEN TO THE D/A UNTIL DATA READY
? IS ACTIVE (DATA LOADED INTO FIRST BUFFER). THIS
? CAN BE CHECKED BY READING THE D/A STATUS (DIA).

? 4224 DIGITAL TO ANALOG CONVERTER OPERATION:
? THE D/A INTERFACE FOR THE MICRO NOVA CONSISTS OF
? TWO 12-BIT HYBRID D/A CONVERTERS WITH SCOPE CONTROL,
? LOGIC AND INTERFACE CIRCUITRY. VOLTAGE RANGES FOR
? THE DACS (JUMPER SELECTABLE) ARE 0-5, 0-10,
? +/- 5, +/- 10 VOLTS DC. THE VOLTAGE RANGES OF THE TWO
? DACS ARE INDEPENDENT OF EACH OTHER. MAXIMUM SETTING
? TIME TO 0.01% OF FULL SCALE READING IS TYPICALLY 7 US.
? LINEARITY AND DIFFERENTIAL LINEARITY ARE EACH +/-
? 1/2 LSB AND CONVERSION IS MONOTONIC. EACH DAC HAS
? AN OUTPUT AMPLIFIER ENABLING IT TO DRIVE 5 MA LOADS.
? AN ON BOARD DC-DC CONVERTER PROVIDES THE +/- 15 VDC
? NECESSARY FOR THE ANALOG CIRCUITRY. CODING FOR THE
? CONVERTERS (JUMPER SELECTABLE) IS EITHER OFFSET BINARY
? OR TWO'S COMPLEMENT.

? A DOUBLE BUFFERING SCHEME ALLOWS SYNCHRONIZATION OF
? OUTPUT DATA TO THE D/A CONVERTERS WITH EITHER AN
? INTERNAL OR EXTERNAL CLOCK. THE FIRST BUFFER IS LOADED
? BY A DOC INSTRUCTION FOR PROGRAMMED I/O (PIO) OR
? /DCHO/ FOR DATA CHANNEL (DCH) CONVERSIONS. AT THIS
? POINT, BOTH THE DAC DATA READY STATUS BIT
? (READABLE BY A DIA INSTRUCTION) AND OUTPUT SIGNAL
? (JUMPER SELECTABLE ACTIVE HIGH OR LOW) BECOME ACTIVE.
? THEY REMAIN ACTIVE UNTIL A CLOCK SIGNAL OCCURS TO
? LOAD THE SECOND BUFFER WHICH SENDS THE DATA TO
? ANALOG VOLTAGE OUTPUT. APPROXIMATELY 7 US LATER,
? AFTER THE DAC HAS SETTLED TO ITS NEW VALUE, THE DAC
? DATA VALID OUTPUT SIGNAL BECOMES ACTIVE (ALSO JUMPER
? SELECTABLE ACTIVE HIGH OR LOW) AND REMAINS ACTIVE
? UNTIL THE NEXT CONVERSION IS STARTED.

? THERE ARE SEVEN DIFFERENT CLOCK SOURCES FOR SENDING
? DATA TO THE DACS. FOR PROGRAMMED I/O (PIO) THEY ARE:
? /STR1/ - NO CLOCK SYNCHRONIZATION, INTERNAL CLOCK
? SYNCHRONIZATION, EXTERNAL CLOCK SYNCHRONIZATION.
? FOR DATA CHANNEL (DCH) TRANSFERS THEY ARE: /IOPLS/
? (ONE CONVERSION FOR EVERY /IOPLS/ ISSUED TO THE D/A),
? DATA READY (OCCURS ONE FSTROBE AFTER /DCHO/ AND
? REPRESENTS THE MAXIMUM TRANSFER RATE), INTERNAL
? CLOCK SYNCHRONIZATION, EXTERNAL SYNCHRONIZATION.
? FOR /IOPLS/ DCH TRANSFERS, THE TIME BETWEEN
? SUBSEQUENT IOPLS'S SHOULD BE GREATER THAN THE
? MAXIMUM DATA CHANNEL LATENCY ALSO, AN I/O
? INSTRUCTION WITH AN IOPLS APPENDED (I.E. NIOP)
? SHOULD NOT BE GIVEN TO THE D/A UNTIL DATA READY
? IS ACTIVE (DATA LOADED INTO FIRST BUFFER). THIS
? CAN BE CHECKED BY READING THE D/A STATUS (DIA).

```

10009 .MAIN
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?

IF AN EXTERNAL CLOCK IS USED, THE CLOCK SIGNAL
MUST BE HIGH FOR AT LEAST 2 US AND LOW FOR AT
LEAST 2 US AND HAVE A PERIOD GREATER THAN THE
SETTLING TIME OF THE DACS (7 US TYPICAL),
AND FOR DATA CHANNEL TRANSFERS, HAVE A PERIOD
GREATER THAN THE MAXIMUM DATA CHANNEL LATENCY.

THE CLOCK SOURCE IS SELECTED BY THREE STATUS BITS
IN A DOA INSTRUCTION. THE DOA INSTRUCTION ALSO
CONTAINS AN ALTERNATE BIT, WHICH IS SET TO INDICATE
ALTERNATING CONVERSIONS BETWEEN THE TWO DACS, A DAC
SELECT BIT TO SELECT WHICH DAC RECEIVES THE FIRST
DATA AND FOUR SELECTABLE SCOPE FUNCTION BITS. THEY
ARE /SCOPE MODE/, /NON-STORE/, /WRITE-THROUGH/
AND /ERASE/. THE ERASE STATUS BIT CAUSES A PULSE
OF DURATION APPROXIMATELY 2 NS ON THE /ERASE/ LINE
(A13, LOW ACTIVE OPEN COLLECTOR SIGNAL) WHICH CAN BE
USED TO ERASE A SCOPE. THE DOA COMMAND SHOULD NOT
BE GIVEN IF BUSY IS SET AND MUST APPEAR FIRST BEFORE
DOA AND DOA IN A DATA CHANNEL SETUP SEQUENCE. ALL
STATUS BITS REMAIN THE SAME UNTIL THE NEXT DOA
INSTRUCTION OR /IORST/, WHICH CLEARS ALL STATUS BITS.
SYNCHRONIZATION TO A CLOCK OCCURS ON THE FALLING
EDGE OF THE CLOCK.

WHEN POWER IS FIRST APPLIED TO THE DAC BOARD
THE DIGITAL CODE FOR 0 VOLTS IS APPLIED TO EACH DAC
UNTIL THE FIRST CONVERSION, /IORST/ AGAIN CAUSES 0
VOLTS TO BE OUTPUTTED FROM EACH DAC. OTHERWISE, THE
VOLTAGE OUTPUT OF EACH DAC IS THAT OF THE LAST
CONVERSION.

IF THE /SCOPE MODE/ IN A DOA INSTRUCTION (D4) IS 0
(ACTIVE LOW SIGNAL), A Z-AXIS PULSE WILL OCCUR EVERY
TIME A NEW DIGITAL CODE IS SENT TO EITHER DAC X
OR DAC Y (JUMPER SELECTABLE). THE Z PULSE,
WHICH IS AN INTENSIFICATION PULSE, ACTUALLY OCCURS
AFTER A 7 US DELAY TO ALLOW DAC SETTLING.
THE Z PULSE MAY BE AC OR DC COUPLED (JUMPER
SELECTABLE). THE DC LEVEL OF THE Z-AXIS SIGNAL
SHOULD BE ADJUSTED BY THE POT PROVIDED SO THAT
THE CRT OR OSCILLOSCOPE TRACE IS JUST BARELY
BLANKED. THE Z PULSE CAN BE UP TO THREE 0.5
VOLT LEVELS ABOVE OR BELOW THIS DC LEVEL (UP-DOWN
IS JUMPER SELECTABLE). THE AMPLITUDE OF THE Z
PULSE CAN BE INCREASED TO THREE 2 VOLT LEVELS
BY CHANGING THE 3.3K RESISTOR TO 660 OHMS AND
THE 8.2K TO 3.3K. THE BRIGHTNESS OF THE Z PULSE
IS DETERMINED BY BITS 14 AND 15 OF THE DATA WORD
WHICH CAUSES THE Z PULSE (NOTE THAT BITS 0-11
CONTAIN D/A DATA). THE FOLLOWING CODES DETERMINE
THE BRIGHTNESS:

D14 D15 BRIGHTNESS LEVEL
0 0 1.5 VOLTS +/- DC LEVEL
0 1 1.0 VOLTS +/- DC LEVEL
1 0 0.5 VOLTS +/- DC LEVEL
1 1 NO CHANGE IN DC LEVEL DURING Z PULSE

```

```

10010 .MAIN
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?

```

```

ALL PROGRAMMED I/O DIGITAL-TO-ANALOG CONVERSIONS
SHOULD NORMALLY BEGIN WITH A DOCS INSTRUCTION. THE
DOC INSTRUCTION WILL LOAD THE FIRST BUFFER WITH DATA.
PIO CONVERSIONS THAT ARE SYNCHRONIZED TO AN INTERNAL
OR EXTERNAL CLOCK WILL OCCUR WITHOUT THE START COMMAND,
ON THE FIRST FALLING EDGE OF THE CLOCK PULSE AFTER
THE DOC COMMAND HAS BEEN ISSUED. HENCE, IF IT IS
DESIRED TO DO PROGRAMMED, SYNCHRONIZED CONVERSIONS
WITHOUT SETTING DONE, THE DOC COMMAND ALONE MAY BE
GIVEN. FOR NON-SYNCHRONIZED PROGRAMMED I/O CONVERSIONS,
THE I/O START COMMAND MUST BE GIVEN TO SEND THE DATA
FROM THE FIRST BUFFER TO THE SECOND BUFFER AND OUT
TO THE DACS FOR CONVERSION.

FOR DATA CHANNEL TRANSFERS, THE I/O START COMMAND CAUSES
THE FIRST DATA CHANNEL TRANSFER TO THE FIRST BUFFER.
SUBSEQUENTLY, THE CLOCK SOURCE SELECTED BY THE
DOA INSTRUCTION OUTPUTS THE DATA TO THE APPROPRIATE
DAC AND REQUESTS ANOTHER DATA CHANNEL TRANSFER.

THE EVENT WHICH CAUSES DONE TO BE SET VARIES, DEPENDING
ON THE MODE IN WHICH INTERFACE IS BEING USED. FOR
UNSYNCHRONIZED CONVERSIONS IN WHICH THE SCOPE MODE IS
NOT BEING USED (NO Z-AXIS PULSES TRIGGERED AFTER THE
CONVERSION) THE DOCS COMMAND TO START A CONVERSION
WILL, OF COURSE, SET BUSY BUT DONE WILL NEVER BE SET
IN THIS MODE BECAUSE OF THE FAST SPEED OF THE CON-
VERSION (BUSY WILL REMAIN SET). BEFORE NEW STATUS BITS
ARE SELECTED (VIA A DOA INSTRUCTION), BUSY SHOULD BE
CLEARED (VIA AN I/O CLEAR). DONE IS SET AS FOLLOWS:

```

```

10011 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

DOA INSTRUCTION STATUS BITS
-----
MODE      CLOCK SYNC
DCH      --
D0      D1      D4
D5      D6      D7
D8      D9      D10
D11     D12     D13
D14     D15     D16
D17     D18     D19
D20     D21     D22
D23     D24     D25
D26     D27     D28
D29     D30     D31
D32     D33     D34
D35     D36     D37
D38     D39     D40
D41     D42     D43
D44     D45     D46
D47     D48     D49
D50     D51     D52
D53     D54     D55
D56     D57     D58
D59     D60     D61

DONE SETTING SOURCE
-----
END OF Z PULSE
NONE
END OF Z PULSE
2ND BUFFER CLOCK PULSE
(FALLING EDGE OF
EXTERNAL/INTERNAL CLK
INDICATES DATA SENT
TO DAC)
END OF Z PULSE AFTER
/INCEZ/ (NOTE: LAST
DATA CHANNEL WORD MUST
CAUSE Z PULSE OR ELSE
DONE WILL NOT SET)
2ND BUFFER CLOCK PULSE
AFTER /INCEZ/(SYNCHRONIZED
TO FALLING EDGE OF
/IOPLS/ OR /DATA READY/
- INDICATES LAST DATA
IN DCH TRANSFER HAS
BEEN SENT TO DAC
END OF Z PULSE AFTER
/INCEZ/ (SEE NOTE ABOVE)
2ND BUFFER CLOCK PULSE
AFTER /INCEZ/. SYNCHRO-
NIZED TO FALLING EDGE
OF INTERNAL/EXTERNAL
CLOCK - INDICATES LAST
DATA IN DCH TRANSFER HAS
BEEN SENT TO DAC

NOTE - IN THE DATA CHANNEL MODES ABOVE, DONE MAY
ALSO BE SET BY THE LATE CONVERSION SIGNAL, IF THE
APPROPRIATE JUMPER CONNECTION IS MADE.

10012 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

IF THE PERIOD OF THE SYNCHRONIZING CLOCK IN DATA
CHANNEL MODE IS LESS THAN THE DATA CHANNEL LATENCY
TIME, DATA WILL NOT BE LOST, BUT IT WILL NOT APPEAR
AT THE DAC AT THE CORRECT SYNCHRONIZING CLOCK EDGE.
RATHER, IT WILL APPEAR AT THE APPROPRIATE DAC AT THE
TIME OF THE FIRST TRAILING EDGE OF THE CLOCK AFTER
THE FIRST BUFFER HAS BEEN LOADED WITH NEW DATA. THE
DATA APPEARING AT THE DACS IS LATE FOR SYN-
CHRONIZATION, HOWEVER, AND THE LATE CONVERSION SIGNAL
IS SET. THIS SIGNAL MAY BE READ IN AS A STATUS
BIT BY A DIA INSTRUCTION AND MAY, BY
SETTING A JUMPER, SET DONE. THE LATE CONVERSION
SIGNAL IS CLEARED BY AN I/O CLEAR OR DDA INSTRUCTION.

IF THIS INTERFACE IS BEING USED TO DISPLAY ON A SCOPE
AN ARRAY OF POINTS LOCATED IN MEMORY, DATA CHANNEL
MODE SHOULD BE USED WITH THE ALTERNATE BIT SET, THE
/SCOPE MODE/ BIT RESET (THIS IS AN ACTIVE-LOW SIGNAL)
AND DATA ARRANGED IN MEMORY XYXYXYX... OR YXYXYX...
IN THE FORMER CASE, DAC X IS SELECTED AS THE FIRST...
DAC TO RECEIVE DATA AND THE SCOPE CIRCUITRY IS JUMPED
SO THAT A Z PULSE OCCURS AFTER CLOCK Y, AND THE
BRIGHTNESS CIRCUIT IS JUMPED FOR BRTYMSB AND
BRTYLSB. FOR THE YXYXYX... ORIENTATION, SET UP
IS REVERSED. THE Z DELAY (7 US) + THE Z PULSE
WIDTH MAY NOT EXCEED THE CLOCK PERIOD. HENCE,
THE Z INTENSIFICATION PULSE IS DONE BEFORE ANY DAC IS
UPDATED WITH NEW DATA.

AN EXTERNAL INTERRUPT MAY BE REQUESTED BY PULLING THE
/EXTERNAL INTERRUPT/ LINE LOW, WHICH WILL REQUEST AN
INTERRUPT WITHOUT SETTING DONE. THE EXTERNAL
INTERRUPT REQUEST IS CLEARED BY AN I/O CLEAR OR DDA
INSTRUCTION.

A DIA INSTRUCTION INPUTS FOUR STATUS BITS TO THE CPU:
AN EXTERNAL ERASE INPUT BIT WHICH IS SET BY PULLING
THE /EXTERNAL ERASE INPUT/ LINE LOW; A DATA READY BIT
TO INDICATE THAT NEW DATA HAS BEEN LOADED INTO THE
FIRST BUFFER (USEFUL FOR THE IOPLS DATA CHANNEL MODE)
A LATE CONVERSION ERROR BIT; AND A BIT INDICATING
THE PRESENCE OF AN EXTERNAL INTERRUPT.

THE FOLLOWING ARE THE NOMINAL RANGES (PERIODS) FOR
THE INTERNAL CLOCK AND THE ZPULSE (ADJUSTABLE BY
POTENTIOMETERS ON THE D/A BOARD):

WHAT      MIN      MAX      POT.
-----
INTERNAL CLOCK  16 US  190 US  R43
ZPULSE         4 US   150 US  R32

PERTINENT SIGNALS & I/O PIN DESIGNATIONS ARE:
DAC X OUTPUT = A49, RETURN = A50
DAC Y OUTPUT = A29, RETURN = A30
Z-AXIS OUTPUT = A25, RETURN = A26
INT CLK OUTPUT = A17, RETURN = A18
EXT CLK INPUT = A1, RETURN = A2

```

```

10013 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

PROGRAM OPERATIONS:
17.2
17.2.0 GENERAL DESCRIPTIONS & INFORMATION:
THIS SYSTEM EXERCISER CONSISTS OF TWO DIFFERENT PROGRAMS. THE FIRST IS A MULTIPLEXER ANALOG INPUT TEST, WHICH TESTS ANALOG AND DIGITAL FUNCTIONS ON THE 4223 ANALOG TO DIGITAL CONVERTER INTERFACE BOARD. THE SECOND IS A CLOSED LOOP SYSTEM TEST DESIGNED TO TEST ANALOG AND DIGITAL FUNCTIONS ON BOTH THE 4223 A/D INTERFACE AND THE 4224 DIGITAL TO ANALOG INTERFACE BOARDS. BOTH OF THESE TESTS REQUIRE AN 1125A VOLTAGE ANALOG TEST ADAPTER WITH ACCOMPANYING CABLES FOR THE TEST CONFIGURATION. THE PROGRAMS ARE DESIGNED TO BE EASY TO SET-UP AND USE. THEY CONTAIN MANY SPECIAL FEATURES SUCH AS THE SELECTION OF BOTH TESTS FROM ONE STARTING ADDRESS, THE ABILITY TO ENTER AN INTERNAL DEBUGGER FOR ERROR ISOLATION, AUTOMATIC TEST PARAMETER SELECTION TO TEST THE DIFFERENT OPERATING MODES OF THE BOARDS AND THE ABILITY TO DISPLAY VARIOUS INFORMATION DURING TEST OPERATION. THERE ARE SEVERAL OPERATOR/PROGRAM INTERACTIONS THAT ARE POSSIBLE (BUT NOT NECESSARY) SUCH AS DETAILED ERROR, TEST PARAMETER AND TEST CONFIGURATION SUMMARY REPORTS. DIFFERENT ACTIONS ARE POSSIBLE WHEN AND IF ERRORS OCCUR DURING PROGRAM OPERATION.
THIS EXERCISER CONTAINS THE FOLLOWING ROUTINES, WHICH WILL BE DESCRIBED IN FULL:
- MULTIPLEXER ANALOG INPUT TEST
- MULTIPLEXER ANALOG INPUT TEST W/DATA CHANNEL EXERCISER
- D/A TO A/D LOOP AROUND TEST
- D/A TO A/D LOOP AROUND TEST W/DATA CHANNEL EXERCISER
THE MUX ANALOG INPUT TEST WILL CHECK THE ANALOG/DIGITAL SECTIONS OF A 4223 A/D CONVERTER. THE ANALOG SECTIONS ARE TESTED BY THE USE OF AN 1125A TEST ADAPTER AND AN EXTERNAL VOLTAGE SOURCE. WHEN PROPERLY SET UP, THE ADAPTER ACTS AS A "LADDER NETWORK" THAT APPLIES DIFFERENT VOLTAGES TO THE MUX INPUT CHANNELS. THIS IS USED TO TEST THESE CHANNELS AND A/D MODULES (SAMPLE & HOLD, A/D CONVERTER) FOR CONTINUITY, INDEPENDENCE AND PROPER FUNCTIONING. THIS TEST NEED NOT BE RUN IF THE "D/A TO D/A LOOP AROUND TEST" IS RUN FIRST, WITHOUT ERROR.
THE D/A TO A/D LOOP AROUND TEST PUTS THE 4223 A/D INTERFACE AND THE 4224 D/A INTERFACE BOARDS IN A CLOSED ANALOG LOOP TEST CONFIGURATION VIA THE 1125A TEST ADAPTER AND CABLES. THIS CONFIGURATION CONNECTS THE D/A CHANNELS TO THE MUX CHANNELS SO THAT DATA CAN BE SENT TO THE D/A AND CONVERTED TO A VOLTAGE WHICH IS RECEIVED BY THE A/D AND CONVERTED BACK TO DIGITAL DATA. VARIOUS SUB-TESTS USE DIFFERENT TYPES OF DATA TO CHECK THE ANALOG SECTIONS FOR OPEN/SHORT MUX CHANNELS, CHANNEL OR LOOP INDEPENDENCE (NO D/A OR MUX CHANNEL INTERACTION) AND CONVERTER LINEARITY. IN ADDITION, MOST OPERATING MODES ON BOTH INTERFACES ARE EXERCISED.

```

```

10014 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

OVERALL SYSTEM PERFORMANCE IS BASED ON INSPECTION AND ANALYSIS OF THE TRANSFER/ERROR INFORMATION FOR ANALOG SECTIONS AND THE ABSENCE OF FUNCTIONAL ERROR REPORTS (SECTION 10) FOR DIGITAL SECTIONS. SEE INDIVIDUAL TEST DESCRIPTIONS FOR DETAILED INFORMATION ON POSSIBLE ERRORS.
IT SHOULD BE NOTED THAT NEITHER TEST CAN BE CONSIDERED AS AN ANALOG CONVERTER ACCURACY TEST, ALTHOUGH PROPER ANALOG FUNCTIONING CAN BE ASSUMED IF THE APPROPRIATE TEST RUNS WITHOUT ERROR.
SPECIAL NOTE: RUNNING TESTS WITH DCH EXERCISER (KITTEN).
BOTH ANALOG TESTS WILL RUN IN CONJUNCTION WITH THE DATA CHANNEL (DCH) EXERCISER PROGRAM "KITTEN". A SPECIAL I/O TESTER BOARD IS REQUIRED TO BE IN THE MICRO NOVA CHASSIS IF THIS OPTION IS DESIRED. THE DCH EXERCISER SIMPLY SENDS AND RECEIVES DATA TO AND FROM THE I/O TESTER BOARD VIA THE DATA CHANNEL. THE PURPOSE IS TO DETERMINE HOW THE A/D AND/OR D/A BEHAVE IN THE PRESENCE OF OTHER BUS ACTIVITY. THESE PROGRAMS WILL NOT RUN WITH THE "CATS" VERSION OF THE DCH EXERCISER. THIS PROGRAM IS THE SAME AS "KITTEN" EXCEPT THAT IT USES A DISKETTE DRIVE INSTEAD OF THE I/O TESTER BOARD. IF "CATS" IS USED, I/O ADDRESS ERRORS WILL OCCUR, DUE TO THE FACT THAT THE PROGRAM HOLDS OFF DISK INTERRUPTS FOR MORE THAN 200 MILLISECONDS DURING DATA HANDLING, CALCULATIONS ETC. SEE SECTIONS 4 AND 9.1 FOR MORE DCH EXERCISER INFORMATION.

```


10015 .MAIN

```

01 17.2.1 PROGRAM DESCRIPTION: MULTIPLEXER ANALOG INPUT TEST
02 MULTIPLEXER ANALOG INPUT TEST
03 WITH DATA CHANNEL EXERCISER
04
05 INTRODUCTION:
06
07 THIS PROGRAM IS A STATIC (DC) TEST USED TO AUTOMATICALLY
08 TEST THE 16. SINGLE-ENDED MODE AND 8. DIFFERENTIAL MODE
09 MULTIPLEXER ANALOG INPUT CHANNELS, AS WELL AS THE A/D
10 MODULES (SAMPLE/HOLD, INSTRUMENTATION AMPLIFIER, A/D
11 CONVERTER) OF THE MODEL 4223 ANALOG TO DIGITAL INTER-
12 FACE. THE ANALOG SECTIONS ARE TESTED USING A VOLTAGE
13 TEST ADAPTER AND EXTERNAL VOLTAGE SOURCE. THE ADAPTER
14 ACTS AS A "LADDER NETWORK" THAT APPLIES STATIC VOLTAGES
15 TO THE MULTIPLEXER CHANNELS IN A CONFIGURATION THAT
16 ALLOWS THE PROGRAM TO EXERCISE AND CHECK THEM FOR
17 CONTINUITY AND INDEPENDENCE AND PROPER CONVERTER SECTION
18 PERFORMANCE. IN ADDITION, THE DIFFERENT OPERATING
19 CONDITIONS (MODES, TRIGGERING, STATUS) ARE EXERCISED
20 TO INSURE THAT THE DIGITAL AND CONTROL FUNCTIONS WORK.
21
22 REQUIRED TEST HARDWARE:
23
24 1) MODEL 1125A VOLTAGE ANALOG TEST ADAPTER
25 2) CABLE: 1125A ADAPTER TO 4223 A/D CONVERTER;
26 PART # 005 - 12431; WIRE LIST # 008 - 2184
27 3) EXTERNAL DC VOLTAGE SOURCE (+/- 10 VDC MAXIMUM)
28
29 TEST PROCEDURES:
30
31 THE MICRO-NOVA CHASSIS AND ANY EXTERNAL VOLTAGE
32 SOURCES SHOULD BE POWERED DOWN WHILE INSERTING OR
33 MAKING ANY CONNECTIONS TO/FROM THE BOARDS. THE TEST
34 IS SET UP AS FOLLOWS:
35
36 1) MAKE SURE THAT THE 4223 A/D INTERFACE IS IN
37 THE MICRO NOVA CHASSIS (SEE SECTION 9.1). IN
38 ADDITION, THE A/D SHOULD SUCCESSFULLY RUN
39 THE DIAGNOSTIC PROGRAM, AND MUST BE PROPERLY
40 CALIBRATED (SEE SECTION 4).
41
42 INSURE THAT NO CONNECTIONS ARE MADE TO THE "D/A"
43 CONNECTOR (J1) OF THE 1125A TEST ADAPTER.
44 CONNECT ONE END OF THE ADAPTER CABLE (SEE ABOVE)
45 TO THE KEYPAD 1/0 CONNECTOR OF THE A/D, AND THE
46 OTHER TO THE "MUX" CONNECTOR (J2) ON THE TEST
47 ADAPTER. (THE CONNECTORS ONLY FIT ONE WAY).
48 WITH THE POWER OFF, CONNECT THE EXTERNAL VOLTAGE
49 SOURCE TO THE "V+" AND "RET" TERMINALS OF THE
50 TEST ADAPTER. THIS VOLTAGE MUST BE +/- 10 VDC
51 MAXIMUM AND MUST BE IN THE RANGE OF THE A/D.
52 FOR EXAMPLE, A -10 VDC VOLTAGE CANNOT BE USED
53 WITH A 0 - 5 VOLT A/D CONVERTER. THIS VOLTAGE
54 IS THE LADDER SOURCE VOLTAGE OR "V.IN".
55 SET THE SWITCHES ON THE 1125A ADAPTER AS FOLLOWS:
56 SWITCHES 1,2,3,4,8 = ON (ALL OTHERS OFF).
57 POWER UP THE MICRO NOVA CHASSIS AND TURN ON THE
58 EXTERNAL VOLTAGE SOURCE.
59 LOAD THE EXERCISER, SELECT AND INITIALIZE THE
60 "MULTIPLEXER ANALOG INPUT TEST". SEE SECTION 9.1
    FOR LOADING AND INITIALIZATION INFORMATION.
  
```

0016 .MAIN

```

01 NOTES ON TEST INITIALIZATION:
02
03 THE RESPONSE TO THE LADDER SOURCE VOLTAGE QUESTION
04 CAN BE EITHER THE SIGNED, DECIMAL, MILLIVOLT VALUE
05 OF THE EXTERNAL VOLTAGE SOURCE (V.IN), OR "A". IF THE
06 RESPONSE IS "A", THE PROGRAM WILL TRY TO DETERMINE IT
07 FOR YOU AUTOMATICALLY. IN THE FIRST CASE, THE VALUE
08 ENTERED MUST BE <= THE A/D CONVERTER FULL SCALE RANGE.
09 FOR EXAMPLE, IT MUST BE WITHIN THE RANGE OF +/- 5 VDC
10 FOR A BIPOLAR, LOW RANGE A/D INTERFACE. IN THE SECOND
11 CASE, THE PROGRAM TRIES TO DETERMINE "V.IN" BY SAMPLING
12 MUX_CHANNEL_0 IN SINGLE-ENDED MUX TYPE OPERATING MODE.
13 IT THEN PRINTS THIS VALUE TO THE OPERATOR AS FOLLOWS:
14
15 LADDER SOURCE VOLTAGE = (X) MV
16
17 (THE VALUE PRINTED (X) IS SIGNED DECIMAL MILLIVOLTS).
18 THIS CHANNEL NORMALLY SEES 100% OF THE LADDER VOLTAGE,
19 OR THE ACTUAL EXTERNAL VOLTAGE BEING APPLIED WHEN THE
20 MUX TYPE IS SINGLE-ENDED. HOWEVER, THE PROGRAM ASSUMES
21 THAT THE CONVERTER DOES IN FACT PERFORM CORRECT ANALOG
22 CONVERSIONS, AND THAT THE VOLTAGE VALUE RECEIVED FROM
23 THIS CHANNEL IS CORRECT. IF THEY ARE NOT, DATA ERRORS
24 WILL BE REPORTED ON OTHER MUX CHANNELS. IF THIS OCCURS,
25 RE-START THE TEST AND ENTER THE MILLIVOLT VALUE INSTEAD,
26 TO DETERMINE THE CAUSE OF THE FAILURE.
27
28 TEST OPERATION:
29
30 AFTER THE INITIALIZATION SEQUENCE (INCLUDING AUTO-
31 FINDING OF THE LADDER SOURCE VOLTAGE IF SELECTED), THE
32 TEST PARAMETERS AND A/D CONVERTER ARE INITIALIZED AND
33 THE TEST IS STARTED. INITIALLY, THE TEST PARAMETERS ARE
34
35 - PIO MODE
36 - STRT PULSE TRIGGERING, NO SYNCHRONIZATION
37 - MUX TYPE IS DIFFERENTIAL
38 (8. DIFFERENTIAL CHANNELS)
39
40 THE ACTUAL TEST IS DIVIDED INTO 3 SECTIONS: 1) THE MUX
41 CHANNELS ARE SCANNED SUCH THAT EACH CHANNEL TO BE
42 TESTED IS SAMPLED 8. TIMES. THEREFORE, 128. CONVERSIONS
43 ARE PERFORMED FOR SINGLE-ENDED MUX TYPE (16. CHANNELS
44 X 8. SAMPLES EACH) OR 64. CONVERSIONS ARE PERFORMED
45 FOR DIFFERENTIAL MUX TYPE (8. CHANNELS X 8. SAMPLES);
46 2) THE MUX CHANNEL RECEIVE (ACTUAL) AVERAGES ARE THEN
47 CALCULATED FROM THE SAMPLES TAKEN; 3) THE MUX CHANNEL
48 RECEIVE AVERAGES ARE THEN COMPARED AGAINST THE MAXIMUM
49 AND MINIMUM DATA VALUES EXPECTED FROM THEM. THESE WERE
50 PREVIOUSLY DETERMINED DURING TEST PARAMETER INITIAL-
51 IZATION. A DATA ERROR (SEE ERROR DESCRIPTIONS) IS
52 REPORTED FOR ANY AND ALL CHANNELS WHOSE RECEIVE AVERAGES
53 ARE NOT WITHIN THE EXPECTED RANGE. IF THE RECEIVE
54 AVERAGE IS WITHIN THE EXPECTED RANGE FOR A PARTICULAR
55 MUX CHANNEL, THEN THE TRANSFER COUNT FOR THAT CHANNEL
  
```

10017 .MAIN

IS INCREMENTED (ONCE FOR EACH SUCCESSFUL TEST). IF THE
RECEIVE AVERAGE IS NOT WITHIN THE EXPECTED RANGE, THEN
BOTH TRANSFER AND ERROR COUNTS ARE INCREMENTED FOR THE
MUX CHANNEL IN ERROR. THIS TABULATED INFORMATION CAN
BE PRINTED AT ANY TIME BY HITTING THE "SPACE" BAR ON
THE TTY CONSOLE (SEE SECTION 10). AFTER ALL CHANNELS
HAVE BEEN SCANNED, AVERAGED AND CHECKED, AND IF THE
PROGRAM IS NOT LOOPING ON A DETECTED ERROR, THE TEST
PARAMETERS WILL BE CHANGED TO THE NEXT TEST STATE, AND
THE MUX CHANNELS WILL BE TESTED AGAIN. THE SEQUENCE
OF A/D - MUX PARAMETERS TESTED ARE AS FOLLOWS:

MUX TYPE MODE TRIGGERING

DIFF* PIO STRT
DIFF* PIO INT CLK
DIFF* PIO EXT CLK
DIFF* DCH IOPLS
DIFF* DCH DCHI
DIFF* DCH INT CLK
DIFF* DCH EXT CLK
S.E. PIO STRT
S.E. PIO INT CLK
S.E. DCH IOPLS
S.E. DCH DCHI
S.E. DCH INT CLK
S.E. DCH EXT CLK

WHERE: DIFF. = DIFFERENTIAL
S.E. = SINGLE-ENDED
PIO = PROGRAMMED INPUT/OUTPUT (I/O)
DCH = DATA CHANNEL
INT/EXT CLK = INTERNAL/EXTERNAL CLOCK SYNC
STRT = START PULSE (I.E. "NIOS" INSTRUCTION)
IOPLS = I/O PULSE (I.E. "NIOP" INSTRUCTION)
DCHI = DATA CHANNEL INPUT (A CONTROL SIGNAL)

AFTER ALL OF THE ABOVE MODES ARE TESTED, THE SEQUENCE
STARTS OVER AGAIN AND WILL CONTINUE UNTIL OPERATOR
TERMINATED. IF A/D ERRORS EXIST, THIS PROGRAM CAN BE
USED TO DETECT AND TRACE THE CAUSE OF THE ERROR(S).
THIS IS EXPLAINED IN THE FOLLOWING SECTION. REFER TO
SECTION 10 FOR INFORMATION ON SPECIAL PROGRAM FEATURES
SUCH AS TEST PARAMETER SUMMARY AND ERROR SUMMARY
REPORTS. THEY WILL BE HELPFUL DURING PROGRAM OPERATION.

ERROR DESCRIPTIONS:

THERE ARE TWO CATEGORIES OR CLASSES OF ERRORS THAT
ARE DETECTED AND REPORTED. THE FIRST ARE A/D
FUNCTIONAL ERRORS AND ARE ASSOCIATED WITH FAILURES
IN THE A/D LOGIC AND CONTROL FUNCTIONS (I.E. IN
CONVERSION TRIGGERING, DATA TRANSFER MODES (PIO, DCH),
A/D STATUS INFORMATION, ETC.) THESE ERRORS ARE DETECTED
AND REPORTED FROM THE A/D DRIVER ROUTINE "SCAN". SEE
SECTION 10 FOR INFORMATION REGARDING THESE ERRORS.
IF THEY OCCUR, RUN THE A/D INTERFACE DIAGNOSTIC
PROGRAM (SECTION 4).

10018 .MAIN

THE SECOND CLASS OF ERRORS DETECTED AND REPORTED ARE
DATA ERRORS. THESE FAILURES, IF THEY OCCUR, INDICATE
A MALFUNCTION IN THE ANALOG SECTIONS OF THE A/D OR
IN THE TEST HARDWARE (ADAPTER, CABLES, CONNECTORS).
IF A RECEIVE AVERAGE FROM A MUX CHANNEL IS NOT WITHIN
ITS EXPECTED RANGE AND "SMREG" SWITCH D = 0 (SECTION 8),
THE FOLLOWING ERROR IS REPORTED:

*** DATA ERROR ***
DETECTED IN ROUTINE "CHECK" CALLED AT: (OCTAL ADDRESS)
CHANNEL: MUX SOURCE MUX TYPE
(M)
DATA: EXPECTED RECEIVED MAX EXP MIN EXP
EEEEEE RRRRRR XXXXXX NNNNNN

WHERE: (M) = MUX CHANNEL # (DECIMAL)
(0 - 7 IF DIFF., 0 - 15 IF S.E. MUX TYPES)
(S) = 1125A ADAPTER SOURCE CHANNEL # (0 - 3)
(TYPE) = MUX TYPE (SINGLE-ENDED OR DIFFERENTIAL)
EEEEEE = EXPECTED CENTER VALUE FOR MUX CHANNEL
RRRRRR = ACTUAL RECEIVE AVERAGE FROM MUX CHANNEL
(M) = ERROR VALUE
XXXXXX = EXPECTED MAXIMUM FOR MUX CHANNEL (M)
NNNNNN = EXPECTED MINIMUM FOR MUX CHANNEL (M)
(OCTAL ADDRESS) = LISTING WHERE THE "CHECK"
SUBROUTINE IS CALLED FROM.

DATA VALUES (EEEEEE, RRRRRR, XXXXXX, NNNNNN) ARE
AS FOLLOWS:
- SWITCH C = 0 DATA IS 12-BIT OCTAL A/D DATA,
LEFT-JUSTIFIED, UNUSED BITS = 0
- SWITCH C = 1 VALUE IS THE SIGNED, DECIMAL
MILLIVOLT EQUIVALENT OF THE
THE OCTAL A/D DATA.

DATA ERROR REPORTS ARE SUPPRESSED BY SETTING SWITCH
D = 1 (SEE SECTION 8 FOR SWITCH INFORMATION).

ERROR HANDLING AND INTERPRETATION OF ERROR INFORMATION:

IF DATA ERRORS ARE OCCURRING, THE FIRST THING TO
CHECK IS THE TEST HARDWARE SET-UP. MAKE SURE THAT
THE CONNECTOR PINS ARE NOT BROKEN OR MISSING, THAT
THE CABLES ARE CONNECTED PROPERLY AND THAT THE ADAPTER
SWITCHES ARE CORRECTLY SET. ALSO BE SURE THAT THE
EXTERNAL VOLTAGE SOURCE IS CONNECTED AND IS ON.
IF EVERYTHING APPEARS TO BE IN ORDER, THEN ONE
OR MORE MUX CHANNELS, OR THE A/D CONVERTER MODULES
AND CIRCUITRY MAY BE FAILING. IN THIS CASE, USE
THE TEST DATA TO DETERMINE WHAT IS CAUSING THE
DATA ERRORS. INSURE THAT THE TEST WAS PROPERLY
INITIALIZED, AS DATA ERRORS WILL BE REPORTED IF
MISTAKES ARE MADE IN THE INITIALIZATION SEQUENCE.

10019 .MAIN

01 ; IF DATA ERRORS STILL EXIST AFTER CHECKING THE
02 ; ABOVE ITEMS, AN ERROR EXISTS SOMEWHERE IN THE
03 ; ANALOG SECTIONS OF THE A/D INTERFACE OR ON THE TEST
04 ; ADAPTER. THE AREA OF FAILURE CAN BE DETERMINED BY
05 ; ANALYSIS OF THE INFORMATION CONTAINED IN THE DATA
06 ; ERROR MESSAGES (SEE ABOVE) AND BY THE TRANSFER/ERROR
07 ; SUMMARY REPORT. IF AND WHEN DATA ERRORS OCCUR DO THE
08 ; FOLLOWING:
09 ;
10 ; 1) IF POSSIBLE, OBTAIN A HARD-COPY OF THE DATA ERRORS
11 ; BEING REPORTED (I.E. OUTPUT TO A LINE PRINTER OR
12 ; PRINTING TERMINAL). OTHERWISE MAKE A NOTE OF THE
13 ; PERTINENT ERROR INFORMATION INCLUDING SOURCE
14 ; CHANNEL, MUX CHANNEL, EXPECTED AND RECEIVED DATA
15 ; VALUES. DO THIS FOR ALL FAILING MUX CHANNELS.
16 ; 2) SELECT "LOOP ON ERROR" (SWITCH 1 = 0) WHICH IS
17 ; THE DEFAULT CONDITION. THIS WILL FREEZE THE TEST
18 ; PARAMETERS IN CASE THEY ARE THE CAUSE OF THE DATA
19 ; ERRORS.
20 ; 3) SUPPRESS DATA ERROR REPORTS (SWITCH D = 1) AND
21 ; OBTAIN A TRANSFER/ERROR SUMMARY REPORT AFTER A
22 ; FEW MINUTES OF PROGRAM OPERATION (3 - 5 MINUTES).
23 ; (SEE SECTION 10 FOR MORE INFORMATION). AGAIN, A
24 ; HARD-COPY IS PREFERABLE.
25 ; 4) IF THE A/D OPERATING MODES ARE SUSPECTED AS A CAUSE
26 ; OF THE DATA ERRORS, A TEST PARAMETER SUMMARY REPORT
27 ; CAN BE OBTAINED BY TYPING CNTRL-S (SEE SECTION 10).
28 ;
29 ; FROM THE INFORMATION RECEIVED FROM THESE STEPS, YOU
30 ; ARE READY TO MAKE AN ANALYSIS. THE FOLLOWING IS SOME
31 ; HELPFUL INFORMATION REGARDING POSSIBLE FAILURES.
32 ;
33 ; POSSIBLE FAILURES INCLUDE:
34 ;
35 ; 1) BAD MUX CHANNEL(S)
36 ; 2) BAD SOURCE CHANNEL(S) (INCORRECT VOLTAGE PRESENT)
37 ; 3) NON-INDEPENDENT MUX OR SOURCE CHANNELS (CROSSTALK)
38 ; 4) A/D MODULE FAILURE (SAMPLE/HOLD, A/D CONVERTER ETC.)
39 ; 5) NON-CALIBRATED A/D SUB-SYSTEM.
40 ; 6) POWER SUPPLY FLUCTUATIONS (EXCESSIVE NOISE)
41 ;
42 ; MORE DETAILED INFORMATION ABOUT THE ABOVE POSSIBLE
43 ; FAILURES FOLLOWS.
44 ;
45 ; *** IMPORTANT NOTE ***
46 ;
47 ; IF USING AN OSCILLOSCOPE OR VOLT/METER/MULTIMETER,
48 ; ALL MEASUREMENTS MADE ON THE A/D INTERFACE MUST BE DONE
49 ; VERY CAREFULLY TO INSURE THAT NO OTHER DAMAGE IS CAUSED
50 ; BY SHORTING SIGNALS TOGETHER. THE INTERFACE SHOULD BE
51 ; ON AN EXTENDER CARD FOR EASIER ACCESS TO THE BOARD.
52 ;
53 ; ALSO, IT IS IMPORTANT TO ELIMINATE THE ADAPTER CARD
54 ; (CONNECTOR, ETCH, RESISTORS AND SWITCHES) AND THE
55 ; CABLE (ESPECIALLY THE CONNECTORS) AS THE POSSIBLE
56 ; SOURCES OF FAILURE BEFORE AN ATTEMPT IS MADE TO
57 ; REPLACE ANY OF THE A/D CONVERTER SUB-SYSTEM MODULES.
58 ; THESE MODULES SHOULD BE SUSPECTED ONLY AFTER ALL OTHER
59 ; POSSIBILITIES HAVE BEEN ELIMINATED.

10020 .MAIN

01 ; DETAILED FAILURE ANALYSIS:
02 ;
03 ; 1) BAD MUX CHANNEL(S)
04 ;
05 ; THIS IS ONE OF THE MOST COMMON ANALOG SECTION
06 ; FAILURES. DATA ERRORS WILL BE REPORTED ON ONE OR
07 ; MORE MUX CHANNELS, NOT NECESSARILY CONNECTED TO THE
08 ; SAME ADAPTER SOURCE CHANNEL. IT USUALLY INDICATES
09 ; A FAILURE (OPEN, SHORTED OR INTERMITTENT) IN THE
10 ; A/D SUB-SYSTEM MODULE THAT CONTAINS THE ANALOG
11 ; MULTIPLIER (MI), OR THE ETCH RUNS CONNECTING
12 ; THE I/O EDGE PINS AND THE MODULE INPUTS.
13 ;
14 ; IF A MUX CHANNEL IS OPEN, THE DATA RETURNED
15 ; SHOULD INDICATE A FLOATING CHANNEL (GENERALLY,
16 ; BUT NOT NECESSARILY IN THE RANGE OF 1 TO 2
17 ; VOLTS). 0 VOLTS SHOULD BE RETURNED IF A CHANNEL
18 ; IS SHORTED TO GROUND. IT COULD ALSO BE SHORTED
19 ; TO THE ON-BOARD A/D +/- 15 VOLT SUPPLY, TO THE
20 ; BOARD +5 V ETC. IT IS POSSIBLE TO CHECK THE
21 ; VOLTAGE LEVEL AT THE SUSPECTED FAILING MUX INPUT
22 ; WITH A VOLTMETER AND COMPARING IT TO THE EXPECTED
23 ; RECEIVE VALUE FROM THE DATA ERROR REPORT. (IF
24 ; SWITCH C = 1, THE ERROR DATA WILL BE PRINTED IN
25 ; DECIMAL MILLIVOLTS.) IF THE ETCH RUNS ARE O.K.
26 ; (NO OPEN, SHORTS, COLD-SOLDER JOINTS ETC. EXIST),
27 ; THEN THE A/D MODULES (M1 FIRST, M2 SECOND) ARE
28 ; THE PROBABLE FAILING MODULES. INSURE THAT THE
29 ; MODULE +/- 15 VOLTS SUPPLY IS FUNCTIONING.
30 ;
31 ; 2) BAD SOURCE CHANNEL(S)
32 ;
33 ; IF THE LADDER VOLTAGE PRESENT AT ONE OR MORE OF
34 ; SOURCE CHANNELS IS INCORRECT (ALLOWED ERROR
35 ; RANGE IS +/- 5 %) THEN DATA ERRORS WILL PROBABLY
36 ; BE REPORTED FROM ALL MUX CHANNELS CONNECTED TO
37 ; THEM. SEE THE THEORY OF OPERATION SECTION FOR THE
38 ; CONNECTION SCHEME. THIS INFORMATION CAN ALSO BE
39 ; RECEIVED FROM THE PROGRAM BY TYPING A CNTRL-C.
40 ; MEASURE THE VALUE PRESENT ON THE SUSPECTED FAILING
41 ; SOURCE CHANNEL AND COMPARE AGAINST THE EXPECTED
42 ; VALUE. THE MOST PROBABLE FAILING MODULES ARE 1)
43 ; THE 1125A ADAPTER CARD (CHECK RESISTOR VALUES AND
44 ; SWITCHES FIRST) 2) BAD CABLE AND/OR CONNECTORS.
45 ; THE A/D MODULES AND ETCH ARE NOT LIKELY TO BE THE
46 ; CAUSE OF THE FAILURE UNLESS A SHORT TO GROUND OR
47 ; A POWER SUPPLY ETCH EXISTS SOMEWHERE.
48 ;
49 ; 3) NON-INDEPENDENT MUX OR SOURCE CHANNEL(S)
50 ;
51 ; IF AN INTER-CONNECTION OR CROSSTALK EXISTS BETWEEN
52 ; TWO OR MORE MUX CHANNELS, DATA ERRORS SHOULD BE
53 ; REPORTED ON THEM. THE PROBLEM WILL APPEAR AS
54 ; IN PROBLEM # 1) ABOVE, EXCEPT THAT DATA ERRORS
55 ; ARE REPORTED FROM TWO OR MORE CHANNELS (PROBABLY
56 ; ADJACENT). IF TWO OR MORE SOURCE CHANNELS ARE
57 ; CONNECTED, SEVERAL MUX CHANNELS WILL REPORT DATA
58 ; ERRORS (SEE PROBLEM # 2) ABOVE). LOOK FOR ETCH
59 ; SHORTS ON THE TEST ADAPTER AND THE A/D INTERFACE.

10021 .MAIN

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;

4) A/D SUB-SYSTEM MODULE MALFUNCTION

IF AN INTERNAL HARDWARE ERROR EXISTS IN ONE OR BOTH OF THE A/D MODULES, IT IS LIKELY THAT DATA ERRORS WILL APPEAR ON MOST OR ALL OF THE MUX CHANNELS. MODULE "M1" CONTAINS THE ANALOG MULTIPLEXER LINES, CHANNEL SELECT LOGIC, SINGLE-ENDED/DIFFERENTIAL MUX SELECT LOGIC, THE SAMPLE AND HOLD AND AN AMPLIFIER. MODULE "M2" CONTAINS THE A/D CONVERTER, A CLOCK AND CONTROL LOGIC. MAKE SURE THAT THE A/D MODULE ON-BOARD +/- 15 VOLT SUPPLY IS FUNCTIONING. IF IT IS O.K., THEN CHECK THE DATA ERROR INFORMATION. IF THE ERRORS ARE OCCURRING IN BOTH SINGLE-ENDED AND DIFFERENTIAL MUX TYPE MODES, THE MOST PROBABLE FAILING MODULES ARE "M2" OR "M1". IF THE ERRORS ARE OCCURRING IN ONLY ONE OF THE MULTIPLEXER MODES THEN EITHER THE MUX MODE SELECT LINE FROM "M2" OR MODULE "M1" SHOULD BE SUSPECTED. MAKE SURE THAT THE CONVERTER SUB-SYSTEM IS CALIBRATED (SEE PROBLEM # 5) BELOW).

5) A/D CONVERTER SUB-SYSTEM NOT CALIBRATED

IF DATA ERRORS ARE BEING REPORTED ON ONE OR MORE MUX CHANNELS, AND THE ACTUAL (RECEIVE) AVERAGES ARE CONSISTANTLY OFFSET ABOVE OR BELOW THE EXPECTED VALUES, THEN THE A/D CONVERTER MAY NOT BE PROPERLY CALIBRATED. SINCE THE ALLOWED DATA ERROR IS +/- 5%, THE CONVERTER WOULD HAVE TO BE GROSSLY OUT OF CALIBRATION, AND THIS SHOULD AFFECT MOST OR ALL OF THE MUX CHANNELS. SEE SECTION 4 FOR CALIBRATION INFORMATION.

6) POWER SUPPLY FLUCTUATIONS

SPURIOUS OR INTERMITTENT DATA ERRORS MAY INDICATE A FAILURE IN THE A/D SUB-SYSTEM (STABILITY, NOISE) OR THERE MAY BE EXCESSIVE NOISE IN THE EXTERNAL VOLTAGE SOURCE BEING USE. ALSO, THE POWER SUPPLY VOLTAGE MAY DRIFT SLOWLY.

10022 .MAIN

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;

THEORY OF OPERATION:

THE 1125A ANALOG TEST ADAPTER AND ITS EXTERNAL VOLTAGE SOURCE ACT AS A VOLTAGE LADDER NETWORK. WHEN THE ADAPTER IS PROPERLY CONFIGURED AND CONNECTED TO THE MUX (AND A/D) AND THE EXTERNAL VOLTAGE SOURCE (V_{IN}) IS APPLIED TO THE ADAPTER CARD, EACH MUX CHANNEL WILL SEE 1 OF 4 DIFFERENT VOLTAGES. THE MUX CHANNELS ARE CONNECTED TO THE ADAPTER SOURCE CHANNELS IN THE FOLLOWING SCHEME, ALONG WITH THE % OF V_{IN} THAT APPEARS AT THE SOURCE CHANNELS:

	SINGLE-ENDED MUX	DIFFERENTIAL MUX		
	MUX	MUX		
ADAPTER MUX				
CHANNEL CHANNELS	XV.IN	XV.IN		
0	0,7,10,13	100.	0,7	30.
1	1,4,11,14	90.	1,4	50.
2	2,5,8,15	70.	2,5	-50.
3	3,6,9,12	40.	3,6	-50.

MUX TYPE = DIFFERENTIAL:
OF CHANNELS = 8.
CONVERSION COUNT = 64.
(8. CHANNELS X 8. SAMPLES EACH)
IF UNIPOLAR A/D: NEGATIVE X CHANNELS WILL REPORT 0 VALUES.
MUX TYPE = SINGLE-ENDED:
OF CHANNELS = 16.
CONVERSION COUNT = 128.
(16. CHANNELS X 8. SAMPLES EACH)

10023 ,MAIN

01 THE EXPECTED CENTER, MAXIMUM AND MINIMUM DATA
02 VALUES FOR THE SOURCE CHANNELS ARE CALCULATED IN
03 THE SUBROUTINE "CLADR" (CALL = JSR @ICLADR). THE
04 ESTIMATED CENTER VALUE IS OBTAINED BY MULTIPLYING
05 THE % OF V_{AIN}, BY V_{AIN} AND DIVIDING THE PRODUCT BY
06 100. THIS IS THE EXPECTED CENTER VALUE. USING AN
07 ALLOWED DATA ERROR = +/- 5% (THE MINIMUM ALLOWED DATA
08 ERROR IS +/- 8 LBS/S), THE CENTER VALUE DEVIATION
09 CAN BE CALCULATED. THE MAXIMUM EXPECTED VALUE IS
10 THE CENTER + DEVIATION AND THE MINIMUM EXPECTED
11 VALUE IS THE CENTER - DEVIATION. FINALLY, THESE
12 VALUES ARE CONVERTED TO THEIR EQUIVALENT 12-BIT
13 A/D DATA WHICH DEPENDS ON THE A/D RANGE, POLARITY
14 AND CODING TYPE INFORMATION. THIS PROCEDURE IS
15 DONE FOR ALL FOUR SOURCE CHANNELS. NEW VALUES
16 ARE CALCULATED EVERY TIME THAT THE MUX TYPE UNDER
17 TEST IS CHANGED. EACH MUX CHANNEL BEING TESTED IS
18 IS CONNECTED TO ONE OF THE SOURCE CHANNELS AND
19 THEREFORE USES THE EXPECTED CENTER, MAXIMUM AND
20 MINIMUM VALUES FOR THE SOURCE CHANNEL THAT IT IS
21 CONNECTED TO. THE MUX CHANNELS ARE SAMPLED 8.
22 TIMES EACH AND CHANNEL RECEIVE AVERAGES ARE FORMED FROM
23 THEM. FOR EVERY CHANNEL SAMPLED, THE CHANNEL AVERAGE
24 RECEIVED BY THE A/D MUST BE IN THE FOLLOWING RANGE:
25 MIN EXPECTED <= CHANNEL AVERAGE <= MAX EXPECTED
26
27 IF THE CHANNEL AVERAGE FALLS OUTSIDE OF THE ABOVE
28 RANGE, A DATA ERROR HAS RESULTED.
29
30 MISCELLANEOUS:
31
32 THIS PROGRAM SHOULD BE RUN, WITHOUT ERROR, FOR 15
33 30 MINUTES OR MORE. A TRUE "PASS" SITUATION WILL
34 EXIST IF NO A/D FUNCTIONAL ERRORS ARE REPORTED
35 (SECTION 10) AND NO MUX CHANNELS ARE REPORTING
36 ANY DATA ERRORS. A LONGER TERM TEST IS DESIRABLE
37 TO INSURE THAT THE INTERFACE STILL WORKS AFTER
38 THE BOARD HAS COMPLETELY WARMED-UP, AND IS STABLE.
39

10024 ,MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

PROGRAM DESCRIPTION: D/A TO A/D LOOP AROUND TEST
D/A TO A/D LOOP AROUND TEST
WITH DATA CHANNEL EXERCISER

INTRODUCTION:

THIS PROGRAM IS A SYSTEM TEST EXERCISER FOR THE 4223 A/D
CONVERTER AND 4224 D/A CONVERTER INTERFACE BOARDS FOR
MICRO NOVA COMPUTERS. IT IS A CLOSED LOOP ANALOG TEST
THAT MANIPULATES AND TESTS THE VARIOUS ANALOG CONVERSION
MODULES, CIRCUITS AND ANALOG PATHS ON THESE BOARDS.
IN ADDITION, MOST LOGIC FUNCTIONS AND OPERATING MODES
ARE CHECKED DURING THE ANALOG TESTING. THE LOOP CONSISTS
OF THE D/A CONVERTER (2 ANALOG CHANNELS, "X" AND "Y",
AND A DC LEVEL, Z-AXIS) LOOPED AROUND TO 16. INPUT
MULTIPLEXER CHANNELS AND THE A/D CONVERTER VIA A MODEL
1125A ANALOG VOLTAGE TEST ADAPTER.

A PARTIAL LIST OF SECTIONS TESTED FOLLOWS:

D/A CONVERTER: D/A ANALOG CHANNELS "X" AND "Y" INCLUDING
DATA HOLDING REGISTERS, CONVERTER MODULES,
UNITY GAIN OP-AMPS; Z-AXIS PULSE DC BASE
VOLTAGE (USED TO TEST MUX CHANNELS ON THE
A/D); ALL TRANSFER MODES (PIO/DCH) AND
TRIGGER SELECTS (STRT, IOPLS, DIA RDY AND
INTERNAL/EXTERNAL CLOCK); D/A STATUS
(DATA READY, LATE CONVERSION); INTERRUPTS;
D/A ALTERNATE; OTHER FUNCTIONS. NOT
TESTED ARE THE SCOPE CONTROL BITS (BITS
4-7 OF A DOA COMMAND).

A/D CONVERTER: A/D CONVERTER SUB-SYSTEM (SAMPLE/HOLD AND
CONVERTER HYBRID MODULES) INCLUDING THE
16. ANALOG INPUT MULTIPLEXER CHANNELS AND
ASSOCIATED CIRCUITRY; ALL TRANSFER MODES
(PIO/DCH) & TRIGGER SELECTS (STRT, IOPLS
DCHI AND INTERNAL/EXTERNAL CLOCK); A/D
STATUS (EOC, CLOCK OVERRUN); INTERRUPTS;
MISC. FUNCTIONS. ALL ANALOG TESTS ARE
PERFORMED WITH SINGLE-ENDED MULTIPLEXER
MODE SELECTED.

REQUIRED TEST HARDWARE:

1) MODEL 1125A VOLTAGE ANALOG TEST ADAPTER
2) CABLE: 4224 D/A CONVERTER TO 1125A ADAPTER;
PART # 005 - 12425; WIRE LIST # 008 - 2185
3) CABLE: 1125A ADAPTER TO 4223 A/D CONVERTER;
PART # 005 - 12431; WIRE LIST # 008 - 2184

10025 .MAIN

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

10026 .MAIN

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

ALSO, THERE IS NO RESTRICTION ON THE A/D CONVERTER OR THE "X" AND "Y" D/A CONVERTER'S RANGE AND POLARITY, IT SHOULD BE THE SAME IF FULL RANGE ANALOG TESTING IS DESIRED. FOR EXAMPLE, YOU SHOULD LOOP A +/- 5 VOLT D/A (BOTH CHANNELS) TO A +/- 5 VOLT A/D CONVERTER. SEE THEORY OF OPERATION SECTION FOR A DESCRIPTION ON HOW THE TEST RANGES ARE DETERMINED.

AFTER THE ABOVE TABLE IS PRINTED, THE PROGRAM WILL ATTEMPT TO CORRECTLY ESTABLISH (READ) THE Z-AXIS BASE LEVEL VOLTAGE (0C), BY SAMPLING MUX CHANNEL 3 IN SINGLE-ENDED MUX MODE. IT THEN PRINTS THIS VALUE TO THE OPERATOR AS FOLLOWS:

Z-AXIS BASE LEVEL VOLTAGE = (X) MV

(THE VALUE PRINTED (X) IS SIGNED DECIMAL MILLIVOLTS). THE Z-AXIS LEVEL CAN BE ANYWHERE IN ITS ADJUSTMENT RANGE (NOMINALLY +/- 5 VOLTS). NO SPECIFIC VALUE IS EXPECTED. AS THE PROGRAM USES IT ONLY FOR MUX CHANNEL IMPEDANCE TESTING. HOWEVER, FOR THE MOST EFFECTIVE TESTING, THE Z-AXIS LEVEL SHOULD BE ADJUSTED TO A LEVEL IN THE RANGE OF +/- 2 TO 3 VOLTS. SEE SECTION 11.5.2 FOR ADJUSTMENT INFORMATION. ALSO, THE PROGRAM ASSUMES THAT THE A/D PERFORMS CONVERSIONS PROPERLY, AND THAT THE Z-AXIS LEVEL READ IS CORRECT. IF IT IS NOT, DATA ERRORS WILL OCCUR ON OTHER CHANNELS CONNECTED TO THE Z-AXIS OUTPUT. THIS WILL BE DESCRIBED LATER.

NEXT, THE TEST PARAMETERS, A/D CONVERTER AND D/A CONVERTER ARE INITIALIZED AND THE TEST IS STARTED.

INITIAL TEST PARAMETERS ARE:

- A/D MODE = D/A MODE = P10
 - A/D TRIGGERING = D/A TRIGGERING = STRT PULSE, NO SYNC
 - MUX TYPE = SINGLE-ENDED (16 CHANNELS)

THE ANALOG SECTIONS ARE TESTED BY SENDING DIFFERENT DATA PATTERNS TO THE D/A CONVERTER CHANNELS, WHICH ARE CONVERTED TO ANALOG VOLTAGES IN THE LOOPS FORMED BY THE TEST ADAPTER AND CABLES (ALONG WITH THE Z-AXIS VOLTAGE). THESE VOLTAGES ARE RECEIVED BY THE MUX INPUT CHANNELS AND CAN BE SELECTIVELY READ BY THE A/D CONVERTER WHICH CONVERTS THEM BACK TO DIGITAL DATA. THE A/D CONVERTER SCANS THE 16 MUX CHANNELS 8 TIMES EACH (128 SAMPLES) AFTER THE DATA IS SENT TO THE D/A CHANNELS. THE MUX CHANNEL RECEIVE (ACTUAL) AVERAGES ARE CALCULATED FROM THE SAMPLES TAKEN, THEN THE EXPECTED CENTER, MAXIMUM AND MINIMUM RECEIVE DATA VALUES ARE CALCULATED. THE CALCULATIONS DEPEND ON THE DATA SENT TO THE D/A CHANNELS, ALONG WITH THE RANGE, POLARITY AND CODING INFORMATION OF THE A/D AND D/A. FINALLY, THE MUX CHANNEL RECEIVE AVERAGES ARE COMPARED AGAINST THE MAXIMUM AND MINIMUM DATA VALUES EXPECTED FROM THEM. A DATA ERROR (SEE ERROR DESCRIPTIONS) IS REPORTED FOR ANY AND ALL CHANNELS WHOSE RECEIVE AVERAGES ARE NOT WITHIN THE EXPECTED RANGE. IF THE RECEIVE

TEST PROCEDURES:

THE MICRO-NOVA CHASSIS SHOULD BE POWERED DOWN WHILE INSERTING OR MAKING ANY CONNECTIONS TO/FROM THE BOARDS. THE LOOP AROUND TEST IS SET UP AS FOLLOWS:

- 1) MAKE SURE THAT THE 4223 A/D INTERFACE AND 4224 D/A INTERFACE BOARDS ARE PROPERLY IN THE MICRO NOVA CHASSIS. IN ADDITION, THEIR RESPECTIVE DIAGNOSTIC PROGRAMS SHOULD SUCCESSFULLY RUN AND BOTH OF THE SUB-SYSTEMS MUST BE CALIBRATED (SEE SECTION 4). YOU WILL HAVE TO KNOW THE POLARITY/RANGE INFORMATION FOR BOTH CHANNELS OF THE D/A, "X" AND "Y", (THEY ARE GENERALLY THE SAME) AND THE A/D. YOU WILL ALSO NEED TO KNOW THE DATA CODING TYPE FOR THE "X" AND "Y" D/A CHANNELS. REFER TO SECTIONS 11.5 & 11.6 FOR RANGE POLARITY AND CODING INFORMATION. THE D/A MUST HAVE A JUMPER IN TO ALLOW Z-AXIS PULSE TRIGGERING (W22 OR W21) AND THE Z-AXIS OUTPUT MUST BE DC COUPLED BY INSERTING JUMPER W33. SEE SECTION 11.5.2 FOR MORE INFO.
- 2) DISCONNECT ANY EXTERNAL VOLTAGE SOURCE FROM THE "V+" AND "RET" TERMINALS OF THE ADAPTER CARD.
- 3) TAKE THE D/A TO ADAPTER CABLE (ITEM 2) IN REQUIRED HARDWARE) AND CONNECT ONE END TO THE KEVD I/O CONNECTOR OF THE D/A AND THE OTHER TO THE "D/A" CONNECTOR (J1) ON THE TEST ADAPTER. THEY WILL ONLY FIT ONE WAY.
- 4) TAKE THE ADAPTER TO A/D CABLE (ITEM 3) IN REQUIRED HARDWARE) AND CONNECT ONE END TO THE KEVD I/O CONNECTOR OF THE A/D AND THE OTHER TO THE "MUX" CONNECTOR (J2) ON THE TEST ADAPTER. AGAIN, THEY WILL ONLY FIT ONE WAY.
- 5) SET THE SWITCHES ON THE 1125A ADAPTER AS FOLLOWS:
 SWITCHES 1 - 8 = OFF.
- 6) POWER UP THE MICRO NOVA CHASSIS.
- 7) LOAD THE EXERCISER, SELECT AND INITIALIZE THE "D/A TO A/D LOOP AROUND TEST". SEE SECTION 9.1 FOR LOADING AND INITIALIZATION INFORMATION.

TEST OPERATION:

AFTER THE PROGRAM IS STARTED AND INITIALIZED, A TABLE OF VOLTAGE RANGES TESTED FOR THE D/A CHANNELS AND A/D IS PRINTED AS FOLLOWS:

LOOP TEST VOLTAGE RANGES (SINGLE-ENDED MUX):

CHANNEL	MAX	MIN	MIX
X	XXXX	YYYY	YYYY
Y	XXXX	YYYY	YYYY

WHERE: XXXX = MAXIMUM VOLTAGE TESTED FOR D/A OR A/D
 YYYY = MINIMUM VOLTAGE TESTED FOR D/A OR A/D
 (0 FOR UNIPOLAR TEST, NEGATIVE FOR BIPOLAR TEST)

ALL VALUES ARE IN SIGNED, DECIMAL MILLIVOLTS.

10027 .MAIN

01 }
02 }
03 }
04 }
05 }
06 }
07 }
08 }
09 }
10 }
11 }
12 }
13 }
14 }
15 }
16 }
17 }
18 }
19 }
20 }
21 }
22 }
23 }
24 }
25 }
26 }
27 }
28 }
29 }
30 }
31 }
32 }
33 }
34 }
35 }
36 }
37 }
38 }
39 }
40 }
41 }
42 }
43 }
44 }
45 }
46 }
47 }
48 }
49 }
50 }
51 }
52 }

AVERAGE IS WITHIN THE EXPECTED RANGE FOR A PARTICULAR MUX CHANNEL, THEN THE TRANSFER COUNT FOR THAT CHANNEL IS INCREMENTED (ONCE FOR EACH SUCCESSFUL TEST). IF THE RECEIVE AVERAGE IS NOT WITHIN THE EXPECTED RANGE, THEN BOTH TRANSFER AND ERROR COUNTS ARE INCREMENTED FOR THE MUX CHANNEL IN ERROR THIS TABULATED INFORMATION CAN BE PRINTED AT ANY TIME BY HITTING THE "SPACE" BAR ON THE TTY CONSOLE (SEE SECTION 10). AFTER ALL CHANNELS HAVE BEEN SCANNED, AVERAGED AND CHECKED, AND IF THE PROGRAM IS NOT LOOPING ON A DETECTED ERROR, THE TEST PARAMETERS WILL BE CHANGED TO THE NEXT TEST STATE, AND THE MUX CHANNELS WILL BE TESTED AGAIN. THE SEQUENCE OF A/D, MUX AND D/A PARAMETERS TESTED ARE AS FOLLOWS:

----- A/D ----- D/A -----
MODE TRIGGERING SCOPE MODE

PIO STRT ON
PIO STRT OFF
PIO INT CLK DCH IOPLS OFF
PIO EXT CLK DCH DTA RDY OFF
DCH IOPLS DCH INT CLK OFF
DCH DCHI DCH EXT CLK OFF
DCH INT CLK (REPEAT ABOVE SEQUENCE)
DCH EXT CLK
(REPEAT ABOVE SEQUENCE)

WHERE: DIFF. = DIFFERENTIAL
S.E. = SINGLE-ENDED
PIO = PROGRAMMED INPUT/OUTPUT (I/O)
DCH = DATA CHANNEL
INT/EXT CLK = INTERNAL/EXTERNAL CLOCK SYNC
STRT = START PULSE (I.E. "NIOS" INSTRUCTION)
IOPLS = I/O PULSE (I.E. "NIOP" INSTRUCTION)
DCHI = DATA CHANNEL INPUT (A CONTROL SIGNAL)
DTA RDY = DATA READY (FROM DCHO CONTROL SIGNAL)

AFTER ALL OF THE ABOVE MODES ARE TESTED, THE SEQUENCE STARTS OVER AGAIN AND WILL CONTINUE UNTIL OPERATOR TERMINATED. IF ANY ERRORS EXIST, THIS PROGRAM CAN BE USED TO DETECT AND TRACE THE CAUSE OF THE ERROR(S). THIS IS EXPLAINED IN THE FOLLOWING SECTION. REFER TO SECTION 10 FOR INFORMATION ON SPECIAL PROGRAM FEATURES SUCH AS TEST PARAMETER SUMMARY AND ERROR SUMMARY REPORTS. THEY WILL BE HELPFUL DURING PROGRAM OPERATION.

THE PROGRAM WILL PRINT "END OF PASS # (#)" EACH TIME ALL A/D AND D/A MODES HAVE BEEN TESTED IF THE PROGRAM IS NOT LOOPING ON AN ERROR. THIS IS ONLY AN INDICATION THAT THE PROGRAM HAS COMPLETED THE ABOVE MODE/TRIGGER SELECTION SEQUENCE AND GIVES AN INDICATION TO THE OPERATOR THAT THE PROGRAM IS RUNNING. IT DOES NOT INDICATE THAT THE BOARDS HAVE "PASSED" ANY TEST.

10028 .MAIN

01 }
02 }
03 }
04 }
05 }
06 }
07 }
08 }
09 }
10 }
11 }
12 }
13 }
14 }
15 }
16 }
17 }
18 }
19 }
20 }
21 }
22 }
23 }
24 }
25 }
26 }
27 }
28 }
29 }
30 }
31 }
32 }
33 }
34 }
35 }
36 }
37 }
38 }
39 }
40 }
41 }
42 }
43 }
44 }
45 }
46 }
47 }
48 }
49 }
50 }
51 }
52 }
53 }
54 }
55 }
56 }
57 }
58 }
59 }

ERROR DESCRIPTIONS:

THERE ARE TWO CATEGORIES OR CLASSES OF ERRORS THAT ARE DETECTED AND REPORTED. THE FIRST ARE A/D AND D/A FUNCTIONAL ERRORS AND ARE ASSOCIATED WITH FAILURES IN THE A/D - D/A LOGIC AND CONTROL FUNCTIONS (I.E. IN CONVERSION TRIGGERING, DATA TRANSFER MODES (PIO, DCH) STATUS INFORMATION ETC.). A/D ERRORS ARE DETECTED AND REPORTED FROM THE A/D DRIVER ROUTINE "SCAN". D/A ERRORS ARE DETECTED AND REPORTED FROM THE D/A DRIVER ROUTINE "SEND". SEE SECTION 10 FOR INFORMATION REGARDING THESE ERRORS. IF THEY OCCUR, RUN THE APPROPRIATE INTERFACE DIAGNOSTIC PROGRAM TO FURTHER ISOLATE THE FUNCTIONAL FAILURE(S) (SEE SECTION 4).

THE SECOND CLASS OF ERRORS DETECTED AND REPORTED ARE DATA ERRORS. THESE FAILURES, IF THEY OCCUR, INDICATE A MALFUNCTION IN THE ANALOG SECTIONS OF THE A/D, D/A OR IN THE TEST HARDWARE (ADAPTER, CABLES, CONNECTORS).

IF A RECEIVE AVERAGE FROM A MUX CHANNEL THAT IS CONNECTED TO EITHER THE "X" OR "Y" D/A CHANNELS IS NOT WITHIN ITS EXPECTED RANGE AND "SMREG" SWITCH D = 0 (SECTION 8), THE FOLLOWING ERROR IS REPORTED:

*** DATA ERROR ***
DETECTED IN ROUTINE "CHECK" CALLED AT: (OCTAL ADDRESS)
D/A CHANNEL = (D)
MUX CHANNEL = (M)
D/A A/D
SEND RECEIVE EXPECTED
SSSSSS RRRRRR EEEEE

WHERE: (D) = D/A SOURCE CHANNEL "X" OR "Y"
(M) = MUX CHANNEL # (DECIMAL)
(0 - 15 FOR SINGLE-ENDED MUX TYPE ONLY)
SSSSSS = DATA SENT TO THE D/A CHANNEL (D)
RRRRRR = ACTUAL RECEIVE AVERAGE FROM MUX CHANNEL (M) = ERROR VALUE
EEEEEE = EXPECTED CENTER VALUE FOR MUX CHANNEL (M) = CORRECT VALUE
(OCTAL ADDRESS) = THE ADDRESS IN THE PROGRAM LISTING WHERE THE "CHECK" SUBROUTINE IS CALLED FROM.
TELLS OPERATOR WHICH DATA TEST FAILED.

DATA VALUES (SSSSSS, RRRRRR, EEEEE) ARE AS FOLLOWS:
- SWITCH C = 0 DATA IS 12-BIT OCTAL DATA, LEFT-JUSTIFIED, UNUSED BITS = 0
- SWITCH C = 1 VALUE IS THE SIGNED DECIMAL MILLIVOLT EQUIVALENT OF THE OCTAL DATA FOR A/D OR D/A.

IF A RECEIVE AVERAGE FROM A MUX CHANNEL THAT IS CONNECTED TO THE Z-AXIS VOLTAGE OUTPUT CHANNEL IS NOT WITHIN ITS EXPECTED RANGE AND "SMREG" SWITCH D = 0 (SECTION 8), THE FOLLOWING ERROR IS REPORTED:

10029 .MAIN

```
01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;

*** DATA ERROR ***
DETECTED IN ROUTINE "CHECK" CALLED AT: (OCTAL ADDRESS)
Z-AXIS VOLTAGE LEVEL INCONSISTENCY
MUX Z-AXIS DC
CHANNEL VOLTAGE (MV)
-----
3. MMMMM
6. MMMMM
9. MMMMM
12. MMMMM
EXPECTED Z-AXIS DC LEVEL IS: (ZZZZ) MV
WHERE: MMMM AND ZZZZ ARE SIGNED, DECIMAL MILLIVOLTS.
DATA ERROR REPORTS ARE SUPPRESSED BY SETTING SWITCH
D = 1 (SEE SECTION 6 FOR SWITCH INFORMATION).
ERROR HANDLING AND INTERPRETATION OF ERROR INFORMATION:
IF DATA ERRORS ARE OCCURRING, THE FIRST THING TO
CHECK IS THE TEST HARDWARE SET-UP. MAKE SURE THAT
THE CONNECTOR PINS ARE NOT BROKEN OR MISSING, THAT
THE CABLES ARE CONNECTED PROPERLY AND THAT THE ADAPTER
SWITCHES ARE CORRECTLY SET. IF EVERYTHING APPEARS TO
BE IN ORDER, THEN ONE OR MORE MUX CHANNELS, THE D/A
CONVERTER (WHICH CONSISTS OF THE "X" AND "Y" CHANNELS
AS WELL AS THE Z-AXIS OUTPUT) OR THE A/D CONVERTER
MODULES AND CIRCUITRY MAY BE FAILING. IN THIS CASE,
USE THE TEST DATA TO DETERMINE WHAT IS CAUSING THE
DATA ERRORS. INSURE THAT THE TEST WAS PROPERLY
INITIALIZED, AS DATA ERRORS WILL BE REPORTED IF
MISTAKES ARE MADE IN THE INITIALIZATION SEQUENCE.
IF DATA ERRORS STILL EXIST AFTER CHECKING THE
ABOVE ITEMS, AN ERROR EXISTS SOMEWHERE IN THE ANALOG
SECTIONS OF THE A/D OR D/A INTERFACES, OR IN THE TEST
ADAPTER. THE AREA OF FAILURE CAN BE DETERMINED BY
ANALYSIS OF THE INFORMATION CONTAINED IN THE DATA
ERROR MESSAGES (SEE ABOVE) AND BY THE TRANSFER/ERROR
SUMMARY REPORT. IF AND WHEN DATA ERRORS OCCUR DO THE
FOLLOWING:
1) IF POSSIBLE, OBTAIN A HARD-COPY OF THE DATA ERRORS
BEING REPORTED (I.E. OUTPUT TO A LINE PRINTER OR
PRINTING TERMINAL). OTHERWISE MAKE A NOTE OF THE
PERTINENT ERROR INFORMATION INCLUDING D/A CHANNEL,
MUX CHANNEL, SEND, EXPECTED AND RECEIVED DATA ETC.
2) SELECT "LOOP ON ERROR" (SWITCH 1 = 0) WHICH IS
THE DEFAULT CONDITION. THIS WILL FREEZE THE TEST
PARAMETERS. IT WILL ALSO CYCLE ON THE FAILING DATA
TEST AND FREEZE THE TEST DATA WHEREVER APPLICABLE.
3) SUPPRESS DATA ERROR REPORTS (SWITCH D = 1) AND
OBTAIN A TRANSFER/ERROR SUMMARY REPORT AFTER A
FEW MINUTES OF PROGRAM OPERATION (3 - 5 MINUTES).
(SEE SECTION 10 FOR MORE INFORMATION). AGAIN, A
HARD-COPY IS PREFERABLE.
```

10030 .MAIN

```
01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;

4) IF A/D - D/A OPERATING MODES ARE SUSPECTED AS A CAUSE
OF THE DATA ERRORS, A TEST PARAMETER SUMMARY REPORT
CAN BE OBTAINED BY TYPING CNTRL-S (SEE SECTION 10).
FROM THE INFORMATION RECEIVED FROM THESE STEPS, YOU
ARE READY TO MAKE AN ANALYSIS. THE FOLLOWING IS SOME
HELPFUL INFORMATION REGARDING POSSIBLE FAILURES.
POSSIBLE FAILURES INCLUDE:
1) BAD MUX CHANNEL(S)
2) D/A MODULE FAILURE(S) ("X" AND/OR "Y" CONVERTERS)
3) NON-INDEPENDENT MUX OR D/A CHANNELS (CROSSTALK)
4) A/D MODULE FAILURE (SAMPLE/HOLD, A/D CONVERTER ETC.)
5) NON-CALIBRATED D/A SUB-SYSTEM ("X" AND/OR "Y")
6) NON-CALIBRATED A/D SUB-SYSTEM.
7) INCONSISTENT Z-AXIS DC LEVEL (INCLUDING NOISE)
MORE DETAILED INFORMATION ABOUT THE ABOVE POSSIBLE
FAILURES FOLLOWS.
*** IMPORTANT NOTE ***
IF USING AN OSCILLOSCOPE OR VOLTMETER/MULTIMETER,
ALL MEASUREMENTS MADE ON THE INTERFACES MUST BE DONE
VERY CAREFULLY TO INSURE THAT NO OTHER DAMAGE IS CAUSED
BY SHORTING SIGNALS TOGETHER. THE INTERFACES SHOULD BE
ON EXTENDER CABLES FOR EASIER ACCESS TO THE BOARDS.
ALSO, IT IS IMPORTANT TO ELIMINATE THE ADAPTER CARD
(CONNECTOR, ETCH, RESISTORS AND SWITCHES) AND THE
CABLES (ESPECIALLY THE CONNECTORS) AS THE POSSIBLE
SOURCES OF FAILURE BEFORE AN ATTEMPT IS MADE TO
REPLACE ANY INTERFACE CONVERTER SUB-SYSTEM MODULES.
CHECK THE ADAPTER FOR SHORTED, OPEN OR OTHERWISE
FAULTY ETCHES AND CONNECTIONS. A/D AND/OR D/A MODULES
SHOULD BE SUSPECTED ONLY AFTER ALL OTHER POSSIBILITIES
HAVE BEEN ELIMINATED.
```


10031 .MAIN

DETAILED FAILURE ANALYSIS:

1) BAD MUX CHANNEL(S)

THIS IS ONE OF THE MOST COMMON ANALOG SECTION FAILURES. DATA ERRORS WILL BE REPORTED ON ONE OR MORE D/A CHANNELS, NOT NECESSARILY CONNECTED TO THE SAME D/A OR Z-AXIS CHANNEL. IT USUALLY INDICATES A FAILURE (OPEN, SHORTED OR INTERMITTENT) IN THE A/D SUB-SYSTEM MODULE THAT CONTAINS THE ANALOG MULTIPLIER (M1), OR THE ETCH RUNS CONNECTING THE I/O EDGE PINS AND THE MODULE INPUTS.

IF A MUX CHANNEL IS OPEN, THE DATA RETURNED SHOULD INDICATE A FLOATING CHANNEL (GENERALLY, BUT NOT NECESSARILY IN THE RANGE OF 1 TO 2 VOLTS). 0 VOLTS SHOULD BE RETURNED IF A CHANNEL IS SHORTED TO GROUND. IT COULD ALSO BE SHORTED TO THE ON-BOARD A/D +/- 15 VOLT SUPPLY, TO THE BOARD +5 V ETC. IT IS POSSIBLE TO CHECK THE VOLTAGE LEVEL AT THE SUSPECTED FAILING MUX INPUT WITH A VOLTMETER AND COMPARING IT TO THE EXPECTED RECEIVE VALUE FROM THE DATA ERROR REPORT. (IF SWITCH C = 1, THE ERROR DATA WILL BE PRINTED IN DECIMAL MILLIVOLTS.) IF THE ETCH RUNS ARE O.K. (NO OPEN, SHORTS, COLD-SOLDER JOINTS ETC. EXIST), THEN THE A/D MODULES (M1 FIRST, M2 SECOND) ARE THE PROBABLE FAILING MODULES.

2) "X", "Y" D/A SUB-SYSTEM MODULE FAILURE

IF A D/A CONVERTER MODULE FAILS TO PROPERLY CONVERT OUTPUT, THEN DATA ERRORS SHOULD BE REPORTED FROM ALL MUX CHANNELS CONNECTED TO IT. SEE THE THEORY OF OPERATION SECTION FOR THE CONNECTION SCHEME BETWEEN D/A AND MUX CHANNELS. THIS INFORMATION CAN ALSO BE OBTAINED FROM THE PROGRAM BY TYPING A CTRL-C. MEASURE THE VALUE PRESENT AT THE SUSPECTED FAILING D/A CHANNEL OUTPUT AND COMPARE AGAINST THE EXPECTED VALUE. IF THE ADAPTER AND CONNECTING CABLES HAVE BEEN ELIMINATED AS POSSIBLE ERROR SOURCES, THEN THE D/A CONVERTER IS THE MOST PROBABLE FAILING MODULE. MAKE SURE THAT THE D/A CONVERTER +/- 15 VOLT SUPPLY VOLTAGE IS WITHIN ACCEPTED LIMITS OF OPERATION. THE A/D MODULES AND ETCH ARE NOT LIKELY TO BE THE CAUSE OF THE FAILURE UNLESS A SHORT TO GROUND OR A POWER SUPPLY ETCH EXISTS SOMEWHERE.

3) NON-INDEPENDENT MUX OR CHANNEL(S)

IF AN INTER-CONNECTION OR CROSSTALK EXISTS BETWEEN TWO OR MORE MUX CHANNELS, DATA ERRORS SHOULD BE REPORTED ON THEM, THE PROBLEM WILL APPEAR AS IN PROBLEM # 1) ABOVE, EXCEPT THAT DATA ERRORS ARE REPORTED FROM TWO OR MORE CHANNELS (PROBABLY ADJACENT). IF BOTH D/A CONVERTER CHANNEL OUTPUTS ARE INTER-CONNECTED THEN SEVERAL OR ALL MUX CHANNELS SHOULD REPORT DATA ERRORS. LOOK FOR ETCH SHORTS ON THE TEST ADAPTER AND THE D/A (AND A/D) INTERFACES.

0032 .MAIN

4) A/D SUB-SYSTEM MODULE MALFUNCTION

IF AN INTERNAL HARDWARE ERROR EXISTS IN ONE OR BOTH OF THE A/D MODULES, IT IS LIKELY THAT DATA ERRORS WILL APPEAR ON MOST OR ALL OF THE MUX CHANNELS. MODULE "M1" CONTAINS THE ANALOG MULTIPLEXER LINES, CHANNEL SELECT LOGIC, SINGLE-ENDED/DIFFERENTIAL MUX SELECT LOGIC, THE SAMPLE AND HOLD AND AN AMPLIFIER. MODULE "M2" CONTAINS THE A/D CONVERTER, A CLOCK AND CONTROL LOGIC. MAKE SURE THAT THE A/D MODULE ON-BOARD +/- 15 VOLT SUPPLY IS FUNCTIONING. IF IT IS O.K., THEN CHECK THE DATA ERROR INFORMATION. IF THE ERRORS ARE OCCURRING IN BOTH SINGLE-ENDED AND DIFFERENTIAL MUX TYPE MODES, THE MOST PROBABLE FAILING MODULES ARE "M2" AND "M1". IF THE ERRORS ARE OCCURRING IN ONLY ONE OF THE MULTIPLEXER MODES THEN EITHER THE MUX MODE SELECT LINE FROM "M2" OR MODULE "M1" SHOULD BE SUSPECTED. MAKE SURE THAT THE CONVERTER SUB-SYSTEM IS CALIBRATED (SEE PROBLEM # 6) BELOW).

5) "X", "Y" D/A CONVERTER SUB-SYSTEM NOT CALIBRATED

IF DATA ERRORS ARE BEING REPORTED ON ONE OR MORE MUX CHANNELS CONNECTED TO A D/A CHANNEL AND THE ACTUAL (RECEIVE) AVERAGES ARE CONSISTANTLY OFFSET ABOVE OR BELOW THE EXPECTED VALUES, THEN THE D/A CONVERTER (FAILING) MAY NOT BE PROPERLY CALIBRATED. THE CONVERTER WOULD HAVE TO BE OFFSET BY MORE THAN 5 LSB'S IN ORDER FOR THIS ERROR TO OCCUR. SEE SECTION 4 FOR CALIBRATION INFORMATION.

6) A/D CONVERTER SUB-SYSTEM NOT CALIBRATED

IF DATA ERRORS ARE BEING REPORTED ON ONE OR MORE MUX CHANNELS, AND THE ACTUAL (RECEIVE) AVERAGES APPEAR TO BE OFFSET ABOVE OR BELOW THE EXPECTED VALUES, THEN THE A/D CONVERTER MAY NOT BE PROPERLY CALIBRATED. THE CONVERTER HAS TO BE OFFSET BY MORE THAN 5 LSB'S SINCE THIS IS THE +/- ALLOWED DATA ERROR. IF IT IS INCORRECTLY CALIBRATED, MOST MUX CHANNELS (IF NOT ALL) SHOULD BE AFFECTED. SEE SECTION 4 FOR MORE INFORMATION.

10031 .MAIN

DETAILED FAILURE ANALYSIS:

1) BAD MUX CHANNEL(S)

THIS IS ONE OF THE MOST COMMON ANALOG SECTION FAILURES. DATA ERRORS WILL BE REPORTED ON ONE OR MORE D/A CHANNELS, NOT NECESSARILY CONNECTED TO THE SAME D/A OR Z-AXIS CHANNEL. IT USUALLY INDICATES A FAILURE (OPEN, SHORTED OR INTERMITTENT) IN THE A/D SUB-SYSTEM MODULE THAT CONTAINS THE ANALOG MULTIPLIER (M1), OR THE ETCH RUNS CONNECTING THE I/O EDGE PINS AND THE MODULE INPUTS.

IF A MUX CHANNEL IS OPEN, THE DATA RETURNED SHOULD INDICATE A FLOATING CHANNEL (GENERALLY, BUT NOT NECESSARILY IN THE RANGE OF 1 TO 2 VOLTS). 0 VOLTS SHOULD BE RETURNED IF A CHANNEL IS SHORTED TO GROUND. IT COULD ALSO BE SHORTED TO THE ON-BOARD A/D +/- 15 VOLT SUPPLY, TO THE BOARD +5 V ETC. IT IS POSSIBLE TO CHECK THE VOLTAGE LEVEL AT THE SUSPECTED FAILING MUX INPUT WITH A VOLTMETER AND COMPARING IT TO THE EXPECTED RECEIVE VALUE FROM THE DATA ERROR REPORT. (IF SWITCH C = 1, THE ERROR DATA WILL BE PRINTED IN DECIMAL MILLIVOLTS.) IF THE ETCH RUNS ARE O.K. (NO OPEN, SHORTS, COLD-SOLDER JOINTS ETC. EXIST), THEN THE A/D MODULES (M1 FIRST, M2 SECOND) ARE THE PROBABLE FAILING MODULES.

2) "X", "Y" D/A SUB-SYSTEM MODULE FAILURE

IF A D/A CONVERTER MODULE FAILS TO PROPERLY CONVERT OUTPUT, THEN DATA ERRORS SHOULD BE REPORTED FROM ALL MUX CHANNELS CONNECTED TO IT. SEE THE THEORY OF OPERATION SECTION FOR THE CONNECTION SCHEME BETWEEN D/A AND MUX CHANNELS. THIS INFORMATION CAN ALSO BE OBTAINED FROM THE PROGRAM BY TYPING A CTRL-C. MEASURE THE VALUE PRESENT AT THE SUSPECTED FAILING D/A CHANNEL OUTPUT AND COMPARE AGAINST THE EXPECTED VALUE. IF THE ADAPTER AND CONNECTING CABLES HAVE BEEN ELIMINATED AS POSSIBLE ERROR SOURCES, THEN THE D/A CONVERTER IS THE MOST PROBABLE FAILING MODULE. MAKE SURE THAT THE D/A CONVERTER +/- 15 VOLT SUPPLY VOLTAGE IS WITHIN ACCEPTED LIMITS OF OPERATION. THE A/D MODULES AND ETCH ARE NOT LIKELY TO BE THE CAUSE OF THE FAILURE UNLESS A SHORT TO GROUND OR A POWER SUPPLY ETCH EXISTS SOMEWHERE.

3) NON-INDEPENDENT MUX OR CHANNEL(S)

IF AN INTER-CONNECTION OR CROSSTALK EXISTS BETWEEN TWO OR MORE MUX CHANNELS, DATA ERRORS SHOULD BE REPORTED ON THEM, THE PROBLEM WILL APPEAR AS IN PROBLEM # 1) ABOVE, EXCEPT THAT DATA ERRORS ARE REPORTED FROM TWO OR MORE CHANNELS (PROBABLY ADJACENT). IF BOTH D/A CONVERTER CHANNEL OUTPUTS ARE INTER-CONNECTED THEN SEVERAL OR ALL MUX CHANNELS SHOULD REPORT DATA ERRORS. LOOK FOR ETCH SHORTS ON THE TEST ADAPTER AND THE D/A (AND A/D) INTERFACES.

0032 .MAIN

4) A/D SUB-SYSTEM MODULE MALFUNCTION

IF AN INTERNAL HARDWARE ERROR EXISTS IN ONE OR BOTH OF THE A/D MODULES, IT IS LIKELY THAT DATA ERRORS WILL APPEAR ON MOST OR ALL OF THE MUX CHANNELS. MODULE "M1" CONTAINS THE ANALOG MULTIPLEXER LINES, CHANNEL SELECT LOGIC, SINGLE-ENDED/DIFFERENTIAL MUX SELECT LOGIC, THE SAMPLE AND HOLD AND AN AMPLIFIER. MODULE "M2" CONTAINS THE A/D CONVERTER, A CLOCK AND CONTROL LOGIC. MAKE SURE THAT THE A/D MODULE ON-BOARD +/- 15 VOLT SUPPLY IS FUNCTIONING. IF IT IS O.K., THEN CHECK THE DATA ERROR INFORMATION. IF THE ERRORS ARE OCCURRING IN BOTH SINGLE-ENDED AND DIFFERENTIAL MUX TYPE MODES, THE MOST PROBABLE FAILING MODULES ARE "M2" AND "M1". IF THE ERRORS ARE OCCURRING IN ONLY ONE OF THE MULTIPLEXER MODES THEN EITHER THE MUX MODE SELECT LINE FROM "M2" OR MODULE "M1" SHOULD BE SUSPECTED. MAKE SURE THAT THE CONVERTER SUB-SYSTEM IS CALIBRATED (SEE PROBLEM # 6) BELOW).

5) "X", "Y" D/A CONVERTER SUB-SYSTEM NOT CALIBRATED

IF DATA ERRORS ARE BEING REPORTED ON ONE OR MORE MUX CHANNELS CONNECTED TO A D/A CHANNEL AND THE ACTUAL (RECEIVE) AVERAGES ARE CONSISTANTLY OFFSET ABOVE OR BELOW THE EXPECTED VALUES, THEN THE D/A CONVERTER (FAILING) MAY NOT BE PROPERLY CALIBRATED. THE CONVERTER WOULD HAVE TO BE OFFSET BY MORE THAN 5 LSB'S IN ORDER FOR THIS ERROR TO OCCUR. SEE SECTION 4 FOR CALIBRATION INFORMATION.

6) A/D CONVERTER SUB-SYSTEM NOT CALIBRATED

IF DATA ERRORS ARE BEING REPORTED ON ONE OR MORE MUX CHANNELS, AND THE ACTUAL (RECEIVE) AVERAGES APPEAR TO BE OFFSET ABOVE OR BELOW THE EXPECTED VALUES, THEN THE A/D CONVERTER MAY NOT BE PROPERLY CALIBRATED. THE CONVERTER HAS TO BE OFFSET BY MORE THAN 5 LSB'S SINCE THIS IS THE +/- ALLOWED DATA ERROR. IF IT IS INCORRECTLY CALIBRATED, MOST MUX CHANNELS (IF NOT ALL) SHOULD BE AFFECTED. SEE SECTION 4 FOR MORE INFORMATION.

10033 .MAIN

7) Z-AXIS LEVEL INCONSISTENCY

AS PREVIOUSLY MENTIONED, THE Z-AXIS DC BASE LEVEL VOLTAGE IS READ FROM MUX CHANNEL 3 AT THE BEGINNING OF THE PROGRAM. IT ASSUMES THAT THE VOLTAGE IT READS FROM THIS CHANNEL WILL BE PRESENT AT THE OTHER 3 MUX CHANNELS (6, 9, 12) THAT IT IS CONNECTED TO. IF, DURING "X" AND "Y" D/A CHANNEL TESTING, A VALUE IS READ FROM A MUX CHANNEL CONNECTED TO THE Z-AXIS OUTPUT AND IS MORE THAN +/- 100 MILLIVOLTS FROM THE INITIAL READING, THEN A Z-AXIS INCONSISTENCY ERROR IS REPORTED. ALL 4 CHANNELS AND THEIR RESPECTIVE RECEIVE VALUES ARE PRINTED (IN MILLIVOLTS) TO ASSIST THE OPERATOR IN DETERMINING THE PROBLEM. IF CHANNELS 6, 9 & 12 ARE THE SAME AND CHANNEL 3'S VALUE IS DIFFERENT, THEN CHANNEL 3 IS PROBABLY BAD. IF THEY ARE ALL THE SAME, BUT DIFFERENT THAN THE INITIAL VALUE READ, THEN THE Z-AXIS LEVEL MAY HAVE DRIFTED, OR THERE MAY BE EXCESSIVE NOISE PRESENT. IF ONLY ONE CHANNEL IS DIFFERENT, THAT MUX CHANNEL MUST BE SUSPECTED AS THE SOURCE OF ERROR. NOTE THAT THE ALLOWED DATA ERROR IS DOUBLE THAT OF THE D/A CHANNELS BECAUSE OF ADDED NOISE PRESENT AT THE Z-AXIS OUTPUT. NO SPECIFIC VALUE IS EXPECTED FROM Z-AXIS, BUT FOR BEST MUX CHANNEL INDEPENDENCE TESTING, IT SHOULD BE ADJUSTED TO 2 OR 3 VOLTS. IF ERRORS OF THIS TYPE OCCUR, FIRST INSURE THAT JUMPER W33 IS INSERTED FOR Z-AXIS DC COUPLING.

NOTE: THIS SIGNAL TENDS TO HAVE A SUBSTANTIAL AMOUNT OF NOISE (UP TO 200 MV TOTAL RIPPLE). THIS IS DUE TO THE FACT THAT THE OPERATIONAL AMPLIFIER IS BEING DRIVEN BY A TTL OUTPUT. THIS IS NOT HIGH ENOUGH TO AFFECT THE INTENSITY CONTROL (Z-AXIS) ON A SCOPE. A TYPICAL INPUT RANGE FOR THIS SIGNAL ON A STORAGE SCOPE IS +/- 10 VDC OR MORE.

10034 .MAIN

THEORY OF OPERATION:

THIS SECTION CONTAINS DETAILED DESCRIPTIONS OF VARIOUS ASPECTS OF THE LOOP AROUND TEST.

THE 1125A VOLTAGE TEST ADAPTER AND CABLES, WHEN USED IN LOOP AROUND MODE, CONNECT THE "X" & "Y" D/A CHANNELS AND Z-AXIS AMPLIFIER (VOLTAGE) OUTPUTS TO THE A/D CONVERTER VIA THE 16 SINGLE-ENDED MODE CHANNELS OF THE ANALOG MULTIPLEXER. WHEN THE TEST ADAPTER IS PROPERLY SET AND CONNECTED BETWEEN THE D/A AND A/D (VIA THE MUX CHANNELS) 16 INDIVIDUAL ANALOG LOOPS ARE FORMED. THE D/A CHANNELS AND Z-AXIS OUTPUT ARE CONNECTED TO THE MUX INPUTS AS FOLLOWS:

FOR THE 1125A VOLTAGE ADAPTER:
SOURCE CHANNEL CONNECTED TO MUX CHANNELS (S.E. MUX)
0 "X" D/A 0,7,10,13
1 "Y" D/A 1,4,11,14
2 "X" D/A 2,5,8,15
3 "Z-AXIS" 3,6,9,12

THE ABOVE TEST CONFIGURATION IS USED TO TEST ANALOG SYSTEM FUNCTIONS. IT ALSO TESTS THE ANALOG PATHS (LOOPS) FOR CONTINUITY AND CHANNEL (D/A, MUX) INDEPENDENCE.

AFTER THE PROGRAM IS LOADED, STARTED AND INITIALIZED, THE TEST RANGES FOR THE D/A AND A/D ARE DETERMINED. THE TEST RANGES ARE THE MAXIMUM AND MINIMUM DATA VALUES THAT CAN BE SENT TO THE "X" AND "Y" D/A CHANNELS THAT WILL NOT CAUSE AN A/D DATA OVERFLOW (VOLTAGES PRODUCED BY D/A CHANNELS THAT ARE OUT OF THE A/D'S VOLTAGE RANGE). THIS WILL NOT HAPPEN IF BOTH A/D AND D/A ARE OF THE SAME POLARITY AND RANGE (I.E. BOTH 0 - 10 VOLTS). HOWEVER, NO RESTRICTION IS PLACED ON THE A/D OR D/A POLARITY/RANGE TYPES. IF THEY ARE DIFFERENT, A LIMITATION WILL EXIST IN THE FULL RANGE ANALOG TESTING OF EITHER THE A/D OR D/A SUB-SYSTEMS. FOR EXAMPLE IF A UNIPOLAR, LOW RANGE D/A (0 - 5 V) IS TESTED IN A LOOP WITH A UNIPOLAR, HIGH RANGE A/D (0 - 10 V), THEN THE RANGE FROM 5 TO 10V ON THE A/D CAN NOT BE TESTED. LIKEWISE, IF ONE MODULE IS UNIPOLAR AND THE OTHER IS BIPOLAR (VOLTAGES), THE NEGATIVE VOLTAGE RANGE CANNOT BE TESTED. PROGRAM SUBROUTINE "LCALC" CALCULATES THE MAXIMUM AND THE MINIMUM OCTAL D/A SEND DATA TO BE USED IN THE LOOP AROUND TESTS. MAX/MIN VALUES ARE DETERMINED FROM THE D/A RANGE, POLARITY/CODING TYPE PLUS THE A/D RANGE, POLARITY INFORMATION. THE VALUES ARE CHOSEN SUCH THAT ANY VALUES USED WITHIN THE SEND RANGE (END POINTS INCLUSIVE) WILL NOT CAUSE AN A/D OVERFLOW.

D/A DATA WORDS ARE 12-BITS. THE FIRST STEP IS TO DETERMINE THE "TEST RANGE" AND THE "TEST POLARITY" FOR EACH SOURCE CHANNEL'S D/A (SEE ABOVE) AND THE A/D. THEY ARE AS FOLLOWS:

10033 .MAIN

7) Z-AXIS LEVEL INCONSISTENCY

AS PREVIOUSLY MENTIONED, THE Z-AXIS DC BASE LEVEL VOLTAGE IS READ FROM MUX CHANNEL 3 AT THE BEGINNING OF THE PROGRAM. IT ASSUMES THAT THE VOLTAGE IT READS FROM THIS CHANNEL WILL BE PRESENT AT THE OTHER 3 MUX CHANNELS (6, 9, 12) THAT IT IS CONNECTED TO. IF, DURING "X" AND "Y" D/A CHANNEL TESTING, A VALUE IS READ FROM A MUX CHANNEL CONNECTED TO THE Z-AXIS OUTPUT AND IS MORE THAN +/- 100 MILLIVOLTS FROM THE INITIAL READING, THEN A Z-AXIS INCONSISTENCY ERROR IS REPORTED. ALL 4 CHANNELS AND THEIR RESPECTIVE RECEIVE VALUES ARE PRINTED (IN MILLIVOLTS) TO ASSIST THE OPERATOR IN DETERMINING THE PROBLEM. IF CHANNELS 6, 9 & 12 ARE THE SAME AND CHANNEL 3'S VALUE IS DIFFERENT, THEN CHANNEL 3 IS PROBABLY BAD. IF THEY ARE ALL THE SAME, BUT DIFFERENT THAN THE INITIAL VALUE READ, THEN THE Z-AXIS LEVEL MAY HAVE DRIFTED, OR THERE MAY BE EXCESSIVE NOISE PRESENT. IF ONLY ONE CHANNEL IS DIFFERENT, THAT MUX CHANNEL MUST BE SUSPECTED AS THE SOURCE OF ERROR. NOTE THAT THE ALLOWED DATA ERROR IS DOUBLE THAT OF THE D/A CHANNELS BECAUSE OF ADDED NOISE PRESENT AT THE Z-AXIS OUTPUT. NO SPECIFIC VALUE IS EXPECTED FROM Z-AXIS, BUT FOR BEST MUX CHANNEL INDEPENDENCE TESTING, IT SHOULD BE ADJUSTED TO 2 OR 3 VOLTS. IF ERRORS OF THIS TYPE OCCUR, FIRST INSURE THAT JUMPER W33 IS INSERTED FOR Z-AXIS DC COUPLING.

NOTE: THIS SIGNAL TENDS TO HAVE A SUBSTANTIAL AMOUNT OF NOISE (UP TO 200 MV TOTAL RIPPLE). THIS IS DUE TO THE FACT THAT THE OPERATIONAL AMPLIFIER IS BEING DRIVEN BY A TTL OUTPUT. THIS IS NOT HIGH ENOUGH TO AFFECT THE INTENSITY CONTROL (Z-AXIS) ON A SCOPE. A TYPICAL INPUT RANGE FOR THIS SIGNAL ON A STORAGE SCOPE IS +/- 10 VDC OR MORE.

THEORY OF OPERATION:

THIS SECTION CONTAINS DETAILED DESCRIPTIONS OF VARIOUS ASPECTS OF THE LOOP AROUND TEST.

THE 1125A VOLTAGE TEST ADAPTER AND CABLES, WHEN USED IN LOOP AROUND MODE, CONNECT THE "X" & "Y" D/A CHANNELS AND Z-AXIS AMPLIFIER (VOLTAGE) OUTPUTS TO THE A/D CONVERTER VIA THE 16 SINGLE-ENDED MODE CHANNELS OF THE ANALOG MULTIPLEXER. WHEN THE TEST ADAPTER IS PROPERLY SET AND CONNECTED BETWEEN THE D/A AND A/D (VIA THE MUX CHANNELS) 16 INDIVIDUAL ANALOG LOOPS ARE FORMED. THE D/A CHANNELS AND Z-AXIS OUTPUT ARE CONNECTED TO THE MUX INPUTS AS FOLLOWS:

FOR THE 1125A VOLTAGE ADAPTER:
SOURCE CHANNEL CONNECTED TO MUX CHANNELS (S.E. MUX)
0 "X" D/A 0,7,10,13
1 "Y" D/A 1,4,11,14
2 "X" D/A 2,5,8,15
3 "Z-AXIS" 3,6,9,12

THE ABOVE TEST CONFIGURATION IS USED TO TEST ANALOG SYSTEM FUNCTIONS. IT ALSO TESTS THE ANALOG PATHS (LOOPS) FOR CONTINUITY AND CHANNEL (D/A, MUX) INDEPENDENCE.

AFTER THE PROGRAM IS LOADED, STARTED AND INITIALIZED, THE TEST RANGES FOR THE D/A AND A/D ARE DETERMINED. THE TEST RANGES ARE THE MAXIMUM AND MINIMUM DATA VALUES THAT CAN BE SENT TO THE "X" AND "Y" D/A CHANNELS THAT WILL NOT CAUSE AN A/D DATA OVERFLOW (VOLTAGES PRODUCED BY D/A CHANNELS THAT ARE OUT OF THE A/D'S VOLTAGE RANGE). THIS WILL NOT HAPPEN IF BOTH A/D AND D/A ARE OF THE SAME POLARITY AND RANGE (I.E. BOTH 0 - 10 VOLTS). HOWEVER, NO RESTRICTION IS PLACED ON THE A/D OR D/A POLARITY/RANGE TYPES. IF THEY ARE DIFFERENT, A LIMITATION WILL EXIST IN THE FULL RANGE ANALOG TESTING OF EITHER THE A/D OR D/A SUB-SYSTEMS. FOR EXAMPLE IF A UNIPOLAR, LOW RANGE D/A (0 - 5 V) IS TESTED IN A LOOP WITH A UNIPOLAR, HIGH RANGE A/D (0 - 10 V), THEN THE RANGE FROM 5 TO 10V ON THE A/D CAN NOT BE TESTED. LIKEWISE, IF ONE MODULE IS UNIPOLAR AND THE OTHER IS BIPOLAR (VOLTAGES), THE NEGATIVE VOLTAGE RANGE CANNOT BE TESTED. PROGRAM SUBROUTINE "LCALC" CALCULATES THE MAXIMUM AND THE MINIMUM OCTAL D/A SEND DATA TO BE USED IN THE LOOP AROUND TESTS. MAX/MIN VALUES ARE DETERMINED FROM THE D/A RANGE, POLARITY/CODING TYPE PLUS THE A/D RANGE, POLARITY INFORMATION. THE VALUES ARE CHOSEN SUCH THAT ANY VALUES USED WITHIN THE SEND RANGE (END POINTS INCLUSIVE) WILL NOT CAUSE AN A/D OVERFLOW.

D/A DATA WORDS ARE 12-BITS. THE FIRST STEP IS TO DETERMINE THE "TEST RANGE" AND THE "TEST POLARITY" FOR EACH SOURCE CHANNEL'S D/A (SEE ABOVE) AND THE A/D. THEY ARE AS FOLLOWS:

10035 .MAIN

```

01 D/A RANGE TEST A/D RANGE TEST
02 POLARITY RANGE POLARITY POLARITY POLARITY
03 UNIPOLAR UNIPOLAR UNIPOLAR UNIPOLAR
04 LOW LOW UNIPOLAR UNIPOLAR
05 LOW HIGH UNIPOLAR UNIPOLAR
06 HIGH LOW UNIPOLAR UNIPOLAR
07 HIGH HIGH UNIPOLAR UNIPOLAR
08 IT IS APPARENT THAT LOW RANGE, AND UNIPOLAR MODE ARE THE
09 LIMITING FACTORS.
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

```

10036 .MAIN

```

01 THE ABOVE MAXIMUM/MINIMUM DATA VALUES ARE ADJUSTED
02 ACCORDING TO THE D/A CODING TYPE AS FOLLOWS:
03
04 D/A CODING TYPE D/A SEND DATA
05 POLARITY MSB (BIT 0)
06 UNIPOLAR NO CHANGE
07 UNIPOLAR 2'S COMPLEMENT MSB
08 BIPOLAR OFFSET BINARY COMPLEMENT MSB
09 BIPOLAR OFFSET BINARY COMPLEMENT MSB
10 BIPOLAR 2'S COMPLEMENT NO CHANGE
11
12 METHOD OF TESTING:
13
14 THIS PROGRAM IS DESIGNED TO TEST SEVERAL AREAS
15 OF OPERATION ON THE A/D (MUX) AND D/A INTERFACES. IT
16 IS PRIMARILY AN ANALOG SECTIONS TEST. HOWEVER, MOST
17 LOGIC FUNCTIONS ON THESE MODULES ARE CHECKED IN THE
18 COURSE OF PROGRAM OPERATION. THE PURPOSE OF THIS
19 PROGRAM IS TO EVALUATE, ON A FAIRLY DETAILED BASIS,
20 THE OVERALL FUNCTIONING OF THE MODULES THAT MAKE UP
21 THE SINGLE LOOP ANALOG SYSTEM.
22
23 THE ANALOG SECTIONS ARE TESTED THROUGH A SERIES OF
24 DATA TESTS. THESE TESTS ARE DESIGNED TO DETECT OPEN,
25 SHORTED OR INTERMITTENT ANALOG PATHS AS WELL AS ANALOG
26 CONVERTER LINEARITY. ALL DATA D/A SEND, A/D SCAN,
27 CALCULATIONS AND DATA CHECKS ARE PERFORMED IN THE
28 INDIVIDUAL SUB-TESTS. FEATURES ARE BUILT IN TO ALLOW
29 LOOPING ON ERROR IF ANY DATA ERRORS OCCUR. THE
30 TESTS ARE RUN UNDER MOST OF THE A/D AND D/A OPERATING
31 MODES AND CONDITIONS TO INSURE THAT THEY DO NOT AFFECT
32 DATA CONVERSION INTEGRITY. DATA TESTS ARE AS FOLLOWS:
33
34 ZERO DATA "X" AND "Y" D/A CHANNELS SET
35 TEST TO 0 VOLTS (DC) TO TEST OPEN
36 MULTIPLEXER CHANNELS.
37
38 MAXIMUM DATA "X" AND "Y" D/A CHANNELS SET
39 TEST TO THEIR RESPECTIVE MAXIMUM
40 (POSITIVE VOLTAGE) DATA VALUES
41 TO TEST GROUNDED MUX CHANNELS.
42
43 MINIMUM DATA "X" AND "Y" D/A CHANNELS SET
44 TEST TO THEIR RESPECTIVE MINIMUM
45 DATA VALUES. (0 VDC IF UNIPOLAR,
46 NEGATIVE VOLTAGES IF BIPOLAR).
47
48 MAXIMUM/MINIMUM "X" SET TO MAXIMUM DATA VALUE
49 DATA TEST # 1 AND "Y" SET TO MINIMUM DATA
50 VALUE TO TEST MULTIPLEXER &
51 D/A CHANNEL INDEPENDENCE.

```

```

01 THE TEST VOLTAGE RANGES ARE CONVERTED TO MAXIMUM/MINIMUM
02 D/A SEND OCTAL DATA VALUES AS FOLLOWS:
03
04 THE POSSIBLE MINIMUM D/A SEND DATA VALUES ARE:
05 UNIPOLAR TEST: MINIMUM = 000 000 000 000 (0000000)
06 BIPOLAR TEST: MINIMUM = 100 000 000 000 (1000000)
07 D/A RANGE > TEST RANGE
08 MINIMUM = 110 000 000 000 (1400000)
09
10 THE POSSIBLE MAXIMUM D/A SEND DATA VALUES ARE:
11 D/A TEST D/A TEST MAXIMUM
12 PLR PLR RNG RNG VALUE = BINARY OCTAL
13 UNIPOLAR UNIPOLAR LOW LOW 111 111 111 (177760)
14 UNIPOLAR UNIPOLAR HIGH HIGH 111 111 111 (177760)
15 UNIPOLAR UNIPOLAR HIGH LOW 100 000 000 000 (1000000)
16 BIPOLAR BIPOLAR LOW LOW 011 111 111 (077760)
17 BIPOLAR BIPOLAR HIGH HIGH 011 111 111 (077760)
18 BIPOLAR BIPOLAR HIGH LOW 010 000 000 000 (0400000)
19 BIPOLAR UNIPOLAR LOW LOW 011 111 111 (077760)
20 BIPOLAR UNIPOLAR HIGH HIGH 011 111 111 (077760)
21 BIPOLAR UNIPOLAR HIGH LOW 010 000 000 000 (0400000)
22
23 (ALL OCTAL VALUES ARE 12-8BIT LEFT JUSTIFIED)
24
25 FOR MINIMUM VALUES:
26 000000 = TRUE ZERO
27 100000 = BIPOLAR (-) FULL SCALE
28 140000 = BIPOLAR (-) HALF SCALE
29
30 FOR MAXIMUM VALUES:
31 177760 = UNIPOLAR FULL SCALE
32 077760 = BIPOLAR (+) FULL SCALE
33 100000 = UNIPOLAR HALF SCALE
34 040000 = BIPOLAR (+) HALF SCALE

```

```

10037 .MAIN
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?

MAXIMUM/MINIMUM "X" SET TO MINIMUM DATA VALUE
DATA TEST # 2 AND "Y" SET TO MAXIMUM DATA
VALUE TO TEST MULTIPLIER &
D/A CHANNEL INDEPENDENCE.

SHIFT A "1" A "1" IS SHIFTED FROM THE LSB
DATA TEST # 1 TO THE MSB (OR UNTIL DATA
BECOMES > MAXIMUM DATA VALUE)
OF THE "X" D/A CHANNEL SEND
WORD. TESTS VARIOUS LOOP
VOLTAGES AND DATA BITS.
("Y" D/A = 0 VDC).

SHIFT A "1" A "1" IS SHIFTED FROM THE LSB
DATA TEST # 2 TO THE MSB (OR UNTIL DATA
BECOMES > MAXIMUM DATA VALUE)
OF THE "Y" D/A CHANNEL SEND
WORD. TESTS VARIOUS LOOP
VOLTAGES AND DATA BITS.
("X" D/A = 0 VDC).

LINEARITY TEST
# 1 TEST "X" D/A CHANNEL AND ITS
CORRESPONDING ANALOG LOOPS
(VIA THE A/D AND MULTIPLIER
CHANNELS) FOR LINEARITY BY
COUNTING FROM THE MINIMUM
DATA VALUE TO THE MAXIMUM
DATA VALUE IN 16. LEAST
SIGNIFICANT BIT (LSB)
INCREMENTS. ("Y" D/A = 0 VDC).

LINEARITY TEST
# 2 TEST "Y" D/A CHANNEL AND ITS
CORRESPONDING ANALOG LOOPS
(VIA THE A/D AND MULTIPLIER
CHANNELS) FOR LINEARITY BY
COUNTING FROM THE MINIMUM
DATA VALUE TO THE MAXIMUM
DATA VALUE IN 16. LEAST
SIGNIFICANT BIT (LSB)
INCREMENTS. ("X" D/A = 0 VDC).

REGARDLESS OF THE DATA USED, ALL SUB-TESTS HAVE THE
SAME STRUCTURE. ONCE THE DATA HAS BEEN DETERMINED (AS
WELL AS THE A/D AND D/A OPERATING CONDITIONS), THE
FOLLOWING SEQUENCE OF EVENTS (SUBROUTINES)) WILL BE
USED TO IMPLEMENT THE TEST:

SUBROUTINE NAME FUNCTION/PURPOSE
-----
SEND SEND SPECIFIED # OF DATA WORDS
FROM DATA BLOCK TO D/A IN THE
SELECTED MODES/TRIGGERING.

SCAN PERFORM SPECIFIED # OF A/D
CONVERSIONS IN SELECTED MODE/
TRIGGER & STORE IN DATA BLOCK.

```

10038 .MAIN

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?

AVERAGE CALCULATE THE RECEIVE (ACTUAL)
AVERAGE VALUES PRESENT AT THE
MUX CHANNELS UNDER TEST FROM
THE DATA JUST TAKEN.

CONVERT CONVERT "X" AND "Y" D/A SEND
DATA TO A/D EXPECTED RECEIVE
CENTER/MAXIMUM/MINIMUM DATA.

CHECK CHECK THE RECEIVE (ACTUAL) MUX
CHANNEL AVERAGE VALUES AGAINST
THE MAXIMUM AND MINIMUM DATA
VALUES EXPECTED FROM THEM.
REPORT A DATA ERROR (IF SW 05=0)
FOR ANY AND ALL CHANNELS WHOSE
RECEIVE VALUES ARE OUT OF THE
EXPECTED RANGE.

JMP (ERROR) DATA ERROR(S) OCCURED AND/OR
LOOP ON ERROR (SW 1=0). NO
CHANGE IN PREVIOUS TEST PARA-
METERS. REPEAT LAST ANALOG TEST.

(ERROR) IS AN ADDRESS THAT THE PROGRAM JUMPS TO IF
DATA ERRORS OCCURED DURING THE SUBJECT AND LOOP ON ERROR
IS INDICATED (ADDRESS DEPENDS ON THE TEST). THE EFFECT
IS TO CYCLE ON A FAILING TEST AND "FREEZE" THE TEST
(ERROR) DATA PATTERNS WITHIN A SUB-TEST (I.E. FOR
SHIFT A "1" AND LINEARITY TESTS). THE OCTAL ADDRESS
THAT IS REPORTED IN A DATA ERROR IS THE ADDRESS OF
THE CALL TO SUB-ROUTINE "CHECK" IN THE FAILING DATA
TEST. THIS IS THE SUB-ROUTINE THAT COMPARES THE
RECEIVED DATA TO THE EXPECTED DATA VALUES THAT WERE
PREVIOUSLY CALCULATED IN SUB-ROUTINE "CONVERT". IT
IS INCLUDED SO THAT THE OPERATOR CAN DETERMINE THE
DATA TYPE THAT CAUSED THE FAILURE.

THE ALLOWED DATA VALUE TOLERANCE BEFORE A DATA ERROR
IS REPORTED IS +/- 5 LSB'S FROM THE EXPECTED CENTER
RECEIVE VALUE FOR LOOPS CONNECTED TO EITHER THE "X"
OR "Y" D/A CONVERTERS. IT IS +/- 100 MV FOR CHAN-
NELS CONNECTED TO THE Z-AXIS DC BASE LEVEL VOLTAGE.
THEREFORE, THE ACTUAL RANGE IS AS FOLLOWS:
MAXIMUM EXPECTED = EXPECTED CENTER + 5 (OR 10) LSB'S
MINIMUM EXPECTED = EXPECTED CENTER - 5 (OR 10) LSB'S.

THE MAXIMUM EXPECTED IS ALWAYS <= (+) FULL SCALE.
THE MINIMUM EXPECTED IS ALWAYS >= 0 FOR UNIPOLAR
A/D'S AND ALWAYS >= (-) FULL SCALE FOR BIPOLAR
A/D'S. MAXIMUM VALUES ARE ALWAYS MORE POSITIVE
THAN MINIMUM VALUES.

THEREFORE IN ORDER FOR A RECEIVED DATA VALUE
TO BE CORRECT THE FOLLOWING MUST BE TRUE:

MIN EXPECTED <= RECEIVE DATA <= MAX EXPECTED

```

```

10039 .MAIN
01
02 MISCELLANEOUS:
03 EXTERNAL INTERRUPT REQUEST IS NOT TESTED ON EITHER
04 BOARD, BECAUSE OF THE TESTING CONFIGURATION USING THE
05 1125A ANALOG TEST ADAPTER, NO MUX CHANNEL INDEPENDENCE
06 CAN BE DETECTED BETWEEN CHANNELS 7 AND 8.
07
08 THIS PROGRAM SHOULD BE RUN FOR 15 - 30 MINUTES OR MORE.
09 A "PASS" CONDITION EXISTS IF NO A/D OR D/A FUNCTIONAL
10 ERRORS ARE REPORTED, AND IF NO MUX CHANNELS ARE REPORT-
11 ING DATA ERRORS. A LONG TERM TEST (1 HOUR +) WILL CHECK
12 THE CONVERTER SUB-SYSTEMS FOR STABILITY.

10040 .MAIN
01
02 OPERATING MODES/SWITCH COMMANDS:
03 =====
04 LOCATION "SWREG" IS USED TO SELECT THE PROGRAM OPTIONS
05 (AND SPECIAL OPTIONS). WHILE RUNNING UNDER DTOS,
06 THIS LOCATION WILL BE LOADED BY THE MONITOR.
07 HOWEVER UNDER STAND ALONE AND PROGRAM LOAD MODES THIS
08 LOCATION WILL BE SET ACCORDING TO THE ANSWERS SUPPLIED
09 BY THE OPERATOR. IN ANY CASE THE OPTIONS CAN BE CHANGED
10 OR VERIFIED BY USING ONE OF THE COMMANDS GIVEN IN SEC.
11 8.2
12 SWITCH OPTIONS - STANDARD (DTOS) SWITCHES:
13 DIFFERENT BITS AND THEIR INTERPRETATION AT LOCATION
14 "SWREG" IS AS FOLLOWS:
15
16 BIT OCTAL BINARY INTERPRETATION
17 VALUE VALUE
18
19 1 40000 0 LOOP ON ERROR
20 1 40000 1 DO NOT LOOP ON ERROR
21
22 2 20000 0 PRINT TO CONSOLE
23 2 20000 1 DO NOT PRINT OUT TO CONSOLE
24
25 5 02000 0 DO NOT PRINT ON THE LINE PRINTER
26 5 02000 1 PRINT ON THE LINE PRINTER
27
28 6 01000 0 DO NOT HALT ON ERROR
29 6 01000 1 HALT ON ERROR
30
31 7 00400 0 DO NOT PRINT ERROR SUMMARY
32 7 00400 1 PRINT ERROR SUMMARY
33
34 18.1.1 SWITCH OPTIONS - SPECIAL EXERCISER FUNCTIONS
35
36 BIT OCTAL BINARY INTERPRETATION
37 VALUE VALUE
38
39 C 00010 0 PRINT ALL ERROR DATA IN OCTAL
40 C 00010 1 PRINT ALL ERROR DATA IN SIGNED
41 C 00010 2 PRINT ALL ERROR DATA IN SIGNED
42 C 00010 3 PRINT ALL ERROR DATA IN SIGNED
43 C 00010 4 REPORT DATA ERRORS
44 C 00010 5 DO NOT REPORT DATA ERRORS

```

```

10041 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
;8.2
; SWITCH COMMANDS
; ONCE THE PROGRAM STARTS EXECUTING THE STATE OF ANY OF
; THE BITS CAN BE CHANGED BY HITTING KEYS 1-9, A-F. THE
; PROGRAM WILL CONTINUE RUNNING AFTER UPDATING THE OPTIONS.
; EACH KEY WILL COMPLEMENT THE STATE OF THE BIT AFFILIAT-
; ED WITH IT, THUS BIT 4 CAN BE ALTERED BY HITTING KEY 4.
; SETTING OF ANY BIT OF LOCATION "SWREG" WILL SET BIT 0.
; (DEFAULT MODE IS DEFINED AS ALL BITS OF SWREG SET TO 0)
; THE PROGRAM CAN BE LOCKED INTO SWITCH MODIFICATION MODE
; BY TYPING A 0, IN WHICH CASE MORE THAN ONE BIT CAN BE
; CHANGED BEFORE CONTROL IS ALLOWED TO RETURN TO THE
; MAIN PROGRAM.
;
;8.2.1
; OTHER COMMANDS
; "CR" A "RETURN" CAN BE TYPED TO CONTINUE THE PROGRAM
; AFTER ITS LOCKED IN A SWITCH MODIFICATION MODE
;
; "D THIS COMMAND GIVEN AT ANY TIME WILL RESET "SWREG"
; TO DEFAULT MODE AND RESTART THE PROGRAM.
;
; "R THIS COMMAND GIVEN AT ANY TIME WILL RESTART THE
; PROGRAM. SWITCHES ARE LEFT WITH THE VALUES THEY
; HAD BEFORE THE COMMAND WAS ISSUED.
;
; "O THIS COMMAND GIVEN AT ANY TIME WILL CAUSE THE
; PROGRAM TO GO TO THE OCTAL DEBUG TOOL (ODT).
;
; M THIS COMMAND GIVEN AT ANY TIME WILL PRINT THE
; CURRENT VALUE OF THE SWITCHES (OPERATING MODES).
;
; SEE ALSO SECTION 9.
;
10042 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
;9.
; OPERATING PROCEDURE/OPERATOR INPUTS:
;-----
; NOTE: THE POWER SHOULD ALWAYS BE OFF DURING INSERTION
; AND REMOVAL OF THE A/D - D/A INTERFACES (OR ANY BOARD)
; INTO MICRO NOVA CHASSIS.
;
;9.1
; TO RUN THIS EXERCISER:
;
; 1. INSERT A/D INTERFACE INTO AN I/O SLOT
; AND THE D/A INTERFACE (IF LOOP AROUND TEST)
; WITH THE INTERRUPT PRIORITY (/INTP?) AND
; DATA CHANNEL PRIORITY (/DCHP?) I/O LINES
; PROPERLY JUMPED. ALSO INSERT THE I/O
; EXERCISER (TESTS B & D). SEE SECTION 4 FOR
; PRIORITY INFORMATION.
;
; 2. MAKE ALL NECESSARY CONNECTIONS TO THE 1125A
; TEST ADAPTER. SEE INDIVIDUAL TEST DESCRIPTIONS
; IN SECTION 7.2 FOR PROPER SET-UP INSTRUCTIONS.
; WHEN FINISHED, TURN CPU POWER ON.
;
; 3. LOAD THE EXERCISER VIA PAPER TAPE OR
; DDOS DISKETTE. FOR DDOS: "LOAD MNACSE" OR
; "CLOAD MNACSE" (TO LOAD DCH EXERCISER ALSO).
;
; 4. STARTING ADDRESS IS 200 (OR 500) OCTAL
;
; 5. AFTER THE PROGRAM HAS BEEN STARTED, THE
; MEMORY WILL BE SIZED AND THE MESSAGE
;
; "TOP OF MEMORY = XXXXXX"
;
; WILL BE PRINTED WHERE XXXXX IS THE
; HIGHEST LOGICAL MEMORY ADDRESS IN
; OCTAL.
;
; 6. THE TEST TITLE IS PRINTED, FOLLOWED BY:
;
; "TYPE "?" FOR LIST OF VALID RESPONSES TO ANY
; QUESTION. "CR" SKIPS."
;
; 7. "A/D CONVERTER INITIALIZATION FOLLOWS:" IS
; PRINTED, AND THE INITIALIZATION SEQUENCE FOR
; THE A/D CONVERTER STARTS.
;
; "DEVICE CODE = "
;
; ENTER THE 6-BIT DEVICE CODE OF THE
; A/D INTERFACE IN OCTAL.
; (MUST BE < 77 OCTAL).
;
; "RANGE? "
;
; THIS IS THE VOLTAGE RANGE OF THE A/D. ENTER:
; - L FOR 5 VOLT RANGE (0-5 OR +/- 5)
; - H FOR 10 VOLT RANGE (0-10 OR +/- 10)
;
; "POLARITY? "
;
; THIS IS THE POLARITY OF THE A/D. ENTER:
; - U FOR UNIPOLAR (0-5 OR 0-10)
; - B FOR BIPOLAR (+/- 5 OR +/- 10)

```

```

10043 .MAIN
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?
59 ?
60 ?

"TEST?"
THIS IS THE DESIRED TEST TO BE RUN. ENTER:
- A FOR MULTIPLEXER ANALOG INPUT TEST
- B FOR MUX INPUT TEST WITH DCH EXERCISER
- C FOR D/A TO A/D LOOP AROUND TEST
- D FOR LOOP AROUND TEST WITH DCH EXERCISER
THE INDIVIDUAL PROGRAM TITLE IS PRINTED AFTER THE TEST IS SELECTED AND THE INITIALIZATION SEQUENCE CONTINUES AS FOLLOWS:
FOR MULTIPLEXER ANALOG INPUT TEST (TESTS A & B):
"LADDER SOURCE VOLTAGE?"
THIS IS THE VALUE OF THE EXTERNAL POWER (DC VOLTAGE) SUPPLY THAT IS CONNECTED TO THE 1125A TEST ADAPTER (SEE SECTION 7.2.1 FOR MORE INFORMATION). THE RESPONSE SHOULD BE:
- A SIGNED, DECIMAL MILLIVOLT EQUIVALENT VALUE OF THE POWER SUPPLY VOLTAGE. THE MAXIMUM RANGE IS +/- 10 VDC. ALSO, THE VOLTAGE APPLIED MUST BE WITHIN THE OPERATING RANGE OF THE A/D (I.E. -5 VDC CANNOT BE USED ON A 0 - 5 VOLT A/D CONVERTER).
- IF ASCII "A" IS THE RESPONSE, THE PROGRAM WILL DETERMINE IT FOR YOU.
FOR D/A TO A/D LOOP AROUND TEST (TESTS C & D):
"D/A CONVERTER INITIALIZATION FOLLOWS." IS PRINTED AND THE D/A CONVERTER INITIALIZATION SEQUENCE STARTS.
"DEVICE CODE = "
ENTER THE OCTAL D/A DEVICE CODE. IT MUST BE < 77 AND NOT EQUAL TO THE A/D'S DEVICE CODE.
"RANGE?"
THIS IS THE VOLTAGE RANGE OF D/A CONVERTER CHANNELS "X" AND "Y" (TOGETHER). ENTER:
- L FOR 5 VOLT RANGE (0-5 OR +/- 5)
- H FOR 10 VOLT RANGE (0-10 OR +/-10)
- S TO SELECT "X" AND "Y" RANGES SEPARATELY, IN WHICH CASE "RANGE X" AND "RANGE Y" WILL BE ASKED. THE VALID RESPONSES TO THESE ARE "L" OR "H" ONLY. ANY MISTAKE WILL RETURN YOU TO THE PARENT QUESTION.
"POLARITY?"
THIS IS THE POLARITY OF D/A CONVERTER CHANNELS "X" AND "Y" (TOGETHER). ENTER:
- U FOR UNIPOLAR (0-5 OR 0-10)
- B FOR BIPOLAR (-5 OR +/-10)
- S TO SELECT "X" AND "Y" POLARITIES SEPARATELY, IN WHICH CASE "POLARITY X" AND "POLARITY Y" WILL BE ASKED. THE VALID RESPONSES TO THESE ARE "U" OR "B" ONLY. ANY MISTAKE WILL RETURN YOU TO THE PARENT QUESTION.

00044 .MAIN
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?

"CODING?"
THIS IS THE DATA CODING TYPE OF D/A CONVERTER CHANNELS "X" AND "Y" (TOGETHER). ENTER:
- 0 FOR OFFSET BINARY CODING (JUMPERS 0B1, 0B2 IN)
- 1 FOR 2'S COMPLEMENT CODING (JUMPERS 1C1, 1C2 IN)
- S TO SELECT "X" AND "Y" CODING TYPES SEPARATELY, IN WHICH CASE "CODING X" AND "CODING Y" WILL BE ASKED. THE VALID RESPONSES TO THESE ARE "0" OR "1" ONLY. ANY MISTAKE WILL RETURN YOU TO THE PARENT QUESTION. (SEE SECTIONS 11.5 AND 11.6 FOR CODING INFORMATION).
"TYPE ? FOR HELP" IS PRINTED FOLLOWING THE ABOVE INITIALIZATION SEQUENCES AND THE SELECTED TEST IS THEN STARTED. REFER TO THE INDIVIDUAL TEST DESCRIPTIONS IN SECTION 7.2 FOR TEST OPERATION INFORMATION.
AN INVALID RESPONSE TO ANY QUESTION WILL CAUSE A LIST OF VALID RESPONSES FOR THE QUESTION TO BE TYPED AND THE QUESTION IS ASKED AGAIN. IF THE RESPONSE IS A "CARRIAGE RETURN" (CR) ONLY, THE QUESTION IS SKIPPED, AND THE PARAMETER THAT WAS PREVIOUSLY ENTERED WILL REMAIN. NOTE THAT UNINITIAL PROGRAM LOADING, THE DEFAULT PARAMETERS WILL BE USED. THEY ARE:
- A/D OR D/A RANGE = L (5V)
- A/D OR D/A POLARITY = U (UNIPOLAR)
- TEST = A (MUX ANALOG INPUT TEST)
- LADDER SOURCE VOLTAGE = 0 VDC (ANALOG INPUT TEST ONLY)
- CODING = OFFSET BINARY (FOR D/A & LOOP TEST ONLY)
ALSO NOTE THAT IF TESTS "B" OR "D" (TESTS THAT RUN WITH DCH EXERCISER) IS SELECTED, THE "KITTEN" DATA CHANNEL EXERCISER MUST BE LOADED WITH THIS PROGRAM (I.E. A "CLOAD" IF RUNNING UNDER DTOS DISKETTE).
OPERATOR INPUTS DURING PROGRAM OPERATION:
THESE ARE SEVERAL OPERATOR INPUTS THAT CAN BE ENTERED DURING THE OPERATION OF EITHER OF THE TESTS INCLUDED IN THIS EXERCISER. THEY ARE USED TO PERFORM DIFFERENT FUNCTIONS AND FALL INTO ONE OF THE FOLLOWING CLASSES:
- INPUTS THAT CHANGE OR DISPLAY THE "SMREG" SWITCHES
- INPUTS THAT ALTER PROGRAM OR TEST FLOW
- INPUTS THAT CONTROL PROGRAM OUTPUT
- INPUTS THAT DISPLAY INFORMATION TO THE OPERATOR
WHEN RUNNING A TEST, THE FOLLOWING COMMANDS CAN BE ENTERED TO PERFORM THEIR CORRESPONDING ACTIONS:

```

10045 .MAIN

```

01 ENTER:
02
03
04 0 - 9, A = F SET/CLEAR SELECTED "SMREG" SWITCH
05 (SEE SECTION 8)
06 M DISPLAY "SMREG" SWITCHES
07 ENTER OCTAL DEBUG TOOL (ODT)
08 (SEE SECTION 11)
09 CNTRL = R RESTART PROGRAM (NO SMREG CHANGE)
10 CNTRL = D RESTART PROGRAM (DEFAULT SMREG)
11 (SEE SECTION 8)
12 CNTRL = T SELECT A NEW TEST
13 (SEE SECTION 9.1)
14 CNTRL = S PRINT SUMMARY OF TEST PARAMETERS
15 (SEE SECTION 10)
16 CNTRL = C PRINT THE TEST CONFIGURATION
17 (SEE SECTION 10)
18 CNTRL = W PRINT SWITCH FUNCTION SUMMARY
19 (SEE SECTIONS 8 & 10)
20 SPACE PRINT TRANSFER/ERROR TABLE
21 (SEE SECTION 10)
22 ? PRINT A LIST OF POSSIBLE COMMANDS
23 (PRINT THIS TABLE)
24
25 ALL INPUTS ARE ECHOED. ANY INVALID INPUT CAUSES THE
MESSAGE "TYPE ? FOR HELP" TO BE PRINTED.

```

10046 .MAIN

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

```

PROGRAM OUTPUT/ERROR DESCRIPTION:

ALL PROGRAM OUTPUTS, BOTH MESSAGES AND ERROR REPORTS, ARE CONTROLLED BY THE VALUE OF "SMREG" (SEE SECTION 8) SWITCHES 2 AND 5 AS FOLLOWS:

SWITCH	PRINTOUT TO
2	TTY/CRT
5	LPT
0	YES
1	NO

FUNCTIONAL ERROR DESCRIPTIONS:

FUNCTIONAL OR LOGIC ERRORS THAT DETECTED AND REPORTED FOR THE A/D AND D/A INTERFACES ARE AS FOLLOWS: (SEE BELOW FOR MORE DETAILED ERROR DESCRIPTIONS)

- A/D CONVERSION TIME OUT
- D/A CONVERSION TIME OUT
- OCCURS IF AN END OF CONVERSION (OR CYCLE) INTERRUPT IS NOT REQUESTED AT THE END OF THE CONVERSION CYCLE.
- A/D DCH CONVERSION ERROR
- D/A DCH CONVERSION ERROR
- OCCURS IF THE DCH FINAL ADDRESS DOES NOT AGREE WITH THE EXPECTED FINAL ADDRESS (CALCULATED FROM THE DCH STARTING ADDRESS AND WORD COUNT LOADED).
- A/D DCH DATA ERROR
- OCCURS IF A WORD(S) IN THE CONTIGUOUS DATA BLOCK WAS SKIPPED (NOT WRITTEN INTO) DURING A DCH OPERATION.
- A/D STATUS ERROR
- D/A STATUS ERROR
- OCCURS IF THE STATUS REGISTER CONTENTS DO NOT AGREE WITH THE EXPECTED STATUS (CHECKED AT THE START, DURING AND END OF EACH CONVERSION CYCLE).
- ERRORS 2) AND 3) ABOVE ARE REPORTED IN DCH MODE ONLY. D/A ERRORS ONLY REPORTED DURING LOOP AROUND TEST.

FUNCTIONAL ERROR FORMATS:

- "(A/D OR D/A) CONVERSION TIME OUT
DIA = (STATUS REG) (MODE/TRIGGER SELECT)
CONVERSIONS: EXPECTED = (X) RECEIVED = (Y)"
- "(A/D OR D/A) DCH CONVERSION ERROR
DIB = (DCH ADDRESS REGISTER)
CONVERSIONS: EXPECTED = (X) RECEIVED = (Y)"
- "A/D DCH DATA ERROR AT (ADDR)"
- "(A/D OR D/A) STATUS ERROR"
GOOD/BAD
GGGGGG 888888"


```

10047 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

10048 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

1)
A CONVERSION TIME OUT IS REPORTED IN THE EVENT THAT AN INTERRUPT IS NOT REQUESTED WITHIN A SPECIFIED AMOUNT OF TIME AFTER THE STARTING OF A CONVERSION OR DCH CONVERSION CYCLE. THIS INTERRUPT RESULTS FROM "END OF CONVERSION" (EOC) (FOR THE A/D) OR "CLK DONE"/"DDONE" (FOR D/A) IN PIO MODE OR "WORD COUNT=0" (AS A RESULT OF THE LAST CONVERSION OF A DCH CYCLE) IN DCH MODE. THE MODE (PIO OR DCH) AND THE TRIGGER SELECT (STRT, IOPLS, INT/EXT CLK, DCHI, DIA RDY) ARE PRINTED, AS WELL AS THE STATUS WORD (DIA). SEE SECTION 11.4 FOR STATUS WORD INFORMATION. THE # OF CONVERSIONS EXPECTED AND RECEIVED ARE ALSO REPORTED AS FOLLOWS:

PIO MODE: (1) EXPECTED, (0) RECEIVED
DCH MODE: (2 IF D/A, 64 OR 128 IF A/D) EXPECTED, (Y) RECEIVED. (Y) IS CALCULATED BY READING THE DCH ADDRESS REGISTER AND SUBTRACTING THE DCH STARTING ADDRESS TO DETERMINE THE ACTUAL # OF CONVERSIONS PERFORMED.

THE AMOUNT OF TIME THAT THE PROGRAM WAITS FOR THE "EOC" INTERRUPT DEPENDS ON THE MODE AND TRIGGERING OF THE A/D (D/A). THEY ARE AS FOLLOWS:

MODE TRIGGERING - A/D OR D/A ""
----- INTERRUPT WAIT
PIO STRT, INT OR 600 US
EXT CLK
DCH DCHI OR DCHO 180 MS (DIA RDY),
INT/EXT CLK
DCH IOPLS 60 US

IN PIO MODE, THERE IS ONE INTERRUPT PER SINGLE CONVERSION. FOR DCH (DCHI FOR A/D DIA RDY FOR D/A, INTERNAL OR EXTERNAL CLOCK) THE WAIT TIME IS FOR THE ENTIRE DCH CYCLE (ALWAYS <= 400 OCTAL CONVERSIONS). FOR DCH (IOPLS) THE ENTIRE WAIT TIME IS THE TOTAL # OF CONVERSIONS TIMES 60 US.

THE 1125A ANALOG TEST ADAPTER CABLES (SEE SECTION 0) CONNECT THE INTERNAL CLOCK OUTPUT TO THE EXTERNAL CLOCK INPUT FOR BOTH THE A/D AND D/A INTERFACES. THIS ALLOWS TESTING OF THE CLOCK CIRCUITRY AND CONVERSIONS TO BE PERFORMED IN ALL MODES. NOTE THAT FOR THE D/A (LOOP AROUND TEST), INTERNAL AND EXTERNAL CLOCK MODES ARE TESTED IN DATA CHANNEL (DCH) MODE ONLY.

IF A TIME OUT OCCURS, FIRST CHECK IF THE TEST CONFIGURATION IS AS SPECIFIED.

```

```

A CONVERTER DATA CHANNEL (DCH) ADDRESS CHECK IS PERFORMED ON ALL ROUTINES WHEN OPERATING IN DCH MODE TO INSURE THAT THE # OF CONVERSIONS ACTUALLY RECEIVED IS EQUAL TO THE # THAT ARE EXPECTED AT THE END OF THE CONVERSION CYCLE. THE DCH ADDRESS REGISTER IS READ AND CHECKED TO INSURE THAT THE FINAL DCH ADDRESS IS THE SAME AS THAT CALCULATED FROM THE DCH STARTING ADDRESS AND WORD COUNT (FINAL = STARTING ADDRESS + WORD COUNT). IF THEY ARE NOT EQUAL, A DCH CONVERSION ERROR IS REPORTED, ALONG WITH THE DCH ADDRESS REGISTER CONTENTS (DIB), THE EXPECTED # OF CONVERSIONS AND THE # OF CONVERSIONS ACTUALLY RECEIVED. THE "DIB" WORD IS PRINTED IN OCTAL.

IN ADDITION TO AN ADDRESS CHECK (SEE ABOVE) AFTER A DCH CYCLE, THE DCH DATA BLOCK IS ALSO CHECKED TO MAKE SURE THAT ALL ADDRESSES WERE ACTUALLY WRITTEN INTO WITH A/D DATA. BEFORE A DCH CYCLE, THE DCH DATA BLOCK IS INITIALIZED WITH -1'S (177777). IF AFTER THE DCH CYCLE ANY LOCATION WITHIN THE DEFINED DCH BLOCK (SPECIFIED BY THE DCH STARTING ADDRESS AND WORD COUNT) IS STILL = -1 THEN A DCH DATA ERROR IS REPORTED. (ADDR) IS THE DATA WORD ERROR LOCATION. *** NOTE ***: THIS APPLIES ONLY TO THE A/D CONVERTER. NO SUCH TEST IS PERFORMED ON THE D/A INTERFACE.

THE STATUS REGISTER IS CHECKED AT THE BEGINNING AND END OF EACH CONVERSION CYCLE (AND SOMETIMES DURING THE CONVERSION CYCLE) TO INSURE PROPER A/D AND D/A FUNCTIONING. IF A STATUS ERROR IS DETECTED DURING PROGRAM OPERATION, A STATUS ERROR IS REPORTED ALONG WITH THE GOOD (GGGGGG) AND THE BAD (BBBBBB) STATUS REGISTER CONTENTS (DIA). SEE SECTION 11.4 FOR STATUS INFORMATION. IF THE WRONG DEVICE CODE WAS ENTERED FOR AN INTERFACE, OR IF THE MICRO NOVA CANNOT COMMUNICATE WITH AN INTERFACE BECAUSE IT IS NOT INSERTED PROPERLY OR A HARDWARE ERROR EXISTS, A STATUS ERROR WILL BE THE FIRST ERROR REPORTED.

ERRORS 2) AND 3) ARE ONLY DETECTED AND REPORTED DURING DATA CHANNEL OPERATIONS ON THE INTERFACES. ERROR 3) IS REPORTED FOR THE A/D INTERFACE ONLY. IF EITHER OR BOTH OF THESE ERRORS ARE REPORTED DURING PROGRAM OPERATION, IT GENERALLY INDICATES A PROBLEM WITH THE DCH PRIORITY. THERE COULD ALSO BE A DCH LOGIC OR TIMING PROBLEM. IN MOST CASES, THE FAILURE WILL EXIST IN THE MN603 I/O CONTROLLER CHIP ITSELF (SINCE ALL DCH LOGIC IS CONTAINED IN THIS DEVICE).

```


10051 ,MAIN

10052 ,MAIN

```

01 MISCELLANEOUS PROGRAM OUTPUTS:
02
03 THERE ARE FIVE TYPES OF SUMMARY REPORTS THAT ARE
04 POSSIBLE. THE FIRST IS AN ERROR SUMMARY REPORT. THIS IS
05 OBTAINED WHEN "SMREG" SWITCH 7 GOES FROM A 0 TO A 1.
06 THE REPORT FORMAT IS:
07
08 A/D CONVERSION TIMES OUTS: (#)
09 A/D DCH CONVERSION ERRORS: (#)
10 A/D DATA ERRORS: (#)
11 A/D STATUS ERRORS: (#)
12
13 D/A CONVERSION TIMES OUTS: (#)
14 D/A DCH CONVERSION ERRORS: (#)
15 D/A STATUS ERRORS: (#)
16
17 ALL COUNTS ARE DECIMAL.
18 THE D/A ERRORS ARE REPORTED DURING THE LOOP AROUND
19 TEST OPERATION ONLY.
20
21 THE SECOND IS AN A/D - MULTIPLEXER, D/A TEST PARAMETER
22 SUMMARY REPORT. THIS CAN BE OBTAINED ANY TIME BY ENTER-
23 ING A "S" (CNTRL S). ITS FORMAT IS:
24
25 - A/D CONVERTER & MULTIPLEXER -
26 POLARITY: (UNIPOLAR OR BIPOLAR)
27 RANGE: (5V OR 10V)
28 MODE: (PIO OR DCH)
29 TRIGGERING: (FOR DCH: IOPLS, DCH1, INT CLK OR EXT CLK)
30 CODING: (OFFSET BINARY OR TWO'S COMPLEMENT)
31 MUX TYPE: (DIFFERENTIAL OR SINGLE-ENDED)
32 INITIAL CHANNEL: (0-15, DECIMAL)
33 FINAL CHANNEL: (0-15, DECIMAL)
34 LADDER SOURCE VOLTAGE: (#) MV (SIGNED DECIMAL MILLIVOLTS)
35
36 - D/A CONVERTER -
37 MODE: (PIO OR DCH)
38 TRIGGERING: (FOR PIO: STRT ONLY)
39 (FOR DCH: IOPLS, DTA RDY, INT CLK, EXT CLK)
40 POLARITY: X = , Y = , (UNIPOLAR OR BIPOLAR)
41 RANGE: X = , Y = , (5V OR 10V)
42 CODING: X = , Y = , (OFFSET BINARY OR TWO'S COMPLEMENT)
43 ALTERNATE: ON
44 SCOPE MODE: (ON IF PIO, OFF IF DCH)
45 CHANNEL SELECT: X (SELECTS WHO GETS DATA FIRST)
46 Z-AXIS DC LEVEL: (#) MV (# IS SIGNED DECIMAL MILLIVOLTS)
47
48 LADDER SOURCE VOLTAGE IS REPORTED FOR ANALOG INPUT TEST
49 ONLY. D/A CONVERTER SUMMARY IS REPORTED FOR THE LOOP
50 AROUND TEST ONLY.
51
52 THIS SUMMARY IS HELPFUL IN DETERMINING IF THE A/D AND/OR
53 D/A TEST PARAMETERS (OPERATING CONDITIONS) ARE CAUSING
54 OR CONTRIBUTING TO DATA ERRORS AND ALSO GIVES THE EXACT
55 STATE OF THE SYSTEM WHEN FUNCTIONAL ERRORS ARE OCCURRING.
56 IF THIS SUMMARY IS BEING USED FOR ADDITIONAL INFORMATION
57 DURING ERROR ANALYSIS, THE PROGRAM SHOULD BE IN "LOOP
58 ON ERROR MODE" (SWITCH 1 = 0).
59

```

```

01 THE THIRD IS A TEST CONFIGURATION SUMMARY, AND CAN BE
02 OBTAINED BY ENTERING A CNTRL-C ON THE TTY CONSOLE.
03 THIS REPORT GIVES A SUMMARY OF PERTINENT INFORMATION
04 ON WHAT YOU NEED TO RUN THE TEST PROPERLY AND HOW
05 THE TEST HARDWARE IS CONNECTED TO THE A/D AND D/A
06 INTERFACES.
07
08 IF THIS SUMMARY IS REQUESTED DURING THE MUX ANALOG
09 INPUT TEST, THE FOLLOWING SUMMARY IS REPORTED:
10
11 *** MULTIPLEXER ANALOG INPUT TEST CONFIGURATION ***
12
13 REQUIRED HARDWARE:
14 ANALOG TO DIGITAL INTERFACE BOARD MODEL 4223
15 ANALOG VOLTAGE TEST ADAPTER MODEL 1125A
16 ADAPTER (CONNECTOR J2) TO A/D CABLE PART # 005 - 12431
17 ADAPTER SWITCH SETTINGS: 1,2,3,4,8 = ON
18 EXTERNAL VOLTAGE SOURCE (+/- 10 VDC MAX) = "V,IN"
19
20 INTERCONNECTION SCHEME AND MUX CHANNEL VALUES ARE:
21
22 SINGLE-ENDED MUX DIFFERENTIAL MUX
23 *****
24 ADAPTER MUX CHANNELS %V.IN MUX CHANNELS %V.IN
25 *****
26 0 0,7,10,13 100. 0,7 50.
27 1 1,4,11,14 90. 1,4 50.
28 2 2,5,8,15 70. 2,5 -30.
29 3 3,6,9,12 40. 3,6 -50.
30
31 IF THE SUMMARY IS REQUESTED FROM THE D/A TO A/D
32 LOOP AROUND TEST, THE FOLLOWING IS REPORTED:
33
34 *** D/A TO A/D LOOP AROUND TEST CONFIGURATION ***
35
36 REQUIRED HARDWARE:
37 ANALOG TO DIGITAL INTERFACE BOARD MODEL 4223
38 DIGITAL TO ANALOG INTERFACE BOARD MODEL 4224
39 ANALOG VOLTAGE TEST ADAPTER MODEL 1125A
40 D/A TO ADAPTER (CONNECTOR J1) CABLE PART # 005 - 12425
41 ADAPTER (CONNECTOR J2) TO A/D CABLE PART # 005 - 12431
42 ADAPTER SWITCH SETTINGS: 1-8 = OFF
43
44 INTERCONNECTION SCHEME FOR SINGLE-ENDED
45 MULTIPLEXER TYPE IS:
46
47 FROM VIA ADAPTER TO MUX CHANNEL:
48 SOURCE CHANNEL: *****
49 X D/A 0 0,7,10,13
50 Y D/A 1 1,4,11,14
51 Z-AXIS 2 2,5,8,15
52 3 3,6,9,12
53
54

```

```

10053 .MAIN
01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;
58 ;
59 ;

THE FOURTH SUMMARY REPORT, OBTAINED BY ENTERING
CNTRL-W, IS THE SWITCH FUNCTION SUMMARY AS FOLLOWS:
*** SWITCH (SWREG) FUNCTION SUMMARY ***
SWITCH 1 = 0 LOOP ON ERROR
SWITCH 2 = 0 DO NOT LOOP ON ERROR
SWITCH 3 = 0 PRINT TO TTY CONSOLE
SWITCH 4 = 0 DO NOT PRINT TO TTY CONSOLE
SWITCH 5 = 0 DO NOT PRINT TO LPT
SWITCH 6 = 0 DO NOT HALT ON ERROR
SWITCH 7 = 0 DO NOT PRINT ERROR SUMMARY
SWITCH 8 = 1 PRINT ERROR SUMMARY REPORT
SWITCH 9 = 0 PRINT ERROR DATA IN OCTAL
SWITCH 10 = 1 PRINT ERROR DATA IN DECIMAL MILLIVOLTS
SWITCH 11 = 0 PRINT DATA ERRORS
SWITCH 12 = 1 DO NOT PRINT DATA ERRORS

THE FIFTH AND LAST SUMMARY REPORT POSSIBLE IS THE
PRINTING OF THE TRANSFER AND ERROR COUNT TABLE.
IS IMPORTANT, AS THE INFORMATION CONTAINED IN THIS
TABLE IS USED TO DETERMINE THE PERFORMANCE OF THE
MUX AND/OR D/A CHANNELS UNDER TEST. THE PASS/FAIL
INFORMATION IS DETERMINED BY EVALUATING THE NUMBER
OF TRANSFERS AND ERRORS REPORTED FOR THE MUX CHANNELS
OVER A SPECIFIED PERIOD OF TIME. OBVIOUSLY, THE BEST
SITUATION IS TO HAVE NO ERRORS REPORTED FOR ANY
AND ALL CHANNELS TESTED. THE SUMMARY FORMAT IS:

MUX CHANNEL      SINGLE-ENDED MUX      DIFFERENTIAL MUX
TRANSFERS/ERRORS TRANSFERS/ERRORS     TRANSFERS/ERRORS
0.      STTTTT SEEEEEE    STTTTT DEEEEEE
1.      STTTTT SEEEEEE    STTTTT DEEEEEE
.
.
.
7.      STTTTT SEEEEEE    STTTTT DEEEEEE
8.      STTTTT SEEEEEE    STTTTT DEEEEEE
.
.
.
14.     STTTTT SEEEEEE    STTTTT DEEEEEE
15.     STTTTT SEEEEEE    STTTTT DEEEEEE

WHERE: STTTTT = TRANSFER COUNT FOR THE RESPECTIVE
SEEEEE = ERROR COUNT FOR THE RESPECTIVE
DTTTTT = SINGLE-ENDED MUX CHANNEL
DEEEEE = TRANSFER COUNT FOR THE RESPECTIVE
DIFFERENTIAL MUX CHANNEL

NOTES: 1) ALL COUNTS ARE DECIMAL.
2) MAXIMUM ERROR COUNT IS 65,536.
3) MUX CHANNEL #'S ARE DECIMAL
4) DIFFERENTIAL MUX MODE IS NOT TESTED IN THE
D/A TO A/D LOOP AROUND TEST. BOTH TRANSFER
AND ERROR COUNTS SHOULD BE = 0.

10054 .MAIN
01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;

DEBUG HELP:
*****
*** OCTAL DEBUG TOOL (ODT) ***

THE DIAGNOSTIC IS EQUIPPED WITH A BUILT IN ODT WHICH CAN
BE ACCESSED BY HITTING CONTROL O ("O") AT ANY TIME DURING
THE EXECUTION OF THE PROGRAM (AFTER SETTING THE PARA-
METERS).

ON ENTERING ODT THE ADDRESS OF THE LOCATION HAVING THE
NEXT INSTRUCTION TO BE EXECUTED WILL BE TYPED-OUT.

CONVENTIONS AND SYMBOLS
THE FOLLOWING CONVENTIONS ARE USED BY THE ODT:
?   PRESSING ANY ILLEGAL KEY CAUSES THE ODT TO RES-
    POND WITH A "!"
@   ODT IS READY AND AT YOUR SERVICE.

COMMAND STRUCTURE
AN ODT COMMAND HAS THE FOLLOWING FORMAT:
[ARGUMENT] [COMMAND]
AN ARGUMENT MAY BE ONE OF THE FOLLOWING:
"EXP" AN OCTAL EXPRESSION CONSISTING OF OCTAL NUMBERS
SEPARATED BY PLUS (+) OR MINUS (-) SIGNS. LEAD-
ING ZEROS NEED NOT BE TYPED.
"ADR" AN ADDRESS IS THE SAME AS AN EXPRESSION EXCEPT
      THAT BIT 0 IS NEGLECTED.
      A COMMAND IS A SINGLE TELETYPE CHARACTER

ODT COMMANDS
THE LOCATIONS THAT CAN BE EXAMINED AND MODIFIED BY THE
USER ARE CALLED CELLS. THESE CELLS ARE OF TWO TYPES:
INTERNAL CPU CELLS AND MEMORY LOCATIONS.

11.3.1 OPENING INTERNAL CELLS
THE COMMAND TO OPEN ONE OF THE INTERNAL REGISTERS IS OF
THE FORM "NA" WHERE N IS ANY OCTAL EXPRESSION BETWEEN
0 AND 7
FOR ACCUMULATORS 0-3
FOR PC OF THE NEXT INSTRUCTION TO BE EXECUTED IN
THE EVENT OF A "p" COMMAND.
CPU AND TIO STATUS
BIT INTERPRETATION
15 STATUS OF TIO DONE FLAG
14 STATUS OF INTERRUPTS (ION FLAG)
13 STATUS OF CARRY BIT
12 ADDRESS OF THE LOCATION HAVING THE BREAK POINT (IF
ANY)
6 INSTRUCTION AT THE BREAK POINT LOCATION
7 INSTRUCTION AT THE BREAK POINT LOCATION

```

```

10055 *.MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36

OTHER COMMANDS TO OPEN CELLS ARE:
"ADR"/ OPEN THE CELL AND PRINT ITS CONTENTS
"/ OPEN THE CELL CURRENTLY POINTED TO BY THE POINTER
AND PRINT ITS CONTENTS.
+ "ADR"/ TO THE POINTER, OPEN THE CELL AND F IN
ITS CONTENTS.
- "ADR"/ SUBTRACT "ADR" FROM THE POINTER, OPEN THE CELL A
ND PRINT ITS CONTENTS.
"CR" THE RETURN KEY IS USED TO CLOSE THE OPEN CELL
WITH OR WITHOUT MODIFICATION.
"LF" LINE FEED IS USED TO CLOSE THE OPEN CELL WITH OR
WITHOUT MODIFICATION AND TO OPEN THE SUCCEEDING
CELL.
* CLOSE THE OPEN CELL WITH OR WITHOUT MODIFICATION
AND OPEN THE PRECEDING CELL
/ CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
OPEN THE CELL POINTED TO BY ITS CONTENTS.
+ "ADR"/ CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
OPEN THE CELL POINTED TO BY ITS CONTENTS + "ADR".
- "ADR"/ CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
OPEN THE CELL POINTED TO BY ITS CONTENTS - "ADR".

11.3.2 MODIFICATION OF A CELL
ONCE A CELL HAS BEEN OPENED ITS CONTENTS CAN BE MODIFIED
BY TYPING THE NEW VALUE THE CELL IS TO CONTAIN IN THE
FORM OF AN OCTAL EXPRESSION FOLLOWED BY "CR" OR "LF".
IF A + OR - IS TYPED AS THE FIRST CHARACTER OF THE EX-
PRESSION THEN THE VALUE OF THE EXPRESSION IS ADDED TO OR
SUBTRACTED FROM THE OLD CONTENTS OF THE CELL. THE
ADDRESS ITSELF OR AN EXPRESSION RELATIVE TO THE ADDRESS
CAN BE DEPOSITED BY TYPING A "." OR "*/-OCTAL EXPRESS-
ION". A RUBOUT COMMAND GIVEN RIGHT AFTER OPENING A CELL
ALLOWS THE MODIFICATION OF ITS CONTENTS AS IF THEY WERE
TYPED IN JUST BEFORE THE COMMAND WAS ISSUED.

10056 *.MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

11.3.3 OTHER ODT COMMANDS
THIS KEY IS USED TO DELETE ERRONEOUSLY TYPED
DIGITS. EACH TIME THE KEY IS PRESSED THE RIGHT MOST
DIGIT IS DELETED AND ECHOED ON THE TERMINAL. IF
THE RUBOUT KEY IS PRESSED RIGHT AFTER OPENING A
CELL THEN IT DELETES THE RIGHT MOST DIGIT OF THE CELL'S
CONTENTS. THIS ALLOWS THE MODIFICATION OF THE CELL
AS IF ITS CONTENTS WERE TYPED IN JUST BEFORE THE
KEY WAS PRESSED.
"ADR"B INSERT A BREAK POINT AT LOCATION "ADR".
ONLY ONE BREAK POINT CAN BE INSERTED AND ANY
ENTRY TO ODT AFTER EXECUTING A BREAK POINT WILL
CAUSE IT TO BE DELETED.
D DELETES THE BREAK POINT IF ANY.
P RESTART THE EXECUTION OF THE PROGRAM AT LOCATION
POINTED BY "A".
"ADR"R START EXECUTING THE PROGRAM AT "ADR" AFTER AN
IO-RESET.
K KILL THE STRING TYPED SO FAR. THE ODT RESPONDS
WITH A "?" AND THE OPEN CELL IS CLOSED WITHOUT
MODIFICATION.
= PRINT THE OCTAL VALUE OF THE INPUT ONLY.
THIS WILL CLOSE ANY OPEN CELLS WITHOUT
MODIFICATION AND WILL NOT OPEN A CELL

NOTE: IN PROGRAMS WHICH RELOCATE THEMSELVES THE
THE USER SHOULD PLACE BREAK POINTS ONLY IN THE
THE ORIGINAL PROGRAM AREA. IF A BREAK POINT IS
PLACED OUTSIDE THIS AREA THE RESULTS WILL
BE UNPREDICTABLE.

```

```

10057 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

;11.4 INSTRUCTION SET SUMMARY:
;11.4.1 4223 A/D CONVERTER INSTRUCTION SET:
;DOA: OUTPUTS INITIAL DOA MUX CHANNEL, FINAL MUX
; CHANNEL, AND STATUS BITS TO THE INTERFACE.
;
; D0, D1, D2 ARE THE CLOCK SOURCE SELECT BITS:
;
; D0 D1 D2 CLOCK SOURCE TO START A/D CONVERSIONS
;-----
; 0 0 0 /STRT/, NO SYNC
;
;PROGRAMMED 0 0 1 NO CONVERSIONS
;
; I/O 0 1 0 /STRT/, INTERNAL CLOCK SYNC
; (FALLING EDGE)
;
; 0 1 1 /STRT/, EXTERNAL CLOCK SYNC
; (FALLING EDGE)
;
; 1 0 0 /IOPLS/, (1 DATA CHANNEL CONVERSION
; FOR EVERY /IOPLS/, NO SYNC
;
;DATA 1 0 1 /DCHI/, NO SYNC
; (MAXIMUM TRANSFER RATE)
;
;CHANNEL 1 1 0 INTERNAL CLOCK SYNC
; (FALLING EDGE)
;
; 1 1 1 EXTERNAL CLOCK SYNC
; (FALLING EDGE)
;
;ALL DATA CHANNEL SEQUENCES BEGIN WITH THE NEXT CLOCK
;SOURCE SIGNAL AFTER STRT. SYNCHRONIZATION OCCURS ON
;THE FALLING EDGE OF THE INTERNAL OR EXTERNAL CLOCK.
;
; D3 SINGLE-ENDED/DIFFERENTIAL
; CHANNEL SELECT
; 0 = DIFFERENTIAL
; 1 = SINGLE-ENDED
;
; D4-D7 FINAL MUX CHANNEL, BIT 4 MSB
;
; D12-D15 INITIAL MUX CHANNEL, BIT 12 MSB
;
;TO READ DATA ON ONLY ONE CHANNEL, BOTH THE FINAL AND
;INITIAL CHANNELS SHOULD EQUAL THE DESIRED CHANNEL.
;/IOIRST/ CLEARS ALL STATUS BITS. THE DOA INSTRUCTION
;SHOULD NOT BE GIVEN IF BUSY IS SET.

```

```

10058 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27

```

```

;D0B: OUTPUTS TO ADDRESS REGISTER FOR DATA CHANNEL
; TRANSFERS
;
;D0C: OUTPUTS TO WORD-COUNT REGISTER FOR DATA CHANNEL
; TRANSFERS
;
;D0A: INPUTS CURRENT MUX CHANNEL AND STATUS BITS:
; D0 1 IF EXTERNAL INTERRUPT REQUEST
; HAS OCCURRED, 0 OTHERWISE
;
; D1 1 IF EOC IS HIGH (CONVERSION
; IS FINISHED), 0 OTHERWISE
;
; D8 1 IF CLOCK OVERRUN HAS OCCURRED,
; 0 OTHERWISE.
;
; D12-D15 CURRENT MUX CHANNEL
;
; ALL OTHER BITS ARE CLEARED. EXTERNAL INTERRUPT
; REQUEST BIT AND CLOCK OVERRUN BIT ARE CLEARED
; BY I/O CLEAR INSTRUCTION OR IOIRST.
;
;D0B: INPUTS OCH ADDRESS REGISTER
;
;D0C: INPUTS DATA FROM A/D CONVERTER. DATA IS LEFT
; JUSTIFIED IN BITS 0-11, WITH BIT 0 THE MSB.

```

```

10059 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

111.4.2 4224 D/A CONVERTER INSTRUCTION SET:
?
? DUA: OUTPUT STATUS BITS TO THE INTERFACE, CLEARS
? EXTERNAL INTERRUPT REQUEST AND LATE CONVERSION,
? SHOULD NOT BE GIVEN IF BUSY IS SET AND MUST APPEAR
? BEFORE DOB AND DOC IN DATA CHANNEL SETUP SEQUENCE.
?
? DO, D1, D2 ARE THE CLOCK SOURCE BITS FOR SENDING
? DIGITAL DATA TO THE D/A CONVERTERS:
?
? DO D1 D2
? -- -- --
? 0 0 0
? 0 0 1
? 0 1 0
? 0 1 1
? 1 0 0
? 1 0 1
? 1 1 0
? 1 1 1
?
? 1 0 1
?
? * FIRST FALLING EDGE AFTER DOC COMMAND
? ** DATA SHOULD BE READY IN THE FIRST BUFFER BEFORE
? /IOPLS/ IS ISSUED
?
?D3 ALTERNATE BIT 0 DO NOT ALTERNATE BETWEEN
? DAC X AND DAC Y.
?
? /NON-STORE/ 1 ALTERNATE BETWEEN DAC X AND
? DAC Y, STARTING WITH DAC
? SELECTED BY D15
?
?D4 /SCOPE MODE/ BIT 0 Z-AXIS PULSE GIVEN EVERY TIME
? DAC X OR DAC Y (JUMPER
? SELECTABLE) IS WRITTEN TO
?
?
? NO Z-AXIS PULSES OUTPUTTED
?
?D5 /NON-STORE/ 1 FOR NON-STORE, OC TRUE=LOW
? OUTPUT (PINS A9 AND A10)
?
?D6 /WRITE-THROUGH/ 1 FOR WRITE-THROUGH, OC TRUE=LOW
? OUTPUT (PINS A11 AND A12)
?
?D7 /ERASE/ 1 FOR 2 MS PULSE TO SCOPE,
? OC TRUE=LOW OUTPUT
? (PINS A13 AND A14)
?
?D15 DAC SELECT BIT 0 SELECTS DAC X
? 1 SELECTS DAC Y
?
? THE DEFAULT STATE OF ALL THESE STATUS BITS
? UPON POWER-UP OR IORST IS 0.

```

10060 .MAIN

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

?D0B: OUTPUTS TO ADDRESS REGISTER FOR DATA CHANNEL
? TRANSFERS.
?
?D0C: OUTPUTS TO WORD-COUNT REGISTER FOR DATA CHANNEL
? TRANSFERS. IN PROGRAMMED I/O MODE (DO=0 IN
? DOA INSTRUCTION) THIS INSTRUCTION CAUSES THE
? FIRST BUFFER TO BE LOADED WITH THE DATA IN
? THE ACCUMULATOR BITS 0=11, 14 AND 15.
? BITS 0-11 ARE THE D/A DATA, WITH BIT 0 THE MSB.
? BITS 14 AND 15 CONTAIN BRIGHTNESS INFORMATION.
? FOR Z-AXIS PULSES A CLOCK SIGNAL AS SELECTED BY
? THE DOA INSTRUCTION THEN OUTPUTS THE DATA TO THE
? SECOND BUFFER AND THE APPROPRIATE DAC.
?
?D1A: INPUTS STATUS BITS FROM THE INTERFACE
?
?D0 1 IF EXTERNAL INTERRUPT REQUEST HAS OCCURRED,
? 0 OTHERWISE
?D1 1 IF DATA READY=1, 0 OTHERWISE. THIS INDICATES
? THE PRESENCE OF DIGITAL DATA IN THE FIRST BUFFER.
?
?D8 1 IF LATE CONVERSION=1, 0 OTHERWISE. THIS INDICATES
? A LOSS OF SYNCHRONIZATION WITH THE INTERNAL OR
? EXTERNAL CLOCK IN DATA CHANNEL MODE.
?
?D15 1 IF /EXTERNAL ERASE INPUT/ LINE IS PULLED LOW,
? 0 OTHERWISE.
?
?D1B: INPUTS CURRENT DATA CHANNEL ADDRESS REGISTER
?
?DIC: NOT USED

```

10061 .MAIN

```

01 ;11.5 JUMPER/RESISTOR INFORMATION:
02
03 ;11.5.1 A/D CONVERTER SYSTEM MODEL 4223
04 JUMPER CONFIGURATION INFORMATION:
05
06 JUMPER(S)
07 FUNCTION(S)/NOTES
08 -----
09 W1 IF INSERTED, A13 CONTAINS THE
10 "Y" INFORMATION FOR ADC CROSS PLOT
11 TEST. IT SHOULD NOT BE INSERTED
12 NORMALLY.
13
14 W2, W3 A/D CONVERTER RANGE/POLARITY SELECT
15 AS FOLLOWS:
16
17 RANGE/POLARITY JUMPERS (INSERTED)
18 -----
19 +/- 10 VDC W3, W4
20 +/- 5 VDC W2, W4
21 0 - 5 VDC W2, W5
22 0 - 10 VDC W2
23
24 W6, W7 A/D CODING TYPE SELECT AS FOLLOWS:
25
26 W6 IN = TWO'S COMPLEMENT CODING
27 W7 IN = OFFSET BINARY CODING
28 (ONLY ONE MAY BE INSERTED).
29
30 W8 - W13 A/D DEVICE CODE SELECT AS FOLLOWS:
31
32 ----- DATA BIT -----
33 10 11 12 13 14 15
34
35 W10 W11 W9 W12 W13 W8
36 D80 (MSB)
37
38 INSERT CORRESPONDING JUMPER FOR
39 A "1" IN ANY OF ABOVE DEVICE CODE
40 SELECT ("DS") BITS.
41
42 W14, W15 "ADC READY" HANDSHAKING SIGNAL SELECT
43 AS FOLLOWS:
44
45 W14 IN = TRUE LOW
46 W15 IN = TRUE HIGH
47 (ONLY ONE MAY BE INSERTED).
48
49 W16 IF INSERTED, A "CLOCK OVERRUN" ERROR
50 STATUS SIGNAL WILL SET DONE.
51
52 A/D CONVERTER POTENTIOMETER INFORMATION:
53
54 POTENTIOMETER FUNCTION
55 -----
56
57 INTERNAL CLOCK FREQUENCY
58 (NOMINAL RANGE: 30 US - 500 US)
59
60 R21 A/D CONVERTER GAIN ADJUST
61 R20 A/D CONVERTER OFFSET ADJUST

```

0062 .MAIN

```

01 ;11.5.2 D/A CONVERTER SYSTEM MODEL 4224
02 JUMPER CONFIGURATION INFORMATION:
03
04 JUMPER(S)
05 FUNCTION/NOTES
06 -----
07 W1 - W10 D/A CONVERTER RANGE/POLARITY SELECT
08 FOR CHANNELS "X" & "Y" AS FOLLOWS:
09
10 RANGE/POLARITY DAC "X" DAC "Y"
11 -----
12 +/- 10 VDC W2, W4 W7, W9
13 +/- 5 VDC W2, W5 W7, W10
14 0 - 5 VDC W1, W3, W5 W6, W8, W10
15 0 - 10 VDC W1, W5 W6, W10
16
17 D/A CODING TYPE SELECT AS FOLLOWS:
18
19 W11 IN = OFFSET BINARY FOR DAC X
20 W12 IN = 2'S COMPLEMENT FOR DAC X
21
22 W13 IN = OFFSET BINARY FOR DAC Y
23 W14 IN = 2'S COMPLEMENT FOR DAC Y
24 (ONLY ONE MAY BE INSERTED FOR EACH).
25
26 D/A DEVICE CODE SELECT AS FOLLOWS:
27
28 ----- DATA BIT -----
29 10 11 12 13 14 15
30
31 W19 W20 W15 W16 W17 W18
32 D80 (MSB)
33
34 INSERT CORRESPONDING JUMPER FOR
35 A "1" IN ANY OF ABOVE DEVICE CODE
36 SELECT ("DS") BITS.
37
38 W21, W22 * Z-AXIS PULSE TRIGGERING WHEN DATA
39 IS LOADED IN CHANNEL "X" OR "Y":
40
41 W21 IN = TRIGGER ON DAC "Y" LOAD
42 W22 IN = TRIGGER ON DAC "X" LOAD
43 (ONLY ONE MAY BE INSERTED).
44
45 * NOTE: D/A MUST BE IN SCOPE MODE.
46
47 BRIGHTNESS INFORMATION SELECT FOR
48 Z-AXIS PULSE AS FOLLOWS:
49
50 W23, W24 IN = BRIGHTNESS INFO IN BITS
51 14-15 OF DAC X DATA WORD.
52
53 W25, W26 IN = BRIGHTNESS INFO IN BITS
54 14-15 OF DAC Y DATA WORD.
55 (ONLY ONE PAIR MAY BE INSERTED).

```



```

10063 *MAIN
01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;

10064 *MAIN
01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;

w27 SELECT WHETHER Z-AXIS PULSE IS
      POSITIVE OR NEGATIVE GOING. NO
      JUMPER SELECTS NEGATIVE GOING.
w27 IN = POSITIVE GOING. QUIESCENT
      DC LEVEL OF Z-AXIS SIGNAL IS SET
      BY R27 (SEE BELOW).

w28, w29 "DAC DATA VALID" HANDSHAKING SIGNAL
          SELECT AS FOLLOWS:
w28 IN = TRUE HIGH
w29 IN = TRUE LOW
          (ONLY ONE MAY BE INSERTED).

w30, w31 "DAC DATA READY" HANDSHAKING SIGNAL
          SELECT AS FOLLOWS:
w30 IN = TRUE HIGH
w31 IN = TRUE LOW
          (ONLY ONE MAY BE INSERTED).

w32 IF INSERTED, A "LATE CONVERSION"
      STATUS SIGNAL WILL SET DONE.

w33 Z-AXIS COUPLING SELECT AS FOLLOWS:
w33 IN = DC COUPLING ON Z-AXIS
w33 OUT = AC COUPLING ON Z-AXIS

D/A CONVERTER POTENTIOMETER INFORMATION:
POTENTIOMETER *****
R43 INTERNAL CLOCK FREQUENCY
      (NOMINAL RANGE: 16 US ~ 190 US)
R32 Z-AXIS PULSE LENGTH
      (NOMINAL RANGE: 4 US ~ 150 US)
R27 Z-AXIS DC BASE LEVEL ADJUST
      (NOMINAL RANGE +/- 5 VDC)
R1 ** D/A GAIN ADJUST
R2 ** D/A OFFSET ADJUST
R7 ** D/A GAIN ADJUST
R8 ** D/A OFFSET ADJUST

GENERAL INFORMATION:
*** THE FOLLOWING FORMAT IS ALWAYS USED IN THIS PROGRAM FOR
    OCTAL VALUES THAT ARE USED AS DATA, EITHER INPUT TO THE
    D/A CONVERTER OR OUTPUT FROM THE A/D CONVERTER.
*** DATA VALUES = XXXXX ~ ONE FULL OCTAL WORD (16 BITS)
*** DATA LEFT JUSTIFIED TO BIT 0 WITH ALL UNUSED BITS = 0.
*** ANALOG CONVERTER VALUE/DATA CORRESPONDANCE
    LEFT JUSTIFIED OCTAL DATA:
    OCTAL DATA EQUIVALENTS **
    12-BIT A/D OR D/A CONVERTER
    UNIPOLAR ----- BIPOLAR -----
ANALOG VALUE -----
+ FS ~ 1 LSB 177760 077760
+ 1/2 FS 100000 040000
+ 1 LSB 000020 000020
0 (TRUE ZERO) 000000 000000
- 1 LSB ----- 177760
- 1/2 FS ----- 140000
- FS + 1 LSB ----- 100020
- FS ----- 100000

WHERE: FS = FULL SCALE VOLTAGE OF CONVERTER
      LSB = LEAST SIGNIFICANT BIT

** THE ABOVE OCTAL DATA VALUES ARE FOR THE FOLLOWING:
- UNIPOLAR VALUES: CODING = OFFSET BINARY
- BIPOLAR VALUES: CODING = TWO'S COMPLEMENT

```

10065 .MAIN

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?

```

CODING CONVENTIONS (FOR OCTAL DATA VALUES):
OFFSET BINARY IS DEFINED AS CONVERTER DATA BIT 0
(MOST SIGNIFICANT BIT OR MSB) = 0 AS A RESET VALUE.
IN OFFSET BINARY, DATA VALUES SENT/RECEIVED ARE ABSOLUTE
VALUES (MAGNITUDES ONLY). IN OTHER WORDS, THE LOWER
VOLTAGES HAVE LOWER OCTAL CODES, AND THE HIGHER
VOLTAGES HAVE HIGHER OCTAL CODES WHERE 000000 = LOWEST CODE
AND 17760 = HIGHEST CODE. (BIT 0 IS NOT A SIGN BIT).
0 VDC (UNIPOLAR), -5 VDC (LOW RANGE BIPOLAR) OR -10 VDC
(HIGH RANGE BIPOLAR) = LOWEST VOLTAGES AND +5 VDC (LOW
RANGE UNIPOLAR/BIPOLAR) OR +10 (HIGH RANGE UNIPOLAR/BIPOLAR)
= HIGHEST VOLTAGES.
TWO'S COMPLEMENT IS DEFINED AS CONVERTER DATA BIT
0 (MSB) = 1 AS A RESET VALUE. IN TWO'S COMPLEMENT
CODING, THE VALUES ARE "SIGNED", WITH BIT 0 = SIGN BIT.
BIT 0 = 0 INDICATES "POSITIVE" VALUES, AND BIT 0 = 1
INDICATES "NEGATIVE" VALUES. IN THE CASE OF UNIPOLAR
CONVERTER VALUES (0-5 OR 0-10 VDC), HALF FULL
SCALE (2.5 OR 5.0 VDC) BECOMES THE "000000" DATA POINT.
VALUES BETWEEN 0 AND 2.5 (OR 5.0) HAVE BIT 0 = 1,
AND VALUES BETWEEN 2.5 (OR 5.0) AND 5.0 (OR 10.0)
HAVE BIT 0 = 0.
(I.E. 100000 = 0 VDC, 17760 = 1/2 FULL SCALE = 1
LSB, 000000 = 1/2 FULL SCALE, 000020 = 1/2 FULL SCALE
+ 1 LSB AND 077760 = FULL SCALE; WHERE FULL SCALE =
+5 VDC LOW RANGE OR +10 VDC HIGH RANGE UNIPOLAR).
FOR THE BIPOLAR CASE, 0 VDC = 000000 IS THE TRUE
ZERO POINT. VOLTAGES IN THE RANGE OF 0 TO +5 (OR +10)
VDC HAVE POSITIVE OCTAL CODES (BIT 0 = 0 WITH 077760 =
+ FULL SCALE) AND VOLTAGES IN THE RANGE OF -5 (OR -10)
TO 0 VDC HAVE NEGATIVE OCTAL CODES (BIT 0 = 1 WITH
100000 = - FULL SCALE). THEY ARE TRUE SIGNED NUMBERS.
THEREFORE, WHEN EITHER ONE OF THE FOLLOWING CASES
OCCUR, FOR THE DATA VALUES SHOWN, SIMPLY COMPLEMENT
BIT 0 (THE MSB) TO GET THE TRUE DATA VALUES:
- UNIPOLAR W/TWO'S COMPLEMENT CODING (MSB=1)
- BIPOLAR W/OFFSET BINARY CODING (MSB=0)
NOTE THAT EACH OF THE D/A CHANNELS, "X" AND "Y", AND
THE A/D CONVERTER HAVE THEIR OWN CODING TYPES.
THEY WILL NOT NECESSARILY BE THE SAME. SEE SECTIONS
11.5.1 AND 11.5.2 FOR INFORMATION ON SELECTION OF
CODING TYPES FOR THE A/D AND D/A CONVERTERS. IN THE
CASE OF THE A/D, THE PROGRAM DETERMINES THE CODING
TYPE BY RESETTING THE A/D DATA REGISTER AND READING
THE STATE OF A/D DATA BIT 0, WHICH IS THE CODING BIT.
THE INFORMATION MUST BE INPUT BY THE OPERATOR IN THE
CASE OF THE D/A.

10066 .MAIN

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?

```

THE FOLLOWING IS A TABLE OF DATA WORD FORMATS FOR THE
A/D AND D/A CONVERTERS:

TYPE	#BITS	SIGN BIT	MSB	LSB	RES
UNIPOLAR	12	NONE	0	11	12
BIPOLAR	12	0	1	11	12

MSB/LSB = MOST/LEAST SIGNIFICANT BITS.
RES = RESOLUTION = THE # OF ACTUAL DATA BITS PER DATA
WORD (NOT INCLUDING THE SIGN BIT). 2**RES IS THE TOTAL
OF INCREMENTS THAT THE FULL SCALE VALUE CAN BE BROKEN
DOWN INTO. FOR EXAMPLE, A 12-BIT A/D HAS 2**12. = 4096.
POSSIBLE DATA VALUES.

THE FOLLOWING IS A TABLE OF ACTUAL RESOLUTION VALUES
FOR THE A/D AND D/A CONVERTERS:

MODE	FULL SCALE	RESOLUTION	RANGE
UNIPOLAR	5V	1.22 MV/BIT	0 - 5
UNIPOLAR	10V	2.44 MV/BIT	0 - 10
BIPOLAR	5V	2.44 MV/BIT	+/- 5
BIPOLAR	10V	4.88 MV/BIT	+/- 10

10067 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14

112.
;
;
;
;
113.
;
;
;
;
;
;
;
;
;
;

SPECIAL NOTES/SPECIAL FEATURES:

SEE INDIVIDUAL TEST DESCRIPTIONS IN SECTION 7.2.
SEE ALSO SECTION 10.
RUN TIME:

MINIMUM RUN TIME FOR BOTH PROGRAMS SHOULD BE 15 -
30 MINUTES WITHOUT ERROR. THE D/A TO A/D LOOP AROUND
TEST PRINTS AN "END OF PASS" MESSAGE EVERY 2 - 3
MINUTES DEPENDING ON A/D AND D/A CLOCK FREQUENCIES
AND IF NOT LOOPING ON AN ERROR.

10066 .MAIN
01

**00000 TOTAL ERRORS, 00000 PASS 1 ERRORS