M222XD2

Disk Drives Customer Engineering Manual



Edition	Date published			
		Revised contents		
01	Dec., 1987			
01A	Feb., 1988	Editing changes		
02	Feb., 1988	Editing changes		
	Specification No.: 41FH6828E			

Comments concerning this manual should be addressed to one of the following addresses:

FUJITSU LIMITED International Marketing Marunouchi 1-6-1, Chiyoda-ku, Tokyo 100 JAPAN TEL: 03-216-3211 03-213-7174, 03-216-9353 FAX: TLX: J22833 Cable: "FUJITSU LIMITED TOKYO" FUJITSU AMERICA INC. 3055 Orchard Drive, San Jose, California 95134-2017, U.S.A. TEL: (1-408) 432-1300 408-432-1318, 1319 FAX: TLX: 230-176207 TWX: 910-338-2193 FUJITSU CANADA INC. 6280 Northwest Drive, Mississauga, Toronto, Ontario, CANADA TEL: (1-416) 673-8666 FAX: 416-673-8677 TLX: 968132 FUJITSU EUROPE LIMITED 2, Longwalk Road, Stockly Park, West Drayton, Middlesex UB11 1AB, ENGLAND (44-1) 573-4444 TEL: FAX: 1-573-2643 263871FEL SP G TLX:

 FUJITSU DEUTSCHLAND GmbH

 Rosenheimerstraße 145, D-8000 München 80, F.R. GERMANY

 TEL:
 (49-89) 413010

 FAX:
 89-41301100

 TLX:
 897106 FDG D

FUJITSU NORDIC AB Torggatan 8, 171 54, Solna, SWEDEN TEL: (46) 8-764-76-90 FAX: 8-28-03-45 TLX: 13411 FNAB S FUJITSU ITALIA S.p.A. Via Melchiorre Gioia, 8, 20124 Milano, ITALY TEL: (39-2) 6572741 FAX: 2-6572257 TLX: 350142 FJITLY I FUJITSU AUSTRALIA LIMITED 41 McLaren Street, North Sydney, N.S.W. 2060, AUSTRALIA TEL: (61-2) 959-6555 FAX: 2-922-2653 TLX: 25233 FUJITSU HONG KONG LIMITED R.M. 1831, Sun Hung Kai Centre, 30 Harbour Road, HONG KONG TEL: (852-5) 8915780 FAX: 5-742917 62667 TIX: The contents of this manual are subject to change without prior notice. All Rights Reserved, FAI Copyright ©1987 FUJITSU LIMITED.

LIST OF EFFECTIVE PAGES

PAGE	REV		PAGE	REV
Cover	01A		3-20	01A
Blank			3-21	01A
i	01A		3-22	01A
Blank			3-23	01A
iii	01A		3-24	01A
Blank			3-25	01A
v	01		3-26	01A
vi	01		3-27	01
vii	01		3-28	01
Blank	_		3-29	01A
ix	01		3-30	01
Blank	_		3-31	01A
1-1	01A		3-32	01A
1-2	01A		3-33	01A
1-3	01		3-34	01A
1-4	02	l	3-35	01A
1-5	01A		3-36	01
1-6	01A		4-1	01
1-7	01A		4-2	01
1-8	01A		4-3	01
1-9	01		Blank	—
Blank	—		Reader	
2-1	01A		Comment	
2-2	01		Blank	
2-3	01		Cover	
2-4	01A			
2-5	01A			
2-6	01			
2-7	01A			
2-8	01A			
2-9	01A			
2-10	01A			
3-1	01A			
3-2	01A			
3-3	01A			
3-4				
J-D				
3-0				
3-7				
3-0	014			
3-10	01			
3-11	01A			
3-12	01A			
3-13	01A			
3-14	01A			
3-15	01A			
3-16	01A			
3-17	01A			
3-18	01A			
3-19	01A			
	l	I .	L	L

.

CONTENTS

	P	age
CHAP	FER 1 GENERAL	1-1
1.1	General Description	1-1
1.1.1	Introduction	1-1
1.1.2	Features	1-1
1.2	Specification	1-3
1.2.1	Physical specifications	1-3
1.2.2	Environmental conditions	1-4
1.2.3	Power requirements	1-5
1.2.4	Reliability	1-7
1.2.5	Error rate	1-7
1.3	Cables	1-9
CHAP	FER 2 INSTALLATION	2-1
2.1	Unpacking	2-1
2.2	Visual Inspection	2-1
2.3	Installation	2-3
2.3.1	Outer Dimensions	2-3
2.3.2	Notes on installation	2-4
2.4	Cable Connection	2-6
2.4.1	Drive connectors location	2-6
2.4.2	Single drive connection	2-7
2.4.3	Multiple drives connection	2-7
2.5	Switch Setting	2-8
CHAP	FER 3 THEORY OF OPERATION	3-1
3.1	Mechanical Parts	3-1
3.2	Air Circulation	3-2
3.3	Recording Media	3-2
3.3.1	Track format	3-3
3.3.2	Format configuration	3-4
3.3.3	Write precompensation	3-6
3.4	Interface	3-6
3.4.1	Signal lines	3-6
3.4.2	Input signals	3-6
3.4.3	Output signals	3-8

3.4.4	Timing Specifications	3-9
3.4.5	Drive/Receiver	3-11
3.4.6	Drive Mode	3-11
3.4.7	Details of Drive Mode	3-12
3.5	Electrical Control Section	3-16
3.5.1	Sequence	3-17
3.5.2	Power-on sequence (initialization)	3-18
3.5.3	RTZ sequence	3-20
3.5.4	Seek sequence	3-25
3.5.5	Seek control circuit	3-26
3.5.6	Encoder	3-29
3.5.7	Clamp position	3-31
3.5.8	Fault detection during seek	3-32
3.5.9	Read/write circuit	3-32
CHAP	FER 4 TROUBLESHOOTING	4-1

FIGURES

	F	Page
2.1	Exterior view of carton	2-2
2.2	Outer dimensions	2-3
2.3	Drive connectors	2-6
2.4	Single drive connection	2-7
2.5	Daisy chain connection	2-7
2.6	Radial connection	2-8
3.1	Outer view	3-1
3.2	Sector interleave format	3-3
3.3	Track format	3-3
3.4	Drive/Receivers	3-11
3.5	Timing of compensation data renewal (Drive Mode 1)	3-12
3.6	Drive Mode 1 timing	3-13
3.7	Read data stop timing	3-14
3.8	Step instruction during renewing compensation data	3-15
3.9	Write instruction during renewing compensation data	3-15
3.10	MPU control block diagram	3-16
3.11	Control flowchart	3-17
3.12	Power on sequence (Initialization)	3-19
3.13	RTZ sequence	3-21
3.14	After seek process	3-22
3.15	Seek sequence	3-23
3.16	DC motor control block diagram	3-24
3.17	Seek block diagram	3-26
3.18	Seek current	3-27
3.19	Waveform during seek	3-28
3.20	Encoder principle diagram	3-29
3.21	Fine Position signal generation circuit block diagram	3-29
3.22	Waveform of each signal in Fine Position signal generation circuit	3-30
3.23	Clamp position timing chart	3-31
3.24	Read/wirte circuit block diagram	3-32
3.25	Write circuit block diagram	3-33
3.26	Read circuit block diagram	3-34
3.27	Read circuit waveforms	3-36
4.1	Check location	4-1

TABLES

		Pa	ge
1.1	Functional specifications		l-3
1.2	Cable connector specifications		l -9

<u>e</u>

CHAPTER 1 GENERAL DESCRIPTION

11 General Description

1.1.1 Introduction

The M222XD2 disk drive is a compact (3.5-inch micro-floppy size), and highly reliable fixed disk drive developed for random access data storage and retrieval in small computers, word processors, and terminals.

The storage capacities (unformatted) of the M2225D2, M2226D2 and M2227D2 are 25.62 MB, 38.43 MB and 51.24 MB respectively.

1.1.2 Features

(1) Compact size

Since the disks are 95 mm (3.74 in) in outer diameter and are driven by a DC motor directly connected to the spindle, the unit is extremely compact in size: 101.6 mm $(4.00 \text{ in}) \text{ (width)} \times 41.3 \text{ mm} (1.63 \text{ in}) \text{ (height)} \times 146 \text{ mm} (5.75 \text{ in}) \text{ (depth)}.$

(2) High speed positioning

An optical encoder motor is used for head positioning to achieve fastest possible seek times.

(3) Large capacity

Up to four disks are assembled in the disk enclosure (DE), to provide a maximum unformatted storage capacity of 51.24 MB.

(4) High reliability

Heads, disks, and positioner are sealed to prevent contamination, and the air inside the DE is kept clean by a breather filter and recirculation filter. These features increase reliability by reducing the chance of contamination.

(5) No preventive maintenance

Preventive maintenance is not necessary.

(6) DC power

Only DC voltages of +12 V and +5 V are required.

(7) Vertical or horizontal installation

The drive may be installed in a system cabinet either vertically or horizontally. In the horizontal position, the PCB must be on the bottom. Vertically, it must not be mounted end above end.

(8) Low power consumption

The power consumption is 7.5 W (Steady State). This low power consumption enables the drive to be used in a very wide environmental temperature range (5 to 45° C).

(9) Low acoustic noise

The drive's low noise output, approx. 43 dB (A-scale weighting) even during seeking, makes it ideal for office use.

(10) Low vibration

The drive has four rubber vibration isolators, which minimize the transfer of motion.

(11) Highly integrated electronics

Microprocessor, LSIs and surface mount technology are utilized for the PCA to achieve high reliability and high integration. The head IC is located on head arms inside the DE to amplify the small signal. Read errors are reduced by increasing the signal to noise ratio.

1.2 Specification

1.2.1 Functional specifications

	Model	M2225D2	M2226D2	M2227D2
Specifications				
Total storage capacity				
Unformatted	(MB)	25.62	38.43	51.24
Formatted (*)	(MB)	20.15	30.22	40.30
Storage capacity/track				
Unformatted	(B)		10,416	
Formatted (*)	(B)		8,192	
Number of disks		2	3	4
Number of heads (R/W)		4	6	8
Number of cylinders			615	
Number of tracks/cylinder		4	6	8
Recording density	(BPI)		14,845	
Track density	(TPI)		834	
Transfer rate	(KB/s)		625	
Rotational speed	(rpm)		3,600	
Average latency time	(ms)		8.3	
Recording method			MFM	
	Min (ms)		8	
Positioning time	Ave (ms)		35	
	Max (ms)		75	
Innut Valtage		+12 V±5% 0.45 A (max 2.0 A)		0 A)
input voltage		$+ 5 V \pm 5\%$	0.42 A	
External size				
Width \times Height \times Dept	th (mm)	101.6×41.3×1	146 (W/O Panel	l dimension)
Weight	(kg)		1.0	

Table 1.1	Functiona	l specifications
-----------	-----------	------------------

(*) 256 bytes/sector for 32 sectors/track

.

(1) Positioning time



(2) Start and stop time

Start time (time from when power is turned on until the drive is ready) is 15 seconds or less and stop time (time to completely stop when power is turned off) is 25 seconds or less.

1.2.2 Environmental conditions

Temperature	Operating Non-operating	5°C to 45°C -40°C to 60°C
	Gradient	15°C/h or less
Relative	Operating	20% to 80% RH (Maximum wet bulb temp. 29°C)
humidity	Non-operating	5% to 95% RH (Maximum wet bulb temp. 29°C) No condensation
Vibration	Operating	Less than 0.2G (3 to 60 Hz) 2 min × 30 cycles (sinusoidal waveform)
	Non-operating	Less than 0.4G (3 to 60 Hz)
	(power-off state	$2 \min \times 30$ cycles
	after installation)	(sinusoidal waveform)
Shock	Operating Non-operating	Less than 3G (maximum 10 ms)
	During transportation and storage	Less than 40G (maximum 10 ms)
Altitude above	Operating	3,000 m or below
sea level	Non-operating time	12,000 m or below

1.2.3 Power requirements

(1) Power connector pin assignment



From cable side

1	+12 V
2	+12 V RTN
3	+5 V RTN
4	+5 V

(2) Input voltage tolerance and current

	Input Voltage	Peak Current	Average Current
+12 V	+12 V±5%	2.0 A max. (at seeking)	0.45 A _{TYP}
+5 V	+5 V±5%		0.42 A _{typ}

The above values are voltages at the power connector of the drive. Lower voltages will adversely affect the performance of the drive.

(3) Power consumption

Steady state 7.5 W

- (4) Current waveform
 - +12 V current waveform (for reference)



(5) Power on/off sequence

If the Write Gate signal from the controller is off before applying or removing power, the voltages (+12 V, +5 V) to the drive need not be sequenced. That is, recorded data will not be destroyed nor will mechanical or electric problems occur. To maintain the Write Gate signal in the off state at the time of drive power-on or -off, the basic sequence between the power supply of the controller and drive must be as follows:

(a) Basic sequence



Note:

The power supplies of the drive (+12 V, +5 V) need not be sequenced.

- (b) If the controller and the drive share a common supply and the Write Gate interface signal is determined only by +5 V, power sequencing is unnecessary. This is so because the +5 V level is monitored within the drive.
- (6) Others

To eliminate AC line noise, a noise filter of the specifications given below should be incorporated in the AC input terminal of the drive power supply.

Attenuation characteristic; Circuit configuration; 40 dB or greater at 10 MHz T type shown below is recommended.



1.2.4 Reliability

(1) Mean Time Between Failures (MTBF)

The estimated MTBF of this drive during its life time is 30,000 hours after an initial 3-month period.

Note:

The MTBF is defined as follows.

 $MTBF = \frac{Operating time (hours)}{The number of equipment failures}$

Operating time is the total time duration during which the power is ON.

Failure of the equipment means failure that requires either repair, adjustments, or replacement. Mishandling by the operator, failures due to bad environmental conditions, power trouble, controller trouble, cable failures, or other failures not caused by the equipment are not included.

(2) Mean Time To Repair (MTTR)

MTTR is the average time taken by a well-trained service technician to diagnose and repair a unit malfunction. This drive is designed for a MTTR of 30 minutes or less.

(3) Service life

Overhaul of this drive is not required for the first five years.

(4) Power loss

Data will not be corrupted on the disk in the event of an abnormal power condition, unless a Write operation is in progress at the time of the event.

1.2.5 Error rate

Errors detected upon initialization and successfully replaced by an alternate record, are not included in the error rate.

(1) Recoverable error rate

A recoverable error is one which can be read correctly within 16 retries and should not exceed 10 errors per 10^{11} bits read.

(2) Non-recoverable error rate

Errors that cannot be recovered within 16 retries should not exceed 10 errors per 10^{13} bits read.

(3) Positioning error rate

The rate of positioning errors recoverable by one retry is 10 errors or less per 10^7 seeks.

- (4) Media error
 - (a) Cylinder 0, Heads $0 \sim 7$ are defect free.

(b) The number of defective sectors in the M222XD2 are as follows:

M2225D2	 maximum 25
M2226D2	 maximum 38
M2227D2	 maximum 51

(5) Media defect list

Media defects when shipping from the factory are listed on the MEDIA DEFECT LIST and this list is attached to each drive. The following figure shows an example of the MEDIA DEFECT LIST.

*** MEDIA DEFECT LIST ***

CUSTOMER:

DATE: 87/08/25



1.3 Cables

The recommended cable connector specifications are listed in Table 1.2.

Connector	Name	Spec. No.	Manufacturer		
Cable A (34P)	Cable connector	FCN-767J034-AU/1 or 88373-3 or 3463-0001	FUJITSU AMP 3M		
	Drive card edge	_	_		
	Cable	455-248-34 or 171-34	SPECTRA-STRIP ANSLEY		
Cable B (20P)	Cable connector	FCN-767J020-AU/1 or 88373-6 or 3461-0001	FUJITSU AMP 3M		
	Drive card edge	_	_		
	Cable	455-248-20 or 171-20	SPECTRA-STRIP ANSLEY		
Power cable	Cable connector	1-480424-0	AMP		
	Drive connector	68946	DUPONT		
	Contact	170121-4	АМР		
	Cable	AWG 18 (+5V, RTN) AWG 18 (+12V, RTN)	_		

 Table 1.2
 Cable connector specifications

CHAPTER 2 INSTALLATION

This chapter describes unpacking, installation and cabling of the M222XD2.

2.1 Unpacking

The M222XD2 is packed in a carton. An exterior view of the carton is shown in Figure 2.1.

- ① Place the carton on a flat surface. Ensure that the top of the box, indicated by a "This Side Up" sign, is oriented correctly.
- (2) Pull the drive out of the carton together with cushions. Handle the drive slowly and carefully, to prevent unnecessary shock.
- **3** Remove the cushions from the drive.

CAUTION:

When transporting, installing and maintaining the drive, do not shock or drop the drive, to prevent the heads and media in the DE from incurring damage. When transporting the drive, use only the specified carton.

2.2 Visual Inspection

After unpacking, check the following.

- (1) There should be no cracks, rust or other damage.
- (2) All parts should be firmly affixed, there should be no loose screw, etc.
- (3) The MEDIA DEFECT LIST should be attached.



Figure 2.1 Exterior view of carton

2.3 Installation

2.3.1 Outer Dimensions

Figure 2.2 shows the outer dimensions and mounting dimensions. All dimensions are in millimeters.



Figure 2.2 Outer dimensions

2.3.2 Notes on installation

(1) Installation directions

The drive may be installed as shown in the following figure.

In the horizontal position, the drive must be level to within 20 degrees and the PCB facing downwards. Vertically the drive must be true within 5 degrees and cannot be mounted end above end.



(2) Frame structure

When the drive is mounted with bottom threads, the embossed frame can be used as shown below (detail A). However, when the drive is mounted with the side threads, the frame should be designed according to detail B as shown below.

CAUTION:

Screw lengths for mounting drive differs, according to mounting method, it is important to use correct length of screw.



(3) Ambient temperature

The operating temperature range of the drive is specified at a distance of 3 cm from the drive.

The operating temperature must not exceed 45°C at any time in operation. To satisfy this condition, the base surface temperature in the Ready condition must not exceed 60° C.

The PCB should be cooled with proper air circulation in the cabinet.



2.4 Cable Connection

The drive is interfaced to a system through three connectors.

2.4.1 Drive connectors location

Figure 2.3 shows the location of A and B cable edge connectors and power connector.



Figure 2.3 Drive connectors

2.4.2 Single drive connection

Figure 2.4 shows the connection of single drive to its controller.



TM = Terminator

Figure 2.4 Single drive connection

2.4.3 Multiple drive connection

(1) Daisy chain connection

Connection of the drives to a controller is shown in Figure 2.5. The A Cable (control signals) must be connected in series and the B Cable (R/W signals) in parallel. The termination for the control signals must be performed only on the last drive in the chain.



Figure 2.5 Daisy chain connection

(2) Radial connection

Connection of drive to its controller is shown in Figure 2.6. The A Cable (control signals) and the B Cable (R/W signals) must be connected in parallel. The termination of control signal must be performed at the all drives. See paragrah 3.4.5 for A and B cable length specification.



Figure 2.6 Radial connection

2.5 Switch Setting

The functions and assignment procedures of a switch are described below.



(1) Drive select

Set the drive number (1 to 4) with the short plug as follows.



(2) Radial/daisy connection setting

Set either radial or daisy connection as follows.



(3) Terminator connection

When all switches other than SW7 are set to ON, the terminator is connected. When all switches other than SW7 are set to OFF, the terminator is not connected.



(4) Drive mode selection

Drive mode 1 is selected when SW7 is OFF and Drive mode 2 is selected when SW7 is ON.



See subsection 3.4.6 and 3.4.7 for description of mode 1 and mode 2.

(5) CN3 Write Enable

Removal of this short plug will inhibit writing data on the drive. (This facilitates an external write protect switch.)

(6) CN4 RINH signal

This short plug enables the internal "Read Inhibit" signal "RINH" to be presented on pin 5 of the data cable.

(7) CN7 external LED connector

This connector is provided to allow connection of an external "Drive Selected" LED.

CHAPTER 3 THEORY OF OPERATION

This chapter consists of 3 sections:

- (1) Mechanical parts
- (2) Recording media format
- (3) Interface and electrical control section

3.1 Mechanical Parts

The drive consists of disks, heads, spindle motor, actuator, cover, breather filter, recirculation filter, base, and control PCA.

Figure 3.1 shows the outer view of the drive.



Figure 3.1 Outer view

(1) Disks

Disks are 95 mm in outer diameter and 25 mm in inner diameter and are coated with a special lubricating material. M2225D2, M2226D2 and M2227D2 have 2, 3 and 4 disks respectively. Durability is designed for over 10,000 start and stop cycles.

(2) Heads

The whitney heads are in contact with the disks when the disks are stationary, but automatically float when disk rotation reaches a certain speed. The number of heads (R/W) is four in the M2225D2, six in the M2226D2, and eight in the M2227D2.

(3) Spindle motor

The disks are turned by a direct-drive DC motor. The motor attains a very precise rotational speed: 3600 rpm, $\pm 1\%$. This precision is achieved through a feedback circuit which includes a Hall IC, mounted within the motor assembly.

(4) Actuator

This assembly consists of an optical encoder motor, band actuator, and head arm.

The carriage working with the special drive circuit, gives increased reliability and a very short average positioning time of 35 ms.

3.2 Air Circulation

The heads, disks and actuator are sealed inside a cover to shut out any contamination. This head disk assembly has a closed-loop air recirculation system using the blower effect of the rotating disks to continuously cycle air through the recirculation filter. This filter traps any dust generated inside the enclosure. To prevent negative pressure in the vicinity of the spindle when the disks begin rotating, a breather filter is attached. This breather filter also equalizes the internal air pressure with the atmospheric pressure due to surrounding temperature changes.

3.3 Recording Media

Servo information is recorded on part of the data surfaces in this drive. The drive control circuit samples this servo information to position the heads on a data track precisely.

The data surface consists of 615 cylinders for data recording. Cylinder 0 is on the outermost radius of the disk and cylinder 614 is on the innermost radius.

3.3.1 Track format

The soft sector format, is the same as that for floppy disk drive units. Each sector consists of an identify (ID) field (for checking that the correct sector is read) and a data field for actually recording the data.

The sector format is determined by the controller. This subsection explains the format written at the factory.

A sector interleave format (factor = 4) is set at the factory. A track has 32 sectors.



Figure 3.2 Sector interleave format



Notes:

- 1. The track capacity varies according to the motor rotation fluctuation. The nominal track capacity is 10,416 bytes.
- 2. The nominal capacity of gap 4 is 352 bytes.

3. $16 \times "4E"$ Indicates the hexadecimal bit pattern.

Figure 3.3 Track format

3.3.2 Format configuration

(1) Gap 1: "4E"

Absorbs the index burst fluctuation. A 16-byte "4E" pattern is written in this gap.

(2) Sync: "00"

The VFO synchronization area for reading the ID and data fields. A 13-byte "00" pattern is written in this field.

(3) Address Mark (AM): 2 Bytes

ID Field : "A1" "FE" (*) Data Field : "A1 "F8"

Identifies the header part of the ID and data fields. An "A1" pattern is written in the following missing clock format, to detect the AM:

Bit Position

	7	6	5	4	3	2	1	0	
	C D	C D	C D	C D	C D	C D	C D	C D	
"A1" Data Bits	1	0	1	0	0	0	0	1	This is assumed
"A1" Clock Bits	0	0	0	0	1		1	0	clock.
Ordinary MFM pulses			ſ		ſ	_ 	<u></u>	ſ_	
MFM pulses having missing clock.	ſ_		ſL		ļ		_ 	ſ	

(*) The data pattern of byte 2 succeeding the "A1" pattern of AM is as follows:

ID field: "FE" at cylinders $0 \sim 255$

"FF" at cylinders 256 ~ 511

"FC" at cylinders $512 \sim 614$

Data field: "F8"

(4) Identify Field (ID): 7 Bytes

The ID field consists of seven bytes, including AM and CRC. The three bytes other than AM and CRC have the following bit configurations:



(5) CRC field: 2 Bytes

Error detection code including AM (A1 pattern). The polynominal is as follows: $X^{16} + X^{12} + X^5 + 1$

Note:

The CRC initial value is FF.

(6) Gap 2: 16 Bytes

Lead in area for reading/writing the data field. The data pattern for synchronizing the variable frequency oscillator (VFO) is "00".

(7) Data field: 256 Bytes

The user area follows the Data Address mark pattern of "A1F8" and in turn is followed by a 2 byte CRC field.

(8) Gap 3: 18 Bytes

Consists of 3-byte "00" patterns and 15-byte "4E" patterns for absorbing motor rotation fluctuation.
(9) Gap 4: 352 Bytes (nominal)

The area for absorbing motor rotation fluctuation used when formatting all sectors in a track at the same time. This area consists of 352-byte "4E" patterns (nominal rotation number).

3.3.3 Write precompensation

Write precompensation is not necessary. (Post compensation is automatically handled inside the drive logic by changing the read channel characteristics for the inner and outer cylinders.)

3.4 Interface

This section describes the physical and logical conditions of the signals transferred through the interface between the drive and the controller. The timing is specified at the driver/receivers of the drive.

3.4.1 Signal lines

		Cable A				
	Controller side	Drive side				
(3)	Head Select 0-2		Index Ready	(1) (1)		
(4) (1)	Drive Select 1-4 Write Gate		Track 0	(1)		
(1)	Reduced Write Current		Write Fault	(1)		
(1) (1)	Step		Seek Complete	(1)		
	11 lines		5 lines			



3.4.2 Input signals

(1) Head Select 0 to 2

These signal lines are used to select one of the data heads in the drive.

(2) Drive Select 1 to 4

These signal lines are used to select one of four drives in a multi-drive configuration and validate the input/output signals of the selected drive.

(3) Direction

This signal line is used to determine the seek direction of the data heads when the step pulses are sent to the disk drive. When this signal is true, seek is performed inward (away from Track 0); when false, seek is performed outward (toward Track 0).

(4) Step

This signal moves the data heads one track per pulse in the direction indicated by the Direction signal. There are two stepping modes as follows:

(a) The drive supports step pulse rates between 5 kHz and 3 MHz and will automatically select either a "full buffered" or "semi buffered" mode of seek operation. In the full buffered mode, the actuator will not move until all of the step pulses have been received. At a lower step pulse rate, the actuator will start the seek after 12 step pulses have been received and before the last of the pulses have arrived. This is the semi-buffered seek mode and functions this way in order to maintain a higher average seek time.

(Step rates below 5 kHz are prohibited.)

(b) Return to zero mode

When 615 or more step pulses are issued, the data heads will move to Track 0.

If the controller does not use this mode, the recalibrate function should be performed per the following procedure.

- (1) Set the Direction to false.
- (2) Send one step pulse.
- (3) Wait until the Seek Complete signal is true.
- (4) Continue the procedure until the Track 0 signal is true.
- (5) Write Gate

This signal line enables the write current to the selected data head in the drive. When this signal is false, the Read Data from the disk is transmitted to the interface.

(6) Reduced Write Current

This signal line is not used in this drive.

(7) MFM Write Data (balanced transmission)

This signal is a differential signal, and is used to determine the flux change point of the data bit written on the disk.

When +MFM Write Data goes more positive than -MFM Write Data while Write Gate is active, a flux change occurs.

During a Read, this signal should remain inactive (+MFM Write Data should be more negative than -MFM Write Data).

3.4.3 Output signals

(1) Index

This is a pulse signal transmitted once for every revolution of the disk in the selected drive.

(2) Ready

This signal is active or true when the voltages are within specification and the spindle motor has reached nominal speed. This signal is true approximately 15 seconds after power on.

(3) Track 0

This indicates the data head is stopped on track 0.

(4) Write Fault

This indicates that one of the following abnormal states occurred during writing.

- (a) Either +5 V or 12 V dropped below specification.
- (b) Write current was not applied to the head while Write Gate was enabled.
- (5) MFM Read Data (balanced transmission)

This signal is a differential signal and is used to send the Read Data bit from the disk to the host side. When the Write Gate is inactive, the point which indicates + MFM Read Data goes more positive than - MFM Read Data represents a flux reversal on the track of the selected head.

(6) Seek Complete

This indicates that the selected data head is positioned at the requested track. This signal includes the settling time of the head, and when it is true, read/write operations are enabled.

(7) Drive Selected

When the Drive Select 1-4 signals match the Drive Select Short Plugs on the drive side, the drive is selected.

3.4.4 Timing Specifications

- (1) Seek timing
 - (a) Step/Seek Complete relationship



(b) Step/Direction and Drive Select relationship



(2) Write/Read Data timing

(a) Head change-over timing



(b) Read/Write Data timing



(3) Index signal timing



3.4.5 Driver/Receiver

The interface signals are terminated as in Figure 3.4. The total control cable length in a multi-drive configuration should not exceed the specification. (6 metres)



Figure 3.4 Driver/Receivers

3.4.6 Drive Mode

During operation the drive will automatically calibrate its optical cylinder reference (encoder) to fixed servo cylinders on the disk. This servo calibration, which is used to adjust for thermal changes, occurs during normal seek operations at predetermined intervals. In this manner, servo calibration is transparent to the drive controller and will result only in an occasional longer than average seek time.

In the event that servo calibration becomes necessary but no seek operation has been issued for a period of time, the position of the drive mode switch (SW7) determines what action will be taken.

(1) Drive mode 1

Drive mode 1 can only be used if the controller operations meet the two following conditions:

- If the drive is not being accessed, the drive select signal is not active.
- When the drive select signal is activated to access the drive, the controller must verify or wait for an active Seek Complete status.

In this mode, servo calibration is automatically performed while the drive is not selected. During calibration, the Seek Complete signal will not be active and the controller must verify this status line after selecting the drive.

(2) Drive Mode 2

Drive mode 2 is the factory set mode of operation and must be used if the controller does not meet the requirements of mode 1 operation.

In this mode, servo calibration is automatically performed regardless of the drive selection status. During calibration, the Read Data and Index signals will not be active and the Seek Complete signal will remain valid.

3.4.7 Details of Drive Mode

- (1) Drive Mode 1
 - (1) Timing of compensation data renewal (Sampling seek)

The drive has an interval timer. This interval timer is preset, a value which depends on the elapsed time from power-on.

The renewal operation for the compensation data is made in the following two ways.

- A Seek instruction, (STEP pulse) is issued and the interval timer has overflowed.
- Drive Select is false when the interval timer overflows.

A timing chart of the renewal operation for the compensation data is as follows.



Figure 3.5 Timing of compensation data renewal (Drive Mode 1)

(2) When the interval timer overflows it may take up to 30 microseconds to check the status of the drive select line and then up to a further 30 microseconds to commence the internal seek operation. If within this time frame the drive select signal is asserted, then seek complete will be driven on the interface, up to 30 microseconds, until it is negated by the internal seek compensation data renewal operation.

When the host controller asserts the drive select signal, it must wait a minimum of 30 microseconds before checking if seek complete is true before initiating read/write operation. When the drive is deselected, it must remain deselected for a minimum of 30 microseconds, otherwise the internal compensation data renewal operation cannot commence.

If the timer overflows when the drive is selected, then the drive checks the condition of the select status, (selected) and then waits for a step pulse from the controller, to initiate the compensation data renewal seek.



Figure 3.6 Drive Mode 1 timing

(2) Drive Mode 2

(1) Timing of compensation data renewal (Saving seek)

The drive has an interval timer. The interval timer is preset, a value which depends on the elapsed time from power-on.

The renewal operation of the compensation data is made when a Seek instruction (STEP pulse) is issued after the interval timer overflows.

(2) Read Data stop timing

If the seek instruction is not issued during five timeouts of the interval timer, then Read Data and Index signals are stopped, the internal seek is performed, compensation data is renewed, and then Read Data and Index signals are sent again. The recalibration or seek instruction (error recovery process) from the controller is executed after the internal seek.





(3) Step instruction during renewal of compensation data

When the retry instruction (step instruction) is issued from the controller, during internal seek operation, the retry instruction (step instruction) is executed after the internal seek.



Figure 3.8 Step instruction during renewal of compensation data

(d) Write instruction during renewing compensation data

When the write instruction (Write Gate: True) is issued during an internal seek operation, the Write Fault becomes true.



Figure 3.9 Write instruction during renewal of compensation data

3.5 Electrical Control Section

The M222XD2 is controlled by a MPU (Microprocessor, Intel 8031) and the sequencing program stored in the EPROM. This section explains the operation of the M222XD2 using the block diagram and the flowchart following.



Figure 3.10 MPU control system block diagram

3.5.1 Sequence

Figure 3.11 shows the flowchart from power-on, to drive ready and the next Seek instruction sequences.



Figure 3.11 Control flowchart

As shown in Figure 3.11, on first powering on, an initialization sequence begins (zero-clearing each memory and register and RTZ initial seek). After the RTZ operation, several processes (Ready, SKC and Track 0 process) are performed and the flow enters into the routine indicated by (1). The Difference register check is idling and awaits the seek instruction from the controller. As mentioned in the Interface section, this register stores the number of step pulses (actually difference value) in slave mode, and sends it to the MPU. If that number is equal to or more than 615, the seek instruction is converted into a RTZ instruction (3). If less than 615, it is processed as a seek instruction (2).

This flowchart shows the basic operation. When a time out or emergency condition occurs the flow enters an abnormal process routine.

The MPU is not involved in the read/write operation directly.

3.5.2 Power-on sequence (initialization)

- (1) When the +5 V power is turned on, the MPU begins to operate and performs the following.
 - Resets each register in the MPU
 - Resets the servo control register
 - Resets each sequence register
 - Resets each status register

The Motor Enable signal in the port register in MB63513 is set, and the spindle motor control circuit begins to operate. To time, the spin up, the 30 seconds counter is set in the MPU. The MPU checks rotational speed by observing the Index signal from the spindle motor.

After Speed OK becomes true, approximately 1 second later, the RTZ Initial Seek Sequence starts. If the Initial Seek is not completed within 30 seconds, after powering on, the MPU stops the spindle motor rotation and blinks the RDY LED.

This condition is reset by turning off and on the +5 V power supply. Figure 3.12 shows the flow from powering on, to the RTZ sequence.

(2) Servodata initialization

To initialize the servo data, the servo information on the disk is read, the initial value of the offset compensation is stored into the RAM in the MPU, and the offset compensation sequence is performed.

The data surface is divided into 8 zones. Each zone has a cylinder on its center position which records the servo information. The compensation data is generated by reading the cylinder sequentially.





Figure 3.12 Power on sequence (Initialization)

3.5.3 RTZ sequence

The RTZ sequence makes the actuator move to cylinder 0, and is executed in 2 ways; initial sequence after power on and receiving the RTZ instruction.

In the RTZ sequence, the following processes are performed.

- (1) Time out setting (preparation for interrupt)
- (2) SKC resetting
- (3) DRLM resetting

Next, confirmation of the HDLD signal is performed.



In the RTZ sequence, the Reverse Low Speed signal, the speed control signal, is output, until the HDLD signal becomes false. Then, the speed control signal is changed from Reverse Low Speed, to Forward High Speed. When the HDLD signal becomes true, the speed control signal is changed to Forward Low Speed. When the head is in the proximity of cylinder 0 (SNN = 1), the speed control is changed to position control (LNMD = 1) and the head is positioned precisely to cylinder 0.



Figure 3.13 RTZ sequence



Waiting next seek instruction

Note:

SKCYL:Current cylinder valueSKTAR:Target cylinder valueTAR:Target speed

Figure 3.14 After seek process



Figure 3.15 Seek sequence

(1) DC spindle motor control

Figure 3.16 shows the block diagram of the spindle motor control.



Figure 3.16 DC motor control block diagram

When power is turned on the MPU issues the motor start instruction (MTR Enable), the current control circuit drives the current to the phase selected by the phase control circuit. Phase control is performed by the hall sensor output signals (U/V/W). The DC spindle motor has the sensor to detect the Index signal.

3.5.4 Seek sequence

The Seek sequence is divided into 4 processes, servo data sample decision section, seek pre-process, seek speed control, and seek tail-process. In the seek pre-process, the following is performed according to the direction and number of stepping pulses given by the interface.

- (1) Illegal Cylinder Check
- (2) DRLM, SKC, *NCY1, and *NCY2 setup
- (3) Seek-Time-Over Timer start
- (4) Initial feed forward value set

In the servo data sample decision process, the following are performed.

- (1) Checking whether the servo data sampling is necessary
- (2) Checking the unsampled zone
- (3) Deciding whether to jump to the servo data sampling routine

In the seek speed control process, the current location is read and the difference value to the target cylinder is calculated. If the difference is 0, the flow enters into the seek tail-process. If the difference is not 0, then speed control is performed. The speed control is performed as follows:

- (1) Calculate the difference between the current location and the last location
- (2) Read the target speed corresponding to the difference value from EPROM

(3) Set the speed of difference between the current speed and the target speed

The current location is given to read the value, by analog-to-digital converting the Fine Position signal indicated the detailed location between tracks, from the difference counter stored the track crossing pulse (TRXP).

To control the decreasing speed of the motor, the Feed Forward signal is output through the DA converter. This signal is not output when the difference value is more than 128, and is output from the point that the current speed exceeds the target speed. When the remaining difference value is less than 20, the feed forward value is decreased in each calculation cycle. So, it is available to decrease the speed in a gentle curve. The tail-process is a same process as a RTZ. Figure 3.18 shows the seek sequence flowchart.

3.5.5 Seek control circuit



Figure 3.17 Seek block diagram

Figure 3.17 shows the block diagram of the seek circuit which performs the seek operation. The microprocessor (MPU) sets the feed forward value and flows the current to the actuator with DAERR signal. This feed forward value is an assumed preset value. The actuator accelerates and its actual speed is compared to the ideal speed by comparing the feedback (actual) speed with stored values. This produces a difference (DAERR) value which controls the current to the motor and through the deceleration phase, holds the target speed.



Figure 3.18 Seek current



Figure 3.19 Waveform during seek

3.5.6 Encoder

The encoder uses optical technology. Using a LED and photo sensors, the POSN and POSQ signals are generated by converting the quantity of light at the physically different locations into the electric signals. The FNPOS signal is generated by picking up the straight part of the POSN and POSQ signals in the electric circuit. The sensor for the HDLD signal, at another location, outputs the HDLD signal.



Figure 3.20 Encoder principle diagram



Figure 3.21 Fine Position signal generation circuit block diagram





3.5.7 Clamp position

*EQUAL signal is active when a phase of current cylinder is the same as the phase of the target cylinder. When the phase of the current cylinder is different, the FNPOS signal is kept at the clamp level to extend the control range between +1.5 and -2.5 cylinders from the target cylinder. Figure 3.23 show the timing chart.



Figure 3.23 Clamp position timing chart

3.5.8 Fault detection during seek

(1) VCMHT (Encoder motor heat detection circuit)

If abnormal current flows into the Encoder motor, the heat detection circuit detects it and sends VCMHT signal to MPU. To detect, voltage, generated at resistor for current detection, is time-integrated.

(2) Seek time over

The timer/counter in the MPU is set before starting a seek. During this time, if seek is not completed, an internal interruption of the MPU occurs and the flow transfers from the seek operation routine to the time over routine.

(3) Over-shoot check

After a seek, a check is made to see if an overshoot has occurred. This is detected from the difference between the current position and the target position.

3.5.9 Read/write circuit

The read/write circuit consists of the head IC section inside the DE, the write circuit and the read circuit. Figure 3.24 shows the block diagram of the read/write circuit.



Figure 3.24 Read/write circuit block diagram

(1) Head IC section

The head IC section consists of 8 channel circuits, having the pre-amplifier and the write amplifier. Each channel is connected to a data head. The M2225D2, M2226D2 and M2227D2 drives have 1 head IC inside the DE.

(2) Write circuit

Figure 3.25 shows the block diagram of the write circuit.



Figure 3.25 Write circuit block diagram

(a) Write amplifier

This is a write current source detection circuit that decides the correct write current value of the head. This circuit is set on/off with a write command signal "Write Gate" from the controller. The current value is changed according to the cylinder address of the head to flow the optimum current to the head. If an error is detected in the Write Fault or Power Loss detection circuit, the current source is cut off unconditionally. (b) Write driver

This is included in the head IC. This receives current from the write amplifier and changes the current to be sent to the data head according to the write data pulse (WDP).

(c) Write Fault detection circuit

This circuit detects a fault during the write operation. This sets the Fault Latch and sends the Write Fault to the controller in the following cases.

- (1) When write current is not supplied to the head.
- (2) When the DC voltage is abnormal.

Fault Latch is held until the controller resets with Fault Clear.

(d) Power Loss detection circuit

When the power is switched on/off or a power hit occurs, an abnormal current may flow in the head because of a disturbance of the logic circuit, resulting in destruction of disk data. Therefore, the Power Loss detection circuit monitors the DC voltage level; if the voltage drops, the circuit clamps the write amplifier current source before the logic circuit is disturbed, to protect the head from abnormal current.

(3) Read circuit

Figure 3.26 shows a block diagram of the read circuit and waveforms.



Figure 3.26 Read circuit block diagram

(a) Pre-amplifier

This is included in the head IC. The Read signal is generated by flux reversals on the disk and the detected head output signal is input to the pre-amplifier, and amplified approximately 100 times.

(b) Amplifier 1

This amplifies the read signal approximately 30 times.

(c) Filter 1/2

These filters eliminate high-frequency noise from read signals amplified by the pre-amplifier and main amplifier. The filter characteristics are changed according to the cylinder address of the head to compensate for the difference of head output signal characteristics between outer and inner cylinders.

(d) Amplifier 2

Amplifier 2 has an AGC amplifier function to keep a constant output waveform at the filter 2.

(e) Differentiator circuit

The peak position of the read signal output from the pre-amplifier indicates the flux reversal point. This circuit, including CR, converts flux points to zero-crossing points.

(f) Pulse shaper

This circuit detects zero-crossover points of the differentiated waveform amplified by the main amplifier, then converts them to TTL level.

(g) Shoulder noise elimination circuit

A read waveform sent from the head, has shoulders as shown in Figure 3.27. Differentiation of this waveform shows that the shoulders are close to the zero-cross line. External noise may add noise pulses to pulse shaper outputs. The shoulder noise elimination circuit selects signal and noise pulses according to the pulse width, and eliminates pulses narrower than the specified pulse width as noise pulses.

(h) Waveform shaping circuit

This circuit generates raw data having the specified pulse width from the leading and trailing edges of the shoulder noise elimination circuit outputs.





CHAPTER 4 TROUBLESHOOTING

This chapter explains a troubleshooting method.

A number in parentheses near the diamond indicates the check location in Figure 4.1.



Figure 4.1 Check location





4-3

FUJITSU AMERICA, INC. 3055 ORCHARD DR. SAN JOSE, CA 95134

FUJITSU AMERICA, INC.

Reader Comment Form

We would appreciate your comments and suggestions for improving this publication.												
Put	blic	ation No.	F	lev. Letter	Title					Current Date		
How did you use this publication?							Is the material presented effectively?					
		Learning Reference] Installing] Maintainii	na	Sales	Fully Covered	Well Illustrated	Well Organized	Clean		
Wh	at	is your overall rating of	this	s publicatio	n?		What is your occupati	on?				
		Very Good] Fair		Very Poor						
\square		Good	L	Poor								
Your other comments may be entered here. Please be specific and give page, paragraph and line number references where applicable.												

								*******		10-11-11-11-11-11-11-11-11-11-11-11-11-1		
						······································						
┝												
-												
					<u> </u>							
								an a				
<u> </u>		<u></u>	ar arraita jõitj		an dan san ya ta ta shara							
								Reference and a second				
								Your Name & Dature	iddroco			
								Tour Maine & Helum P	001699			

Thank you for your interest. (Fold & fasten as shown on back, no postage needed if mailed in U.S.A.)
Tape Here Only

Fold



No Postage Necessary If Mailed in the **United States**

BUSINESS REPLY MAIL Permit # 7446

First Class

San Jose

Postage will be paid by Addressee

FUJITSU AMERICA, INC. **Computer Products Group Technical Support Dept.** 3055 Orchard Dr. San Jose, CA 95134