## HONEYWELL

## DPS/LEVEL 68 \& DPS 8M MULTICS PROCESSOR MANUAL

# MULTICS PROCESSOR MANUAL 

## SUBJECT

Description of the Multics Processor

## SPECIAL INSTRUCTIONS

This manual supersedes AL39-00, dated April 1976 and Addendum A, AL39-00A, dated September 1976. The manual has been extensively revised. Change bars in the margin indicate technical additions and changes; asterisks denote deletions.

ORDER NUMBER
AL39-01
April 1979
Honeywell

This manual describes the processors used in the Multics system. These are the DPS/L68, which refers to the DPS, L68 or older model processors (excluding the GE-645) and DPS 8M, which refers to the DPS 8 fanily of Multics processors, i.e. DPS $8 / 70 \mathrm{M}$, DPS $8 / 62 \mathrm{M}$ and DPS $8 / 52 \mathrm{M}$. The reader should be familiar with the overall modular organization of the Multics system and with the philosophy of asynchronous operation. In addition, this manual presents a discussion of virtual memory addressing concepts including segmentation and paging.

The manual is intended for use by systems programmers responsible for writing software to interface with the virtual memory hardware and with the fault and interrupt portions of the hardware. It should also prove valuable to programmers who must use machine instructions (particularly language translator implementors) and to those persons responsible for analyzing crash conditions in system dumps.
This manual includes the processor capabilities, modes of operation,
functions, and detailed descriptions of machine instructions. Data
representation, program-addressable registers, addressing by means of
segmentation and paging, faults and interrupts, hardware ring implementation,
and cache operation are also covered.

The information and specifications in this document are subject to change without notice. Consult your Honeywell Marketing Representative for product or service availability.

|  | 11/85 |
| :--- | ---: |
| OHoneywell Information Systems Inc., 1985 | File No.: 1L03, 1L53 |




## CONTENTS (cont)





Figure 3-9
Figure 3-10
Figure 3-11
Figure 3-12
Figure 3-13
Figure 3-14
Figure 3-15
Figure 3-16
Figure 3-17
Figure 3-18
Figure 3-19
Figure 3-20
Figure 3-21
Figure 3-22
Figure 3-23
Figure 3-24
Figure 3-25
Figure 3-26
Figure 3-27
Figure 3-28
Figure 3-29
Fizure 3-30
Figure 3-31
Figure 3-32
Figure 3-33
Figure 4-1
Figure 4-2
Figure 4-3
Figure 4-4
Figure 4-5
Figure 4-6
Figure 4-7
Figure 4-8
Figure 4-9
Figure 4-10
Figure 4-11
Figure 4-12
Figure 4-13
Figure 4-14
Figure 4-15
Figure 4-16
Figure 4-17
Figure 4-18
Figure 4-19
Figure 4-20
Figure 4-21

Page


Table $2-1$
Table $2-2$
Table $2-3$
Table $2-4$
Table $2-5$
Table $2-6$
Table $3-1$
Table $3-2$
Table $4-1$
Table $4-2$
Table $4-3$
Table $4-4$
Table $4-5$
Table $4-6$
Table 4-7
Table 4-8
Table 4-9

|  |  | Page |
| :---: | :---: | :---: |
| Figure 4-22 | Move Numeric Edited (mvne) EIS Multiword Instruction Format | 4-216 |
| Figure 4-23 | Combine Bit Strings Left (csl) EIS Multiword |  |
| Figure 4-24 | Instruction Format ( ${ }_{\text {Compare }}$ Bit Strings (cmpb) Eis Mul tiword | 4-218 |
|  | Instruction Format . . . . . . . | 4-222 |
| Figure 4-25 | Binary to Decimal Convert (BTD) EIS Multiword |  |
|  |  | 4-226 |
| Figure 4-26 | Decimal to Binary Convert (dtb) EIS Multiword Instruction Format . | 4-228 |
| Figure 4-27 | Add Using Two Decimal Operands (ad2d) EIS Multiword Instruction Format |  |
| Figure 4-28 | Add Using Three Decimal Operands (ad3d) ETS |  |
|  | Multiword Instruction Format - . | 4-233 |
| Figure 4-29 | Micro Operation (MOP) Character Format |  |
| Figure 5-1 | Main Memory Address Generation for Unpaged Segments | 5-3 |
| Figure 5-2 | Page Number Formation . | 5-3 |
| Figure 5-3 | Main Memory Address Generation for Paged Segments | 5-5 |
| Figure 5-4 | Appending Unit Operation Flowchart | 5-8 |
| Figure 5-5 | Segment Descriptor Word (SDW) Format | 5-9 |
| Figure 5-6 | Page Table Word (PWW) Format . . . | 5-10 |
| Figure 6-1 | Address Modifier (TAG) Field Format | 6-3 |
| Figure 6-2 | Common Computed Address Formation Flowchart | 6-6 |
| Figure 6-3 | Register Modification Flowchart - . . | 6-7 |
| Figure 6-4 | Register Then Indirect Modification Flowchart | 6-9 |
| Figure 6-5 | Indirect Then Register Modification Flowchart | 6-11 |
| Fizure 6-6 | Indirect Then Tally Modification Flowchart | 6-18 |
| Figure 6-7 | Format of Instruction Word ADDRESS When Bit 29 $=1$ | 6-19 |
| Figure 6-8 | ITP Pointer Pair Format | 6-21 |
| Figure 6-9 | ITS Pointer Pair Format | 6-22 |
| Figure 6-10 | Effective Segment Generation Flowchart | 6-23 |
| Figure 6-11 | EIS Virtual Address Formation Flowchart | 6-25 |
| Figure 8-1 | Complete Appending Unit Operation Flowehart | 8-4 |
| Figure 9-1 | Main Memory/Cache Memory Mapping | 9-3 |
| Figure A-1 | Processor Operation Code Map | A-2 |
| Figure A-2 | EIS MF Codes | A |

TABLES
Fixed-Point Binary Integer Values . . . . . .
Fixed-Point Binary Fraction Values $. ~ . ~ . ~ . ~ . ~$ $2^{2-5}$

## CONTENTS (cont)



## INTRODUCTION

The processor described in this reference manual is a hardware module designed for use with Multics. The many distinctive features and functions of Multics are enhanced by the powerful hardware features of the processor. The addressing features, in particular, are designed to permit the Multics software to compute relative and absolute addresses, locate data and programs in the Multics virtual memory, and retrieve such data and programs as necessary.

## MULTICS PROCESSOR FEATURES

The Multics processor contains the following general features:

1. Storage protection to place access restrictions on specified segments.
2. Capability to interrupt program execution in response to an external signal (e.g., I/O termination) at the end of any even/odd instruction pair (midinstruction interrupts are permitted for some instructions), to save processor status, and to restore the status at a later time without loss of continuity of the program.
3. Capability to fetch instruction pairs and to buffer two instructions (up to four instructions, depending on certain main memory overlap conditions) including the one currently in execution.
4. Overlapping instruction execution, address preparation, and instruction fetch. While an instruction is being executed, address preparation for the next operand (or even the operand following it) or the next instruction pair is taking place. The operations unit can be executing instruction $N$, instruction $N+1$ can be buffered in the operations unit (with its operand buffered in a main memory port), and the control unit can be executing instructions $N+2$ or $N+3$ (if such execution does not involve the main memory port or registers of instructions $N$ or $N+1$ ) or preparing the address to fetch instructions $N+4$ and $N+5$. This includes the capability to detect store instructions that alter the contents of buffered instructions and the ability to delay preprocessing of an address using register modification if the instruction currently in execution changes the register to be used in that modification.
5. Interlacing capability to direct main memory accesses to interlaced system controller modules.
6. Intermediate storage of address and control information in high-speed registers addressable by content (associative memory).
7. Intermediate storage of base address and control information in pointer registers that are loaded by the executing program.
8. Absolute address computation at execution time.
9. Ability to hold recently referenced operands and instructions in a high-speed look-aside memory (cache option).

Segmentation and Paging

A segment is a collection of data or instructions that is assigned a symbolic name and addressed symbolically by the user. Paging is controlled by the system software; the user need not be aware of the existence of pages. User-visible address preparation is concerned with the calculation of a virtual memory address; the processor hardware completes address preparation by translating the final virtual memory address into an absolute main memory address. The user may view each of his segments as residing in an independent main memory unit. Each segment has its own origin that can be addressed as location zero. The size of each segment varies without affecting the addressing of the other segments. Each segment can be addressed like a conventional main memory image starting at location zero. Maximum segment size is 262, 144 words.

When viewed from the processor, main memory consists of blocks or page frames, each of which has a length of "page-size" words. The page size used by Multics is 1024 words. Each frame begins at an absolute address which is zero modulo the page size. Any page of a segment $c a n$ be placed in any available main memory frame. These pages may be addressed as if they were contiguous, even though they may be in widely scattered absolute locations. Only currently referenced pages need be in main memory. A segment need not be paged, in which case the complete segment is located in contiguous words of main memory. In Multics, all user segments are paged. See Section 5 for additional discussion.

## Address Modification and Address Appending

Before each main memory access, two major phases of address preparation take place:

1. Address modification by register or indirect word content, if specified by the instruction word or indirect word.
2. Address appending, in which a virtual memory address is translated into an absolute address to access main memory.

Although the above two types of modification are combined in most operations, they are described separately in Sections 5 and 6 . The address modification procedure can go on indefinitely, with one type of modification leading to repetitions of the same type or to other types of modification prior to a main memory access for an operand.

## Faults and Interrupts

The processor detects certain illegal instruction usages, faulty communication with the main memory, programmed faults, certain external events, and arithmetic faults. Many of the processor fault conditions are deliberately or inadvertently caused by the software and do not necessarily involve error conditions. The processor communicates with the other system modules (I/0 multiplexers, bulk store controllers, and other processors) by setting and answering external interrupts. When a fault or interrupt is recognized, a "trap" results. The trap causes the forced execution of a pair of instructions in a main memory location, unique to the fault or interrupt, known as the fault or interrupt vector. The first of the forced instructions may cause safe storage of the processor status. The second instruction in a fault vector
should be some form of transfer, or the faulting program will be resumed at the point of interruption. Faults and interrupts are described in Section 7.

Interrupts and certain low-priority faults are recognized only at specific times during the execution of an instruction pair. If, at these times, bit 28 in the instruction word is set $O N$, the trap is inhibited and program execution continues. The interrupt or fault signal is saved for future recognition and is reset only when the trap occurs.

## PROCESSOR MODES OF OPERATION

There are three modes of main memory addressing (absolute mode, append mode, and BAR mode), and two modes of instruction execution (normal mode and privileged mode).

## Instruction Execution Modes

NORMAL MODE

Most instructions can be executed in the normal mode. Certain instructions, classed as privileged, cannot be executed in normal mode. These are identified in the individual instruction descriptions. An attempt to execute privileged instructions while in the normal mode results in an illegal procedure fault. The processor executes instructions in normal mode only if it is forming addresses in append mode and the segment descriptor word (SDW) for the executing segment specifies a nonprivileged procedure.

## PRIVILEGED MODE

In privileged mode, all instructions can be executed. The processor executes instructions in privileged mode when forming addresses in absolute mode or when forming addresses in append mode and the segment descriptor word (SDW) for the segment in execution specifies a privileged procedure and the execution ring is equal to zero. See Sections 5 and 7 for additional discussion.

## Addressing Modes

## ABSOLUTE MODE

In absolute mode, the final computed address is treated as the absolute main memory address unless the appending hardware mechanism is invoked for a particular main memory reference. During instruction fetches, the procedure pointer register is ignored. The processor enters absolute mode when it is initialized or immediately after a fault or interrupt. It remains in absolute mode until it executes a transfer instruction whose operand is obtained via explicit use of the appending hardware mechanism.

The appending hardware mechanism may be invoked for an instruction by setting bit 29 of the instruction word $O N$ to cause a reference to a properly loaded pointer register or by the use of indirect-to-segment (its) or indirect-to-pointer (itp) modification in an indirect word.

The append mode is the most commonly used main memory addressing mode. In append mode the final computed address is either combined with the procedure pointer register, or it is combined with one of the eight pointer registers. If bit 29 of the instruction word contains a 0 , then the procedure pointer register is selected; otherwise, the pointer register given by bits 0-2 of the instruction word is selected.

BAR MODE

In BAR mode, the base address register (BAR) is used. The BAR contains an address bound and a base address. All computed addresses are relocated by adding the base address. The relocated address is combined with the procedure pointer register to form the virtual memory address. A program is kept within certain limits by subtracting the unrelocated computed address from the address bound. If the result is zero or negative, the relocated address is out of range, and a store fault occurs.

## PROCESSOR UNIT. FUNCTIONS

Major functions of each principal logic element are listed below and are described in subsequent sections of this manual.

## Appending Unit

Controls data input/output to main memory
Performs main memory selection and interlace
Does address appending
Controls fault recognition
Interfaces with cache

## Associative Memory Assembly

This assembly consists of sixteen 51 -bit page table word associative memory (PTWAM) registers and sixteen 108-bit segment descriptor word associative memory (SDWAM) registers. These registers are used to hold pointers to most recently used segments (SDWs) and pages (PTWs). This unit reduces the need for possible multiple main memory accesses before obtaining an absolute main memory address of an operand or instruction.

## Control Unit

Performs address modification
Controls mode of operation (privileged, normal, etc.)
Performs interrupt recognition

Decodes instruction words and indirect words
Performs timer register loading and decrementing

Operation Unit

Does fixed- and floating-binary arithmetic
Does shifting and Boolean operations

Decimal Unit

Does decimal arithmetic
Does character-string and bit-string operations

## SECTION 2

## DATA REPRESENTATION

## INFORMATION ORGANIZATION

The processor, like the rest of the Multics system, is organized to deal with information in basic units of 36 -bit words. Other units of 4-, 6-, 9-bit characters or bytes, 18-bit half words, and 72-bit word pairs can be manipulated within the processor by use of the instruction set. These bit groupings are used by the hardware and software to represent a variety of forms of coded data. Certain processor functions appear to manipulate larger units of $144,288,576$, and 1152 bits, but these functions are performed by means of repeated use of 72-bit word pairs. All information is transmitted, stored, and processed as strings of binary bits. The data values are derived when the bit strings are interpreted according to the various formats discussed in this section.

## POSITION NUMBERING

The numbering of bit positions, character and byte positions, and words increases from 0 in the direction of conventional reading and writing: from the most significant to the least significant digit of a number, and from left to right in conventional alphanumeric text.

Graphic presentations in this manual show registers and data with position numbers increasing from left to right.

## NUMBER SYSTEM

The binary arithmetic functions of the processor are implemented in the twos complement, binary number system. One of the primary properties of this number system is that a field (or register) having width $\underline{n}$ bits may be interpreted in two different ways; the logical case and the arithmetic or algebraic case.

1
In the logical case, the number is unsigned, positive, and lies in the range [0, $\underline{n}_{-1]}$ where $n$ is the size of the register or the length of the field. The results of arithmetic operations on numbers for this case are interpreted as modulo $2 \underline{n}$ numbers. Overflow is not defined for this case since the range of the field or register cannot be exceeded. The numbers 0 and $2 \underline{n}-1$ are consecutive (not separated) in the set of numbers defined for the field or register.
(n In the arithmetic case, the number is signed and lies in the range $[-2(\underline{n}-1), 2(\underline{n}-1)-1]$. Overflow is defined for this case since the range can be exceeded in either direction (positive or negative). The left-hand-most bit of the field or register (bit 0 ) serves as the sign bit and does not contribute to the magnitude of the number.

The main advantage of this implementation is that the hardware arithmetic algorithms for the two cases are identical; the only distinction lying in the interpretation of the results by the user. Instruction set features are provided for performing binary arithmetic with overflow disabled (the so-called logical instructions) and for comparing numbers in either sense.

Subtraction is performed by adding the twos complement of the subtrahend to the minuend. (Note that when the subtrahend is zero the algorithm for forming the twos complement is still carried out, but, since the twos complement of zero is zero, the result is correct.)

Another important feature of the twos complement number system (with respect to comparison of numeric values) is that the no borrow condition in true subtraction is identical to the carry condition in true addition and vice versa.

A statement on the assumed location of the binary point has significance only for multiplication and division. These two operations are implemented for the arithmetic case in both integer and fraction modes. Integer means that the position of the binary point is assumed to the right of the least significant bit position, that is, to the right of the right-hand-most bit of the field or register, and fraction means that the position of the binary point is assumed to the left of the most significant bit position, that is, between bit 0 and bit 1 of the field or register (recall that bit 0 is the sign bit).

## INFORMATION FORMATS

The figures that follow show the unstructured formats (templates) for the various information units defined for the processor. Data transfer between the processor and main memory is word oriented; a 36-bit machine word is transferred for single-precision oper ands and subfields of machine words, and a 72 -bit word pair is transferred for all other cases (multiword operands, instruction fetches, bit- and character-string operands, etc.). The information unit to be used and the data transfer mode are determined by the processor according to the function to be performed.

The 36 -bit unstructured machine word shown in Figure 2-1 is the minimum addressable information unit in main memory. Its location is uniquely determined by its main memory address, Y. All other information units are defined relative to the 36 -bit machine word.


Figure 2-1. Unstructured Machine Word Format

Two consecutive machine words as shown in Figure 2-2, the first having an even main memory address, form a $72-$ bit word pair. In 72-bit word pair data transfer mode, the word pair is uniquely located by the main memory address of either of its constituent 36-bit machine words. Thus, if $Y$ is even, the word pair at ( $Y, Y+1$ ) is selected. If $Y$ is odd, the word pair at ( $Y-1, Y$ ) is selected. The term Y-pair is used when referring to such a word pair.


Figure 2-2. Unstructured Word Pair Format

Four-bit bytes are mapped onto 36 -bit machine words as shown in Figure 2-3. The 0 bits at bit positions $0,9,18$, and 27 are forced to be 0 by the processor on data transfers to main memory and are ignored on data transfers from main memory.


Figure 2-3. Unstructured 4-bit Byte Format 2-4.


Figure 2-4. Unstructured 6-bit Character Format

Nine-bit bytes are mapped onto 36 -bit machine words as shown in Figure 2-5.


Figure 2-5. Unstructured 9-bit Byte Format

Eighteen-bit half words are mapped onto 36 -bit machine words as shown in Figure 2-6.


Figure 2-6. Unstructured 18-bit Half Word Format

## DATA PARITY

Odd parity on each 36 -bit machine word transferred to main memory is generated as it leaves the processor, is verified at several points along the transmission path, and is held in main memory either as an extra bit in the case of magnetic core memory or as part of the error detecting and correcting (EDAC) code in the case of magnetic oxide semiconductor (MOS) memory. If an incorrect parity is detected at any of the various parity check points, the main memory returns an illegal action signal and a code appropriate to the check point.

On data transfers from main memory, the parity information is retrieved and transmitted with the data information. The same verification checks are made and illegal action signalled for errors. The processor makes a final parity check as the data enters the processor.

Any detected parity error causes the processor parity indicator to be set ON and (if enabled) a parity fault occurs.

## REPRESENTATION OF DATA

Data is defined by imposing an operand structure on the information units just described. Data is represented in two forms: numeric or alphanumeric. The form is determined by the processor according to function to be performed.

In the definitions below, $a_{i}$ is the value of the bit in the $i$ th bit position, either 0 or 1.

Numeric Data

Numeric data is represented in three modes: fixed-point binary, floating-point binary, and decimal. The mode is determined by the processor according to the function being performed.

FIXED-POINT BINARY DATA

Fixed-Point Binary Integers

Fixed-point binary integer data is defined by imposing either of the bit position value expressions shown below on an information unit of $\underline{n}$ bits.

Logical value:

$$
a_{0} \times 2^{(\underline{n}-1)}+a_{1} \times 2^{(n-2)}+\cdots+a_{i} \times 2^{(\underline{n}-i-1)}+\cdots+a_{\underline{n}-1}
$$

Arithmetic value:
$-a_{0} \times 2^{(\underline{n}-1)}+a_{1} \times 2(\underline{n}-2)+\ldots+a_{i} \times 2^{(\underline{n}-i-1)}+\ldots+a_{\underline{n}-1}$
The following fixed-point binary integer data items are defined (also see Table 2-1 for values):

Operand size(bits) Operand name

| 6 | 6-bit character operand |
| :--- | :--- |
| 9 | 9-bit byte operand |
| 18 | Half word operand |
| 36 | Single-precision operand |
| 72 | Double-precision operand |

Note that a 4-bit operand is not defined. This data item is defined only for decimal data. (See discussion of decimal data later in this section).

The proper operand and its position with respect to a 36 -bit machine word are determined by the processor during preparation of the main memory address for the operand. If the data width of the operand selected is smaller than the register involved, the operand is high- or low-order zero filled as necessary.

The values in Table 2-1 are given in terms of the operand sizes. The value an operand contributes to a larger field or register depends on the alignment of the operand with respect to the field or register.

Table 2-1. Fixed-Point Binary Integer Values

| Operand | 6-bit character | $\begin{aligned} & \text { 9-bit } \\ & \text { byte } \end{aligned}$ | $\begin{aligned} & \text { 18-bit } \\ & \text { half word } \end{aligned}$ | $\begin{gathered} 36-b i t \\ \text { single } \\ \text { precision } \end{gathered}$ | 72-bit double precision |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logical minimum maximum resolution | $2^{6_{-1}^{0}}{ }_{1}$ | $2^{9}-1$ | $2_{1}^{18}-1$ | $2^{3 b^{9}-1}$ | $2^{7 \frac{0}{2}-1}$ |
| Arithmetic minimum | 0 | 0 | 0 | 0 | 0 |
| maxima <br> negative positive resolution | $2^{-2^{5}}-1$ | $2^{\overline{8}_{-1}^{2}}$ | $2^{-7_{1}^{17}}$ | $2^{35}-1$ | $2^{7}{ }^{7}{ }_{1}^{71}$ |

## Fixed-point Binary Fractions

Fixed-point binary fraction data is defined by imposing the bit position value expression below on an information unit of $\underline{n}$ bits.

Arithmetic value:

$$
-a_{0}+a_{1} \times 2^{-1}+a_{2} \times 2^{-2}+\ldots+a_{i} \times 2^{-i} \ldots+a_{\underline{n}-1} \times 2^{-(\underline{n}-1)}
$$

Note that logical values are not defined for fixed-point binary fraction data.

The following fixed-point binary fraction data items are defined (also see Table 2-2 for values):

| Operand <br> size(bits) |  |
| :---: | :--- |
|  |  |
| 9 |  |
| 9 | Operand name |
| 18 | 9-bit character operand |
| 36 | Half word operand operand |
| 72 |  |
|  | Single-precision operand |
|  | Double-precision operand |

Note that a 4-bit operand is not defined. This data item is defined only for decimal data. (See discussion of decimal data later in this section.) Fixed-point binary fraction operands are used by the Divide Fraction (dvf) and Multiply Fraction (mpf) instructions only.

The proper operand and its position with respect to a 36 -bit machine word are determined by the processor during preparation of the main memory address for the operand. If the data width of the operand selected is smaller than the register involved, the operand is high- or low-order zero filled as necessary.

The values in Table 2-2 are given in terms of the operand sizes. The value an operand contributes to a larger field or register depends on the alignment of the operand with respect to the field or register.

Table 2-2. Fixed-Point Binary Fraction Values

| Operand | 6-bit <br> character | $\begin{aligned} & 9-b i t \\ & \text { byte } \end{aligned}$ | $\begin{aligned} & \text { 18-bit } \\ & \text { half word } \end{aligned}$ | $\begin{gathered} 36-\text { bit } \\ \text { single } \\ \text { precision } \end{gathered}$ | $\begin{gathered} \text { 72-bit } \\ \text { double } \\ \text { precision } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic ninimum maxima negative positive resolution | $\begin{gathered} 0 \\ \begin{array}{c} -1.0 \\ 1.0-2^{-5} \\ 2^{-5} \end{array} \end{gathered}$ | $\begin{gathered} 0 \\ -1.0 \\ 1.0-2^{-8} \\ 2^{-8} \end{gathered}$ | $\begin{gathered} 0 \\ -1.0 \\ 1.0-2^{-17} \\ 2^{-17} \end{gathered}$ | $\begin{gathered} -1.0 \\ 1.0-25^{-35} \\ 2^{-35} \end{gathered}$ | $\begin{gathered} 0 \\ -1.0 \\ 1.0-2-71 \\ 2^{-71} \end{gathered}$ |

FLOATING-POINT BINARY DATA

A floating-point binary number is expressed as:

$$
Z=M \times 2^{E}
$$

where:
$M$ is a fixed-point binary fraction; the mantissa
E is a fixed-point binary integer; the exponent

A floating-point binary number is defined by partitioning an information unit of $\underline{n}$ bits into two pieces; an 8-bit fixed-point binary integer exponent and an ( $\underline{n}-8$ )-bit fixed-point binary fraction mantissa.

The following floating-point data items are defined.

| Operand <br> size(bits) | Operand name |
| :---: | :--- |
| 18 |  |
| 36 | Half word oper and <br> 72 |
| Single-precision operand |  |
| Double-precision operand |  |

For clarity, the formats of these operands are shown in Figure 2-7 through Figure 2-9. In the figures, the fields labeled $S$ hold sign bits associated with the exponent, $E$, and the mantissa, M.

The floating-point binary operands are used only by the floating-point binary arithmetic instructions (see Section 4). The 18-bit half word operand has meaning only when used in conjunction with the direct upper (du) address modification (see Section 6 for a discussion of address modification).


Figure 2-7. Eighteen-bit Half Word Floating-Point Binary Operand Format


Figure 2-8. Single-Precision Floating-Point Binary Operand Format


Figure 2-9. Double-Precision Floating-Point Binary Operand Format

The proper operand is selected by the processor during preparation of the main memory address for the operand.

Overlength Registers

The AQ-register is used to hold the mantissa of all floting-point binary numbers. The $A Q$-register is said to be overlength with respect to the operands since it has more bits than are provided by the operands. Operands are low-order zero filled when loaded and low-order truncated (or rounded, depending on the instruction) when stored. Thus, the result of all floating-point instructions has more bits of precision in the AQ-register than may be stored.

Users are cautioned that calculations involving floating-point operands may suffer from propagation of truncation errors even if the computation algorithms
 possible to retain full AQ-register precision of intermediate results if they are saved with the Store $A Q$ (staq) and Store Exponent (ste) instructions but such saved data are not usable as a floating-point operand.

## Normalized Numbers

A floating-point binary number is said to be normalized if the relation

$$
-0.5>M>-1 \text { or } 0.5 \leq M<1 \text { or }[M=0 \text { and } E=-128]
$$

is satisfied. This is a result of using a $2^{\prime}$ 's complement mantissa. Bits 8 and 9 are different unless the number is zero. The presence of unnormalized numbers in any finite mantissa arithmetic can only degrade the accuracy of results. For example, in an arithmetic allowing only two digits in the mantissa, the number $0.005 \times 10^{2}$ has the value zero instead of the value one-half

Normalization is a process of shifting the mantissa and adjusting the exponent until the relation above is satisfied. Normalization may be used to recover some or all of the extra bits of the overlength AQ-register after a floating-point operation.

There are cases where the limits of the registers force the use of unnormalized numbers. For example, in an arithmetic allowing three digits of mantissa and one digit of exponent, the calculation $0.3 \times 10^{-10}-0.1 \times 10^{-1}$ (the normalized case) may not be made, but $0.03 \times 10^{-9}-0.001 \times 10^{-9}=0.029 \times 10^{-9}$ (the unnormalized case) is a valid result.

Some examples of normalized and unnormalized floating-point binary numbers are:

Unnormalized positive binary $0.00011010 \times 2^{7}$
Same number normalized $0.11010000 \times 2^{4}$
Unnormalized negative binary $1.11010111 \times 2^{-4}$
Same number normalized $1.01011100 \times 2^{-6}$
The minimum normalized nonzero floating-point binary number is $2^{-128}$ in all cases. Table 2-3 gives the values for the floating-point binary operands.

Table 2-3. Floating-Point Binary Operand Values

| Operand . | 18-bit half word | $\begin{gathered} 36-\text { bit } \\ \text { single } \\ \text { precision } \end{gathered}$ | 72-bit double precision |
| :---: | :---: | :---: | :---: |
| Unnormalized minimum maxima negative positive resolution | $\begin{gathered} 0^{(a)} \\ -1.0 \times 2^{127} \\ \left(1-2^{-9}\right) \times 2^{127} \\ 1: 9^{2}(b) \end{gathered}$ | $\begin{gathered} 0^{(a)} \\ -1.0 x^{2127} \\ \left(1-2^{-27}\right) \times 2^{127} \\ 1: 27 \end{gathered}$ | $\begin{gathered} 0(a) \\ -1.0 x^{2} 127 \\ \left(1-2^{-63}\right) \times x^{127} \\ 1: 63 \end{gathered}$ |

(a) There is no unique representation for the value zero in floating-point binary numbers; any number with mantissa zero has the value zero. However, the processor treats a zero mantissa as a special case in order to preserve precision in later calculations with a zero intermediate result. Whenever the processor detects a zero mantissa as the result of a floating-point binary operation, the AQ-register is cleared to zeros and the E register is set to -128. This representation is known as a floating-point normalized zero. The unnormalized zero (any zero mantissa) will be handled correctly if encountered in an operand but precision may be lost. For example, $A x 0^{-14}$ $+0 \times 10^{38}$ will not produce desired results since all the precision of $A$ will be lost when it is aligned to match the $10^{38}$ exponent of the 0 .
(b) A value cannot be given for resolution in these cases since such a value depends on the value of the exponent, E. The notation used, $1: m$, indicates resolution to 1 bit in a field of m . Thus, the following general statement on resolution may be made:

The resolution of a floating-point binary operand with mantissaleng th $m$ and exponent value $E$ is $2^{(E-m) \text {. }}$

## DECIMAL DATA

Decimal numbers are expressed in the following forms:
Fixed-point, no sign MMMMMM.
Fixed-point, leading sign $\pm$ MМММММ.
Fixed-point, trailing sign ММММММ. $\pm$
Floating-point $\pm$ MMMMMM. $\times 10^{\mathrm{E}}$

The form is specified by control information in the operand descriptor for the operand as used by the Extended Instruction Set (EIS) instructions (see Section 4 for a discussion of the EIS instructions).

A decimal number is defined by imposing any of the byte position value expressions below on a 4- or 9-bit byte information unit of length $\underline{n}$ bytes.

Fixed-point, no sign:

$$
c_{0} \times 10^{(\underline{n}-1)}+c_{1} \times 10^{(\underline{n}-2)}+\ldots+c_{(\underline{n}-1)}
$$

Fixed-point, leading sign:

$$
\left[\operatorname{sig} n=c_{0}\right] c_{1} \times 10^{(\underline{n}-2)}+c_{2} \times 10^{(\underline{n}-3)}+\ldots+c_{(\underline{n}-1)}
$$

Fixed-point, trailing sign:

$$
c_{0} \times 10(\underline{n}-2)+i_{1} \times 10(\underline{n}-3)+\ldots+c_{(\underline{n}-2)}\left[\operatorname{sign}=c_{(\underline{n}-1)}\right]
$$

Floating-point:

$$
\left[\operatorname{sign}=c_{0}\right] c_{1} \times 10(\underline{n}-3)+c_{2} \times 10(\underline{n}-4)+\ldots+c_{(\underline{n}-3)}[\text { exponent=8 bits }]
$$

where:
$c_{i}$ is the decimal value of the byte in the $i^{\text {th }}$ byte position.
[sign=c ${ }_{i}$ ] indicates that $c_{i}$ is interpreted as a sign byte.
[exponent=8 bits] indicates that the exponent value is taken from the
last 8 bits of the string. If the data is in 9-bit bytes, the
exponent is bits 1-8 of c $n-1)$ If the data is in 4-bit bytes, the
exponent is the binary value of the concatenation of c $(n-2)$ and
$c(n-1)$.

The decimal number as described above is the only decimal data item defined. It may begin on any legal byte boundary (without regard to word boundaries) and has a maximum extent of 63 bytes.

The processor handles decimal data as 4-bit bytes internally. Thus, 9-bit bytes are high-order truncated as they are transferred from main memory and high-order filled as they are transferred to main memory. The fill pattern is "00011"b for digit bytes and "00010" for sign bytes. The floating-point exponent is a special case and is treated as a fixed-point binary integer.

The processor performs validity checking on decimal data. Only the byte $v a l u e s[0,11]_{8}$ are legal in digit positions and only the byte values [12, 17] 8 are legal in sign positions. Detection of an illegal byte value causes an illegal procedure fault. The interpretation of decimal sign bytes is shown in Table 2-4.

Table 2-4. Decimal Sign Character Interpretation

| $9-$-bit <br> bytes | 4 -bit <br> bytes | Interpretation |
| :--- | :--- | :---: |
| $52_{8}$ | $12_{8}$ | + |
| $53_{8}^{(a)}$ | $13_{8}(b)$ | + |
| $54_{8}$ | $14_{8}(a)$ | + |
| $55_{8}^{(a)}$ | $15_{8}(a)$ | - |
| $56_{8}$ | $16_{8}$ | + |
| $57_{8}$ | $17_{8}$ | + |

(a) This value is used as the default sign byte for storage of results. The presence of other values will yield correct results according to the interpretation.
(b) An optional control bit in the EIS decimal arithmetic instructions (see Section 4) allows the selection of 138 for the plus sign byte for storage of results in 4 -bit data mode.

## Decimal Data Values

The operand descriptors for decimal data operands have a 6-bit fixed-point binary integer field for specification of a scaling factor (SF). This sealing factor has the sane effect as the value of E in floating-point decimal operands; a negative value moves the assumed decimal point to the left; a positive value, to the right. The use of the scaling factor extends the range and resolution of decimal data operands. The range of the scaling factor is $[-32,31]_{10}$. See Table 2-5 for decimal data operand values.

Table 2-5. Decimal Data Values

| Operand | Fixed-point unsigned | $\begin{aligned} & \text { Fixed-point } \\ & \text { signed } \end{aligned}$ | ```Floating-point 9-bit``` | $\begin{gathered} \text { Floating-point } \\ \text { 4-bit } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| Arithmetic minimum maximum resolution | $\begin{gathered} \left(10^{63}-1\right) \times 10^{0} 1 \\ 1: S F(b) \end{gathered}$ | $\begin{gathered} 0^{(a)} \\ \pm\left(10^{62-1) \times 10^{31}}\right. \\ 1: S F(b) \end{gathered}$ | $\begin{gathered} 0^{(a)} \\ \pm\left(10^{61}-1\right) \times 10^{158} \\ 1: E^{(c)} \end{gathered}$ | $\begin{aligned} & 0^{(a)} \\ & \pm\left(10^{60}-1\right) \times 10^{158} \\ & 1: E^{(c)} \end{aligned}$ |

(a) As in floating-point binary arithmetic, there is no unique representation of the value zero except in the case of fixed-point, unsigned data. Therefore, the processor detects azero result and forces a value of +0 . for fixet-point, signed data and +0. $\times 10^{127}$ for floating-point data. Again, as in floating-point binary arithmetic, other representations of the value zero will be handled correctly except for possible loss of precision during operand alignment.
(b) A value cannot be given for resolution in these cases since such a value depends on the value of the saaling faq护, $S F$. The notation used, 1:SF,
 statement on resolution may be made:

The resolution of a fixed-point decimal operand with sealing fastor SF is $10^{\mathrm{SF}}$.
(c) A value cannot be given for resolution in these cases since such a value depends on the value of expenent, E. The notation used, 1:E, indicates resolution to 1 part in 10 . Thus, the following general statement on resolution may be made:
$T_{10} \mathrm{~T}_{\mathrm{E}}$ gesolution of a floating-point decimal operand with. exponent E is

The scaling factor is ignored by the hardware.

## Alphanumeric Data

Alphanumeric data is represented in two modes; character-string and bit-string. The mode is determined by the processor according to the function being performed.

CHARACTER STRING DATA

Character string data is defined by imposing the character position structure below on a 4-bit, 6-bit, or 9-bit information unit of length $\underline{n}$ bytes or characters.
$c_{0}\left\|c_{1}\right\| \ldots \| c_{(\underline{n}-1)}$
where:
$c_{i}$ is the character in the $i^{\text {th }}$ character position.
indicates the concatenation oper ation.

The character string described above is the only character string data item defined. It may begin on any legal character boundary (without regard to word boundaries) and has a maximum extent as shown in Table 2-6.

Table 2-6. Character String Data Length Limits

| Character size | Length limit |
| :---: | :---: |
|  | 1048576 |
| 9-bit | 1572864 |
| 6-bit | 2097152 |

No interpretation of the characters is made except as specified for the instruction being executed (see Section 4).

BIT STRING DATA

Bit string data is defined by imposing the bit position structure below on a bit information unit of length $n$ bits.

$$
b_{0}\left\|b_{1}\right\| \cdots \|_{(n-1)}
$$

where:
$b_{i}$ is the value of the bit in the $i^{\text {th }}$ position.
indicates the concatenation operation.

The bit string described above is the only bit string data item defined. It may begin at any bit position (without regard to character or word boundaries) and has a maximum extent of 9437184 bits.

## PROGRAM ACCESSIBLE REGISTERS

A processor register is a hardware assembly that holds information for use in some specified way. An accessible register is a register whose contents are available to the user for his purposes. Some accessible registers are explicitly addressed by particular instructions, some are implicitly referenced during the course of execution of instructions, and some are used in both ways. The accessible registers are listed in Table 3-1. See Section 4 for a discussion of each instruction to determine the way in which the registers are used.

Table 3-1. Processor Registers

| Register name | Mnemonic | Length <br> (bits) | Quantity |
| :---: | :---: | :---: | :---: |
| Accumulator Register | A | 36 | 1 |
| Quotient Register . | Q | 36 | 1 |
| Accumulator-Quotient . Register ${ }^{(a)}$ | AQ | 72 | 1 |
| Exponent Register | E | 8 | 1 |
| Exponent-Accumulator-Quotient Register ${ }^{(a)}$ | EAQ | 80 | 1 |
| Index Registers. | Xn | 18 | 8 |
| Indicator Register | I $\overline{\mathrm{R}}$ | 14 | 1 |
| Base Address Register | BAR | 18 | 1 |
| Timer Register | TR | 27 | 1 |
| Ring Alarm Register | RALR | 3 | 1 |
| Pointer Registers | PRn | 42 | 8 |
| Address Registers (b) | AR $\bar{n}$ | 24 | 8 |
| Procedure Pointer Register (b) | PP $\bar{R}$ | 37 | 1 |
| Temporary Pointer Register ${ }^{(b)}$ | TPR | 42 | 1 |
| Descriptor Segment Base Register | DSBR | 51 | 1 |
| Segment Descriptor Word Associative Memory | SDWAM | 88 | 16 |
| Page Table Word Associative Memory | PTWAM | 51 | 16 |
| Fault Register | FR | 35 | 1 |
| Mode Register | MR | 33 | 1 |
| Cache Mode Register | CMR | 28 | 1 |
| Control Unit (CU) History Register |  | 72 | 16 |
| Operations Unit (OU) History Register |  | 72 | 16 |
| Decimal Unit (DU). History Register |  | 72 | 16 |
| Appending Unit (APU) History Register |  | 72 | 16 |
| Configuration Switch Data |  | 36 | 5 |
| Control Unit Data |  | 288 | 1 |
| Decimal Unit Data |  | 288 | 1 |

(a) This register is not a separate physical assembly but is a combination of its constituent registers.
(b) This register is not explicitly addressable, but is included because of its vital role nd DPS $8 \mathrm{M} " / \mathrm{p}$ p 980,982P 976,986P in instruction and operand address preparation.

In the descriptions that follow, the diagrams given for register formats do not imply that a physical assembly possessing the pictured bit pattern exists. The diagram is a graphic representation of the form of the register data as it appears in main memory when the register contents are stored or how data bits must be assembled for loading into the register.

If the diagrams contain the characters "x" or "0", the values of the bits in the positions shown are irrelevant to the register. Bits pictured as "x" are not changed when the register is stored. Bits pictured as "0" are set to 0 when the register is stored. Neither "x" bits or "O" bits are loaded into the register.

ACCUMULATOR REGISTER (A)

Format: - 36 bits


Figure 3-1. Accumulator Register (A) Format

## Description:

A 36-bit physical register located in the operations unit.

## Function:

In fixed-point binary instructions, holds operands and results.
In floating-point binary instructions, holds the most significant part of the mantissa.

In shifting instructions, holds original data and shifted results.
In address preparation, may hold two logically independent word offsets, A-upper and $A-l o w e r$, or an extended range bit- or character-string length.

QUOTIENT REGISTER (Q)

Format: - 36 bits


Figure 3-2. Quotient Register (Q) Format

## Description:

A 36-bit physical register located in the operations unit.

## Function:

In fixed-point binary instructions, holds operands and results.
In floating-point binary instructions, holds the least significant part of the mantissa.

In shifting instructions, holds original data and shifted results.
In address preparation, may hold two logically independent word offsets, Q-upper and Q-lower, or an extended range bit- or character-string length.

ACCUMULATOR-QUOTIENT REGISTER (AQ)

Format: - 72 bits


Figure 3-3. Accumulator-Quotient Register (AQ) Format

## Description:

A combination of the accumulator (A) and quotient (Q) registers.

## Function:

In fixed-point binary instructions, holds double-precision operands and results.

In floating-point binary instructions, holds the mantissa.
In shifting instructions, holds original data and shifted results.

## EXPONENT REGISTER (E)

Format: - 8 bits


Figure 3-4. Exponent Register (E) Format

## Description:

An 8-bit physical register located in the operations unit.

## Function:

In floating-point binary instructions, holds the exponent.

## EXPONENT-ACCUMULATOR-QUOTIENT REGISTER (EAQ)

Format: - 80 bits


Figure 3-5. Exponent-Accumulator-Quotient Register (EAQ) Format

## Description:

A combination of the exponent (E), accumulator ( $A$ ), and quotient ( $Q$ ) registers. Although the combined register has a total of 80 bits, only 72 are involved
in transfers to and from main memory. The 8 low-order bits are discarded on store and zero-filled on load.

## Function:

In floating-point binary instructions, holds operands and results.

## INDEX REGISTERS (Xn)

Format: - 18 bits each


Figure 3-6. Index Register ( $\mathrm{X}_{\underline{n}}$ ) Format

## Description:

Eight 18 -bit physical registers in the operations unit numbered 0 through 7. Index register data may occupy the position of either an upper or lower 18-bit half-word operand (see Section 2).

## Function:

In fixed-point binary instructions, hold half-word operands and results.
In address preparation, hold word offsets or extended range bit- or character-string lengths.

INDICATOR REGISTER (IR)

Format: - 14 bits


Figure 3-7. Indicator Register (IR) Format

## Description:

An assemblage of 15 indicator flags from various units of the processor. The data occupies the position of a lower 18-bit half word operand (see Section 2). When interpreted as data, a bit value of 1 corresponds to the ON state of the indicator, a bit value of 0 corresponds to the OFF state.

## Function:

The functions of the individual indicator bits are given below. An "x" in the column headed "L" indicates that the state of the indicator is not affected by instructions that load the IR.

## key L Indicator name

a Zero
b
c
d
Overflow
e Exponent overflow

## Action

This indicator is set $O N$ whenever the output of the main binary adder consists entirely of zero bits for binary or shifting instructions or the output of the decimal adder consists entirely of zero digits for decimal instructions; otherwise, it is set OFF.

This indicator is set $O N$ whenever the output of bit 0 of the main binary adder has value 1 for binary or shifting instructions or the sign character of the result of a decimal instruction is the negative sign character; otherwise, it is set OFF.

This indicator is set 0 N for any of the following conditions; otherwise, it is set OFF.
(1) If a bit propagates leftward out of bit 0 of the main binary adder for any binary or shifting instruction.
(2) If $\mid$ value1 $|=<|$ value2 $\mid$ for $a$ decimal numeric comparison instruction.
(3) If char1 $=<$ char2 for a decimal alphanumeric compare instruction.

This indicator is set $O N$ if the arithmetic range of a register is exceeded in a fixed-point binary instruction or if the target string of a decimal numeric instruction is too small to hold the integer part of the result. It remains ON until reset by the Transfer On Overflow (tov) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator ON may also cause an overflow fault. (See overflow mask indicator below.)

This indicator is set $O N$ if the exponent of the result of a floating-point binary or decimal numeric instruction is greater than +127 . It remains $O N$ until reset by the Transfer On Exponent Overflow (teo) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator ON may also cause an overflow fault. (See overflow mask indicator below.)
key L Indicator name
f Exponent underflow
g Overflow mask
h Tally runout
i Parity error
j Parity mask
k $\mathbf{x}$ Not BAR mode

Action

This indicator is set $O N$ if the exponent of the result of a floating-point binary or decimal numeric instruction is less than -128. It remains $O N$ until reset by the Transfer On Exponent Underflow (teu) instruction or is reset by some other instruction that loads the IR. The event that sets this indicator ON may also cause an overflow fault. (See overflow mask indicator below.)

This indicator is set $O N$ or $O F F$ only by the instructions that load the IR. When set ON, the IR inhibits the generation of the fault for those events that normally cause an overflow fault. If the overflow mask indicator is set OFF after occurrence of an overflow event, an overflow fault does not occur even though the indicator for that event is still set $O N$. The state of the overflow mask indicator does not affect the setting, testing, or storing of any other indicator.

This indicator is set OFF at initialization of any tallying operation, that is, any repeat instruction or any indirect then tally address modification. It is then set $O N$ for any of the following conditions:
(1) If any repeat instruction terminates because of tally exhaust.
(2) If a Repeat Link (rpl) instruction terminates because of a zero link address.
(3) If a tally exhaust is detected for an indirect then tally modifier. The instruction is executed whether or not tally exhaust occurs.
(4) If an EIS string scanning instruction reaches the end of the string without finding a match condition.

This indicator is set $O N$ whenever a system controller signals illegal action with a parity error code or the processor detects an internal parity error condition. The indicator is set OFF only by instructions that load the IR.

This indicator is set ON or OFF only by the instructions that load the IR and is changed only when the processor is in privileged or absolute mode. When it is set ON, the IR inhibits the generation of the parity fault for all events that set the parity error indicator. If the parity mask indicator is set OFF after the occurrence of a parity error event, a parity fault does not occur even though the parity error indicator may still be set ON. The state of the parity mask indicator does not affect the loading, testing, or storing of any other indicator.

This indicator is set OFF (placing the processor in BAR mode) only by execution of the Transfer

1 Truncation
m Mid instruction interrupt fault
$n \quad x$ Absolute mode

- Hex mode
and Set Slave (tss) instruction or by the operand data of the Restore Control Unit (rcu) instruction and is changed only when the processor is in privileged or absolute mode. It is set ON (taking the processor out of BAR mode) by the execution of any transfer instruction other than tss during a fault or interrupt trap. (See Section 7.) If a fault or interrupt trap occurs while in BAR mode and the IR is stored before any transfer occurs, then a Return (ret) or Restore Control Unit (rcu) instruction that reloads the stored data will return the processor to BAR mode.

This indicator is set $O N$ whenever the target string of a decimal numeric instruction is too small to hold all the digits of the result or the target string of an alphanumeric instruction is too small to hold all the bits or characters to be stored. (Also see the overflow indicator for decimal numeric instructions.) The event that sets this indicator $O N$ may also cause an overflow fault. (See overflow mask indicator above.)

This indicator is set OFF at the start of execution of each instruction and is set ON by the events described below. The indicator has meaning only when determining the proper restart sequence for the interrupted instruction. This indicator can be set on:
(1) By any fault during execution of an EIS instruction; however, the state is safe-stored in the Control Unit Data only for access violation and directed faults.
(2) By an interrupt signal during execution of those EIS instructions that allow very long operand strings.
(3) If the processor is in absolute or privileged mode, by the execution of a Load Indicator Register (Idi), Return (ret), or Restore Control Unit (rcu) instruction with bit 30 set to 1 in the IR data.

This indicator is set $O N$ (placing the processor in absolute mode) when the processor is initialized and by execution of an nonappended transfer instruction during a fault or interrupt trap and is set OFF (placing the processor in append mode) by any execution of an appended transfer instruction. If the processor is not in absolute mode when the fault or interrupt occurs and the transfer instruction is Return (ret) or Restore Control Unit (rcu) and the appropriate mode bit is properly set in the IR data, the processor remains in its current mode.

When the hexadecimal permission indicator (bit 33 of the Mode Register) is set on and this indicator is also on, then the exponent of a
floating point number has a power of 16 rather than a power of two (binary floating point). The state of the hex mode indicator can be changed by executing a Load Indicator Register (ldi), Return (ret), or Restore Control Unit (rcu), instruction with the desired state (1 or 0 ) set in bit 32 of the IR data. Hexadecimal mode is only available on DPS 8 M processors. Indicator Register bit 32 is set to a zero value on DPS/L68 processors

BASE ADDRESS REGISTER (BAR)

Format: - 18 bits


## Description:

An 18 -bit physical register in the control unit.

## Function:

The Base Address Register provides automatic hardware Address relocation and Address range limitation when the processor is in BAR mode.

BAR.BASE Contains the 9 high-order bits of an 18-bit address relocation constant. The low-order bits are generated as zeros.

BAR.BOUND Contains the 9 high-order bits of the unrelocated address limit. The low-order bits are generated as zeros. An attempt to access main memory beyond this limit causes a store fault, out of bounds. A value of 0 is truly 0 , indicating a null memory range.

## Format: - 27 bits



Figure 3-9. Timer Register (TR) Format

## Description:

A 27-bit settable, free-running clock in the control unit. The value decrements at a rate of 512 kHz . Its range is 1.953125 microseconds to approximately 4.37 minutes.

## Function:

The $T R$ may be loaded with any convenient value with the privileged Load Timer (ldt) instruction. When the value next passes through zero, a timer runout fault is signalled. If the processor is in normal or BAR mode with interrupts not inhibited or is stopped at an uninhibited Delay Until Interrupt Signal (dis) instruction, the fault occurs immediately. If the processor is in absolute or privileged mode or has interrupts inhibited, the fault is delayed until the processor returns to uninhibited normal or BAR mode or stops at an uninhibited Delay Until Interrupt Signal (dis) instruction.

RING ALARM REGISTER (RALR)

Format: - 3 bits


Figure 3-10. Ring Alarm Register (RALR) Format

## Description:

A 3-bit physical register in the appending unit.

## Function:

If the RALR contains a value other than zero and the effective ring number (see TPR.TRR below) is greater than or equal to the contents of the RALR and the instrucuction for which an absolute main memory address is being prepared is a transfer instruction, an access violation, ring alarm, fault occurs. Operating system software may use this register to detect crossings from inner rings to outer rings.

## POINTER REGISTERS (PRn)

Format: - 42 bits each

Even word of ITS pointer pair


Odd word of ITS pointer pair


Data as stored by Store Pointer Register $\underline{n}$ Packed (sprpn)


Figure 3-11. Pointer Register (PRn) Format

## Description:

Eight combinations of physical registers from the appending unit and decimal unit numbered 0 through 7. PRn. RNR, PRn. SNR, and PRn. BITNO are located in the appending unit and PRn. WORDNO is located in the decimal unit. The WORDNO registers also form part of the address registers discussed later in this section.

## Function:

The pointer registers hold information relative to the location in main memory of data items that may be external to the segment containing the procedure being executed. The functions of the individual constituent registers are:

| Register | Function |
| :---: | :---: |
| PR $\underline{n}$. SNR | The segment number of the segment containing the data item described by the pointer register. |
| PRE. RNR | The final effective ring number value calculated during execution of the instruction that last loaded the PR. |
| $(43)_{8}$ | This field is not part of the $P R$ but is generated each time the $P R$ is stored as an ITS pair. |
| PRㅍ.WORDNO | The offset in words from the base or origin of the segment to the data item. |
| PRn. BITNO | The number of the bit within PRn. WORDNO that is the first bit of the data item. Data items aligned on word boundaries always have the value 0. Unaligned data items may have any value in the range [1,35]. |
| (TAG) | This field is not part of the PR but, in an ITS pointer pair, holds an address modifier for use in address preparation. |

## ADDRESS REGISTERS (ARn)

## Format: - 24 bits each

Data as stored by Store Address Register $\underline{n}$ (sarn)


Figure 3-12. Address Register (ARn) Format

## Description:

Eight combinations of physical registers from the decimal unit numbered 0 through 7. The WORDNO registers also form part of the pointer registers discussed earlier in this section.

## Function:

The address registers hold information relative to the location in main memory of the next bit, character, or byte of an EIS operand to be processed
by an EIS instruction. The functions of the individual constituent registers are:

| key Register | $\frac{\text { Function }}{\text { ARn.WORDNO }}$ |
| :--- | :--- |
| $\quad$The offset in words relative to the current addressing <br> base referent (segment origin, BAR. BASE, or absolute o <br> depending on addressing mode) to the word containing <br> the next data item element. |  |
| a ARn.CHAR | The number of the 9-bit byte within ARn. WORDNO containing <br> the first bit of the next data item element. |
| ARn.BITNO | The number of the bit within ARn. CHAR that is the first <br> bit of the next data item element. |

NOTE: The reader's attention is directed to the presence of two bit number registers, PRn. BITNO and ARn.BITNO. Because the Multics processor was implemented $\overline{\mathrm{a}}$ an enhancement to an existing design, certain apparent anomalies appear. One of these is the difference in the handling of unaligned data items by the appending unit and decimal unit. The decimal unit handles all unaligned data items with a 9-bit byte number and bit offset within the byte. Conversion from the description given in the EIS operand descriptor is done automatically by the hardware. The appending unit maintains compatibility with the earlier generation Multics processor by handing all unaligned data items with a bit offset from the prior word boundary; again with any necessary conversion done automatically by the hardware. Thus, a pointer register, PRi, may be loaded from an ITS pointer pair having a pure bit offset and modified by one of the EIS address register instructions (a4bd, s9bd, etc.) using character displacement counts. The automatic conversion performed ensures that the pointer register, PRi, and its matching address register, ARi, both describe the same physical bit in main memory.

SPECIAL NOTICE: The decimal unit has built-in hardware checks for illegal bit offset values but the appending unit does not except for a single case for packed pointers. See NOTES for Load Packed Pointers (lprpn) in Section 4.

Format: - 37 bits

Shown as part of word 0 of control unit data


Shown as part of word 4 of control unit data


## Description:

A combination of physical registers from the appending unit and the control unit. PPR.PRR, PPR.PSR, and PPR.P are located in the appending unit and PRR.IC is located in the control unit. The PPR is not explicitly addressable but its data is extracted and stored as part of the data stored with the Store Control Unit (scu) and Store Control Double (stcd) instructions. It is loaded from the control unit data with the Restore Control Unit (rcu) instruction.

## Function:

The Procedure Pointer Register holds information relative to the location in main memory of the procedure segment in execution and the location of the current instruction within that segment. The functions of the individual constituent registers are:

| Register | Function <br> PPR.PRR |
| :--- | :--- |
| The number of the ring in which the process is executing. <br> It is set to the effective ring number of the procedure <br> segment when control is transferred to the procedure. |  |
| PPRR.PSR | The segment number of the procedure being executed. |
|  | A flag controlling execution of privileged instructions. <br> Its value is 1 (permitting execution of privileged |
| instructions) if PPR.PRR is o and the privileged bit in |  |

PPR.IC The word offset from the origin of the procedure segment to the current instruction.

TEMPORARY POINTER REGISTER (TPR)

Format: - 42 bits

Shown as part of word 2 of control unit data


Shown as part of word 3 of control unit data


Shown as part of word 5 of control unit data


Figure 3-14. Temporary Pointer Register (TPR) Format

## Description:

A combination of physical registers from the appending unit and the control unit. TPR.TRR, TPR.TSR, and TPR.TBR are located in the appending unit and TPR.CA is located in the control unit. The TPR is not explicitly addressable but its data is extracted and stored as part of the data stored with the Store Control Unit (scu) instruction. It is loaded from the control unit data with the Restore Control Unit (rcu) instruction.

## Function:

The temporary pointer register holds the current virtual address used by the processor in performing address preparation for operands, indirect words, and instructions. At the completion of address preparation, the contents of the $T P R$ is presented to the appending unit associative memories for
translation into the 24 -bit absolute main memory address. The functions of the individual constituent registers are:

| Register | Function |
| :--- | :--- |
| TPR.TRR | The current effective ring number (see Section 8). |
| TPR.TSR | The current effective segment number (see Section 8). |
| TPR.TBR | The current bit offset as calculated from ITS and ITP <br> pointer pairs. (See Section 8.) |
|  | The current computed address relative to the origin of <br> the segment whose segment number is in TPR.TSR. (See <br> Section 8.) |

DESCRIPTOR SEGMENT BASE REGISTER (DSBR)

Format: - 51 bits

Even word of Y-pair as stored by Store Descriptor Base Register (sdbr)


Odd word of Y-pair as stored by Store Descriptor Base Register (sdbr)


Figure 3-15. Descriptor Segment Base Register (DSBR) Format

## Description:

A physical register in the appending unit.

## Furaction:

The Descriptor Segment Base Register contains information concerning the descriptor segment being used by the processor. The descriptor segment holds the segment descriptor words (SDWs) for all segments accessible by the processor, that is, the currently defined virtual address space. The functions of its individual constituent registers are:

| Register | Function <br> DSBR.ADDR |
| :--- | :--- |
| If DSBR.U $=1$, the 24 -bit absolute main memory address <br> of the origin of the current descriptor segment; otherwise, <br> the $24-b i t ~ a b s o l u t e ~ m a i n ~ m e m o r y ~ a d d r e s s ~ o f ~ t h e ~ p a g e ~$ |  |
| table for the current descriptor segment. |  |

Format: - 88 bits each

Even word of Y-pairs as stored by Store Segment Descriptor Registers (ssdr)


Odd word of Y-pairs as stored by Store Segment Descriptor Registers (ssdr)


Figure 3-16. Segment Descriptor Word Associative Memory (SDWAM) Format DPS/L68 and DPS 8M

## Description:

A combination of 16 registers and flags from the appending unit constitute the Segment Descriptor Word Associative Memory (SDNAM). The registers are numbered consecutively from 0 through 15 but are not explicitly addressable by number.

For the DPS/L68 processors, the SDW associative memory will hold the 16 most recently used (MRU) SDW's and have a full associative organization with least recently used (LRU) replacement.

For the DPS 8 M processor, the $\mathrm{SD}_{\mathrm{W}}$ associative memory will hold the 64 MRU SDWs and have a 4 -way set associative organization with LRU replacement.

## Function:

Hardware segmentation in the processor is implemented by the appending unit (see Section 5). In order to permit addressing by segment number and offset as prepared in the temporary pointer register (described
earlier), a table containing the location and status of each accessible segment must be kept. This table is the descriptor segment. The descriptor segment is located by information held in the descriptor segment base register (DSBR) described earlier.

Every time an effective segment number (TPR.TSR) is prepared, it is used as an index into the descriptor segment to retrieve the segment descriptor word (SDW) for the target segment. To reduce the number of main memory references required for segment addressing, the SDWAM provides a content addressable memory to hold the sixteen most recently referenced SDWs.

Whenever a reference to the $S D W$ for a segment is required, the effective segment number (TPR.TSR) is matched associatively against all 16 SDWAM. POINTER registers (described below). If the SDWAM match logic circuitry indicates a hit, all usage counts (SDWAM.USE) greater than the usage count of the register hit are decremented by one, the usage count of the register hit is set to 15 , and the contents of the register hit are read out into the address preparation circuitry. If the SDWAM match logic does not indicate a hit, the SDW is fetched from the descriptor segment in main memory and loaded into the SDWAM register with usage count 0 (the oldest), all usage counts are decremented by one with the newly loaded register rolling over from 0 to 15, and the newly loaded register is read out into the address preparation circuitry. Faulted SDWs are not loaded into the SDWAM.

The functions of the constituent registers and flags of each SDWAM register areas follows:

| Register | Function |
| :---: | :---: |
| SDWAM.ADDR | The 24 -bit absolute main memory address of the page table for the target segment if SDWAM.U $=0$; otherwise, the 24 -bit absolute main memory address of the origin of the target segment. |
| SDWAM. R1 | Upper limit of read/write ring bracket (see Section 8). |
| SDWAM.R2 | Upper limit of read/execute ring bracket (see Section 8). |
| SDWAM.R3 | Upper limit of call ring bracket (see Section 8). |
| SDWAM.BOUND | The 14 high-order bits of the last Y-block16 address within the segment that can be referenced without an access violation, out of segment bound, fault. |
| SDWAM. R | Read permission bit. If this bit is set $O N$, read access requests are allowed. |
| SDWAM.E | Execute permission bit. If this bit is set ON, the SDW may be loaded into the procedure pointer register (PPR) and instructions fetched from the segment for execution. |
| SDWAM.W | Write permission bit. If this bit is set $O N$, write access requests are allowed. |
| SDWAM.P | Privileged flag bit. If this bit is set ON, privileged instructions from the segment may be executed if PPR.PRR is 0 . |
| SDWAM.U | Unpaged flag bit. If this bit is set ON, the segment is unpaged and SDWAM.ADDR is the 24 -bit absolute main memory address of the origin of the segment. If this bit is set OFF, the segment is paged and SDWAM.ADDR is the 24 -bit absolute main memory address of the page table for the segment. |


| Register | Function |
| :---: | :---: |
| SDWAM.G | Gate control bit. If this bit is set OFF, calls and transfers into the segment must be to an offset no greater than the value of SDWAM.CL as described below. |
| SDWAM.C | Cache control bit. If this bit is set ON, data and/or instructions from the segment may be placed in the cache memory. |
| SDWAM.CL | Call limiter (entry bound) value. If SDWAM.G is set OFF, transfers of control into the segment must be to segment addresses no greater than this value. |
| SDWAM.POINTER | The effective segment number used to fetch this SDW from main memory. |
| SDWAM.F | Full/empty bit. If this bit is set ON, the SDW in the register is valid. If this bit is set OFF, a hit is not possible. All SDWAM.F bits are set OFF by the instructions that clear the SDWAM. |
| SDWAM.USE | Usage count for the register. The SDWAM.USE field is used to maintain a strict FIFO queue order among the SDWs. When an SDW is matched, its USE value is set to 15 (newest) on the DPS/L68 and to 63 on the DPS 8 , and the queue is reordered. SDWs newly fetched from main memory replace the SDW with USE value 0 (oldest) and the queue is reordered. |

PAGE TABLE WORD ASSOCIATIVE MEMORY (PTWAM) - DPS/L68 and DPS 8M

Format: - 51 bits each

Data as stored by Store Page Table Registers (sptr)


Data as stored by Store Page Table Pointers (sptp)


Figure 3-17. Page Table Word Associative Memory (PTWAM) Format DPS/L68 and DPS 8M

A combination of 16 registers and flags from the appending unit constitute the Page Table Word Associative Menory (PTWAM). The registers are numbered consecutively from 0 through 15 but are not explicitly addressable by number.

For the DPS/L68 processors, the PTW associative memory will hold the 16 most recently used (MRU) PTWs and have a full associative organization with least recently used (LRU) replacement.

For the DPS 8M processors, the PTW associative memory will hold the 64 MRU PTWs and have a 4-way set associative organization with LRU replacement.

## Function:

Hardware paging in the Multics processor is implemented by the appending unit (see Section 5 for details). In order to permit segment addressing by page number and page offset as derived from the computed address prepared in the temporary pointer register (TPR.CA described above), a table containing the location and status of each page of an accessible segment must be kept. This table is the page table for the segment. The page table for an accessible paged segment is located by information held in the segment descriptor word (SDW) for the segment.

Every time a computed address (TPR.CA) for a paged segment is prepared, it is separated into a page number and a page offset. The page number is used as an index into the page table to retrieve the page table word (PTW) for the target page. To reduce the number of main memory references required for paging, the PTWAM provides a content addressable memory to hold the 16 most recently referenced PTWs.

Whenever a reference to the PTW for a page of a paged segment is required, the page number (as derived from TPR.CA) is matched associatively against all 16 PTWAM. PAGENO registers (described below) and, simultaneously, TPR.TSR is matched against PTWAM. POINTER (described below). If the PTWAM match logic circuitry indicates a hit, all usage counts (PTWAM.USE) greater than the usage count of the register hit are decremented by one, the usage count of the register hit is set to 15, and the contents of the register hit are read out into the address preparation circuitry. If the PTWAMmatch logic does not indicate a hit, the PTW is fetched from main memory and loaded into the PTWAM register with usage count 0 (the oldest), all usage counts are decremented by one with the newly loaded register rolling over from 0 to 15 , and the newly loaded register is read out into the address preparation circuitry. Faulted PTWs are not loaded into the PTWAM.

The functions of the constituent registers and flags of each PTWAM register are: (See Section 8 for additional details.)


## Format: - 72 bits

```
Even word of Y-pair as stored by Store Central Processor Register (scpr),
TAG = 01
```



```
Odd word of Y-pair as stored by Store Central Processor Register (scpr),
TAG = 01
```



Figure 3-18. Fault Register (FR) Format - DPS and L68

## Description:

A combination of flags and registers all located in the control unit. The register is stored and cleared by the Store Central Processor Register (scpr), TAG = 01, instruction. Note that the data is stored into the word pair at location $Y$. The Fault Register cannot be loaded.

## Function:

The Fault Register contains the conditions in the processor for several of the hardware faults. Data is strobed into the Fault Register during a fault sequence. Once a bit or field in the Fault register is set, it remains set until the register is stored and cleared. The data is not overwritten during subsequent fault events.

The functions of the constituent flags and registers are:

| Flag or <br> register | Function |
| :--- | :--- |
| a ILL OP | An illegal operation code has been detected. |
| b ILL MOD | An illegal address modifier has been detected. |
| c ILL SLV | An illegal BAR mode procedure has been encountered. |
| d ILL PROC | An illegal procedure other than the three above has <br> been encountered. |

Flag or
key register
f $00 B$
g ILL DIG
h PROC PARU
i PROC PARL
j $\$ C O N$ A
k $\$$ CON B
1 \$CON C
m $\$ \mathrm{CON}$ D
n DA ERR 1

- DA ERR2

IAA
IAB
IAC
IAD
p CPAR DIR
q CPAR STR
$r$ CPAR IA
s CPAR BLK

NEM A nonexistent main memory address has been requested.

## Function

A BAR mode boundary violation has occurred.
An illegal decimal digit or sign has been detected by the decimal unit.

A parity error has been detected in the upper 36 bits of data.

A parity error has been detected in the lower 36 bits of data.

A $\$ C O N N E C T$ signal has been received through port $A$.
A \$CONNECT signal has been received through port $B$.
A $\$ C O N N E C T$ signal has been received through port $C$.
A $\$ C O N N E C T$ signal has been received through port $D$.
Operation not complete. Processor/system controller interface sequence error 1 has been detected. (\$DATA-AVAIL received with no prior \$INTERRUPT sent.)

Operation not complete. Processor/system controller interface sequence error 2 has been detected. (Multiple \$DATA-AVAIL received or \$DATA-AVAIL received out of order.)

Coded illegal action, port A. (see Table 3-2)
Coded illegal action, port B. (See Table 3-2)
Coded illegal action, port C. (See Table 3-2)
Coded illegal action, port D. (See Table 3-2)
A parity error has been detected in the cache memory directory.

A data parity error has been detected in the cache memory.
An illegal action has been received from a system controller during a store operation with cache memory enabled. This implies that the data are correct in cache memory and incorrect in main memory.

A cache memory parity error has occurred during a cache memory data block load.

| Code | Priority | Fault | Reason |
| :---: | :---: | :---: | :---: |
| 00 | -- |  | No illegal action |
| 01 | -- | Command | Unassigned |
| 02 | 05 | Store | Nonexistent address |
| 03 | 01 | Command | Stop on condition |
| 04 | -- | Command | Unassigned |
| 05 | 12 | Parity | Data parity, store unit to system controller |
| 06 | 11 | Parity | Data parity in store unit |
| 07 | 10 | Parity | Data parity in store unit and store unjt to system controller |
| 10 | 04 | Command | Not control ${ }^{\text {a }}$ ( |
| 11 | 13 | Command | Port not enabled |
| 12 | 03 | Command | Illegal command |
| 13 | 07 | Store | Store unit not ready |
| 14 | 02 | Parity | Zone-address-command parity, processor to system controller |
| 15 | 06 | Parity | Data parity, processor to system controller |
| 16 | 08 | Parity | Zone-address-command parity, system controller to store unit |
| 17 | 09 | Parity | Data parity, system controller to store unit |

(a) This illegal action code not relevant to later model system controllers.

FAULT REGISTER (FR) - DPS 8M

Format: - 72 bits

Even word of Y -pair as stored by Store Control Processor Register (scpr), TAG $=01$


Odd word of $Y$-pair is stored by Store Control Processor Register (scpr), TAG $=01$


Figure 3-19. Fault Register (FR) Format - DPS 8M

[^0]| key | Flag or register | Fault | Function |
| :---: | :---: | :---: | :---: |
| a | ILL OP | IPR | An illegal operation code has been detected. |
| b | ILL MOD | IPR | An illegal address modifier has been detected. |
| c | ILL SLV | IPR | An illegal BAR mode procedure has been encountered. |
| d | ILL PROC | IPR | An illegal procedure other than the three above has been encountered. |
| e | NEM | ONC | A nonexistent main memory address has been requested. |
| $f$ | OOB | STR | A BAR mode boundary violation has occurred. |
| b | ILL DIG | IPR | An illegal decimal digit or sign has been detected by the decimal unit. |
| h | PROC PARU | PAR | A parity error has been detected in the upper 36 bits of data. |
| i | PROC PARL | PAR | A parity error has been detected in the lower 36 bits of data. |
| j | \$CON A | CON | A \$CONNECT signal has been received through port A. |
| k | \$CON B | CON | A \$CONNECT signal has been received through port B. |
| 1 | \$CON C | CON | A $\$ C O N N E C T$ signal has been received through port $C$. |
| m | \$CON D | CON | A \$CONNECT signal has been received through port D. |
| n | DA ERR1 | ONC | Operation not complete. Processor/system controller interface sequence error 1 has been detected. (\$DATA-AVAIL received with no prior \$INTERRUPT sent.) |
| 0 | DA ERR2 | ONC | Operation not completed. Processor/system controller interface sequence error 2 has been detected. (Multiple \$DATA-AVAIL received or \$DATA-AVAIL received out of order.) |
|  | IAA |  | Coded illegal action, port A. (See Table 3-2) |
|  | IAB |  | Coded illegal action, port B. (See Table 3-2) |
|  | IAC |  | Coded illegal action, port $C$. (See Table 3-2) |
|  | IAD |  | Coded illegal action, port D. (see Table 3-2) |
| p | CPAR DIR | None | A parity error has been detected in the cache memory directory. |
| q | CPAR STR | PAR | A data parity error has been detected in the cache memory. |

Flag or key register Fault Function

| $r$ | CPAR IA | PAR | An illegal action has been received from a system controller during a store operation with cache memory enabled. This implies that the data are correct in cache memory and incorrect in main memory. |
| :---: | :---: | :---: | :---: |
| s | CPAR BLK | PAR | A cache memory parity error has occurred during a cache memory data block load. |
|  |  |  | Cache Duplicate Directory WNO Buffer Overflow |
| t |  | None | Port A |
| u |  | None | Port B |
| v |  | None | Port C |
| w |  | None | Port D |
| x |  | None | Cache Primary Directory WNO Buffer Overflow |
| y |  | None | Write Notify (WNO) Parity Error on Port A, B, C, or D. |
|  |  | None | Cache Duplicate Directory Parity Error |
| z |  | None | Level 0 |
| A |  | None | Level 1 |
| B |  | None | Level 2 |
| C |  | None | Level 3 |
| D |  |  | Cache Duplicate Directory Multiple Match |
| E |  | None | A parity error has been detected in the SDWAM. |
| F |  | None | A parity error has been detected in the PTWAM. |

MODE REGISTER (MR) - DPS and L68

Format: - 33 bits

Even word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=06$


Figure 3-20. Mode Register (MR) Format - DPS and L68

## Description:

An assemblage of flags and registers from the control unit. The Mode Register and the Cache Mode Register are both stored into the Y-pair by the Store Central Processor Register (scpr), TAG = 06. The Mode Register is loaded with the Load Central Processor Register (lcpr), $T A G=04$, instruction.

## Function:

The Mode Register controls the operation of those features of the processor that are capable of being enabled and disabled.

The functions of the constituent flags and registers are:

| Flag or <br> register | Function <br> FFV |
| :--- | :--- |
|  | A floating-fault vector address. The 15 high-order bits <br> of the Y-block8 address of four word pairs constituting <br> a floating-fault vector. Traps to these floating faults |
| are generated by other conditions the mode register sets. |  |

## Key Condition

c Set control unit overlap inhibit if set ON. The control unit waits for the operations unit to complete execution of the even instruction of the current instruction pair before it begins address preparation for the associated odd instruction. The control unit also waits for the operations unit to complete execution of the odd instruction before it fetches the next instruction pair.
d Set store overlap inhibit if set $O N$. The control unit waits for completion of a current main memory fetch (read cycles only) before requesting a main memory access for another fetch.
e Set store incorrect data parity if set ON. The control unit causes incorrect data parity to be sent to the system controller for the next store instruction and then resets bit 20.
$f$ Set store incorrect zone-address-command (ZAC) parity if set $O N$. The control unit causes incorrect zone-address-command (ZAC) parity to be sent to the system controller for each main memory cycle of the next store instruction and resets bit 21 at the end of the instruction.

[^1]Flag or
key register
n MR ENABLE

Function
to enable the program control of voltage and timing margins.

Enable mode register. When this bit is set $O N$, all other bits and controls of the mode register are active. When this bit is set OFF, the mode register controls are disabled.

NOTE: The traps described above (address match, OPCODE match, control unit history register counter overflow) occur after completion of the next odd instruction following their detection. They are handled as Group 7 faults in regard to servicing and inhibition. (See Section 7 for descriptions of these faults.) The complete Group 7 priority sequence (in increasing order) is:

1 - Connect
2 - Time runout
3 - Shutdown
4 - OPCODE trap
5 - Control unit history register counter overflow
6 - Address match trap
7 - External interrupts

MODE REGISTER (MR) - DPS 8M

Format: - 36 bits

Even word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=06$


Figure 3-21. Mode Register (MR) Format - DPS 8M

## Description:

An assemblage of flags and registers from the control unit. The Mode Register and the Cache Mode Register are both stored into the Y-pair by the Store Central Processor Register (scpr), TAG $=06$. The Mode Register is loaded with the Load Central Processor Register (lcpr), $T A G=04$, instruction.

## Function:

The mode register controls the operation of those features of the processor that are capable of being enabled and disabled.

The functions of the constituent flags and registers are:

| key | Flag or register | Function |
| :---: | :---: | :---: |
| a | cuolin | Set $C U$ overlap inhibit. The $C U$ waits for the $O U$ to complete execution of the even instruction before it begins address preparation for the associated odd instruction. The $C U$ also waits for the $O U$ to complete execution of the odd instruction before it fetches the next instruction pair. |
| b | solin | Set store overlap inhibit. The $C U$ waits for completion of a current memory fetch (read cycles only) before requesting a memory access for another fetch. |
| C | sdpap | Set store incorrect data parity. The CU causes incorrect data parity to be sent to the $S C$ for the next data store instruction and then resets bit 20. |
| d | separ | Set store incorrect ZAC parity. The CU causes incorrect zone-address-command (ZAC) parity to be sent to the SC for each memory cycle of the next data store instruction and resets bit 21 at the end of the instruction. |
| e | tm | Set timing margins. If bit 32 key (K) is set and the margin control switch on the CPU maintenance panel is in program position, set CPU timing margins as follows: |
|  |  | $\frac{22,23}{0,0}$ $\frac{\text { margin }}{\text { normal }}$ <br> 0,1 slow <br> 1,0 normal <br> 1,1 fast |
| f | vm | Set +5 voltage margins. If bit 32 (key $K$ ) is set and the margin control switch on the CPU maintenance panel is in the program position, set +5 voltage margins as follows: |
|  |  | $\frac{24,25}{0,0}$ margin <br> 0,1 lormal <br> 1,0 high <br> 1,1 normal |
| g | hrhlt | Stop HR Strobe on HR Counter Overflow. (Setting bit 28 shall cause the HR counter to be reset to zero.) |
| h | hrxfr | Strobe the HR on Transfer Made. If bits 29,30, and 35 are $=1$, the $H R$ will be strobed on all Transfers Made. Bits 36-53 of the OU/DU register will indicate the "From" location and bits $36-59$ of the CU register will contain the real address of the final "To" location. |
| i | ihr | Enable History Registers. If bit $30=1$, the HRs may be strobed. If bit $30=0$ or bit $35=0$, they will be locked out. This bit will be reset by either an LCPR with the bit corresponding to $30=0$ or by an Op Not Complete fault. It may be reset by other faults (see bit 31). After being reset, it must be enabled by another LCPR instruction before the History Registers may be strobed again. |

$j$ ihrrs
k mrgetl

1 hexfp
m emr

## Function

```
Additional resetting of bit 30. If bit 31=1, the following faults also reset bit 30:
- Lock Up
- Parity
- Command
- Store
- Illegal Procedure
- Shutdown
```

Margin Control. Bit 32 informs the software when it can control margins. A one indicates that software has control. When the LOCAL/REMOTE switch on the power supply is in REMOTE and bit $35=1$, bit 32 is set to 1 by occurrence of the following conditions: the NORMAL/TEST switch is in the TEST position, the Memory and CU Overlap Inhibit switches are OFF, the Timing Margins for the $O U, C U, D U$ and VU are NORMAL, and the Forced Data and ZAC Parity are OFF.

CACHE MODE REGISTER (CMR) - DPS and L68

Format: - 28 bits

Odd word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=06$


Figure 3-22. Cache Mode Register (CMR) Format - DPS and L68

## Description:

An assemblage of flags and registers from the control unit. The Mode Register and Cache Mode Register are both stored into the Y-pair by the Store Central Processor Register (scpr), TAG $=06$, instruction. The Cache Mode Register is loaded with the Load Central Processor Register (lcpr), TAG = 02, instruction.

The data stored from the cache mode register is address-dependent. The algorithm used to map main memory into the cache memory (see Section 9) is effective for the Store Central Processor Register (scpr) instruction. In general, the user may read out data from the directory entry for any cache memory block by proper selection of certain subfields in the $24-b i t$ absolute main memory address. In particular, the user may read out the directory entry for the cache memory block involved in a suspected cache memory error by ensuring that the required 24 -bit absolute main memory address subfields are the same as those for the access which produced the suspected error.

The fault handling procedure(s) should be unencacheable (SDW.C = 0) and the history registers and cache memory should be disabled as quickly as possible in order that vital information concerning the suspected error not be lost.

## Function:

The Cache Mode register provides configuration information and software control over the operation of the cache memory. Those items with an "x" in the column headed $L$ are not loaded by the Load Central Processor Register (lcpr), $\mathrm{TAG}=02$, instruction.

The functions of the constituent flags and registers are:

key L Register Function


## Description:

An assemblage of flags and registers from the control unit. The Mode Register and Cache Mode Register are both stored into the Y-pair by the Store Central Processor Register (scpr), TAG $=06$, instruction. The Cache Mode Register is loaded with the Load Central Processor Register (lcpr), TAG = 02, instruction.

The data stored from the Cache Mode register is address-dependent. The algorithm used to map main memory into the cache memory (see Section 9) is effective for the Store central Processor Register (scpr) instruction. In general, the user may read out data from the directory entry for any cache memory block by proper selection of certain subfields in the $24-b i t$ absolute main memory address. In particular, the user may read out the directory entry for the cache memory block involved in a suspected cache memory error by ensuring that the required 24 -bit absolute main memory address subfields are the same as those for the access which produced the suspected error.

The fault handling procedure (s) should be unencacheable (SDW.D = 0) and the history registers and cache memory should be disabled as quickly as possible in order that vital information concerning the suspected error not be lost.

## Function:

The Cache Mode Register provides configuration information and software control over the operation of the cache memory. Those items with an "x" in the column headed $L$ are not loaded by the Load Central Processor Register (lcpr), TAG $=02$, instruction.

The functions of the constituent flags and registers are:

| ey | L Register | Function |
| :---: | :---: | :---: |
|  | $\begin{aligned} & \mathbf{x ~ C A C H E ~ D I R ~} \\ & \text { ADDRESS } \end{aligned}$ | 15 high-order bits of the cache memory block address from the cache directory. |
| a | x PAR BIT | Cache memory directory parity bit. |
| b | x LEV FUL | The selected column and level is loaded with active data. |
| c | CSH 1 ON | Enable the upper 4096 words of the cache memory (see Section 9). |
| d | CSH2 ON | Enable the lower 4096 words of the cache memory (see Section 9). |
| e | INST ON | Enable the cache memory for instructions (see Section 9). |
| $f$ | CSH REG | Enable cache-to-register (dump) mode. When this bit is set $O N$, double-precision operations unit read operands (e.g., Load AQ (1daq) operands) are read from the cache memory according to the mapping algorithm and without regard to matching of the full 24 -bit absolute main memory address. All other operands address main memory as though the cache memory were disabled. This bit is reset automatically by the hardware for any fault or interrupt. |
| g | x STR ASD | Enable store aside. When this bit is set $O N$, the processor does not wait for main memory cycle completion after a store operation but proceeds after the cache memory cycle is complete. |
| h | $x$ COL FUL | Selected cache memory column is full. |
| i | $x$ RRO A, B | Cache round-robin counter (see Section 9). |
| j |  | Bypass cache bit. Enables the bypass option of SDW.C when set OFF. See Notes below for further information. |
| k | LUF MSB, LSB | Lockup timer setting. The lockup timer may set to four different values according to the value of this field. |
|  |  | LUF <br> value Lockup <br> time |
|  |  | $0 \quad 2 \mathrm{~ms}$ |
|  |  | 1 4ms |
|  |  | 2 3 |
|  |  | The lockup timer is set to 16 ms when the processor is initialized. |

1. The COL FUL, RRO A, RRO B, and CACHE DIR ADDRESS fields reflect different locations in cache depending on the final (absolute) address of the scpr instruction storing this data.
2. If either cache enable bit $c$ or $d$ changes from disable state to enable state, the entire cache is cleared.
3. The DPS 8 M processors contain an 8 k hardware-controlled cache memory. When running a mixed configuration of DPS 8 M and DPS/L68 processors, bit 68 of the cmr (reference j) allows the DPS 8M processor to utilize software compatible with the older $2 k$ software controlled by the DPS/L68 and DPS processors. The following summarizes the operation of the DPS 8M hardware-controlled cache.
a. The cache bypass option in the segment descriptor word is retained. An overriding bypass enable, bit 68 of the Cache Mode Register, is added. The cache mode is set as follows:

| SDW.C | CMR $_{68}$ | RESULTANT <br> CACHE MODE |
| :--- | :--- | :--- |
| Use Cache | X | Use Cache |
| Bypass Cache | Bypass Cache | Bypass Cache |
| Bypass Cache | Use Cache | Use Cache |

b. All close gate instructions, LDAC, LDQC, STAC, STACQ, and SZNC automatically bypass cache. Two features are added to ensure integrity of gated shared data; one is added during the close gate operation and the other during the open gate operation. The instruction following the close gate instruction bypasses cache if the instruction is a Read or a Read-alter-rewrite. The open gate operation must be performed with either a STC2 or STACQ, which includes the synchronizing function. The synchronizing function forces the processor to delay the open gate operation until it is notified by the SCU that write completes have occurred and write notifications requesting cache block clears have been sent to the other processors for all write instructions that the processor previously issued.
c. Read-alter-rewrite instructions no longer automatically bypass cache. Cache behavior for these instructions is determined fully by SDW.C. If the bypass cache mode is set, these instructions bypass cache and issue read-lock-write-unlock commands to memory. If a cache directory match occurs, the location is cleared.
d. All accesses to memory by SDW and PTW associative memory hardware continue to bypass cache. Operations are Reads for SDWs, Read-alter-rewrites with lock for PTWs and setting the page Used bit, and Writes for setting the page Modified and Used bits. For Writes, the hardware also disables the key line so that the SCU lock is honored. This is consistent with dynamic PTW modification by software, which also bypasses cache and uses Read-alter-rewrite instructions.
e. The instructions that cleared the associative memories and also cleared cache or selective portions of cache are changed to eliminate the cache clear function. Bit C (TPR.CA) 15, is ignored. These instructions also include disable/enable capabilities for each half of the associative memories.
f. Cache mode register bit 56 , which had previously controlled cache bypass for operands, is disregarded. All other cache control bits are continued. However, maintenance panel cache control function is restricted to cache half enable/disable functions.

CONTROL UNIT (CU) HISTORY REGISTERS - DPS and L68

The L68 and DPS processors have four sets of 16 history requests. There is one set for each major unit: the Control Unit, CU; the Operations Unit, OU; the Decimal Unit, DU; and the Appending Unit, APU. The DPS 8M Processor has four sets of 64 history registers. There is one set for the CU, two sets for the APU, and one set that combines the history of the OU and DU.

Because the history registers for the L68 and DPS and the DPS 8M are different in number and content, they are described separately. The following section describes the L68 and DPS history registers first, followed by a description of the DPS 8M history registers.

Format: - 72 bits each

Even word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=20$


Figure 3-24. Control Unit (CU) History Register Format - DPS and L68

## Description:

A combination of 16 flags and registers from the control unit. The 16 registers are handled as a rotating queue controlled by the Control Unit History Register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (scpr) instruction). Multicycle instructions (such as Load Pointer Registers from ITS Pairs (lpri), Load Registers (lreg), Restore Control Unit (rcu), etc.) have an entry for each of their cycles.

## Function:

| The | meanings | constituent flags and registers are: |
| :---: | :---: | :---: |
| key | Flag Name | Meaning |
| a | PIA | Prepare instruction address |
| b | POA | Prepare operand address |
| c | RIW | Request indirect word |
| d | SIW | Restore indirect word |
| e | POT | Prepare operand tally (indirect tally chain) |
| f | PON | Prepare operand no tally (as for POT except no chain) |
| $g$ | RAW | Request read-alter-rewrite word |
| h | SAW | Restore read-alter-rewrite word |
| i | TRGO | Transfer GO (conditions met) |
| j | XDE | Execute even instruction from Execute Double (xed) pair |
| k | XDO | Execute odd instruction from Execute Double (xed) pair |
| 1 | IC | Execute odd instruction of the current pair |
| m | RPTS | Execute a repeat instruction |
| n | WI | Wait for instruction fetch |
| $\bigcirc$ | AR F/E | 1 = ADDRESS has valid data |
| p | $\overline{X I P}$ | NOT prepare interrupt address |
| q | $\overline{\text { FLT }}$ | NOT prepare fault address |
| r | BASE | NOT BAR mode |
|  | OPCODE | Operation code from current instruction word |
|  | I | Interrupt inhibit bit from current instruction word |
|  | P | Pointer register flag bit from current instruction word |
|  | TAG | Current address modifier. This modifier is replaced by the contents of the TAG fields of indirect words as they are fetched during indirect chains. |
|  | ADDRESS | Current computed address (TPR.CA) |
|  | CMD | System controller command |
|  | SEL | Port select bits. (Valid only if port A-D is selected) |
| s | XEC-INT | An interrupt is present |
| t | INS-FETCH | Perform an instruction fetch |


| key Flag Name | Meaning |
| :--- | :--- |
| u CU-STORE | Control unit store cycle |
| v OU-STORE | Operations unit store cycle |
| w CU-LOAD | Control unit load cycle |
| x OU-LOAD | Operations unit load cycle |
| y DIRECT | Direct cycle |
| z PC-BUSYY | Port control logic not busy |
| * BUSY | Port interface busy |

CONTROL UNIT (CU) HISTORY REGISTERS - DPS 8M
Format: - 72 bits each
Even word of Y-pair as stored by Store Central Processor Register (scpr),
TAG $=20$


Odd word of $Y$-pair as stored by Store Central Processor Register (scpr), TAG $=20$


Figure 3-25. Control Unit (CU) History Register Format - DPS 8M

## Description:

A combination of 64 flags and registers from the control unit. The 64 registers are handled as a rotating queue, controlled by the control unit history register counter, in which only the 16 most recently used are stored (except in the event of a system crash in which case all 64 will be saved). The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (scpr) instruction). Multicycle instructions (such as Load Pointer Registers from ITS Pairs (lpri), Load Registers (lreg), Restore Control Unit (rcu), etc.) have an entry for each of their cycles.

```
Function:
```

A control unit history register entry shows the conditions at the end of
the control unit cycle to which it applies. The 16 registers hold the
conditions for the last 16 control unit cycles. Entries are made according
to controls set in the Mode Register. (See Mode Register earlier in this
section.)
The meanings of the constituent flags and registers are:

| key | Flag Name | Meaning |
| :---: | :---: | :---: |
| a | PIA | Prepare instruction address |
| b | POA | Prepare operand address |
| c | RIW | Request indirect word |
| d | SIW | Restore indirect word |
| e | POT | Prepare operand tally |
| f | PON | Prepare operand no tally |
| g | RAW | Request read-alter-rewrite word |
| h | SAW | Restore read-alter-rewrite word |
| i | RTRGO | Remember transfer GO (condition met) |
| j | XDE | XED from even location |
| k | XDO | XED from odd location |
| 1 | IC | Even/odd instruction pair |
| m | RPTS | Repeat operation. |
| n | PORTF | Memory cycle to port on previous cycle |
| $\bigcirc$ | INTERNAL | Memory cycle to cache or direct on previous cycle |
| p | PAI | Prepare interrupt address |
| q | PFA | Prepare fault address |
| $r$ | PRIV | In privileged mode |
|  | OPCODE | Opcode of instruction |
|  | I | Inhibit interrupt bit |
|  | P | AR reg mod flag |
|  | TAG | Tag field of instruction |
|  | ADDRESS | Absolute mean address of instruction |
|  | CMD | Processor command register |
| $s$ | XINT | Execute instruction |
| t | IFT | Instruction fetch |
| $u$ | CRD | Cache read, this CU cycle |
| v | MRD | Memory read, this CU cycle |

key Flag Name
Meaning

| w MSTO | Memory store, this CU cycle |
| :--- | :--- |
| $\mathbf{x}$ PIB | Memory port interface busy |

OPERATIONS UNIT (OU) HISTORY REGISTERS

Format: - 72 bits each

Even word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=40$


Odd word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=40$


## Description:

A combination of 16 flags and registers from the operation unit and control unit. The 16 registers are handled as a rotating queue controlled by the operations unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (scpr) instruction).

## Function:

An Operations Unit History Register entry shows the conditions at the end of the operations unit cycle to which it applies. The 16 registers hold the conditions for the last 16 operations unit cycles. As the operations unit performs various cycles in the execution of an instruction, it does not advance the counter for each such cycle. The counter is advanced only at successful completion of the instruction or if the instruction is aborted for a fault condition. Entries are made according to controls set in the Mode Register. (See Mode Register earlier in this section.)

| key | Flag Name | Meaning |
| :---: | :---: | :---: |
|  | RP REG | Primary operations unit operation register. RP REG receives the operation code and other data for the next instruction from the control unit during the control unit instruction fetch cycle while the operations unit may be busy with a prior instruction. RP REG is further substructured as: |
|  | OP CODE | The 9 high-order bits of the 10-bit operation code from the instruction word. Note that basic (non EIS) instructions do not involve bit 27 hence the 9 -bit field is sufficient to determine the instruction. |
| a | 9 CHAR | Character size for indirect then tally address modifiers $\begin{aligned} & 0=6-b i t \\ & 1=9-\text { bit } \end{aligned}$ |
| b | TAG 1,2,3 | The 3 low-order bits of the address modifier from the instruction word. This field may contain a character position for an indirect then tally address modifier. |
| c | CR FLG | Character operation flag |
| d | DR FLG | Direct operation flag |
|  | EAC | Address counter for lreg/sreg instructions |
|  | RS REG | Secondary operations unit operation register. OP CODE is moved from RP REG to RS REG during the operand fetch cycle and is held until completion of the instruction. |
| e | RB1 FULL | OP CODE buffer is loaded |
| f | RP FULL | RP REG is loaded |
| g | RS FULL | RS REG is loaded |
| h | GIN | First cycle for all OU instructions |
| i | GOS | Second cycle for multicycle OU instructions |
| j | GD1 | First divide cycle |
| k | GD2 | Second divide cycle |
| 1 | GOE | Exponent compare cycle |
| m | GOA | Mantissa alignment cycle |
| n | GOM | General operations unit cycle |
| $\bigcirc$ | GON | Normalize cycle |
| p | GOF | Final operations unit cycle |
| q | STR OP | Store (output) data available |
| t | $\overline{\mathrm{DA}-\mathrm{AV}}$ | Data not available |
| $\overline{\text { A }}$ | $\overline{\text { A-REG }}$ | A register not in use |
| $\bar{Q}$ | $\overline{\text { Q-REG }}$ | Q register not is use |


| key | Flag Name | Meaning |
| :---: | :---: | :---: |
| $\overline{0}$ | $\overline{\mathrm{X} 0-\mathrm{RG}}$ | X0 not in use |
| T | $\overline{\mathrm{X} 1-\mathrm{RG}}$ | X1 not in use |
| $\overline{2}$ | $\overline{\mathrm{X} 2-\mathrm{RG}}$ | X 2 not in use |
| $\overline{3}$ | $\overline{\mathrm{X} 3-\mathrm{RG}}$ | X3 not in use |
| 4 | $\overline{\text { X4-RG }}$ | X 4 not in use |
| $\overline{5}$ | $\overline{\mathrm{X} 5-\mathrm{RG}}$ | X5 not in use |
| 6 | $\overline{\mathrm{X} 6-\mathrm{RG}}$ | X 6 not in use |
| $\overline{7}$ | $\overline{\mathrm{X} 7-\mathrm{RG}}$ | X7 not in use |
|  | ICT TRACKER | The current value of the instruction counter (PPR.IC). Since the Control Unit and Operations Unit run asynchronously and overlap is usually enabled, the value of ICT TRACKER may not be the address of the operations unit instruction currently being executed. |

DECIMAL UNIT (DU) HISTORY REGISTERS - DPS and L68

Format: - 72 bits each

Decimal Unit History Register data is stored with the Store Central Processor Register (scpr), TAG $=10$, instruction. There is no format diagram because the data is defined as individual bits.

## Description:


#### Abstract

A combination of 16 flags from the decimal unit. The 16 registers are handled as a rotating queue controlled by the decimal unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (scpr) instruction).

The decimal unit and the control unit run synchronously. There is a control unit history register entry for every decimal unit history register entry and vice versa (except for instruction fetch and EIS descriptor fetch cycles). If the processor is not executing a decimal instruction, the decimal unit history register entry shows an idle condition.


## Function:


#### Abstract

A decimal unit history register entry shows the conditions in the decimal unit at the end of the control unit cycle to which it applies. The 16 registers hold the conditions for the last 16 control unit cycles. Entries are made according to controls set in the Mode Register. (See Mode Register earlier in this section.)


| A minus (-) sign preceding the flag name indicates that the complement of |  |  |
| :---: | :---: | :---: |
| A minus (-) sign preceding the flag name indicates that the comple the flag is shown. Unused bits are set $0 N$. <br> The meanings of the constituent flags are: |  |  |
|  |  |  |
| bit | Flag Name | Meaning |
| 0 | -FPOL | Prepare operand length |
| 1 | -FPOP | Prepare operand pointer |
| 2 | -NEED-DESC | Need descriptor |
| 3 | -SEL-ADR | Select address register |
| 4 | - DLEN = DIRECT | Length equals direct |
| 5 | -DFRST | Descriptor processed for first time |
| 6 | -FEXR | Extended register modification |
| 7 | -DLAST-FRST | Last cycle of DFRST |
| 8 | -DDU-LDEA | Decimal unit load |
| 9 | -DDU-STAE | Decimal unit store |
| 10 | -DREDO | Redo operation without pointer and length update |
| 11 | -DLVL<WD-SZ | Load with count less than word size |
| 12 | -EXH | Exhaust |
| 13 | DEND-SEQ | End of sequence |
| 14 | -DEND | End of instruction |
| 15 | $-D U=R D+W R T$ | Decimal unit write-back |
| 16 | -PTRA00 | PR address bit 0 |
| 17 | -PTRA01 | PR address bit 1 |
| 18 | FA/I 1 | Descriptor 1 active |
| 19 | FA/I2 | Descriptor 2 active |
| 20 | FA/I3 | Descriptor 3 active |
| 21 | -WRD | Word operation |
| 22 | -NINE | 9 -bit character operation |
| 23 | -SIX | 6-bit character operation |
| 24 | -FOUR | 4-bit character operation |
| 25 | -BIT | Bit operation |
| 26 |  | Unused |
| 27 |  | Unused |
| 28 |  | Unused |
| 29 |  | Unused |


| 30 | FSAMPL | Sample for mid-instruction interrupt |
| :---: | :---: | :---: |
| 31 | -DFRST-CT | Specified first count of a sequence |
| 32 | -ADJ-LENGTH | Adjust length |
| 33 | -INTRPTD | Mid-instruction interrupt |
| 34 | -INHIB | Inhibit STC1 (force "STCO") |
| 35 |  | Unused |
| 36 | DUD | Decimal unit idle |
| 37 | -GDLDA | Descriptor load gate A |
| 38 | -GDLDB | Descriptor load gate B |
| 39 | -GDLDC | Descriptor load gate C |
| 40 | NLD 1 | Prepare alignment count for first numeric operand load |
| 41 | GLDP 1 | Numeric operand one load gate |
| 42 | NLD2 | Prepare alignment count for second numeric operand load |
| 43 | GLDP2 | Numeric operand two load gate |
| 44 | ANLD 1 | Alphanumeric operand one load gate |
| 45 | ANLD2 | Alphanumeric operand two load gate |
| 46 | LDWRT 1 | Load rewrite register one gate |
| 47 | LDWRT2 | Load rewrite register two gate |
| 48 | -DATA-AVLDU | Decimal unit data available |
| 49 | WRT 1 | Rewrite register one loaded |
| 50 | GSTR | Numeric store gate |
| 51 | ANSTR | Alphanumeric store gate |
| 52 | FSTR-OP-AV | Operand available to be stored |
| 53 | -FEND-SEQ | End sequence flag |
| 54 | -FLEN<128 | Length less than 128 |
| 55 | FGCH | Character operation gate |
| 56 | FANPK | Alphanumeric packing cycle gate |
| 57 | FEXMOP | Execute MOP gate |
| 58 | FBLNK | Blanking gate |
| 59 |  | Unused |
| 60 | DGBD | Binary to decimal execution gate |
| 61 | DGDB | Decimal to binary execution gate |
| 62 | DGSP | Shift procedure gate |
| 63 | FFLTG | Floating result flag |


| 64 | FRND | Rounding flag |
| :--- | :--- | :--- |
| 65 | DADD-GATE | Add/subtract execute gate |
| 66 | DMP+DV-GATE | Multiply/divide execution gate |
| 67 | DXPN-GATE | Exponent network execution gate |
| 68 |  | Unused |
| 69 |  | Unused |
| 70 |  | Unused |
| 71 |  | Unused |

DECIMAL/OPERATIONS UNIT (DU/OU) HISTORY REGISTERS - DPS 8M

Format: - 72 bits each

Even word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=40$


Odd word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=40$


Figure 3-27. Decimal/Operations (DU/OU) History Register Format - DPS 8M

## Description:

A combination of 16 flags and registers from the operation unit and decimal unit. The 16 registers are handled as a rotating queue controlled by the operations unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (scpr) instruction).

The decimal unit and the control unit run synchronously. There is a control unit history register entry for every decimal unit history register entry and vice versa (except for instruction fetch and EIS descriptor fetch cycles). If the processor is not executing a decimal instruction, the decimal unit history register entry shows an idle condition.

## Function:

An operations unit history register entry shows the conditions at the end of the operations unit cycle to which it applies. The 16 registers hold the conditions for the last 16 operations unit cycles. As the operations unit performs various cycles in the execution of an instruction, it does not advance the counter for each such cycle. The counter is advanced only at successful completion of the instruction or if the instruction is aborted for a fault condition. Entries are made according to controls set in the Mode Register. (See Mode Register earlier in this section.)

The meanings of the constituent flags and registers are:

| key | Flag Name | Meaning |
| :---: | :---: | :---: |
| a | FANLD 1 | Alpha-num load desc 1 (complemented) |
| b | FANLD2 | Alpha-num load desc 2 (complemented) |
| c | FANSTR | Alpha-num store (complemented) |
| d | FLDWRT 1 | Load re-write reg 1 (complemented) |
| e | FLDWRT2 | Load re-write reg 2 (complemented) |
| $f$ | FNLD 1 | Numeric load desc 1 (complemented) |
| 8 | FNLD2 | Numeric load desc 2 (complemented) |
| h | NOSEQF | End sequence flag |
| i | FDUD | Decimal unit idle ( complemented) |
| j | FGSTR | General store flag (complemented) |
| k | NOSEQ | End of sequence (complemented) |
| 1 | NINE | 9-bit character operation |
| m | SIX | 6-bit character operation |
| n | FOUR | 4-bit character operation |
| - | DUBIT | Bit operation |
| p | DUWORD | Word operation |
| q | PTR1 | Select ptr 1 |
| $r$ | PTR2 | Select ptr 2 |
| $s$ | PRT3 | Select ptr 3 |
| t | FPOP | Prepare operand pointer |
| u | GEAM | Add timing gates (complemented) |
| v | LPD 12 | Load pointer 1 or 2 (complemented) |
| w | GEMAE | Multiply gates A E (complemented) |
| x | BTDS | Binary to decimal gates (complemented) |
| y | SP 15 | Align cycles (complemented) |
| z | FSWEQ | Single word sequence flag (complemented) |

key Flag Name Meaning

| A | FGCH | Character cycle (complemented) |
| :---: | :---: | :---: |
| B | DFRST | Processing descriptor for first time |
| C | EXH | Exhaust |
| D | FGADO | Add cycle (complemented) |
| E | INTRPTD | Interrupted |
| F | GLDP2 | Load DP2 |
| G | GEMC | Multiply gate C |
| H | GBDA | Binary to decimal gate A |
| I | GSP5 | Final align cycle |
|  | ICT | Instruction counter (See NOTE below.) |
|  | RS | OU op-code register (RSO-8) |
| IR |  | Indicator register (IR): |
| J | ZERO | Zero indicator |
| K | NEG | Negative indicator |
| L | CARRY | Carry indicator |
| M | OVFL | Overflow indicator |
| N | EOVFL | Exponent overflow indicator |
| 0 | EUFL | Exponent underflow indicator |
| P | OFLM | Overflow mask indicator |
| Q | HEX | Hex mode indicator |
| R | DTRGO | Transfer go |

NOTE:
The current value of the instruction counter (PPR.IC). Since the control unit and operations unit run asynchronously and overlap is usually enabled, the value of IC' TRACKER may not be the address of the operations unit instruction currently being executed.

Format: - 72 bits each

Even word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=00$


```
Odd word of Y-pair as stored by Store Central Processor Register (scpr),
```

TAG $=00$


Figure 3-28. Appending Unit (APU) History Register Format - DPS and L68

## Description:

A combination of 16 flags and registers from the appending unit. The 16 registers are handled as a rotating queue controlled by the appending unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (scpr) instruction).

## Function:

An appending unit history register entry shows the conditions in the appending unit at the end of an address preparation cycle in appending mode. The 16 registers hold the conditions for the last 16 such address preparation cycles. Entries are made according to controls set in the Mode Register. (See Mode Register earlier in this section.)

The meanings of the constituent flags and registers are:

| key | Flag name |  |
| :--- | :--- | :--- |
|  | Meaning |  |
| E | BSY | Effective segment number (TPR.TSR) |
|  |  | Data source for ESN |

```
00 = from PPR.PSR
01 = from PRn.SNR
10 = from TP\overline{R}}\cdot\textrm{TSR
11 = not used
```

| key | Flag name | Meaning |
| :--- | :--- | :--- |
| b | FDSPTW | Descriptor segment PTW fetch |
| c | MDSPTW | Descriptor segment PTW modification |
| d | FSDWP | SDW fetch from paged descriptor segment |
| e | FPTW | PTW fetch |
| f | FPTW2 | PTW+1 fetch (prepaging for certain EIS instructions) |
| g | MPTW | PTW modification |
| h | FANP | Final address fetch from nonpaged segment |
| i | FAP | SDWAMM |

Format: - 72 bits each

Even word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=00$


Extended APU History Register:

Even word of Y-pair as stored by Store Central Processor Register (scpr), TAG $=10$


Figure 3-29. Appending Unit (APU) History Register Format - DPS 8M

## Description:

A combination of 64 flags and registers from the appending unit. The 64 registers are handled as a rotating queue controlled by the appending unit history register counter. The counter is always set to the number of the oldest entry and advances by one for each history register reference (data entry or Store Central Processor Register (scpr) instruction).

```
Function:
```

| The | meanings of | constituent flags and registers are: |
| :---: | :---: | :---: |
| key | Flag name | Meaning |
|  | ESN | Effective segment number |
| a |  | PIA Page overflow |
| b |  | PIA out of segment bounds |
| c | FDSPTW | Fetch descriptor segment FTW |
| d | MDSPTW | Descriptor segment PTW is modified |
| e | FSDW | Fetch SDW |
| f | FPTW | Fetch PTW |
| g | FPTW2 | Fetch pre-page PTW |
| h | MPTW | PTW modified |
| i | FANP | Final address nonpaged |
| j | FAP | Final address paged |
| k | MTCHSDW | SDW match found |
| 1 | SDWMF | SDW match found and used |
|  | BSY | $\text { Data source for ESN } \quad \begin{aligned} & 00=\text { from ppr.ic } \\ & 01=\text { from prn.tsr } \\ & 10=\text { from tpr.swr } \\ & 11=\text { from tpr.ca } \end{aligned}$ |
| m | MTCHPTW | PTW match found (AM) |
| m1 | PTWMF | PTW match found (AM) and used |
| n | PTWAM | PTW AM direct address ( ZCA bits 4-7) |
| $\bigcirc$ | SDWMF | SDW match found |
|  | RMA | Read 24 bit memory address |
| p | RTRR | Temporary ring register |
| q | SDWME | SDW match error |
| $r$ | SDWLVL | SDW match level count ( $0=$ Level A ) |
| S | CACHE | Cache used this cycle |
| t |  | PTW match error |
| u | PTWLVL | PTW match level count ( $0=1 \mathrm{l}$ level A ) |


| key | Flag name | Meaning |
| :--- | :--- | :--- |
| v | FLTHLD | A directed fault or access wiolation fault is waiting |
|  | ZCA | Computed address |
|  | INSTR | Instruction executed |
| I |  | Inhibit bit |
|  | MOD | Instruction modifier |

Format: - 36 bits each

Data read by Read Switches (rsw), $\mathbf{y}=\mathbf{x x x x x} 0$


Data read by Read Switches (rsw), y $=$ xxxxx2


Data read by Read Switches (rsw), $y=x x x x x 1$ (port $A-D$ ) or $x x x x \times 3$ (port $E-H$ )


Data read by Read Switches (rsw), $y=x \times x \times x 4$


Figure 3-30. Configuration Switch Data Formats - DPS and L68

## Description:

The Read Switches (rsw) instruction provides the ability to interrogate various switches and options on the processor maintenance and configuration panels. The 3 low-order bits of the computed address (TPR.CA) select the switches to be read. High-order address bits are ignored. Data are placed in the A Register.

Read Switches (rsw), $y=x x x x x 1$ reads data for ports $A, B, C$, and D. Read Switches (rsw), $y=x x x x x 3$ reads data for ports $E, F, G$, and $H$.


The following changes apply to the DPS 8 M processor.

Format: - 36 bits each

Data read by Read Switches (rsw), y $=$ xxxxx2


Data read by Read Switches (rsw), $y=x x x x x 1$ (port $A-D$ )


Figure 3-31. Configuration Switch Data Formats - DPS 8M

## Description:

The Read Switches (rsw) instruction provides the ability to interrogate various switches and options on the processor maintenance and configuration panels. The two low-order bits of the computed address (TPR.CA) select the switches to be read. High-order address bits are ignored. Data are placed in the A Register.

Read Switches (rsw), $y=x x x x x 1$ reads data for ports $A, B, C$, and $D$.

Function:

The meanings of the constituent fields are:

## key <br> $\qquad$ <br> Meaning

If the corresponding rsw1 interface enabled flag, bit (e) is ON, then $0=4$ word interfaces $1=2$ word interfaces For ports A - D
b
Indicates processor type $00=$ L68 or DPS Processor 01 = DPS 8M Processor $10=$ reserved for future use 11 = reserved for future use

FLTBASE
c
d
e
f
g
h
i

SPEED

CPU
Processor number
ADR
j
k
1
MEM

## Meaning

GCOS/VMS switch position
1 = Virtual Mode
$0=$ GCOS Mode
$1=$ NPL
$0=\mathrm{CPL}$
Processor speed options
$0000=8 / 70$
$0100=8 / 52$

Port enabled flag

Interface enabled flag
Coded memory size:

```
The seven MSB of the 12-bit fault base address
ID prom
    0 = id prom not installed
    1 = id prom installed
BCD option (Marketing designation)
    1 = BCD option installed
DPS option (Marketing designation)
    1 = DPS option
8K cache
    1 = 8K cache installed
DPS 8M Processor type designation
    1= DPS 8/xxM
    0 = DPS 8/xx
```

Current or new product line peripheral type

System initialize enabled flag

000 32K
001 64K
010 128K
011 256K
100 512K
101 1024K
110 2048K
111 4096K

Format: - 288. bits, 8 machine words

Data as stored by Store Control Unit (scu) instruction

## Word



Figure 3-32. Control Unit Data Format

## Description:

A collection of flags and registers from the appending unit and the control unit. In general, the data has valid meaning only when stored with the Store Control Unit (scu) instruction as the first instruction of a fault or interrupt trap pair.

Function:

The control unit data allows the processor to restart an instruction at the point of interruption when it is interrupted by an access violation fault, a directed fault, or (for certain EIS instructions) an interrupt. Directed faults are intentional, and most access violation faults and interrupts are recoverable. If the interruption is not recoverable, the control unit data provides enough information to determine the exact nature of the error.

Instruction execution restarts immediately upon execution of a Restore Control Unit (rcu) instruction referencing the Y-block8 area into which the control unit data was stored.

Fields having an "x" in the column headed $\underline{L}$ are not restored by the Restore Control Unit (rcu) instruction.

The meanings of the constituent fields are:

Field
Word key L name Meaning

| 0 |  | PRR | Procedure ring register (PPR.PRR) |
| :--- | :--- | :--- | :--- |
| 0 |  | PSR | Procedure segment register (PPR.PSR) |
| 0 | a | P | Privileged bit (PPR.P) |
| 0 | b | XSF | External segment flag |
| 0 | c | x SDWAMM | Match on SDWAM |
| 0 | d | x SD-ON | SDWAM enabled |
| 0 | e | x PTWAMM | Match on PTWAM |
| 0 | f | x PT-ON | PTWAM enabled |
| 0 | g | x PI-AP | Instruction fetch append cycle |
| 0 | h | x DSPTW | Fetch descriptor segment PTW |
| 0 | i | x SDWNP | Fetch SDW - nonpaged |
| 0 | $j$ | x SDWP | Fetch SDW - paged |
| 0 | k | x PTW | Fetch PTW |
| 0 | $l$ | x PTW2 | Fetch prepage PTW |
| 0 | $m$ | $x$ FAP | Fetch final address - paged |
| 0 | n | x FANP | Fetch final address - nonpaged |
| 0 | 0 | x FABS | Fetch final address - absolute |
| 0 |  | FCT | Fault counter - counts retries |

## Meaning

| 1 | a |  | $\begin{aligned} & \text { IRO } \\ & \text { ISN } \end{aligned}$ | For access violation fault - illegal ring order For store fault - illegal segment number |
| :---: | :---: | :---: | :---: | :---: |
| 1 | b | x | OEB | For access violation fault - out of execute bracket |
|  |  | x | IOC | For illegal procedure fault - illegal op code |
| 1 | c | x | E-OFF | For access violation fault - execute bit is OFF |
|  |  | x | IA + IM | For illegal procedure fault - illegal address or modifier |
| 1 | d | x | ORB | For access violation fault - out of read bracket |
|  |  | x | ISP | For illegal procedure fault - illegal slave procedure |
| 1 | e | x | R-OFF | For access violation fault - read bit is OFF |
|  |  | x | IPR | For illegal procedure fault - illegal EIS digit |
| 1 | $f$ | x | OWB | For access violation fault - out of write bracket |
|  |  | x | NEA | For store fault - nonexistent address |
| 1 | g | x | W-OFF | For access violation fault - write bit is OFF |
|  |  | x | OOB | For store fault - out of bounds (BAR mode) |
| 1 | h | x | NO GA | For access violation fault - not a gate |
| 1 | i | x | OCB | For access violation fault - out of call bracket |
| 1 | j | x | OCALL | For access violation fault - outward call |
| 1 | k | x | BOC | For access violation fault - bad outward call |
| 1 | 1 | x | PTWAM_ER | For access violation fault - on DPS 8 M processors, a PTW associative memory error. Not used on DPS/L68 processors. |
| 1 | m | x | CRT | For access violation fault - cross ring transfer |
| 1 | n | x | RaLR | For access violation fault - ring alarm |
| 1 | 0 | x | SDWAM_ER | For access violation fault - On DPS 8M an SDW associative memory error. An associative memory error on DPS/L68. |
| 1 | p | x | OOSB | For access violation fault - out of segment bounds |
|  | q | x | Paru | For parity fault - processor parity upper |
| 1 | r | x | PARL | For parity fault - processor parity lower |
| 1 | S | x | ONC 1 | For operation not complete fault - processor/system controller sequence error \#1 |
| 1 | t | x | ONC2 | For operation not complete fault - processor/system controller sequence error \#2 |
| 1 |  | X | IA | System controller illegal action lines (see Table 3-1) |
| 1 |  | x | IACHN | Illegal action processor port |
| 1 |  | x | CNCHN | For connect fault - connect processor port |
| 1 |  | x | F/I ADDR | Modulo 2 fault/interrupt vector address |
| 1 | u | x | F/I | Fault/interrupt flag |
|  |  |  |  | $\begin{aligned} & 0=\text { interrupt } \\ & 1=\text { fault } \end{aligned}$ |

Field
Word key L name
Meaning

| 2 |  | TRR | Temporary ring register (TPR.TRR) |  |
| :---: | :---: | :---: | :---: | :---: |
| 2 |  | TSR | Temporary segment register (TPR.TSR) |  |
|  |  | PTW | DPS 8M processors only; this field mbz on processors: | DPS/L68 |
| 2 | a | x | PTWAM levels A, B enabled (enabled = 1) |  |
| 2 | b | x | PTWAM levels $C$, D enabled |  |
| 2 | c | x | PTWAM levels A, B match (match = 1) |  |
| 2 | d | c | PTWAM levels C, D match |  |
|  |  | SDW | DPS 8M processors only; this field mbz on processors: | DPS/L68 |
| 2 | e | $x$ | SDWAM levels A, B enabled |  |
| 2 | f | x | SDWAM levels $C$, D enabled |  |
| 2 | g | x | SDWAM levels A, B match |  |
| 2 | h | x | SDWAM levels $C$, D match |  |
| 2 |  | CPU | CPU number |  |
| 2 |  | DELTA | Address increment for repeats |  |
| 3 |  | TSNA | Pointer register number for non-EIS operands or operand $\# 1$ further substructured as: | for EIS |
| 3 | a | PRNO | Pointer register number |  |
| 3 | b | ---- | $1=$ PRNO is valid |  |
| 3 |  | TSNB | Pointer register number for EIS operand \#2 substructured as for TSNA above | further |
| 3 |  | TSNC | Pointer register number for EIS operand \#3 substructured as for TSNA above | further |
| 3 |  | TEMP BIT | Current bit offset (TPR.TBR) |  |
| 4 |  | IC | Instruction counter (PPR.IC) |  |
| 4 | a | ZERO | Zero indicator |  |
| 4 | b | NEG | Negative indicator |  |
| 4 | c | CARY | Carry indicator |  |
| 4 | d | OVFL | Overflow indicator |  |
| 4 | e | EOVF | Exponent overflow indicator |  |
| 4 | $f$ | EUFL | Exponent underflow indicator |  |
| 4 | $g$ | OFLM | Overflow mask indicator |  |
| 4 | h | TRO | Tally runout indicator |  |
| 4 | i | PAR | Parity error indicator |  |
| 4 | j | PARM | Parity mask indicator |  |
| 4 | k | $\overline{\mathrm{BM}}$ | Not BAR mode indicator |  |
| 4 | 1 | TRU | EIS truncation indicator |  |
| 4 | m | MIF | Mid-instruction interrupt indicator |  |

Field
Word key L name
Meaning


Format: - 288 bits, 8 machine words

Data as stored by Store Pointers and Lengths (spl) instruction
Word


Figure 3-33. Decimal Unit Data Format

A collection of flags and registers from the decimal unit.

## Function:


#### Abstract

The decimal unit data allows the processor to restart an EIS instruction at the point of interruption when it is interrupted by an access violation fault, a directed fault, or (for certain EIS instructions) an interrupt. Directed faults are intentional, and most access violation faults and interrupts are recoverable.

The data are restored with the Load Pointers and Lengths (lpl) instruction. Fields having an "x" in the column headed $L$ are not restored. When starting (or restarting) execution of an EIS instruction, the decimal unit registers and flags are not initialized from the operand descriptors if the mid-instruction interrupt fault (MIF) indicator is set ON.


The meanings of the constituent flags and registers are:

| Word L | Field name | Meaning |
| :---: | :---: | :---: |
| 0 | Z | All bit-string instruction results are zero |
| 0 | $\emptyset$ | Negative overpunch found in 6-4 expanded move |
| 0 | CHTALLY | The number of characters examined by the scm , scmr , scd, scdr, tet, or tetr instructions (up to the interrupt or match) |
| 2 | D1 PTR | Address of the last double-word accessed by operand descriptor 1; bits 17-23 (bit-address) valid only for initial access |
| 2,4,6 | TA | Alphanumeric type of operand descriptor 1,2,3 |
| 2 x | I | Decimal unit interrupted flag; a copy of the mid-instruction interrupt fault indicator |
| 2,4,6 | F | First time; data in operand descriptor $1,2,3$ is valid |
| 2,4,6 | A | Operand descriptor 1,2,3 is active |
| 3 | LEVEL 1 | Difference in the count of characters loaded into the processor and characters not acted upon |
| 3 | D1 RES | Count of characters remaining in operand descriptor 1 |
| 4 | D2 PTR | Address of the last double-word accessed by operand descriptor 2; bits 17-23 (bit-address) valid only for initial access |
| 4,6 x | R | Last cycle performed must be repeated |
| 5 | LEVEL 2 | Same as LEVEL 1, but used mainly for OP 2 information |
| 5 | D2 RES | Count of characters remaining in operand descriptor 2 |
| 6 | D3 PTR | Address of the last double-word accessed by operand descriptor 3; bits 17-23 (bit-address) valid only for initial access |

## Meaning

| 6 JMP | Descriptor count; number of words to skip to find the <br> next instruction following this multiword instruction |
| :--- | :--- |
| 7 | D3 RES |$\quad$| Count of characters remaining in operand descriptor 3 |
| :--- |

## MACHINE INSTRUCTIONS

This section describes the complete set of machine instructions for the Multics processor. The presentation assumes that the reader is familiar with the general structure of the processor, the representation of information, the data formats, and the method of address preparation. Additional information on these subjects appears near the beginning of this section and in Sections 2, 3, 5 , and 6.

## INSTRUCTION REPERTOIRE

The processor interprets a 10-bit field of the instruction word as the operation code. This field size yields 1024 possible instructions of which 547 are implemented. There are 456 basic operations and 91 extended instruction set (EIS) operations.

## Arrangement of Instructions

Instructions are presented alphabetically by their mnemonic codes within functional categories. An overall alphabetic listing of instruction codes and their names appears in Appendix B.

## Basic Operations

The 456 basic operations in the processor all require exactly one 36-bit machine word. They are categorized as follows:

| 181 | Fixed-point binary arithmetic |
| ---: | :--- |
| 85 | Boolean operations |
| 34 | Floating-point binary arithmetic |
| 36 | Transfer of control |
| 75 | Pointer register |
| 17 | Miscellaneous |
| 28 | Privileged |

## Extended Instruction Set (eis) Operations

The 91 extended instruction set (EIS) operations are divided into 62 EIS single-word instructions and 29 EIS multiword instructions.

The 62 EIS single-word instructions load, store, and perform special arithmetic on the address registers (ARn) used to access bit- and character-string operands, and safe-store decimal unit (DU) control information required to service a processor fault or interrupt. Like the basic operations, EIS single-word instructions require exactly one 36 -bit machine word.

## EIS MULTIWORD OPERATIONS

The 29 EIS multiword instructions perform decimal arithmetic and bit- and character-string operations. They require three or four 36-bit machine words depending on individual operand descriptor requirements.

## FORMAT OF INSTRUCTION DESCRIPTION

Each instruction in the repertoire is described in the following pages of this section. The descriptions are presented in the format shown below.

| MNEMONIC | INSTRUCTION NAME | OPCODE |
| :--- | :--- | :--- |

FORMAT: Figure or figure reference

SUMMARY: Text and/or bit transfer equations

MODIFICATIONS: Text

INDICATORS: Text and/or logic statements

NOTES:
Text

Line 1: MNEMONIC, INSTRUCTION NAME, OPCODE

This line has three parts that contain the following:

1. MNEMONIC -- The mnemonic code for the operation field of the assembler statement. The Multics assembler, ALM, recognizes this character string value and maps it into the appropriate binary pattern when generating the actual object code.
2. INSTRUCTION NAME -- The name of the machine instruction from which the mnemonic was derived.
3. OPCODE -- The octal value of the operation code for the instruction. A 0 or a 1 in parentheses following an octal code indicates whether bit 27 (opcode extension bit) of the instruction word is OFF or ON.

The layout and definition of the subfields of the instruction word or words are given here either as a figure or as a reference to a figure.

Line 3: SUMMARY

The change in the state of the processor effected by the execution of the instruction is described in a short, symbolic form. If reference is made to the state of an indicator in the summary, it is the state of the indicator before the instruction is executed.

## Line 4: MODIFICATIONS

Those modifiers that cannot be used with the instruction are listed explicitly as exceptions. See Section 6 for a discussion of address modification.

## Line 5: INDICATORS

Only those indicators are listed whose state can be changed by the execution of the instruction. In most cases, a condition for setting on as well as one for setting $O F F$ is stated. If only one of the two is stated, then the indicator remains unchanged if the condition is not met. Unless stated otherwise, the conditions refer to the contents of registers existing after instruction execution. Refer also to "Common Attributes of Instructions," later in this section.

## Line 6: NOTES

This part of the description exists only in those cases where the summary is not sufficient for in-depth understanding of the instruction.

## Main Memory Addresses

| y | $=$ an 18-bit computed address as generated during address preparation. |
| :---: | :---: |
| Y | $=$ a 24-bit main memory address of the instruction oper and after all address preparation (including appending) complete. |
| Y-pair | $=$ a pair of main memory locations with successive addresses, the smaller address being even. When $Y$ is even, it designates the pair $Y$ (even), $Y+1$; and when it is odd, the pair $Y-1$, $Y$ (odd). The main memory location with the smaller (even) address contains the most significant part of a double-word operand or the first of a pair of instructions. |
| Y-blockn | $=$ a block of main memory locations of 4-, 8-, 16-, or 32 -word extent. For a block of n-word extent, the processor forces $Y$-blockn to a 0 modulo $\underline{n}$ address and performs address incrementing through the block accordingly, stopping when the address next reaches a value 0 modulo $n$. |
| Y-char nk | $=$ a character or string of characters in main memory of character size $n$ bits as described by the kth oper and descriptor. $n$ is specified by the data type field of operand descriptor $\underline{k}$ and may have values 4, 6, or 9. See Section 6 for details of oper and descriptors. |
| Y-bitk | $=a \operatorname{bit}$ or string of bits in main memory as described by the kth oper and descriptor. See Section 6 for details of oper and descriptors. |

## Index Values


#### Abstract

When reference is made to the elements of a string of characters or bits in main memory, the notation shown in "Register Position and Contents" below is used. The index used to show traversing a string of extent $n$ may take any of the values in the interval (1, $n$ ) unless noted otherwise. The $\bar{e} l e m e n t s$ of a main memory block are traversed explicitly by using the index as an addend to the given block address, (e.g., Y-block8+m and Y-block4+2m+1).


Abbreviations and Symbols

```
Accumulator register
Address register \(n(n=0,1,2, \ldots, 7)\)
Combined accumulator-quotient register
Base address register
"Contents of"
Computed address
Descriptor segment base register
Address field of DSBR
Bound field of DSBR
Stack base field of DSBR
Unpaged flag of DSBR
```

| E | Exponent register |
| :---: | :---: |
| EA | Combined exponent-accumulator register |
| EAQ | Combined exponent-accumulator-quotient register |
| ERN | Effective ring number |
| ESN | Effective segment number |
| IC | Instruction counter |
| IR | Indicator register |
| PPR | Procedure pointer register |
| PPR.PRR | Procedure ring register of PPR |
| PPR.PSR | Procedure segment register of PPR |
| PPR.IC | Instruction counter register of PPR (same as IC above) |
| PPR.P | Privileged flag of PPR |
| PRn | Pointer register n ( $\mathrm{n}=0,1,2, \ldots$, 7) |
| PRn.RNR | Ring number register of PRn |
| PRn.SNR | Segment number register of PRn |
| PRn.WORDNO | Word address register of PRn |
| PRn.CHAR | Character address register of PRn |
| PRn. BITNO | Bit offset register of PRn |
| Q | Quotient register |
| PTWAM | Page table word associative memory |
| SDWAM | Segment descriptor word associative memory |
| RALR | Ring alarm register |
| TPR | Temporary pointer register |
| TPR.CA | Computed address register of TPR (same as CA above) |
| TPR.TRR | Temporary ring register of TPR |
| TPR.TSR | Temporary segment register of TPR |
| TPR.TBR | Temporary bit register of TPR |
| TR | Timer register |
| Xn | Index register n ( $\mathrm{n}=0,1,2, \ldots, 7$ ) |
| Z | Temporary pseudo-result of a nonstore comparative oper |

## Register Positions and Contents

In the definitions that follow, "R" stands for any of the registers listed above, as well as for main memory words, word-pairs, word-blocks, and bit- or character-strings.

| $\mathrm{R}_{\mathbf{i}}$ | The $i^{\text {th }}$ bit, character, or byte position of $R$ |
| :---: | :---: |
| R(i) | The $i^{\text {th }}$ register of a set of $n$ registers named $R$ |
| $\mathrm{R}_{\mathrm{i}, \mathrm{j}}$ | The bit, character, or byte positions i through $j$ of $R$ |
| C (R) | The contents of the full register $R$ |
| $C(R){ }_{i}$ | The contents of the $i^{\text {th }}$ bit, character, or byte of $R$ |
| $C(R){ }_{i, j}$ | The contents of the bits, characters, or bytes i through j of |

When the description of an instruction specifies a change for a part of a register or main memory location, it is understood that the part of the register or main memory location not mentioned remains unchanged.

## Other Symbols

| -> | replaces |
| :--- | :--- |
| $::$ | compare with |


| \& | the Boolean connective AND |
| :---: | :---: |
| 1 | the Boolean connective OR |
| $\theta$ | the Boolean connective NON-EQUIVALENCE (or EXCLUSIVE OR) |
| $\overline{\mathrm{XXX}}$ | the logical inverse (ones complement) of the quantity XXX |
| \# | not equal |
| n**m | indicates exponentiation ( $n$ and $m$ are integers); for example, the fifth power of 2 is represented as $2 * * 5$. |
| X | multiplication; for example, $C(Y)$ times $C(Q)$ is represented as $C(Y) X C(Q)$. |
| 7 | division; for example, $C(Y)$ divided by $C(A)$ is represented as $C(Y) / C(A)$. |
| 11 | concatenation; for example, string1 \|| string2. |
| $\ldots \mid$ | the absolute value of the value between vertical bars (no algebraic sign). For example the absolute value of $C(A)$ plus |
|  | $C(Y)$ is represented as: $\|C(A)+C(Y)\|$. |
| $C(R) \operatorname{modn}$ | A coined notation for remaindering or modulo arithmetic; for example C(REG) modulo 9 is represented as C(REG) $\bmod 9 \cdot$ |

## COMMON ATTRIBUTES OF INSTRUCTIONS

## Illegal Modification

If an illegal modifier is used with any instruction, an illegal procedure fault with a subcode class of illegal modifier occurs.

## Parity Indicator

The parity indicator is turned $O N$ at the end of a main memory access that has incorrect parity.

## INSTRUCTION WORD FORMATS

## Basic and EIS Single-Word Instructions

The basic instructions and EIS single-word instructions require exactly one 36-bit machine word and are interpreted according to the format shown in figure 4-1.


Figure 4-1. Basic and EIS Single-Word Instruction Format

ADDRESS

OPCODE

I

A

TAG

The given address of the operand or indirect word. This address may be:

```
An 18-bit absolute main memory address if A = 0
(absolute mode only)
An 18-bit offset relative to the base address register
if }A=0\mathrm{ (BAR mode only)
An 18-bit offset relative to the base of the current
procedure segment if A = 0 (appending mode only)
A 3-bit pointer register number (n) and a 15-bit offset relative to C(PRn.WORDNO) if \(\bar{A}=1\) (absolute and appending modes only)
A 3-bit address register number (n) and a 15-bit offset
relative to C(ARn) if A = 1 (all modes depending on
instruction type)
An 18-bit literal signed or unsigned constant (all
modes depending on instruction type and modifier)
An 8-bit shift operation count (all modes)
An 18-bit offset relative to the current value of the
instruction counter C(PPR.IC) (all modes)
```

Instruction operation code.

Interrupt inhibit bit. When this bit is set $O N$, the processor will defer all external interrupt signals. See Section 7 for a discussion of interrupts.

Indirect via pointer register flag. See Section 6 for a discussion of the use of pointer registers.

Instruction address modifier. See Section 6 for a discussion of address modification.

Machine words in this format are generated by ALM in processing the basic and EIS single-word instructions (described later in this section) and the arg pseudo-instruction).

## Indirect Words

Certain of the basic and EIS single-word instructions permit indirection to be specified as part of address modification. When such indirection is
specified, $C(Y)$ is inter preted as an indirect word according to the format shown in Figure 4-2.


Figure 4-2. Indirect Word Format

ADDRESS

TALLY

TAG

The given address of the operand or next indirect word. This address may be:

An 18-bit absolute main menory address if $A=0$ in the instruction word (absolute mode only)

An 18-bit offset relative to the base address register (BAR) if $A=0$ in the instruction word (BAR mode only)

An 18-bit offset relative to the base of the segment in which the word resides if $A=0$ (appending mode only)

Three zero bits and a 15-bit segment number if TAG $=(43)_{8}$ (its modification) (absolute and appending modes only)

A 3-bit pointer register number and 15 zero bits if TAG $=(41)$ (itp modification) (absolute and appending modes only)

A count field for use by those address modifiers that involve tallying

This field may be (depending on the TAG value causing the indirection);

A 6-bit address modifier
A 6-bit increment to be added to or subtracted from ADDRESS on each reference

A 1-bit character mode (6- or 9-bit) flag, two 0 bits, and a 3-bit character position number

Machine words in this format may be generated by use of the ALM vfd pseudo-instruction.

## EIS Multiword Instructions

The EIS multiword instructions require three or four machine words depending on the operand descriptor requirements of the individual instructions. The words are interpreted according to the format shown in Figure 4-3. The instruction descriptions (later in this section) contain ALM coding examples. Refer to the Multics Commands and Active Functions, Order No. AG92, "alm" command for additional information.


Figure 4-3. EIS Multiword Instruction Format

| VARIABLE | This field is interpreted variously according to the <br> requirements of the individual EIS instructions. <br> interpretation is given under FORMAT for each EIS |
| :--- | :--- |
| instruction The modification fields MF2 and MF3 are |  |

Machine words in this format are generated by ALM in processing the EIS multiword instructions described later in this section and their associated operand descriptor or indirect pointer pseudo-operations.

## EIS Modification Fields (MF)

Each of the operand descriptors following an EIS multiword instruction word has a modification field in the instruction word. The modification field controls the interpretation of the operand descriptor. The modification field is interpreted according to the format shown in Figure 4-4.


Figure 4-4. EIS Modification Field (MF) Format

Address register flag. This flag controls interpretation of the ADDRESS field of the operand descriptor just as the
"A" flag controls interpretation of the ADDRESS field of the basic and EIS single-word instructions.
b RL
c ID

REG

Register length control. If $R L=0$, then the length ( $N$ ) field of the operand descriptor contains the length of the oper and. If $R L=1$, then the length ( $N$ ) field of the oper and descriptor contains a selector value specifying a register holding the operand length. Operand length is interpreted as units of the data size (1-, 4-, 6-, or 9-bit) given in the associated oper and descriptor.

Table 4-1. R-type Modifiers for REG Fields

| Octal Code | R-type | MF. REG | Meaning as used <br> Indirect operand descriptor-pointer | $\begin{gathered} C(\text { oper and } \\ \text { descriptor) } \\ 32,35 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 00 | n | n | n | IPR |
| 01 | au | au | au | au |
| 02 | qu | qu | qu | qu (a) |
| 03 | du | IPR | IPR |  |
| 04 | ic |  | ic | $i{ }^{(b)}$ |
| 05 | al | a ${ }^{\text {c }}$ (c) | al | $a(c)$ |
| 06 | ql | $\mathrm{q}^{\text {(c) }}$ | ql | $\mathrm{q}^{(c)}$ |
| 07 | dl | IPR | IPR | IPR |
| 10 | x0 | x 0 | x 0 | x 0 |
| 11 | x 1 | x1 | x1 | x 1 |
| 12 | $\times 2$ | $\times 2$ | $\times 2$ | $\times 2$ |
| 13 | $\times 3$ | x 3 | x3 | x3 |
| 14 | $\times 4$ | $\times 4$ | $\times 4$ | $\times 4$ |
| 15 | $\times 5$ | x5 | $\times 5$ | $\times 5$ |
| 16 | $\times 6$ | $\times 6$ | $\times 6$ | $\times 6$ |
| 17 | $\times 7$ | x7 | x7 | $\times 7$ |

(a) The du modifier is permitted only in the second oper and descriptor of the scd, scdr, scm, and scmr instructions to specify that the test character (s) reside(s) in bits 0-18 of the oper and descriptor.
(b) The ic modifier is permitted in MFk.REG and C(od) 32 , 35 only if MFk.RL $=0$, that is, if the contents $\overline{0} f$ the register $i s$ an address offset, not the designation of a register containing the oper and length.
(c) The limit of addressing extent of the processor is $2 * * 18$ words; that is, given an address, y, a modifier may be employed to access a main memory word anywhere in the $r$ ange ( $y-2 * * 17, y+2 * * 17-1$ ), provided other
address
range constraints are not violated. Since it is desirable to address this same extent as words, characters, and bits it is necessary to provide a register with range greater than the 12 bits of $N$ or the 18 bits of normal $R$-type modifiers. This is done by extending the range of the $A$ and $Q$ modifiers as follows:

| Mode | Range | A,Q bits |
| :---: | :---: | :---: |
|  |  |  |
| 9-bit | 21 | 15,35 |
| 6-bit | 21 | 15,35 |
| 4-bit | 22 | 14,35 |
| bit | 24 | 12,35 |

The unused high-order bits are ignored.

MF CODING EXAMPLES

All of the EIS instruction descriptions in this section give examples of ALM coding formats. For example, the mlr instruction shows:

$$
\begin{array}{lll}
\text { mlr } & \text { (MF1), (MF2)[,fill(octalexpression)][,enablefault] } \\
\text { descna } & \text { Y-charn} 1[(C N 1)], N 1 & \underline{n}=4,6, \text { or } 9(T A 1=2,1, \text { or } 0) \\
\operatorname{desc} \underline{n} a & Y-c h a r \underline{n} 2[(C N 2)], N 2 & \underline{n}=4,6, \text { or } 9(T A 2=2,1, \text { or } 0)
\end{array}
$$

where MF1 and MF2 represent the EIS Modifier Fields for the first and second data descriptors, respectively.

The meanings of the various codes in an MF field are:
If $C(M F n)$
Contains
It Means
pr $\quad$ Y-charn is not the memory address of the data but is a reference to a pointer register pointing to the data.
id The data in descn is not the data descriptor but is the memory address ( $\bar{r}$ pointer register reference) of the data descriptor.
$r l \quad$ The field Nn is not the data length but is the code for register coñtaining the data length (see Table 4-1).

## EIS Operand Descriptors and Indirect Pointers

The words following an EIS multiword instruction word are either operand descriptors or indirect pointers to the operand descriptors. The interpretation of the words is performed according to the settings of the control bits in the associated modification field (MF). The kth word following the instruction word is interpreted according to the contents of MFk. See EIS modification fields (MF) above for meaning of the various control bits. See Section 2 and Section 6 for further details.

If MFk.ID $=1$, then the kth word following an EIS multiword instruction word is not an operand descriptor, but is an indirect pointer to an operand descriptor and is interpreted as shown in Figure 4-5.


Figure 4-5. Operand Descriptor Indirect Pointer Format

ADDRESS

A

The given address of the operand descriptor. This address may be:

An 18-bit absolute main memory address if $A=0$ (absolute mode only)

An 18-bit offset relative to the base address register (BAR) if $A=C$ (BAR mode only)

An 18-bit offset relative to the base of the current procedure segment if $A=0$ (appending mode only)

A 3-bit pointer register number ( $\underline{n}$ ) and a 15-bit offset relative to $C(P R n$.WORDHO) if $A=\overline{1}$ (all modes)

Indirect via pointer register flag. This flag controls interpretation of the ADDRESS field of the indirect pointer just as the "A" flag controls interpretation of
the ADDRESS field of the basic and ETS single-word instructions.

REG
Address modifier for ADDRESS. All register modifiers except du and dl may be used. If the ic modifier is used, then ADDRESS is an 18 -bit offset relative to value of the instruction counter for the instruction word. $C(R E G)$ is always interpreted as a word offset.

Machine words in this format are generated by the ALM arg pseudo-instruction giving an appropriate TAG field.

ALPHANUMERIC OPERAND DESCRIPTOR FORMAT

For any operand of an EIS multiword instruction that requires alphanumeric data, the operand descriptor is interpreted as shown in Figure 4-6.


Figure 4-6. Alphanumeric Operand Descriptor Format

ADDRESS The given address of the operand. This address may be (for the kth operand):

An 18-bit absolute main memory address if MFk.AR= 0 (absolute mode only)

An 18 -bit offset relative to the base address register if MFK.aR $=0$ (BAR mode only)

An 18-bit offset relative to the base of the current procedure segment if MFk. $A R=0$ (appending mode only)

A 3-bit address register number ( $n$ ) and a 15-bit word offset relative to $C(A R \underline{n})$ if $M F \underline{k} . A \bar{R}=1$ (all modes)

CN
Character number. This field gives the character position relative to ADDRESS of the first operand character. Its interpretation depends on the data type (see TA below) of the operand. Table 4-2 below shows the interpretation of the field. A digit in the table indicates the corresponding character position (see Section 2 for data formats) and an "x" indicates an invalid code for the data type. Invalid codes cause illegal procedure faults. (For further explanation, see the Note under ARn. BITNO. in Section 3, "Address Registers".)

```
Table 4-2. Alphanumeric Character Number (CN) Codes
```

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| C(CN) | 4-bit | Data type <br> 6-bit | 9-bit |
| 000 | 0 | 0 | 0 |
| 001 | 1 | 1 | $x$ |
| 010 | 2 | 2 | 1 |
| 011 | 3 | 3 | $x$ |
| 100 | 4 | 4 | 2 |
| 101 | 5 | 5 | $x$ |
| 110 | 6 | $x$ | 3 |
| 111 | 7 | $x$ | $x$ |

TA
Type alphanumeric. This is the data type code for the operand. The interpretation of the field is shown in Table 4-3. The code shown as Invalid causes an illegal procedure fault.

Table 4-3. Alphanumeric Data Type (TA) Codes

| $C(T A)$ | Data type |
| :---: | :---: |
| 00 | 9-bit <br> 01 |
| 10 | 6-bit |
| 11 | 4-bit |

N
Operand length. If MFk.RL $=0$, this field contains the string length of the operand. If MFk.RL $=1$, this field contains the code for a register holding the operand string length. See Table 4-1 and EIS modification fields (MF) above for a discussion of register codes.

Machine words of this format are generated by ALM when processing the desc4a, desc6a, and desc9a pseudo-instructions.

## NUMERIC OPERAND DESCRIPTOR FORMAT

For any operand of an EIS multiword instruction that requires numeric data, the operand descriptor is interpreted as shown in Figure 4-7.


Figure 4-7. Numeric Operand Descriptor Format
key
ADDRESS

CN
a TN

S

The given address of the operand. This address may be (for the kth operand):

An 18 -bit absolute main memory address if $M F \underline{k} \cdot A R=0$ (absolute mode only)

An 18-bit offset relative to the base address register if MFk.AR $=0$ (BAR mode only)

An 18-bit offset relative to the base of the current procedure segment if MFk.AR $=0$ (appending mode only)

A 3-bit address register number ( n ) and a 15-bit word offset relative to $C(A R \underline{n})$ if $M F \underline{k} \cdot A \bar{R}=1$ (all modes)

Character number. This field gives the character position relative to ADDRESS of the first operand digit. Its interpretation depends on the data type (see TN below) of the operand. Table 4-2 above shows the interpretation of the field. (For further information, see the Note under ARn. BITNO in Section 3 on Address Registers.)

Type numeric. This is the data type code for the operand. The codes are:

| $C(T N)$ |  |
| :---: | :---: |
| 0 | Data type |
| 1 | $9-b i t$ <br> $4-b i t$ |

Sign and decimal type of data. The interpretation of the field is shown in Table 4-4.

Table 4-4. Sign and Decimal Type (S) Codes

| $C(S)$ | Sign and decimal type |
| :---: | :---: |
| 00 | Floating-point, leading sign |
| 01 | Scaled fixed-point, leading sign |
| 10 | Scaled fixed-point, trailing sign |
| 11 | Scaled fixed-point, unsigned |

SF
Scaling factor. This field contains the two's complement value of the base 10 scaling factor; that is, the value of m for numbers represented as $\mathrm{n} \times 10^{* *} \mathrm{~m}$. The decimal point is assumed to the right of the least significant digit of n. Negative values move the decimal point to the left; positive values, to the right. The range of $\underline{m}$ is ( $-32,31$ ).

The scaling factor is ignored if $\mathrm{S}=00$.
N
Operand length. If MFk.RL $=0$, this field contains the operand length in digits. If MFk.RL $=1$, it contains the REG code for the register holding the operand length and C(REG) is treated as a modulo 64 number. See Table 4-1 and EIS modification fields (MF) above for a discussion of register codes.

Machine words in this format are generated by ALM when processing the desc 4 fl , desc4ls, desc4ts, desc4ns, desc9fl, desc9ls, desc9ts, and desc9ns pseudo-instructions.

BIT-STRING OPERAND DESCRIPTOR FORMAT

For any operand of an EIS multiword instruction that requires bit-string data, the operand descriptor is interpreted as shown in Figure 4-8.


Figure 4-8. Bit String Operand Descriptor Format

ADDRESS The given address of the operand. This address may be (for the kth operand):

An 18 -bit main memory address if MFk. $A R=0$ (absolute mode only)

An 18-bit offset relative to the base address register if MFK.AR $=0$ (BAR mode only)

An 18-bit offset relative to the base of the current procedure segment if MFk.AR $=0$ (appending mode only)

A 3-bit address register number ( $\underline{n}$ ) and a 15-bit word offset relative to $C(A R \underline{n})$ if $M F \underline{k} \cdot A R=1$ (all modes)

C The character number of the 9 -bit character relative to ADDRESS containing the first bit of the operand. (For further explanation, see the Note under ARnBITNO in Section 3 on Address Registers.)

B
The bit number within the 9-bit character, $C$, of the first bit of the operand.
$N \quad$ Operand length. If MFk.RL=0, this field contains the string leng th of the operand. If MFk. RL $=1$, this field contains the code for a register holding the operand string length. See Table 4-1 and EIS modification fields (MF) above for a discussion of register codes.

Machine words of this format are generated by ALM when processing the descb pseudo-instruction.

Fixed-Point Data Movement Load


| eaq | Effective Address to $Q$ | 636 (0) |
| :--- | :--- | :--- |


| FORMAT: | Basic instruction format (see Figure 4-1). |
| :--- | :--- |
| SUMMARY | $C(T P R . C A) \rightarrow C(Q)_{0,17}$ |
|  | $00 \ldots 0 \rightarrow C(Q)_{18,35}$ |
| MODIFICATIONS: | All except du, dl |

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(Q)_{0}=1$, then $O N$ otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.


FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For $n=0,1, \ldots$ or 7 as determined by operation code C(TPR.CA) -> C(Xn)

MODIFICATIONS: All except du, dl

INDICATORS: (Indicators not listed are not affected)

Zero If $C(X n)=0$, then $O N$; otherwise $O F F$
Negative If $C(X n)_{0}=1$, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| lea | Load Complement $A$ | 335 (0) |
| :--- | :--- | :--- |
| FORMAT: | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: | $-C(Y) \rightarrow C(A)$ |  |
| MODIFICATIONS: All |  |  |

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise OFF
Negative If $C(A)_{0}=1$, then $O N$ otherwise $O F F$
Overflow If range of $A$ is exceeded, then $O N$

NOTES: The lea instruction changes the number to its negative while moving it from $Y$ to $A$. The operation is executed by forming the twos complement of the string of 36 bits. In twos complement arithmetic, the value 0 is its own negative. An overflow condition exists if $C(Y)=-2 * * 35$.

| lcaq | Load Complement AQ | 337 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad-C(Y-$ pair $) \rightarrow C(A Q)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $A Q$ is exceeded, then $O N$

NOTES: The lcaq instruction changes the number to its negative while moving it from Y-pair to $A Q$. The operation is executed by forming the twos complement of the string of 72 bits. In twos complement arithmetic, the value 0 is its own negative. An overflow condition exists if C(Y-pair) $=-2 * * 71$.

| lcq | Load Complement $Q$ | 336 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad-C(Y)->C(Q)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(Q)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $Q$ is exceeded, then $O N$

NOTES:
The lcq instruction changes the number to its negative while moving it from $Y$ to $Q$. The operation is executed by forming the twos complement of the string of 36 bits. In twos complement arithmetic, the value 0 is its own negative. An overflow condition exists if $C(Y)=-2 * * 35$.


| Ida | Load A | 235 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Y) \rightarrow C(A)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise OFF
Negative If $C(A)_{0}=1$, then $O N$; otherwise $O F F$

| Idac | Load A and Clear | 034 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Y)->C(A)$
00...0 -> C(Y)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $0 N$; otherwise OFF
Negative If $C(A)_{0}=1$, then $O N$, otherwise $O F F$

NOTES: The ldac instruction causes a special main memory reference that performs the load and clear in one cycle. Thus, this instruction can be used in locking data.

| ldaq | Load AQ | 237 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Y-p a i r) \rightarrow C(A Q)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$

| ldi | Load Indicator Register | 634 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Y) 18,31 \rightarrow C(I R)$

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)


NOTES: $\quad$ The relation between $C(Y)_{18,31}$ and the indicators is given in Table 4-5 below.

The tally runout indicator reflects $C(Y)_{25}$ regardless of what address modification is performed on the ldi instruction.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

Table 4-5. Relation Between Data Bits and Indicators

| Bit <br> Position C(Y) | Indicator |
| :--- | :--- |
|  |  |
| 18 | Zero |
| 19 | Negative |
| 20 | Carry |
| 21 | Overflow |
| 22 | Exponent overflow |
| 23 | Exponent underflow |
| 24 | Overflow mask |
| 25 | Tally runout |
| 26 | Parity error |
| 27 | Parity mask |
| 28 | Not BAR mode |
| 29 | Truncation |
| 30 | Mid instruction interrupt fault |
| 31 | Absolute mode |


| 1 dq | Load $Q$ |  |
| :--- | :--- | :--- | :--- |
| FORMAT: | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: | $C(Y) \rightarrow C(Q)$ |  |
| MODIFICATIONS: | All |  |
| INDICATORS: | $($ Indicators not listed are not affected) |  |
| Zero | If $C(Q)=0$, then ON; otherwise OFF |  |
|  | Negative | If $C(Q)_{0}=1$, then ON; otherwise OFF |


| Idqc | Load Q and Clear | 032 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Y) \rightarrow C(Q)$
00...0 -> C(Y)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$; otherwise $O F F$
Negative If $C(Y)_{0}=1$, then $O N$, otherwise $O F F$

NOTES: The ldqc instruction causes a special main memory reference that performs the load and clear in one cycle. Thus, this instruction can be used in locking data.

| Idxn$\underline{n}$ | Load Index Register $\underline{n}$ | $22 \underline{n}$ (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
For $n=0,1, \ldots$, or 7 as determined by operation code $C(Y)_{0,17} \rightarrow C(X n)$

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(X n)=0$, then $O N$; otherwise $O F F$
Negative If $C(X n)_{0}=1$, then $O N$; otherwise $O F F$

NOTES: Attempted repetition with the rpl instruction with the same register given as target and modifier causes an illegal procedure fault.

| lreg | Load Registers | 073 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:

$$
\begin{array}{ll}
C(Y-b l o c k 8)_{0,17} \rightarrow C(X 0) & C(Y-b l o c k 8)_{18,35 \rightarrow C(X 1)} \\
C(Y-b l o c k 8+1)_{0,17 \rightarrow C(X 2)} & C(Y-b l o c k 8+1)_{18,35 \rightarrow C(X 3)} \\
C(Y-b l o c k 8+2)_{0,17 \rightarrow C(X 4)} & C(Y-b l o c k 8+2)_{18,35 \rightarrow C(X 5)} \\
C(Y-b l o c k 8+3)_{0,17} \rightarrow C(X 6) & C(Y-b l o c k 8+3)_{18,35 \rightarrow C(X 7)} \\
C(Y-b l o c k 8+4) \rightarrow C(A) & C(Y-b l o c k 8+5) \rightarrow C(Q) \\
C(Y-b l o c k 8+6)_{0,7 \rightarrow C(E)} &
\end{array}
$$



Fixed-Point Data Movement Store


| sta | Store A | (0) |
| :--- | :--- | :--- | :--- |
| FORMAT: | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: | $C(A) \rightarrow C(Y)$ |  |
| MODIFICATIONS: | All except du, dl |  |
| INDICATORS: | None affected |  |
| NOTES: | Attempted repetition with the rpl instruction causes an <br> illegal procedure fault. |  |


| stac | Store A Conditional | 354 (0) |
| :---: | :--- | :--- |


| FORMAT: | Basic instruction format (see Figure 4-1). |
| :---: | :---: |
| SUMMARY: | If $C(Y)=0$, then $C(A) \rightarrow C(Y)$ |
| MODIFICATIONS: | All except du, dl, ci, sc, scr |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If initial $C(Y)=0$, then $O N$; otherwise OFF |
| NOTES: | If the initial $C(Y)$ is nonzero, then $C(Y)$ is not changed by the stac instruction. |
|  | The stac instruction uses a special main memory reference that prohibits such references by other processors between the test and the data transfer. Thus, it may be used for data locking. |
|  | Attempted repetition with the rpl instruction causes an illegal procedure fault. |


$\square$

FORMAT: Basic instruction format (see Figure 4-1).
SUMMARY:
$C(A Q)->C(Y-p a i r)$
MODIFICATIONS: All except du, dl, ci, sc, scr
INDICATORS: None affected
NOTES:
Attempted repetition with the rpl instruction causes an illegal procedure fault.


Table 4-6. Control Relations for Store Byte Instructions (9-Bit)

| Bit position <br> within TAG field | Bit of <br> instruction | Byte <br> of A and Y |
| :---: | :---: | :---: |
| 0 | 30 | Byte 0 <br> (bits 0-8) <br> Byte 1 <br> bits 9-17) |
| 2 | 31 | Byte 2 <br> (bits 18-26) <br> Byte 3 |
| 3 | 33 | bits 27-35) |



FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
$C(P P R . I C)+1 \rightarrow C(Y)_{0,17}$
$C(I R)->C(Y) 18,31$
$00 \ldots 0$-> $C(Y)_{32,35}$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: The contents of the instruction counter $C(P P R . I C)$ and the indicator register (IR) after address preparation are stored in $C(Y)_{0,17}$ and $C(Y)_{18}, 31$, respectively. $C(Y) 25$ reflects the state of the tally runout indicator prior to modification. The relations between $C(Y) 18,31$ and the indicators are given in Table 4-5.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

$$
4-29
$$

| stc2 | Store Instruction Counter Plus 2 |  |  |  | 750 (0) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AT : | Basic instruction format (see Figure 4-1). |  |  |  |  |  |
| - SU | ARY: | $C(P P R \cdot I C)+2 \rightarrow C(Y)_{0}$ | , 17 |  |  |  |  |
| MODIFICATIONS: All except du, dl, ci, sc, scr |  |  |  |  |  |  |  |
| INDICATORS: None affected |  |  |  |  |  |  |  |
| NOTES: |  | The contents of the stored in $C(Y)_{0,17}$ | instruction | counter | C(PPR.IC) are |  |  |
|  |  | Attempted repetition instructions causes an | with th illegal pr | rpt, edure fa | $\begin{aligned} & \text { rpd, } \\ & \text { lt. } \end{aligned}$ | or | rpl |


| stca | Store Characters of $A$ | 751 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Characters of $C(A) \quad->$ corresponding characters of $C(Y)$, the character positions affected being specified in the TAG field.

MODIFICATIONS: None (see NOTES below)

INDICATORS: None affected

NOTES: Binary ones in the TAG field of this instruction specify character positions of $A$ and $Y$ that are affected. The control relations are shown in Table 4-7.

ALM treats a given numeric TAG field for this instruction as an octal number.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

Table 4-7. Control Relations for Store Character Instructions (6-Bit)

| Bit position within TAG field | Bit of instruction | Character of $A$ and $Y$ |
| :---: | :---: | :---: |
| 0 | 30 | $\begin{gathered} \text { Char } 0 \\ \text { (bits } 0-5 \text { ) } \end{gathered}$ |
| 1 | 31 | $\begin{gathered} \text { Char } 1 \\ \text { (bits 6-11) } \end{gathered}$ |
| 2 | 32 | Char 2 (bits 12-17) |
| 3 | 33 | $\begin{gathered} \text { Char 3 } \\ (\text { bits 18-23) } \end{gathered}$ |
| 4 | 34 | Char 4 (bits. 24-29) |
| 5 | 35 | Char 5 <br> (bits 30-35) |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Characters of $C(Q) \quad->$ corresponding characters of $C(Y)$, the character positions affected being specified by the TAG field.

MODIFICATIONS: None (see NOTES below)

INDICATORS: None affected

NOTES: Binary ones in the TAG field of this instruction specify the character positions of $Q$ and $Y$ that are affected. The control relations are shown in Table 4-7 above.

ALM treats a given numeric TAG field for this instruction as an octal number.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

| sti | Store Indicator Register | 754 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(I R) \rightarrow C(Y)_{18,31}$
$00 \ldots 0$-> $C(Y)_{32,35}$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: The contents of the indicator register after address preparation are stored in $C(Y) 18,31^{\circ} \mathrm{C}(\mathrm{Y}) 18,31$ reflects the state of the tally runout indicator prior to address preparation. The relation between $C(Y) 18,31$ and the indicators is given in Table 4-5.

$$
4-32
$$

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

| stq | Store $Q$ |  |
| :--- | :--- | :--- |
| FORMAT: | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: | $C(Q) \rightarrow C(Y)$ |  |
| MODIFICATIONS: | All except du, dl |  |
| INDICATORS: | None affected |  |
| NOTES: | Attempted repetition with the rpl instruction causes an <br> illegal procedure fault. |  |


| stt | Store Time Register | 454 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(T R) \rightarrow C(Y)_{0,26}$
$00 \ldots 0 \rightarrow C(Y)_{27,35}$

MODIFICATIONS: All except du, dl; ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


$$
4-34
$$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.



| ars | A Right Shift | 731 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Shift $C(A)$ right the number of positions given in C(TPR.CA) 11,17 ; filling vacated positions with initial $\mathrm{C}(\mathrm{A})_{0}$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise OFF
Negative If $C(A)_{0}=1$, then $O N$; otherwise $O F F$

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.


## lrl

Long Right Logical

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Shift $C(A Q)$ right the number of positions given in C(TPR.CA) 11,17 ; filling vacated positions with zeros.

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

Long Right Shift

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Shift $C(A Q)$ right the number of positions given in C(TPR.CA) 11,17 ; filling vacated positions with initial $C(A Q)_{0}$.

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| qlr | Q Left Rotate | 776 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Shift $C(Q)$ left the number of positions given in $C(T P R . C A)_{11,17}$; entering each bit leaving $Q_{0}$ into $Q_{35}$.

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Q)=0$, then $O N$; otherwise OFF
Negative If $C(Q)_{0}=1$, then $O N$; otherwise $O F F$

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| qls | Q Left Shift | 736 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Shift $C(Q)$ left the number of positions given in C(TPR.CA) 11,17; fill vacated positions with zeros.

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(Q)_{0}=1$, then $O N$; otherwise $O F F$
Carry If $C(Q)_{0}$ changes during the shift, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.


Fixed-Point Addition


adla
Add Logical to A

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(A)+C(Y)-C(A)$

MODIFICATIONS:
All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise $O F F$
Negative If $C(A)_{0}=1$, then $O N$; otherwise $O F F$
Carry If a carry out of $A_{0}$ is generated, then $O N$; otherwise OFF

NOTES: The adla instruction is identical to the ada instruction with the exception that the overflow indicator is not
affected by the adla instruction, nor does an overflow fault occur. Operands and results are treated as unsigned, positive binary integers.


FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Q)+C(Y)->C(Q)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(Q)_{0}=1$, then $O N$; otherwise $O F F$
Carry If a carry out of $Q_{0}$ is generated, then $O N$; otherwise $O F F$

NOTES: The adlq instruction is identical to the adq instruction with the exception that the overflow indicator is not affected by the adlq instruction, nor does an overflow
fault occur. Operands and results are treated as unsigned, positive binary integers.


| adq | Add to Q |  | 076 (0) |
| :---: | :---: | :---: | :---: |
|  | FORMAT: | Basic instruction format (see Figure 4-1). |  |
|  | SUMMARY: | $C(Q)+C(Y) \rightarrow C(Q)$ |  |
|  | MODIFICATIONS: | All |  |
|  | INDICATORS: | (Indicators not listed are not affected) |  |
|  | Zero | If $C(Q)=0$, then $O N$; otherwise OFF |  |
|  | Negative | If $C(Q)_{0}=1$, then $O N$; otherwise OFF |  |
|  | Overflow | If range of $Q$ is exceeded, then $O N$ |  |
|  | Carry | If a carry out of $Q_{0}$ is generated, then $O N$ | rwise OF |



| aos | Add One to Storage | 054 (0) |
| :---: | :---: | :---: |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Y)+1 \rightarrow C(Y)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$; otherwise OFF
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $Y$ is exceeded, then $O N$
Carry If a carry out of $Y_{0}$ is generated, then $O N$; otherwise $O F F$

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| asa | Add Stored to $A$ | 055 (0) |
| :--- | :--- | :--- |


| FORMAT : | Basic instruction format (see Figure 4-1). |
| :---: | :---: |
| SUMMARY: | $C(A)+C(Y) \rightarrow C(Y)$ |
| MODIFICATIONS: | All except du, dl, ci, sc, scr |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(Y)=0$, then $O N$; otherwise $O F F$ |
| Negative | If $C(Y)_{0}=1$, then $O N$; otherwise OFF |
| Overflow | If range of $Y$ is exceeded, then ON |
| Carry | If a carry out of $Y_{0}$ is generated, then $O N$; otherwise OFF |

NOTES:
Attempted repetition with the rpl instruction causes an illegal procedure fault.


| as $\underline{n}$ | Add Stored to Index Register $\underline{n}$ | $04 \underline{n}$ (0) |
| :---: | :---: | :---: |

FORMAT: Basic instruction format (see Figure 4-1).

| SUMMARY: | For $n=0,1, \ldots$, or 7 as determined by operation code $C(X n)+C(Y)_{0,17} \rightarrow C(Y)_{0,17}$ |
| :---: | :---: |
| MODIFICATIONS: | All except du, dl, ci, sc, scr |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(Y)_{0,17}=0$, then $O N$; otherwise $0 F F$ |
| Negative | If $C(Y)_{0}=1$, then $O N$; otherwise OFF |
| Overflow | If range of $\mathrm{Y}_{0,17}$ is exceeded, then ON |
| Carry | If a carry out of $Y_{0}$ is generated, then $O N$; otherwise OFF |
| NOTES: | Attempted repetition with the rpl instruction causes an illegal procedure fault. |


| awca | Add with Carry to A | 071 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

```
SUMMARY: If carry indicator OFF, then C(A) + C(Y) -> C(A)
If carry indicator ON, then C(A) + C(Y) + 1 -> C(A)
```

MODIFICATIONS: AII

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise OFF
Negative If $C(A)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $A$ is exceeded, then $O N$
Carry If a carry out of $A_{0}$ is generated, then $O N$; otherwise OFF

NOTES: The awca instruction is identical to the ada instruction with the exception that when the carry indicator is $O N$ at the beginning of the instruction, 1 is added to the sum of $C(A)$ and $C(Y)$.

| awcq | Add with Carry to $Q$ | 072 (0) |
| :--- | :--- | :--- |


| FORMAT: | Basic instruction format (see Figure 4-1). |
| :---: | :---: |
| SUMMARY: | If carry indicator OFF, then $C(Q)+C(Y) \rightarrow C(Q)$ |
|  | If carry indicator $O N$, then $C(Q)+C(Y)+1 \rightarrow C(Q)$ |
| MODIFICATIONS: | All |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(Q)=0$, then $O N$; otherwise OFF |
| Negative | If $C(Q)_{0}=1$, then $O N$; otherwise OFF |
| Overflow | If range of $Q$ is exceeded, then $O N$ |
| Carry | If a carry out of $Q_{0}$ is generated, then $O N$; otherwise OFF |
| NOTES: | The awcq instruction is identical to the adq instruction with the exception that when the carry indicator is $0 N$ at the beginning of the instruction, 1 is added to the sum of $C(Q)$ and $C(Y)$. |

## Fixed-Point Subtraction



| sbaq | Subtract from $A Q$ | 177 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(A Q)-C(Y-p a i r)->C(A Q)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $A Q$ is exceeded, then $O N$
Carry If a carry out of $\mathrm{AQ}_{0}$ is generated, then ON ; otherwise OFF

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(A)-C(Y) \rightarrow C(A)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise OFF
Negative If $C(A)_{0}=1$, then $O N$; otherwise $O F F$
Carry If a carry out of $A_{O}$ is generated, then $O N$; otherwise $O F F$

NOTES: The sbla instruction is identical to the sba instruction with the exception that the overflow indicator is not affected by the sbla instruction, nor does an overflow fault occur. Operands and results are treated as unsigned, positive binary integers.


FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Q)-C(Y) \rightarrow C(Q)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Q)=0$, then $O N$; otherwise OFF
Negative If $C(Q)_{0}=1$, then $O N$; otherwise OFF
Carry If a carry out of $Q_{O}$ is generated, then $O N$; otherwise OFF

NOTES: The sblq instruction is identical to the sbq instruction with the exception that the overflow indicator is not affected by the sblq instruction, nor does an overflow fault occur. Operands and results are treated as unsigned, positive binary integers.

```
FORMAT: Basic instruction format (see Figure 4-1).
```

SUMMARY:
For $n=0,1, \ldots$, or 7 as determined by operation code

$$
C(X n)-C(Y)_{0,17} \rightarrow C(X n)
$$

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(X n)=0$, then $O N$; otherwise OFF
Negative If $C(X n)_{0}=1$, then $O N$; otherwise $O F F$
Carry If a carry out of $\mathrm{Xn}_{0}$ is generated, then ON ; otherwise OFF

NOTES The sblxn instruction is identical to the sbxn instruction with the exception that the overflow indicator is not affected by the sblxn instruction, nor does an overflow fault occur. Operands and results are treated as unsigned, positive binary integers.

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Q)-C(Y) \rightarrow C(Q)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(Q)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $Q$ is exceeded, then $O N$
Carry If a carry out of $Q_{0}$ is generated, then $O N$; otherwise OFF

| sbx́ | Subtract from Index Register $\underline{n}$ | $16 \underline{n}$ (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For $n=0,1, \ldots$ or 7 as determined by operation code $C(X n)-C(Y)_{0,17} \rightarrow C(X n)$

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(X n)=0$, then $O N$; otherwise OFF
Negative If $C(X n)_{0}=1$, then $O N$; otherwise OFF
Overflow If range of $X n$ is exceeded, then $O N$
Carry If a carry out of $\mathrm{Xn}_{0}$ is generated, then ON ; otherwise OFF

| ssa | Subtract Stored from A | 155 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(A)-C(Y) \rightarrow C(Y)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$; otherwise OFF
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $Y$ is exceeded, then $O N$
Carry If a carry out of $Y_{0}$ is generated, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

FORMAT:
Basic instruction format (see Figure 4-1).

SUMMARY:
$C(Q)-C(Y)-C(Y)$

MODIFICATIONS: All except du, dl, ci, sc, ser

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$; otherwise $O F F$
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $Y$ is exceeded, then $O N$
Carry If a carry out of $Y_{0}$ is generated, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

FORMAT:
Basic instruction format (see Figure 4-1).

SUMMARY:
For $n=0,1, \ldots$, or 7 as determined by operation code

$$
C(X n)-C(Y)_{0,17} \rightarrow C(Y)_{0,17}
$$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)_{0,17}=0$, then $O N$; otherwise $O F F$
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $Y_{0,17}$ exceeded, then $O N$
Carry If a carry out of $Y_{0}$ is generated, then $O N$; otherwise OFF

NOTES: Attiempted repetition with the rpl instruction causes an illegal procedure fault.


Basic instruction format (see Figure 4-1).

SUMMARY: If carry indicator $O N$, then $C(Q)-C(Y)->C(Q)$
If carry indicator OFF, then $C(Q)-C(Y)-1->C(Q)$
MODIFICATIONS: ..... All
INDICATORS: (Indicators not listed are not affected)
Zero If $C(Q)=0$, then $O N$; otherwise OFF
Negative If $C(Q)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $Q$ is exceeded, then ..... ON
Carry If a carry out of $Q_{0}$ is generated, then $O N$; otherwise OFFNOTES: The sweq instruction is identical to the sbq instructionwith the exception that when the carry indicator is OFF atthe beginning of the instruction, +1 is subtracted fromthe difference of $C(Q)$ minus $C(Y)$. The swcq instructiontreats the carry indicator as the complement of a borrowindicator due to the implementation of negative numbers intwos complement form.

## Fixed-Point Multiplication



| mpy | Multiply Integer | 402 (0) |
| :--- | :--- | :--- |


| FORMAT: | Basic instruction format (see Figure 4-1). |
| :--- | :--- |
| SUMMARY: | $C(Q) \times C(Y) \rightarrow C(A Q)$, right adjusted |

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$

NOTES: Two 36-bit integer factors (including sign) are multiplied to form a 71-bit integer product (including sign), which is stored right-adjusted in the $A Q-r e g i s t e r . ~ A Q_{0}$ is filled with an "extended sign bit".

yielding


[^2]| div | Divide Integer | 506 (0) |
| :--- | :--- | :--- |

FORMAT:
Basic instruction format (see Figure 4-1).

SUMMARY:
$C(Q) /(Y)$ integer quotient $\rightarrow C(Q)$
integer remainder $\rightarrow C(A)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero

Negative
If $C(Q)_{0}=1$, then $O N$;
If dividend $<0$, then $O N ;$ otherwise OFF otherwise OFF

NOTES:
A 36-bit integer dividend (including sign) is divided by a 36-bit integer divisor (including sign) to form a 36-bit integer quotient (including sign) and a 36-bit integer remainder (including sign). The remainder sign is equal to the dividend sign unless the remainder is zero.

yielding

$C(A)$


C (Q)
If the dividend $=-2 * * 35$ and the divisor $=-1$ or if the divisor $=0$, then division does not take place. Instead, a divide check fault occurs, $C(Q)$ contains the dividend magnitude, and the negative indicator reflects the dividend sign.

| dvf | Divide Fraction | 507 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
$C(A Q) /(Y)$ fractional quotient $\rightarrow C(A)$
fractional remainder $\rightarrow C(Q)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

|  | If division takes plac | If no division takes pla |
| :---: | :---: | :---: |
| Zero | If $C(A)=0$, then $O N$; otherwise OFF | If divisor $=0$, then $0 N ;$ otherwise OFF |
| Negative | If $C(A)_{0}=1$, then $O N$; otherwise OFF | If dividend $<0$, then $O N ;$ otherwise OFF |

NOTES:
A 71-bit fractional dividend (including sign) is divided by a 36-bit fractional divisor yielding a 36-bit fractional quotient (including sign) and a 36-bit fractional remainder (including sign). $C(A Q) 71$ is ignored; bit position 35 of the remainder corresponds to bit position 70 of the dividend. The remainder sign is equal to the dividend sign unless the remainder is zero.

yielding


If $\mid$ dividend $|>=|$ divisor $\mid$ or if the divisor $=0$, division
does not take place. Instead, a divide check fault occurs, $C(A Q)$ contains the dividend magnitude in absolute, and the negative indicator reflects the dividend sign.

## Fixed-Point Negate

| neg | Negate A | 531 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad-C(A) \quad \rightarrow C(A)$ if $C(A) \neq 0$

MODIFICATIONS: All, but none affect instruction execution.

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise $O F F$
Negative If $C(A)_{0}=1$, then $0 N$; otherwise OFF
Overflow If range of $A$ is exceeded, then $O N$

NOTES: The neg instruction changes the number in A to its negative (if $\neq 0$ ). The operation is performed by forming the twos complement of the string of 36 bits.

Attempted repetition with the rpl instruction causes an illegal procedure fault.

| negl | Negate Long | 533 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad-C(A Q) \rightarrow C(A Q)$ if $C(A Q) \neq 0$

MODIFICATIONS: All, but none affect instruction execution.

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$
Overflow If range of $A Q$ is exceeded, then $O N$

NOTES: The negl instruction changes the number in $A Q$ to its negative (if $\neq 0$ ). The operation is performed by forming the twos complement of the string of 72 bits.

Attempted repetition with the rpl instruction causes an illegal procedure fault.


FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
For $i=0,1, \ldots, 35$
$C(Z)_{i}=\overline{C(Q)_{i}} \&\left[C(A)_{i} \oplus C(Y)_{i}\right]$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Z)=0$, then $O N$; otherwise $O F F$
Negative If $C(Z)_{0}=1$, then $O N$; otherwise $O F F$

NOTES: The cmk instruction compares the contents of bit positions of $A$ and $Y$ for identity that are not masked by a 1 in the corresponding bit position of $Q$.

The zero indicator is set $O N$ if the comparison is successful for all bit positions; i.e., if for all $i=0,1, \ldots, 35$ there is either: $C(A)_{i}=C(Y)_{i}$ (the identical case) or $C(Q)_{i}=1$ (the masked case); otherwise, the zero indicator is set OFF.

The negative indicator is set $O N$ if the comparison is unsuccessful for bit position 0 ; i.e., if $C(A)_{0} \oplus C(Y)_{0}$
(they are nonidentical) as well as $C(Q)_{0}=0$ (they are unmasked); otherwise, the negative indicator is set OFF.


| cmpaq | Compare with AQ |
| :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(A Q): C(Y-$ pair $)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

The zero (Z), negative (N), and carry (C) indicators are
set as follows:

Algebraic Comparison (Signed Binary Operands)
$\underline{Z}$ N $\underline{C}$ Relation Sign
$000 \quad C(A Q)>C(Y$-pair $) \quad C(A Q)_{0}=0, C(Y-\text { pair })_{0}=1$
$001 \quad C(A Q)>C(Y$-pair $)$
$101 \quad C(A Q)=C(Y-$ pair $)\} C(A Q)_{0}=C(Y-\text { pair })_{0}$
$010 \quad C(A Q)<C(Y$-pair $)]$
$011 \quad C(A Q)<C(Y-p a i r) \quad C(A Q)_{0}=1, C(Y-\text { pair })_{0}=0$

Logical Comparison (Unsigned Positive Binary Operands)
$\underline{Z} \quad$ Relation
$00 \quad C(A Q)<C(Y-$ pair $)$
$11 \quad C(A Q)=C(Y-$ pair $)$
$01 \quad C(A Q)>C(Y-$ pair $)$

| cmpq | Compare with $Q$ | 116 (0) |
| :--- | :--- | :--- |
| FORMAT: | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: | $C(Q): C(Y)$ |  |
| MODIFICATIONS: | All |  |
| INDICATORS: | (Indicators not listed are not affected) |  |
|  | The zero (Z), negative (N), and carry (C) indicators are |  |

## Algebraic Comparison (Signed Binary Operands)

| $\underline{Z}$ | $\underline{N}$ | C | Relation | Sign |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $C(Q)>C(Y)$ | $C(Q)_{0}=0, C(Y)_{0}=1$ |
| 0 | 0 | 1 | $C(Q)>C(Y)$ |  |
| 1 | 0 | 1 | $C(Q)=C(Y)$ | $C(Q)_{0}=C(Y)_{0}$ |
| 0 | 1 | 0 | $C(Q)<C(Y)$ |  |
| 0 | 1 | 1 | $C(Q)<C(Y)$ | $C(Q)_{0}=1, C(Y)_{0}=0$ |

Logical Comparison (Unsigned Positive Binary Operands)

| $\underline{Z}$ | $\underline{C}$ | Relation |
| :--- | :--- | :--- |
| 0 | 0 | $C(Q)<C(Y)$ |
| 1 | 1 | $C(Q)=C(Y)$ |
| 0 | 1 | $C(Q)>C(Y)$ |

## cmpxn

Compare with Index Register $\underline{n}$

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For $n=0,1, \ldots$ or 7 as determined by operation code

$$
C(X n):=C(Y)_{0,17}
$$

MODIFICATIONS: All except cio sc, scr

INDICATORS: (Indicators not listed are not affected)

The zero (Z), negative (N), and carry (C) indicators are set as follows:


## Logical Comparison (Unsigned Positive Binary Operands)

| $\underline{Z}$ | $\underline{C}$ | Relation |
| :--- | :--- | :--- |
| 0 | 0 | $C(X n)<C(Y)_{0,17}$ |
| 1 | 1 | $C(X n)=C(Y)_{0,17}$ |
| 0 | 1 | $C(X n)>C(Y)_{0,17}$ |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Y):$ closed interval $[C(A) ; C(Q)]$
$C(Y): \quad C(Q)$

## MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)<=C(Y)<=C(Q)$ or $C(A)\rangle=C(Y)\rangle=C(Q)$, then $O N$; otherwise OFF.

The negative (N) and carry (C) indicators are set as follows:

| N | C | Relation | Sign |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $C(Q)>C(Y)$ | $C(Q)_{0}=0, C(Y)_{0}=1$ |
| 0 | 1 | $C(Q)>=C(Y)$ |  |
| 1 | 0 | $C(Q)<C(Y)$ | $C(Q)_{0}=C(Y)$ |
| 1 | 1 | $C(Q)<C(Y)$ | $C(Q)_{0}=1, C(Y)_{0}=0$ |

NOTES: The cwl instruction tests the value of $C(Y)$ to determine if it is within the range of values set by $C(A)$ and $C(Q)$. The comparison of $C(Y)$ with $C(Q)$ locates $C(Y)$ with respect to the interval if $C(Y)$ is not contained within the interval.

## Fixed-Point Miscellaneous

| szn | Set Zero and Negative Indicators | 234 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Set indicators according to $C(Y)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero: If $C(Y)=0$, then $O N$; otherwise OFF
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$

## sznc

Set Zero and Negative Indicators and Clear

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Set indicators according to $C(Y)$
00...0 $\Rightarrow C(Y)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$, otherwise OFF
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$

| ana | AND to A | 375 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(A)_{i} \& C(Y)_{i} \rightarrow C(A)_{i}$ for $i=(0,1, \ldots, 35)$

MODIFICATIONS: All

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A)=0$, then $O N$; otherwise $O F F$
Negative If $C(A)_{0}=1$, then $O N$; otherwise $O F F$

| anaq | AND to AQ |  | 377 (0) |
| :---: | :---: | :---: | :---: |
|  | T : | Basic instruction format (see Figure 4-1). |  |
|  | RY: | $C(A Q)_{i} \& C(Y-p a i r)_{i} \rightarrow C(A Q)_{i}$ for $i=(0,1$, | , 71) |
|  | ICATIONS: | All except du, dl, ci, sc, scr |  |
|  | ATORS: | (Indicators not listed are not affected) |  |
|  | Zero | If $C(A Q)=0$, then $O N$; otherwise OFF |  |
|  | Negative | If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$ |  |



FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Q)_{i} \& C(Y)_{i} \rightarrow C(Y)_{i}$ for $i=(0,1, \ldots, 35)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$; otherwise $O F F$
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| ansx$\underline{n}$ | AND to Storage Index Register $\underline{n}$ | $34 \underline{n}$ (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For $n=0,1, \ldots$ or 7 as determined by operation code $C(X n)_{i} \& C(Y)_{i}->C(Y)_{i}$ for $i=(0,1, \ldots, 17)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)_{0,17}=0$, then $O N$; otherwise OFF
Negative If $C(Y)_{0}=1$, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| anx $\underline{n}$ | AND to Index Register $\underline{n}$ | $36 \underline{n}$ (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For $n=0,1, \ldots$, or 7 as determined by operation code $C(X n)_{i} \& C(Y)_{i} \rightarrow C(X n)_{i}$ for $i=(0,1, \ldots, 17)$

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(X n)=0$, then $O N$; otherwise $O F F$
Negative If $C(X n)_{0}=1$, then $O N$; otherwise $O F F$

Boolean Or


| orq | OR to $Q$ |  |
| :--- | :--- | :--- |
| FORMAT: | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: | $C(Q)_{i} \quad C(Y)_{i} \rightarrow C(Q)_{i}$ for $i=(0,1, \ldots, 35)$ |  |
| MODIFICATIONS: | All |  |
| INDICATORS: | $($ Indicators not listed are not affected) |  |
| Zero | If $C(Q)=0$, then ON; otherwise OFF |  |
| Negative | If $C(Q)_{0}=1$, then ON; otherwise OFF |  |


| orsa | OR to Storage $A$ | 255 (0) |
| :---: | :---: | :---: |


| FORMAT : | Basic instruction format (see Figure 4-1). |
| :---: | :---: |
| SUMMARY: | $C(A)_{i} \dot{i} C(Y)_{i} \rightarrow C(Y)_{i}$ for $i=(0,1, \ldots, 35)$ |
| MODIFICATIONS: | All except du, dl, ci, sc, scr |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(Y)=0$, then $O N$; otherwise OFF |
| Negative | If $C(Y)_{0}=1$, then $O N$; otherwise OFF |
| NOTES: | Attempted repetition with the rpl instruction causes illegal procedure fault. |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Q)_{i} \mid C(Y)_{i} \rightarrow C(Y)_{i}$ for $i=(0,1, \ldots, 35)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$; otherwise OFF
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| orsx$\underline{n}$ | OR to Storage Index Register $\underline{n}$ | $24 \underline{n}(0)$ |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
For $n=0,1, \ldots$ or 7 as determined by operation code $C(X n)_{i} \mid C(Y)_{i} \rightarrow C(Y)_{i}$ for $i=(0,1, \ldots, 17)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)_{0,17}=0$, then $O N$; otherwise OFF
Negative If $C(Y)_{0}=1$, then $O N$; otherwise $O F F$

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| orxn | OR to Index Register $\underline{n}$ | $26 \underline{n}(0)$ |
| :--- | :--- | :--- |


| FORMAT: | Basic instruction format (see Figure 4-1 |
| :---: | :---: |
| SUMMARY: | For $n=0,1, \ldots$ or 7 as determined by $C(X n)_{i} \mid C(Y)_{i} \rightarrow C(X n)_{i}$ for $i=(0$, |
| MODIFICATIONS: | All except ci, sc, scr |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(X n)=0$, then $O N$; otherwise OFF |
| Negative | If $C(X n){ }_{0}=1$, then $O N$; otherwise OFF |



| eraq | EXCLUSIVE OR to $A Q$ | 677 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(A Q)_{i} \oplus C(Y-\text { pair })_{i} \rightarrow C(A Q)_{i}$ for $i=(0,1, \ldots, 71)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise OFF
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$


| ersa | EXCLUSIVE OR to Storage $A$ | 655 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(A)_{i} \oplus C(Y)_{i} \rightarrow C(Y)_{i}$ for $i=(0,1, \ldots, 35)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)
Zero If $C(Y)=0$, then $O N$; otherwise $O F F$

Negative If $C(Y)_{0}=1$, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.

| ersq | EXCLUSIVE OR to Storage $Q$ | 656 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Q)_{i} \oplus C(Y)_{i} \rightarrow C(Y)_{i}$ for $i=(0,1, \ldots, 35)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=0$, then $O N$; otherwise OFF
Negative If $C(Y)_{0}=1$, then $O N$; otherwise OFF

NOTES: Attempted repetition with the rpl instruction causes an illegal procedure fault.


FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
For $n=0,1, \ldots$ or 7 as determined by operation code $C(X n)_{i} \odot C(Y)_{i} \rightarrow C(Y)_{i}$ for $i=(0,1, \ldots, 17)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)_{0,17}=0$, then $O N$; otherwise $O F F$
Negative If $C(Y)_{0}=0$, then $O N$; otherwise $O F F$

NOTES:
Attempted repetition with the rpl instruction causes an illegal procedure fault.





MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Z)=0$, then $O N$; otherwise OFF
Negative If $C(Z)_{0}=1$, then $O N$; otherwise OFF


| cnaq | Comparative NOT with $Q$ | 216 (0) |
| :--- | :--- | :--- |
| FORMAT: | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: | $C(Z)_{i}=C(Q)_{i} \& \overline{C(Y)}$ |  |
| $i$ |  |  |


| Zero | If $C(Z)=0$, then $O N ;$ otherwise $O F F$ |
| :--- | :--- |
| Negative | If $C(Z)_{0}=1$, then $O N$; otherwise $O F F$ |


| cnaxn | Comparative NOT with Index Register $\underline{n}$ | $20 \underline{n}(0)$ |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).
SUMMARY: For $n=0,1, \ldots$, or 7 as determined by operation code $C(Z)_{i}=C(X n)_{i} \& \overline{C(Y)}{ }_{i}$ for $i=(0,1, \ldots, 17)$

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Z)=0$, then $O N$; otherwise OFF
Negative If $C(Z)_{0}=1$, then $O N$; otherwise $O F F$

## FLOATING-POINT ARITHMETIC INSTRUCTIONS

Floating-Point Data Movement Load

| dfld | Double-Precision Floating Load |  | 433 (0) |
| :---: | :---: | :---: | :---: |
| FORMAT : |  | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: |  | $C(Y-\text { pair })_{0,7} \rightarrow$ C(E) |  |
|  |  | $\mathrm{C}\left(\mathrm{Y}\right.$-pair) $8,71 \rightarrow \mathrm{C}(\mathrm{AQ})_{0,63}$ |  |
|  |  | 00..0 ${ }^{\text {( }} \mathrm{C}(\mathrm{AQ})_{64,71}$ |  |
| MODIFICATIONS: All except du, dl, ci, sc, scr |  |  |  |
| INDICATORS: |  | (Indicators not listed are not affected) |  |
| Zero |  | If $C(A Q)=0$, then $O N$; otherwise OFF |  |
| Negative |  | If $C(A Q)_{0}=1$, then $O N$; otherwise OFF |  |

FORMAT:

SUMMARY:
Basic instruction format (see Figure 4-1).
I
$C(Y)_{0,7} \rightarrow C(E)$
$C(Y)_{8,35} \rightarrow C(A Q)_{0,27}$
$00 \ldots 0 \rightarrow C(A Q)_{30,71}$

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative $\quad I F C(A Q)_{0}=1$, then $O N$; otherwise $O F F$

## Floating-Point Data Movement Store

| dfst | Double-Precision Floating Store |  | 457 (0) |
| :---: | :---: | :---: | :---: |
| FORMAT: |  | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: |  | $C(E) \rightarrow C(Y-p a i r){ }_{0}$, |  |
|  |  | $\mathrm{C}(\mathrm{AQ})_{0,63} \rightarrow \mathrm{C}(\mathrm{Y}-\mathrm{pai}$ |  |
| MODIFICATION |  | All except du, dl, ci, sc, scr |  |
| INDICATORS: |  | None affected |  |
| NOTES: |  | Attempted repetition with illegal procedure fault. | causes |


| dfstr | Double-Precision Floating Store Rounded | 472 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: C(EAQ) rounded $->\quad C(Y-p a i r)$ (as in dfst)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y-$ pair $)=$ floating point 0 , then $O N$; otherwise OFF
Negative If $C(Y \text {-pair })_{8}=1$, then $O N$; otherwise OFF
Exponent If exponent is greater than +127 , then $O N$ Overflow

Exponent If exponent is less than -128 , then $O N$ Underflow

NOTES: The dfstr instruction performs a double-precision true round and normalization on C(EAQ) as it is stored.

The definition of true round is located under the description of the frd instruction.

The definition of normalization is located under the description of the fno instruction.

Except for the precision of the stored result, the dfstr instruction is identical to the fstr instruction.

Attempted repetition with the rpl instruction causes an illegal procedure fault.

fstr Floating Store Rounded 470 (0)

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(E A Q)$ rounded $->C(Y)$ (as in fst)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(Y)=$ floating point 0 , then $O N$; otherwise $O F F$
Negative If $C(Y)_{8}=1$, then $O N$; otherwise $O F F$
Exponent If exponent is greater than +127 , then $O N$
Overflow
Exponent If exponent is less than -128 , then $O N$ Underflow

NOTES: The fstr instruction performs a true round and normalization on $C(E A Q)$ as it is stored.

The definition of true round is located under the description of the frd instruction.

[^3]Floating-Point Addition

| dfad | Double-Precision Floating Add | 477 (0) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $[C(E A Q)+C(Y-p a i r)]$ normalized $\rightarrow C(E A Q)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

| Zero | If $C(A Q)=0$, then $O N ;$ otherwise OFF |
| :--- | :--- |
| Negative | If $C(A Q)_{O}=1$, then $O N$; otherwise OFF |
| Exponent <br> Overflow <br> Exponent <br> Underflow | If exponent is greater than +127, then $O N$ |
| Carry | If a carry out of $A Q_{O}$ is generated, then $O N$; otherwise OFF |

NOTES: The dfad instruction may be thought of as a dufa instruction followed by a fno instruction.

The definition of normalization is located under the description of the fno instruction.

| dufa | Double-Precision Unnormalized Floating Add |  | 437 (0) |
| :---: | :---: | :---: | :---: |
|  | T : | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: $\quad C(E A Q)+C(Y-p a i r) \rightarrow C(E A Q)$ |  |  |  |
| MODIFICATIONS: All except du, dl, ci, sc, scr |  |  |  |
| INDICATORS: (Indicators not listed are not affected) |  |  |  |
| Zero If $C(A Q)=0$, then $O N$; otherwise OFF |  |  |  |
| Negative If $C(A Q)_{0}=1$, then $O N$; otherwise OFF |  |  |  |
| Exponent If exponent is greater than +127 , then $0 N$Overflow |  |  |  |


| Exponent <br> Underflow | If exponent is less than -128 , then $O N$ |
| :--- | :--- |
| Carry | If a carry out of $A Q_{O}$ is generated, then $O N ;$ otherwise OFF |
| NOTES: | Except for the precision of the mantissa of the operand <br> from main memory, the dufa instruction is identical to the <br> ufa instruction. |



NOTES: The fad instruction may be thought of a an ufa instruction followed by a fno instruction.

The definition of normalization is located under the description of the fno instruction.

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $C(E A Q)+C(Y) \rightarrow C(E A Q)$

MODIFICATIONS: All except ci, sc, scr

| Zero | If $C(A Q)=0$, then $O N$; otherwise OFF |
| :---: | :---: |
| Negative | If $C(A Q)_{0}=1$, then $O N$; otherwise OFF |
| Exponent Overflow | If exponent is greater than +127 , then ON |
| Exponent Underflow | If exponent is less than -128, then $O N$ |
| Carry | If a carry out of $A Q_{0}$ is generated, then $O N$; otherwise OFF |
| NOTES: | The ufa instruction is executed as follows: |
|  | The mantissas are aligned by shifting the mantissa of the operand having the algebraically smaller exponent to the right the number of places equal to the absolute value of the difference in the two exponents. Bits shifted beyond the bit position equivalent to $A_{71}$ are lost. |
|  | The algebraically larger exponent replaces $C(E)$. |
|  | The sum of the mantissas replaces $C(A Q)$. |
|  | If an overflow occurs during addition, then; |
|  | $C(A Q)$ are shifted one place to the right. |
|  | $C(A Q))_{0}$ is inverted to restore the sign. |
|  | $C(E)$ is increased by one. |

## Floating-Point Subtraction



| dufs | Double-Precision Unnormalized Floating Subtract |  | 537 (0) |
| :---: | :---: | :---: | :---: |
| FORMAT: |  | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: |  | $C(E A Q)-C(Y-p a i r) \rightarrow C(E A Q)$ |  |
| MODIFICATIONS: All except du, dl, ci, sc, scr |  |  |  |
| INDICATORS: |  | (Indicators not listed are not affected) |  |
| Zero If $C(A Q)=0$, then $O N$; otherwise OFF |  |  |  |
| Negative If $\mathrm{C}(\mathrm{AQ})_{0}=1$, then ON; otherwise OFF |  |  |  |
|  |  |  |  |


| Exponent | If exponent is less than -128 , then $O N$ |
| :--- | :--- |
| Underflow |  |
| Carry | If a carry out of $A Q_{0}$ is generated, then $O N$; otherwise $O F F$ |

NOTES: Except for the precision of the mantissa of the operand from main memory, the dufs instruction is identical with the ufs instruction.


| ufs | Unnormalized Floating Subtract | 535 (0) |
| :--- | :--- | :--- |


| FORMAT : | Basic instruction format (see Figure 4-1). |
| :---: | :---: |
| SUMMARY: | $C(E A Q)-C(Y)-C(E A Q)$ |
| MODIFICATIONS: | All except ci, sc, scr |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(A Q)=0$, then $O N$; otherwise OFF |
| Negative | If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$ |
| Exponent Overflow | If exponent is greater than +127 , then ON |
| Exponent Underflow | If exponent is less than -128, then ON |
| Carry | If a carry out of $A Q_{0}$ is generated, then $O N$; otherwise OFF |
| NOTES: | The ufs instruction is identical to the ufa instruction with the exception that the twos complement of the mantissa of the oper and from main memory is used. |

## Floating-Point Multiplication

| dfmp | Double-Precision Floating Multiply | 463 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad[C(E A Q) X C(Y-p a i r)]$ normalized $\rightarrow C(E A Q)$

MODIFICATIONS: All except du, di, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $0 N$; otherwise OFF
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise OFF
Exponent If exponent is greater than +127 , then $O N$ Overflow

Exponent If exponent is less than -128 , then $O N$ Underflow

NOTES: The dfmp instruction may be thought of as a duff instruction followed by a fino instruction.

The definition of normalization is located under the description of the fao instruction.
duff Double-Precision Unnormalized Floating Multiply

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(E A Q) X C(Y-p a i r) \rightarrow C(E A Q)$

MODIFICATIONS: All except du, di, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If $C(A Q)=0$, then $O N$; otherwise $O F F$
Negative If $C(A Q)_{0}=1$, then $O N$; otherwise OFF
Exponent If exponent is greater than +127 , then $O N$ Overflow

Exponent If exponent is less than -128 , then $O N$ Underflow

NOTES: Except for the precision of the mantissa of the operand from main memory, the dufm instruction is identical to the ufm instruction.

| fmp | Floating Multiply | 461 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: [C(EAQ) XC(Y)] normalized $\rightarrow C(E A Q)$

MODIFICATIONS:
All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

| Zero | If $C(A Q)=0$, then $O N$; otherwise $O F F$ |
| :--- | :--- |
| Negative $\quad$ If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$ |  |

Exponent If exponent is greater than +127 , then $O N$ Overflow

Exponent If exponent is less than -128 , then $O N$ Underflow

NOTES:
The fmp instruction may be thought of as a ufm instruction followed by a fno instruction.

The definition of normalization is located under the description of the fno instruction.

| ufm | Unnormalized Floating Multiply | 421 (0) |
| :--- | :--- | :--- |


| FORMAT: | Basic instruction format (see Figure 4-1). |
| :---: | :---: |
| SUMMARY: | $C(E A Q) X C(Y)->C(E A Q)$ |
| MODIFICATIONS: | All except ci, sc, scr |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(A Q)=0$, then $O N$; otherwise OFF |
| Negative | If $C(A Q)_{0}=1$, then $O N$; otherwise OFF |
| Exponent Overflow | If exponent is greater than +127 , then ON |
| Exponent Underflow | If exponent is less than -128, then ON |
| NOTES: | The ufm instruction is executed as follows: |
|  | $C(E)+C(Y)_{0,7} \rightarrow C(E)$ |
|  | $\left[C(A Q) \times C(Y)_{8,35}\right]_{0,71} \rightarrow C(A Q)$ |
|  | A normalization is performed only in the case of factor mantissas being 100...0 which is the complement approximation to the decimal value -1.0 . |
|  | The definition of normalization is located under description of the fno instruction. |

## Floating-Point Division

| dfdi | Double-Precision Floating Divide Inverted | 527 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: $\quad C(Y-p a i r) / C(E A Q) \rightarrow C(E A Q)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

If division takes place: If no division takes place:
Zero If $C(A Q)=0$, then $O N$ If divisor mantissa $=0$, otherwise OFF then ON; otherwise OFF

Negative If $C(A Q)_{0}=1$, then $O N$; If dividend $<0$, then $O N$; otherwise OFF otherwise OFF

Exponent If exponent is greater than +127 , then ON Overflow

Exponent
If exponent is less than -128 , then $O N$

NOTES:
Except for the interchange of the roles of the operands, the execution of the dfdi instruction is identical to the execution of the dfdv instruction.

If the divisor mantissa $C(A Q)$ is zero, the division does not take place. Instead, a divide check fault occurs and all registers remain unchanged.

| dfdv | Double-Precision Floating Divide | 567 (0) |
| :--- | :--- | :--- |
| FORMAT: | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: | $C(E A Q) / C(Y-$ pair) $\rightarrow C(E A Q)$ |  |
| MODIFICATIONS: | All except du, dl, ci, sc, scr |  |
| INDICATORS: | (Indicators not listed are not affected) |  |


|  | If division takes place: | If no division takes pl |
| :---: | :---: | :---: |
| Zero | If $C(A Q)=0$, then $O N$; otherwise OFF | If divisor mantissa $=0$, then ON; otherwise OFF |
| Negative | If $C(A Q)_{0}=1$, then $O N$; otherwise OFF | If dividend $<0$, then $0 N$; otherwise OFF |
| Exponent Overflow | If exponent is greater than | +127, then ON |
| Exponent Underflow | If exponent is less than -128 | 28, then ON |

NOTES:
The dfdv instruction is executed as follows:
The dividend mantissa $C(A Q)$ is shifted right and the dividend exponent $C(E)$ increased accordingly until
$\left|C(A Q)_{0,63}\right|<\mid C(Y-\text { pair })_{8,71} \mid$
$C(E)-C(Y-\text { pair })_{0,7} \rightarrow C(E)$
$C(A Q) / C(Y-\text { pair })_{8,71} \rightarrow C(A Q)_{0,63}$
$00 \ldots 0$-> $C(Q) 64,71$
If the divisor mantissa $C(Y-p a i r)_{8,71}$ is zero after alignment, the division does not take'place. Instead, a divide check fault occurs, $C(A Q)$ contains the dividend magnitude, and the negative indicator reflects the dividend sign.

| fdi | Floating Divide Inverted | 525 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
$C(Y) / C(E A Q) \rightarrow C(E A)$
$00 . .0$-> $C(Q)$

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

If division takes place: If no division takes place:

| Zero | If $C(A)=0$, then $O N ;$ <br> otherwise $O F F$ |
| :--- | :--- |
| Negative | If $C(A)_{0}=1$, then $O N ;$ <br> otherwise OFF |


| Exponent |
| :--- |
| Overflow |$\quad$ If exponent is greater than +127 , then $O N$


| Exponent |
| :--- |
| Underflow |$\quad$ If exponent is less than -128 , then $O N$

NOTES: Except for the interchange of roles of the operands, the execution of the fdi instruction is identical to the execution of the fdv instruction.

If the divisor mantissa $C(A Q)$ is zero, the division does not take place. Instead, a divide check fault occurs and all the registers remain unchanged.
fdv Floating Divide

FORMAT:

SUMMARY
Basic instruction format (see Figure 4-1).
$C(E A Q) / C(Y) \rightarrow C(E A)$
00...0 -> C(Q)

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

|  | If division takes place: | If no division takes place: |
| :---: | :---: | :---: |
| Zero | If $C(A)=0$, then $O N$; otherwise OFF | If divisor mantissa $=0$, then ON; otherwise OFF |
| Negative | If $C(A)_{0}=1$, then $O N$; otherwise OFF | If dividend $<0$, then $O N$; otherwise OFF |
| Exponent Overflow | If exponent is greater than + | +127, then ON |
| Exponent Underflow | If exponent is less than -128 | , then ON |

NOTES:
The fdv instruction is executed as follows:
The dividend mantissa $C(A Q)$ is shifted right and the dividend exponent $C(E)$ increased accordingly until
$\left|C(A Q)_{0,27}\right|<\left|C(Y)_{8,35}\right|$
$C(E)-C(Y)_{0,7} \rightarrow C(E)$
$C(A Q) / C(Y)_{8,35 \rightarrow C(A)}$
00...0 $\rightarrow C(Q)$

[^4]Floating-Point Negate


NOTES: This instruction changes the number in C(EAQ) to its normalized negative (if $C(A Q) \neq 0$ ). The operation is executed by first forming the twos complement of $C(A Q)$, and then normalizing C(EAQ).

Even if originally $C(E A Q)$ were normalized, an exponent overflow can still occur, namely when $C(E)=+127$ and $C(A Q)=100 \ldots 0$ which is the twos complement approximation for the decimal value -1.0.

The definition of normalization may be found under the description of the fno instruction.

Attempted repetition with the rpl instruction causes an illegal procedure fault.

Floating-Point Normalize
fno Floating Normalize

| FORMAT : | Basic instruction format (see Figure 4-1). |
| :---: | :---: |
| SUMMARY: | $C(E A Q)$ normalized -> C(EAQ) |
| MODIFICATIONS: | All, but none affect instruction execution. |
| INDICATORS: | (Indicators not listed are not affected) |
| Zero | If $C(E A Q)=$ floating point 0 , then $O N$; otherwise OFF |
| Negative | If $C(A Q)_{0}=1$, then $O N$; otherwise $O F F$ |
| Exponent Overflow | If exponent is greater than +127 , then ON |
| Exponent Underflow | If exponent is less than -128, then ON otherwise OFF |
| Overflow | Set OFF |

NOTES: The fno instruction normalizes the number in $C(E A Q)$ if $C(A Q) \neq 0$ and the overflow indicator is OFF.

A normalized floating number is defined as one whose mantissa lies in the interval [0.5,1.0] such that

$$
0.5<|C(A Q)|<1.0
$$

which, in turn, requires that $C(A Q)_{0} \neq C(A Q)_{1}$.
If the overflow indicator is $O N$, then $C(A Q)$ is shifted one place to the right, $C(A Q)_{0}$ is inverted to reconstitute the actual sign, and the overflow indicator is set OFF. This action makes the fno instruction useful in correcting overflows that occur with fixed point numbers.

Normalization is performed by shifting $C(A Q) 1,71$ one place to the left and reducing $C(E)$ by 1 , repeatedly, until the conditions for $C(A Q)_{0}$ and $C(A Q)_{1}$ are met. Bits shifted out of $\mathrm{AQ}_{1}$ are lost.

If $C(A Q)=0$, then $C(E)$ is set to -128 and the zero indicator is set ON.

Attempted repetition with the rpl instruction causes an illegal procedure fault.

| dfrd | Double-Pre | ision Floating Round | 473 (0) |
| :---: | :---: | :---: | :---: |
| FORMAT: |  | Basic instruction format (see Figure 4-1). |  |
| SUMMARY: |  | $C(E A Q)$ rounded to 64 bits $\rightarrow$ C(EAQ) |  |
|  |  | $0-\mathrm{C}(\mathrm{AQ}) 65,71$ |  |
| MODIFICATIONS: |  | All, but none affect instruction execution. |  |
| INDICATORS: |  | (Indicators not listed are not affected) |  |
|  | Zero | If $\mathrm{C}(E A Q)=$ floating point 0 , then ON ; otherwise OFF |  |
|  | Negative | If $C(A Q)_{0}=1$, then $O N$; otherwise OFF |  |
|  | Exponent Overflow | If exponent is greater than +127 , then ON |  |
|  | Exponent Underflow | If exponent is less than $\mathbf{- 1 2 8 , ~ t h e n ~} \mathrm{ON}$ |  |
|  |  | The dfrd instruction is identical to the frd instruction except that the rounding constant used is (11...1)65,71 instead of (11...1) 29,71• |  |
|  |  | Attempted repetition with the rpl instruction causes an illegal procedure fault. |  |


| frd | Floating Round | 471 (0) |
| :--- | :--- | :--- |



```
Exponent If exponent is greater than +127, then ON
Overflow
Exponent If exponent is less than -128, then ON
Underflow
```

NOTES:

```
If C(AQ) \not 0, the frd instruction performs a true round to
a precision of 28 bits and a normalization on C(EAQ).
A true round is a rounding operation such that the sum of
the result of applying the operation to two numbers of
equal magnitude but opposite sign is exactly zero.
The frd instruction is executed as follows:
    C(AQ) + (11...1) 29,71 -> C(AQ)
    If C(AQ)}0=0, then a carry is added at AQ71
    If overflow occurs, C(AQ) is shifted one place to the
    right and C(E) is increased by 1.
    If overflow does not occur, C(EAQ) is normalized.
If C(AQ) = 0, C(E) is set to -128 and the zero indicator
is set ON.
Attempted repetition with the rpl instruction causes an
illegal procedure fault.
```

Floating-Point Compare


```
dfcmp
``` Double-Precision Floating Compare

FORMAT:
Basic instruction format (see Figure 4-1).

SUMMARY:
\(C(E):\) : \(C(Y \text {-pair })_{0,7}\)
\(C(A Q)_{0,63}:\left(C(Y-\text { pair })_{8,71}\right.\)
MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero If \(C(E A Q)=C(Y\)-pair), then \(O N\); otherwise \(O F F\)
Negative If \(C(E A Q)<C(Y-\) pair \()\), then \(O N\); otherwise OFF

NOTES:
The dfcmp instruction is identical to the fcmp instruction except for the precision of the mantissas actually compared.
\begin{tabular}{|c|c|c|c|}
\hline fcmg & Floating C & Compare Magnitude & 425 (0) \\
\hline & AT: & \multicolumn{2}{|l|}{Basic instruction format (see Figure 4-1).} \\
\hline \multicolumn{3}{|r|}{\[
\left|C(A Q)_{0,27}\right|::\left|C(Y)_{8,35}\right|
\]} & \[
C(E):: C(Y)_{0,7}
\] \\
\hline \multicolumn{4}{|c|}{MODIFICATIONS: All except ci, sc, scr} \\
\hline \multicolumn{2}{|r|}{INDICATORS:} & \multicolumn{2}{|l|}{(Indicators not listed are not affected)} \\
\hline & Zero & \multicolumn{2}{|l|}{If \(|C(E A Q)|=|C(Y)|\), then \(O N\); otherwise OFF} \\
\hline & Negative & \multicolumn{2}{|l|}{If \(|C(E A Q)|<|C(Y)|\), then ON ; otherwise OFF} \\
\hline \multicolumn{2}{|c|}{NOTES:} & \multicolumn{2}{|l|}{The fcmg instruction is identical to the fcmp instructi except that the magnitudes of the mantissas are compar instead of the algebraic values.} \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline fcmp & Floating Compare & \(515(0)\) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
\(C(E): \quad C(Y)_{0,7}\)
\(C(A Q)_{0,27}:: C(Y)_{8,35}\)

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)
\begin{tabular}{ll} 
Zero & If \(C(E A Q)=C(Y)\), then \(O N ;\) otherwise \(O F F\) \\
Negative \(\quad\) If \(C(E A Q)<C(Y)\), then \(O N ;\) otherwise OFF
\end{tabular}

NOTES: \(\quad\) The fomp instruction is executed as follows:
The mantissas are aligned by shifting the mantissa of the operand with the algebraically smaller exponent to the right the number of places equal to the difference in the two exponents.

The aligned mantissas are compared and the indicators set accordingly.

Floating-Point Miscellaneous

\begin{tabular}{|l|l|l|}
\hline fszn & Floating Set Zero and Negative Indicators & 430 (0) \\
FORMAT: & Basic instruction format (see Figure 4-1). \\
SUMMARY: & Set indicators according to C(Y) \\
MODIFICATIONS: & All except ci, sc, scr \\
INDICATORS: & (Indicators not listed are not affected) \\
Zero & If \(C(Y)_{8,35}=0\), then ON; otherwise OFF \\
Negative & If \(G(Y)_{8}=1\), then ON; otherwise OFF
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
\(C(Y)_{0,7} \rightarrow C(E)\)

MODIFICATIONS: All except ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Zero Set OFF
Negative Set OFF


\section*{TRANSFER INSTRUCTIONS}
```

call6 Call (Using PR6 and PR7)

FORMAT:
Basic instruction format (see Figure 4-1).

SUMMARY:
If $C(T P R . T R R)<C(P P R . P R R)$ then $C(D S B R . S T A C K)$ || C(TPR.TRR) $\rightarrow C(P R 7 . S N R)$

If $C(T P R . T R R)=C(P P R . P R R)$ then $C(P R 6 . S N R) \rightarrow C(P R 7 . S N R)$
C(TPR.TRR) -> C(PR7.RNR)
If $C(T P R . T R R)=0$ then $C(S D W . P)->C(P P R . P) ;$ otherwise 0 -> C(PPR.P)
00...0 -> C(PR7.WORDNO)
00...0 -> C(PR7.BITNO)
$C(T P R . T R R) \rightarrow C(P P R . P R R)$
C(TPR.TSR) $->$ C(PPR.PSR)
C(TPR.CA) $\rightarrow$ C(PPR.IC)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES:
See Section 3 for descriptions of the various registers and Section 8 for a flowchart of their role in address preparation.

If C(TPR.TRR) > C(PPR.PRR), an access violation fault (outward call) occurs and the call6 instruction is not executed.

If the call6 instruction is executed with the processor in absolute mode with bit 29 of the instruction word set OFF and without indirection through an itp or its pair, then:
the appending mode is entered for the address preparation of the call6 operand address and is retained if the instruction executes successfully,
and the effective segment number generated for the SDW fetch and subsequent loading into C(TPR.TSR) is equal to $C(P P R . P S R)$ and may be undefined in absolute mode,
and the effective ring number loaded into C(TPR.TRR) prior to the SDW fetch is equal to C(PPR.PRR) (which is 0 in absolute mode) implying that the access violation checks for outward call and bad outward
call are ineffective and that an access violation (out of call brackets) will occur if C(SDW.R1) $\neq 0$.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

| ret | Return | $630(0)$ |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
$C(Y)_{0,17} \rightarrow C(P P R . I C)$
$C(Y) 18,31 \rightarrow C(I R)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Parity If $C(Y)_{27}=1$, and the processor is in absolute or mask privileged mode, then ON; otherwise OFF. This indicator is not affected in the normal or BAR modes.

Not BAR Can be set OFF but not $O N$ by the ret instruction mode

Absolute $\quad$ Can be set $O F F$ but not $O N$ by the ret instruction mode

All other If corresponding bit in $C(Y)$ is 1 , then $O N$; otherwise, $O F F$ indicators

NOTES:
The relation between $C(Y) 18,31$ and the indicators is given in Table 4-5 earlier in this section.

The tally runout indicator reflects $C(Y) 25$ regardless of what address modification is performed on the ret instruction.

The ret instruction may be thought of as a ldi instruction followed by a transfer to location $C(Y)_{0,17}$.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

```
rted
```

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
$C(\text { Y-pair })_{3,17} \rightarrow C(P P R . P S R)$
Maximum of
C(Y-pair) 18,20 ; C(TPR.TRR); C(SDW.R1) $\rightarrow C(P P R . P R R)$
$C(Y-$ pair $) 36,53 \rightarrow C(P P R . I C)$
If $C(P P R . P R R)=0$ then $C(S D W . P) \rightarrow C(P P R . P) ;$
otherwise $0 \rightarrow C(P P R . P)$
C(PPR.PRR) -> $C(P R n . R N R)$ for $n=(0,1, \ldots, 7)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: See Section 3 for descriptions of the various registers and Section 8 for a flowchart of their role in address preparation.

If an access violation fault occurs when fetching the SDW for the Y-pair, the C(PPR.PSR) and C(PPR.PRR) are not altered.

If the rtcd instruction is executed with the processor in absolute mode with bit 29 of the instruction word set OFF and without indirection through an itp or its pair, then:
appending mode is entered for address preparation for the rtcd operand and is retained if the instruction executes successfully,
and the effective segment number generated for the SDW fetch and subsequent loading into C(TPR.TSR) is equal to $C(P P R . P S R)$ and may be undefined in absolute mode,
and the effective ring number loaded into C(TPR.TRR) prior to the SDW fetch is equal to C(PPR.PRR) (which is 0 in absolute mode) implying that control is always transferred into ring 0 .

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


| tini | Transfer on Minus |  |  | 604 (0) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORMAT: |  | Basic instruction format (see Figure 4-1). |  |  |  |  |
| SUMMARY: |  | If negative indicator $0 N$ then |  |  |  |  |
|  |  | C(TPR.CA) $\rightarrow$ C(PPR.IC) |  |  |  |  |
| C(TPR.TSR) $\rightarrow$ C (PPR.PSR) |  |  |  |  |  |  |
| otherwise, no change to $C$ (PPR) |  |  |  |  |  |  |
| MODIFICATIONS: |  | All except du, dl, ci, sc, scr |  |  |  |  |
| INDICATORS: |  | None affected |  |  |  |  |
| NOTES: |  | Attempted repetition with the rpt, rpd, instructions causes an illegal procedure fault. |  | or rpl |  |  |


| tmoz | Transfer on Minus or Zero | 604 (1) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: If negative or zero indicator $O N$ then
C(TPR.CA) $\rightarrow$ C(PPR.IC)
C(TPR.TSR) -> C(PPR.PSR)
otherwise, no change to $C(P P R)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

| tnc | Transfer on No Carry | 602 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).


| tnz | Transfer on Nonzero | 601 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: If zero indicator OFF then C(TPR.CA) $->C(P P R . I C)$

C(TPR.TSR) $\rightarrow$ C(PPR.PSR)
otherwise, no change to $C(P P R)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

| tov | Transfer on Overflow | 617 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: If overflow indicator ON then
C(TPR.CA) -> C(PPR.IC)
C(TPR.TSR) -> C(PPR.PSR)
otherwise, no change to $C(P P R)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Overflow Set OFF

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

| tpl | Transfer on Plus | 605 (0) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: If negative indicator OFF, then C(TPR.CA) -> C(PPR.IC)

C(TPR.TSR) $\rightarrow$ C(PPR.PSR)
otherwise, no change to $C(P P R)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

| tpnz | Transfer on Plus and Nonzero | 605 (1) |
| :--- | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: If negative and zero indicators are OFF then C(TPR.CA) $\rightarrow$ C(PPR.IC)
$C(T P R . T S R) \rightarrow C(P P R . P S R)$
otherwise, no change to $C(P P R)$

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.



| trtf | Transfer on Truncation Indicator OFF | 601 (1) |
| :---: | :--- | :--- |

FORMAT: Basic instruction format (see Figure 4-1).

```
SUMMARY: If truncation indicator OFF then
    C(TPR.CA) -> C(PPR.IC)
    C(TPR.TSR) -> C(PPR.PSR)
otherwise, no change to C(PPR)
```

MODIFICATIONS: All except du, dl, ci, sc, scr
INDICATORS: None affected
NOTES: Attempted repetition with the rpt, rpd, or rpl
instructions causes an illegal procedure fault.

```
trtn Transfer on Truncation Indicator ON

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: If truncation indicator ON then C(TPR.CA) \(->\) C(PPR.IC) C(TPR.TSR) \(\rightarrow\) C(PPR.PSR)
otherwise, no change to \(C(P P R)\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Truncation Set OFF

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline tsp0 & Transfer and Set Pointer Register 0 & 270 (0) \\
\hline tsp1 & Transfer and Set Pointer Register 1 & 271 (0) \\
\hline tsp2 & Transfer and Set Pointer Register 2 & 272 (0) \\
\hline tsp3 & Transfer and Set Pointer Register 3 & 273 (0) \\
\hline tsp4 & Transfer and Set Pointer Register 4 & 670 (0) \\
\hline tsp5 & Transfer and Set Pointer Register 5 & 671 (0) \\
\hline tsp6 & Transfer and Set Pointer Register 6 & 672 (0) \\
\hline tsp7 & Transfer and Set Pointer Register 7 & 673 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For \(n=0,1, \ldots\) or 7 as determined by operation code
\(C(P P R . P R R) \rightarrow C(P R n . R N R)\)
C(PPR.PSR) \(\rightarrow\) C(PRn.SNR)
\(C(P P R \cdot I C)+1->C(P R n \cdot W O R D N O)\)
00...0 \(\rightarrow\) C(PRn.BITNO)

C(TPR.CA) \(\rightarrow\) C(PPR.IC)
C(TPR.TSR) \(\rightarrow\) C(PPR.PSR)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline tss & Transfer and Set Slave & 715 (0) \\
\hline
\end{tabular}
```

FORMAT: Basic instruction format (see Figure 4-1).
SUMMARY:
C(TPR.CA) + (BAR base) -> C(PPR.IC)

```

C(TPR.TSR) -> C(PPR.PSR)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: (Indicators not listed are not affected)

Not BAR Set OFF (see notes below)
mode
Absolute Set OFF
mode

NOTES: If the tss instruction is executed with the processor not in BAR mode the not BAR mode indicator is set OFF to enable subsequent addressing in the BAR mode. The base address register (BAR) is used in the address preparation of the transfer, and the BAR will be used in address preparation for all subsequent instructions until a fault or interrupt occurs.

If the tss instruction is executed with the not BAR mode indicator already OFF, it functions as a tra instruction and no indicators are changed.

If \(C\) (TPR.CA) \(>=\) (BAR bound) the transfer does not take place. Instead, a store fault (out of bounds) occurs.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.



NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


FORMAT: Basic instruction format (see Figure 4-1).
```

SUMMARY: If zero indicator ON then
C(TPR.CA) -> C(PPR.IC)
C(TPR.TSR) -> C(PPR.PSR)
otherwise, no change to C(PPR)
MODIFICATIONS: All except du, dl, ci, sc, scr
INDICATORS: None affected
NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

```

\section*{Pointer Register Data Movement Load}
\begin{tabular}{|l|l|l|l|}
\hline easp0 & Effective Address to Segment Number of Pointer Register 0 & 311 (0) \\
\hline easp1 & Effective Address to Segment Number of Pointer Register 1 & 310 (1) \\
\hline easp2 & Effective Address to Segment Number of Pointer Register 2 & 313 (0) \\
\hline easp3 & Effective Address to Segment Number of Pointer Register 3 & 312 (1) \\
\hline easp4 & Effective Address to Segment Number of Pointer Register 4 & 331 (0) \\
\hline easp5 & Effective Address to Segment Number of Pointer Register 5 & 330 (1) \\
\hline easp6 & Effective Address to Segment Number of Pointer Register 6 & 333 (0) \\
\hline easp7 & Effective Address to Segment Number of Pointer Register 7 & 332 (1) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For \(n=0,1, \ldots\) or 7 as determined by operation code C(TPR.CA) \(->C(P R n . S N R)\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|l|}
\hline eawp0 & Effective Address to Word/Bit Number of Pointer Register 0 & 310 (0) \\
\hline eawp1 & Effective Address to Word/Bit Number of Pointer Register 1 & 311 (1) \\
\hline eawp2 & Effective Address to Word/Bit Number of Pointer Register 2 & 312 (0) \\
\hline eawp3 & Effective Address to Word/Bit Number of Pointer Register 3 & 313 (1) \\
\hline eawp4 & Effective Address to Word/Bit Number of Pointer Register 4 & 330 (0) \\
\hline eawp5 & Effective Address to Word/Bit Number of Pointer Register 5 & 331 (1) \\
\hline eawp6 & Effective Address to Word/Bit Number of Pointer Register 6 & 332 (0) \\
\hline eawp7 & Effective Address to Word/Bit Number of Pointer Register 7 & 333 (1) \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline epbp0 & Effective Pointer at Base to Pointer Register 0 & \(350(1)\) \\
\hline epbp1 & Effective Pointer at Base to Pointer Register 1 & 351 (0) \\
\hline epbp2 & Effective Pointer at Base to Pointer Register 2 & 352 (1) \\
\hline epbp3 & Effective Pointer at Base to Pointer Register 3 & 353 (0) \\
\hline epbp4 & Effective Pointer at Base to Pointer Register 4 & \(370(1)\) \\
\hline epbp5 & Effective Pointer at Base to Pointer Register 5 & 371 (0) \\
\hline epbp6 & Effective Pointer at Base to Pointer Register 6 & \(372(1)\) \\
\hline epbp7 & Effective Pointer at Base to Pointer Register 7 & 373 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For \(n=0,1, \ldots\) or 7 as determined by operation code \(C(T P R . T R R)-C(P R n . R N R)\) C(TPR.TSR) -> C(PRn.SNR) 00...0 -> C(PRn.WORDNO) 0000 -> C(PRn.BITNO)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES
Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline epp0 & Effective Pointer to Pointer Register 0 & 350 (0) \\
\hline epp1 & Effective Pointer to Pointer Register 1 & 351 (1) \\
\hline epp2 & Effective Pointer to Pointer Register 2 & 352 (0) \\
\hline epp3 & Effective Pointer to Pointer Register 3 & 353 (1) \\
\hline epp4 & Effective Pointer to Pointer Register 4 & 370 (0) \\
\hline epp5 & Effective Pointer to Pointer Register 5 & 371 (1) \\
\hline epp6 & Effective Pointer to Pointer Register 6 & 372 (0) \\
\hline epp7 & Effective Pointer to Pointer Register 7 & 373 (1) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
For \(n=0,1, \ldots\), or 7 as determined by operation code C(TPR.TRR) \(\rightarrow\) C(PRn.RNR)

C(TPR.TSR) \(->\) C(PRn.SNR)
C(TPR.CA) \(\rightarrow C(P R n . W O R D N O)\)
C(TPR.TBR) \(\rightarrow\) C(PRn.BITNO)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
        Load Pointer Registers from ITS Pairs
FORMAT: Basic instruction format (see Figure 4-1).
SUMMARY:
For \(n=0,1, \ldots, 7\)
Y-pair \(=Y\)-block16 \(+2 n\)
Maximum of C(Y-pair) 18,20 ; C(SDW.R1); C(TPR.TRR) \(\rightarrow\) C(PRn.RNR)
\(C(\text { Y-pair })_{3,17} \rightarrow C(P R n . S N R)\)
C(Y-pair) \(36,53 \rightarrow C(P R n\). WORDNO)
\(C(\text { Y-pair })_{57,62} \rightarrow C(P R n . B I T N O)\)
MODIFICATIONS: All except du, dl, ci, sc, scr

\section*{INDICATORS: None Affected}
NOTES:
Starting at location Y-block16, the contents of eight word pairs (in its pair format) replace the contents of pointer registers 0 through 7 as shown.
Since C(TPR.TRR) and C(SDW.R1) are both equal to zero in absolute mode, \(C(Y-p a i r) 18,20\) are loaded into PRn.RNR in absolute mode.
Attempted execution in BAR mode causes an illegal procedure fault.
Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

FORMAT: Basic instruction format (see Figure 4-1).
SUMMARY: For \(n=0,1, \ldots\) or 7 as determined by operation code
C(TPR.TRR) -> C(PRn.RNR)
If \(C(Y)_{0,1} \neq 11\), then
C(Y) \(0,5 \rightarrow C(P R n\). BITNO);
otherwisé, generate command fault
If \(C(Y)_{6,17}=11 \ldots 1\), then \(111 \rightarrow C(P R n . S N R)_{0,2}\)
otherwise, \(000 \rightarrow C(P R n . S N R)_{0,2}\)
\(C(\mathrm{Y})_{6,17} \rightarrow C(\mathrm{PRn} . \mathrm{SNR})_{3,14}\)

\title{
\(C(Y)_{18,35->C(P R n . W O R D N O)}\)
}

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: \(\quad\) Binary 1 s in \(C(Y)_{0,1}\) correspond to an illegal BITNO, that is, a bit position' beyond the extent of \(C(Y)\). Detection of these bits causes a command fault.

Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

\section*{Pointer Register Data Movement Store}
\begin{tabular}{|l|l|l|}
\hline spbp0 & Store Segment Base Pointer of Pointer Register 0 & 250 (1) \\
\hline spbp1 & Store Segment Base Pointer of Pointer Register 1 & 251 (0) \\
\hline spbp2 & Store Segment Base Pointer of Pointer Register 2 & 252 (1) \\
\hline spbp3 & Store Segment Base Pointer of Pointer Register 3 & 253 (0) \\
\hline spbp4 & Store Segment Base Pointer of Pointer Register 4 & 650 (1) \\
\hline spbp5 & Store Segment Base Pointer of Pointer Register 5 & 651 (0) \\
\hline spbp6 & Store Segment Base Pointer of Pointer Register 6 & 652 (1) \\
\hline spbp7 & Store Segment Base Pointer of Pointer Register 7 & 653 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For \(n=0,1, \ldots\) or 7 as determined by operation code
\[
C(\text { PRn.SNR }) \rightarrow C(Y-\text { pair })_{3,17}
\]
\[
C(P R n \cdot R N R)->C(Y-\text { pair }) 18,20
\]
\[
000 \rightarrow C(Y-\text { pair })_{0,2}
\]
\[
00 \ldots 0 \rightarrow C(Y-\text { pair })_{21,29}
\]
\[
(43)_{8} \rightarrow C(Y-\text { pair })_{30,35}
\]
\[
00 \ldots 0 \rightarrow C(Y-\text { pair }) 36,71
\]

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY:
For \(\mathrm{n}=0,1, \ldots, 7\)
Y-pair \(=\mathbf{Y - b l o c k} 16+2 n\)
\(000 \rightarrow C(Y-p a i r)_{0,2}\)
C(PRn.SNR) \(\rightarrow C(Y-\text { pair })_{3,17}\)
C(PRn.RNR) \(\rightarrow\) C(Y-pair) 18,20
00...0 0 C(Y-pair) 21,29
\((43)_{8} \rightarrow C(Y \text {-pair })_{30,35}\)
C(PRn.WORDNO) \(\rightarrow\) C(Y-pair) 36,53
000 -> C(Y-pair) 54,56
C(PRn.BITNO) \(\rightarrow C(Y-p a i r)_{57,62}\)
\(00 \ldots 0\) - \(C(\text { Y-pair })_{63,71}\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Starting at location Y-block16, the contents of pointer registers 0 through 7 replace the contents of eight word pairs (in its pair format).

Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline sprio & Store Pointer Register 0 as ITS Pair & \(250(0)\) \\
\hline spri1 & Store Pointer Register 1 as ITS Pair & \(251(1)\) \\
\hline spri2 & Store Pointer Register 2 as ITS Pair & \(252(0)\) \\
\hline spri3 & Store Pointer Register 3 as ITS Pair & \(253(1)\) \\
\hline spri4 & Store Pointer Register 4 as ITS Pair & \(650(0)\) \\
\hline spri5 & Store Pointer Register 5 as ITS Pair & \(651(1)\) \\
\hline spri6 & Store Pointer Register 6 as ITS Pair & \(652(0)\) \\
\hline spri7 & Store Pointer Register 7 as ITS Pair & \(653(1)\) \\
\hline
\end{tabular}

FORMAT:
Basic instruction format (see Figure 4-1).

SUMMARY:
For \(n=0,1, \ldots\), or 7 as determined by operation code 000 -> \(C(Y \text {-pair })_{0,2}\)
\(C(P R n . S N R) \rightarrow C(Y-p a i r)_{3,17}\)
\(C(P R n . R N R) \rightarrow C(Y-p a i r) 18,20\)
\(00 \ldots 0 \rightarrow C(Y-\text { pair })_{21,29}\)
\((43)_{8} \rightarrow C(Y-\text { pair })_{30,35}\)
\(C(\) PRn.WORDNO \() \rightarrow C(Y-p a i r) 36,53\)
\(000->C(Y \text {-pair })_{54,56}\)
\(C(P R n . B I T N O) \rightarrow C(Y-p a i r)_{57,62}\)
\(00 \ldots 0\)-> \(C(Y-\) pair \() 63,71\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted execution in \(B A R\) mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

sprp
Store Pointer Register n Packed
FORMAT: Basic instruction format (see Figure 4-1).
SUMMARY: For $n=0,1, \ldots$ or 7 as determined by operation code

$$
C(P R n . B I T N O) \rightarrow C(Y)_{0,5}
$$

$$
C(P R n \cdot S N R)_{3,14} \rightarrow C(Y)_{6,17}
$$

$$
C(\text { PRn.WORDNO }) \rightarrow C(Y)_{18,35}
$$

```

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: \(\quad\) If \(C(P R n . S N R)_{0,2}\) are nonzero, and \(C(P R n . S N R) \neq 11 \ldots 1\),
then a store fault (illegal pointer) will occur and \(C(Y)\) will not be changed.

Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

Pointer Register Address Arithmetic
\begin{tabular}{|l|l|l|}
\hline adwp0 & Add to Word Number of Pointer Register 0 & 050 (0) \\
\hline adwp1 & Add to Word Number of Pointer Register 1 & 051 (0) \\
\hline adwp2 & Add to Word Number of Pointer Register 2 & 052 (0) \\
\hline adwp3 & Add to Word Number of Pointer Register 3 & 053 (0) \\
\hline adwp4 & Add to Word Number of Pointer Register 4 & 150 (0) (0) \\
\hline adwp5 & Add to Word Number of Pointer Register 5 & 152 (0) \\
\hline adwp6 & Add to Word Number of Pointer Register 6 & 153 (0) \\
\hline adwp7 & Add to Word Number of Pointer Register 7 & \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: For \(n=0,1, \ldots\) or 7 as determined by operation code
\[
C(Y)_{0,17}+C(P R n . W O R D N O) \rightarrow C(P R n . W O R D N O)
\]
\[
00 \ldots 0 \rightarrow C(P R n . \text { BITNO })
\]

MODIFICATIONS: All except dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|c|l|l|}
\hline epaq & Effective Pointer to \(A Q\) & 213 (0) \\
\hline
\end{tabular}


\section*{MISCELLANEOUS INSTRUCTIONS}

\section*{Calendar Clock}
\(\square\)

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: \(\quad 00 \ldots 0 \rightarrow C(A Q)_{0,19}\)
\(C(\) calendar clock \() ~->C(A Q)_{20,71}\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: \(\quad C(T P R . C A)_{0,2}\left(C(T P R . C A)_{1,2}\right.\) for the DPS 8M processor) specify which procéssor port (i.e., which system controller) is to be used. The contents of the clock in the designated system controller replace the contents of the AQ-register.

Attempted execution in BAR mode causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

\section*{Derail}
\begin{tabular}{|l|l|l|}
\hline drl & Derail & 002 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Causes a fault which fetches and executes, in absolute mode, the instruction pair at main memory location \(C+(14)_{8}\). The value of \(C\) is obtained from the FAULT VECTOR switches on the processor configuration panel.

MODIFICATIONS: All, but none affect instruction execution

INDICATORS: None affected

NOTES: Except for the different constant used for fetching the instruction pair from main memory, the drl instruction is identical to the mme instruction.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

Execute
\begin{tabular}{|l|l|l|}
\hline xec & Execute & 716 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Fetch and execute the instruction in \(C(Y)\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: The xec instruction itself does not affect any indicator. However, the execution of the instruction from \(C(Y)\) may affect indicators.

If the execution of the instruction from \(C(Y)\) modifies C(PPR.IC), then a transfer of control occurs; otherwise, the next instruction to be executed is fetched from \(C(\) PPR. IC \()+1\).

To execute a rpd instruction, the xec instruction must be in an odd location. The instruction pair repeated is that instruction pair at \(C(P P R . I C)+1\), that is, the instruction pair immediately following the xec instruction. C(PPR.IC) is adjusted during the execution of the repeated instruction pair so that the next instruction fetched for execution is from the first word following the repeated instruction pair.

EIS multiword instructions may be executed with the xec instruction but the required operand descriptors must be located immediately after the xec instruction, that is, starting at \(C(P P R . I C)+1\). \(C(P P R . I C)\) is adjusted during execution of the EIS multiword instruction so that the next instruction fetched for execution is from the first word following the EIS operand descriptors.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


\section*{Master Mode Entry}
\begin{tabular}{|l|l|l|}
\hline mme & Master Mode Entry & 001 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: Causes a fault that fetches and executes, in absolute mode, the instruction pair at main memory location \(C+4\). The value of \(C\) is obtained from the FAULT VECTOR switches on the processor configuration panel.

MODIFICATIONS: All, but none affect instruction execution

INDICATORS: None affected

NOTES: Execution of the mme instruction implies the following conditions:

During the execution of the mme instruction and the two instructions fetched, the processor is temporarily in absolute mode independent of the value of the absolute mode indicator. The processor stays in absolute mode if the absolute mode indicator is \(O N\) after the execution of the instructions.

The instruction at \(C+4\) must not alter the contents of main memory location \(C+5\), and must not be an xed instruction.

If the contents of the instruction counter (PPR.IC) are changed during execution of the instruction pair at \(C+4\), the next instruction is fetched from the modified C(PPR.IC); otherwise, the next instruction is fetched from C(PPR.IC)+1.

If the instruction at \(C+4\) alters \(C(P P R . I C)\), then this transfer of control is effective immediately, and the instruction at \(\mathrm{C}+5\) is not executed.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline mme2 & Master Mode & Entry 2 & & & & & & 004 & (0) \\
\hline \multicolumn{2}{|c|}{FORMAT:} & \multicolumn{8}{|l|}{Basic instruction format (see Figure 4-1).} \\
\hline \multicolumn{2}{|c|}{SUMMARY:} & \multicolumn{8}{|l|}{Causes a fault that fetches and executes, in absolute mode, the instruction pair at main memory location \(C+(52)_{8}\). The value of \(C\) is obtained from the FAULT VECTOR switches on the processor configuration panel.} \\
\hline \multicolumn{2}{|r|}{MODIFICATIONS:} & \multicolumn{8}{|l|}{All, but none affect instruction execution} \\
\hline \multicolumn{2}{|r|}{INDICATORS:} & \multicolumn{8}{|l|}{None affected} \\
\hline \multicolumn{2}{|c|}{\multirow[t]{3}{*}{NOTES:}} & Attempted procedure f & execution
fault. & in BAR & mode & causes & an & il & 11 \\
\hline & & \multicolumn{8}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Except for the different constant used for fetching the instruction pair from main memory, the mme2 instruction is identical to the mme instruction. \\
Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\end{tabular}}} \\
\hline & & & & & & & & & \\
\hline mme 3 & Master Mode & Entry 3 & & & & & & 005 & (0) \\
\hline \multicolumn{2}{|c|}{FORMAT :} & \multicolumn{8}{|l|}{Basic instruction format (see Figure 4-1).} \\
\hline \multicolumn{2}{|c|}{SUMMARY:} & \multicolumn{8}{|l|}{Causes a fault that fetches and executes, in absolute mode, the instruction pair at main memory location \(C+(54) 8\). The value of \(C\) is obtained from the FAULT VECTOR switches on the processor configuration panel.} \\
\hline \multicolumn{2}{|r|}{MODIFICATIONS:} & \multicolumn{8}{|l|}{All, but none affect instruction execution} \\
\hline \multicolumn{2}{|r|}{INDICATORS:} & \multicolumn{8}{|l|}{None affected} \\
\hline \multirow[t]{3}{*}{} & & \multicolumn{8}{|l|}{Attempted execution in BAR mode causes an illegal procedure fault.} \\
\hline & & \multicolumn{8}{|l|}{Except for the different constant used for fetching the instruction pair from main memory, the mme3 instruction is identical to the mme instruction.} \\
\hline & & Attempted instruction & repetition ns causes an & \[
\begin{gathered}
\text { with } \\
\text { illegal }
\end{gathered}
\] & the proced & \[
\mathrm{pt}, \quad \mathrm{rpd}
\]
re fault &  & or & \(r\) \\
\hline
\end{tabular}
\(\square\)
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic instruction format (see Figure 4-1). \\
\hline SUMMARY: & Causes a fault that fetches and executes, in absolute mode, the instruction pair at main memory location \(C+(56)_{8}\). The value of \(C\) is obtained from the FAULT VECTOR switches on the processor configuration panel. \\
\hline MODIFICATIONS: & All, but none affect instruction execution \\
\hline INDICATORS: & None affected \\
\hline NOTES: & Attempted execution in BAR mode causes an illegal procedure fault. \\
\hline & Except for the different constant used for fetching the instruction pair from main memory, the mme4 instruction is identical to the mme instruction. \\
\hline & Attempted repetition with the rpt, rpd, or rpl \\
\hline
\end{tabular}

No Operation

\begin{tabular}{|c|c|c|c|}
\hline puls2 & Pulse Two & & 013 (0) \\
\hline FOR & & Basic instruction format (see Figure 4-1). & \\
\hline SUM & RY: & No operation takes place & \\
\hline MOD & ICATIONS: & All & \\
\hline IND & ATORS : & None affected (except as noted below) & \\
\hline \multicolumn{2}{|c|}{\multirow[t]{2}{*}{NOTES:}} & \multicolumn{2}{|l|}{The puls2 instruction is identical to the nop instruction except that it causes certain unique synchronizing signals to appear in the processor logic circuitry.} \\
\hline & & Attempted repetition with the rpt, rpd, instructions causes an illegal procedure fault. & or \\
\hline
\end{tabular}

\section*{Repeat}
\begin{tabular}{|l|l|l|}
\hline rpd & Repeat Double & 560 (0) \\
\hline
\end{tabular}

FORMAT:


Figure 4-9. Repeat Double (rpd) Instruction Word Format
SUMMARY: \(\quad\)\begin{tabular}{l} 
Execute the pair of instructions at \(C(P P R . I C)+1\) either a \\
specified number of times or until a specified termination
\end{tabular} condition is met.

MODIFICATIONS: None

INDICATORS: (Indicators not listed are not affected)

Tally
runout \(\quad\) If \(C(X 0)_{0,7}=0\) at termination, then \(O N\); otherwise, OFF runout

All other None affected. However, the execution of the repeated indicators instructions may affect indicators.

NOTES: The rpd instruction must be located in an odd main memory location except when accessed via the xec or xed instructions, in which case the xec or xed instruction must itself be in an odd main memory location.

Both repeated instructions must use \(R\) or \(R I\) modifiers and only X1, X2, ...., X7 are permitted. For the purposes of this description, the even repeated instruction shall use \(X\)-even and the odd repeated instruction shall use \(X\)-odd. \(X\)-even and \(X\)-odd may be the same register.

If \(C=1\), then \(C(r p d\) instruction word) \(0,17 \rightarrow C(X 0)\); otherwise, \(C(X O)\) is unchanged prior to execution.

The termination condition and tally fields of \(C(X 0)\) control the repetition of the instruction pair. An initial tally of zero is interpreted as 256.

The repetition cycle consists of the following steps:
a. Execute the pair of repeated instructions
b. \(\quad C(X 0) 0,7-\bar{x}->C(X 0)\)

Modify, \(\mathcal{C}(\bar{X}\)-even \()\) and \(\mathcal{C}(\bar{x}\)-odd) as described below.
c. If \(C(X O)_{0,7}=0\), then set the tally runout indicator ON and terminate.
d. If a terminate condition has been met, then set the tally runout indicator \(O F F\) and terminate.
e. Go to step a.

If a fault occurs during the execution of the instruction pair, the repetition loop is terminated and control passes to the instruction pair associated with the fault according to the conditions for the fault. \(C(X 0)\), \(C(X-e v e n)\), and \(C(X-o d d)\) are not updated for the repetition cycle in which the fault occurs. Note in particular that certain faults occurring during execution of the even instruction preclude the execution of the odd instruction for the faulting repetition cycle.

EIS multiword instructions cannot be repeated. All other instructions may be repeated except as noted for individual instructions or those that explicitly alter C(XO).

The computed addresses, \(y\)-even and \(y\)-odd, of the operands (in the case of \(R\) modification) or indirect words (in the case of RI modification) are determined as follows:

For the first execution of the repeated instruction pair:
\[
\begin{aligned}
& C(C(P P R . I C)+1) 0,17+C(X-e v e n) \rightarrow y-e v e n, \\
& \text { y-even } \rightarrow c \text { (ג-even) } \\
& C(C(P P R . I C)+2) \theta, 17+C(X-\text { odd }) \rightarrow y-o d d, \\
& y \text {-odd }->C(X-o d d)
\end{aligned}
\]

For all successive executions of the repeated instruction pair:
\[
\begin{aligned}
& \text { if } C(X 0)_{g}=1 \text {, then } C(X-\text { even })+\text { Delta } \rightarrow y \text {-even, } \\
& \text { y-even } \rightarrow c(X-e v e n) \text {; } \\
& \text { otherwise, } C(X-e v e n) \rightarrow y \text {-even } \\
& \text { if } C(X 0)_{9}=1 \text {, then } C(X \text {-odd })+\text { Delta }->y \text {-odd, } \\
& \text { y-odd }->\text { C(X-odd); } \\
& \text { otherwise, } C(X \text {-odd) } \rightarrow y \text {-odd } \\
& C(X 0)_{8}, 9 \text { correspond to control bits } A \text { and } B \text {, respectively, } \\
& \text { of the'rpd instruction word. }
\end{aligned}
\]

In the case of RI modification, only one indirect reference is made per repeated execution. The TAG field of the indirect word is not interpreted. The indirect word is treated as though it had \(R\) modification with \(\mathrm{R}=\mathrm{N}\).

The bit configuration in \(C(X 0) 11,17\) defines the conditions for which the repetition loop is terminated. The terminate conditions are examined at the completion of execution of the odd instruction. If more than one condition is specified, the repeat terminates if any of the specified conditions are met.

\begin{tabular}{|l|l|l|}
\hline rpl & Repeat Link & 500 (0) \\
\hline
\end{tabular}

FORMAT:


Figure 4-10. Repeat Link (rpl) Instruction Word Format

SUMMARY:
Execute the instruction at C(PPR.IC)+1 either a specified number of times or until a specified termination condition is met.

MODIFICATIONS: None

INDICATORS: (Indicators not listed are not affected)

All other None affected. However, the execution of the repeated indicators instruction may affect indicators.

NOTES: The repeated instruction must use an \(R\) modifier and only X1, X2, ..., X7 are permitted. For the purposes of this description, the repeated instruction shall use Xn .

If \(C=1\), then \(C(r p l\) instruction word) \(0,17 \rightarrow C(X 0)\); otherwise, \(C(X 0)\) is unchanged prior to execution.

The termination condition and tally fields of \(C(X 0)\) control the repetition of the instruction. An initial tally of zero is interpreted as 256.

The repetition cycle consists of the following steps:
a. Execute the repeated instruction
b. \(\quad \begin{aligned} & C(X O) \\ & \quad M o d i f y, ~ \\ & \end{aligned}(\bar{X}(1\)-> \(C(X 0)\) as described below.
c. If \(C(X O)_{0,7}=0\) or \(C(Y)_{0,17}=0\), then set the tally runout indicator \(O N\) and terminate.
d. If a terminate condition has been met, then set the tally runout indicator \(O F F\) and terminate.
e. Go to step a.

If a fault occurs during the execution of the instruction, the repetition loop is terminated and control passes to the instruction pair associated with the fault according to the conditions for the fault. \(C(X 0)\) and \(C(X n)\) are not updated for the repetition cycle in which the fault occurs.

EIS multiword instructions cannot be repeated. All other instructions may be repeated except as noted for individual instructions or those that explicitly alter \(C(X 0)\) or explicitly alter the link address, \(C(Y)_{0,17}\).
The computed address, \(y\), of the operand is determined as follows:

For the first execution of the repeated instruction:
\[
C(C(P P R . I C)+1)_{0,17}+C(X n) \rightarrow y, y \rightarrow C(X n)
\]

For all successive executions of the repeated instruction:
\(C(X n)->y\)
if \(C(y)_{0,17} \neq 0\), then \(C(y)_{0} 17_{n n)}^{->} C(X n) ;\)
\(C(Y) 0_{0} 17\) is known as the link address and is the computed address of the next entry in a threaded list of operands to be referenced by the repeated instruction.

The operand is formed as:
\[
(00 \ldots 0)_{0,17} \text { if } C(Y)_{18, p}
\]
where \(p\) is 35 for single precision operands and 71 for double precision operands.

The bit configuration in \(C(X 0) 11,17\) and the link address, \(C(Y)_{0,17}\), define the conditions for which the repetition loop is terminated. The terminate conditions are examined at the completion of execution of the instruction. If more than one condition is specified, the repeat terminates if any of the specified conditions are met.
\(C(Y)_{0,17}=0\) Set the tally runout indicator \(O N\) and terminate.

Bit \(17=0\) Ignore all overflows. Do not set the overflow indicator and inhibit the overflow fault.

Bit \(17=1\) Process overflows. If the overflow mask indicator is \(O N\), then set the overflow indicator and terminate; otherwise, cause an overflow fault.

Bit \(16=1\) Terminate if the carry indicator is OFF.
Bit \(15=1\) Terminate if the carry indicator is \(O N\).
Bit \(14=1 \quad\) Terminate if the negative indicator is OFF.
Bit \(13=1\) Terminate if the negative indicator is ON.
Bit \(12=1 \quad\) Terminate if the zero indicator is OFF.

Bit \(11=1\) Terminate if the zero indicator is \(0 N\).
At the time of termination:
\(C(X 0)_{0,7}\) contain the tally residue; that is, the number, of repeats remaining until a tally runout would have occurred.

If the rpl instruction is interrupted (by any fault) before termination, the tally runout indicator is OFF.
\(C(X n)\) contain the last link address, that is, the computed address of the list word containing the last operand and the next link address.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|c|c|c|}
\hline rpt & Repeat & 520 (0) \\
\hline
\end{tabular}

FORMAT:


Figure 4-11. Repeat (rpt) Instruction Word Format

SUMMARY: Execute the instruction at C(PPR.IC)+1 either a specified number of times or until a specified termination condition is met.

MODIFICATIONS: None

INDICATORS: (Indicators not listed are not affected)

Tally If \(C(X O)_{0,7}=0\) at termination, then \(O N\) otherwise, \(O F F\) runout

All other None affected. However, the execution of the repeated indicators instruction may affect indicators.

NOTES:
The repeated instruction must use an \(R\) or \(R I\) modifier and only X1, X2, ..., X7 are permitted. For the purposes of this description, the repeated instruction shall use Xn.

If \(C=1\), then \(C(r p t\) instruction word) \(0,17 \rightarrow C(X 0)\); otherwise, \(C(X 0)\) unchanged prior to execution.

The termination condition and tally fields of \(C(X O)\) control the repetition of the instruction. An initial tally of zero is interpreted as 256.

The repetition cycle consists of the following steps:
a. Execute the repeated instruction
b. \(\quad \begin{aligned} & C(X 0) \\ & \quad \text { Modify }, ~ \\ & C(X n)\end{aligned}\) as described below
c. If \(C(X 0)_{0,7}=0\), then set the tally runout indicator ON and terminate
d. If a terminate condition has been met, then set the tally runout indicator \(0 F F\) and terminate
e. Go to step a

If a fault occurs during the execution of the instruction, the repetition loop is terminated and control passes to the instruction pair associated with the fault according to the conditions for the fault. \(C(X 0)\) and \(C(X n)\) are not updated for the repetition cycle in which the fault occurs.

EIS multiword instructions cannot be repeated. All other instructions may be repeated except as noted for individual instructions or those that explicitly alter \(C(X 0)\) or explicitly alter the instruction pair containing the repeated instruction.

The computed address, \(y\), of the operand (in the case of \(R\) modification) or indirect word (in the case of RI modification) is determined as follows:

For the first execution of the repeated instruction:
\[
C(C(P P R . I C)+1)_{0,17}+C(X n) \rightarrow y, y \rightarrow C(X n)
\]

For all successive executions of the repeated instruction:
\[
C(X n)+\text { Delta } \rightarrow y, y \rightarrow C(X n) ;
\]

In the case of RI modification, only one indirect reference is made per repeated execution. The TAG field of the indirect word is not interpreted. The indirect word is treated as though it had \(R\) modification with \(R=N\).

The bit configuration in \(C(X 0) 11,17\) defines the conditions for which the repetition loop is terminated. The terminate conditions are examined at the completion of execution of the instruction. If more than one condition is specified, the repeat terminates if any of the specified conditions are met.

Bit \(17=0\) Ignore all overflows. Do not set the overflow indicator and inhibit the overflow fault.

Bit \(17=1\) Process overflows. If the overflow mask indicator is \(O N\), then set the overflow
```

            indicator and terminate; otherwise, cause
                    an overflow fault.
    Bit 16 = 1 Terminate if the carry indicator is OFF.
Bit 15 = 1 Terminate if the carry indicator is ON.
Bit 14=1 Terminate if the negative indicator is OFF.
Bit 13 = 1 Terminate if the negative indicator is ON.
Bit 12 = 1 Terminate if the zero indicator is OFF.
Bit 11=1 Terminate if the zero indicator is ON.
At the time of termination:
C(XO) O,7 contain the tally residue; that is, the
would have occurred.
If the rpt instruction is interrupted (by any fault)
before termination, the tally runout indicator is
OFF.
C(Xn) contain the computed address of the next
operand or indirect word that would have been used
had the repetition loop not terminated.
Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

```

\section*{Ring Alarm Register}

\begin{tabular}{|l|l|l|}
\hline sbar & Store Base Address Register & 550 (0) \\
\hline
\end{tabular}
\begin{tabular}{ll} 
FORMAT: & Basic instruction format (see Figure 4-1). \\
SUMMARY: & \(C(B A R) \rightarrow C(Y)_{0,17}\) \\
MODIFICATIONS: & All except du, dl, ci, sc, scr \\
INDICATORS: & None affected
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline bcd & Binary to Binary-Coded-Decimal & 505 (0) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic instruction format (see Figure 4-1). \\
\hline \multirow[t]{5}{*}{SUMMARY:} & Shift C(A) left three positions \\
\hline & \(|C(A)| / C(Y) \rightarrow 4\)-bit quotient plus remainder \\
\hline & Shift C(Q) left six positions \\
\hline & 4-bit quotient \(\rightarrow C(Q) 32,35\) \\
\hline & remainder \(\rightarrow\) C \((A)\) \\
\hline MODIFICATIONS: & All except ci, sc, scr \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(A)=0\), then \(O N\); otherwise OFF \\
\hline Negative & If \(C(A)_{0}=1\) before execution, then \(O N\); otherwise OFF \\
\hline \multirow[t]{5}{*}{NOTES:} & The bed instruction carries out one step in an algorithm for the conversion of a binary number to a string of Binary-Coded-Decimal (BCD) digits. The algorithm requires the repeated short division of the binary number or last remainder by a set of constants \(C_{i}=8 * * i \times 10 * *(n-i)\) for i \(=1,2\),...,\(n\) with \(n\) being defined by: \\
\hline & 10**(n-1) < \| <binary number>|<= 10**n-1. \\
\hline & The values in the table that follows are the conversion constants to be used with the bed instruction. Each vertical column represents the set of constants to be used depending on the initial value of the binary number to be converted. The instruction is executed once per digit while traversing the appropriate column from top to bottom. \\
\hline & An alternate use of the table for conversion involves the use of the constants in the row corresponding to conversion step 1. If, after each execution, the contents of the accumulator are shifted right 3 positions, the constants in the first row, starting at the appropriate column, may be used while traversing the row from left to right. \\
\hline & Because there is a limit on range, a full 36-bit word cannot be converted. The largest binary number that may be converted correctly is \(2 * * 33-1\) yielding ten decimal digits. \\
\hline
\end{tabular}

Attempted repetition with the rpl instruction causes an illegal procedure fault.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Step & \begin{tabular}{l}
For \\
10
\end{tabular} & \[
\begin{gathered}
10 * *(n-1) \\
\underline{9}
\end{gathered}
\] &  & \[
\begin{gathered}
<=10^{*} \\
\underline{7}
\end{gathered}
\] & \[
\begin{gathered}
n-1 \\
\underline{6}
\end{gathered}
\] & and \(n\) 5 & 4 & 3 & & 1 \\
\hline 1 & 8000000000 & 800000000 & 80000000 & 8000000 & 800000 & 80000 & 8000 & 800 & 80 & 8 \\
\hline 2 & 6400000000 & 640000000 & 64000000 & 6400000 & 640000 & 64000 & 6400 & 640 & & \\
\hline 3 & 5120000000 & 512000000 & 51200000 & 5120000 & 512000 & 51200 & 5120 & 512 & & \\
\hline 4 & 4096000000 & 409600000 & 40960000 & 4096000 & 409600 & 40960 & 4096 & & & \\
\hline 5 & 3276800000 & 327680000 & 32768000 & 3276800 & 327680 & 32768 & & & & \\
\hline 6 & 2621440000 & 262144000 & 26214400 & 2621440 & 262144 & & & & & \\
\hline 7 & 2097152000 & 209715200 & 20971520 & 2097152 & & & & & & \\
\hline 8 & 1677721600 & 167772160 & 16777216 & & & & & & & \\
\hline 9 & 1342177280 & 134217728 & & & & & & & & \\
\hline 10 & 1073741824 & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline gtb & Gray to Binary & 774 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: \(\quad C(A)\) is converted from Gray Code to a 36-bit binary number

MODIFICATIONS: None

INDICATORS: (Indicators not listed are not affected)
\begin{tabular}{ll} 
Zero & If \(C(A)=0\), then \(O N ;\) otherwise \(O F F\) \\
Negative & If \(C(A)_{0}=1\), then \(O N\); otherwise \(O F F\)
\end{tabular}

NOTES: This conversion is defined by the following algorithm:
\(C(A)_{0} \rightarrow C(A)_{0}\)
\(C(A)_{i} \oplus C(A)_{i-1} \rightarrow C(A)_{i}\) for \(i=1,2, \ldots, 35\)
Attempted repetition with the rpl instruction causes an illegal procedure fault.


PRIVILEGED INSTRUCTIONS

Privileged \(=\) Register Load


For TAG values 03 and 07 , the history register loaded is selected by the current value of a cyclic counter for each unit. All four cyclic counters are advanced by one count for each execution of the instruction.

Use of TAG values other than those defined above causes an illegal procedure fault.

Attempted execution in normal or BAR modes causes a illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline ldbr & Load Descriptor Segment Base Register & 232 (0) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT : & Basic instruction format (see Figure 4-1). \\
\hline \multirow[t]{11}{*}{SUMMARY:} & If SDWAM is enabled, then \\
\hline &  \\
\hline & i \(\rightarrow\) C(SDWAM(i).USE) for \(i=0,1, \ldots, 15\) \\
\hline & If PTWAM is enabled, then \\
\hline &  \\
\hline & i \(\rightarrow\) C(PTWAM (i).USE) for \(i=0,1, \ldots, 15\) \\
\hline & If cache is enabled, reset all cache column and level full flags \\
\hline & \(C(\text { Y-pair })_{0,23} \rightarrow \mathrm{C}(\mathrm{DSBR} \cdot \mathrm{ADDR})\) \\
\hline & C(Y-pair) \(37,50 \rightarrow \mathrm{C}\) (DSBR. BOUND \()\) \\
\hline & \(\mathrm{C}(\mathrm{Y}-\mathrm{pair})_{55} \rightarrow\) C(DSBR.U) \\
\hline & \(C\) (Y-pair) \(60,71 \rightarrow \mathrm{C}(\mathrm{DSBR} . \mathrm{STACK})\) \\
\hline MODIFICATIONS: & All except du, dl, ci, sc, scr \\
\hline INDICATORS: & None affected \\
\hline \multirow[t]{3}{*}{NOTES:} & The associative memories and cache are cleared (full indicators reset) if they are enabled. \\
\hline & See Section 3 and Section 5 for descriptions and use of the SDWAM, PTWAM, and DSBR. \\
\hline & Attempted execution in normal or BAR modes causes an illegal procedure fault. \\
\hline
\end{tabular}

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.



Attempted repetition with the rpt, rpd, or \(r p l\) instructions causes an illegal procedure fault.
\begin{tabular}{|c|c|c|c|}
\hline 1 ptr & Load Pa & Table Registers & 173 (1) \\
\hline \multicolumn{2}{|c|}{FORMAT:} & \multicolumn{2}{|l|}{Basic instruction format (see Figure 4-1).} \\
\hline \multicolumn{2}{|r|}{\multirow[t]{3}{*}{SUMMARY:}} & \multicolumn{2}{|l|}{For i \(=0,1, \ldots, 15\)} \\
\hline & & \multicolumn{2}{|l|}{\(C(Y-b l o c k 16+m) 0,17 \rightarrow C(P T W A M(m) . A D D R) ~\)} \\
\hline & & \multicolumn{2}{|l|}{C(Y-block \(16+\mathrm{m}\) ) \(29 \rightarrow\) C (PTWAM (m).M)} \\
\hline \multicolumn{2}{|r|}{MODIFICATION} & \multicolumn{2}{|l|}{All except du, dl, ci, sc, scr} \\
\hline & CATORS: & None affected & \\
\hline \multicolumn{2}{|c|}{NOTES:} & \multicolumn{2}{|l|}{The associative memory is ignored (forced to "no match during address preparation.} \\
\hline & & \multicolumn{2}{|l|}{See Section 3 and Section 5 for description and use of the PTWAM.} \\
\hline & & \multicolumn{2}{|l|}{Attempted execution in normal or BAR modes causes an illegal procedure fault.} \\
\hline & & \multicolumn{2}{|l|}{This instruction is not available on the DPS 8M process and attempted execution on a DPS 8 M processor produces} \\
\hline & & \multicolumn{2}{|l|}{Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic instruction format (see Figure 4-1). \\
\hline SUMMARY: & \(C(Y) 33,35 \rightarrow C(R A L R)\) \\
\hline MODIFICATIONS: & All except du, dl, ci, sc, scr \\
\hline INDICATORS: & None affected \\
\hline NOTES: & Attempted execution in normal or BAR modes causes an illegal procedure fault. \\
\hline & Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault. \\
\hline
\end{tabular}


MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None Affected

NOTES: The associative memory is ignored (forced to "no-match") during address preparation.

See Section 3 and Section 5 for description and use of the SDWAM.

This instruction is not available on the DPS 8 M processor and attempted execution on a DPS 8 M processor produces an illegal procedure fault.

Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline rcu & Restore Control Unit & 613 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: \(\quad C(Y-b l o c k 8)\) words 0 to \(7->\) (control unit data)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: See Section 3 for description and use of control unit data.
Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

Privileged \(=\) Register Store
\begin{tabular}{|l|l|l|}
\hline scpr & Store Central Processor Register & 452 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).
SUMMARY: Store selected register as noted
MODIFICATIONS: None. The instruction word TAG field is used for register selection word as follows:

C(TAG) MEANING
00 DPS/L68 processor:
C(APU history register) -> C(Y-pair)
DPS 8M processor:
\(C(A P U\) history register \(\# 1) \rightarrow C(Y-p a i r)\)
\(01 \quad \mathrm{C}\left(\right.\) fault register) \(\rightarrow C(Y-\text { pair })_{0,35}\)
00...0 -> C(Y-pair) 36,71
\(06 \quad C(\) mode register \() ~->C(Y-p a i r){ }_{0}, 35\) \(C(\) cache mode register \() \rightarrow C(Y-p a i r) 36,71\)
10 DPS/L68 processor:
C(DU history register) -> C(Y-pair)
DPS 8M processor:
C(APU history register \#2) -> C(Y-pair)
20 C(CU history register) -> C(Y-pair)
40 DPS/L68 processor:
\(\mathrm{C}(\mathrm{OU}\) history register) \(->\mathrm{C}(Y-\mathrm{pair})\)
DPS 8M processor:
\(C(O U / D U\) history register) \(\rightarrow C(Y\)-pair)

INDICATORS: None affected
NOTES: See Section 3 for description and use of the various registers.
The TAG field values shown are octal.
For TAG values \(00,10,20\), and 40 , the history register stored is selected by the current value of a cyclic counter for each unit. The individual cyclic counters are advanced by one count for each execution of the instruction.

The use of TAG values other than those defined above causes an illegal procedure fault.

Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

PRIVILEGED - REGISTER STORE

```

\begin{tabular}{|l|l|l|}
\hline sdbr & Store Descriptor Segment Base Register & 154 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: C(DSBR.ADDR) \(\rightarrow C(Y \text {-pair })_{0,23}\)
00...0 - \(^{\text {C(Y-pair }}{ }_{24,36}\)

C(DSBR.BOUND) \(\rightarrow\) C(Y-pair) 37,50
0000 -> \(C(Y-\text { pair })_{51,54}\)
\(C(D S B R . U) \rightarrow C(Y-\text { pair })_{55}\)
\(000 \rightarrow C(Y\)-pair \() 56,59\)
\(C(D S B R . S T A C K) \rightarrow C(Y-\) pair \() 60,71\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: \(\quad C(D S B R)\) are unchanged.

See Section 3 and Section 5 for description and use of the DSBR.

Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: DPS/L68 processors:
For \(\mathbf{i}=0,1, \ldots, 15\)
\(C\left(\right.\) PTWAM (i). POINTER) \(\rightarrow C(Y-b l o c k 16+i)_{0,14}\)
C(PTWAM (i). PAGE) \(->\) C(Y-block 16+i) 15, 26
C(PTWAM(i).F) \(\rightarrow\) C(Y-block \(16+i)_{27}\)
0000 -> C(Y-block \(16+i)_{8,31}\)
C(PTWAM(i).USE) \(\rightarrow\) C(Y-block \(16+i) 32,35\)

DPS 8M processors:
This instruction stores 16 words from the selected level (j) of the directory of the Page Table Word associative memory. There are four levels.
level \(j\) is selected by \(C(T P R . C A) 12,13\)
For \(\mathrm{i}=0,1, \ldots 15\)
C(PTWAM (i,j). POINTER) -> C(Y-block \(16+i)_{0,14}\)
C(PTWAM (i,j). PAGENO) -> C(Y-block 16+i) 15,22
0000 -> C(Y-block \(16+i)_{23,26}\)
C(PTWAM (i,j).F) -> C(Y-block \(16+i)_{27}\)
\(00->C(Y-b l o c k 16+i) 28,29\)
C(PTWAM(i,j).LRU) \(\rightarrow\) C(Y-block \(16+i)_{30,35}\)
MODIFICATIONS:

INDICATORS: None affected

NOTES:
The contents of the associative memory remain unchanged.
The associative memory is ignored (forced to "no match") during address preparation.

See Section 3 and Section 5 for description and use of the PTWAM.

Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

\section*{sptr}
```

FORMAT: Basic instruction format (see Figure 4-1).
SUMMARY: DPS/L68 processors:
For i = 0, 1, ..., 15
C(PTWAM(i).ADDR) -> C(Y-block 16+i)}0,1
00...0 -> C(Y-block 16+i) 18,28
C(PTWAM(i).M) -> C(Y-block 16+i)}2
00...0 -> C(Y-block 16+i)}30,3
DPS 8M processors:
This instruction stores }16\mathrm{ words from the selected level
(j) of the contents of the Page Table Word associative
memory. There are four levels.
Level j is selected by C(TPR.CA) 12,13
For i = 0,1,···15
C(PTWAM(i,j).PAGE ADDR) -> C(Y-block 16+1)}0,1
00...0 -> C(Y-block 16+i) 14,28
C(PTWAM(i,j).M -> C(Y-block16+i)}2
000000 -> C(Y-block16+i)}30,3
MODIFICATIONS: All except du, dl, ci, sc, scr
INDICATORS: None affected
NOTES: The contents of the associative memory are unchanged.
The associative memory is ignored (forced to "no match")
during address preparation.
See Section 3 and Section 5 for description and use of the PTWAM.
Attempted execution in normal or BAR modes causes an illegal procedure fault.

```

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

\ssdp Store Segment Descriptor Pointers
FORMAT:
Basic instruction format (see Figure 4-1).
SUMMARY:
DPS/L68 processors:
For $\mathbf{i}=0,1, \ldots, 15$
C(SDWAM(i).POINTER) $\rightarrow C(Y-b l o c k 16+i)_{0,14}$
00...0 -> C(Y-block $16+i)_{15,26}$
C(SDWAM(i).F) $->$ C(Y-block $16+i)_{27}$
0000 -> C(Y-block $16+i)_{28,31}$
C(SDWAM(i).USE) $\rightarrow$ C(Y-block $16+i) 32,35$
DPS 8M processors:
This instruction stores 16 words from the selected level (j) of the directory of the Segment Descriptor Word associative memory. There are four levels.
level j is selected by C(TPR.(A) 12,13
For $\mathbf{i}=0,1, \ldots 15$
C(SDWAM (i,j).POINTER) -> C(Y-block $16+i)_{0,14}$
00...0 -> C(Y-block $16+i)_{15,26}$
C(SDWAM (i,j).F) $\rightarrow$ C(Y-block $16+i)_{27}$
00 -> C(Y-block 16+i) 28,29
C(SDWAM (i,j).LRU) $\rightarrow$ C(Y-block $16+i)_{30,35}$

```

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: The contents of the associative memory are unchanged.
The associative memory is ignored (forced to "no match") during address preparation.

See Section 3 and Section 5 for description and use of the SDWAM.

Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

ssdr

``` Store Segment Descriptor Registers 254 (1)
\begin{tabular}{|c|c|}
\hline FORMAT : & Basic instruction format (see Figure 4-1). \\
\hline \multirow[t]{20}{*}{SUMMARY:} & DPS/L68 processors: \\
\hline & For \(\mathrm{i}=0,1, \ldots, 15\) \\
\hline & Y-pair \(=\mathrm{Y}-\mathrm{block} 32+2 i\) \\
\hline &  \\
\hline &  \\
\hline & 0000 -> C(Y-pair) 33,36 \\
\hline & C(SDWAM (i).BOUND) -> C(Y-pair) 37,50 \\
\hline & \(C(S D W A M(i) . R, E, P, U, G, C) \rightarrow C(Y-p a i r) ~ 51,57\) \\
\hline & C(SDWAM(i).CL) \(\rightarrow\) C(Y-pair) 58,71 \\
\hline & DPS 8M processors: \\
\hline & This instruction stores 16 double-words from the selected level (j) of the directory of the Segment Descriptor Word associative memory. There are four levels. \\
\hline & level j is selected by \(\mathrm{C}(\mathrm{TPR} . C A)_{11,12}\) \\
\hline & For \(\mathrm{i}=0,1, \ldots 15\) \\
\hline & C(SDWAM ( \(i, j\) ).ADDR) \(\rightarrow\) ( \(\mathrm{Y}-\mathrm{block} 32+i)_{0,23}\) \\
\hline &  \\
\hline & \(000-1{ }^{\text {c }}\) (Y-block \(\left.32+i\right) 33,35\) \\
\hline & \(0 \rightarrow \mathrm{C}(\mathrm{Y}-\mathrm{block} 32+\mathrm{i}) 36\) \\
\hline & \(C(S D W A M(i, j)\). BOUND \() \rightarrow\) C(Y-block \(32+i) 37,50\) \\
\hline & \(C(S D W A M(i, j) . R, E, W, P, U, G, C) \rightarrow C(Y-b l o c k 32+i) 51,57\) \\
\hline &  \\
\hline MODIFICATIONS: & All except du, dl, ci, sc, scr \\
\hline INDICATORS: & None affected \\
\hline NOTES: & The contents of the associative memory are unchanged. \\
\hline
\end{tabular}

The associative memory is ignored (forced to "no match") during address preparation.

See Section 3 and Section 5 for description and use of the SDWAM.

Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

Privileged \(=\) Clear Associative Memory
\begin{tabular}{|l|l|l} 
camp & Clear Associative Memory Pages & 532 (1)
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: DPS/L68 processors:
For \(i=0,1, \ldots, 15\)
O - C (PTWAM (i).F)
(i) \(->\) C(PTWAM (i).USE)

DPS 8M processors:
If the associative memory is enabled
\(0 \rightarrow C(P T W A M . F)\)
C(PTWAM.LRU) is initialized for all PTWAM registers

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: DPS/L68 processors:
The full/empty bit of each PTWAM register is set to 0 , and the usage counters (PTWAM.USE) are set to their pre-assigned values of 0 through 15. The remainder of C(PTWAM(i)) is unchanged.

The execution of this instruction enables the PTWAM if it is disabled and C(TPR.CA) \(16,17=10\).

The execution of this instruction disables the PTWAM if \(\mathrm{C}(\mathrm{TPR} . \mathrm{CA})_{16,17}=01\).
If \(C(T P R . C A) 15=1\), a selective clear of cache is executed. Any cache block for which the upper 14 bits of the directory entry equal C(PTWAM(i).ADDR) 0,13 will have its full/empty bit set to empty.

DPS 8M processors:
The full/empty bit of cache PTWAM register is set to zero and the LRU counters are initialized. The remainder of the contents of the registers are unchanged. If the associative memory is disabled, \(F\) and LRU are unchanged.

C(TPR.CA) 6,17 control disabling or enabling the associative memory. This may be done to either or both halves.
```

C(TPR.CA) 13,14
Selection
both halves
lower half, levels C \& D
upper half, levels A \& B
both halves

```
The selected portion of the associative memory is
-disabled if \(C(T P R . C A) 16,17=01\)
-enabled if C(TPRCA) \(16,17=10\)

If the associative memory is disabled, the execution of two instructions are required to first enable and then clear it.

C(TPR.CA) 15 has no effect on the DPS 8 M cache. On previous Multics processors this bit enabled selective cache clearing (see above).

All processors:
See Section 3 and Section 5 for description and use of the PTWAM.

Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline cams & Clear Associative Memory Segments & 532 (0) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic instruction format (see Figure 4-1). \\
\hline \multirow[t]{8}{*}{SUMMARY:} & DPS/L68 processors: \\
\hline & For \(\mathrm{i}=0,1, \ldots, 15\) \\
\hline & \(0 \rightarrow C(S D W A M(i) . F)\) \\
\hline & (i) -> C(SDWAM (i).USE) \\
\hline & DPS 8M processors: \\
\hline & If the associative memory is enabled \\
\hline & \(0->C(S D W A M . F)\) \\
\hline & C(SDWAM.LRU) is initialized for all PTWAM registers \\
\hline MODIFICATIONS: & All except du, dl; ci, sc, scr \\
\hline INDICATORS: & None affected \\
\hline
\end{tabular}

This page intentionally left blank.

DPS/L68 processors:
The full/empty bit of each SDWAM register is set to zero, and the usage counters (SDWAM.USE) are initialized to their pre-assigned values of 0 through 15. The remainder of C(SDWAM(i)) are unchanged.

The execution of this instruction enables the SDWAM if it is disabled and C(TPR.CA) \(16,17=10\).

The execution of this instruction disables the SDWAM if \(C(T P R \cdot C A) 16,17=01\).

The execution of this instruction sets the full/empty bits of all cache blocks to empty if C(TPR.CA) \(15=1\).

DPS 8M processors:
The full/empty bit of each SDWAM register is set to zero and the LRU counters are initialized. The remainder of the contents of the registers are unchanged. If the associative memory is disabled, \(F\) and LRU are unchanged.
\(C(T P R . C A) 16,17\) control disabling or enabling the associative memory. This may be done to either or both halves.
C(TPR.CA) 13,14 Selection
\begin{tabular}{ll}
00 & Both halves \\
01 & Lower half levels C \& D \\
10 & Upper half, levels A \& B \\
11 & Both halves
\end{tabular}

The selected portion of the associative memory is
\[
\begin{aligned}
& \text {-disabled if } C(T P R \cdot C A) 16,17=01 \\
& \text {-enabled if } C(T P R \cdot C A)_{16,17}=10
\end{aligned}
\]

If the associative memory is disabled, the execution of two instructions are required to first enable and then clear it.

C(TPR.CA) 15 has no effect on the DPS \(8 M\) cache. On previous Multics processors this bit enabled a full cache clear (see above).

\section*{All processors:}

See Section 3 and Section 5 for description and use of the SDWAM.

Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

Privileged = Configuration and Status

```
\begin{tabular}{|l|l|l|}
\hline rmom & Read Memory Controller Mask Register & 233 (0) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Basic instruction format (see Figure 4-1). \\
\hline SUMMARY: & \begin{tabular}{l}
For the selected system controller (see NOTES): \\
If the processor has a mask register assigned, then \(C(a s s i g n e d\) mask register) \(->C(A Q)\) \\
otherwise, \(00 . .0\)-> C(AQ)
\end{tabular} \\
\hline MODIFICATIONS: & All except du, dl, ci, sc, scr \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(A Q)=0\), then \(O N\); otherwise OFF \\
\hline Negative & If \(C(A Q)_{0}=1\), then \(O N\); otherwise OFF \\
\hline NOTES: & The contents of the mask register remain unchanged. \\
\hline & C(TPR.CA) 0,2 (C(TPR.CA) 1,2 for the DPS \(8 M\) processor) specify which proc'essor port (i'.e., which system controller) is used. \\
\hline & Attempted execution in normal or BAR modes causes an illegal procedure fault. \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline rscr & Read System Controller Register & 413 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: The final computed address, C(TPR.CA), is used to select a system controller and the function to be performed as follows:

Effective Address

Function
y0000x \(\quad C(s y s t e m\) controller mode register) \(->C(A Q)\)
y0001x C(system controller configuration switches) -> \(C(A Q)\)
```

    y0002x C(mask register assigned to port 0) -> C(AQ)
    y0012x C(mask register assigned to port 1) -> C(AQ)
    ```

\begin{tabular}{|l|l|l|}
\hline rsw & Read Switches & 231 (0) \\
\hline
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1)

SUMMARY: The final computed address, C(TPR.CA), is used to select certain processor switches whose settings are read into the A-register.
```

    The switches selected are as follows:
    Effective
    Address Function
    xxxxx0 C(data switches) -> C(A)
    xxxxx1 C(configuration switches for ports A, B, C, D)
        -> C(A)
            DPS/L68 processors:
    xxxxx2 00...0 -> C(A)0, 
        C(fault base switches) -> C(A)}6,1
        C(processor ID ( }\mp@subsup{}{}{\prime2}=\mp@subsup{\}{}{2}C(A)2
        C(processor number swittches) ->> C(A)}34,3
            DPS 8M processors:
            C(Port interface, Ports A-D) -> C(A)}0,
            01 -> C(A)4,5
            C(Fault base switches) -> C(A)}6,1
            1 -> C(A)
            0000 -> C(Â) 14,17
            111 -> C(A) 18,20
            00 -> C(A) 21,22
            1 -> C(A)}23\mathrm{ mrocessor mode sw) -> C(A)}2
                1 -> C(A)}2
                000-> C(A)}26,2
            C(Processor speed) -> C(A) 29,32
            C(Processor number switches), 32 C(A) 33,35
    xxxxx3 C(configuration switches for ports E, F, G, H)
                -> C(A) (DPS/L68 processors only)
    xxxxx4 00...0 -> C(A)0, 12
            C(port interlace and size switches) -> C(A) 13,28
            00...0 -> C(A)29,35
            (DPS/L68 processors only)
    where: x = any octal digit

```
\begin{tabular}{|c|c|}
\hline MODIFICATIONS: & All, but none affect instruction execution \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(A)=0\), then \(O N\); otherwise OFF \\
\hline Negative & If \(\mathrm{C}(\mathrm{A})_{0}=1\), then ON ; otherwise OFF \\
\hline NOTES: & See Section 3 for description and use of the switch data. \\
\hline & Attempted execution in normal or BAR modes causes an illegal procedure fault. \\
\hline & Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault. \\
\hline
\end{tabular}
```

Privileged = System Control

```
\begin{tabular}{|l|l|l|}
\hline cioc & Connect I/O Channel & 015 (0) \\
\hline
\end{tabular}
    FORMAT: Basic instruction format (see Figure 4-1).
    SUMMARY: The system controller addressed by \(Y\) (i.e., contains the word at \(Y\) ) sends a connect signal to the port specified by \(C(Y) 33,35^{\circ}\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or \(r p l\) instructions causes an illegal procedure fault.
```

    FORMAT: Basic instruction format (see Figure 4-1).
    ```
    SUMMARY: For the selected system controller:
    If the processor has a mask register assigned, then
        \(C(A Q)\)-> \(C(a s s i g n e d\) mask register)
    otherwise a store fault (not control) occurs.
    MODIFICATIONS: All except du, dl, ci, sc, scr
    INDICATORS: None affected
    NOTES: \(\quad C(T P R . C A)_{0,2}\left(C(T P R . C A) 1_{1,2}\right.\) on the DPS \(8 M\) processor) specify
    which processor port (i.e., which system controller) is
    used.
    Attempted execution in normal or BAR modes causes an illegal
    procedure fault.
    Attempted repetition with the rpl instruction causes an
    illegal procedure fault.

If the SCU is a 4 MW type SCU, the illegal action code 1000 (Not Control Port) is not used.

\begin{tabular}{|c|c|}
\hline y0052x &  \\
\hline y 0062 x &  \\
\hline y0072x &  \\
\hline y0003x & \begin{tabular}{l}
\(C(A Q) 0,15 \rightarrow C(\) interrupt cells 0-15) \\
\(C(A Q) 36,51 \rightarrow C(i n t e r r u p t ~ c e l l s ~ 16-31)\)
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{y} 0004 \mathrm{x} \\
& \text { or } \\
& \mathrm{y} 0005 \mathrm{x}
\end{aligned}
\] & \begin{tabular}{l}
\(C(A Q)\)-> (calendar clock) \\
(for 4MW SCU only)
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{y} 0006 \mathrm{x} \\
& \text { or } \\
& \mathrm{y} 0007 \mathrm{x}
\end{aligned}
\] & \(C(A Q)->C(s t o r e ~ u n i t ~ m o d e ~ r e g i s t e r) ~\) \\
\hline where: & \[
\begin{aligned}
y= & \text { value of } C(T P R . C A)_{0}{ }^{2} \quad\left(C(T P R \cdot C A)_{1}\right. \text { on } \\
& \text { the DPS } 8 M \text { processor }) \text { used to select } \\
& \text { the system controller }
\end{aligned}
\] \\
\hline & \(x=\) any octal digit \\
\hline
\end{tabular}

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: If the processor does not have a mask register assigned in the selected system controller a store fault (not control) occurs.

For computed addresses \(y 0006 x\) and \(y 0007 x\), store unit selection is done by the normal address decoding function of the system controller.

See Section 3 for description and use of the various registers.
Attempted execution on normal or BAR modes causes an illegal procedure fault.
```

PRIVILEGED - MISCELLANEOUS
Privileged - Miscellaneous

```

\begin{tabular}{|l|l|l} 
dis & Delay Until Interrupt Signal & 616 (0)
\end{tabular}

FORMAT: Basic instruction format (see Figure 4-1).

SUMMARY: No operation takes place, and the processor does not continue with the next instruction; it waits for a external interrupt signal.

MODIFICATIONS: All, but none affect instruction execution

INDICATORS: None affected

NOTES: Attempted execution in normal or BAR modes causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

\section*{EIS - Address Register Load}
\begin{tabular}{|l|l|l|}
\hline aarn \(\underline{n}\) & Alphanumeric Descriptor to Address Register \(\underline{n}\) & \(56 \underline{n}\) (1) \\
\hline
\end{tabular}

FORMAT: EIS single-word instruction format (see Figure 4-1).

SUMMARY: \(\quad\) For \(n=0,1, \ldots\) or 7 as determined by operation code
\[
C(Y)_{0,17} \rightarrow C(A R n \cdot W O R D N O)
\]

If \(C(Y)_{21,22}=00(\) TA code \(=0)\), then
C(Y) 18,19 -> C(ARn.CHAR) 0000 -> C(ARn.BITNO)

If \(C(Y)_{21,22}=01(T A\) code \(=1)\), then
( 6 * \(\mathrm{C}(\mathrm{Y})_{18,20}\) )/ \(9 \rightarrow \mathrm{C}(\mathrm{ARn} . \mathrm{CHAR})\)
( 6 * \(\left.\mathrm{C}(\mathrm{Y})_{18,20}\right)_{\bmod 9} \rightarrow \mathrm{C}(\mathrm{ARn}\). BITNO)
If \(C(Y)_{21,22}=10(T A\) code \(=2)\), then
\(C(Y)_{18,20 / 2} \rightarrow C(A R n . C H A R)\)
4 * \(\left(C(Y)_{18,20}\right)_{\bmod 2}+1 \rightarrow C(A R n . B I T N O)\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected.

NOTES: \(\quad \begin{aligned} & \text { An alphanumeric descriptor is fetched from } Y \text { and } C(Y) \\ & \text { (TA field) is examined to determine the data type }\end{aligned}\) (TA field
described.

If \(T A=0\) (9-bit data), then \(C(Y) 18,19\) goes to C(ARn.CHAR) and zeros fill C(ARn.BITNO).

If \(T A=1\) (6-bit data) or \(T A=2\) (4-bit data), C(Y) 18,20 is appropriately translated into an equivalent character and bit position that goes to C(ARn.CHAR) and C(ARn.BITNO).

If \(C(Y)_{21,22}=11(T A\) code \(=3)\) an illegal procedure fault occurs.

If \(C(Y)_{23}=1\) an illegal procedure fault occurs.
If \(C(Y) 21,22=00(T A\) code \(=0)\) and \(C(Y)_{20}=1\) an illegal
procedure fault occurs. procedure'fault occurs.

If \(C(Y)_{21} 22=01\) (TA code \(=1\) ) and \(C(Y)_{18,20}=110\) or 111 an illegal procedure fault occurs.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline \(\operatorname{lar} \underline{n}\) & Load Address Register \(\underline{n}\) & \(76 \underline{n}\) (1) \\
\hline
\end{tabular}

FORMAT: EIS single-word instruction format (see Figure 4-1).

SUMMARY: For \(n=0,1, \ldots\) or 7 as determined by operation code \(C(Y)_{0,23} \rightarrow C(A R n)\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline lareg & Load Address Registers & 463 (1) \\
\hline
\end{tabular}

FORMAT: EIS single-word instruction format (see Figure 4-1).

SUMMARY:
For \(\mathbf{i}=0,1, \ldots, 7\)
\[
C(\text { Y-block8+i })_{0,23} \rightarrow C(\text { ARi })
\]

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS: None affected

NOTES: Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline 1 pl & Load Pointers and Lengths & 467 (1) \\
FORMAT: & EIS single-word instruction format (see Figure 4-1). \\
SUMMARY: & \(C(Y-b l o c k 8) \rightarrow C(d e c i m a l\) unit data) \\
& \(4-178\) & AL 39
\end{tabular}

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS:

NOTES:

None affected

See Section 3 for description and use of decimal unit data.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline nar \(\underline{n}\) & Numeric Descriptor to Address Register \(\underline{n}\) & \(66 \underline{n}\) (1) \\
\hline
\end{tabular}

FORMAT:
EIS single-word instruction format (see Figure 4-1).

SUMMARY:
For \(n=0,1, \ldots\), or 7 as determined by operation code
\(C(Y)_{0,17} \rightarrow C(A R n . W O R D N O)\)
If \(C(Y)_{21}=0(T N\) code \(=0)\), then
\(C(Y)_{18,20-C(A R n . C H A R)}\)
0000 -> C(ARn.BITNO)
If \(C(Y)_{21}=1(T N\) code \(=1)\), then
\((C(Y) 18,20) / 2 \rightarrow C(A R n . C H A R)\)
\(4 *\left(C(Y)_{18,20}\right)_{\bmod 2}+1 \rightarrow C(A R n . B I T N O)\)

MODIFICATIONS: All except du, dl, ci, sc, scr

INDICATORS:

NOTES:

None affected

A numeric descriptor is fetched from \(Y\) and \(C(Y)_{21}\) (TN bit) is examined.

If \(T N=0\) (9-bit data), then \(C(Y) 18,19\) goes to \(C(A R n . C H A R)\) and zeros fill C(ARn.BITNO).

If \(T N=1\) (4-bit data), \(C(Y)_{18,20}\) is appropriately translated to an equivalent character and bit position that goes to \(C(A R n . C H A R)\) and \(C(A R n . B I T N O)\).

If \(C(Y)_{21}=0(T N\) code \(=0)\) and \(C(Y)_{20}=1\) an illegal procedure fault occurs.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline aran & \multicolumn{5}{|l|}{Address Register \(\underline{\mathrm{n}}\) to Alphanumeric Descriptor} & 54n (1) \\
\hline & AT : & \multicolumn{5}{|l|}{EIS single-word instruction format (see Figure 4-1).} \\
\hline \multicolumn{2}{|r|}{\multirow[t]{7}{*}{SUMMARY:}} & \multicolumn{5}{|l|}{For \(\mathrm{n}=0,1, \ldots\), or 7 as determined by operation code} \\
\hline & & \multicolumn{4}{|r|}{\(C(A R n . W O R D N O) \rightarrow C(Y)_{0,17}\)} & \\
\hline & & \multicolumn{5}{|c|}{If \(C(Y)_{21,22}=00(\) TA code \(=0)\), then} \\
\hline & & \multicolumn{4}{|r|}{\(\mathrm{C}(\mathrm{ARn} . \mathrm{CHAR}) \rightarrow \mathrm{C}(\mathrm{Y})_{18,19}\)} & \\
\hline & & \multicolumn{4}{|c|}{\(0 \rightarrow C(Y)_{20}\)} & \\
\hline & & \multicolumn{5}{|r|}{If \(C(Y)_{21,22}=01\) (TA code \(=1\) ), then} \\
\hline & & \multicolumn{5}{|c|}{If \(C(Y)_{21,22}=10(T A\) code \(=2)\), then} \\
\hline
\end{tabular}

MODIFICATIONS: All except du, dl, ci, sc, scr

\section*{INDICATORS: \\ None affected}

NOTES:
This instruction is the inverse of the aarn instruction.
The alphanumeric descriptor is fetched from \(Y\) and \(C(Y)_{21,22}\) (TA field) is examined to determine the data type described.

If \(T A=0\) (9-bit data), \(C(A R n . C H A R)\) goes to \(C(Y) 18,19 \cdot\)
If \(T A=1\) (6-bit data) or \(T A=2\) (4-bit data), \(C(A R n . C H A R)\) and C(ARn.BITNO) are translated to an equivalent character position that goes to \(C(Y) 18,20^{\circ}\)

If \(C(Y)_{21,22}=11(T A\) code \(=3)\) or \(C(Y)_{23}=1\) (unused bit), an illegal procedure fault occurs.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


EIS single-word instruction format (see Figure 4-1).
```

SUMMARY: For $n=0,1, \ldots$ or 7 as determined by operation code
$C(A R n . W O R D N O) \rightarrow C(Y)_{0,17}$
If $C(Y)_{21}=0(T N$ code $=0)$, then
$C(A R n . C H A R) \rightarrow C(Y)_{18}, 19$
$0 \rightarrow C(Y)_{20}$
If $C(Y)_{21}=1(T N$ code $=1)$, then
(9 * C(ARn.CHAR) + C(ARn.BITNO) - 1) / $4 \rightarrow C(Y)_{18,20}$
MODIFICATIONS: All except du, dl, ci, sc, scr
INDICATORS: None affected
NOTES: This instruction is the inverse of the narn instruction.
The numeric descriptor is fetched from $Y$ and $C(Y)_{21}$ (TN
bit) is examined.
If $T N=0(9-b i t$ data), then $C(A R n . C H A R)$ goes to $C(Y) 18,19 \cdot$
If $T N=1$ (4-bit data), then $C(A R n . C H A R)$ and $C(A R n . B I T N O)$
are translated to an equivalent character position that
goes to C(Y) $18,20^{-}$
Attempted repetition with the rpt, rpd, or rpl instructions
causes an illegal procedure fault.

```
\begin{tabular}{|c|c|c|c|}
\hline sarn & \multicolumn{2}{|l|}{Store Address Register \(\underline{n}\)} & \(74 \underline{n}\) (1) \\
\hline \multicolumn{2}{|c|}{FORMAT:} & \multicolumn{2}{|l|}{EIS single-word instruction format (see Figure 4-1).} \\
\hline \multicolumn{2}{|c|}{SUMMARY:} & \[
\begin{gathered}
\text { For } n=0,1, \\
C(A R n) \rightarrow \\
C(Y)_{24,35}
\end{gathered}
\] & ion code \\
\hline \multicolumn{2}{|r|}{MODIFICATIONS} & \multicolumn{2}{|l|}{All except du, dl, ci, sc, scr} \\
\hline \multicolumn{2}{|r|}{INDICATORS:} & None affected & \\
\hline \multicolumn{2}{|c|}{NOTES:} & \multicolumn{2}{|l|}{Attempted repetition with the rpt; rpd, or rpl instructio causes an illegal procedure fault.} \\
\hline
\end{tabular}

```

EIS = Address Register Special Arithmetic

```
\begin{tabular}{|l|l|l|}
\hline a4bd & Add 4-bit Displacement to Address Register & 502 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 1. EIS Address Register Special Arithmetic Instruction Format
\begin{tabular}{ll} 
ARn & Number of address register selected \\
ADDRESS & Literal word displacement value \\
OPCODE & Instruction operation code \\
I & Interrupt inhibit bit \\
A & Use address register contents flag \\
REG & Any register modification except du, di, ic \\
ALM Coding Format: For \(A=0, \quad\) a4bdx PRnioffset,modifier \\
& For \(A=1, \quad a 4 b d \quad\) PRnioffset,modifier
\end{tabular}

SUMMARY: If \(A=0\), then ADDRESS \(+C(R E G) / 4->C(A R n . W O R D N O)\) \(C(R E G)_{\bmod 4} \rightarrow C(A R n . C H A R)\) 4*C(REG) \({ }_{\text {mod } 2}+1 \rightarrow C(A R n . B I T N O)\)

If \(A=1\), then
\(C(A R n . W O R D N O)+A D D R E S S ~+(9 * C(A R n . C H A R)\)
+4 * \(\mathrm{C}(\) REG \()+\mathrm{C}(A R n . B I T N O)) / 36\)-> C(ARn.WORDNO)
\(((9\) * C(ARn. CHAR ) + \(4 * C(R E G)+\) \(\left.C(A R n . B I T N O))_{\bmod 36}\right) / 9 \rightarrow C(A R n . C H A R)\)
\(4 *(C(A R n . C H A R)+2 * C(R E G)+\) \(C(A R n\). BITNO \() / 4)_{\text {mod }}+1 \rightarrow C(A R n . B I T N O)\)

MODIFICATIONS: None except \(a u, q u, a l, q l, x \underline{n}\)

INDICATORS: None affected

NOTES: The steps described in SUMMARY define special 4-bit addition arithmetic for ADDRESS, C(REG), C(ARn.WORDNO), C(ARn.CHAR), and C(ARn.BITNO).
\(C(R E G)\) is always treated as a count of 4-bit characters.
The use of an address register is inherent; the value of bit 29 in the instruction word affects operand evaluation but not register selection.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


MODIFICATIONS: None except au, qu, al, ql, xn

INDICATORS: None Affected

NOTES: The steps described in SUMMARY define special 6-bit addition arithmetic for ADDRESS, C(REG), C(ARn.WORDNO), C(ARn.CHAR), and \(C(A R n . B I T N O)\).

C(REG) is always treated as a count of 6-bit characters.
The use of an address register is inherent; the value of bit 29 in the instruction word affects address preparation but not register selection.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

a9bd Add 9-bit Displacement to Address Register
FORMAT: EIS address register special arithmetic instruction
format (see Figure 4-12).
ALM Coding Format: For A = 0, a9bdx PRnioffset,modifier
For A = 1, a9bd PRnioffset,modifier
SUMMARY: If A}=0\mathrm{ , then
ADDRESS + C(REG)/4 -> C(ARn.WORDNO)
C(REG)}\operatorname{mod}4->C(ARn.CHAR
If A}=1, the
C(ARn.WORDNO) + ADDRESS +
(C(REG) + C(ARn.CHAR))/4 -> C(ARn.WORDNO)
(C(ARn.CHAR) + C(REG)) mod4 -> C(ARn.CHAR)
0000 -> C(ARn.BITNO)
MODIFICATIONS: None except au, qu, al, ql, xn
INDICATORS: None affected
NOTES: The steps described in SUMMARY define special 9-bit addition
arithmetic for ADDRESS, C(REG), C(ARn.WORDNO), and
C(ARn.CHAR).
C(REG) is always treated as a count of 9-bit bytes.
The use of an address register is inherent; the value of bit 29
in the instruction word affects operand evaluation but not
register selection.
Attempted repetition with the rpt, rpd, or rpl instructions
causes an illegal procedure fault.

| abd | Add Bit Displacement to Address Register | 503 (1) |
| :--- | :--- | :--- |

```
FORMAT: EIS address register special arithmetic instruction format (see Figure 4-12).
ALM Coding Format: For \(A=0\), abdx PRn|offset,modifier
For \(A=1\) abd PRnioffset,modifier

SUMMARY:
If \(A=0\), then
```

    ADDRESS + C(REG)/ 36 -> C(ARn.WORDNO)
    (C(REG)}\mp@subsup{\operatorname{mod}36}{6}{(1)}9->C(ARn.CHAR
    C(REG)
    If }A=1, the
C(ARn.WORDNO) + ADDRESS + (9 * C(ARn.CHAR) + 36 * C(REG)
+C(ARn.BITNO)) / 36 -> C(ARn.WORDNO)
((9 * C(ARn.CHAR) + 36 * C(REG) +
C(ARn.BITNO))
(9 * C(ARn.CHAR) + 36 * C(REG) +
C(ARn.BITNO))}\operatorname{mod}9->C(ARn.BITNO

```
    MODIFICATIONS: None except au, qu, al, ql, x́ㅡㄹ
    INDICATORS: None affected
    NOTES: The steps described in SUMMARY define special bit addition
        arithmetic for ADDRESS, C(REG), C(ARn.WORDNO), C(ARn.CHAR),
        and \(C\) (ARn.BITNO).
    \(C(R E G)\) is always treated as a bit count.

The use of an address register is inherent; the value of bit 29 in the instruction word affects operand evaluation but not register selection.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|c|c|c|}
\hline awd & Add Word Displacement to Address Register & 507 (1) \\
FORMAT: & \begin{tabular}{l} 
EIS address register special arithmetic instruction \\
format (see Figure 4-12).
\end{tabular}
\end{tabular}

ALM Coding Format: For \(A=0\), awdx PRnioffset,modifier For \(A=1\), awd PRnioffset,modifier

SUMMARY:
If \(A=0\), then
ADDRESS \(+C(\) REG \() \rightarrow C(A R n\). WORDNO \()\)
If \(A=1\), then
\(C(A R n . W O R D N O)+A D D R E S S+C(R E G)->C(A R n . W O R D N O)\)
00 -> C(ARn.CHAR)
0000 -> C(ARn.BITNO)

MODIFICATIONS: None except \(a u, q u, a l, q l, x \underline{n}\)

INDICATORS: None affected

NOTES: The use of an address register is inherent; the value of bit 29 in the instruction word affects operand evaluation but not register selection.
\(C(R E G)\) is always treated as a word count.
Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

s4bd Subtract 4-bit Displacement from Address Register
FORMAT: EIS address register special arithmetic instruction
format (see Figure 4-12).
ALM Coding Format: For A = 0, s4bdx PRn:offset,modifier
For A = 1, s4bd PRnloffset,aodifier
SUMMARY: If A}=0\mathrm{ , then
- (ADDRESS + C(REG) / 4) -> C(ARn.WORDNO)
- C(REG)mod4 -> C(ARn.CHAR)
- 4 * C(REG) mod2 + 1 -> C(ARn.BITNO)
If }\textrm{A}=1,\mathrm{ then
C(ARn.WORDNO) - ADDRESS + (9 * C(ARn.CHAR) - 4 * C(REG)
+ C(ARn.BITNO)) / 36 -> C(ARn.WORDNO)
((9 * C(ARn.CHAR) - 4 * C(REG) +
C(ARn.BITNO))
4 * (C(ARn.CHAR) - 2 * C(REG) +
C(ARn.BITNO)/4)mod2 + 1 -> C(ARn.BITNO)

```
MODIFICATIONS: None except \(a u, q u, a l, q l, x \underline{n}\)
INDICATORS: None affected
NOTES: The steps described in SUMMARY define special 4-bit
    subtraction arithmetic for ADDRESS, C(REG), C(ARn.WORDNO),
    \(C(A R n . C H A R)\), and C(ARn.BITNO).
    \(C(R E G)\) is always treated as a count of 4-bit characters.
    The use of an address register is inherent; the value of bit 29
    in the instruction word affects operand evaluation but not
    register selection.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

\begin{tabular}{|c|l|l|}
\hline s9bd & Subtract 9-bit Displacement from Address Register & 520 (1) \\
\hline
\end{tabular}

FORMAT: EIS address register special arithmetic instruction format (see Figure 4-12).

ALM Coding Format: For \(A=0, \quad s 9 b d x \quad\) PRnioffset,modifier

For \(A=1, \quad s 9 b d \quad\) PRnioffset,modifier
\[
\text { SUMMARY: } \quad \begin{aligned}
\text { If } & =0, \text { then } \\
& -(A D D R E S S+C(R E G) / 4) \rightarrow C(A R n . W O R D N O) \\
& -C(R E G)_{\text {mod }} 4 \rightarrow C(A R n . C H A R)
\end{aligned}
\]

If \(A=1\), then
C(ARn.WORDNO) - ADDRESS +
(C(ARn.CHAR) - C(REG)) / 4 -> C(ARn.WORDNO)
\((C(A R n . C H A R)-C(R E G))_{\text {mod } 4} \rightarrow C(A R n . C H A R)\)
0000 -> C(ARn.BITNO)

MODIFICATIONS: None except au, qu, al, qu, xn

INDICATORS: None affected

NOTES: The steps described in SUMMARY define special 9-bit subtraction arithmetic for ADDRESS, C(REG), C(ARn. WORDNO), and C(ARn.CHAR).

C(REG) is always treated as a count of 9-bit bytes.
The use of an address register is inherent: the value of bit 29 in the instruction word affects operand evaluation but not register selection.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

```

((9 * C(ARn.CHAR) - 36 * C(REG) +
C(ARn.BITNO))
(9 * C(ARn.CHAR) - 36 * C(REG) +
C(ARn.BITNO))

```
    MODIFICATIONS: None except au, qu, al, ql, x́ㅡ́
    INDICATORS: None affected
    NOTES: The steps described in SUMMARY define speciai bit subtraction
    arithmetic for ADDRESS, C(REG), C(ARn.WORDNO), C(ARn.CHAR),
    and C(ARn.BITNO).
    C(REG) is always treated as a bit count.

The use of an address register is inherent; the value of bit 29 in the instruction word affects operand evaluation but not register selection.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

FORMAT: EIS address register special arithmetic instruction format (see Figure 4-12).

ALM Coding Format: For \(A=0\), swdx PRnioffset,modifier
For \(A=1\), swd PRnioffset,modifier

SUMMARY: If \(A=0\), then
- (ADDRESS + C(REG)) -> C(ARn.WORDNO)

If \(A=1\), then
\(C(A R n . W O R D N O)-(A D D R E S S ~+C(R E G))->C(A R n . W O R D N O)\)
00 -> C(ARn.CHAR)
0000 -> C(ARn.BITNO)

MODIFICATIONS: None except \(a u, q u, a l, q l, x \underline{n}\)

INDICATORS: None Affected

NOTES: The use of an address register is inherent; the value of bit 29 in the instruction word affects operand evaluation but not register selection.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline cmpc & Compare Alphanumeric Character Strings & 106 (1) \\
\hline
\end{tabular}

\section*{FORMAT:}


Figure 4-13. Compare Alphanumeric Character Strings (cmpc) EIS Multiword Instruction Format

FILL Fill character for string extension
MF1 Modification field for operand descriptor 1
MF2 Modification field for operand descriptor 2
I
Interrupt inhibit bit
Y-charn 1
Address of left-hand string
CN \(1 \quad\) First character position of left-hand string
TA1 Data type of left-hand string
N1 Length of left-hand string
Y-charn2 Address of right-hand string
CN2 First character position of right-hand string
N2
Length of right-hand string

ALM Coding Format:
\begin{tabular}{|c|c|c|c|}
\hline cmpc & (MF1) , (MF2) [, fill (oc & xpression)] & \\
\hline descna & \(\mathrm{Y}-\mathrm{char} \underline{1} 1[(\mathrm{CN} 1)], \mathrm{N} 1\) & \(\underline{n}=4,6\), or & \(9(\) TA1 \(=2,1\), or 0\()\) \\
\hline descn̄a & \(\mathrm{Y}-\mathrm{ch} \operatorname{ar} \underline{\underline{n}} 2[(\mathrm{CN} 2)], \mathrm{N} 2\) & \(\underline{\underline{n}}=4,6\), or & 9 (TA2 is ignored) \\
\hline
\end{tabular}

SUMMARY: \(\quad\) For \(\mathbf{i}=1,2, \ldots\), minimum (N1,N2)
\[
C(Y-\operatorname{char} \underline{1} 1)_{i-1}:: C(Y-\operatorname{char} \underline{n} 2)_{i-1}
\]

If \(\mathrm{N} 1<\mathrm{N} 2\), then for \(\mathrm{i}=\mathrm{N} 1+1, \mathrm{~N} 1+2, \ldots, \mathrm{~N} 2\)
```

    C(FILL) :: C(Y-charn2) i-1
    If N1 > N2, then for i=N2+1, N2+2, ...,N1
C(Y-charn1 1)

```
MODIFICATIONS: None except au, qu, al, ql, x \(\underline{n}\) for MF1 and MF2
INDICATORS: (Indicators not listed are not affected)
Zero \(\quad \begin{aligned} & \text { If } C(Y-\operatorname{ch} \operatorname{arn} 1)_{i-1}=C(Y-\operatorname{charn} 2)_{i-1} \text { for all i, then } O N ; ~ \\ & \text { otherwise, } \overline{O F F}\end{aligned}\)
\(\operatorname{Carry} \quad\) If \(C(Y-\operatorname{charn} 1)_{i-1}<C(Y-\operatorname{charn} 2)_{i-1}\) for any \(i\), then \(O F F ;\)
otherwise \(O \bar{N}\)

NOTES:

\begin{tabular}{|l|l|l|}
\hline scd & Scan Characters Double & 120 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-14. Scan Characters Double (scd) EIS Multiword Instruction Format
\begin{tabular}{ll} 
MF1 & Modification field for operand descriptor 1 \\
MF2 & Modification field for operand descriptor 2 \\
I & Interrupt inhibit bit \\
Y-charn1 & Address of string \\
CN1 & First character position of string \\
TA1 & Data type of string \\
N1 & Length of string \\
Y-charn2 & Address of test character pair \\
CN2 & First character position of test character pair \\
Y3 & Address of compare count word \\
A & Indirect via pointer register flag for Y3 \\
REG & Register modifier for Y3
\end{tabular}

\section*{ALM Coding Format:}
\begin{tabular}{lll}
\(\operatorname{scd}\) & \((M F 1),(M F 2)\) \\
descna & \(Y-c h a r n 1[(C N 1)], N 1\) & \(\underline{n}=4,6\), or \(9(T A 1=2,1\), or 0\()\) \\
descna \\
arg & \(Y-c h a r \underline{n} 2[(C N 2)]\) & \(\underline{n}=4,6\), or \(9(T A 2\) is ignored)
\end{tabular}

SUMMARY:
\[
\begin{aligned}
& \text { For } i=1,2, \ldots, N 1-1 \\
& \qquad C(Y-\operatorname{char} \underline{n} 1)_{i-1, i}:=C(Y-\operatorname{char} \underline{n} 2)_{0,1}
\end{aligned}
\]

```

On instruction completion, if a match was found:
00...0 -> C(Y3)}0,1
i-1 -> C(Y3)12,35
If no match was found:
00...0 -> C(Y3) 0, 11
N1-1 -> C(Y3) 12,35

```
MODIFICATIONS: None except au, qu, al, ql, xn for MF1 and REG
    None except du, au, qu, al, q\(\overline{\mathrm{l}}, \mathrm{x} \underline{\mathrm{n}}\) for MF2
[ND[CATORS: (Indicators not listed are not affected)
Tally If the string length count is exhausted without a match,
runout or if \(\mathrm{N} 1=1\), then \(O N\); otherwise OFF

NOTES:
Both the string and the test character pair are treated as the data type given for the string, TA1. A data type given for the test character pair, TA2, is ignored.

Instruction execution proceeds until a character pair match is found or the string length count is exhausted.

If MFk.RL \(=1\), then Nk does not contain the operand length; insteād, it contains \(\bar{a}\) register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

If MF2. TD \(=0\) and MF2.REG \(=\) du, then the second word following the instruction word does not contain an operand descriptor for the test character pair; instead, it contains the test character pair as a direct upper operand in bits 0,17 .

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline scm & Scan with Mask & 124 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-15. Scan with Mask (scm) EIS Multiword Instruction Fornat
\begin{tabular}{ll} 
MF1 & Modification field for operand descriptor 1 \\
MF2 & Modification field for operand descriptor 2 \\
Y-charn 1 & Interrupt inhibit bit \\
CN1 & Address of string \\
TA1 & First character position of string \\
N1 & Data type of string \\
Y-charn2 & Lengthof string \\
CN2 & Address of test character \\
Y3 & First character position of test character \\
A & Address of conpare count word \\
REG & Indirect via pointer register flag for Y3
\end{tabular}

ALM Coding Format:


SUMMARY: For characters \(\mathrm{i}=1,2, \ldots, \mathrm{~N} 1\)
\[
\begin{aligned}
& \text { For bits } j=0,1, \ldots, 8 \\
& \quad C(Z)_{j}^{j}=\overline{C(M A S K)} \mathrm{j} \& \\
& \left.\quad\left((\mathrm{Y}-\mathrm{charn} 1)_{i-1}\right)_{j} \oplus\left(C(Y-c h a r \underline{n} 2)_{0}\right)_{j}\right) \\
& \text { If } C(Z)_{0,8}=00 \ldots 0, \text { then } \\
& 00 \ldots 0 \rightarrow C(Y 3)_{0,11} \\
& \quad i-1 \rightarrow C(Y 3)_{12,35} \\
& \text { otherwise, continue scan of } C(Y-c h a r \underline{1} 1)
\end{aligned}
\]

If a masked character match was not found, then
\[
00 \ldots 0 \Rightarrow C(Y 3)_{0,11}
\]
\[
N 1->C(Y 3)_{12,35}
\]

MODIFICATIONS: None except au, qu, al, ql, xn for MF1 and REG None except du, \(a u, q u, a l, q \bar{l}, x n\) for MF2

INDICATORS:
Tally runout

NOTES:
(Indicators not listed are not affected)
If the string length count exhausts, then \(O N\); otherwise, OFF

Both the string and the test character are treated as the data type given for the string, TA1. A data type given for the test character, TA2, is ignored.

1 bits in C(MASK) specify those bits of each character that will not take part in the masked comparison.

Instruction execution proceeds until a masked character match is found or the string length count is exhausted.

Masking and comparison is done on full 9-bit fields. If the given data type is not 9 -bit (TA1 \(\neq 0\) ), then characters from \(C(Y-c h a r n 1)\) and \(C(Y\)-charn2) are high-order zero filled. All 9 bits of \(C(M A S K)\) are used.

If MF1.RL \(=1\), then \(N 1\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

If MF2.ID \(=0\) and MF2. REG = du, then the second word following the instruction word does not contain an oper and descriptor for the test character; instead, it contains the test character as a direct upper operand in bits 0,8 .

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\(\square\)

FORMAT:
Same as Scan with Mask (scm) format (see Figure 4-15).

SUMMARY:
For characters i = 1, 2, ..., N1
```

        For bits j = 0, 1, ..., 8
    ```
\(C(Z)_{j}=\overline{C(M A S K)_{j}} \&\)
\(\left(\left(C(Y-c h a r \underline{n} 1)_{N} 1-i\right)_{j} \oplus\left(C(Y-c h a r \underline{n} 2)_{0}\right){ }_{j}\right)\) If \(\mathrm{C}(Z)_{0,8}=00 \ldots 0\), then
\(00 \ldots 0-1 C(Y 3)_{0,11}\)
i-1 \(\rightarrow\) C(Y3) 12, 35
otherwise, continue scan of C(Y-charn1)
If a masked character match was not found, then
00...0 \(\rightarrow C\left(Y_{3}\right)_{0,11}\)

N1 \(\rightarrow C(Y 3) 12,35\)
\(\begin{array}{ll}\text { MODIFICATIONS: } & \begin{array}{l}\text { None except au, qu, al, ql, xn for MF1 and REG } \\ \\ \text { None except du, au, qu, al, qI, xn for MF2 }\end{array} \\ \text { INDICATORS: } & \text { (Indicators not listed are not affected) } \\ \begin{array}{ll}\text { Tally } \\ \text { runout } & \text { If the string length count exhausts, then } O N ;\end{array}\end{array}\)

NOTES: Both the string and the test character are treated as the data type given for the string, TA1. A data type given for the test character, TA2, is ignored.

1 bits in C(MASK) specify those bits of each character that will not take part in the masked comparison.

Instruction execution proceeds until a masked character match is found or the string length count is exhausted.

Masking and comparison is done on full 9-bit fields. If the given data type is not 9-bit (TA1 \(\neq 0\) ), then characters from C(Y-charn1) and C(Y-charn2) are high-order zero filled. All 9 bits of C(MASK) are used.

If MF1.RL \(=1\), then \(N 1\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

If MF2.ID \(=0\) and MF2. REG \(=d u\), then the second word following the instruction word does not contain an operand descriptor
for the test character; instead, it contains the test character as a direct upper operand in bits 0,8 .

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline tet & Test Character and Translate & 164 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-16. Test Character and Translate (tct) EIS Multiword Instruction Format
\begin{tabular}{|c|c|}
\hline \[
\begin{aligned}
& \text { MF1 } \\
& \mathrm{I}
\end{aligned}
\] & Modification field for operand descriptor 1 Interrupt inhibit bit \\
\hline Y-charn 1 & Address of string \\
\hline CN1 & First character position of string \\
\hline TA1 & Data type of string \\
\hline N1 & Length of string \\
\hline Y-char92 & Address of character translation table \\
\hline Y3 & Address of result word \\
\hline A & Indirect via pointer register flag for Y2 and Y3 \\
\hline REG & Register modifier for Y2 and Y3 \\
\hline ALM Coding & \\
\hline \begin{tabular}{l}
tct \\
descna \\
arg \\
arg
\end{tabular} & \begin{tabular}{l}
(MF1) \\
\(Y-\operatorname{charn} 1[(C N 1)], N 1 \quad \underline{n}=4,6\), or \(9(T A 1=2,1\), or 0\()\) \\
Y -char \(\overline{9} 2[, \mathrm{tag}]\) \\
Y3[,tag]
\end{tabular} \\
\hline
\end{tabular}

SUMMARY:

\section*{MODIFICATIONS:}

For \(i=1,2, \ldots, N 1\)
\(m=C(Y-c h a r \underline{n} 1)_{i-1}\)
If \(C(Y-c h a r 92)_{m} \neq 00 \ldots 0\), then
\(C(Y-c h a r 92)_{m} \rightarrow C(Y 3)_{0,8}\) \(000->C(Y 3)_{9,11}\)
i-1 \(\rightarrow C(Y 3)_{12,35}\)
otherwise, continue scan of \(C(Y-c h a r \underline{1} 1)\)
If a non-zero table entry was not found, then
\(00 \ldots 0\) - \(C(Y 3)_{0,11}\)
N1 \(\rightarrow C(Y 3)_{12,35}\)

None except au, qu, al, ql, xn for MF1 and REG
(Indicators not listed are not affected)
Tally \begin{tabular}{l} 
If the string length count exhausts, then \(O N\) \\
runout \\
otherwise, \(O F F\)
\end{tabular}

NOTES:
If the data type of the string to be scanned is not 9-bit (TA1 \(\neq 0\) ), then characters from \(C(Y-c h a r \underline{1} 1)\) are high-order zero filled in forming the table index, m.

Instruction execution proceeds until a non-zero table entry is found or the string length count is exhausted.

If MF1.RL \(=1\), then \(N 1\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MF1.ID \(=1\), then the first word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

The character number of Y-char92 must be zero, i.e., Y-char92 must start on a word boundary.

If a non-zero table entry was not found, then
00...0 \(\rightarrow C(Y 3)_{0,11}\)

N1 \(\rightarrow \mathrm{C}(\mathrm{Y} 3)_{12,35}\)

\begin{tabular}{|l|l|l|}
\hline mlr & Move Alphanumeric Left to Right & 100 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-17. Move Alphanumeric Left to Right (mlr) EIS Multiword Instruction Format

FILL Fill character for string extension
T Truncation fault enable bit
MF1 Modification field for operand descriptor 1
MF2 Modification field for operand descriptor 2
Y-charn1 Address of sending string
CN 1
TA 1
First character position of sending string
Data type of sending string
N1 Length of sending string
Y-charn2 Address of receiving string
CN2
First character position of receiving string
TA2 Data type of receiving string
N2 Length of receiving string

ALM Coding Format:


SUMMARY:
\[
\begin{aligned}
& \text { For } i=1,2, \ldots, \text { minimum }(N 1, N 2) \\
& \quad C(Y-\operatorname{char} \underline{n} 1)_{i-1} \rightarrow C(Y-\operatorname{char} \underline{2} 2)_{i-1}
\end{aligned}
\]

If \(N 1<N 2\), then for \(i=N 1+1, N 1+2, \ldots, N 2\)
\(C(F I L L) \rightarrow C(Y-c h a r \underline{n} 2)_{i-1}\)

MODIFICATIONS: None except \(a u, q u, a l, q 1, x \underline{n}\) for \(M F 1\) and MF2

INDICATORS: (Indicators not listed are not affected)

Truncation If \(N 1>N 2\) then \(O N\); otherwise \(O F F\)

NOTES: If data types are dissimilar (TA1 \(\neq\) TA2), each character
is high-order truncated or zero filled, as appropriate, as it is moved. No character conversion takes place.

If N1 \(>\) N2, then (N1-N2) trailing characters of \(C(Y-c h a r n 1)\) are not moved and the truncation indicator is set ON.

If \(N 1<N 2\) and \(T A 2=2\) (4-bit data) or 1 (6-bit data), then FILL characters are high-order truncated as they are moved to \(C(Y-c h a r \underline{n} 2)\). No character conversion takes place.

If \(N 1<N 2, C(F I L L)_{0}=1\), TA1 \(=1\), and \(T A 2=2\), then \(C(Y-c h a r n 1)_{N 1-1}\) is examined for a GBCD overpunch sign. If a negative overpunch sign is found, then the minus sign character is placed in \(C(Y\)-charn2) \(22-1\); otherwise, a plus sign character is placed in \(C(Y-c h a r \underline{n} 2)_{N 2-1}\).

If MFk.RL \(=1\), then \(N k\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-c h a r n 1)\) and \(C(Y-c h a r n 2)\) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the operand descriptors so that sending string, \(C(Y-c h a r \underline{1} 1)\), data is not inadvertently destroyed.

The user of string replication or overlaying is warned that the decimal unit addresses the main memory in unaligned (not on modulo 8 boundary) units of Y-block8 words and that the overlayed string, \(C(Y-c h a r n 2)\), is not returned to main memory until the unit of \(Y-b \bar{l} o c k 8\) words is filled or the instruction completes.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline mrl & Move Alphanumeric Right to Left & 101 (1) \\
\hline
\end{tabular}

FORMAT: Same as Move Alphanumeric Left to Right (mlr) format (see Figure 4-17).

SUMMARY:
\[
\begin{aligned}
& \text { For } i=1,2, \ldots, \text { minimum }(N 1, N 2) \\
& \quad C(Y-c h a r \underline{n} 1)_{N} 1-i \rightarrow C(Y-\text { charn2 } 2)_{N} 2-i \\
& \text { If } N 1<N 2, \text { then for } i=N 1+1, N 2+1, \ldots, N 2 \\
& \quad C(F I L L) \rightarrow C(Y-c h a r n 2) N 2-i
\end{aligned}
\]

MODIFICATIONS: None except au, qu, al, ql, x \(\underline{n}\) for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)

Truncation If \(\mathrm{N} 1>\mathrm{N} 2\) then ON ; otherwise OFF

NOTES: If data types are dissimilar (TA1 \(\neq\) TA2), each character is high-order truncated or zero filled, as appropriate, as it is moved. No character conversion takes place.

If \(N 1>N 2\), then ( \(N 1-N 2\) ) leading characters of \(C(Y-c h a r \underline{n} 1)\) are not moved and the truncation indicator is set \(O N\).

If \(N 1<N 2\) and \(T A 2=2\) (4-bit data) or 1 (6-bit data), then FILL characters are high-order truncated as they are moved to C(Y-charn2). No character conversion takes place.

If MFk.RL \(=1\), then Nk does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-c h a r \underline{1} 1)\) and \(C(Y-c h a r n 2)\) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the operand descriptors so that sending string, \(C(Y-c h a r \underline{1} 1)\), data is not inadvertently destroyed.

The user of string replication or overlaying is warned that the decimal unit addresses the main memory in unaligned (not on modulo 8 boundary) units of Y-block8 words and that the overlayed string, \(C(Y-c h a r n 2)\), is not returned to main memory until the unit of \(Y\)-block8 words is filled or the instruction completes.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


FORMAT:


Figure 4-18. Move Alphanumeric Edited (mve) EIS Multiword Instruction Format

MF1 Modification field for operand descriptor 1
MF2 Modification field for operand descriptor 2
MF3 Modification field for operand descriptor 3
I
Interrupt inhibit bit
Address of sending string
CN 1
First character position of sending string
TA1 Data type of sending string
N1 Length of sending string
Y-char 92
CN2

N2
Y-charn 3
CN 3
Address of MOP control string
First character position of MOP control string
Length of MOP control string
Address of receiving string
First character position of receiving string

Length of receiving string

ALM Coding Format:
```

mve
descna
desc}\overline{9
descna

```

SUMMARY:

MODIFICATIONS:

INDICATORS:

NOTES:
(MF1), (MF2), (MF3)
\(\mathrm{Y}-\mathrm{char} 1[(\mathrm{CN} 1)], \mathrm{N} 1 \quad \underline{\mathrm{n}}=4,6\), or \(9(\mathrm{TA} 1=2,1\), or 0\()\)
Y-char \(92[(\mathrm{CN} 2)], \mathrm{N} 2\)
Y-charn3[(CN3)],N3
\[
\begin{aligned}
& \underline{n}=4,6, \text { or } 9(\text { TA1 }=2,1, \text { or } 0) \\
& \mathrm{n}=4,6, \text { or } 9(\text { TA3 }=2,1, \text { or } 0)
\end{aligned}
\]
\(C(Y-c h a r \underline{n} 1) \rightarrow C(Y-c h a r \underline{n} 3)\) under \(C(Y\) char 92\()\) MOP control
See "Micro Operations for Edit Instructions" later in this section for details of editing under MOP control.

None except au, qu, al, ql, xn for MF1, MF2, and MF3

None affected

If data types are dissimilar (TA1 \(\notin\) TA3), each character of \(C(Y-c h a r n 1)\) is high-order truncated or zero filled, as appropriate, as it is moved. No character conversion takes place.

If the data type of the receiving string is not 9-bit (TA3 \(\neq 0)\), then insertion characters are high-order truncated as they are inserted.

The maximum string length is 63. The count fields \(N 1, N 2\), and N3 are treated as modulo 64 numbers.

The instruction completes normally only if \(N 3\) is the first tally to exhaust: otherwise, an illegal procedure fault occurs.

If MFk.RL = 1, then \(N k\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the \(k t h\) word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

C(Y-charn1) and C(Y-charn3) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the operand descriptors so that sending string, \(C(Y-c h a r \underline{1} 1)\), data is not inadvertently destroyed.

The user of string replication or overlaying is warned that the decimal unit addresses the main memory in unaligned (not on modulo 8 boundary) units of Y-block8 words and that the overlayed string, C(Y-charn3), is not returned to main memory until the unit of Y-block8 words is filled or the instruction completes.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline mvt & Move Alphanumeric with Translation & 160 (1) \\
\hline
\end{tabular}

\section*{FORMAT:}


Figure 4-1. Move Alphanumeric with Translation (mvt) EIS Multiword Instruction Format

FILL Fill character for string extension

T
MF 1
MF2
Y-charn 1
CN 1
TA 1
N 1
Y-charn2
CN2
TA2
N2
Y-char 93
A

Truncation fault enable bit
Modification field for operand descriptor 1
Modification field for operand descriptor 2
Address of sending string
First character position of sending string
Data type of sending string
Length of sending string
Address of receiving string
First character position of receiving string
Data type of receiving string
Length of receiving string
Address of character translation table
Indirect via pointer register flag for Y-char93

\section*{ALM Coding Format:}

> mvt
> descna descna \(\arg\)
(MF1), (MF2)[,fill(octalexpression)][,enablefault]
Y-charn1[(CN1)],N1 \(\underline{n}=4,6\), or \(9(\) TA1 \(=2,1\), or 0\()\)
\(Y-\operatorname{char} \bar{n} 2[(C N 2)], N 2 \quad \bar{n}=4,6\), or \(9(T A 2=2,1\), or 0\()\)
Y-char \(\overline{9} 3[, t a g]\)

SUMMARY:
For \(i=1,2, \ldots\), minimum ( \(\mathrm{N} 1, \mathrm{~N} 2\) )
\(m=C(Y-c h a r \underline{n} 1)_{i-1}\)
\(C(Y-\operatorname{char} 93)_{m} \rightarrow C(Y-\operatorname{charn} 2)_{i-1}\)
If \(N 1<N 2\), then for \(i=N 1+1, N 1+2, \ldots, N 2\)
\(m=C(F I L L)\)
\(C(Y-\operatorname{ch} \operatorname{ar} 93)_{m} \rightarrow C(Y-\operatorname{char} \underline{n} 2)_{i-1}\)

MODIFICATIONS: None except au, qu, al, ql, xn for MF1, MF2, and REG

INDICATORS: (Indicators not listed are not affected)

Truncation If \(N 1>N 2\) then \(O N\); otherwise \(O F F\)

NOTES:
If the data type of the receiving field is not 9-bit (TA2 \(\neq 0\) ), then characters from \(C(Y-c h a r 93)\) are high-order truncated, as appropriate, as they are moved.

If the data type of the sending field is not 9-bit (TA1 \(\neq\) 0 ), then characters from \(C(Y-c h a r \underline{1} 1)\) are high-order zero filled when forming the table index.

If \(N 1>N 2\), then (N1-N2) trailing characters of \(C(Y-c h a r \underline{1} 1)\) are not moved and the truncation indicator is set ON.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If \(M F k . I D=1\), then the \(k\) th word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-\operatorname{char} \underline{n} 1)\) and \(C(Y-c h a r \underline{n} 2)\) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the operand descriptors so that sending string, \(C(Y-c h a r \underline{n} 1)\), data is not inadvertently destroyed.

The user of string replication or overlaying is warned that the decimal unit addresses the main memory in unaligned (not on modulo 8 boundary) units of Y-block8 words and that the overlayed string, \(C(Y-c h a r \underline{2} 2)\), is not
returned to main memory until the unit of Y-block8 words is filled or the instruction completes.
If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.
Attempted execution with the xed instruction causes an illegal procedure fault.
Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline cmpn & Compare Numeric & 303 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-20. Compare Numeric (cmpn) EIS Multiword Instruction Format
\begin{tabular}{|c|c|c|}
\hline - & MF 1 & Modification field for operand descriptor 1 \\
\hline & MF 2 & Modification field for operand descriptor 2 \\
\hline & I & Interrupt inhibit bit \\
\hline & Y-charn 1 & Address of left-hand number \\
\hline & CN 1 & First character position of left-hand number \\
\hline a & TN 1 & Data type of left-hand number \\
\hline & S 1 & Sign and decimal type of left-hand number \\
\hline & SF1 & Scaling factor of left-hand number \\
\hline & N1 & Length of left-hand number \\
\hline & \(\mathrm{Y}-\mathrm{char} \underline{\mathrm{n}} 2\) & Address of right-hand number \\
\hline & CN2 & First character position of right-hand number \\
\hline b & TN2 & Data type of right-hand number \\
\hline & S 2 & Sign and decimal type of right-hand number \\
\hline & SF2 & Scaling factor of right-hand number \\
\hline & N2 & Length of right-hand string \\
\hline \multicolumn{3}{|c|}{ALM Coding Format:} \\
\hline
\end{tabular}
```

cmpn
descn[fl,ls,ns,ts]
(MF1),(MF2)
Y-charn1[(CN1)],N1,SF
Y-char\overline{n}2[(CN2)],N2,SF2
n}=\mp@code{n}=4\mathrm{ or }

```
SUMMARY:
\(C(Y-c h a r \underline{n} 1):(Y(Y-c h a r \underline{n} 2)\) as numeric values
MODIFICATIONS: None except au, qu, al, ql, xn for MF1 and MF2
INDICATORS: (Indicators not listed are not affected)
Zero If \(C(Y-c h a r \underline{n} 1)=C(Y-c h a r \underline{n} 2)\), then \(O N\); otherwise OFF
Negative If \(\mathrm{C}(\mathrm{Y}-\mathrm{char} \underline{n} 1) \mathrm{C}(\mathrm{Y}-\mathrm{charn} 2)\), then ON ; otherwise OFF
Carry
If \(|C(Y-c h a r \underline{n} 1)|>|C(Y-c h a r \underline{n} 2)|\), then \(O F F\), otherwise \(O N\)
NOTES: Comparison is made on 4-bit numeric values contained in
each character of \(C(Y-c h a r n k)\). If either given data type
is 9-bit (TNk \(=0\) ), characters from C(Y-char9k) are
high-order truncated to 4 bits before comparison.
Sign characters are located according to information in
CNk, Sk, and Nk and interpreted as 4-bit fields; 9-bit
sign characters are high-order truncated before
interpretation. The sign character \(15_{8}\) is interpreted as
a minus sign; all other legal sign characters are
interpreted as plus signs.
The position of the decimal point in \(C(Y-c h a r n k)\) is
determined from information in CNk, \(S \underline{k}, S F \underline{k}\), and \(N \underline{k}\).
Comparison begins at the decimal position corresponding to
the first digit of the operand with the larger number of
integer digits and ends with the last digit of the operand
with the larger number of fraction digits.
Four-bit numeric zeros are used to represent digits to the
left of the first given digit of the operand with the
smaller number of integer digits.

Four-bit numeric zeros are used to represent digits to the right of the last given digit of the operand with the smaller number of fraction digits.

Instruction execution proceeds until an inequality is found or the larger string length count is exhausted.

If MFk.RL \(=1\), then \(N k\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

Detection of a character outside the range \([0,11]_{8}\) in a digit position or a character outside the range [12,17]8 in a sign position causes an illegal procedure fault.
```

Attempted execution with the xed instruction causes an
illegal procedure fault.
Attempted repetition with the rpt, rpd, or rpl
instructions causes an illegal procedure fault.

```
\begin{tabular}{|l|l|l|}
\hline mvn & Move Numeric & 300 (1) \\
\hline
\end{tabular}

FORMAT :


Figure 4-21. Move Numeric (mvn) EIS Multiword Instruction Format


ALM Coding Format:


SUMMARY
\(C(Y-c h a r \underline{n} 1)\) converted and/or rescaled \(->C(Y-c h a r \underline{n} 2)\)

MODIFICATIONS: None except au, qu, al, ql, \(\underline{n} \underline{n}\) for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)
\begin{tabular}{ll} 
Zero & If \(C(Y-c h a r \underline{n} 2)=\) decimal 0, then \(O N ;\) otherwise \(O F F\) \\
Negative & If a minus sign character is moved to \(C(Y-c h a r \underline{n} 2)\), then \\
& \(O N ;\) otherwise OFF
\end{tabular}

Truncation If low-order digit truncation occurs without rounding, then ON; otherwise OFF

Overflow If fixed-point integer overflow occurs, then \(O N\); otherwise unchanged. (see NOTES)

Exponent If exponent of floating-point result exceeds +127 , then overflow \(O N\); otherwise unchanged.

Exponent If exponent of floating-point result is less than \(\mathbf{- 1 2 8}\), underflow then \(O N\); otherwise unchanged.

NOTES: If data types are dissimilar (TN1 \(\neq\) TN2), each character is high-order truncated or filled, as appropriate, as it is moved. The fill data used is "00011"b for digit characters and "00010"b for sign characters.

If TN2 and \(S 2\) specify a 4 -bit signed number and \(P=1\), then a legal plus sign character in C(Y-charn1) is converted to 138 as it is moved.

If \(N 2\) is not large enough to hold the integer part of \(C(Y-c h a r \underline{1} 1)\) as rescaled by \(S F 2\), an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.

If \(N 2\) is not large enough to hold all the given digits of \(C(Y-c h a r n 1)\) as rescaled by \(S F 2\) and \(R=0\), then \(a\) truncation condition exists; data movement stops when C(Y-charn2) is filled and the truncation indicator is set ON. If \({ }^{-}\)R \(=1\), then the last digit moved is rounded according to the absolute value of the remaining digits of C(Y-charn1) and the instruction completes normally.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.
If \(M F \underline{k} . I D=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-c h a r n 1)\) and \(C(Y-c h a r n 2)\) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the operand descriptors so that sending string, \(C(Y-c h a r \underline{1} 1)\), data is not inadvertently destroyed. Difficulties may be encountered because of scaling factors and the special treatment of sign characters and floating-point exponents.
The user of string replication or overlaying is warned that the decimal unit addresses the main memory in unaligned (not on modulo 8 boundary) units of Y-block8 words and that the overlayed string, \(C(Y-c h a r n 2)\), is not returned to main memory until the unit of Y-block8 words is filled or the instruction completes.
If \(T=1\) and the truncation indicator is set \(0 N\) by execution of the instruction, then a truncation (overflow) fault occurs.
Detection of a character outside the range \([0,11]_{8}\) in a digit position or a character outside the range [12,17]8 in a sign position causes an illegal procedure fault.
Attempted execution with the xed instruction causes an illegal procedure fault.
Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

FORMAT :


Figure 4-22. Move Numeric Edited (mvne) EIS Multiword Instruction Format

\[
4-216
\]
\begin{tabular}{lll} 
mvne & \((M F 1),(M F 2),(M F 3)\) & \\
descn\([f l, 1 s, n s, t s]\) & \(Y-\operatorname{charn} 1[(C N 1)], N 1\) & \(\underline{n}=4\) or 9 \\
desc9a & Y-char92[(CN2)],N2 & \(\underline{n}=4 ; 6\), or 9
\end{tabular}

SUMMARY: \(\quad C(Y-c h a r \underline{n} 1) \rightarrow C(Y-c h a r \underline{n} 3)\) under \(C\left(Y \_c h a r 92\right)\) MOP control
See "Micro Operations for Edit Instructions" later in this section for details of editing under MOP control.

MODIFICATIONS: None except au, qu, al, ql, xn for MF1, MF2, and MF3

INDICATORS: None affected

NOTES: If data types are dissimilar (TA1 \(\neq\) TA3), each character of \(C(Y-c h a r n 1)\) is high-order truncated or zero filled, as appropriate, as it is moved. No character conversion takes place.

If the data type of the receiving string is not 9-bit (TA3 \(\notin 0)\), then insertion characters are high-order truncated as they are inserted.

The maximum string length is 63. The count fields N1, N2, and N3 are treated as modulo 64 numbers.

The instruction completes normally only if \(N 3\) is the first tally to exhaust: otherwise, an illegal procedure fault occurs.

If MFk.RL \(=1\), then \(N k\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If \(M F k . I D=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

C(Y-charn1) and C(Y-charn3) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the operand descriptors so that sending string, \(C(Y-c h a r \underline{1} 1)\), data is not inadvertently destroyed.

The user of string replication or overlaying is warned that the decimal unit addresses the main memory in unaligned (not on modulo 8 boundary) units of Y-block8 words and that the overlayed string, \(C(Y-c h a r n 3)\), is not returned to main memory until the unit of \(Y\)-block8 words is filled or the instruction completes.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|c|l|l|}
\hline csl & Combine Bit Strings Left & 060 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-23. Combine Bit Strings Left (csl) EIS Multiword Instruction Format


SUMMARY:
For \(\mathbf{i}=\) bits 1, 2, ..., minimum (N1,N2)
\[
m=C(Y-b i t 1)_{i-1} \mid i C(Y-b i t 2)_{i-1} \quad(a \quad 2-b i t \text { number })
\]
\[
C(\text { BOLR })_{m} \rightarrow C(Y-b i t 2)_{i-1}
\]

If \(\mathrm{N} 1<\mathrm{N} 2\), then for \(\mathrm{i}=\mathrm{N} 1+1, \mathrm{~N} 1+2, \ldots, \mathrm{~N} 2\)
\[
\begin{aligned}
& m=C(F) \quad \text { i: } C(Y-b i t 2)_{i-1} \quad \text { (a 2-bit number) } \\
& C(B O L R)_{m} \rightarrow C(Y-b i t 2)_{i-1}
\end{aligned}
\]

MODIFICATIONS: None except \(a u, q u, a l, q 1, x \underline{n}\) for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)

Zero If \(C(Y-b i t 2)=00 . .0\), then \(O N\); otherwise \(O F F\)
Truncation If N1 \(>\mathrm{N} 2\), then ON ; otherwise OFF

NOTES:
If \(N 1>N 2\), the low order (N1-N2) bits of C(Y-bit1) are not processed and the truncation indicator is set \(O N\).

The bit pattern in C(BOLR) defines the Boolean operation to be performed. Any of the sixteen possible Boolean operations may be used. Some common Boolean operations and their BOLR fields are shown below.
\begin{tabular}{ll} 
Operation & C(BOLR) \\
MOVE & 0011 \\
AND & 0001 \\
OR & 0111 \\
NAND & 1110 \\
EXCLUSIVE OR & 0110 \\
Clear & 0000 \\
Invert & 1100
\end{tabular}

If MFk.RL \(=1\), then \(N k\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-b i t 1)\) and \(C(Y-b i t 2)\) may be overlapping strings; no check is made. This feature is useful for replication of substrings within a larger string, but care must be exercised in the construction of the operand descriptors so that sending string, C(Y-bit1), data is not inadvertently destroyed.

The user of string replication or overlaying is warned that the decimal unit addresses the main memory in unaligned (not on modulo 8 boundary) units of \(Y\)-block8 words and that the overlayed string, \(C(Y-b i t 2)\), is not returned to main memory until the unit of Y-block8 words is filled or the instruction completes.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\(\operatorname{csr}\)
Combine Bit Strings Right

FORMAT:
Same as Combine Bit Strings Left (csl) (see Figure 4-23).

SUMMARY:
For \(\mathbf{i}=\) bits \(1,2, \ldots\), minimum ( \(\mathrm{N} 1, \mathrm{~N} 2\) )
\(m=C(Y-b i t 1)_{N 1-i}| | C(Y-b i t 2) N 2-i \quad(a \quad 2-b i t\) number)
\(C(B O L R)_{m} \rightarrow C(Y-b i t 2)_{N 2-i}\)
If \(\mathrm{N} 1<\mathrm{N} 2\), then for \(\mathrm{i}=\mathrm{N} 1+1, \mathrm{~N} 1+2, \ldots, \mathrm{~N} 2\)
\[
\begin{aligned}
& m=C(F) \quad \text { ii } C(Y-b i t 2)_{N 2-i} \quad \text { (a 2-bit number) } \\
& C(\text { BOLR })_{m} \rightarrow C(Y-b i t 2)_{N 2-i}
\end{aligned}
\]

MODIFICATIONS: None except au, qu, al, ql, \(x \underline{n}\) for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)

Zero If \(C(Y-b i t 2)=00 \ldots 0\), then \(O N\); otherwise \(0 F F\)
Truncation If \(N 1>N 2\), then \(O N\); otherwise OFF

NOTES: If N1 > N2, the high order (N1-N2) bits of C(Y-bit1) are not processed and the truncation indicator is set \(O N\).

The bit pattern in \(C(B O L R)\) defines the Boolean operation to be performed. Any of the sixteen possible Boolean operations may be used. See NOTES under the Combine Bit Strings Left (csl) instruction for examples of BOLR.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.
```

If MFk.ID = 1, then the kth word following the instruction
word does not contain an operand descriptor; instead, it
contains an indirect pointer to the operand descriptor.
C(Y-bit1) and C(Y-bit2) may be overlapping strings; no
check is made. This feature is useful for replication of
substrings within a larger string, but care must be
exercised in the construction of the operand descriptors
so that sending string, C(Y-bit1), data is not
inadvertently destroyed.
The user of string replication or overlaying is warned
that the decimal unit addresses the main memory in
unaligned (not on modulo 8 boundary) units of Y-block8
words and that the overlayed string, C(Y-bit2), is not
returned to main memory until the unit of Y-block8 words
is filled or the instruction completes.
If T = 1 and the truncation indicator is set ON by
execution of the instruction, then a truncation (overflow)
fault occurs.
Attempted execution with the xed instruction causes an
illegal procedure fault.
Attempted repetition with the rpt, rpd, or rpl
instructions causes an illegal procedure fault.

```
\begin{tabular}{|l|l|l|}
\hline cmpb & Compare Bit Strings & 066 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-24. Compare Bit Strings (cmpb) EIS Multiword Instruction Format
\begin{tabular}{ll} 
F & Fill bit for string extension \\
T & Truncation fault enable bit \\
MF1 & Modification field for operand descriptor 1 \\
MF2 & Modification field for operand descriptor 2 \\
Y-bit1 & Interrupt inhibit bit \\
C1 & Address of left-hand string \\
B1 & First character position of left-hand string \\
N1 & First bit position of left-hand string \\
Y-bit2 & Length of left-hand string \\
C2 & Address of right-hand string \\
B2 & First character position of right-hand string \\
N2 & First bit position of right-hand string
\end{tabular}

ALM Coding Format:
\begin{tabular}{ll} 
cmpb & (MF1), (MF2)[,enablefault][,fill(0:1)] \\
descb & Y-biti[(BITNO1)],N1 \\
descb & Y-bit2[(BITNO2) \(], N 2\)
\end{tabular}

SUMMARY: For \(i=1,2, \ldots\), minimum ( \(\mathrm{N} 1, \mathrm{~N} 2\) )
```

    C(Y-bit1) (i-1 :: C(Y-bit2) i-1
    If N1< N2, then for i = N1+1, N1+2, ..., N2
C(FILL) :: C(Y-bit2) i-1
If N1 > N2, then for i = N2+1, N2+2, ..., N1
C(Y-bit1) i-1 : : C(FILL)

```

MODIFICATIONS: None except \(a u, q u, a l, q 1, x \underline{n}\) for \(M F 1\) and \(M F 2\)

INDICATORS: (Indicators not listed are not affected)
\begin{tabular}{ll} 
Zero & \begin{tabular}{l} 
If \(C(Y-b i t 1)_{i}\) \\
otherwise, OFF
\end{tabular} \\
Carry & \begin{tabular}{l} 
If \(C(Y-b i t 2)_{i}\) for all \(i\), then \(O N ;\) \\
otherwise \(O N\)
\end{tabular}\(\quad<C(Y-b i t 2)_{i}\) for any \(i\), then \(O F F ;\)
\end{tabular}

NOTES:
Instruction execution proceeds until an inequality is found or the larger string length count is exhausted.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

sztl Set Zero and Truncation Indicators with Bit Strings Left 064 (1)

```

FORMAT: Same as Combine Bit Strings Left (csl) (see Figure 4-23).

SUMMARY: For \(i=\) bits \(1,2, \ldots\), minimum (N1,N2)
\(m=C(Y-b i t 1)_{i-1}\) i| \(^{m}(Y-b i t 2)_{i-1} \quad\) (a 2-bit number)
If \(C(B O L R)_{m} \neq 0\), then terminate
If \(\mathrm{N} 1<\mathrm{N} 2\), then for \(\mathrm{i}=\mathrm{N} 1+1, \mathrm{~N} 1+2, \ldots, \mathrm{~N} 2\)
\(m=C(F) \quad i \mid C(Y-b i t 2)_{i-1} \quad(a \quad 2-b i t\) number)
If \(C(B O L R)_{m} \neq 0\), then terminate

MODIFICATIONS: None except au, qu, al, ql, xn for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)

Zero If \(C(B O L R)_{m}=0\) for all i, then \(O N\) otherwise OFF
Truncation If \(N 1>N 2\), then \(O N\); otherwise OFF

NOTES: If \(N 1>N 2\), the low order (N1-N2) bits of \(C(Y-b i t 1)\) are not processed and the truncation indicator is set ON.

The execution of this instruction is identical to the Combine Bit Strings Left (csl) instruction except that \(C(B O L R)_{m}\) is not placed into \(C(Y-b i t 2)_{i-1}\).

The bit pattern in C(BOLR) defines the Boolean operation to be performed. Any of the sixteen possible Boolean operations may be used. See NOTES under the Combine Bit Strings Left (csl) instruction for examples of BOLR.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|l|}
\hline sztr & Set Zero and Truncation Indicators with Bit Strings Right & 065 (1) \\
\hline
\end{tabular}

FORMAT: Same as Combine Bit Strings Left (csl) (see Figure 4-23).

SUMMARY:
For \(i=\) bits 1, 2, \(\ldots\), minimum ( \(\mathrm{N} 1, \mathrm{~N} 2\) )
\[
\begin{aligned}
& m=C(Y-b i t 1)_{N 1-i} \text { i| } C(Y-b i t 2)_{N 2-i} \text { (a 2-bit number) } \\
& \text { If } C(B O L R)_{m} \neq 0, \text { then terminate } \\
& \text { If } N 1<N 2, \text { then for } i=N 1+1, N 1+2, \ldots, N 2 \\
& m=C(F) \quad \mid C(Y-b i t 2)_{N 2-i} \quad \text { (a } 2-b i t \text { number) } \\
& \text { If } C(B O L R)_{m} \neq 0, \text { then terminate }
\end{aligned}
\]

MODIFICATIONS:

INDICATORS: (Indicators not listed are not affected)
```

Zero If C(BOLR)m=0 for all i, then ON; otherwise OFF
Truncation If N1 > N2, then ON; otherwise OFF

```

NOTES:
If N 1 > N 2 , the low order (N1-N2) bits of C(Y-bit1) are not processed and the truncation indicator is set \(O N\).

The execution of this instruction is identical to the Combine Bit Strings Right (csr) instruction except that \(C(B O L R)_{m}\) is not placed into \(C(Y-b i t 2) N 2-i \cdot\)

The bit pattern in \(C(B O L R)\) defines the Boolean operation to be performed. Any of the sixteen possible Boolean operations may be used. See NOTES under the Combine Bit Strings Left (csl) instruction for examples of BOLR.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

EIS - BIT STRING SET INDICATORS

```
\(\underline{E I S}=\) Data Conversion
\begin{tabular}{|l|l|l|}
\hline btd & Binary to Decimal Convert & 301 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-25. Binary to Decimal Convert (BTD) EIS Multiword Instruction Format
\begin{tabular}{ll} 
Rey & 4-bit data sign character control \\
MF1 & Modification field for operand descriptor 1 \\
MF2 & Modification field for operand descriptor 2 \\
Y-char91 & Interrupt inhibit bit \\
CN1 & Address of binary number \\
N1 & First byte position of binary number \\
Y-charn2 & Length of binary number in 9-bit bytes \\
CN2 & Address of decimal number \\
TN2 & First character position of decimal number \\
S2 & Data type of decimal number \\
N2 & Sign and decimal type of decimal number
\end{tabular}

ALM Coding Format:
\begin{tabular}{lll} 
btd & \((M F 1),(M F 2)\) \\
desc9a & Y-char91[(CN1)],N1 \\
descn[1s,ns,ts] & \(Y-\operatorname{charn}[(C N 2)], N 2\) & \(\underline{n}=4\) or 9
\end{tabular}

SUMMARY:
C(Y-char91) converted to decimal -> C(Y-charn2)
\begin{tabular}{|c|c|}
\hline MODIFICATIONS: & None except au, qu, al, ql, x \(\underline{n}\) for MF1 ad MF2 \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(Y-c h a r \underline{n} 2)=\) decimal 0 , then \(O N\) : otherwise \(O F F\) \\
\hline Negative & If a minus sign character is moved to \(C(Y-c h a r \underline{n} 2)\), then ON; otherwise OFF \\
\hline Overflow & If fixed-point integer overflow occurs, then ON; otherwise unchanged (see NOTES) \\
\hline NOTES: & C(Y-char91) contains a twos complement binary integer aligned on 9 -bit character boundaries with length \(0<N 1\) <= 8 . \\
\hline & If TN2 and S2 specify a 4-bit signed number and \(P=1\), then if \(C\left(Y\right.\)-char91) is positive (bit 0 of \(C(Y-c h a r 91)_{0}=\) 0 ), then the 138 plus sign character is moved to C(Y-charn2) as appropriate. \\
\hline & The scaling factor of \(C(Y-c h a r \underline{n} 2), S F 2\), must be 0 . \\
\hline & If N 2 is not large enough to hold the digits generated by conversion of C(Y-char91) an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character and a signed fixed-point field, 2 characters. \\
\hline & If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead; it contains a register code for a register holding the operand length. \\
\hline & If MFk.ID \(=1\), then the \(k\) th word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor. \\
\hline & \(C(Y-c h a r 91)\) and \(C(Y-c h a r \underline{n} 2)\) may be overlapping strings; no check is made. \\
\hline & Attempted conversion to a floating-point number ( \(\mathrm{S} 2=0\) ) or attempted use of a scaling factor ( \(\mathrm{SF} 2 \neq 0\) ) causes an illegal procedure fault. \\
\hline & If \(N 1=0\) or \(N 1>8\) an illegal procedure fault occurs. \\
\hline & Attempted execution with the xed instruction causes an illegal procedure fault. \\
\hline & Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault. \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|}
\hline dtb & Decimal to Binary Convert & 305 (1) \\
\hline
\end{tabular}

FORMAT:


Figure 4-26. Decimal to Binary Convert (dtb) EIS Multiword Instruction Format
key
\begin{tabular}{ll} 
MF1 & Modification field for operand descriptor 1 \\
MF2 & Modification field for operand descriptor 2 \\
I & Interrupt inhibit bit \\
CN1 & Address of decimal number \\
TN1 & First character position of decimal number \\
S1 & Data type of decimal number \\
N1 & Sign and decimal type of decimal number \\
Y-charn2 & Length of decimal number \\
CN2 & Address of binary number \\
N2 & First byte position of binary number
\end{tabular}

ALM Coding Format:
\begin{tabular}{ll} 
dtb & \((M F 1),(M F 2)\) \\
descn\([1 s, n s, t s]\) & \(Y-\operatorname{charn} 1[(C N 1)], N 1\) \\
desc9a & \(Y-\operatorname{charg} 2[(C N 2)], N 2\)
\end{tabular}

SUMMARY:
\(C(Y-c h a r \underline{n} 1)\) converted to binary \(\rightarrow C(Y-c h a r 92)\)

MODIFICATIONS: None except au, qu, al, q1, xn for MF1 ad MF2

INDICATORS: (Indicators not listed are not affected)
\begin{tabular}{ll} 
Zero & If \(C(Y-c h a r 92)=0\), then \(O N:\) otherwise OFF \\
Negative & If a minus sign character is found in \(C(Y-c h a r \underline{1} 1)\), then \\
& \(O N ;\) otherwise OFF \\
Overflow & \begin{tabular}{l} 
If fixed-point integer overflow occurs, then ON; otherwise \\
unchanged (see NOTES)
\end{tabular}
\end{tabular}

C(Y-char92) will contain a twos complement binary integer aligned on 9-bit byte boundaries with length \(0<\mathrm{N} 2<=8\).

The scaling factor of \(C(Y-c h a r \underline{n} 1), S F 1\), must be 0.
If \(N 2\) is not large enough to hold the converted value of \(C(Y-c h a r n 1)\) an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs.

If MFk.RL \(=1\), then \(N k\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If \(M F k . I D=1\), then the \(k t h\) word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-c h a r \underline{n} 1)\) and \(C(Y-c h a r 92)\) may be overlapping strings; no check is made.

Attempted conversion of a floating-point number (S1 = 0) or attempted use of a scaling factor (SF1 \(\neq 0\) ) causes an illegal procedure fault.

If \(N 2=0\) or \(N 2>8\) an illegal procedure fault occurs.
Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

FORMAT:


Figure 4-27. Add Using Two Decimal Operands (ad2d) EIS Multiword Instruction Format
\begin{tabular}{|c|c|}
\hline P & 4-bit data sign character control \\
\hline T & Truncation fault enable bit \\
\hline R & Rounding flag \\
\hline MF 1 & Modification field for operand descriptor 1 \\
\hline MF2 & Modification field for operand descriptor 2 \\
\hline I & Interrupt inhibit bit \\
\hline Y-charn 1 & Address of augend (ad2d), minuend (sb2d), multiplicand (mp2d), or divisor (dv2d) \\
\hline CN 1 & First character position of augend (ad2d), minuend (sb2d), multiplicand (mp2d), or divisor (dv2d) \\
\hline a TN1 & Data type of augend (ad2d), minuend (sb2d), multiplicand (mp2d), or divisor (dv2d) \\
\hline S 1 & Sign and decimal type of augend (ad2d), minuend (sb2d), multiplicand (mp2d), or divisor (dv2d) \\
\hline SF1 & Scaling factor of augend (ad2d), minuend (sb2d), multiplicand (mp2d), or divisor (dv2d) \\
\hline N1 & Length of augend (ad2d), minuend (sb2d), multiplicand (mp2d), or divisor (dv2d) \\
\hline Y-charn2 & Address of addend and sum (ad2d), subtrahend and difference (sb2d), multiplier and product (mp2d), or dividend and quotient (dv2d) \\
\hline
\end{tabular}

CN2
First character position of addend and sum (ad2d), subtrahend and difference (sb2d), multiplier and product (mp2d), or dividend and quotient (dv2d)
b TN2

S2

SF2

N2
Data type of addend and sum (ad2d), subtrahend and difference (sb2d), multiplier and product (mp2d), or dividend and quotient (dv2d)

Sign and decimal type of addend and sum (ad2d), subtrahend and difference (sb2d), multiplier and product (mp2d), or dividend and quotient (dv2d)

Scaling factor of addend and sum (ad2d), subtrahend and difference (sb2d), multiplier and product (mp2d), or dividend and quotient (dv2d)

Length of addend and sum (ad2d), subtrahend and difference (sb2d), multiplier and product (mp2d), or dividend and quotient (dv2d)

ALM Coding Format:
ad2d
descn[fl,ls,ns,ts] descn\([f 1, l s, n s, t s]\)
(MF1), (MF2) [, enablefault][, round]
\(\mathrm{Y}-\mathrm{char} 1[(\mathrm{CN} 1)], \mathrm{N} 1, \mathrm{SF} 1 \quad \mathrm{n}=4\) or 9
\(\mathrm{Y}-\mathrm{char} \underline{\underline{n}} 2[(\mathrm{CN} 2)], \mathrm{N} 2, \mathrm{SF} 2 \quad \underline{\underline{n}}=4\) or 9

SUMMARY:
\(C(Y-c h a r \underline{n} 1)+C(Y-c h a r \underline{n} 2)->C(Y-c h a r \underline{n} 2)\)

MODIFICATIONS: None except au, qu, al, ql, xn for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)
Zero If \(C(Y-\) charn2 2\()=\) decimal 0 , then \(O N\); otherwise \(O F F\)

Truncation If the truncation condition exists without rounding, then ON; otherwise OFF see NOTES)

Overflow If the overflow condition exists, then \(O N\); otherwise unchanged (see NOTES)

Exponent If exponent of floating-point result exceeds 127 then overflow

ON; otherwise unchanged.
Exponent If exponent of floating-point result is less than -128 underflow then ON; otherwise unchanged

NOTES:
If TN2 and \(S 2\) specify a 4-bit signed number and \(P=1\), then the 138 plus sign character is placed appropriately if the result of the operation is positive.

If \(N 2\) is not large enough to hold the integer part of the result as scaled by SF2, an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.
```

If N2 is not large enough to hold all the digits of the
result as scaled by SF2 and R = 0, then a truncation
condition exists; data movement stops when C(Y-charn2) is
filled and the truncation indicator is set ON. If R = 1,
then the last digit moved is rounded according to the
absolute value of the remaining digits of the result and
the instruction completes normally.
If MFk.RL = 1, then Nk}\mathrm{ does not contain the operand
length; instead, it contains a register code for a
register holding the operand length.
If MFk.ID = 1, then the kth word following the instruction
word does not contain an
contains an indirect pointer to the operand descriptor.
C(Y-charn1) and C(Y-charn2) may be overlapping strings; no
check is made.
If T = 1 and the truncation indicator is set ON by
execution of the instruction, then a truncation (overflow)
fault occurs.
Detection of a character outside the range [0,11]8 in a
digit position or a character outside the range [ P2,17]8
in a sign position causes an illegal procedure fault.
Attempted execution with the xed instruction causes an
illegal procedure fault.
Attempted repetition with the rpt, rpd, or rpl
instructions causes an illegal procedure fault.

```

FORMAT :


Figure 4-28. Add Using Three Decimal Operands (ad3d) EIS Multiword Instruction Format
key
\begin{tabular}{ll} 
P & 4-bit data sign character control \\
T & Truncation fault enable bit \\
R & Rounding flag
\end{tabular}

MF1 Modification field for operand descriptor 1
MF2 Modification field for operand descriptor 2
MF3 Modification field for operand descriptor 3
I
Y-charn1 Address of augend (ad3d), minuend (sb3d), multiplicand (mp3d), or divisor (dv3d)

CN1 First character position of augend (ad3d), minuend (sb3d), multiplicand (mp3d), or divisor (dv3d)
a TN1

S1 Sign and decimal type of augend (ad3d), minuend (sb3d), multiplicand (mp3d), or divisor (dv3d)

Scaling factor of augend (ad3d), minuend (sb3d), multiplicand (mp3d), or divisor (dv3d)

N1 Length of augend (ad3d), minuend (sb3d), multiplicand (mp3d), or divisor (dv3d)

Y-charn2 Address of addend (ad3d), subtrahend (sb3d), multiplier (mp3d), or dividend (dv3d)
\begin{tabular}{|c|c|}
\hline CN2 & First character position of addend (ad3d), subtrahend (sb3d), multiplier (mp3d), or dividend (dv3d) \\
\hline TN2 & Data type of addend (ad3d), subtrahend (sb3d), multiplier (mp3d), or dividend (dv3d) \\
\hline S2 & Sign and decimal type of addend (ad3d), subtrahend (sb3d), multiplier (mp3d), or dividend (dv3d) \\
\hline SF2 & Scaling factor of addend (ad3d), subtrahend (sb3d), multiplier (mp3d), or dividend (dv3d) \\
\hline N2 & Length of addend (ad3d), subtrahend (sb3d), multiplier (mp3d), or dividend (dv3d) \\
\hline Y-charn3 & Address of sum (ad3d), difference (sb3d), product (mp3d), or quotient (dv3d) \\
\hline CN3 & First character position of sum (ad3d), difference (sb3d), product (mp3d), or quotient (dv3d) \\
\hline TN3 & Data type of sum (ad3d), difference (sb3d), product (mp3d), or quotient (dv3d) \\
\hline S3 & Sign and decimal type of sum (ad3d), difference (sb3d), product (mp3d), or quotient (dv3d) \\
\hline SF3 & Scaling factor of sum (ad3d), difference (sb3d), product (mp3d), or quotient (dv3d) \\
\hline N3 & Length of sum (ad3d), difference (sb3d), product (mp3d), or quotient (dv3d) \\
\hline
\end{tabular}

ALM Coding Format:


SUMMARY:
\(C(Y-\operatorname{char} \underline{n} 1)+C(Y-c h a r \underline{n} 2) \rightarrow C(Y-c h a r \underline{n} 3)\)

MODIFICATIONS: None except \(a u, q u, a l, q l, x \underline{n}\) for \(M F 1\) and MF2

INDICATORS: (Indicators not listed are not affected)

Zero If \(C(Y-c h a r \underline{n} 3)=\) decimal 0 , then \(O N\); otherwise \(O F F\)
Negative If \(C(Y-c h a r n 3)\) is negative, then \(O N\); otherwise OFF
Truncation If the truncation condition exists without rounding, then ON; otherwise OFF (see NOTES)

Overflow If the overflow condition exists, then \(O N\); otherwise unchanged (see NOTES)

Exponent If exponent of floating-point result exceeds 127 then overflow ON; otherwise unchanged.
\begin{tabular}{ll} 
Exponent & If exponent of floating-point result is less than -128 \\
underflow & then \(O N\); otherwise unchanged
\end{tabular}

NOTES:
If TN3 and S3 specify a 4-bit signed number and \(P=1\), then the 138 plus sign character is placed appropriately if the result of the operation is positive.

If \(N 3\) is not large enough to hold the integer part of the result as scaled by SF3, an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.

If \(N 3\) is not large enough to hold all the digits of the result as scaled by SF3 and \(R=0\), then a truncation condition exists; data movement stops when C(Y-charn3) is filled and the truncation indicator is set \(O N\). If \(\bar{R}=1\), then the last digit moved is rounded according to the absolute value of the remaining digits of the result and the instruction completes normally.

If MFk.RL \(=1\), then \(N k\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If \(M F k . I D=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-c h a r n 1), \quad C(Y-c h a r n 2)\), and \(C(Y-c h a r n 3)\) may be overlapping strings; no check is made.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Detection of a character outside the range \([0,11]_{8}\) in a digit position or a character outside the range \([12,17]_{8}\) in a sign position causes an illegal procedure fault.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline sb2d & Subtract Using Two Decimal Operands & 203 (1) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline FORMAT: & Same as Add Using Two Decimal Operands (ad2d) (see Figure 4-27). \\
\hline SUMMARY: & \(C(Y-c h a r \underline{n} 1)-C(Y-c h a r \underline{n} 2) \rightarrow C(Y-c h a r \underline{n} 2)\) \\
\hline MODIFICATIONS: & None except au, qu, al, ql, x \(\underline{n}\) for MF1 and MF2 \\
\hline INDICATORS: & (Indicators not listed are not affected) \\
\hline Zero & If \(C(Y\)-char \(\underline{\underline{2}} 2)=\) decimal 0 , then \(O N\); otherwise \(O F F\) \\
\hline Negative & If \(C\) (Y-charn2) is negative, then ON; otherwise OFF \\
\hline Truncation & If the truncation condition exists without rounding, then ON; otherwise OFF (see NOTES) \\
\hline Overflow & If the overflow condition exists, then \(O N\); otherwise unchanged (see NOTES) \\
\hline Exponent overflow & If exponent of floating-point result exceeds 127 then ON; otherwise unchanged. \\
\hline Exponent & If exponent of floating-point result is less than -128 then ON. otherwise unchanged \\
\hline
\end{tabular}

NOTES: If TN2 and S2 specify a 4-bit signed number and \(P=1\), then the 138 plus sign character is placed appropriately if the result of the operation is positive.

If \(N 2\) is not large enough to hold the integer part of the result as scaled by SF2, an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.

If \(N 2\) is not large enough to hold all the digits of the result as scaled by \(S F 2\) and \(R=0\), then a truncation condition exists; data movement stops when \(C(Y-c h a r n 2)\) is filled and the truncation indicator is set \(O N\). If \(\bar{R}=1\), then the last digit moved is rounded according to the absolute value of the remaining digits of the result and the instruction completes normally.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-c h a r \underline{n} 1)\) and \(C(Y-c h a r \underline{n} 2)\) may be overlapping strings; no check is \({ }^{-}\)made.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Detection of a character outside the range \([0,11]_{8}\) in a digit position or a character outside the range [12,17]8 in a sign position causes an illegal procedure fault.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|l|l|l|}
\hline sb3d & Subtract Using Three Decimal Operands & 223 (1) \\
\hline
\end{tabular}

FORMAT: Same as Add Using Three Decimal Operands (ad3d)
(see Figure 4-28).

SUMMARY:
\(C(Y-\operatorname{char} \underline{n} 1)-C(Y-\operatorname{char} \underline{n} 2) \rightarrow C(Y-\operatorname{char} \underline{n} 3)\)

MODIFICATIONS: None except \(a u\), \(q u\), al, \(q 1, x \underline{n}\) for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)
\begin{tabular}{|c|c|}
\hline Zero & If \(C(Y-c h a r \underline{n} 3)=\) decimal 0 , then \(O N\); otherwise OFF \\
\hline Negative & If \(C(Y-c h a r \underline{n} 3)\) is negative, then \(O N ;\) otherwise OFF \\
\hline Truncation & If the truncation condition exists without rounding, then ON; otherwise OFF (see NOTES) \\
\hline Overflow & If the overflow condition exists, then \(O N\); otherwise unchanged (see NOTES) \\
\hline Exponent overflow & If exponent of floating-point result exceeds 127 then ON; otherwise unchanged. \\
\hline Exponent underflow & If exponent of floating-point result is less than -128 then ON; otherwise unchanged \\
\hline
\end{tabular}

NOTES: If TN3 and S3 specify a 4-bit signed number and \(P=1\), then the 138 plus sign character is placed appropriately if the result of the operation is positive.

If \(N 3\) is not large enough to hold the integer part of the result as scaled by SF3, an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault
occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.

If \(N 3\) is not large enough to hold all the digits of the result as scaled by \(S F 3\) and \(R=0\), then a truncation condition exists; data movement stops when \(C(Y-c h a r n 3)\) is filled and the truncation indicator is set \(O N\). If \(\bar{R}=1\), then the last digit moved is rounded according to the absolute value of the remaining digits of the result and the instruction completes normally.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If \(M F k . I D=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-\operatorname{ch} \operatorname{ar} \underline{n} 1), \quad C(Y-c h a r \underline{n} 2)\), and \(C(Y-c h a r \underline{n} 3)\) may be overlapping strings; no check is made.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Detection of a character outside the range \([0,11]_{8}\) in a digit position or a character outside the range \(\left[P_{2}, 17\right]_{8}\) in a sign position causes an illegal procedure fault.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
\begin{tabular}{|c|l|l|}
\hline mp2d & Multiply Using Two Decimal Operands & 206 (1) \\
\hline
\end{tabular}

FORMAT: Same as Add Using Two Decimal Operands (ad2d)
(see Figure 4-27).

SUMMARY: \(\quad C(Y-c h a r \underline{n} 1) X C(Y-c h a r \underline{n} 2) \rightarrow C(Y-c h a r \underline{n} 2)\)

MODIFICATIONS: None except \(a u, q u, a l, q 1, x \underline{n}\) for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)
\begin{tabular}{|c|c|}
\hline Zero & If \(\mathrm{C}(\mathrm{Y}-\mathrm{char} \underline{\underline{n}} 2)=\) decimal 0 , then ON ; otherwise OFF \\
\hline Negative & If \(C\) (Y-charn2) is negative, then ON; otherwise OFF \\
\hline Truncation & If the truncation condition exists without rounding, then ON; otherwise OFF (see NOTES) \\
\hline Overflow & If the overflow condition exists, then \(O N\); otherwise unchanged (see NOTES) \\
\hline Exponent overflow & If exponent of floating-point result exceeds 127 then ON; otherwise unchanged. \\
\hline Exponent underflow & If exponent of floating-point result is less than -128 then \(O N\); otherwise unchanged \\
\hline
\end{tabular}

NOTES: If TN2 and S2 specify a 4-bit signed number and \(P=1\), then the 138 plus sign character is placed appropriately if the result of the operation is positive.

If N 2 is not large enough to hold the integer part of the result as scaled by SF2, an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.

If \(N 2\) is not large enough to hold all the digits of the result as scaled by \(S F 2\) and \(R=0\), then a truncation condition exists; data movement stops when \(C(Y-c h a r n 2)\) is filled and the truncation indicator is set \(O N\). If \(\bar{R}=1\), then the last digit moved is rounded according to the absolute value of the remaining digits of the result and the instruction completes normally.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If \(M F \underline{k} . I D=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-c h a r \underline{n} 1)\) and \(C(Y-c h a r \underline{n} 2)\) may be overlapping strings; no check is made.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Detection of a character outside the range \([0,11]_{8}\) in a digit position or a character outside the range [ 12,17\(]_{8}\) in a sign position causes an illegal procedure fault.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.

Same as Add Using Three Decimal Operands (ad3d) (see Figure 4-28).

SUMMARY:

MODIFICATIONS: None except au, qu, al, ql, \(x \underline{n}\) for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)

Zero If \(C(Y-c h a r \underline{n} 3)=\) decimal 0 , then \(O N\); otherwise \(O F F\)
Negative If \(C(Y-c h a r \underline{n} 3)\) is negative, then \(O N\); otherwise \(O F F\)
Truncation If the truncation condition exists without rounding, then ON; otherwise OFF (see NOTES)

Overflow If the overflow condition exists, then \(O N\); otherwise unchanged (see NOTES)

Exponent If exponent of floating-point result exceeds 127 then overflow

Exponent If exponent of floating-point result is less than -128 underflow
\(C(Y-c h a r \underline{n} 1) X C(Y-c h a r \underline{n} 2) \rightarrow C(Y-c h a r \underline{n} 3)\)

ON; otherwise unchanged.
then \(0 N\); otherwise unchanged

NOTES:

If TN3 and S3 specify a 4-bit signed number and \(P=1\), then the 138 plus sign character is placed appropriately if the result of the operation is positive.

If \(N 3\) is not large enough to hold the integer part of the result as scaled by SF3, an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault
occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.

If \(N 3\) is not large enough to hold all the digits of the result as scaled by SF3 and \(R=0\), then a truncation condition exists; data movement stops when \(C(Y-c h a r n 3)\) is filled and the truncation indicator is set \(O N\). If \(R=1\), then the last digit moved is rounded according to the absolute value of the remaining digits of the result and the instruction completes normally.

If MFk.RL \(=1\), then \(N \underline{k}\) does not contain the operand length; instead, it atains a register code for a register holding the operand length.

If \(M F k . I D=1\), then the kth word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-\operatorname{charn} 1), \quad C(Y-c h a r \underline{n} 2)\), and \(C(Y-c h a r \underline{n} 3)\) may be overlapping strings; no check is made.

If \(T=1\) and the truncation indicator is set \(O N\) by execution of the instruction, then a truncation (overflow) fault occurs.

Detection of a character outside the range \([0,11]_{8}\) in a digit position or a character outside the range \([12,17]_{8}\) in a sign position causes an illegal procedure fault.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.
```

EIS - Decimal Division

```
\begin{tabular}{|l|l|l}
\hline dv2d & Divide Using Two Decimal Operands & 207 (1)
\end{tabular}

FORMAT:

SUMMARY:
Same as Add Using Two Decimal Operands (ad2d) (see Figure 4-27).
\(C(Y-c h a r \underline{n} 2) / C(Y-c h a r \underline{n} 1)->C(Y-c h a r \underline{n} 2)\)

MODIFICATIONS: None except au, qu, al, ql, \(x \underline{n}\) for \(M F 1\) and MF2

INDICATORS: (Indicators not listed are not affected)
\begin{tabular}{ll} 
Zero & If \(C(Y-c h a r \underline{n} 2)=\) decimal 0, then \(O N ;\) otherwise \(O F F\) \\
Negative & If \(C(Y-c h a r \underline{n} 2)\) is negative, then \(O N\); otherwise OFF \\
Overflow & \begin{tabular}{l} 
If the overflow condition exists, then \(O N ;\) otherwise \\
unchanged (see NOTES)
\end{tabular}
\end{tabular}

Exponent If exponent of floating-point result exceeds 127 then overflow

Exponent If exponent of floating-point result is less than -128 Underflow then ON; otherwise unchanged

NOTES: This instruction performs continued long division on the operands until it has produced enough output digits to satisfy the requirements of the quotient field. The number of required quotient digits, \(N Q\), is determined before division begins as follows:
1) Floating-point quotient
\(N Q=N 2\), but if the divisor is greater than the dividend after operand alignment, the leading zero digit produced is counted and the effective precision of the result is reduced by one.
2) Fixed-point quotient \(N Q=(N 2-L Z 2+1)-(N 1-L Z 1)+(E 2-E 1-S F 2)\)
where: \(\quad N \underline{n}=\) given operand field length
\(\bar{Z} \underline{n}=\) leading zero count for operand \(n\)
\(E n^{-}=\)exponent of operand \(\underline{n}\)
SF2 = scaling factor of quotient
3) Rounding

If rounding is specified \((R=1)\), then one extra quotient digit is produced.

If \(C(Y-c h a r \underline{n} 1)=\) decimal 0 or \(N Q>63\), then division does not take place, \(C(Y-c h a r \underline{n} 2)\) are unchanged, and a divide check fault occurs.

If TN2 and S2 specify a 4-bit signed number and \(P=1\), then the 138 plus sign character is placed appropriately if the result of the operation is positive.

If \(N 2\) is not large enough to hold the integer part of the result as scaled by SF2, an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.

If \(N 2\) is not large enough to hold all the digits of the result as scaled by \(S F 2\) and \(R=0\), then a truncation condition exists; data movement stops when \(C(Y-c h a r n 2)\) is filled and the truncation indicator is set \(O N\). If \(\bar{R}=1\), then the last digit moved is rounded according to the absolute value of the extra quotient digit and the instruction completes normally.

If MFk.RL \(=1\), then \(N k\) does not contain the operand length; instead, it contains a register code for a register holding the operand length.

If MFk.ID \(=1\), then the \(k\) th word following the instruction word does not contain an operand descriptor; instead, it contains an indirect pointer to the operand descriptor.
\(C(Y-c h a r \underline{n} 1)\) and \(C(Y-c h a r \underline{n} 2)\) may be overlapping strings; no check is made.

Detection of a character outside the range \([0,11] 8\) in a digit position or a character outside the range \([12,17]_{8}\) in a sign position causes an illegal procedure fault.

Attempted execution with the xed instruction causes an illegal procedure fault.

Attempted repetition with the rpt, rpd, or rpl instructions causes an illegal procedure fault.


FORMAT: Same as Add Using Three Decimal Operands (ad3d) (see Figure 4-28).

SUMMARY:
\(C(Y-\operatorname{char} \underline{n} 2) / C(Y-\operatorname{char} \underline{n} 1) \rightarrow C(Y-\operatorname{char} \underline{n} 3)\)

MODIFICATIONS: None except \(a u, q u, a l, q l, x \underline{n}\) for MF1 and MF2

INDICATORS: (Indicators not listed are not affected)

Zero If \(C(Y-c h a r \underline{n} 3)=\) decimal 0 , then \(O N\); otherwise OFF
Negative If \(C(Y-c h a r \underline{n} 3)\) is negative, then \(O N\); otherwise OFF
Overflow If the overflow condition exists, then \(O N\); otherwise unchanged (see NOTES)

Exponent If exponent of floating-point result exceeds 127 then overflow ON; otherwise unchanged.

Exponent If exponent of floating-point result is less than -128 underflow

NOTES:

This instruction performs continued long division on the operands until it has produced enough output digits to satisfy the requirements of the quotient field. The number of required quotient digits, \(N Q\), is determined before division begins as follows:
1) Floating-point quotient
\(N Q=N 3\), but if the divisor is greater than the dividend after operand alignment, the leading zero digit produced is counted and the effective precision of the result is reduced by one.
2) Fixed-point quotient
```

NQ = (N2-LZ2+1) - (N1-LZ1) + (E2-E1-SF3)

```
where: \(\quad \mathrm{Nn}=\) given operand field length
    L̄̄n = leading zero count for operand \(n\)
    \(E n^{-}=\)exponent of operand \(n\)
    SF3 = scaling factor of quōtient
3) Rounding

If rounding is specified \((R=1)\), then one extra quotient digit is produced.

If \(C(Y-c h a r n 1)=\) decimal 0 or \(N Q>63\), then division does not take place, \(C(Y-c h a r \underline{n} 3)\) are unchanged, and a divide check fault occurs.

If TN3 and S3 specify a 4-bit signed number and \(P=1\), then the 138 plus sign character is placed appropriately if the result of the operation is positive.

If \(N 3\) is not large enough to hold the integer part of the result as scaled by SF3, an overflow condition exists; the overflow indicator is set \(O N\) and an overflow fault occurs. This implies that an unsigned fixed-point receiving field has a minimum length of 1 character; a signed fixed-point field, 2 characters; and a floating-point field, 3 characters.

If \(N 3\) is not large enough to hold all the digits of the result as scaled by SF 3 and \(\mathrm{R}=0\), then a truncation condition exists; data movement stops when C(Y-charn3) is filled and the truncation indicator is set \(O N\). If \(\bar{R}=1\), then the last digit moved is rounded according to the absolute value of the extra quotient digit and the instruction completes normally.
```

If MFk.RL = 1, then Nk does not contain the operand
length; instead, it contains a register code for a
register holding the operand length.
If MFk.ID = 1, then the kth word following the instruction
word does not contain an operand descriptor; instead, it
contains an indirect pointer to the operand descriptor.
C(Y-charn1), C(Y-charn2), and C(Y-charn}3) may b
overlappīng strings; no check is made.
Detection of a character outside the range [0,11]8 in a
digit position or a character outside the range [ P2,17]8
in a sign position causes an illegal procedure fault.
Attempted execution with the xed instruction causes an
illegal procedure fault.
Attempted repetition with the rpt, rpd, or rpl
instructions causes an illegal procedure fault.

```

\section*{MICRO OPERATIONS FOR EDIT INSTRUCTIONS}

The Move Alphanumeric Edited (mve) and Move Numeric Edited (mvne) instructions require micro operations to perform the editing functions in an efficient manner. The sequence of micro operation steps to be executed is contained in main memory and is referenced by the second operand descriptor of the mve or mvne instructions. Some of the micro operations require special characters for insertion into the string of characters being edited. These special characters are shown in the "Edit Insertion Table" discussion below.

\section*{Micro Operation Sequence}

The micro operation string operand descriptor points to a string of 9-bit bytes that specify the micro operations to be performed during an edited move. Each of the 9-bit bytes defines a micro operation and has the following format:


Figure 4-29. Micro Operation (MOP) Character Format

MOP 5-bit code specifying the micro operator
IF Information field containing one of the following:
1) A sending string character count. A value of 0 is interpreted as 16.
2) The index of an entry in the edit insertion table to be used. Permissible values are 1 through 8.
3) An interpretation of the "blank-when-zero" operation

\section*{Edit Insertion Table}

While executing an edit instruction, the processor provides a register of eight 9-bit bytes to hold insertion information. This register, called the edit insertion table, is not maintained after execution of an edit instruction. At the start of each edit instruction, the processor initializes the table to the values given in Table 4-8, where each symbol refers to the corresponding standard ASCII character.

Table 4-8. Default Edit Insertion Table Characters
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
Table Entry \\
Number
\end{tabular} & Character \\
\hline 1 & blank \\
2 & \(*\) \\
3 & + \\
4 & - \\
5 & \(\$\) \\
6 & 0 \\
7 & 0 (zero) \\
\hline
\end{tabular}

One or all of the table entries can be changed by the Load Table Entry (lte) or the Change Table (cht) micro operations to provide different insertion characters.

Edit Flags

The processor provides the following four edit flags for use by the micro operations.

ES End suppression flag; initially OFF and set ON by a micro operation when zero suppression ends.

SN Sign flag; initially set OFF if the sending string is alphanumeric or unsigned numeric. If the sending string is signed numeric, the sending string sign character is tested and \(S N\) is set \(O F F\) if positive, and \(O N\) if negative.

Z

BZ
Zero flag; initially set \(O N\). It is set OFF whenever a sending string character that is not decimal zero is moved into the receiving string.

Blank-when-zero flag; initially set \(O F F\) and is set \(O N\) by either the enf or ses micro operation. If, at the completion of a move, both the \(Z\) and \(B Z\) are \(O N\), the receiving string is filled with character 1 of the edit insertion table.

\section*{Terminating Micro Operations}

The micro operation sequence is terminated normally when the receiving string length becomes exhausted. The micro operation sequence is terminated abnormally (with an illegal procedure fault) if a move from an exhausted sending string or the use of an exhausted MOP string is attempted.

The processor executes mune in a slightly different manner than it executes mve. This is due to the inherent differences in the way numeric and al phanumeric data are handled. The following are brief descriptions of the hardware operations for mune and mve.

\section*{NUMERIC EDIT}
1. Load the entire sending string number (maximum length 53 characters) into the decimal unit input buffer as 4-bit digits (high-order truncating 9-bit data). Strip the sign and exponent characters (if any), put them aside into special holding registers and decrease the input buffer count accordingly.
2. Test sign and, if required, set the SN flag.
3. Execute micro operation string, starting with first (4-bit) digit.
4. If an edit insertion table entry or MOP insertion character is to be stored, ANDed, or ORed into a receiving string of 4- or \(\Rightarrow 4\)-bit characters, high-order truncate the character accordingly.
5. If the receiving string is 9-bit characters, high-order fill the (4-bit) digits from the input buffer with bits \(0-4\) of character 8 of the edit insertion table. If the receiving string is 6-bit characters, high-order fill the digits with "00"b.

ALPHANUMERIC EDIT
1. Load decimal unit input buffer with sending string characters. Data is read from main memory in unaligned units (not modulo 8 boundary) of Y-block8 words. The number of characters loaded is the minimum of the remaining sending string count, the remaining receiving string count, and 64.
2. Execute micro operation string, starting with the first receiving string character.
3. If an edit insertion table entry or MOP insertion character is to be stored, ANDed, or ORed into a receiving string of 4-or 6-bit characters, high-order truncate the character accordingly.

\section*{Miero Operations}

A description of the 17 micro operations (MOPs) follows. The mnemonic, name, octal value, and the function performed is given for each MOP in a format similar to that for processor instructions. These micro operations are included in the alphabetic list of instructions in Appendix \(B\), identified by the code MOP.

Checks for termination are made during and after each micro operation. All MOPs that make a zero test of a sending string character test only the four least significant bits of the character.

The following additional abbreviations and symbols are used in the descriptions of the MOPs.

EIT edit insertion table
pin current position in the sending string
pmop current position in the micro operation string
pout current position in the receiving string
After each MOP, add one to pmop.


SUMMARY:
For \(i=1,2, \ldots, 8\)
\(C(Y-c h a r 92)_{p m o p+i} \rightarrow C(E I T)_{i}\)
pmop \(=\) pmop +8

FLAGS:
None affected

NOTES: \(\quad C(I F)\) is not interpreted for this operation.
\begin{tabular}{|l|l|l|}
\hline enf & End Floating Suppression & 02 \\
\hline
\end{tabular}

SUMMARY:
If \(C(I F)_{0}=0\), then
If ES is OFF, then
If SN is OFF , then \(\mathrm{C}(E I T)_{3} \rightarrow \mathrm{C}(\mathrm{Y}\)-charn3) pout If \(S N\) is \(O N\), then \(C(E I T)_{4} \rightarrow C(Y-c h a r n 3)_{\text {pout }}\) pout \(=\) pout +1 ES set ON

If \(E S\) is \(O N\), then no action
If \(C(I F)_{0}=1\), then
If ES is OFF, then \(C(E I T)_{5} \rightarrow C(Y-\text { charn3 })_{\text {pout }}\) pout \(=\) pout +1 ES set ON

If \(E S\) is \(O N\), then no action
If \(C(I F)_{1}=1\), then \(B Z\) set \(O N\); otherwise no action

MICRO OPERATIONS

FLAGS: (Flags not listed are not affected)

ES If OFF, then set ON
BZ
If \(C(I F)_{1}=1\), then set \(O N\); otherwise no change


SUMMARY:

If ES is OFF, then \(C(E I T)_{2} \rightarrow C(Y-c h a r \underline{n} 3)_{\text {pout }}\)
If \(C(I F)=0\), then pmop \(=\) pmop
If \(E S\) is \(O N\), then If \(C(I F) \neq 0\), then
\(m=C(I F)\)
\(C(E I T)_{m} \rightarrow C(Y-c h a r \underline{n} 3)_{\text {pout }}\)
If \(C(I F)=0\), then
\(C(Y-\text { char92 })_{\text {pmop }+1} \rightarrow C(Y-c h a r \underline{n} 3)_{\text {pout }}\)
pmop \(=\) pmop +1
pout \(=\) pout +1

None affected

If \(C(I F)>8\) an illegal procedure fault occurs.

\begin{tabular}{|l|l|l|}
\hline insn & Insert On Negative & 12 \\
\hline
\end{tabular}

SUMMARY:

> If \(S N\) is OFF, then \(\quad C(E I T), \rightarrow C(Y\)-charn3) pout
> If \(C(I F)=0\), then pmop \(=\) pmop +1
> If \(S N\) is ON, then
> If \(C(I F) \neq 0\), then
\(m=C(I F)\)
\(C(E I T)_{m} \rightarrow C(Y-c h a r \underline{n} 3)_{p o u t}\)
If \(C(I F)=0\), then
\(C(Y-c h a r 92)_{p m o p+1} \rightarrow C(Y-c h a r \underline{n} 3)_{p o u t}\)
pmop \(=p m o p+1\)
FLAGS: \(\quad\) pout \(=\) pout +1
NOTES: \(\quad\) None affected
If \(C(I F)>8\) an illegal procedure fault occurs.


FLAGS: None affected

NOTES: If \(C(I F)=0\) or \(C(I F)>8\) an illegal procedure fault occurs.
\begin{tabular}{|l|l|l|}
\hline mflc & Move with Floating Currency Symbol Insertion & 07 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{10}{*}{SUMMARY:} & \multirow[t]{2}{*}{\begin{tabular}{l}
For \(i=0,1, \ldots, C(I F)-1\) \\
If ES is \(O N\), then \(C(Y-c h a r \underline{n} 1)_{p i n+i} \rightarrow C(Y-c h a r \underline{n} 3)_{p o u t+i}\)
\end{tabular}} \\
\hline & \\
\hline & \multirow[t]{2}{*}{If ES is OFF and \(C(Y-c h a r \underline{1})_{p i n+i}=\) decimal \(C(E I T)_{1} \rightarrow C(Y-c h a r \underline{n} 3)_{\text {pout }+i}\)} \\
\hline & \\
\hline & If ES is OFF and \(C(Y-c h a r \underline{1})_{p i n+i} \neq\) decimal 0 , then \(C(E I T)_{5} \rightarrow C(Y-c h a r \underline{n} 3)_{\text {pout+i }}\) \\
\hline &  \\
\hline & pout \(=\) pout +1 \\
\hline & ES set ON \\
\hline & pin \(=\) pin \(+C(I F)\) \\
\hline & pout \(=\) pout \(+C(I F)\) \\
\hline FLAGS : & (Flags not listed are not affected) \\
\hline ES & If OFF and any of \(C(Y-c h a r \underline{n} 1)_{p i n+i} \neq\) decimal 0 , then \(O N\); otherwise unchanged \\
\hline Z & See the "Edit Flags" section. \\
\hline
\end{tabular}

NOTES: The number of characters moved to the receiving string is data dependent. If the entire \(C(Y\)-charn1) are decimal 0s, \(C(I F)\) characters are moved to \(C(Y-c h a r n 3)\). However, if the sending string contains a non-zero character, then C(IF) +1 characters are moved to C(Y-charn3); the insertion character plus C(Y-charn1). A possible illegal procedure fault due to this condition may be avoided by assuring that the \(Z\) and BZ flags are ON.

```

        If ES is OFF and C(Y-charn1) pin+i}\not=\mathrm{ decimal 0, then
    If SN is OFF, then C(EIT)}3->C(Y-char\underline{n}3) pout+
    If SN is ON, then C(EIT)4 }->\mathrm{ C(Y-charn3) pout+i
    C(Y-charn1)
    pout = pout + 1
    ES set On
    pin = pin + C(IF)
pout = pout + C(IF)

```

FLAGS:

ES If OFF and any of \(C(Y \text {-charn } 1)_{\text {pin+i }} \neq\) decimal 0 , then \(O N\); otherwise unchanged

See the "Edit Flags" section

NOTES: The number of characters moved to the receiving string is data dependent. If the entire C(Y-charn1) are decimal 0s, \(C(I F)\) characters are moved to \(C(Y\)-charn 3 ). However, if the sending string contains a non-zero character, then C(IF)+1 characters are moved to C(Y-charn3); the insertion character plus C(Y-charn 1). A possible illegal procedure fault due to this condition may be avoided by assuring that the \(Z\) and \(B Z\) flags are \(O N\).

\section*{mors} Move and OR Sign

SUMMARY:

FLAGS:
Z
```

For i = 0, 1, ...,C(IF) - 1
If SN is OFF, then
C(Y-charn1 1) pin+i | C(EIT)
If SN is ON, then
C(Y-charn11)pin+i | C(EIT)
pin = pin + C(IF)
pout = pout + C(IF)
(Flags not listed are not affected)
See the "Edit Flags" section

```
\begin{tabular}{|c|l|l|}
\hline mses & Move and Set Sign & 16 \\
\hline
\end{tabular}

SUMMARY:
For mvne
For \(\mathbf{i}=0,1, \ldots, C(I F)-1\)
\(C(Y-\operatorname{char} \underline{n} 1)_{p_{i n+i}} \rightarrow C(Y-c h a r \underline{n} 3)_{p o u t+i}\)
pin \(=p i n+C(I F)\)
pout \(=\) pout \(+C(I F)\)
For mve
\(C(Z)=0\)
For \(\mathbf{i}=0,1, \ldots, C(I F)-1\)
\(C\left(Y-\text { charn } \underline{1}_{1}\right)_{\text {pin+i }} \rightarrow C\left(Y-\text { charn } \underline{n}_{3}\right)_{\text {pout }+i}\)
If \(C(Z)=0\), then
\(C(Z)=C(Y-c h a r \underline{n} 1)_{p i n+i} \& C(E I T)_{3}\)
If \(C(Z)=0\), then
\(C(Z)=C(Y-\text { charn } 1)_{p i n+i} \& C(E I T)_{4}\)
If \(C(Z) \neq 0\), then \(S N\) set \(O N\)
pin \(=\) pin \(+C(I F)\)
pout \(=\) pout \(+C(I F)\)

FLAGS: (Flags not listed are not affected)
SN If \(C(E I T)_{4}\) found in \(C(Y-c h a r \underline{n} 1)\), then \(O N\); otherwise no change

Z
See the "Edit Flags" section
\begin{tabular}{|l|l|l|}
\hline mvc & Move Source Characters & 15 \\
\hline
\end{tabular}

SUMMARY:

> For \(i=0,1, \ldots, C(I F)-1\)
> \(\quad C(Y-\text { charn} 1)_{p i n+i} \rightarrow C(Y-\text { charn} 3)_{\text {pout }+i}\)
> pin \(=\) pin \(+C(I F)\)
> pout \(=\) pout \(+C(I F)\)

FLAGS:
(Flags not listed are not affected)
Z
See the "Edit Flags" section

SUMMARY:

                            If \(E S\) is \(O F F\) and \(C\left(Y \text {-charn }{ }^{1}\right)_{p i n+i}=\) decimal 0 , then
        \(C(E I T)_{2} \rightarrow C(Y-c h a r \underline{n} 3)_{\text {pout }+i}\)
    If ES is OFF and \(C(Y-c h a r \underline{1})_{p i n+i} \neq\) decimal 0 , then
        \(C(Y-c h a r \underline{n} 1)\) pin+i \(\rightarrow C(Y-c h a r \underline{n} 3)_{p o u t+i}\)
        ES set On
    pin \(=\) pin \(+C(I F)\)
    pout \(=\) pout \(+C(I F)\)
    (Flags not listed are not affected)
    If \(O F F\) and any of \(C(Y-\text { charn } 1)_{p i n+i} \neq\) decimal 0 , then \(O N\);
    See the "Edit Flags" section
mvzb
Move with Zero Suppression and Blank Replacement

SUMMARY:

FLAGS:

ES

Z

For \(i=0,1, \ldots, C(I F)-1\)
If ES is \(0 N\), then \(C(Y-c h a r \underline{1})^{1}\) pin+i \(\rightarrow C(Y-c h a r \underline{n} 3)_{p o u t+i}\)
If \(E S\) is \(O F F\) and \(C(Y-\text { charn} 1)_{p i n+i}=\) decimal 0 , then
\(C(E I T)_{1} \rightarrow C(Y-c h a r \underline{n} 3)_{\text {pout }+i}\)
If ES is OFF and \(C(Y-c h a r \underline{1})_{p i n+i} \neq \operatorname{decimal} 0\), then
\(C(Y-c h a r \underline{n} 1)_{p i n+i} \rightarrow C(Y-c h a r \underline{n} 3)_{p o u t+i}\)
ES set ON
pin \(=p i n+C(I F)\)
pout \(=\) pout \(+C(I F)\)
(Flags not listed are not affected)

If \(0 F F\) and any of \(C(Y-c h a r \underline{1})_{\text {pin+i }} \neq\) decimal 0 , then \(O N\);
otherwise unchanged
See the "Edit Flags" section


\section*{Micro Operation Code Assignment Map}

Operation code assignments for the micro operations are shown in Table 4-9. A dash (----) indicates an unassigned code. All unassigned codes cause an illegal procedure fault.

Table 4-9. Micro Operation Code Assignment Map

00
10
20
30


\section*{ADDRESSING -- SEGMENTATION AND PAGING}

\section*{ADDRESSING MODES}

The Multics processor is able to access the main memory in either absolute mode or append mode. The processor prepares an 18-bit computed address (TPR.CA) for each main memory reference for instructions or operands using the address preparation algorithms described in Section 6. This computed address is a scalar index into a virtual memory with an extent of 262,144 words.

\section*{Absolute Mode}

In absolute mode, the appending unit is bypassed for instruction fetches and most operand fetches and the final 18 -bit computed address (TPR.CA) from address preparation becomes the absolute main memory address.

Thus, all instructions to be executed in absolute mode must reside in the low-order 262,144 words of main memory, that is, main memory addresses 0 through 262,143. Operands normally also reside in the low-order 262,144 words of main memory but, by specifying in an instruction word that the appending unit be used for the main memory access, operands may reside anywhere in main memory. An appended operand fetch may be specified by:
1. Specifying register then indirect (ri) address modification in the instruction word and indirect to segment (its) or indirect to pointer (itp) address modification in the indirect word.
2. Specifying pointer register modification in the instruction word (bit \(29=1\) ) and giving a pointer register number in the instruction address \(C(y)_{0,2}\).
3. Specifying pointer register modification (MFk.AR = 1) in the modification field for an EIS operand descriptor.

The use of any of the above constructs in absolute mode places the processor in append mode for one or more address preparation cycles. All necessary registers must be properly loaded, all tables of segment descriptor words (SDWs) and page table words (PTWs) expected by the appending unit must exist and be properly described, and all fault conditions must be considered (see append mode below).

If a transfer of control is made with any of the above constructs, the processor remains in append mode after the transfer and subsequent instruction fetches are made in append mode.

Although no segment is defined for absolute mode, it may be helpful to visualize a virtual, unpaged segment overlaying the first 262,144 words of main memory.

\section*{Append Mode}

In append mode, the appending unit is employed for all main memory references. The appending unit is described later in this section.

\section*{SEGMENTATION}

In Multics, a segment is defined as an array of arbitrary (but limited) size of machine words containing arbitrary data. A segment is identified within the processor by a segment number (segno) unique to the segment.

To simplify this discussion, the operation of the hardware ring mechanism is not described although it is an integral part of address preparation. See Section 8 for a discussion of the ring mechanism hardware.

A virtual memory address in the processor consists of a pair of integers, (segng, offset). The range of segno is [0,2 \(\left.{ }^{15}-1\right]\) and the range of offset is [ \(\left.0,2^{18}-1\right]\). The description of the segment whose segno value is \(n\) is kept in the \(\underline{n}^{t h}\) word-pair in a table known as the descriptor segment. The location of the descriptor segment is held by the processor in the descriptor segment base register (DSBR) (see Section 3). Each word-pair of a descriptor segment is known as a segment descriptor word (SDW) and is 72 bits long (see Figure 5-5).

A bit in the SDW for a segment (SDW.U) specifies whether the segment is paged or unpaged. The following is a simplified description of the appending process for unpaged segments (also using an unpaged descriptor segment) (refer to Figures 2-14 and 5-5).
1. If \(2 *\) segno \(>=16 *\) (DSBR.BND + 1), then generate an access violation, out of segment bounds, fault.
2. Fetch the target segment \(S D W\) from \(D S B R . A D D R+2 *\) segno.
3. If SDW.F \(=0\), then generate directed fault \(\underline{n}\) where \(\underline{n}\) is given in SDW.FC. The value of \(n\) used here is the value assigned to define a missing segment fault or, simply, a segment fault.
4. If offset \(>=16\) * (SDW.BOUND + 1), then generate an access violation, out of segment bounds, fault.
5. If the access bits (SDW.R, SDW.E, etc.) of the segment are incompatible with the reference, generate the appropriate access violation fault.
6. Generate 24-bit absolute main memory address SDW.ADDR + offset.

Figure 5-1 depicts the relationships just described.


Figure 5-1. Main Memory Address Generation for Unpaged Segments

\section*{PAGING}

In Multics, a page is defined as a block of virtual memory with a size of \(2^{10}\) machine words. The processor is designed in such a way that the page size is adjustable over the range \(\left[2^{6}, 2^{12}\right]\) but no basis has been found to justify an assertion that any page size is more efficient than 210 or 1024 words.

The processor divides a k-bit offset or segno value into two parts; the high-order ( \(k-n\) ) bits forming a page number, \(x\), and the low-order \(n\) bits forming a word number, y. This may stated as:
```

y = (value) modulo (page size)
x = (value - y) / (page size)

```

The symbols \(x\) and \(y\) are used in this context throughout this section. An example of page number formation is shown in Figure 5-2.


Figure 5-2. Page Number Formation

A bit in the SDW for a segment (SDW.U) specifies whether the segment is paged or unpaged. A paged segment may be defined as an array of arbitrary (but limited) size of pages and a page may be defined as an array of 1024 machine words. Thus, \(x\) is a scalar index into the array of pages, \(y\) is a scalar index into the page, and a reference to a word of a paged segment may be treated as a reference to word \(y\) of page \(x\) of the segment.

Multics subdivides the virtual memory into page size blocks of 1024 words each. Such a subdivision of space allows a segment page to handled as a physical block independently from the other pages of the segment and from other segments. In main memory, the blocks are known as frames; on secondary storage, they are known as records. When a reference to a word in a paged segment is required (and the page containing the word is not already in main memory), a main memory frame is allocated and the page is read in from secondary storage. Unneeded pages need not occupy space in main memory.

The location and status of page \(x\) of a paged segment is kept in the \(x\) th word of a table known as the page table for the segment. The words in this table are known as page table words (PTWs) (see Figure 5-6).

Any segment may be paged as appropriate and convenient. The address field of the segment descriptor word (SDW.ADDR) for a paged segment contains the 24-bit absolute main memory address of the page table for the segment instead of the address of the origin of the segment. If the descriptor segment is paged, the address field of the descriptor segment base register (DSBR.ADDR) contains the 24 -bit absolute main memory address of the page table for the descriptor segment.

The full algorithm used by the processor to access word offset of paged segment segno (including descriptor segment paging) is as follows. (Refer to Figures 2-14, 5-5, and 5-6.)
1. If \(2 *\) segno \(>=16 *\) (DSBR.BND + 1), then generate an access violation, out of segment bounds, fault.
2. Form the quantities:
\[
\begin{aligned}
& \mathrm{y} 1=\left(22^{*} \text { segno }\right) \text { modulo } 1024 \\
& \mathrm{x} 1=\left(2{ }^{*} \text { segno }-\mathrm{y} 1\right) / 1024
\end{aligned}
\]
3. Fetch the descriptor segment \(\operatorname{PTW}(x 1)\) from \(D S B R . A D R+x 1\).
4. If \(\operatorname{PTW}(x 1) . F=0\), then generate directed fault \(n\) where \(\underline{n}\) is given in PTW (x1).FC. The value of \(n\) used here is the value assigned to define a missing page fault or, simply, a page fault.
5. Fetch the target segment SDW, SDW(segno), from the descriptor segment page at PTW(x1).ADDR + y1.
6. If \(S D W(\) segno). \(F=0\), then generate directed fault \(\underline{n}\) where \(\underline{n}\) is given in SDW(segno).FC. This is a segment fault as discussed earlier in this section.
7. If offset \(>=16 *\) (SDW(segno). BOUND + 1), then generate an access violation, out of segment bounds, fault.
8. If the access bits (SDW(segno).R, SDW(segno).E, etc.) of the segment are incompatible with the reference, generate the appropriate access violation fault.
9. Form the quantities:
\[
\begin{aligned}
& \mathrm{y} 2=\text { offset modulo } 1024 \\
& \mathrm{x} 2=(\text { offset }-\mathrm{y} 2) / 1024
\end{aligned}
\]
10. Fetch the target segment PTW(x2) from SDW(segno).ADDR + x2.
11. If \(\operatorname{PTW}(x 2) . F=0\), then generate directed fault \(n\) where \(\underline{n}\) is given in PTW(x2).FC. This is a page fault as in Step 4 above.
12. Generate the 24 -bit absolute main memory address PTW(x2).ADDR + y2.

Figure 5-3 depicts the relationships described above.


Figure 5-3. Main Memory Address Generation for Paged Segments

\section*{CHANGING ADDRESSING MODES}

The processor is placed in absolute mode by the initialize, initialize and clear, or system initialize functions. The first response to faults and interrupts is in absolute mode and the mode thereafter is determined by the instruction sequence entered through the fault or interrupt trap pair. The processor remains in absolute mode until a transfer of control via the appending unit takes place. Note that a Return (ret) or Restore Control Unit (rcu) instruction that sets the absolute indicator OFF (see Section 3 for a discussion of the indicators) or a Return Control Double (rtcd) instruction also places the processor in append mode.

When it responds to a fault or interrupt, the processor enters absolute mode temporarily for the fetch and execution of the trap pair. If an unappended
transfer is executed while in the trap pair, the processor remains in absolute mode, otherwise it returns to append mode.

\section*{ADDRESS APPENDING}

At the completion of the formation of the virtual memory address (see Section 6) an effective segment number (segno) is in the segment number register of the temporary pointer register (TPR.SNR) and a computed address (offset) is in the computed address register of the temporary pointer register (TPR.CA.) (See Section 3 for a discussion of the temporary pointer register.)

\section*{Address Appending Sequences}

Once segno and offset are formed in TPR.SNR and TPR.CA, respectively, the process of generating the 24 -bit absolute main memory address can involve a number of different and distinct appending unit cycles.

The operation of the appending unit is shown in the flowchart in Figure 5-4. This flowchart assumes that directed faults, store faults, and parity faults do not occur.

A segment boundary check is made in every cycle except PSDW. If a boundary violation is detected, an access violation, out of segment bounds, fault is generated and the execution of the instruction interrupted. The occurrence of any fault interrupts the sequence at the point of occurrence. The operating system software should store the control unit data for possible later continuation and attempt to resolve the fault condition.

The value of the associative memories may be seen in the flowchart by observing the number of appending unit cycles bypassed if an SDW or PTW is found in the associative memories.

There are nine different appending unit cycles that involve accesses to main memory. Two of these (FANP, FAP) generate the 24-bit absolute main memory address and initiate a main memory access for the operand, indirect word, or instruction pair; five (NSDW, PSDW, PTW, PTW, and DSPTW) generate a main memory access to fetch an SDW or PTW; and two (MDSPTW and MPTW) generate a main memory access to update page status bits (PTW.U and PTW.M) in a PTW. The cycles are defined in Table 5-1.
\begin{tabular}{|c|c|}
\hline Cycle name & Function \\
\hline \multirow[t]{2}{*}{FANP} & Final address nonpaged \\
\hline & Generates the 24 -bit absolute main memory address and initiates a main memory access to an unpaged segment for operands, indirect words, or instructions. \\
\hline \multirow[t]{2}{*}{FAP} & Final address paged \\
\hline & Generates the 24 -bit absolute main memory address and initiates a main memory access to a paged segment for operands, indirect words, or instructions. \\
\hline \multirow[t]{2}{*}{NSDW} & Nonpaged SDW Fetch \\
\hline & Fetches an SDW from an unpaged descriptor segment. \\
\hline \multirow[t]{2}{*}{PSDW} & Paged SDW Fetch \\
\hline & Fetches an SDW from a paged descriptor segment. \\
\hline \multirow[t]{2}{*}{PTW} & PTW fetch \\
\hline & Fetches a PTW from a page table other than a descriptor segment page table and sets the page accessed bit (PTW.U). \\
\hline \multirow[t]{2}{*}{PTW2} & Prepage PTW fetch \\
\hline & Fetches the next PTW from a page table other than a descriptor segment page table during hardware prepaging for certain uninterruptable EIS instructions. This cycle does not load the next PTW into the appending unit. It merely assures that the PTW is not faulted (PTW.F \(=1\) ) and that the target page will be in main memory when and if needed by the instruction. \\
\hline \multirow[t]{2}{*}{DSPTW} & Descriptor segment PTW fetch \\
\hline & Fetches a PTW from a descriptor segment page table. \\
\hline \multirow[t]{2}{*}{MDSPTW} & Modify DSPTW \\
\hline & Sets the page accessed bit (PTW.U) in the PTW for a page in a descriptor segment page table. This cycle always immediately follows a DSPTW cycle. \\
\hline \multirow[t]{2}{*}{MPTW} & Modify PTW \\
\hline & Sets the page modified bit (PTW.M) in the PTW for a page in other than a descriptor segment page table. \\
\hline
\end{tabular}


Figure 5-4. Appending Unit Operation Flowchart

\section*{Segment Descriptor Word (SDW) Format}

The segment descriptor word (SDW) pair contains information that controls the access to a segment. The SDW for segment \(\underline{n}\) is located at offset \(2 \underline{n}\) in the descriptor segment whose description is curreñtly loaded into the dē̄criptor segment base register (DSBR).

Even word


Odd word


Figure 5-5. Segment Descriptor Word (SDW) Format
\begin{tabular}{|c|c|}
\hline Field Name & Description \\
\hline ADDR & 24-bit absolute main memory address of unpaged segment ( \(U=1\) ) or segment page table ( \(U=0\) ) \\
\hline R1, R2, R3 & Ring brackets (see Section 8) \\
\hline F & Directed fault flag \\
\hline & ```
1 = the unpaged segment or segment page table is in main
    memory
O = execute the directed fault specified in FC
``` \\
\hline FC & The number of the directed fault (df0-df3) to be executed if \(\mathrm{F}=0\) \\
\hline BOUND & 14 high-order bits of the largest 18 -bit modulo 16 offset that may be accessed without causing a descriptor violation, out of segment bounds, fault \\
\hline
\end{tabular}
```

Field Name Description
R Read permission bit
E Execute permission bit (xec and xed instructions excluded)
W Write permission bit
P Privileged mode bit
0 = privileged instructions cannot be executed
1 = privileged instructions may be executed if in ring 0
U
G
C
EB
Entry bound
Any call into this segment must be to an offset less than EB
if G=0

```

\section*{Page Table Word (ptw) Format}

The page table word (PTW) contains main memory address and status information for a page of a paged segment.


Figure 5-6. Page Table Word (PTW) Format

Bits pictured as "x" are ignored by the hardware and may be used by the operating system software.


\section*{SECTION 6}

\author{
VIRTUAL ADDRESS FORMATION
}

\section*{DEFINITION OF VIRTUAL ADDRESS}

The virtual address in the Multics processor is the user's specification of the location of a data item in the Multics virtual memory. Each referance to the virtual memory for operands, indirect words, indirect pointers, operand descriptors, or instructions must provide a virtual address. The hardware and the operating system translate the virtual address into the true location of the data item and assure that the data item is in main memory for the reference.

The virtual address consists of two parts, an effective segment number and an offset or computed address. The value of each part is the result of the evaluation of a hardware algorithm (expression) of one or more terms. The selection of the algorithm is made by the use of control bits in the instruction word; for example, bit 29 for modification by pointer register and bits 30-35 (the TAG field) for modification by index register or indirect word. For certain modifications by indirect word, the TAG field of the indirect word is also treated as an address modifier, thus establishing a continuing "indirect chain". Bit 29 of an indirect word has no meaning in the context of virtual address formation.

The results of evaluation of the virtual address formation algorithms are stored in temporary registers used as working registers by the processor. The effective segment number is stored in the temporary segment register, TPR.TSR. The offset is stored in the computed address register, TPR.CA. When each virtual address computation has been completed, C(TPR.TSR) and C(TPR.CA) are presented to the appending unit for translation to a 24-bit absolute main memory address (see Section 5).

\section*{TYPES OF VIRTUAL ADDRESS FORMATION}

There are two types of virtual address formation. The first type does not make explicit use of segment numbers. The algorithms produce values for the computed address, C(TPR.CA), only. The effective segment number in C(TPR.TSR) does not change from the value used to fetch the current instruction. In this case, all references are said to be "local" to the procedure segment pointed to by the procedure pointer register (PPR).

The second type makes use of a segment number in an indirect word-pair in main memory or in a pointer register ( PRn ). The algorithms produce values for both the effective segment number, C(TPR.TSR), and the computed address, C(TPR.CA). The effective segment number in C(TPR.TSR) may change and, if it changes, references are said to be "external" to the procedure segment.

Both types of virtual address formation for the operand of a basic or EIS single-word instruction begins with a preliminary step of loading TPR.CA with
the ADDRESS field of the instruction word. This preliminary step takes place during instruction decode.

The two types of virtual address formation can be intermixed. In cases where virtual address calculations are chained together through pointer registers or indirect words, each virtual address is translated to a 24-bit absolute main memory address to fetch the next item in the chain.

This description of virtual address formation is divided into two parts corresponding to the two types. The first part describes the type that involves only the computed address, C(TPR.CA). The effective segment number is constant. In append mode its value is equal to C(PPR.PSR) (a local reference) and in absolute mode its value is undefined.

The second part describes the type that involves both the effective segment number, C'TPR.TSR), and the computed address, C(TPR.CA).

\section*{SYMBOLOGY (ALM)}

In many instances in the discussions that follow, references to the features of the ALM assembly program are unavoidable. Such references are explained briefly here. The reader is advised to consult the appropriate software documentation for further details and for possible changes in the various features.

\section*{Symbolic Fields}

A symbolic field is an expression consisting of variables, constants, literals, and operators that is evaluated by ALM to produce a value for the corresponding field of a machine word. The values of the variables and constants are either known or assignable and the operators are defined for the mode of the evaluation (algebraic, logical, etc.). The necessary fields for a machine instruction or ALM pseudo-instruction are given as a comma-separated string of expressions.

\section*{Alm Pseudo-Instructions}

The following ALM pseudo-instructions are used in this sections:
aci string
This pseudo-instruction generates a sequence of 9-bit byte fields each of which contains the ASCII octal value for the corresponding graphic character in string. The last machine word generated is low-order filled with binary 0 s to the next word boundary.
arg address,tag
This pseudo-instruction generates a machine word with the same format as the basic and EIS single-word instructions but having binary 0s in the operation code field.

This pseudo-instruction generates a sequence of 6-bit character fields each of which contains the binary coded decimal (BCD) octal value for the corresponding graphic character in string. The last machine word generated is low-order filled with binary \(0 s\) to the next word boundary.
vfd field1,field2, ... ,fieldn
This pseudo-instruction generates a machine word (or word-pair) containing an arbitrary number of fields of arbitrary length up to a total bit count of 72. The data generated is left-justified in the machine word (or word-pair) and zero filled to the next word boundary as necessary.

Each fieldi is given as:

\section*{md/expr}
where: \(\underline{m}\) is the data conversion mode and may be:
null for arithmetic operators and decimal literals,
o for Boolean operators and octal literals,
\(h\) for 6-bit character binary coded decimal (BCD) character strings, or
a for 9-bit byte ASCII character strings.
d is a literal giving the field width in bits and may have any value from 1 to 72 .
expr is the expression to be evaluated or converted. Conversion is done with full 36 -bit precision and the field value is the conversion result modulo the field width.

\section*{COMPUTED ADDRESS FORMATION}

The address formation algorithms described here produce values only for the computed address. The effective segment number is constant and equal to \(C(P P R . P S R)\) if the processor is in append mode or is undefined if the processor is in absolute mode.

The Address Modifier (TAG) Field

Bits 30-35 of an instruction word or indirect word constitute the address modifier or TAG field. The format of the TAG field is:


Figure 6-1. Address Modifier (TAG) Field Format
\(T_{m} \quad\)\begin{tabular}{l} 
modifier field, specifies one of four general types of \\
computed address modification
\end{tabular}
\(T_{d} \quad\)\begin{tabular}{l} 
designator field, selects among several variations available \\
for the general type given with \(T_{m}\)
\end{tabular}

General Types of Computed Address Modification

There are four general types of computed address modification: register, register then indirect, indirect then register, and indirect then tally. The general types are described in Table 6-1. The value loaded into TPR.CA is symbolized by "y" in the descriptions following.

(1)

In this instance, the indirect then tally variations fault tag 1, fault tag 2, and fault tag 3 are treated differently. The fault tag 1 variation results in the action described here but fault tag 2 and fault tag 3 result in the generation of a fault. See the discussion of indirect then tally modification later in this section.

The flowcharts depicting the computed address formation process are scattered throughout this section and are linked together by figure references. The flowcharts start with Figure 6-2.


Figure 6-2. Common Computed Address Formation Flowchart

\section*{Register (r) Modification}

In register modification \(\left(T_{m}=0\right)\) the value of \(T_{d}\) designates a register whose contents are to be added to \(C(T P R . C A)\) to form a modified C(TPR.CA). This modified \(C(T P R . C A)\) becomes the computed address of the oper and. See Figure 6-3, Table 6-2, and the examples following.


Figure 6-3. Register Modification Flowchart

Table 6-2. Register Modification Decode
\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{gathered}
\mathrm{T}^{\mathrm{d}} \\
\text { value }
\end{gathered}
\] & Register & \begin{tabular}{l}
Coding \\
Symbol
\end{tabular} & Computed Address \\
\hline 0 & none & n, null & y \\
\hline 1 & \({ }^{\text {A }} 0,17\) & au & \(y+C(A) 0_{0,17}\) \\
\hline 2 & \(Q_{0,17}\) & qu & \(y+C(Q)_{0,17}\) \\
\hline 3 & none & du & none; \(y\) becomes the upper 18 bits of the 36 -bit zero filled operand \\
\hline 4 & PPR.IC & ic & \(\mathrm{y}+\mathrm{C}(\mathrm{PPR} . \mathrm{IC})\) \\
\hline 5 & \(\mathrm{A}_{18,35}\) & al & \(y+C(A) 18,35\) \\
\hline 6 & Q18,35 & ql & \(y+C(Q) 18,35\) \\
\hline 7 & none & dl & none; \(y\) becomes the lower 18 bits of the 36 -bit zero filled operand \\
\hline 10 & x0 & 0, x0 & \(y+C(X 0)\) \\
\hline 11 & X 1 & 1, x 1 & \(y+C(X 1)\) \\
\hline 12 & X2 & 2, x2 & \(\mathrm{y}+\mathrm{C}(\mathrm{X} 2)\) \\
\hline 13 & x3 & 3, x3 & \(y+C(x 3)\) \\
\hline 14 & X4 & 4, x4 & \(y+C\left(x_{4}\right)\) \\
\hline 15 & X5 & 5, x5 & \(y+C(x 5)\) \\
\hline 16 & x6 & 6, x6 & \(y+C(x 6)\) \\
\hline 17 & X7 & 7, x7 & \(y+C(X 7)\) \\
\hline
\end{tabular}

Location Instruction
1.
2.
3.
4.
5.
6.
7.
8.

Ida \(y\)
sta \(y, n\)
ldaq \(y, a u\)
tra 3,ic
ldq \(y, d u\)
\(1 \times 14 \mathrm{y}, \mathrm{d} 1\)
mpy \(y, 1\)
stx4 y,7

Computed address
y
y
\(y+C(A)_{0,17}\)
\(a+3\)
none; oper and has the form yil(00...0) 18
none; operand has the form (00...0) 181iy
\(y+C(X 1)\)
\(y+C(X 7)\)

In register then indirect modification \(\left(T_{m}=12\right.\) the value of \(T_{d}\) designates a register whose contents are to be added to \(\quad\) C(TPR.CA) to form a modified C(TPR.CA). This modified C(TPR.CA) is used as a computed address to fetch an indirect word. The ADDRESS field of the indirect word is loaded into TPR.CA and the TAG field of the indirect word is interpreted in the next step of an indirect chain. The TALLY field of the indirect word is ignored.

The indirect chain continues until an indirect word TAG field specifies a modification without indirection.

The coding symbol for register then indirect modification is \(r^{*}\) where \(r\) is any of the coding symbols for register modification as given in Table 6-1 above except \(d u\) and \(d l\). The \(d u\) and \(d l\) register codes are illegal and and their use causes an illegal procedure, illegal modifier, fault. See Figure 6-4, Table 6-1, and the examples following.


Figure 6-4. Register Then Indirect Modification Flowchart

Examples:
\begin{tabular}{|c|c|c|c|}
\hline & Location & Instruction & Computed address \\
\hline 1. & \[
\begin{aligned}
& \mathrm{a} \\
& \mathrm{~b}
\end{aligned}
\] & \[
\begin{aligned}
& \text { lda } \quad \mathrm{b}, * \\
& \arg \mathrm{y}
\end{aligned}
\] & \[
\left.\frac{(r}{y}=n u l l\right)
\] \\
\hline 2. & \[
\begin{aligned}
& a \\
& b+C(X 1)
\end{aligned}
\] & \[
\begin{array}{ll}
\operatorname{ldq} & b, 1^{*} \\
\arg & y, a u
\end{array}
\] & \(y+C(A)_{0,17}\) \\
\hline 3. & \[
\begin{aligned}
& a \\
& a+4 \\
& c
\end{aligned}
\] & \[
\begin{aligned}
& \operatorname{tra} 4, \text { ic* } \\
& \arg c,^{*} \\
& \arg y
\end{aligned}
\] & y \\
\hline 4. & \[
\begin{aligned}
& a \\
& b+C(X 0) \\
& c+C(X 1)
\end{aligned}
\] & \[
\begin{aligned}
& \operatorname{lx14} \mathrm{b}, 0^{*} \\
& \arg \mathrm{c}, 1 * \\
& \arg \mathrm{y}, \mathrm{dl}
\end{aligned}
\] & none; operand has the form
\[
(00 \ldots 0) 18^{11 y}
\] \\
\hline
\end{tabular}

Indirect Then Register (ir) Modification

In indirect then register modification \(\left(T_{m}=3\right)\) the value of \(T_{d}\) designates a register whose contents are to be added to C(TPR.CA) to form the final modified \(C(T P R . C A)\) during the last step in the indirect chain. The value of \(T_{d}\) is held in a special holding register, CT-HOLD. The initial C(TPR.CA) is used an as computed address to fetch an indirect word. The ADDRESS of the indirect word is loaded into TPR.CA and the TAG field of the indirect word is interpreted in the next step of an indirect chain. The TALLY field of the indirect word is ignored.

If the indirect word TAG field specifies a register then indirect modification, that modification is performed and the indirect chain continues.

If the indirect word TAG field specifies indirect then register modification, the \(T_{d}\) value from that \(T A G\) field replaces the \(T_{d}\) value in CT-HOLD and the indirect chain continues.

If the indirect word TAG specifies register or indirect then tally modification, that modification is replaced with a register modification using the \(T_{d}\) value in CT-HOLD and the indirect chain ends.

The coding symbol for indirect then register modification is \({ }^{*} \underline{r}\) where \(\underline{r}\) is any of the coding symbols for register modification as given in Table 6-2 except null. See Figure 6-5, Table 6-1, and the examples following.


Figure 6-5. Indirect Then Register Modification Flowchart

Examples:

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{3.} & a & 1 da & b,*1 & \((C T-H O L D=x 1)\) \\
\hline & b & arg & c, \({ }^{*}\) & \\
\hline & c & arg & d,* 4 & \((C T-H O L D=x 4)\) \\
\hline & d & arg & y,ql & \(y+C(X 4)\) \\
\hline \multirow[t]{3}{*}{4.} & a & 1 dx 0 & b, \({ }^{*}\) & \\
\hline & \(b+C\) ( 1 ) & arg & c, *ic & (CT-HOLD = ic) \\
\hline & c & arg & 5,dl & \(a+5\) \\
\hline
\end{tabular}

Indirect Then Tally (it) Modification

In indirect then tally modification \(\left(T_{m}=2\right)\) the value of \(T_{d}\) specifies a variation. The initial C(TPR.CA) is used an as computed address to fetch an indirect word. The indirect word is interpreted and possibly altered as the modification is performed. If the specified variation involves alteration of the indirect word, the indirect word is fetched with a special main memory cycle that prevents other processors from accessing it until the alteration is complete.

The TALLY field of the indirect word is used to count references made to the indirect word. It has a maximum range of 4096. If the TALLY field has the value 0 after a reference to the indirect word, the tally runout indicator will be set \(O N\), otherwise the tally runout indicator is set OFF. The value of the TALLY field and the state of the tally runout indicator have no effect on computed address formation.

If there is more than one indirect word in an indirect chain that is referenced by a tally counting variation, only the state of the TALLY field of the last such word is reflected in the tally runout indicator.

The variations of the indirect then tally modification are given in Table 6-3 and explained in detail in the paragraphs following. Those entries given as "Undefined" cause an illegal procedure, illegal modifier, fault. See Figure 6-6, Table 6-1, and the examples following.

Table 6-3. Variations of Indirect Then Tally Modification
\begin{tabular}{|c|c|c|}
\hline \[
\mathrm{T}_{\mathrm{d}}
\] & Coding symbol & Computed address \\
\hline 0 & f 1 & Fault tag 1 \\
\hline 1 & & Undefined (see itp modification later in this section) \\
\hline 2 & & Undefined \\
\hline 3 & & Undefined (see its modification later in this section) \\
\hline 4 & sd & Subtract delta \\
\hline 5 & scr & Sequence character reverse \\
\hline 6 & f2 & Fault tag 2 \\
\hline 7 & f 3 & Fault tag 3 \\
\hline 10 & ci & Character indirect \\
\hline 11 & i & Indirect \\
\hline 12 & sc & Sequence character \\
\hline 13 & ad & Add delta \\
\hline 14 & di & Decrement address, increment tally \\
\hline 15 & dic & Decrement address, increment tally, and continue \\
\hline 16 & id & Increment address, decrement tally \\
\hline 17 & ide & Increment address, decrement tally, and continue \\
\hline
\end{tabular}

Fault tag \(1\left(T_{d}=0\right)\)
If this variation appears in an indirect word and the TAG of the instruction word or preceding indirect word is indirect then register (ir), then terminate computed address formation with a register (r) modification using the register held in CT-HOLD. If this variation appears in an instruction word or in an indirect word and the TAG of the instruction word or preceding indirect word is not indirect then register (ir), then generate a fault tag 1 fault.
\(C(T P R . C A)\) at the time of the fault contains the computed address of the word containing the fault tag 1 variation. Thus, the ADDRESS and TALLY fields of that word may contain information relative to recovery from the fault.

Subtract delta ( \(\left.T_{d}=4\right)\)
The TAG field of the indirect word is interpreted as a 6-bit, unsigned, positive address increment value, delta. For each reference to the indirect word, the ADDRESS field is reduced by delta and the TALLY field is increased by 1 before the computed address is formed. ADDRESS arithmetic is modulo \(2^{40}\). TALLY arithmetic is modulo 4096. If the TALLY field overflows to 0 , the tally runout indicator is set ON, otherwise it is set OFF. The computed address is the value of the decremented ADDRESS field of the indirect word.

Example:
\begin{tabular}{|c|c|c|c|c|c|}
\hline Location & \multicolumn{2}{|l|}{Instruction} & Reference count & Computed address & Tally value \\
\hline \multirow[t]{4}{*}{\[
\begin{aligned}
& \mathrm{a} \\
& \mathrm{~b}
\end{aligned}
\]} & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { lda } \\
& \text { vfd }
\end{aligned}
\]} & \multirow[t]{4}{*}{\[
\begin{aligned}
& b, s d \\
& 18 / c, 12 / t, 6 / d
\end{aligned}
\]} & 1 & c-d & t+1 \\
\hline & & & 2 & c-2d. & \(t+2\) \\
\hline & & & 3 & c-3d & t+3 \\
\hline & & & \(\cdots\) & \(c-n\) d & \(t+\underline{n}\) \\
\hline
\end{tabular}

Sequence character reverse ( \(T_{d}=5\) )
Bit 30 of the TAG field of the indirect word is interpreted as a character size flag, tb, with the value 0 indicating 6-bit characters and the value 1 indicating 9-bit bytes. Bits \(33-35\) of the TAG field are interpreted as a 3-bit character/byte position counter, cf. Bits 31-32 of the TAG field must be zero.

For each reference to the indirect word, the character counter, \(c f\), is reduced by 1 and the TALLY field is increased by 1 before the computed address is formed. Character count arithmetic is modulo 6 for 6-bit characters and modulo 4 for 9-bit bytes. If the character count, cf, underflows to -1 , it is reset to 5 for 6-bit characters or to 3 for 9 -bit bytes and ADDRESS is reduced by 1. ADDRESS arithmetic is modulo 218. TALLY arithmetic is modulo 4096. If the TALLY field overflows to 0 , the tally runout indicator is set \(O N\), otherwise it is set OFF. The computed address is the (possibly) decremented value of the ADDRESS field of the indirect word. The effective character/byte number is the decremented value of the character position count, \(c f\), field of the indirect word.

A 36-bit operand is formed by high-order zero filling the value of character \(\mathrm{cf}-1\) of C (computed address) with an appropriate number of bits.

Examples:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Location & Inst & ruction \(\quad\) Ref & ference count & cf & Computed address & Tally value & & Operand \\
\hline a & lda & b,scr & 1 & 2 & \(c+1\) & \(t+1\) & (00. & .0)301!"I" \\
\hline b & \(v f d\) & 18/c+1, 12/t, 1/0,5/3 & 3 & 1 & \(c+1\) & \(t+2\) & (00. & . .0) \(3011 / \mathrm{H}^{\prime \prime}\) \\
\hline c & bci & "ABCDEFGHIJKL" & 3 & 0 & \(c+1\) & t+3 & (00. & . .0)30 1 "G" \\
\hline & & & 4 & 5 & c & \(t+4\) & (00. & . .0) 301 "F" \\
\hline & & & 5 & 4 & c & \(t+5\) & (00. & . 0) 3011 "E" \\
\hline & & & - & & & & & \\
\hline a & lda & b,scr & 1 & 2 & c+1 & \(t+1\) & (00. & . .0) 2711 "g" \\
\hline b & \(v f d\) & 18/c+1,12/t, 1/1,5/3 & 2 & 1 & \(c+1\) & \(t+2\) & (00. & . .0) 271 "f" \\
\hline c & aci & "abcdefgh" & 3 & 0 & \(c+1\) & \(t+3\) & (00. & . .0) 271 "e" \\
\hline & & & 4 & 3 & c & & & . .0)271 "d" \\
\hline & & & 5 & 2 & c & t+5 & (00. & . .0) 271 " "c" \\
\hline
\end{tabular}

Fault tag \(2\left(T_{d}=6\right)\)
Terminate computed address formation immediately and generate a fault tag 2 fault.

C(TPR.CA) at the time of the fault contains the computed address of the word containing the fault tag 2 variation. Thus, the ADDRESS and TALLY fields of that word may contain information relative to recovery from the fault.

Fault tag \(3\left(T_{d}=7\right)\)
Terminate computed address formation immediately and generate a fault tag 3 fault.

C(TPR.CA) at the time of the fault contains the computed address of the word containing the fault tag 3 variation. Thus, the ADDRESS and TALLY fields of that word may contain information relative to recovery from the fault.

Character indirect ( \(\mathrm{T}_{\mathrm{d}}=10\) )
Bit 30 of the TAG field of the indirect word is interpreted as a character size flag, tb, with the value 0 indicating 6 -bit characters and the value 1 indicating 9-bit bytes. Bits 33-35 of the TAG field are interpreted as a 3 -bit character/byte position value, cf. Bits 31-32 of the TAG field must be zero.

If the character position value is greater than 5 for 6 -bit characters or greater than 3 for 9 -bit bytes, an illegal procedure, illegal modifier, fault will occur. The TALLY field is ignored. The computed address is the value of the ADDRESS field of the indirect word. The effective character/byte number is the value of the character position count, cf, field of the indirect word.

A 36-bit operand is formed by high-order zero filling the value of character ef of \(C\) (computed address) with an appropriate number of bits.

Examples:
Location Instruction Operand
\begin{tabular}{|c|c|c|c|}
\hline a & lda & \(\mathrm{b}, \mathrm{ci}\) & \\
\hline b & vfd & 18/c+1,12/0,1/0,5/2 & \((00 . .0)_{30} 17 \mathrm{I} \mathrm{\prime}\) \\
\hline c & & & \\
\hline a & 1da & d, ci & \\
\hline d & vfd & 18/c,12/0,1/0,5/1 & \((00 . .0)_{30} 110 \mathrm{~B} "\) \\
\hline a & 1 da & e,ci & \\
\hline \({ }_{\text {e }}\) & vfd & 18/f, 12/0,1/1,5/3 & \((00 . .0)_{27} 17 \mathrm{~d} \|\) \\
\hline f & aci & "abcdefgh" & \\
\hline a & 1 da & g, ci & \\
\hline g & vfd & 18/f+1,12/0,1/1,5/0 & (00...0) 2717 l " \\
\hline
\end{tabular}

Indirect ( \(\mathrm{T}_{\mathrm{d}}=11\) )
The computed address is the value of the ADDRESS field of the indirect word. The TALLY and TAG fields of the indirect word are ignored.

Sequence character ( \(T_{d}=12\) )
Bit 30 of the TAG field of the indirect word is interpreted as a character size flag, tb, with the value 0 indicating 6 -bit characters and the value 1 indicating 9 -bit bytes. Bits \(33-35\) of the TAG field are interpreted as a 3-bit character position counter, cf. Bits 31-32 of the TAG field must be zero.

For each reference to the indirect word, the character counter, cf, is increased by 1 and the TALLY field is reduced by 1 after the computed address is formed. Character count arithmetic is modulo 6 for 6-bit characters and modulo 4 for 9 -bit bytes. If the character count, cf, overflows to 6 for 6 -bit characters or to 4 for 9 -bit bytes, it is reset to 0 and ADDRESS is increased by 1. ADDRESS arithmetic is
modulo \(2^{18}\). TALLY arithmetic is modulo 4096. If the TALLY field is reduced to 0 , the tally runout indicator is set \(O N\), otherwise it is set OFF. The computed address is the unmodified value of the ADDRESS field. The effective character/byte number is the unmodified value of the character position counter, \(c f\), field of the indirect word.

A 36-bit operand is formed by high-order zero filling the value of character cf of C (computed address) with an approprịate number of bits.

Examples:

Location Instruction
Reference Computed Tally
Location Instruction count cf address value Operand
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline a & 1da & b, sc & 1 & 4 & c & \(t-1\) &  \\
\hline b & vfd & 18/c, 12/t, 1/0,5/4 & 2 & 5 & c & t-2 &  \\
\hline c & bci & "ABCDEFGHIJKL" & 3 & 0 & \(\mathrm{c}+1\) & t-3 & (00...0) \(301 / \mathrm{G}\) " \\
\hline & & & 4 & 1 & c+1 & t-4 & (00...0)30 \({ }^{1 / \mathrm{H}} \mathrm{H}^{\prime}\) \\
\hline & & & 5 & 2 & c+1 & t-5 & (00...0) 30117 l \\
\hline a & 1da & b,sc & 1 & 2 & c & t-1 & (00...0) 27 ! \({ }^{\text {c/c" }}\) \\
\hline b & vfd & 18/c, 12/t, 1/1,5/2 & 2 & 3 & c & t-2 & (00...0) \(2711 \mathrm{ld}{ }^{\text {c }}\) \\
\hline c & aci & "abcdefgh" & 3 & 0 & \(\mathrm{c}+1\) & t-3 & (00...0) \(271 \mid " \mathrm{l}\) \\
\hline & & & 4 & 1 & c+1 & t-4 & (00...0) 271 "f" \\
\hline & & & 5 & 2 & \(c+1\) & t-5 & (00...0) \(27117 \mathrm{l}{ }^{\text {l }}\) \\
\hline
\end{tabular}

Add delta \(\left(T_{d}=13\right)\)
The TAG field of the indirect word is interpreted as a 6-bit, unsigned, positive address increment value, delta. For each reference to the indirect word, the ADDRESS field is increased by delta and the TALLY field is reduced by 1 after the computed address is formed. ADDRESS arithmetic is modulo 270 . TALLY arithmetic is modulo 4096. If the TALLY field is reduced to 0 , the tally runout indicator is set ON, otherwise it is set OFF. The computed address is the value of the unmodified ADDRESS field of the indirect word.

Example:
\begin{tabular}{|c|c|c|c|c|c|}
\hline Location & \multicolumn{2}{|l|}{Instruction} & Reference count & Computed address & \begin{tabular}{l}
Tally \\
value
\end{tabular} \\
\hline \multirow[t]{4}{*}{a} & 1 da & b, ad & 1 & \(c\) & t-1 \\
\hline & vfd & 18/c,1/t,6/d & 2 & \(\mathrm{c}+\mathrm{d}\) & t-2 \\
\hline & & & 3 & \(c+2 \mathrm{~d}\) & t-3 \\
\hline & & & \(\cdots\) & \(c+(\underline{n}-1) d\) & t-n \\
\hline
\end{tabular}

Decrement address, increment tally ( \(\mathrm{T}_{\mathrm{d}}=14\) )
For each reference to the indirect word, the ADDRESS field is reduced by 1 and the TALLY field is increased by 1 beffre the computed address is formed. ADDRESS arithmetic is modulo 20 . TALLY arithmetic is modulo 4096. If the TALLY field overflows to 0 , the tally runout indicator is set ON, otherwise it is set OFF. The TAG field of the indirect word is ignored. The computed address is the value of the decremented ADDRESS field.

Example:
\begin{tabular}{|c|c|c|c|c|c|}
\hline Location & \multicolumn{2}{|l|}{Instruction} & Reference count & Computed address & Tally value \\
\hline \multirow[t]{4}{*}{a} & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { lda } \\
& \mathrm{vfd}
\end{aligned}
\]} & \multirow[t]{4}{*}{\[
\begin{aligned}
& \mathrm{b}, \mathrm{di} \\
& 18 / \mathrm{c}, 12 / \mathrm{t}
\end{aligned}
\]} & 1 & c-1 & t+1 \\
\hline & & & 2 & c-2 & \(t+2\) \\
\hline & & & 3 & \(c-3\) & t+3 \\
\hline & & & n & c-n & \(\mathrm{t}+\underline{\mathrm{n}}\) \\
\hline
\end{tabular}

Decrement address, increment tally, and continue ( \(\mathrm{T}_{\mathrm{d}}=15\) )
The action for this variation is identical to that for the decrement address, increment tally variation except that the TAG field of the indirect word is interpreted and continuation of the indirect chain is possible. If the TAG of the indirect word invokes a register, that is, specifies \(r\), ri, or ir modification, the effective \(T_{d}\) value for the register is forced to "null" before the next computed address is formed.

Increment address, decrement tally ( \(T_{d}=16\) )
For each reference to the indirect word, the ADDRESS field is increased by 1 and the TALLY field is reduced by 1 after the computed address is formed. ADDRESS arithmetic is modulo 218 . TALLY arithmetic is modulo 4096. If the TALLY field is reduced to 0 , the tally runout indicator is set ON, otherwise it is set OFF. The TAG field of the indirect word is ignored. The computed address is the value of the unmodified ADDRESS field.

Example:
\begin{tabular}{|c|c|c|c|c|c|}
\hline Location & \multicolumn{2}{|l|}{Instruction} & Reference count & Computed address & Tally value \\
\hline \multirow[t]{4}{*}{a} & \multirow[t]{4}{*}{\[
\begin{aligned}
& \text { lda } \\
& \text { vfd }
\end{aligned}
\]} & b,id & 1 & c & t-1 \\
\hline & & 18/c,1/t & 2 & \(c+1\) & t-2 \\
\hline & & & 3 & c+2 & t-3 \\
\hline & & & \(\cdots\) & \(c+(n-1)\) & t-n \\
\hline
\end{tabular}

Increment address, decrement tally, and continue ( \(T_{d}=17\) )
The action for this variation is identical to that for the increment address, decrement tally variation except that the TAG field of the indirect word is interpreted and continuation of the indirect chain is possible. If the \(T A G\) of the indirect word invokes a register, that is, specifies \(r\), \(r i\), or ir modification, the effective \(T_{d}\) value for the register is forced to "null" before the next computed address is formed.


Figure 6-6. Indirect Then Tally Modification Flowchart

\section*{VIRTUAL ADDRESS FORMATION INVOLVING BOTH SEGMENT NUMBER AND COMPUTED ADDRESS}

The second type of virtual address formation generates an effective segment number and a computed address sinultaneously.

\section*{The Use of Bit 29 in the Instruction. Word}

The reader is reminded that there is a preliminary step of loading TPR.CA with the ADDRESS field of the instruction word during instruction decode.

If bit 29 of the instruction word is set to 1 , modification by pointer register is invoked and the preliminary step is executed as follows:
1. The ADDRESS field of the instruction word is interpreted as shown in Figure 6-7 below.
2. \(C(P R \underline{n} \cdot S N R) \rightarrow C(T P R \cdot T S R)\)
3. maximum of \([C(P R \underline{n} \cdot R N R), C(T P R . T R R), C(P P R . P R R)] \rightarrow C(T P R . T R R)\)
4. \(C(P R \underline{n} \cdot W O R D N O)+\) OFFSET \(->C(T P R \cdot C A)\)
(NOTE: OFFSET is a signed binary number.)
5. \(C(P R \underline{n} \cdot B I T N O)->T P R \cdot B I T N O\)


Figure 6-7. Format of Instruction Word ADDRESS When Bit \(29=1\)

After this preliminary step is performed, virtual address formation proceeds as discussed above or as discussed for the special address modifiers below.

\section*{Special Address Modifiers}

Whenever the processor is forming a virtual address two special address modifiers may be specified and are effective under certain restrictive conditions. The special address modifiers are shown in Table 6-4 and discussed in the paragraphs below.

The conditions for which the special address modifiers are effective are as follows:
1. The instruction word (or preceding indirect word) must specify indirect then register or register then indirect modification.
2. The computed address for the indirect word must be even.

If these conditions are satisfied, the processor examines the indirect word TAG field for the special address modifiers.

If either condition is violated, the indirect word TAGfieldis interpreted as a normal address modifier and the presence of a special address modifier will cause an illegal procedure, illegal modifier, fault.

Table 6-4. Special Address Modifiers
\begin{tabular}{|c|ll|}
\hline \begin{tabular}{c} 
TAG \\
Value
\end{tabular} & \begin{tabular}{c} 
Coding \\
Symbol
\end{tabular} & Name \\
\hline 41 & ITP & Indirect to pointer \\
43 & ITS & Indirect to segment \\
\hline
\end{tabular}

Indirect to Pointer (ITP) Modification

If the value for indirect to pointer modification is found in the test for special modifiers, the indirect word-pair is interpreted as an ITP pointer pair (see Figure 6-8 for format) and the following actions take place:

For \(\underline{n}=C(I T P . \operatorname{PRNUM}):\)
C(PŔ.SNR) -> C(TPR.TSR)
maximum of \([C(P R \underline{n} . R N R), C(S D W . R 1), C(T P R . T R R)] \rightarrow C(T P R . T R R)\)
C(ITP.BITNO) -> C(TPR.TBR)
\(C(P R \underline{n} \cdot W O R D N O)+C(I T P \cdot W O R D N O)+C(\underline{r})-C(T P R \cdot C A)\)
where:
1. \(\quad r=C(C T-H O L D)\) if the instruction word or preceding indirect word specified indirect then register modification, or
2. \(\quad r=C\left(I T P . M O D . T_{d}\right)\) if the instruction word or preceding indirect word specified register then indirect modification and ITP.MOD. \(\mathrm{T}_{\mathrm{m}}\) specifies either register or register then indirect modification.
3. SDW.R1 is the upper limit of the read/write ring bracket for the segment C(TPR.TSR) (see Section 8).


Odd word


Figure 5-3. ITP Pointer Pair Format

Field
Name Meaning
PRNUM The number of the pointer register through which to make the segment reference

WORDNO
BITNO
MOD

A word offset value to be added to \(C(P R \underline{n} . W O R D N O)\)
A bit offset value for the data item
Any normal address modifier (not ITP or ITS)

Indirect to Segment (ITS) Modification

If the value for indirect to segment nodification is found in the test for special modifiers, the indirect word-pair is interpreted as an ITS pointer pair (see Figure 6-9 for format) and the following actions take place:

C(ITS.SEGNO) -> C(TPR.TSR)
maximum of \([C(I T S . R N), C(S D N . R 1), C(T P R . T R R)] \rightarrow C(T P R . T R R)\)
\(C(I T S . B I T N O) \rightarrow C(T P R . T B R)\)
\(C(I T S . W O R D N O)+C(\underline{r}) \rightarrow C(T P R . C A)\)
where:
1. \(r=C(C T-H O L D)\) if the instruction word or preceding indirect word specified indirect then register modification, or
2. \(\quad r=C\left(I T S . M O D . T_{d}\right)\) if the instruction word or preceding indirect word specified register then indirect modification and ITS.MOD. Tm specifies either register or register then indirect modification.
3. SDW.R1 is the upper limit of the read/write ring bracket for the segment C(TPR.TSR) (see Section 8).


Odd word


Figure 6-9. ITS Pointer Pair Format

\section*{Effective Segment Number Generation}

A simplified flowchart for effective segment number generation is given in Figure 6-10. Although effective ring number generation and access checking are an integral part of this process, their treatment is deferred to Section 8.


Figure 6-10. Effective Segment Generation Flowchart


Figure 6-10(cont). Effective Segment Number Generation Flowchart

VIRTUAL ADDRESS FORMATION FOR EXTENDED INSTRUCTION SET

The steps involved in virtual address formation for the operand of an EIS instruction are shown in Figure 6-11. The flowchart depicts the virtual address formation for operand \(k\) as described by its modification field, MFk. This virtual address formation is performed for each operand as its operand descriptor is decoded.


Figure 6-11. EIS Virtual Address Formation Flowchart

NOTE 1: The symbol "Y" stands for the contents of the ADDRESS field of the operand descriptor. The symbols "CN" and "C" stand for the contents of the character number field. The symbol "B" stands for the contents of the bit number field.

NOTE 2: The algorithms used in the formation of the effective word/char/bit address are described below.

The processor represents the effective address of a character- or bit-string operand in three different forms as follows:
1. Pointer register form

This form consists of a word value (PRn.WORDNO) and a bit value (PRn. BITNO). The word value is the word offset of the word containing the first character or bit of the operand and the bit value is the bit position of that character or bit within the word. This form is seen when \(C(P R n)\) are stored as an its pointer pair or as a packed pointer (see discussion of its pointers earlier in this section and the Store Pointer Register \(\underline{n}\) Packed (sprpn) instruction in Section 4).
2. Address register form

This form consists of a word value (ARn.WORDNO), a byte number (ARn.CHAR), and a bit value (ARn.BITNO). The word value is the word offset of the word containing the first character or bit of the operand. The byte number is the number of the 9 -bit byte containing the first character or bit. The bit value is the bit position within ARn. CHAR of the first character or bit. This form is seen when C(ARn) ar \(\bar{e}\) stored with the Store Address Register \(\underline{n}\) (sarn) instruction (see Section 4).
3. Operand Descriptor Form

This form is valid for character-string operands only. It consists of a word value (ADDRESS) and a character number (CN). The word value is the word offset of the word containing the first character of the operand and the character number is the number of that character within the word. This form is seen when \(C(A R n)\) are stored with the Address Register \(\underline{n}\) to Alphanumeric Descriptor (aran) or Address Register \(\underline{n}\) to Numeric Descriptor (arnn) instructions. (The operand descriptor form for bit-string operands is identical to the address register form.)

The terms "pointer register" and "address register" both apply to the same physical hardware. The distinction arises from the manner in which the register is used and in the interpretation of the register contents. "Pointer register" refers to the register as used by the appending unit and "address register" refers to the register as used by the decimal unit.

The three forms are compatible and may be freely intermixed. For example, PRn may be loaded in pointer register form with the Effective Pointer to Pointer Register \(\underline{n}\) (eppn) instruction, then modified in pointer register form with the Effective Address to Word/Bit Number of Pointer Register \(\frac{n}{}\) (eawpn) instruction, then further modified in address register form (assuming character size k) with the Add k-Bit Displacement to Address Register (akbd) instruction, and finally invoked \(\overline{i n}\) operand descriptor form by the use \(\overline{o f}\) MF.AR in an EIS multiword instruction.

\section*{Character- and Bit-String Address Arithmetic Algorithms}

The arithmetic algorithms for calculating character- and bit-string addresses are presented below. The symbols "ADDRESS" and "CN" represent the ADDRESS and CN fields of the operand descriptor being decoded. "r" and "n" are set according to the flowchart in Figure 6-11. If either has the value "null", the contents of all associated fields are identically zero.

9-BIT BYTE STRING ADDRESS ARITHMETIC
\begin{tabular}{|c|c|}
\hline Effective BITNO & \(=0000\) \\
\hline Effective CHAR & \(=(C N+C(A R \underline{n} \cdot C H A R)+C(\underline{r}))[4]\) \\
\hline Effective WORDNO & \[
\begin{aligned}
= & \text { ADDRESS }+C(A R \underline{n} \cdot \text { WORDNO })+ \\
& (C N+C(A R \underline{n} \cdot C H A R)+C(\underline{r}))
\end{aligned}
\] \\
\hline
\end{tabular}

6-BIT CHARACTER STRING ADDRESS ARITHMETIC
```

Effective BITNO = (9*C(ARn.CHAR) + 6*C(r)+C(ARn.\textrm{BITNO}))[9]
Effective CHAR = ((9*C(ARn.CHAR) + 6*C(r)+C(ARn.\textrm{BITNO}))[36])/9
Effective WORDNO = ADDRESS + C(ARn.WORDNO) + +

```

4-BIT BYTE STRING ADDRESS ARITHMETIC
```

Effective BITNO = 4 * (C(ARn.CHAR) + 2*C(r) + C(ARn.\textrm{BITNO})/4)[2] + 1
Effective CHAR = ((9*C(ARn.CHAR) + 4*C(r)+C(ARn.BITNO))[36]/9
Effective WORDNO = ADDRESS + C(ARn.WORDNO) +
(9*C(ARn\cdotCH\overline{A}R)+4*C(r)+C(ARn.BITNO))/36

```

BIT STRING ADDRESS ARITHMETIC

Effective BITNO \(=(9 * C(A R \underline{n} . C H A R)+36 * C(\underline{r})+C(A R \underline{n} \cdot B I T N O))[9]\)
Effective CHAR \(=\left(\left(9 * C(A R \underline{n} \cdot C H A R)+36^{*} C(\underline{r})+C(A R \underline{n} \cdot \operatorname{BITNO})\right)[36]\right) / 9\)
Effective WORDNO = ADDRESS + C(ARn.WORDNO) +
\((9 * C(A R \underline{n} \cdot C H \bar{A} R)+36 * C(\underline{r})+C(A R \underline{n} \cdot B I T N O)) / 36\)

\section*{SECTION 7}

FAULTS AND INTERRUPTS

Faults and interrupts both result in an interruption of normal sequential processing, but there is a difference in how they originate. Generally, faults are caused by events or conditions that are internal to the processor and interrupts are caused by events or conditions that are external to the processor. Faults and interrupts enable the processor to respond promptly when conditions occur that require system attention.

A unique word-pair is dedicated for the instructions to service each fault and interrupt condition. The instruction pair associated with a fault or interrupt is called the trap pair for that fault or interrupt. The set of all interrupt trap pairs is called the interrupt vector and is located at absolute main memory address 0 . The set of all fault trap pairs is called the fault vector and is located at a modulo 32 absolute main memory address whose high-order bits are given by the setting of the FAULT BASE switches on the processor configuration panel. The fault vector is constrained to lie within the lowest 4096 words of main memory.

\section*{FAULT CYCLE SEQUENCE}

Following the detection of a fault condition, the control unit determines the proper time to initiate the fault sequence according to the fault group (Fault groups are discussed later in this section). At that time, the control unit interrupts normal sequential processing with an ABORT CYCLE. The ABORT CYCLE brings all overlapped and asynchronous functions within the processor to an orderly halt. At the end of the ABORT CYCLE, the control unit initiates a FAULT CYCLE.

In the FAULT CYCLE, the processor safe-stores the Control Unit Data (see Section 3) into program-invisible holding registers in preparation for a Store Control Unit (scu) instruction, then enters temporary absolute mode, forces the current ring of execution C(PPR.PRR) to 0 , and generates a computed address for the fault trap pair by concatenating the setting of the FAULT BASE switches on the processor configuration panel with twice the fault number (see Table 7-1). This computed address and the operation code for the Execute Double (xed) instruction are forced into the instruction register and executed as an instruction. Note that the execution of the instruction is not done in a normal EXECUTE CYCLE but in the FAULT CYCLE with the processor in temporary absolute mode.

\footnotetext{
If the attempt to fetch and execute the instruction pair at the fault trap pair results in another fault, the current FAULT CYCLE is aborted and a new FAULT CYCLE for the trouble fault (fault number 31) is initiated. In the FAULT CYCLE for a trouble fault, the processor does not safe-store the Control Unit Data. Therefore, it may be possible to recover the conditions for the original fault (except the fault number) by use of the Store Control Unit (scu) instruction. The fault number may usually be recovered by analysis of the computed address for the original fault trap pair stored in the control unit history registers.
}

If either of the two instructions in the fault trap pair results in a transfer of control to a computed address generated in absolute mode, the absolute mode indicator is set \(O N\) for the transfer and remains \(O N\) thereafter until changed by program action.

If either of the two instructions in the fault trap pair results in a transfer of control to a computed address generated in append mode (through the use of bit 29 of the instruction word or by use of the its or itp modifiers), the transfer is made in the append mode and the processor remains in append mode thereafter.

If no transfer of control takes place, the processor returns to the mode in effect at the time of the fault and resumes normal sequential execution with the instruction following the faulting instruction (C(PPR.IC) +1 ). Note that the current ring of execution \(C(P P R . P R R)\) was forced to 0 during the FAULT CYCLE and that normal sequential execution will resume in ring 0 .

Many of the fault conditions are deliberately or inadvertently caused by the software and do not necessarily involve error conditions. The operating supervisor determines the proper action for each fault condition by analyzing the detailed state of the processor at the time of the fault. In order to accomplish this analysis, it is necessary that the first instruction in each of the fault trap pairs be the Store Control Unit (scu) instruction and the second be a transfer to a fault analysis routine. If a fault condition is to be intentionally ignored, the fault trap pair for that condition should contain an scu/rcu pair referencing a unique Y-block8. By using this pair to ignore a fault, the state of the processor for the ignored fault condition may be recovered if the ignored fault causes a trouble fault. The use of the scu/rcu pair also ensures that execution is resumed in the original ring of execution.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Decimal \\
fault number
\end{tabular} & \[
\begin{aligned}
& \text { Octal (1) } \\
& \text { fault } \\
& \text { address }
\end{aligned}
\] & Fault mnemonic & Fault name & Priority & Group \\
\hline 0 & 0 & sdf & Shutdown & 27 & 7 \\
\hline 1 & 2 & str & Store & 10 & 4 \\
\hline 2 & 4 & mme & Master mode entry 1 & 11 & 5 \\
\hline 3 & 6 & f1 & Fault tag 1 & 17 & 5 \\
\hline 4 & 10 & tro & Timer runout & 26 & 7 \\
\hline 5 & 12 & cmd & Command & 9 & 4 \\
\hline 6 & 14 & drl & Derail & 15 & 5 \\
\hline 7 & 16 & luf & Lockup & 5 & 4 \\
\hline 8 & 20 & con & Connect & 25 & 4 \\
\hline 10 & 22
24 & par & Parity Illegal procedure & 8
16 & 4
5 \\
\hline 11 & 26 & onc & Operation not complete & 4 & 2 \\
\hline 12 & 30 & suf & Startup & 1 & 1 \\
\hline 13 & 32 & ofl & Overflow & 7 & 3 \\
\hline 14 & 34 & div & Divide check & 6 & 3 \\
\hline 15 & 36 & exf & Execute & 2 & 1 \\
\hline 16 & 40 & dfo & Directed fault 0 & 20 & 6 \\
\hline 17 & 42 & dff & Directed fault 1 & 21 & 6 \\
\hline 18 & 44 & df2 & Directed fault 2 & 22 & 6 \\
\hline 19 & 46 & df3 & Directed fault 3 & 23 & 6 \\
\hline 20 & 50 & acv & Access violation & 24 & 5 \\
\hline 21 & 52 & mme? & Master mode entry 2 & 12 & 5 \\
\hline 22 & 54 & mme 3 & Master mode entry 3 & 13 & 5 \\
\hline 23
24 & 56
60 & \(\mathrm{mme}^{\mathrm{f} 2}\) & Master mode entry 4
Fault tag 2 & 14 & 5
5 \\
\hline 25 & 62 & f3 & Fault tag 3 & 19 & 5 \\
\hline 26 & 64 & & Unassigned & & \\
\hline 27 & 66 & & Unassigned & & \\
\hline 28 & 70 & & Unassigned & & \\
\hline 29 & 72 & & Unassigned & & \\
\hline 30
31 & 74
76 & trb & Unassigned
Trouble Trouble & 3 & 2 \\
\hline
\end{tabular}
(1) The octal fault address value is the value concatenated with the FAULT BASE switch setting in forming the computed address for the fault trap pair.

\section*{FAULT PRIORITY}

The processor has provision for 32 faults of which 27 are implemented. The faults are classified into seven fault priority groups that roughly correspond to the severity of the faults. Fault priority groups are defined so that fault recognition precedence may be established when two or more faults exist concurrently. Overlapped and asynchronous functions in the processor allow the simultaneous occurrence of faults. Group 1 has the highest priority and group 7 has the lowest. In groups 1 through 6, only one fault within each group is allowed to be active at any one time. The first fault within a group occurring through the normal program sequence is the one serviced.

Group 7 faults are saved by the hardware for eventual recognition. In the case of simultaneous faults within group 7, shutdown has the highest priority with timer runout next and connect the lowest.

There is a single exception to \(t\) handing of faults in priority group order. If an operand fetch generates a parity fault and the use of the operand in "closing out" instruction execution generates an overflow fault or a divide check fault, these faults are considered simultaneous but the parity fault takes precedence.

\section*{FAULT RECOGNITION}

For the discussion following, the term "function" is defined as a major processor functional cycle. Examples are: APPEND CYCLE, CA CYCLE, INSTRUCTION FETCH CYCLE, OPERAND STORE CYCLE, DIVIDE EXECUTION CYCLE. Some of these cycles are discussed in various sections of this manual.

Faults in groups 1 and 2 cause the processor to abort all functions immediately by entering a FAULT CYCLE.

Faults in group 3 cause the processor to "close out" current functions without taking any irrevocable action (such as setting PTW.U in an APPEND CYCLE or modifying an indirect word in a CA CYCLE), then to discard any pending functions (such as an APPEND CYCLE needed during a CA CYCLE), and to enter a FAULT CYCLE.

Faults in group 4 cause the processor to suspend overlapped operation, to complete current and pending functions for the current instruction, and then to enter a FAULT CYCLE.

Faults in groups 5 or 6 are normally detected during virtual address formation and instruction decode. These faults cause the processor to suspend overlapped operation, to complete the current and pending instructions, and to enter a FAULT CYCLE. If a fault in a higher priority group is generated by the execution of the current or pending instructions, that higher priority fault will take precedence and the group 5 or 6 fault will be lost. If a group 5 or 6 fault is detected during execution of the current instruction (e.g., an access violation, out of segment bounds, fault during certain interruptable EIS instructions), the instruction is considered "complete" upon detection of the fault.

Faults in group 7 are held and processed (with interrupts) at the completion of the current instruction pair. Group 7 faults are inhibitable by setting bit 28 of the instruction word.

Faults in groups 3 through 6 must wait for the system controller to acknowledge the last access request before entering the FAULT CYCLE.

\section*{FAULT DESCRIPTIONS}

Group 1 Faults

Startup
DC POWER has been turned on. When the POWER ON button is pressed, the processor is first initialized and then the startup fault is generated.
1. The EXECUTE pushbutton on the processor maintenance panel has been pressed.
2. An external gate signal has been substituted for the EXECUTE pushbutton.

The selection between the above conditions is made by settings of various switches on the processor maintenance panel.

\section*{Group 2 Faults}

\section*{Operation Not Complete}

Any of the following will cause an operation not complete fault:
1. The processor has addressed a system controller to which it is not attached, that is, there is no main memory interface port having its ADDRESS ASSIGNMENT switches set to a value including the main memory address desired.
2. The addressed system controller has failed to acknowledge the processor.
3. The processor has not generated a main memory access request or a direct operand within 1 to 2 milliseconds and is not executing the Delay Until Interrupt Signal (dis) instruction.
4. A main memory interface port received a data strobe without a preceding acknowledgement from the system controller that it had received the access request.
5. A main memory interface port received a data strobe before the data previously sent to it was unloaded.

Trouble
The trouble fault is defined as the occurrence of a fault during the fetch or execution of a fault trap pair or interrupt trap pair. Such faults may be hardware generated (for example, operation not complete or parity), or operating system generated (e.g., the page containing a trap pair instruction operand is missing).

\section*{Group 3 Faults}

Overflow
An arithmetic overflow, exponent overflow, exponent underflow, or EIS truncation fault has been generated. The generation of this fault is inhibited when the overflow mask indicator is ON. Resetting of the overflow mask indicator to OFF does not generate a fault from previously set indicators. The overflow mask state does not affect the setting, testing or storing of indicators. The determination of the specific overflow condition is by indicator testing by the operating supervisor.

A divide check fault occurs when the actual division cannot be carried out for one of the reasons specified with individual divide instructions.

Group 4 Faults

\section*{Store}

The processor attempted to select a disabled port, an out-of-bounds address was generated in the BAR mode or absolute mode, or an attempt was made to access a store unit that was not ready.

Command
1. The processor attempted to load or read the interrupt mask register in a system controller in which it did not have an interrupt mask assigned.
2. The processor issued an XEC system controller command to a system controller in which it did not have an interrupt mask assigned.
3. The processor issued a connect to a system controller port that is masked OFF.
4. The selected system controller is in TEST mode and a condition determined by certain system controller maintenance panel switches has been trapped.
5. An attempt was made to load a pointer register with packed pointer data in which the BITNO field value was greater than or equal to \(60(8)\).

Lockup
The program is in a code sequence which has inhibited sampling for interrupts (whether present or not) and group 7 faults for longer than the prescribed time. In absolute mode or privileged mode the lockup time is 32 milliseconds. In normal mode or BAR mode the lockup time is specified by the setting for the lockup time in the cache mode register. The lockup time is program settable to 2, 4, 8, or 16 milliseconds.

While in absolute mode or privileged mode the lockup fault is signalled at the end of the time limit set in the lockup timer but is not recognized until the 32 millisecond limit. If the processor returns to normal mode or BAR mode after the fault has been signalled but before the 32 millisecond limit, the fault is recognized before any instruction in the new mode is executed.

Parity
1. The selected system controller has returned an illegal action signal with an illegal action code for one of the various main memory parity error conditions.
2. A cache memory data or directory parity error has occurred either for read, write, or block load. Cache status bits for the condition have been set in the cache mode register.
3. The processor has detected a parity error in the system controller interface port while either generating outgoing parity or verifying incoming parity.

\section*{Group 5 Faults}

\section*{Master Mode Entries 1-4}

The corresponding Master Mode Entry instruction has been decoded.

Fault Tags 1-3
The corresponding indirect then tally variation has been detected during virtual address formation.

Derail
The Derail instruction has been decoded.

Illegal Procedure
1. An illegal operation code has been decoded or an illegal instruction sequence has been encountered.
2. An illegal modifier or modifier sequence has been encountered during virtual address formation.
3. An illegal address has been given in an instruction for which the ADDRESS field is used for register selection.
4. An attempt was made to execute a privileged instruction in normal mode or BAR mode.
5. An illegal digit was encountered in a decimal numeric operand.
6. An illegal specification was found in an EIS operand descriptor.

The conditions for the fault will be set in the fault register, word 1 of the Control Unit Data, or in both.

Group 6 Faults

Directed Faults 0-3
A faulted segment descriptor word (SDW) or page table word (PTW) with the corresponding directed fault number has been fetched by the appending unit.

Access Violation
The appending unit has detected one of the several access violations below. Word 1 of the Control Unit Data contains status bits for the condition.
1. Not in read bracket (ACV3=ORB)
2. Not in write bracket (ACV5=OWB)
3. Not in execute bracket (ACV1=OEB)
4. No read permission (ACV4=R-OFF)
\begin{tabular}{|c|c|}
\hline 5. & No write permission (ACV6=W-OFF) \\
\hline 6. & No execute permission (ACV2=E-OFF) \\
\hline 7. & Invalid ring crossing (ACV12=CRT) \\
\hline 8. & Call limiter fault ( \(\mathrm{ACVF}^{\text {a }}=\mathrm{NO} \mathrm{GA}\) ) \\
\hline 9. & Outward call (ACV9=0CALL) \\
\hline 10. & Bad outward call ( \(\mathrm{ACV} 10=\mathrm{BOC}\) ) \\
\hline 11. & Inward return (ACV11=INRET) \\
\hline 12. & Ring alarm (ACV13=RALR) \\
\hline 13. & Associative memory error \\
\hline 14. & Out of segment bounds ( \(\mathrm{ACV} 15=00 \mathrm{SB}\) ) \\
\hline 15. & Illegal ring order ( \(A C V O=I R O)\) \\
\hline 16. & Out of call brackets ( \(A C V 8=0 C B\) ) \\
\hline
\end{tabular}

\section*{Group 7 Faults}

\section*{Shutdown}

An external power shutdown condition has been detected. DC POWER shutdown will occur in approximately one millisecond.

Timer Runout

\begin{abstract}
The timer register has decremented to or through the value zero. If the processor is in privileged mode or absolute mode, recognition of this fault is delayed until a return to normal mode or BAR mode. Counting in the timer register continues.
\end{abstract}

Connect

\begin{abstract}
A connect signal (\$CON strobe) has been received from a system controller. This event is to be distinguished from a Connect Input/Ouput Channel (cioc) instruction encountered in the program sequence.
\end{abstract}
(See the discussion of the floating faults in Section 3).

\section*{INTERRUPTS AND EXTERNAL FAULTS}

Each system controller contains 32 interrupt cells that are used for communication among the active system modules (processors, I/O multiplexers, etc.). The interrupt cells are organized in a numbered priority chain. Any active system module connected to a system controller port may request the setting of an interrupt cell with the SXC system controller command.

When one or more interrupt cells in a system controller is set, the system controller activates the interrupt present (XIP) line to all system controller ports having an assigned interrupt mask in which one or more of the interrupt cells that are set is unmasked. Interrupt masks should be assigned only to processors. Each interrupt cell has associated with it a unique interrupt trap pair located at an absolute main memory address equal to twice the cell number.

\section*{Interrupt Sampling}

The processor always fetches instructions in pairs. At an appropriate point (as early as possible) in the execution of a pair of instructions, the next sequential instruction pair is fetched and held in a special instruction
buffer register. The exact point depends on instruction sequence and other conditions.

If the interrupt inhibit bit (bit 28) is not set in the current instruction word at the point of next sequential instruction pair virtual address formation, the processor samples the group 7 faults. If any of the group 7 faults is found an internal flag is set reflecting the presence of the fault: The processor next samples the interrupt present lines from all eight memory interface ports and loads a register with bits corresponding to the states of the lines. If any bit in the register is set \(O N\) an internal flag is set to reflect the presence of the bit(s) in the register.

If the instruction pair virtual address being formed is the result of a transfer of control condition or if the current instruction is Execute (xec), Execute Double (xed), Repeat (rpt), Repeat Double (rpd), or Repeat Link (rpl), the group 7 faults and interrupt present lines are not sampled.

At an appropriate point in the execution of the current instruction pair, the processor fetches the next instruction pair. At this point, it first tests the internal flags for group 7 faults and interrupts. If either flag is set does not fetch the next instruction pair.

At the completion of the current instruction pair the processor once again checks the internal flags. If neither flag is set, execution of the next instruction pair proceeds. If the internal. flag for group 7 faults is set, the processor enters a FAULT CYCLE for the highest priority group 7 fault present. If the internal flag for interrupts is set, the processor enters an INTERRUPT CYCLE.

\section*{Interrupt Cycle Sequence}

In the INTERRUPT CYCLE, the processor safe-stores the Control Unit Data (see Section 3) into program-invisible holding registers in preparation for a Store Control Unit (scu) instruction, enters temporary absolute mode, and forces the current ring of execution \(C(P P R . P R R)\) to 0 . It then issues an XEC system controller command to the system controller on the highest priority port for which there is a bit set in the interrupt present register.

The selected system controller responds by clearing its highest priority interrupt cell and returning the interrupt trap pair address for that cell to the processor.

If there is no interrupt cell set in the selected system controller (implying that all have been cleared in response to XEC system controller commands from other processors), the system controller returns the address value 1 , which is not a valid interrupt trap pair address. The processor senses this value, aborts the INTERRUPT CYCLE, and returns to normal sequential instruction processing.

The interrupt trap pair address returned and the operation code for the Execute Double (xed) instruction are forced into the instruction register and executed as an instruction. Note that the execution of the instruction is not done in a normal EXECUTE CYCLE but in the INTERRUPT CYCLE with the processor in temporary absolute mode.

If the attempt to fetch and execute the instruction pair at the interrupt trap pair results in a fault, the INTERRUPT CYCLE is aborted and a FAULT CYCLE for the trouble fault (fault number 31) is initiated. In the FAULT CYCLE for a
trouble fault, the processor does not safe-store the Control Unit Data. Therefore, it may be possible to recover the conditions for the interrupt (except the interrupt number) by use of the Store Control Unit (scu) instruction. The interrupt number may usually be recovered by analysis of the computed address for the interrupt trap pair stored in the control unit history registers.

If either of the two instructions in the interrupt trap pair results in a transfer of control to a computed address generated in absolute mode, the absolute mode indicator is set \(O N\) for the transfer and remains ON thereafter until changed by program action.

If either of the two instructions in the interrupt trap pair results in a transfer of control to a computed address generated in append mode (through the use of bit 29 of the instruction word or by use of the itp or its modifiers), the transfer is made in the append mode and and the processor remains in append mode thereafter.

If no transfer of control takes place, the processor returns to the mode in effect at the time of the interrupt and resumes normal sequential execution with the instruction following the interrupted instruction (C(PPR.IC) + 1). Note that the current ring of execution \(C(P P R . P R R)\) was forced to 0 during the INTERRPT CYCLE and that normal sequential execution will resume in ring 0 .

Due to the time required for many of the EIS data movement instructions, additional group 7 fault and interrupt sampling is done during these instructions. After the initial load of the decimal unit input data buffer, group 7 faults and interrupts are sampled for each input operand virtual address formation. The instruction in execution is interrupted before the operand is fetched and flags are set into Control Unit Data and Decimal Unit Data to allow the restart of the instruction.

NOTE: The execution of a Store Pointers and Lengths (spl) instruction is required before an interrupted EIS instruction may be restarted. Therefore, a fault or interrupt handing routine must execute this instruction even though it does not use the decimal unit for its processing.

Many of the interrupts are deliberately or inadvertently caused by the software and do not necessarily involve error conditions. The operating supervisor determines the proper action for each interrupt by analyzing the detailed state of the processor at the time of the interrupt. In order to accomplish this analysis, it is necessary that the first instruction in each of the interrupt trap pairs be the Store Control Unit (scu) instruction and the second be a transfer to an interrupt analysis routine. If an interrupt is to be intentionally ignored, the trap pair for that interrupt should contain an scu/rcu pair referencing a unique Y-block8. By using this pair to ignore an interrupt, the state of the processor for the ignored interrupt may be recovered if the ignored interrupt causes a trouble fault. The use of the scu/rcu pair also ensures that execution is resumed in the original ring of execution.

HARDWARE RING IMPLEMENTATION

The philosophy of ring protection is based on the existence of a set of hierarchical levels of protection. This concept can be illustrated by a set of N concentric circles, numbered \(0,1,2, \ldots, \mathrm{~N}-1\) from the inside out. The space included in circle 0 is called ring 0 , the space included between circle i-1 and \(i\) is called ring i. Any segment in the system is placed in one and only one ring. The closer a segment to the center, the greater its protection and privilege.

When a program is executing a procedure segment placed in ring \(R\), the program is said to be in ring \(R\), or that the ring of execution or current ring is ring R. A program in ring \(R\) potentially has access to any segment located in ring \(R\) and in outer rings. The word "potentially" is used because the final decision is subject to what access rights the user has for the target segment. This same program in ring \(R\) has no access to any segment located in inner rings, except to special procedures called gates.

Gates are procedures residing in a given ring and intended to provide controlled access to the ring. A program that is in ring \(R\) can enter an inner ring \(r\) only by calling one of the gate procedures associated with this inner ring \(r\). Gates must be carefully coded and must not trust any data that has been manufactured or modified by the caller in a less privileged ring. In particular, gates must validate all arguments passed to them by the caller so as not to compromise the protection of any segment residing in the inner ring.

Calls from an outer ring to an inner ring are referred to as inward calls. They are associated with an increase in the access capability of the program and are controlled by gates. Calls from an inner ring to an outer ring, referred to as outward calls are associated with a decrease in the access capability of the program and do not need to be controlled.

\section*{RING PROTECTION IN MULTICS}

The ring protection designed for Multics uses the foregoing philosophy, extended to obtain more flexibility and better efficiency.

First, the assignment of a segment to one and only one ring is inconvenient for a class of procedure segments, such as library routines. Such procedures operate in whatever the ring of execution the program is at the time they are called; they need no more access than the caller. One solution could have been to have a copy of the library in each ring. Instead, the solution adopted by Multics is to relax the condition that a segment can be assigned to only one ring and allow a procedure segment to be assigned to a set of consecutive rings defined by two integers ( \(\mathrm{r} 1, \mathrm{r} 2\) ), with \(\mathrm{r} 1<=\mathrm{r} 2\). If such a segment is called from ring \(R\) such that \(r 1<=R<=r 2\), it behaves as if it were in ring \(R\), and executes without changing the current ring of the program. If it is called from ring \(R\) such that \(R>r 2\), it behaves likes a gate associated with ring \(r 2\), accepting the call as an inward call and decreasing the current ring of the program from \(R\) to \(r 2\). Upon return to the caller, the current ring is restored to R.

Second, the maximum ring number from which a gate can be called may be specified. A third integer, \(r 3\), is added to the pair of integers already associated with a segment. Any procedure segment has associated with it three ring numbers (r1, r2, r3), called its ring brackets, such that \(r 1<=r 2<=r 3\). If \(\mathrm{r} 3>\mathrm{r} 2\), the procedure is a gate for ring r2, accessible from rings no higher than r 3 ; if \(\mathrm{r} 2=\mathrm{r} 3\), the procedure is not a gate. Because outward calls are declared illegal in Multics, a segment may be called from a ring R only if \(r 1<=R<=r 3\). Such a segment is said to have the call bracket [r1,r3].

Third, data segments may also be used in more than one ring. A segment resides in ring rifor write purposes but resides in a less privileged ring r2 for read purposes. Such a segment is said to have the write bracket [0, r1] and the read bracket [0,r2].

In summary, the operations that are potentially permitted to a program in ring \(R\) on a segment whose ring brackets are ( \(r 1, r 2, r 3\) ) are as follows:
\begin{tabular}{lll} 
Write & if \(0<=R<=r 1\) \\
Read & if \(0<=R<=r 2\) \\
Execute & if \(r 1<=R<=r 2\) (execution in ring \(R\) ) \\
Inward call: if \(r 2<R<=r 3\) (execution in ring \(r 2\) )
\end{tabular}

RING PROTECTION IN THE PROCESSOR

The processor provides hardware support for the implementation of Multics ring protection. A particular effort was made to minimize the overhead associated with all authorized ring crossings, which the processor performs without operating system intervention; and also to minimize the overhead associated with the validation of arguments, for which the processor provides assistance.

The number of rings available in the processor is eight, numbered from 0 to 7. The current ring \(R\) of a program is recorded in the procedure ring register (PPR.PRR).

The ring brackets ( \(\mathrm{r} 1, \mathrm{r} 2, \mathrm{r} 3\) ) of a segment are recorded in the segment descriptor word (SDW) used by the hardware to access the segment. In addition, the SDW contains the number of legal gate entries (SDW.CL) existing in the segment. The hardware assumes that all gate entries are located from word 0 to word (CL-1) and does not permit an inward call to the segment if the word number specified in the call is greater than (CL-1). The SDW also contains the access rights for the user on the segment. If the same segment is used by several users, who may have different access rights to the segment, there is an SDW describing the segment in the descriptor segment for each user.

In order to provide assistance in argument validation, any pointer being stored into an its pointer pair or loaded into a pointer register also contains a ring number. A program in ring \(R\) may write any value into the ring number field of an its pointer pair; the hardware assures that, when a pointer register is loaded from an its pointer pair, the ring number loaded is equal to or greater than \(R\), but never smaller.

During the execution of an instruction, the hardware may examine several SDWs, its pointer pairs and pointer registers. For any given examination, the hardware records the maximum of the current ring, the r1 value found in an SDW, the ring number found in an its pointer pair, and the ring number found in a pointer register. This maximum is kept in the temporary ring register (TPR.TRR) and is updated at each such examination. The reason for having this temporary ring number available at any point of instruction execution is that it represents the highest ring (least privileged) that might have created or modified any information that led the hardware to the target segment it is about to reference. Although the current ring is R, the hardware evaluates references as if the current ring were \(C(T P R . T R R)\), which is always equal to or greater than R. The hardware uses C(TPR.TRR) instead of \(R\) in all comparisons with the ring brackets involved in the enforcement of the ring protection rules given in the previous paragraph.

The use of \(C(T P R . T R R)\) by the hardware allows gate procedures to rely on the hardware to perform the validation of all addresses passed to the gate by the less privileged ring. The rule enforced by the hardware regarding argument validation can be stated as follows:

Whenever an inner ring performs an operation on a given segment and references that segment through pointers manufactured by an outer ring, the operation is considered valid only if it could have been performed while in the outer ring.

\section*{APPENDING UNIT OPERATION WITH RING MECHANISM}

The complete flow chart for effective segment number generation, including the hardware ring mechanism, is shown in Figure 8-1 below. See the description of the access violation fault in Section 7 for the meanings of the coded faults. The current instruction is in the instruction working buffer (IWB).


Figure 8-1. Complete Appending Unit Operation Flowchart


Figure 8-1(cont). Complete Appending Unit Operation Flowchart


Figure 8-1(cont). Complete Appending Unit Operation Flowchart


Figure 8-1 (cont). Complete Appending Unit Operation Flowchart


Figure 8-1 (cont). Complete Appending Unit Operation Flowchart


Figure 8-1 (cont). Complete Appending Unit Operation Flowchart


Figure 8-1(cont). Complete Appending Unit Operation Flowchart


Figure 8-1(cont). Complete Appending Unit Operation Flowchart


Figure 8-1 (cont). Complete Appending Unit Operation Flowchart


Figure 8-1 (cont). Complete Appending Unit Operation Flowchart


Figure 8-1(cont). Complete Appending Unit Operation Flowchart


Figure 8-1 (cont). Complete Appending Unit Operation Flowchart

\section*{SECTION 9}

DPS/L68 CACHE MEMORY OPERATION

The Multics processor may be fitted with an optional cache memory. The operation of this cache memory is described in this section.

PHILOSOPHY OF CACHE MEMORY

The cache memory is a high speed buffer memory located within the processor that is intended to hold operands and/or instructions in expectation of their immediate use. This concept is different from that of holding a single operand (such as the divisor for a divide instruction) in the processor during execution of a single instruction. A cache memory depends on the locality of reference principle. Locality of reference involves the calculation of the probability, for any value of d, that the next instruction or operand reference after a reference to the instruction or operand at location \(A\) is to location \(A+\).

The calculation of probabilities for a set of values of d requires the statistical analysis of large volumes of real and simulated instruction sequences and data organizations. If it can be shown that the average expected data/instruction access time reduction (over the range 1 to d) is statistically significant in comparison to the fixed main memory access time, then the implementation of a cache memory with block size d will contribute a significant improvement in performance.

The results of such studies for the Multics processor with a cache memory as described below (with \(d!=!4\) ) show a hit probability ranging between 80 and 95 percent (depending on instruction mix and data organization) and a performance improvement ranging up to 30 percent.

\section*{CACHE MEMORY ORGANIZATION}

The cache memory is implemented as 2048 36-bit words of high-speed register storage with associated control and content directory circuitry within the processor. It is fully integrated with the normal data path circuitry and is virtually invisible to all programming sequences. Parity is generated, stored, and/or checked on each data reference. The total storage is divided into 512 blocks of 4 words each and the blocks are organized into 128 columns of four levels each.

\section*{Cache Memory/Main Memory Mapping}

Main memory is mapped into the cache memory as described below and shown in Figure 9-1.
```

Main memory is divided into N blocks of 4 words each arranged in
ascending order and numbered with the value of Y Y w,21 of the first
word of the block.
All main memory blocks with numbers n modulo 128 are grouped
associatively with cache memory column n.
Each cache memory column may hold any four blocks of the associated
set of main memory blocks.
Each cache memory column has associated with it a four entry directory (one entry for each level) and a 2-bit round robin counter. Parity is generated, stored, and checked on each directory entry.
A cache directory entry consists of a 15-bit ADDRESS register, a pre-set, 2-bit level number value and a level full flag bit.
When a main memory block is loaded into a cache memory block at some level in the associated column, the directory ADDRESS register for that column and level is loaded with $Y_{0}$ 14. (Level selection is discussed in "Cache Memory Control" later in' this section.)

```


Figure 9-1. Main Memory/Cache Memory Mapping

For a read operation, the 24 -bit absolute main memory address prepared by the appending unit is presented simultaneously to the cache control and to the main memory port selection circuitry. While port selection is being accomplished, the cache memory is accessed as follows.
\(Y_{15,21}\) are used to select a cache memory column.
\(Y_{0,14}\) are matched associatively against the four directory ADDRESS registers for the selected column.

If a match occurs for a level whose full flag is ON, a hit is signaled, the main memory reference cycle is cancelled, and the level number value is read out.

The level number value and \(Y_{22} 23\) are used to select the level and word in the selected column and the cache memory data is read out into the data circuitry.

If no hit is signaled, the main memory reference cycle proceeds and a cache memory block load cycle is initiated (see "Cache Memory Control" below).

For a write operation, the 24 -bit absolute main memory address prepared by the appending unit is presented simultaneously to the cache control and to the main memory port selection circuitry. While port selection is being accomplished, the cache memory is accessed as follows.
\(Y_{15,21}\) are used to select a cache memory column.
\(Y_{0}, 14\) are matched associatively against the four directory ADDRESS registers for the selected column.

If a match occurs for a level whose full flag is \(0 N\), a hit is signaled and the level number value is read out.

The level number value and \(Y_{22}, 23\) are used to select the level and word in the selected column, a'cache memory write cycle is enabled, and the data is written to the main memory and the cache memory simultaneously.

If no hit is signaled, the main memory reference cycle proceeds with no further cache memory action.

\section*{Enabling and Disabling Cache Memory}

The cache memory is controlled by the state of several bits in the cache mode register (see Section 3). The cache mode register may be loaded with the Load Central Processor Register (lcpr) instruction. The cache memory control bits are as follows:
\begin{tabular}{|c|c|c|}
\hline bit & Value & Action \\
\hline \multirow[t]{2}{*}{54} & 0 & The lower half of the cache memory (levels 0 and 1) is disabled. \\
\hline & 1 & The lower half of the cache memory is active and enabled as per the state of bits 56-57, \\
\hline \multirow[t]{2}{*}{55} & 0 & The upper half of the cache memory (levels 2 and 3) is disabled. \\
\hline & 1 & The upper half of the cache memory is active and enabled as per the state of bits 56-57. \\
\hline \multirow[t]{2}{*}{56} & 0 & The cache memory (if active) is not used for operands and indirect words. \\
\hline & 1 & The cache memory (if active) is used for operands and indirect words. \\
\hline \multirow[t]{2}{*}{57} & 0 & The cache memory (if active) is not used for \\
\hline & 1 & instructions. \({ }_{\text {The }}\) cache memory (if active) is used for instruct \\
\hline \multirow[t]{3}{*}{59} & 0 & The cache-to-register mode is not in effect (see \\
\hline & & "Dumping the Cache Memory" later in this section). \\
\hline & 1 & The cache-to-register mode is in effect. \\
\hline
\end{tabular}

NOTE: The cache memory option furnishes a switch panel maintenance aid that attaches to the free edge of the cache memory control logic board. The switch panel provides six switches for manual control of the cache memory:

Four of the switches inhibit the control functions of bits 54-57 of the cache mode register and have the effect of forcing the corresponding function to be disabled.

The fifth switch inhibits the store-aside feature wherein the processor is permitted to proceed immediately after the cache memory write cycle on write operations without waiting for a data acknowledgement from main memory. (There is no software control corresponding to this switch).

The sixth switch forces the enabled condition on all cache memory controls (except cache-to-register mode) without regard to the corresponding cache mode register control bit.

There is no switch corresponding to the cache-to-register control bit.

While these switches are intended primarily for maintenance sessions, they have been found useful in testing the cache memory during normal operation and in permitting operation of the processor with the cache memory in degraded or partially disabled mode.

Certain data have characteristics such that they should never be loaded into the cache memory. Primary examples of such data are hardware mailboxes for the I/O multiplexer, bulk store controller, etc., status return words, and various dynamic operating system data base segments. In general, any data that is modified by an agency external to a processor with the intent to convey information to that processor should never be loaded into cache memory.

Bit 57 of the segment descriptor word is used to reflect this property of "encacheability" for each segment. (See Section 5 for a discussion of the segment descriptor word.) If the bit is set \(O N\), data from the segment may be loaded into the cache memory; if the bit is OFF, they may not. The operating system may set bit 57 ON or OFF as appropriate for the use of the segment.

Loading the Cache Memory

The cache memory is loaded with data implicitly whenever a cache memory block load is required. (See the discussion of read operations in "Cache Memory Addressing" earlier in this section.) There is no explicit method or instruction to load data into the cache memory.

When a cache memory block load is required, the level is selected from the value of the round robin counter for the selected column, and the cache memory write function is enabled. (The round robin counter contains the number of the least recently loaded level.) When the data arrives from main memory, it is written into the cache memory and entered into the data circuitry. The processor proceeds with the execution of the instruction requiring the operand if appropriate.

When the cache memory write is complete, further virtual address formation is inhibited, \(Y_{22}\) is inverted, and a second main memory access for the other half of the block is made. When the second half data arrives from main memory, it is written into the cache memory, \(Y_{0,14}\) are loaded into the directory ADDRESS register, the level full flag is set \(O N\), the round robin counter is advanced by 1 , and virtual address formation is permitted to proceed.

If all four level full flags for a column are set \(O N\), a column full flag is also set \(O N\) and remains \(O N\) until one or more levels in the column are cleared.

\section*{Clearing the Cache Memory}

Cache memory can be cleared in two ways; general clear and selective clear. The clearing action is the same in both cases, namely, the full flags of the selected column(s) and/or level(s) are set OFF.

\section*{GENERAL CLEAR}

The entire cache memory is cleared by setting all column and level full flags to OFF in the following situations:

Upper or lower cache memory or both becoming enabled by appropriate bits in the operand of the Load Central Processor Register (lcpr)
instruction or by action of the cache memory control logic board free edge switches.

Execution of a Clear Associative Memory Segments (cams) instruction with bit 15 of the address field set \(O N\).

\section*{SELECTIVE CLEAR}

The cache memory is cleared selectively as follows:

If a read-and-clear operation (ldac, sznc, etc.) results in a hit on the cache memory, that cache memory block hit is cleared.

Execution of a Clear Associative Memory Pages (camp) instruction with address bit 15 set \(O N\) causes \(Y 13\) to be matched against all cache directory ADDRESS registers. All cache memory blocks hit are cleared.

\section*{Dumping the Cache Memory}

When the cache-to-register mode flag (bit 59 of the cache mode register) is set \(O N\), the processor is forced to fetch the operands of all double-precision operations unit load operations from the cache memory. \(Y_{0,12}\) are ignored, \(Y_{15,21}\) select a column, and \(Y_{13,14}\) select a level. All other bperations (e.g., instruction fetches, single-precision operands, etc.) are treated normally.

Note that the phrase "treated normally" as used here includes the case where the cache memory is enabled. If the cache memory is enabled, the "other" operations causes normal block loads and cache memory writes thus destroying the original contents of the cache memory. The cache memory should be disabled before dumping is attempted.

An indexed program loop involving the ldaq and staq instructions with the cache-to-register mode bit set \(O N\) serves to dump any or all of the cache memory.

The occurrence of a fault or interrupt sets the cache-to-register mode bit to OFF.

\section*{APPENDIX A}

OPERATION CODE MAP
```

    This appendix contains the operation code map for the processor in Figure
    A-1. The second portion of the map includes extended instruction set (EIS)
instructions. Also see Appendix B for an alphabetical instruction list.

```

OPERATION CODE MAP (BIT \(27=0\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 000 & 001 & 002 & 003 & 004 & 005 & 006 & 007 & 010 & 011 & 012 & 013 & 014 & 015 & 016 & 017 \\
\hline 000 & & mme & drl & & mme2 & mme3 & & mme 4 & & nop & puls 1 & puls2 & & ioc & & \\
\hline 020 & adlxo & adix1 & adl \(\times 2\) & adl \(\times 3\) & adlx 4 & ad \(1 \times 5\) & adlx6 & adl×7 & & & Idqc & adl & 1dac & adla & adlq & aq \\
\hline 040 & asx0 & asx 1 & as \(\times 2\) & as \(\times 3\) & as \(\times 4\) & as \(\times 5\) & as \(\times 6\) & as \(\times 7\) & adwpo & adwp 1 & adwp2 & adwp3 & aos & asa & asq & 崖 \\
\hline 060 & adx0 & adx 1 & adx 2 & adx 3 & adx 4 & adx 5 & adx6 & adx 7 & & awca & awca & lreg & & ada & adg & adag \\
\hline 100 & cmpx0 & cmpx1 & cmpx2 & Cmpx 3 & cmpx4 & cmpx5 & cmpx6 & cmpx7 & & cwl & & & & cmpa & cmpq & cmpaq \\
\hline 120 & sblx0 & sblx1 & sblx2 & sblx 3 & sblx 4 & sblx 5 & sblx 6 & Sblx 7 & & & & & & sbla & sblq & \\
\hline 140 & ssx0 & ssx 1 & ssx2 & ssx 3 & ssx 4 & ssx5 & ssx6 & ssx 7 & adwp 4 & adwp5 & adwp6 & adwp7 & sdb & ssa & ssq & \\
\hline 160 & sbx0 & sbx 1 & sbx2 & Sbx3 & sbx 4 & Sbx5 & sbx6 & sbx7 & & swca & sweg & 1pri & & ba & sba & bag \\
\hline 200 & cnax0 & cnax 1 & cnax2 & cnax 3 & cnax4 & cnax5 & cnax6 & cnax7 & & cmk & a & epaq & & naa & naq & aaq \\
\hline 220 & ldx0 & ldx 1 & 1 dx 2 & 1 dx 3 & ldx 4 & 1dx5 & ldx6 & 1 dx & 1 ba & rsw & 1 dbr & rme & & 1da & 1dq & \\
\hline 240 & orsx0 & orsx 1 & orsx2 & orsx3 & orsx4 & orsx5 & orsx6 & orsx7 & sprio & spbp 1 & spri2 & spbp3 & spr & or & ors & sd \\
\hline 260 & orx0 & orx 1 & orx2 & orx3 & orx 4 & or \(\times 5\) & orx6 & orx7 & tsp0 & tsp 1 & tsp2 & tsp3 & & ora & org & oraq \\
\hline 300 & canx0 & canx 1 & canx2 & canx & canx 4 & canx 5 & canx6 & canx 7 & eawp0 & easp0 & eawp2 & easp2 & & cana & canq & anaq \\
\hline 320 & 1cx0 & lex 1 & 1cx2 & 1cx3 & 1 cx 4 & 1cx5 & lex6 & 1cx 7 & eawp4 & easp4 & eawp6 & easp6 & & 1ca & lcq. & lcaq \\
\hline 340 & ansx0 & ansx 1 & ansx2 & ansx3 & ansx4 & ans \(\times 5\) & ansx6 & ans \(\times 7\) & eppo & epbp 1 & epp? & epbp3 & sta & ans & ansq & stc \\
\hline 360 & anx0 & anx 1 & anx2 & anx3 & anx 4 & anx 5 & anx6 & anx 7 & epp4 & epbp5 & epp6 & epbp7 & & ana & ana & nad \\
\hline 400 & & mpf & mpy & & & & & & & lde & & & & de & & \\
\hline 420 & & ufm & & & & fcmg & & & & fld & & dfld & & ufa & & \\
\hline 440 & sx10 & sx11 & sx12 & Sx13 & sx14 & & sx16 & & & smic & & & stt & fst & ste & t \\
\hline 460 & & fmp & & dfmp & & & & & fstr & frd & dfstr & dfrd & & fad & & dfad \\
\hline 500 & rpl & & & & & bed & div & & & & & & & fomp & & dffmp \\
\hline 520 & rpt & & & & & fdi & & i & & & cams & negl & & ufs & & dufs \\
\hline 540 & sprpo & sprp 1 & sprp2 & sprp3 & sprp4 & sprp5 & sprp6 & sprp7 & sbar & ba & stba & smo & stc 1 & & & ssdp \\
\hline 560 & rpd & & & & & fdv & & dfdv & & & & fno & & fsb & & dfsb \\
\hline 600 & tze & tnz & & & & tpl & & & & & & & & & & \\
\hline 620 & eax0 & eax 1 & eax2 & eax3 & eax 4 & eax5 & eax6 & eax7 & & & & rccl & 1di & eaa & eaq & ldt \\
\hline 640 & ersx0 & ersx1 & ersx2 & ersx3 & ersx4 & ersx5 & ersx6 & ersx7 & spri4 & spbp5 & spri6 & spbp7 & stacq & ersa & ersa & scu \\
\hline 660 & erx0 & erx1 & er \(\times 2\) & erx3 & er \(\times 4\) & er \(\times 5\) & erx6 & er \(\times 7\) & tsp4 & tsp5 & tsp6 & tsp7 & lapr & era & era. & erag \\
\hline 700 & tsx0 & tsx 1 & tsx2 & tsx3 & tsx 4 & tsx5 & tsx6 & tsx 7 & tra & & & call6 & & tss & xec & xed \\
\hline 720 & \(1 \times 10\) & \(1 \times 11\) & 1x12 & \(1 \times 13\) & \(1 \times 14\) & \(1 \times 15\) & \(1 \times 16\) & \(1 \times 17\) & & & & lrs & & als & q1s & 11s \\
\hline 740 & stx0 & stx 1 & stx 2 & stx3 & stx 4 & stx5 & stx6 & stx 7 & stc2 & stca & steq & sreg & st & sta & sta & staq \\
\hline 760 & lpr & 1 pr & \(1 p\) & 1prp3 & lprp4 & \(1 \mathrm{prp5}\) & lprp6 & Lprp & & ar 1 & ar 1 & 1 l 1 & gtb & al & alr & 11 r \\
\hline
\end{tabular}

Figure A-1. Processor Operation Code Map

OPERATION CODE MAP (BIT \(27=1\) )


Figure A-1(cont). Processor Operation Code Map

This appendix presents a listing of all processor instruction operation codes sorted alphabetically on mnemonic. It also includes the micro operations required by the mve and mvne edit instructions. The columns from left to right list the mnemonic, octal operation code value, the functional class, the page number in Section 4 of the instruction description, and the instruction name.

The functional class codes are:

\begin{tabular}{|c|c|c|c|c|}
\hline adxn & 06n(0) & FIX & 46 & Add to Xn \\
\hline alr & \(77 \overline{5}\) (0) & FIX & 36 & A-Registēr Left Rotate \\
\hline als & 735(0) & FIX & 36 & A-Register Left Shift \\
\hline ana & 375(0) & BOOL & 70 & AND to A-Register \\
\hline anaq & 377 (0) & BOOL & 70 & AND to AQ-Register \\
\hline anq & 376(0) & BOOL & 71 & AND to Q-Register \\
\hline ansa & 355(0) & B0OL & 71 & AND to Storage from A-Register \\
\hline ansq & 356(0) & B00L & 72 & AND to Storage from Q-Register \\
\hline ansxn & 34 n (0) & B00L & 72 & AND to Storage from \(\mathrm{X} \underline{n}\) \\
\hline anx \(\underline{n}^{-}\) & \(36 \underline{n}(0)\) & BOOL & 73 & AND to Xn \\
\hline aos & 054(0) & FIX & 46 & Add One to Storage \\
\hline aran & 54 n (1) & EIS & 180 & ARn to Alphanumeric Descriptor \\
\hline arl & \(77 \overline{1}(0)\) & FIX & 37 & A- \(\bar{R}\) egister Right Logical Shift \\
\hline arnn & \(64 n\) (1) & EIS & 180 & ARn to Numeric Descriptor \\
\hline ars & \(73 \overline{1}(0)\) & FIX & 37 & A- \(\bar{R}\) egister Right Shift \\
\hline asa & 055(0) & FIX & 46 & Add Stored to A-Register \\
\hline asq & 056(0) & FIX & 47 & Add Stored to Q-Register \\
\hline asxn & 04n(0) & FIX & 47 & Add Stored to Xn \\
\hline awc \(\overline{\mathbf{a}}\) & \(07 \overline{7}(0)\) & FIX & 48 & Add With Carry Eo A-Register \(^{\text {a }}\) \\
\hline awcq & 072(0) & FIX & 48 & Add With Carry to Q-Register \\
\hline awd & 507(1) & EIS & 186 & Add Word Displacement to AR \\
\hline bcd & 505(0) & MISC & 155 & Binary-to-BCD \\
\hline btd & 301(1) & EIS & 226 & Binary-to-Decimal Convert \\
\hline call6 & 713(0) & TXFR & 111 & Call (using PR6 and PR7) \\
\hline camp & 532(1) & PRIV & 168 & Clear Associative Memory Pages \\
\hline cams & 532(0) & PRIV & 168.1 & 1 Clear Associative Memory Segments \\
\hline cana & 315(0) & BOOL & 82 & Comparative AND with A-Register \\
\hline canaq & \(317(0)\) & B00L & 82 & Comparative AND with AQ-Register \\
\hline canq & 316(0) & B00L & 83 & Comparative AND with Q-Register \\
\hline canxn & 30n(0) & BOOL & 83 & Comparative AND with Xn \\
\hline cioc & 015(0) & PRIV & 173 & Connect Input/Output Channel \\
\hline cmg & 405(0) & FIX & 64 & Compare Magnitude \\
\hline cmk & \(211(0)\) & FIX & 64 & Compare Masked \\
\hline cmpa & 115(0) & FIX & 65 & Compare with A-Register \\
\hline cmpaq & 117(0) & FIX & 65 & Compare with AQ-Register \\
\hline cmpb & 066(1) & EIS & 222 & Compare Bit Strings \\
\hline cmpe & 106(1) & EIS & 191 & Compare Alphanumeric Character Strings \\
\hline cmpn & 303(1) & EIS & 210 & Compare Numeric \\
\hline cmpq & 116(0) & FIX & 66 & Compare with Q-Register \\
\hline cmpxn & 10n(0) & FIX & 67 & Compare with Xn \\
\hline cnaa & 215(0) & BOOL & 84 & Comparative NOT with A-Register \\
\hline cnaaq & \(217(0)\) & B00L & 84 & Comparative NOT with AQ-Register \\
\hline cnaq & 216 (0) & B00L & 84 & Comparative NOT with Q-Register \\
\hline cnaxn & 20n(0) & B00L & 85 & Comparative NOT with Xn \\
\hline csl & 060(1) & EIS & 218 & Combine Bit Strings Left \\
\hline csr & 061(1) & EIS & 220 & Combine Bit Strings Right \\
\hline cwl & 111 (0) & FIX & 68 & Compare With Limits \\
\hline dfad & 477(0) & FLT & 90 & Double-Precision Floating Add \\
\hline dfemg & 427(0) & FLT & 107 & Double-Precision Floating Compare Magnitude \\
\hline dfemp & 517(0) & FLT & 107 & Double-Precision Floating Compare \\
\hline dfdi & 527(0) & FLT & 99 & Double-Precision Floating Divide Inverted \\
\hline dfdv & 567(0) & FLT & 99 & Double-Precision Floating Divide \\
\hline dfld & 433(0) & FLT & 86 & Double-Precision Floating Load \\
\hline dfmp & 463(0) & FLT & 96 & Double-Precision Floating Multiply \\
\hline dfrd & 473(0) & FLT & 105 & Double-Precision Floating Round \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|}
\hline Mnemonic & Code & Class & Page & Name \\
\hline erxn & \(66 n(0)\) & B00L & 81 & Exclusive OR to Xn \\
\hline fad & 475 (0) & FLT & 91 & Floating Add . \\
\hline fcmg & 425(0) & FLT & 108 & Floating Compare Magnitude \\
\hline fcmp & 515(0) & FLT & 108 & Floating Compare \\
\hline fdi & 525(0) & FLT & 100 & Floating Divide Inverted \\
\hline fdv & 565(0) & FLT & 101 & Floating Divide \\
\hline fld & 431 (0) & FLT & 86 & FLoating Load \\
\hline fmp & 461 (0) & FLT & 97 & Floating Multiply \\
\hline fneg & 513(0) & FLT & 103 & Floating Negate \\
\hline fno & 573(0) & FLT & 104 & Floating Normalize \\
\hline frd & 471 (0) & FLT & 105 & Floating Round \\
\hline fsb & 575(0) & FLT & 94 & Floating Subtract \\
\hline fst & 455(0) & FLT & 88 & Floating Store \\
\hline fstr & 470(0) & FLT & 88 & Floating Store Rounded \\
\hline fszn & 430(0) & FLT & 109 & Floating Set Zero and Negative Indicators \\
\hline gtb & 774(0) & MISC & 156 & Gray-to-Binary Convert \\
\hline larn & 76 n (1) & EIS & 178 & Load ARn \\
\hline \(l \mathrm{lareg}\) & 463(1) & EIS & 178 & Load ARS \\
\hline lbar & 230(0) & FIX & 157 & Load BAR \\
\hline lca & 335(0) & FIX & 17 & Load Complement into A-Register \\
\hline lcaq & 337 (0) & FIX & 18 & Load Complement into AQ-Register \\
\hline lcpr & 674 (0) & PRIV & 157.1 & 1 Load Central Processor Register \\
\hline lcq & 336(0) & FIX & 18 & Load Complement into Q-Register \\
\hline lcxn & 32 n (0) & FIX & 19 & Load Complement into Xn \\
\hline lda & 235(0) & FIX & 19 & Load A-Register \\
\hline ldac & 034(0) & FIX & 20 & Load A-Register and Clear \\
\hline ldaq & 237 (0) & FIX & 20 & Load AQ-Register \\
\hline 1 dbr & 232(0) & PRIV & 158 & Load Descriptor Base Register \\
\hline lde & 411 (0) & FLT & 109 & Load Exponent \\
\hline ldi & 634(0) & FIX & 21 & Load IR \\
\hline 1 dq & \(236(0)\) & FIX & 22 & Load Q-Register \\
\hline ldqc & 032(0) & FIX & 22 & Load Q-Register and Clear \\
\hline 1 dt & \(637(0)\) & PRIV & 159 & Load Timer Register \\
\hline ldxn & 22 n (0) & FIX & 23 & Load Xn \\
\hline 11 r & 777(0) & FIX & 38 & Long Lēft Rotate \\
\hline 11 s & 737(0) & FIX & 38 & Long Left Shift \\
\hline 1 pl & 467(1) & EIS & 178 & Load Pointers and Lengths \\
\hline lpri & 173(0) & PREG & 128 & Load PRs from ITS Pairs \\
\hline \(1 \mathrm{pr} p\) n & 76 n (0) & PREG & 128 & Load PRn from Packed Pointer \\
\hline 1 ptp & 257(1) & PRIV & 159 & Load Paḡe Table Pointers \\
\hline 1 ptr & 173(1) & PRIV & 160 & Load Page Table Registers \\
\hline 1 ra & 774(1) & PRIV & 160 & Load Ring Alarm Register \\
\hline 1 reg & 073(0) & FIX & 23 & Load Registers \\
\hline lrl & 773 (0) & FIX & 39 & Long Right Logical \\
\hline 1 rs & 733(0) & FIX & 39 & Long Right Shift \\
\hline Isdp & \(257(0)\) & PRIV & 161 & Load Segment Descriptor Pointers \\
\hline lsdr & 232(1) & PRIV & 161 & Load Segment Descriptor Registers \\
\hline \(1 \times 1 \mathrm{n}\) & 72 n (0) & FIX & 24 & Load Xn from Lower \\
\hline mlr & 100(1) & EIS & 202 & Move AIphanumeric Left to Right \\
\hline mme & \(001(0)\) & MISC & 140 & Master Mode Entry \\
\hline mme2 & 004(0) & MISC & 141 & Master Mode Entry 2 \\
\hline mme3 & 005(0) & MISC & 141 & Master Mode Entry 3 \\
\hline mme 4 & \(007(0)\) & MISC & 142 & Master Mode Entry 4 \\
\hline mp2d & 206(1) & EIS & 239 & Multiply Using Two Decimal Operands \\
\hline mp3d & 226(1) & EIS & 240 & Multiply Using Three Decimal Operands \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Mnemonic & Code & Class & Page & Name \\
\hline mpf & 401(0) & FIX & 57 & Multiply Fraction \\
\hline mpy & 402(0) & FIX & 57 & Multiply Integer \\
\hline mrl & 101(1) & EIS & 204 & Move Alphanumeric Right to Left \\
\hline mve & 020(1) & EIS & 205 & Move Alphanumeric Edited \\
\hline \(m v n\) & 300(1) & EIS & 213 & Move Numeric \\
\hline mune & 024(1) & EIS & 216 & Move Numeric Edited \\
\hline mvt & 160(1) & EIS & 207 & Move Alphanumeric with Translation \\
\hline narn & 66 n (1) & EIS & 179 & Numeric Descriptor to ARn \\
\hline neg & \(53 \overline{1}(0)\) & FIX & 62 & Negate (A-Register) \\
\hline negl & 533(0) & FIX & 62 & Negate Long (AQ-Register) \\
\hline nop & 011(0) & MISC & 143 & No Operation \\
\hline ora & 275(0) & BOOL & 74 & OR to A-Register \\
\hline oraq & 274(0) & B00L & 74 & OR to AQ-Register \\
\hline orq & 276(0) & BOOL & 75 & OR to Q-Register \\
\hline orsa & 255(0) & BOOL & 75 & OR to Storage from A-Register \\
\hline orsq & 256 (0) & BOOL & 76 & OR to Storage from Q-Register \\
\hline orsxn & 24 n (0) & B00L & 76 & OR to Storage from X \(\underline{\text { n }}\) \\
\hline orxn & \(26 \bar{n}(0)\) & BOOL & 77 & OR to X n \\
\hline puls 1 & 012(0) & MISC & 143 & Pulse 1 \\
\hline puls2 & 013(0) & MISC & 144 & Pulse 2 \\
\hline qlr & 776 (0) & FIX & 40 & Q-Register Left Rotate \\
\hline qls & 736(0) & FIX & 40 & Q-Register Left Shift \\
\hline qr 1 & \(772(0)\) & FIX & 41 & Q-Register Right Logical Shift \\
\hline qris & \(732(0)\) & FIX & 41 & Q-Register Right Shift \\
\hline recl & 633(0) & MISC & 136 & Read Calendar Clock \\
\hline rcu & 613(0) & PRIV & 162 & Restore Control Unit \\
\hline ret & 630(0) & TXFR & 112 & Return \\
\hline rmam & 233(0) & PRIV & 170 & Read Memory Controller Mask \\
\hline rpd & 560(0) & MISC & 145 & Repeat Double \\
\hline rpl & 500(0) & MISC & 148 & Repeat Link \\
\hline rpt & 520(0) & MISC & 150 & Repeat \\
\hline rscr & 413(0) & PRIV & 170 & Read System Controller Register \\
\hline rsw & \(231(0)\) & PRIV & 171 & Read Switches \\
\hline rtcd & 610(0) & TXFR & 113 & Return Control Double \\
\hline s4bd & 522(1) & EIS & 187 & Subtract 4-bit Displacement from AR \\
\hline s6bd & 521(1) & EIS & 188 & Subtract 6-bit Displacement from AR \\
\hline s9bd & 520(1) & EIS & 188 & Subtract 9-bit Displacement from AR \\
\hline sarn & 74n(1) & EIS & 181 & Store ARn \\
\hline sarēg & 443ं(1) & EIS & 182 & Store ARS \\
\hline sb2d & 203(1) & EIS & 236 & Subtract Using Two Decimal Operands \\
\hline sb3d & 223(1) & EIS & 237 & Subtract Using Three Decimal Operands \\
\hline sba & 175(0) & FIX & 50 & Subtract from A-Register \\
\hline sbaq & 177(0) & FIX & 50 & Subtract from AQ-Register \\
\hline sbar & 550(0) & MISC & 154 & Store BAR \\
\hline sbd & 523(1) & EIS & 189 & Subtract Bit Displacement from AR \\
\hline sbla & 135(0) & FIX & 50 & Subtract Logical from A-Register \\
\hline sblaq & \(137(0)\) & FIX & 51 & Subtract Logical from AQ-Register \\
\hline sblq & 136(0) & FIX & 51 & Subtract Logical from Q-Register \\
\hline sblxn & 12 n (0) & FIX & 52 & Subtract Logical from Xn \\
\hline sbq & 176(0) & FIX & 52 & Subtract from Q-Register \\
\hline sbxn & 16n(0) & FIX & 53 & Subtract from Xn \\
\hline scd & 120(1) & EIS & 193 & Scan Character Double \\
\hline scdr & 121(1) & EIS & 194 & Scan Character Double Reverse \\
\hline scm & 124(1) & EIS & 196 & Scan With Mask \\
\hline scmr & 125(1) & EIS & 198 & Scan With Mask Reverse \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline scpr & 452(0) & PRIV & 163 & Store Central Processor Register \\
\hline scu & 657(0) & PRIV & 164 & Store Control Unit \\
\hline sdbr & 154(0) & PRIV & 164 & Store Descriptor Base Register \\
\hline smcm & 553(0) & PRIV & 173 & Set Memory Controller Mask \\
\hline smic & 451(0) & PRIV & 174 & Set Memory Interrupt Cells \\
\hline spbp0 & 250(1) & PREG & 130 & Store Segment Base Pointer of PRO \\
\hline spbp 1 & 251(0) & PREG & 130 & Store Segment Base Pointer of PR1 \\
\hline spbp2 & 252(1) & PREG & 130 & Store Segment Base Pointer of PR2 \\
\hline spbp3 & 253(0) & PREG & 130 & Store Segment Base Pointer of PR3 \\
\hline spbp4 & 650(1) & PREG & 130 & Store Segment Base Pointer of PR4 \\
\hline spbp5 & 651(0) & PREG & 130 & Store Segment Base Pointer of PR5 \\
\hline spbp6 & 652(1) & PREG & 130 & Store Segment Base Pointer of PR6 \\
\hline spbp7 & 653(0) & PREG & 130 & Store Segment Base Pointer of PR7 \\
\hline spl & 447(1) & EIS & 182 & Store Pointers and Lengths \\
\hline spri & 254(0) & PREG & 131 & Store PRs as ITS Pairs \\
\hline sprio & 250(0) & PREG & 132 & Store PRO as an ITS Pair \\
\hline spri1 & 251(1) & PREG & 132 & Store PR1 as an ITS Pair \\
\hline spri2 & 252(0) & PREG & 132 & Store PR2 as an ITS Pair \\
\hline spri3 & 253(1) & PREG & 132 & Store PR3 as an ITS Pair \\
\hline spri4 & 650(0) & PREG & 132 & Store PR4 as an ITS Pair \\
\hline spri5 & 651(1) & PREG & 132 & Store PR5 as an ITS Pair \\
\hline spri6 & 652(0) & PREG & 132 & Store PR6 as an ITS Pair \\
\hline spri7 & 653(1) & PREG & 132 & Store PR7 as an ITS Pair \\
\hline sprpn & 54 n (0) & PREG & 133 & Store PRn as a Packed Pointer \\
\hline sptp- & \(557(1)\) & PRIV & 165 & Store Page Table Pointers \\
\hline sptr & 154(1) & PRIV & 165. & 1 Store Page Table Registers \\
\hline sra & 754(1) & MISC & 153 & Store Ring Alarm Register \\
\hline sreg & 753(0) & FIX & 25 & Store Registers \\
\hline ssa & 155(0) & FIX & 53 & Subtract Stored from A-Register \\
\hline sscr & 057(0) & PRIV & 174 & Set System Controller Register \\
\hline ssdp & \(557(0)\) & PRIV & 165. & 2 Store Segment Descriptor Pointers \\
\hline ssdr & 254(1) & PRIV & 166 & Store Segment Descriptor Registers \\
\hline ssq & 154(0) & FIX & 54 & Subtract Stored from Q-Register \\
\hline ssxn & 14 n (0) & FIX & 54 & Subtract Stored from Xn \\
\hline sta & 755 (0) & FIX & 26 & Store A-Register \\
\hline stac & 354(0) & FIX & 26 & Store A-Register Conditional \\
\hline stacq & 654(0) & FIX & 27 & Store A-Register Conditional on Q-Register \\
\hline staq & 757(0) & FIX & 27 & Store AQ-Register \\
\hline stba & 551(0) & FIX & 28 & Store 9-bit Bytes of A-Register \\
\hline stbq & 552(0) & FIX & 29 & Store 9-bit Bytes of Q-Register \\
\hline stc1 & 554(0) & FIX & 29 & Store Instruction Counter + 1 \\
\hline stc2 & 750(0) & FIX & 30 & Store Instruction Counter + 2 \\
\hline stca & 751 (0) & FIX & 30 & Store 6-bit Characters of A-Register \\
\hline sted & 357(0) & FIX & 32 & Store Control Double \\
\hline stcq & 752(0) & FIX & 31 & Store 6-bit Characters of Q-Register \\
\hline ste & 456(0) & FLT & 110 & Store Exponent \\
\hline sti & 754(0) & FIX & 32 & Store IR \\
\hline stq & 756(0) & FIX & 33 & Store Q-Register \\
\hline stt & 454(0) & FIX & 33 & Store Timer Register \\
\hline stxn & 74 n (0) & FIX & 34 & Store Xn \\
\hline stz & 450(0) & FIX & 34 & Store Zero \\
\hline swca & 171 (0) & FIX & 55 & Subtract With Carry from A-Register \\
\hline sweq & 172(0) & FIX & 55 & Subtract With Carry from Q-Register \\
\hline swd & 527(1) & EIS & 190 & Subtract Word Displacement from AR \\
\hline sxln & 44 n (0) & FIX & 34 & Store Xn in Lower \\
\hline
\end{tabular}

\begin{tabular}{lllll} 
cht & 21 & MOP & 249 & Change Table \\
enf & 02 & MOP & 249 & End Floating Suppression \\
ign & 14 & MOP & 250 & Ignore Source Character \\
insa & 11 & MOP & 250 & Insert Asterisk on Suppression \\
insb & 10 & MOP & 251 & Insert Blank on Suppression \\
& & & & \\
insm & 01 & MOP & 251 & Insert Table Entry 1 Multiple. \\
insn & 12 & MOP & 251 & Insert on Negative \\
insp & 13 & MOP & 252 & Insert on Positive \\
lte & 20 & MOP & 252 & Load Table Entry \\
mflc & 07 & MOP & 253 & Move with Float Currency Symbol Insertion \\
& & & & \\
mfls & 06 & MOP & 253 & Move with Float Sign Insertion \\
mors & 17 & MOP & 254 & Move and OR Sign \\
mses & 16 & MOP & 255 & Move and Set Sign \\
mvc & 15 & MOP & 255 & Move Source Character \\
mvza & 05 & MOP & 256 & Move with Zero Suppression and Asterisk Replacement
\end{tabular}

Mnemonic Code. Class Page Name
\begin{tabular}{lllll} 
mvzb & 04 & MOP & 256 & Move with Zero Suppression and Blank Replacement \\
ses & 03 & MOP & 257 & Set End Suppression
\end{tabular}

\section*{APPENDIX C}

\section*{ADDRESS MODIFIERS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & 00 & 01 & 02 & 03 & 04 & 05 & 06 & 07 & \\
\hline 00
10 & 0 & 1 & \({ }_{2}{ }^{\text {qu }}\) & du & \({ }_{4}\) & \({ }_{5}\) & q1 & dl
7 & \(r\) \\
\hline 20 & \[
\begin{aligned}
& \mathrm{n}^{*} \\
& 0^{*}
\end{aligned}
\] & \[
\begin{aligned}
& a^{*} \\
& 1^{*}
\end{aligned}
\] & \[
\mathrm{qu}^{*}
\] & 3* & \[
\begin{aligned}
& i c^{*} \\
& 4^{*}
\end{aligned}
\] & \[
\begin{aligned}
& \text { al* } \\
& 5^{*}
\end{aligned}
\] & \[
q^{\text {q** }}
\] & 7* & ri \\
\hline 40 & f1 & itp & & its & sd & scr & f2 & f3 & it \\
\hline 50 & ci & i & Sc & ad & di & dic & id & idc & \\
\hline 60
70 & *
* 0 & * au
\(* 1\) & * qu
\(*\) & * du
\(* 3\) & *ic
\(* 4\) & \(*\)
\(*\)
* & \(*\)
\(*\)
\(*\) & * \({ }^{\text {d }}\) ( & ir \\
\hline
\end{tabular}

NONSTANDARD MODIFIERS
\begin{tabular}{|c|c|c|}
\hline Instruction & Tag & Meaning \\
\hline \multirow[t]{6}{*}{scpr} & 00 & Store appending unit history register \\
\hline & 01 & Store fault register \\
\hline & 06 & Store mode register \\
\hline & 10 & Store decimal unit history register \\
\hline & 20 & Store control unit history register \\
\hline & 40 & Store operations unit history register \\
\hline \multirow[t]{4}{*}{lcpr} & 02 & Load cache mode register \\
\hline & 03 & Load 0s into all history registers \\
\hline & 04 & Load mode register \\
\hline & 07 & Load 1s into all history registers \\
\hline stca & & See description in Section 4 \\
\hline stcq & & See description in Section 4 \\
\hline stba & & See description in Section 4 \\
\hline stbq & & See description in Section 4 \\
\hline
\end{tabular}

\title{
MULTICS PROCESSOR MANUAL ADDENDUM C
}

\section*{SUBJECT}

Additions and Changes to the Multics Processor Manual

\section*{SPECIAL INSTRUCTIONS}

This is the third addendum to AL39-01 dated April 1979.
Insert the attached pages into the manual according to the collating instructions on the back of this cover. Change bars in the margin indicate technical additions and changes; asterisks denote deletions.
Note: Insert this cover sheet after the manual cover to indicate the updating of the document with Addendum C.

To update the manual, remove old pages and insert new pages as follows:
\begin{tabular}{|c|c|}
\hline Remove & Insert \\
\hline manual front cover & manual front cover \\
\hline title page, preface & title page, preface \\
\hline iii through viii & iii through x \\
\hline ix, blank & \\
\hline 2-9 through 2-12 & 2-9 through 2-12 \\
\hline \(3-17,3-18\) & 3-17, 3-18 \\
\hline 3-21, 3-22 & 3-21, 3-22 \\
\hline 4-7, 4-8 & \(4-7,4-8\) \\
\hline 4-15, 4-16 & 4-15, 4-16 \\
\hline 4-173, 4-174 & 4-173, 4-174 \\
\hline 4-181 through 4-190 & 4-181 through 4-190 \\
\hline 4-247, 4-248 & 4-247, 4-248 \\
\hline 6-19 through 5-22 & 6-19 through 5-22 \\
\hline 8-15, blank & 8-15, blank \\
\hline 9-1, 9-2 & 9-1, 9-2 \\
\hline
\end{tabular}
manual front cover
title page, preface
iii through x

2-9 through 2-12
3-17, 3-18
3-21, 3-22
\(4-7, \quad 4-8\)
4-15, 4-16
4-173, 4-174
4-181 through 4-190
4-247, 4-248
6-19 through 5-22
8-15, blank
9-1, 9-2

The information and specifications in this document are subject to change without notice. Consult your Honeywell Marketing Representative for product or service availability.
```

29
The Use of Bit 29 6-19
A
Accumulator Register (A) 3-2
ABBREVIATIONS
Abbreviations and Symbols 4-4
ABSOLUTE
Absolute Mode 1-3
ACCUMULATOR
Accumulator Register (A) 3-2
ACCUMULATOR-QUOTIENT
Accumulator-Quotient Register (AQ)
3-3
ADDITION
EIS - Decimal Addition 4-230
Fixed-Point Addition 4-42
Floating-Point Addition 4-90
Address
Address appending 1-2
Address Appending Sequences 5-6
Address modification 1-2
Address Modifier (TAG) Field 6-3
Address Register (ARn) 3-12
base address register 1-4
Base Address Register (BAR) 3-9
Common Computed Address Formation
6-6
EIS - Address Register Load 4-177
EIS - Address Register Special
Arithmetic 4-183
EIS - Address Register Store 4-180
General Computed Address
Modification Types 6-5
Main Memory Address Generation 5-3,
5-5
Main Memory Addresses 4-4
Pointer Register Address Arithmetic
4-134
special address modifiers 6-19
Store Base Address Register 4-154
virtual address formation 6-1, 6-19
VIRTUAL ADDRESS FORMATION FOR
EXTENDED INSTRUCTION SET 6-24
ADDRESSING
CHANGING ADDRESSING MODES 5-5
ADDRESSING
CHANGING ADDRESSING MODES 5-5

```

ADDRESSING (cont)
Character- and Bit-String Addressing 6-26
modes of main memory addressing 1-3
ALARM
Ring Alarm Register 4-153
Ring Alarm Register (RALR) 3-10
ALPHANUMERIC
Alphanumeric data 2-12
ALPHANUMERIC EDIT 4-248
ALPHANUMERIC OPERAND DESCRIPTOR FORMAT 4-12
EIS - Alphanumeric Compare 4-191
EIS - Alphanumeric Move 4-202
APPEND
append mode 5-2
append mode 1-4
Appending
Address appending 1-2
Address Appending Sequences 5-6
Appending Unit 1-4
Appending Unit (APU) History
Register - DPS 8M 3-51
Appending Unit (APU) History
Register - DPS and L68 3-49
APPENDING UNIT DATA WORD FORMĄTS 5-9
APPENDING UNIT OPERATION WITH RING MECHANISM 8-3

APU
Appending Unit (APU) History Register - DPS 8M 3-51
Appending Unit (APU) History Register - DPS and L68 3-49

AQ
Accumulator-Quotient Register (AQ) 3-3

ARITHMETIC
EIS - Address Register Special Arithmetic 4-183
FIXED-POINT ARITHMETIC 4-16
Pointer Register Address Arithmetic 4-134
```

ARN
Address Register (ARn) 3-12
ASSEMBLY
Associative Memory Assembly 1-4
ASSIGNMENT
Micro Operation Code Assignment Map
4-257
ASSOCIATIVE
Associative Memory Assembly 1-4
Page Table Word Associative Memory
(PTWAM) 3-20
Privileged - Clear Associative
Memory 4-168
Segment Descriptor Word Associative
Memory (SDWAM) - DPS/L68 and
DPS 8M 3-18
BAR
BAR mode 1-4
Base Address Register (BAR) 3-9
BASE
base address register 1-4
Base Address Register (BAR) 3-9
Descriptor Segment Base Register
(DSBR) 3-16
Store Base Address Register 4-154
BASIC
basic instructions 4-6
basic operations 4-1
BINARY
binary number system 2-1
FIXED-POINT BINARY DATA 2-4
FLOATING-POINT BINARY DATA 2-6
BIT
EIS - Bit String Combine 4-218
EIS - Bit String Compare 4-222
EIS - Bit String Set Indicators
4-224
The Use of Bit 29 6-19
BIT-STRING
BIT-STRING OPERAND DESCRIPTOR FORMAT
4-15
Character- and Bit-String Addressing
6-26
BOOLEAN
Boolean AND 4-70
Boolean Comparative AND 4-82
Boolean Comparative NOT 4-84
Boolean EXCLUSIVE OR 4-78
BOOLEAN OPERATION INSTRUCTIONS 4-70
Boolean OR 4-74
CACHE 9-5
Cache Memory Control in Segment
Descriptor Words 9-6
Cache Mode Register (CMR) - DPS and
L68 3-32

```
```

Cache Mode Register (CMR) Format - DPS
8M 3-34
CALENDAR
Calendar Clock 4-136
CHANGING
CHANGING ADDRESSING MODES 5-5
CHARACTER-
Character- and Bit-String Addressing
6-26
CLEAR
Privileged - Clear Associative
Memory 4-168
CLOCK
Calendar Clock 4-136
CMR
Cache Mode Register (CMR) - DPS and
L68 3-32
CODE
Micro Operation Code Assignment Map
4-257
mnemonic code 4-2
COMBINE
EIS - Bit String Combine 4-218
COMMON
Common Computed Address Formation
6-6
COMPARATIVE
Boolean Comparative AND 4-82
Boolean Comparative NOT 4-84
COMPARE
EIS - Alphanumeric Compare 4-191
EIS - Bit String Compare 4-222
EIS - Numeric Compare 4-210
Floating-Point Compare 4-107
COMPARISON
Fixed-Point Comparison 4-64
COMPUTED
Common Computed Address Formation
6-6
General Computed Address
Modification Types 6-5
CONFIGURATION
Configuration Switch Data - DPS 8M
3-56
Configuration Switch Data - DPS and
L68 3-54
Privileged - Configuration and
Status 4-170
CONTROL
Cache Memory Control in Segment
Descriptor Words 9-6
Control Unit 1-4

```
```

CONTROL (cont)
Control Unit (CU) History Register -
DPS 8M 3-39
Control Unit (CU) History Register -
DPS and L68 3-37
Control Unit Data 3-58
Privileged - System Control 4-173
CONVERSION
EIS - Data Conversion 4-226
CU
Control Unit (CU) History Register -
DPS 8M 3-39
Control Unit (CU) History Register -
DPS and L68 3-37
CYCLE
FAULT CYCLE SEQUENCE 7-1
DATA
Alphanumeric data 2-12
APPENDING UNIT DATA WORD FORMATS
5-9
Configuration Switch Data - DPS 8M
3-56
Configuration Switch Data - DPS and
L68 3-54
Control Unit Data 3-58
DATA PARITY 2-4
DECIMAL DATA 2-9
Decimal Unit Data 3-63
EIS - Data Conversion 4-226
FIXED-POINT BINARY DATA 2-4
Fixed-Point Data Movement Load 4-16
Fixed-Point Data Movement Shift
4-36
Fixed-Point Data Movement Store
4-25
FLOATING-POINT BINARY DATA 2-6
Floating-Point Data Movement Load
4-86
Floating-Point Data Movement Store
4-87
Pointer Register Data Movement Load
4-124
Pointer Register Data Movement Store
4-130
DECIMAL
DECIMAL DATA 2-9
Decimal Unit 1-5
Decimal Unit Data 3-63
Decimal unit history register 3-43
EIS - Decimal Addition 4-230
EIS - Decimal Division 4-242
EIS - Decimal Multiplication 4-239
EIS - Decimal Subtraction 4-236
Decimal/Operations (DU/OU) History
Register - DPS 8M 3-46
Derail 4-137
DESCRIPTIONS
FAULT DESCRIPTIONS 7-4

```
```

DESCRIPTOR
ALPHANUMERIC OPERAND DESCRIPTOR
FORMAT 4-12
BIT-STRING OPERAND DESCRIPTOR FORMAT
4-15
Cache Memory Control in Segment
Descriptor Words 9-6
Descriptor Segment Base Register
(DSBR) 3-16
NUMERIC OPERAND DESCRIPTOR FORMAT
4-13
OPERAND DESCRIPTOR INDIRECT POINTER
FORMAT 4-11.1
Segment Descriptor Word (SDW) Format
5-9
Segment Descriptor Word Associative
Memory (SDWAM) - DPS/L68 and
DPS 8M 3-18
DIFFERENCES
MVNE and MVE Differences 4-248
DIVISION
EIS - Decimal Division 4-242
Fixed-Point Division 4-59
Floating-Point Division 4-99
DPS
Appending Unit (APU) History
Register - DPS 8M 3-51
Appending Unit (APU) History
Register - DPS and L68 3-49
Cache Mode Register (CMR) - DPS and
L68 3-32
Configuration Switch Data - DPS 8M
3-56
Configuration Switch Data - DPS and
L68 3-54
Control Unit (CU) History Register -
DPS 8M 3-39
Control Unit (CU) History Register -
DPS and L68 3-37
Fault Register (FR) - DPS and L68
3-23
Mode Register (MR) - DPS and L68
3-27
Segment Descriptor Word Associative
Memory (SDWAM) - DPS/L68 and
DPS 8M 3-18
DPS/L68
Segment Descriptor Word Associative
Memory (SDWAM) - DPS/L68 and
DPS 8M 3-18
DSBR
Descriptor Segment Base Register
(DSBR) 3.-16
E
Exponent Register (E) 3-4
EAQ
Exponent-Accumulator-Quotient
Register (EAQ) 3-4
EDIT
ALPHANUMERIC EDIT 4-248

```
```

EDIT (cont)
edit flags 4-247
edit insertion table 4-246
NUMERIC EDIT 4-248
EFFECTIVE
effective segment number generation
6-22
EIS
EIS - Address Register Load 4-177
EIS - Address Register Special
Arithmetic 4-183
EIS - Address Register Store 4-180
EIS - Alphanumeric Compare 4-191
EIS - Alphanumeric Move 4-202
EIS - Bit String Combine 4-218
EIS - Bit String Compare 4-222
EIS - Bit String Set Indicators
4-224
EIS - Data Conversion 4-226
EIS - Decimal Addition 4-230
EIS - Decimal Division 4-242
EIS - Decimal Multiplication 4-239
EIS - Decimal Subtraction 4-236
EIS - Numeric Compare 4-210
EIS - Numeric Move 4-213
EIS multiword instructions 4-2, 4-8
EIS single-word instructions 4-6}40
extended instruction set (EIS)
operations 4-1
ENTRY
Master Mode Entry 4-140
EXCLUSIVE
Boolean EXCLUSIVE OR 4-78
Execute 4-138
Execution
Instruction execution 1-1
EXPONENT
Exponent Register (E) 3-4
EXPONENT-ACCUMULATOR-QUOTIENT
Exponent-Accumulator-Quotient
Register (EAQ) 3-4
EXTENDED
extended instruction set (EIS)
operations 4-1
VIRTUAL ADDRESS FORMATION FOR
EXTENDED INSTRUCTION SET 6-24
EXTERNAL
INTERRUPTS AND EXTERNAL FAULTS 7-8
FAULT
FAULT CYCLE SEQUENCE 7-1
FAULT DESCRIPTIONS 7-4
fault priority groups 7-3
Fault Register (FR) - DPS and L68
3-23

```

FAULTS
Faults and interrupts 1-3, 7-1
INTERRUPTS AND EXTERNAL FAULTS 7-8
FEATURES
PROCESSOR FEATURES 1-1
FIELD
Address Modifier (TAG) Field 6-3
modification field 4-9
FIXED-POINT
Fixed-Point Addition 4-42
FIXED-POINT ARITHMETIC 4-16
FIXED-POINT BINARY DATA. 2-4
Fixed-Point Comparison 4-64
Fixed-Point Data Movement Load 4-16
Fixed-Point Data Movement Shift 4-36
Fixed-Point Data Movement Store 4-25
Fixed-Point Division 4-59
Fixed-Point Miscellaneous 4-69
Fixed-Point Multiplication 4-57
Fixed-Point Negate 4-62
Fixed-Point Subtraction 4-50
FLAGS
edit flags 4-247
FLOATING-POINT
Floating-Point Addition 4-90
FLOATING-POINT BINARY DATA 2-6
Floating-Point Compare 4-107
Floating-Point Data Movement Load 4-86
Floating-Point Dataata Movement Store 4-87
Floating-Point Division 4-99
Floating-Point Miscellaneous 4-109
Floating-Point Multiplication 4-96
Floating-Point Negate 4-103
Floating-Point Normalize 4-104
Floating-Point Round 4-105
Floating-Point Subtraction 4-93
FORMAT
ALPHANUMERIC OPERAND DESCRIPTOR FORMAT 4-12
BIT-STRING OPERAND DESCRIPTOR FORMAT 4-15
FORMAT OF INSTRUCTION 4-2
NUMERIC OPERAND DESCRIPTOR FORMAT 4-13
OPERAND DESCRIPTOR INDIRECT POINTER FORMAT 4-11.1
Page Table Word (PTW) Format 5-10
Segment Descriptor Word (SDW) Format 5-9

FORMATION
Common Computed Address Formation 6-6
Page Number Formation 5-3
virtual address formation 6-1, 6-19
VIRTUAL ADDRESS FORMATION FOR EXTENDED INSTRUCTION SET 6-24
```

FORMATS
APPENDING UNIT DATA WORD FORMATS
5-9
INSTRUCTION WORD FORMATS 4-6
unstructured formats 2-2
FR
Fault Register (FR) - DPS and L68
3-23
FRAMES
page frames 1-2
GENERAL
General Computed Address
Modification Types 6-5
GENERATION
effective segment number generation
6-22
Main Memory Address Generation 5-3,
5-5
GROUPS
fault priority groups 7-3
HISTORY
Appending Unit (APU) History
Register - DPS 8M 3-51
Appending Unit (APU) History
Register - DPS and L68 3-49
Control Unit (CU) History Register -
DPS 8M 3-39
Control Unit (CU) History Register -
DPS and L68 3-37
Decimal unit history register 3-43
Operations Unit (OU) History
Register 3-41
ILLEGAL
illegal modifier 4-6
IN
Cache Memory Control in Segment
Descriptor Words 9-6
INDEX
Index Register (Xn) 3-5
Index Values 4-4
INDICATOR
Indicator Register (IR) 3-5
INDICATORS
EIS - Bit String Set Indicators
4-224
INDIRECT
indirect pointers 4-11
Indirect Then Register (ir)
Modification 6-10
Indirect Then Tally (it)
Modification 6-12
INDIRECT TO POINTER (ITP)
MODIFICATION 6-20
INDIRECT TO SEGMENT (ITS)
MODIFICATION 6-21
indirect word 4-8

```
```

LOAD (cont)
Register Load 4-157
LOCALITY
Locality of reference 9-1
MACHINE
machine instructions 4-1
MAIN
Main memory 9-1
Main Memory Address Generation 5-3,
5-5
Main Memory Addresses 4-4
modes of main memory addressing 1-3
MAP
Micro Operation Code Assignment Map
4-257
MASTER
Master Mode Entry 4-140
MECHANISM
APPENDING UNIT OPERATION WITH RING
MECHANISM 8-3
MEMORY
Associative Memory Assembly 1-4
Cache Memory Control in Segment
Descriptor Words 9-6
Main memory 9-1
Main Memory Address Generation 5-3,
5-5
Main Memory Addresses 4-4
modes of main memory addressing 1-3
Page Table Word Associative Memory
(PTWAM) 3-20
Privileged - Clear Associative
Memory 4-168
Segment Descriptor Word Associative
Memory (SDWAM) - DPS/L68 and
DPS 8M 3-18
MICRO
Micro Operation Code Assignment Map
4-257
MISCELLANEOUS
Fixed-Point Miscellaneous 4-69
Floating-Point Miscellaneous 4-109
Pointer Register Miscellaneous
4-135
Privileged - Miscellaneous 4-176
MNEMONIC
mnemonic code 4-2
MODE
Absolute Mode 1-3
append mode 5-2
BAR mode 1-4
Cache Mode Register (CMR) - DPS and
L68 3-32
Master Mode Entry 4-140
Mode Register (MR) - DPS and L68
3-27
normal mode 1-3

```
```

MODE (cont)
privileged mode 1-3
MODES
CHANGING ADDRESSING MODES 5-5
modes of main memory addressing 1-3
Modification
Address modification 1-2
General Computed Address
Modification Types 6-5
Indirect Then Register (ir)
Modification 6-10
Indirect Then Tally (it)
Modification 6-12
INDIRECT TO POINTER (ITP)
MODIFICATION 6-20
INDIRECT TO SEGMENT (ITS)
MODIFICATION 6-21
modification field 4-9
Register (r) Modification 6-6
Register Then Indirect (ri)
Modification 6-9
MODIFIER
Address Modifier (TAG) Field 6-3
illegal modifier 4-6
MODIFIERS
special address modifiers 6-19
MOVE
EIS - Alphanumeric Move 4-202
EIS - Numeric Move 4-213
MOVEMENT
Fixed-Point Data Movement Load 4-16
Fixed-Point Data Movement Shift
4-36
Fixed-Point Data Movement Store
4-25
Floating-Point Data Movement Load
4-86
Floating-Point Data Movement Store
4-87
Pointer Register Data Movement Load
4-124
Pointer Register Data Movement Store
4-130
MR
Mode Register (MR) - DPS and L68
3-27
MULTIPLICATION
EIS - Decimal Multiplication 4-239
Fixed-Point Multiplication 4-57
Floating-Point Multiplication 4-96
MULTIWORD
EIS multiword instructions 4-2, 4-8
MVE
MVNE and MVE Differences 4-248
MVNE
MVNE and MVE Differences 4-248

```
```

NEGATE
Fixed-Point Negate 4-62
Floating-Point Negate 4-103
NO
No Operation 4-143
Normal
Normal mode 1-3
NORMALIZE
Floating-Point Normalize 4-104
NOT
Boolean Comparative NOT 4-84
NOTATION
NOTATION AND SYMBOLS 4-4
NUMBER
binary number system 2-1
effective segment number generation
6-22
Page Number Formation 5-3
NUMERIC
EIS - Numeric Compare 4-210
EIS - Numeric Move 4-213
NUMERIC EDIT 4-248
NUMERIC OPERAND DESCRIPTOR FORMAT
4-13
OPERAND
ALPHANUMERIC OPERAND DESCRIPTOR
FORMAT 4-12
BIT-STRING OPERAND DESCRIPTOR FORMAT
4-15
NUMERIC OPERAND DESCRIPTOR FORMAT
4-13
OPERAND DESCRIPTOR INDIRECT POINTER
FORMAT 4-11.1
OPERATION
APPENDING UNIT OPERATION WITH RING
MECHANISM 8-3
BOOLEAN OPERATION INSTRUCTIONS 4-70
Micro Operation Code Assignment Map
4-257
No Operation 4-143
Operation Unit 1-5
OPERATIONS
basic operations 4-1
extended instruction set (EIS)
operations 4-1
Operations Unit (OU) History
Register 3-41
OR
Boolean EXCLUSIVE OR 4-78
Boolean OR 4-74
OTHER
Other Symbols 4-5
OU
Operations Unit (OU) History
Register 3-41

```
```

PTW
Page Table Word (PTW) Format 5-10
PTWAM
(PTWAM) registers 1-4
Page Table Word Associative Memory
(PTWAM) 3-20
Q
Quotient Register (Q) 3-3
QUOTIENT
Quotient Register (Q) 3-3
R
Register (r) Modification 6-6
RALR
Ring Alarm Register (RALR) 3-10
REFERENCE
Locality of reference 9-1
REGISTER
(PTWAM) registers 1-4
(SDWAM) registers 1-4
Accumulator Register (A) 3-2
Accumulator-Quotient Register (AQ)
3-3
Address Register (ARn) 3-12
Appending Unit (APU) History
Register - DPS 8M 3-51
Appending Unit (APU) History
Register - DPS and L68 3-49
base address register 1-4
Base Address Register (BAR) 3-9
Cache Mode Register (CMR) - DPS and
L68 3-32
Control Unit (CU) History Register -
DPS 8M 3-39
Control Unit (CU) History Register -
DPS and L68 3-37
Decimal unit history register 3-43
Descriptor Segment Base Register
(DSBR) 3-16
EIS - Address Register Load 4-177
EIS - Address Register Special
Arithmetic 4-183
EIS - Address Register Store 4-180
Exponent Register (E) 3-4
Exponent-Accumulator-Quotient
Register (EAQ) 3-4
Fault Register (FR) - DPS and L68
3-23
Index Register (Xn) 3-5
Indicator Register (IR) 3-5
Indirect Then Register (ir)
Modification 6-10
Mode Register (MR) - DPS and L68
3-27
Operations Unit (OU) History
Register 3-41
Overlength Registers 2-8
Pointer Register (PRn) 3-11
Pointer Register Address Arithmetic
4-134
Pointer Register Data Movement Load
4-124

```
```

SEQUENCES
Address Appending Sequences 5-6
SET
EIS - Bit String Set Indicators
4-224
extended instruction set (EIS)
operations 4-1
VIRTUAL ADDRESS FORMATION FOR
EXTENDED INSTRUCTION SET 6-24
SHIFT
Fixed-Point Data Movement Shift
4-36
SINGLE-WORD
EIS single-word instructions 4-2,
4-6
SIZE
segment size 1-2
SPECIAL
EIS - Address Register Special
Arithmetic 4-183
special address modifiers 6-19
STATUS
Privileged - Configuration and
Status 4-170
STORE
EIS - Address Register Store 4-180
Fixed-Point Data Movement Store
4-25
Floating-Point Data Movement Store
4-87
Pointer Register Data Movement Store
4-130
Privileged - Register Store 4-163
Store Base Address Register 4-154
STRING
EIS - Bit String Combine 4-218
EIS - Bit String Compare 4-222
EIS - Bit String Set Indicators
4-224
SUBTRACTION
EIS - Decimal Subtraction 4-236
Fixed-Point Subtraction 4-50
Floating-Point Subtraction 4-93
SWITCH
Configuration Switch Data - DPS 8M
3-56
Configuration Switch Data - DPS and
L68 3-54
SYMBOLS
Abbreviations and Symbols 4-4
NOTATION AND SYMBOLS 4-4
Other Symbols 4-5
SYSTEM
binary number system 2-1
Privileged - System Control 4-173

```
```

TABLE
edit insertion table 4-246
Page Table Word (PTW) Format 5-10
Page Table Word Associative Memory
(PTWAM) 3-20
tabs 4-8
TAG
Address Modifier (TAG) Field 6-3
TALLY
Indirect Then Tally (it)
Modification 6-12
TEMPORARY
Temporary Pointer Register (TPR)
3-15
THEN
Indirect Then Register (ir)
Modification 6-10
Indirect Then Tally (it)
Modification 6-12
Register Then Indirect (ri)
Modification 6-9
TIMER
Timer Register (TR) 3-10
TPR
Temporary Pointer Register (TPR)
3-15
TR
Timer Register (TR) 3-10
Translation 4-155
TYPES
General Computed Address
Modification Types 6-5
UNIT
Appending Unit 1-4
Appending Unit (APU) History
Register - DPS 8M 3-51
Appending Unit (APU) History
Register - DPS and L68 3-49
APPENDING UNIT DATA WORD FORMATS
5-9
APPENDING UNIT OPERATION WITH RING
MECHANISM 8-3
Control Unit 1-4
Control Unit (CU) History Register -
DPS 8M 3-39
Control Unit (CU) History Register -
DPS and L68 3-37
Control Unit Data 3-58
Decimal Unit 1-5
Decimal Unit Data 3-63
Decimal unit history register 3-43
Operation Unit 1-5
Operations Unit (OU) History
Register 3-41
UNSTRUCTURED
unstructured formats 2-2

```
```

VALUES
Index Values 4-4
VIRTUAL
virtual address formation 6-1, 6-19
VIRTUAL ADDRESS FORMATION FOR
EXTENDED INSTRUCTION SET 6-24
WORD
APPENDING UNIT DATA WORD FORMATS
5-9
indirect word 4-8
INSTRUCTION WORD FORMATS 4-6
Page Table Word (PTW) Format 5-10
Page Table Word Associative Memory
(PTWAM) 3-20
Segment Descriptor Word (SDW) Format
5-9
Segment Descriptor Word Associative
Memory (SDWAM) - DPS/L68 and
DPS 8M 3-18
WORDS
Cache Memory Control in Segment
Descriptor Words 9-6
XN
Index Register (Xn) 3-5

```

Together, we can find the answers.

\section*{Honeywell}

\section*{Honeywell Information Systems}
U.S.A.: 200 Smith St., MS 486, Waltham, MA 02154

Canada: 155 Gordon Baker Rd., Willowdale, ON M2H 3N
U.K.: Great West Rd., Brentford, Middlesex TW8 9DH Italy: 32 Via Pirelli, 20124 Milano```


[^0]:    The Fault Register contains the conditions in the processor for several of the hardware faults on the DPS 8 M CPU and cache directory buffer overflows. Data is strobed into the Fault Register during a fault or buffer overflow fault sequence. Once a bit or field in the Fault Register is set, it remains set until the register is stored and cleared. The data is not overwritten during subsequent fault events.

    The functions of the constituent flags and registers are:

[^1]:    Flag or
    key register

    Key Condition
    g Set timing margins if set ON. If \& VOLT (bit 32, key $m$ ) is set $O N$ and the margin control switch on the processor maintenance panel is in PROG position, set processor timing margins as follows:

    | $\frac{22,23}{0,0}$ | Margin |
    | :---: | :---: |
    | 0,1 | sormal |
    | 1,0 | sormal |
    | 1,1 | fast |

    h Set +5 voltage margins if set ON. If $\varnothing$ VOLT (bit 32 , key m) is set 0 N and the margin control switch on the processor maintenance panel is in the PROG position, set +5 voltage margins as follows:

    | $\frac{24,25}{0,0}$ | $\frac{\text { Margin }}{\text { normal }}$ |
    | :---: | :---: |
    | 0,1 | low |
    | 1,0 | high |
    | 1,1 | normal |

    Trap on control unit history register count overflow if set ON. If this bit and STROBE (bit 30, key k) are set $O N$ and the control unit history register counter overflows, generate the third floating fault (xed FFV+4). Further, if FAULT RESET (bit 31, key l) is set, reset $\operatorname{STROBE} \not \subset$ (bit 30 , key k), locking the history registers. A Load Central Processor Register (lcpr), $\mathrm{TAG}=04$, instruction setting bit 28 ON resets the control unit history register counter to zero. (See NOTE below.)
    j O.C\$\&
    k STROBE 』

    1 FAULT RESET
    $m$ VOLT
    Strobe control unit history registers on OPCODE match. If this bit and STROBE \& (bit 30, key k) are set ON and the operation code of the current instruction matches OPCODE, strobe the control unit history registers on all control unit cycles (including indirect cycles).

[^2]:    In the case of $(-2 * * 35) X(-2 * * 35)=+2 * * 70, A Q_{1}$ is used to represent the product rather than the sign. No overflow can occur.

[^3]:    The definition of normalization is located under the description of the fno instruction.

    Attempted repetition with the rpl instruction causes an illegal procedure fault.

[^4]:    If the divisor mantissa $C(Y)_{8,35}$ is zero after alignment, the division does not take place. Instead, a divide check fault occurs, $C(A Q)$ contains the dividend magnitude, and the negative indicator reflects the dividend sign.

