Software Component Specification

SYSTEM:

MOD400

SUBSYSTEM:

LAN Facility

COMPONENT:

interface S/W - I/O Dispatcher

PLANNED RELEASE:

Release 4.0

SPECIFICATION REVISION NUMBER:

1

DATE:

Aug. 16,1985

AUTHOR:

K.Yu

This specification describes the current definition of the subject software component, and may be revised in order to incorporate design improvements.

HONEYWELL PROPRIETARY

The information contained in this document is proprietary to Honeywell Information Systems, Inc. and is intended for internal Honeywell use only. Such information may be distributed to others only by written permission of an authorized Honeywell official.

TABLE OF CONTENTS

	PAGE
REFERENCES	 3 4
I. INTRODUCTION AND OVERVIEW 1.1 BACKGROUND	 5 5
2. EXTERNAL SPECIFICATION 2.1 OWNED DATA STRUCTURE	6 7 7 7 7 . 7 . 8 . 8
3. INTERNAL SPECIFICATION 3.1 OVERVIEW	 9 9 9
4. PROCEDURAL DESIGN	 . 10
5. ISSUES	. 11

REFERENCES

[1] [2]	60149766	Engineering	g Produc	t Specifica	ation,Part	1, version G
[2]	60149817	LAN Softwar	re EPS-1	•	•	
[3]	09-0016-00	ESPL Softw	are Tec	hnical Ref	erence Mar	nual, Vol. 1,
		Kernel	and	Support	Softwar	e (Bridge
		Communicati	ions, Inc)		-

- 4 -

DEFINITION

10 Input/Output
10LD Input/Output Load
CPU Central Processor Unit
LCB LAN Control Block

INTRODUCTION AND OVERVIEW

1.1 BACKGROUND

This is one of several Interface Software modules developed by the Hardware Development Group to provide an interface between the Communication Software and Lacs hardware. Basically, it is a firmware module controlling hardware functions and yet is written in "c" language and is running under the control of the Kernel Operating System environment.

This interface supports a physical I/O interface between the Level 6 and Lan controller. All IOLDs that are destined for this controller are assembled and dispatched to various layers which require communication with Level 6. This module can be viewed as an extension of the Kernel Service function.

1.2 BASIC PURPOSE

The basic function of the module is to recognize the iolds that are issued by a CPU and dispatch them to its destination according to an entry in the channel table which is previously setup by the user.

1.3 BASIC STRUCTURE

This module essentially consists of three sections. The first section initializes the IOLD queues and hardware environment for accepting IOLDs from Level 6. The second section contains the main routine looking for messages from its own mailbox to perform mailbox registration and presentation of channel mailbox information that specifies where an IOLD may be dispatched. The third section is the IOLD interrupt handler. It assembles the incoming IOLDs from the IO queues into messages and dispatches them to their destination according to their channel mailbox table entry. It also manages the queues for the hardware to continue to accept IOLDs from the megabus.

1.4 BASIC OPERATION


The process starts with the initialization code. It programs the dma chip with two queue pointers and sets up the control registers ready for IOLDs. The queues are cleared to zero. The interrupt routine to handle the next IOLD queue is registered with the Kernel. Now it is ready to accept messages from the user to register their mailbox entries. When an IOLD arrives the channel associated with it will be used to pickup the entry. It is this entry that the IOLD will be dispatched to. During the registration no IOLD will be allowed until an event registration is completed. Then the start_io iold information will be sent to the event mailbox. Only this time, a signal is given to hardware to enable megabus 10 reception. The operation is under the Kernel O.S. environment.

2. EXTERNAL SPECIFICATION

2.1 OWNED DATA STRUCTURES

A data structure is created to handle I/O orders. The "c" Declaration:

```
/* channel number and function code */
struct §
          short ch_fc;
          long *16_address;/* Level 6 memory address */
          short range; /* range */
          †IOITEM
struct
         10ITEM io_list0[32];
                                  /* first io queue list */
          10|TEM io_list1[32];
                                  /* second to queue list */
                                  /* third io queue list */
          101TEM 10_11st2[32];
          101TEM 10_11st3[32];
                                  /* fourth io queue list */
              tDataDes;
```



A mailbox table for 64 channels and an Event is created during startup. This table contains all mailbox ids. When an iold comes the channel associated with this iold will be used to pickup the mailbox id from the table and dispatch to that mailbox. An zero entry will dispatch to the event mailbox. A read or write command to the table is permitted any time.

2.2 EXTERNAL INTERFACES

The 10 Dispatcher is driven by two external events. A channel mailbox registration(write channel mailbox id) or read channel mailbox id is accomplished with the 0.S. sendmsg call. The message type is register normal, register event, read normal, or read event. The "c" Declaration for the message:

When an event mailbox is registered for the first time the start I/O iold being queued up by the prom firmware is sent to the event mailbox and hardware is enabled to accept any IO oders. When the cpu issues an IO order to lac controller the hardware put it into the queue and cause a level 4 68000 interrupt. The IO Dispatcher is activated and uses the following "c" declaration to dispatch the iold:

2.3 INITIALIZATION REQUIREMENTS

The initialization and main entries are part of the system table, CS1 file. When the system is up this process is also ready. The mailbox id for this process is "IODISP". The mailbox table is created and is cleared to zero. 10 queues are setup and cleared to zero. The dma chip is setup and is ready. However, Registration of the interrupt routine to handle 10 with the O.S. must done when the system is powered up. No 10 orders would be accepted until event registration is completed first.

2.4 TERMINATION REQURIEMENTS

There is no termination requirement for this IO Dispatcher as long as the Lacs board is up.

2.5 ENVIRONMENT

The code is in "c" control megabus interface and operate under the environment of the Bridge Kernel.

2.6 TIMING AND SIZE REQUIRMENTS

The size of this module is approxmately 2k words.

2.7 ASSEMBLY AND LINKING

The source code name for this is lac_io.c and is in the directory /usr/dvlp/megabus. The binary file lac_io.b must linked with the usr/dvlp/kernel to create a loadable bound unit.

2.8 TESTING CONSIDERATIONS None

2.9 DOCUMENATION CONSIDERATIONS

The source code is written in "c" language and is self-explanatory.

2.10 OPERATING PROCEDURES

None

2.11 ERROR MESSAGES None

INTERNAL SPECIFICATION

3.1 OVERVIEW

The basic function of the IO Dispatch is to honor the requests from users to register or obtain channel mailbox id for a given channel. An IOLD interrupt handler is implemented to assemble and dispatch IOLDS that are placed by the hardware in the pre-assigned queues. The module is linked and run under the control of the Bridge Kernel.

3.2 SUBCOMPONENT DESCRIPTION

3.2.1 IO HANDLER

This handler is hardware interrupt driven. Upon entry into the routine it scans the hardware queue for iold. The channel number associated with the iold will be used as an index to the channel mailbox table to obtain the mailbox id. Then the iold will be dispatched to that mailbox id. The routine resumes scan until all iolds are dispatched.

3.2.2 CHANNEL MAILBOX REGISTRATION

A channel mailbox table is setup to accommodate all 64 channels plus and event mailbox id. A user may send a registration message to request to put an entry for or read a particular channel or event id. When a user registers the event mailbox id with this component for the first time it will dispatch the start 10 IOLD which is placed by the prom firmware in specific temporary buffer to the event mailbox id. The component is always ready to receive from its own mailbox for messages. A breceive is called.

3.2.3 10 QUEUE REQUEST INTERRUPT HANDLER

When the DMA chip runs out a queue it interrupts for another one. The routine responds the request by consulting the list which will specify which one of the four queues should be programmed into the chip . Before returning to the Kernel it must reset the block transfer complete bit in the channel status register.

3.3 FUTURE DEVELOPMENT AND MAINTENANCE as required

4. PROCEDURAL DESIGN none

Software Component Specification

SYSTEM:

MOD400

SUBSYSTEM:

LAN Facility

COMPONENT:

Interface S/W - I/O Dispatcher

PLANNED RELEASE:

Release 4.0

SPECIFICATION REVISION NUMBER:

1

DATE:

Aug. 16,1985

AUTHOR:

K.Yu

This specification describes the current definition of the subject software component, and may be revised in order to incorporate design improvements.

HONEYWELL PROPRIETARY

The information contained in this document is proprietary to Honeywell Information Systems, Inc. and is intended for internal Honeywell use only. Such information may be distributed to others only by written permission of an authorized Honeywell official.

TABLE OF CONTENTS

																																					PA	\GE
REFER DEFIN	REN	CE	S N S	•	•	•	•	•	•	•		•	•	•		•	•	٠.	•	•	•	•	•	•	•		•	•	•	•		•	•	٠.	•	•		3 4
1. 1 1.1 1.2 1.3	BA BA	CK S I	GF C C	OL Pl S	JN JR FR	D. PC	S	E. UR	• E	•	•	•	•	•	•		•	•	•	•		•	•	٠	•			•	•		•	•	•	•	•			
2.1 2.2 2.3 2.4 2.5 2.6	EX TENTS TEN	NT I R V M S S C E R	DRNAT NE	DALLANN AND AND AND AND AND AND AND AND AND	AT ZILEN CANG	AIN AT ON T ON T ON T I	STISOR	TRENE LID NO	UF Q · E I · E C · E I	CTCRI RKANU	UE QUE . QUE I T S R E	E · I M UGODS	REN EN IR	MI E!	EN S	T N	· · · · · · · · · · · · · · · · · · ·		•	• • • • • • • • •		•	•		•	• • • • • • •	•	•	•	•	•	•	•		•	•		6 7 7 7 7 7 8 8 8
3.1 3.2 3.2.1 3.2.2 3.2.3 3.3	0 V S L 1 1 2 0	ER BC OHA	V I OM HA NN OL	EV IP(NI IEI	JE	EN ER MA	T	LB	E :	S C X	RI RE	PGN	TI IS	OI TI	N RA RU	T P1	0	N H/		DL	E	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	.9 .9 .9
4. F	PRO	CE	DL	IR	٩L	C	Ε	s I	GI	N	•	•	•		•	•	•	,	•	•	•	•	•		•		•	•	•		•	•	•	•)	•	•	10
5.	ISS	UE	S												_					_									_									1 1

REFERENCES

[1]	60149766	Engineering Product Specification, Part 1, version G
[1] [2]	60149817	LAN Software EPS-1
[3]	09-0016-00	ESPL Software Technical Reference Manual, Vol. 1,
		Kernel and Support Software (Bridge
		Communications, Inc.)

DEFINITION

10	Input/Output	
IOLD	Input/Output Load	
CPU	Central Processor l	Jnit
LCB	LAN Control Block	

1. INTRODUCTION AND OVERVIEW

1.1 BACKGROUND

This is one of several Interface Software modules developed by the Hardware Development Group to provide an interface between the Communication Software and Lacs hardware. Basically, it is a firmware module controlling hardware functions and yet is written in "c" language and is running under the control of the Kernel Operating System environment.

This interface supports a physical I/O interface between the Level 6 and Lan controller. All IOLDs that are destined for this controller are assembled and dispatched to various layers which require communication with Level 6. This module can be viewed as an extension of the Kernel Service function.

1.2 BASIC PURPOSE

The basic function of the module is to recognize the iolds that are issued by a CPU and dispatch them to its destination according to an entry in the channel table which is previously setup by the user.

1.3 BASIC STRUCTURE

This module essentially consists of three sections. The first section initializes the IOLD queues and hardware environment for accepting IOLDs from Level 6. The second section contains the main routine looking for messages from its own mailbox to perform mailbox registration and presentation of channel mailbox information that specifies where an IOLD may be dispatched. The third section is the IOLD interrupt handler. It assembles the incoming IOLDs from the IO queues into messages and dispatches them to their destination according to their channel mailbox table entry. It also manages the queues for the hardware to continue to accept IOLDs from the megabus.


1.4 BASIC OPERATION

The process starts with the initialization code. It programs the dma chip with two queue pointers and sets up the control registers ready for IOLDs. The queues are cleared to zero. The interrupt routine to handle the next IOLD queue is registered with the Kernel. Now it is ready to accept messages from the user to register their mailbox entries. When an IOLD arrives the channel associated with it will be used to pickup the entry. It is this entry that the IOLD will be dispatched to. During the registration no IOLD will be allowed until an event registration is completed. Then the start io Iold information will be sent to the event mailbox. Only this time, a signal is given to hardware to enable megabus IO reception. The operation is under the Kernel O.S. environment.

EXTERNAL SPECIFICATION

2.1 OWNED DATA STRUCTURES

A data structure is created to handle I/O orders. The "c" Declaration:



A mailbox table for 64 channels and an Event is created during startup. This table contains all mailbox ids. When an iold comes the channel associated with this iold will be used to pickup the mailbox id from the table and dispatch to that mailbox. An zero entry will dispatch to the event mailbox. A read or write command to the table is permitted any time.

2.2 EXTERNAL INTERFACES

The 10 Dispatcher is driven by two external events. A channel mailbox registration(write channel mailbox id) or read channel mailbox id is accomplished with the O.S. sendmsg call. The message type is register normal, register event, read normal, or read event. The "c" Declaration for the message:

When an event mailbox is registered for the first time the start I/O iold being queued up by the prom firmware is sent to the event mailbox—and hardware is enabled to accept any 10 oders. When the cpu issues an IO order to lac controller the hardware put it—into the queue and cause a level 4 68000 interrupt. The IO Dispatcher is—activated and uses the following "c" declaration to dispatch the iold:

2.3 INITIALIZATION REQUIREMENTS

The initialization and main entries are part of the system table, CS1 file. When the system is up this process is also ready. The mailbox id for this process is "IODISP". The mailbox table is created and is cleared to zero. IO queues are setup and cleared to zero. The dma chip is setup and is ready. However, Registration of the interrupt routine to handle IO with the O.S. must done when the system is powered up. No IO orders would be accepted until event registration is completed first.

2.4 TERMINATION REQURIEMENTS

There is no termination requirement for this 10 Dispatcher as long as the Lacs board is up.

2.5 ENVIRONMENT

The code is in "c" control megabus interface and operate under the environment of the Bridge Kernel.

2.6 TIMING AND SIZE REQUIRMENTS

The size of this module is approxmately 2k words.

2.7 ASSEMBLY AND LINKING

The source code name for this is lac_io.c and is in the directory /usr/dvlp/megabus. The binary file lac_io.b must linked with the usr/dvlp/kernel to create a loadable bound unit.

2.8 TESTING CONSIDERATIONS None

2.9 DOCUMENATION CONSIDERATIONS

The source code is written in "c" language and is self-explanatory.

2.10 OPERATING PROCEDURES

None

2.11 ERROR MESSAGES None

3. INTERNAL SPECIFICATION

3.1 OVERVIEW

The basic function of the IO Dispatch is to honor the requests from users to register or obtain channel mailbox id for a given channel. An IOLD interrupt handler is implemented to assemble and dispatch IOLDS that are placed by the hardware in the pre-assigned queues. The module is linked and run under the control of the Bridge Kernel.

3.2 SUBCOMPONENT DESCRIPTION

3.2.1 IO HANDLER

This handler is hardware interrupt driven. Upon entry into the routine it scans the hardware queue for iold. The channel number associated with the iold will be used as an index to the channel mailbox table to obtain the mailbox id. Then the iold will be dispatched to that mailbox id. The routine resumes scan until all iolds are dispatched.

3.2.2 CHANNEL MAILBOX REGISTRATION

A channel mailbox table is setup to accommodate all 64 channels plus and event mailbox id. A user may send a registration message to request to put an entry for or read a particular channel or event id. When a user registers the event mailbox id with this component for the first time it will dispatch the start 10 IOLD which is placed by the prom firmware in specific temporary buffer to the event mailbox id. The component is always ready to receive from its own mailbox for messages. A breceive is called.

3.2.3 10 QUEUE REQUEST INTERRUPT HANDLER

When the DMA chip runs out a queue it interrupts for another one. The routine responds the request by consulting the list which will specify which one of the four queues should be programmed into the chip . Before returning to the Kernel it must reset the block transfer complete bit in the channel status register.

3.3 FUTURE DEVELOPMENT AND MAINTENANCE as required

4. PROCEDURAL DESIGN none