HONEYWELL BULL BILLERICA	SPECIFICATION NUMBER 60165904	DISTRIBUTION CODE	SHEETS 1/xx	REV 3			
CUSTOM AND SPECIAL PRODUCTS	TITLE:						
PREPARED BY R Lemay	16-BIT CUSTOM PROCESSOR						
APPROVED BY							

REVISION	AUTHORITY	DATE	SIGNATURE	SHEETS AFFECTED
1	Ultimate	03MAR82	R. Lemay	all
2	Ultimate	17MAY84	R. Lemay	all
3	Honeywell Bull	04JAN88	R. Lemay	see note

This revision is being issued:

- 1. to reflect a change in the documentation structure. Prior to this revision, the specification data contained in this document and the Technical Description were combined.
- 2. to announce "THE TRANSFER LANGUAGE COMPILER" (see Section Four).
- 3. to expose enhancements introduced in the redesign of the product (see Appendix A).

TABLE OF CONTENTS

SECTION	1 INTRODUCTION	
1.1	Purpose	1-1
1.2	Scope	1-1
1.3	Disclaimer	1-2
1.4	References	1-2
1.5	Acronyms	1-2
SECTION	2 THE FIRMWARE DICTIONARY	
2.1	Naming Conventions	2-2
2.2	Addressing and Sequencing	2-2
2.3	Glossary	2-3
2.4	External Control and Synchronization	2-8
2.5	Declarations	2-11
2.6	Micro-operations	2-12
SECTION	3 FLOWCHARTING CONVENTIONS	
3.1	The Symbology	3-1
3.2	Addresses	3-1
3.3	Flow	3-2
	3.3.1 Two-way Choice 3.3.2 Splatters	3-2 3-3
SECTION	4 TRANSFER LANGUAGE	
4.1	Source File Format	4-1
	4.1.1 Line Length 4.1.2 White Space 4.1.3 Valid/Invalid Characters 4.1.4 Comments	4-1 4-1 4-1 4-2

	 _	-		
4	1	•	4	Comments

PAGE i-1

TABLE OF CONTENTS

4.2	Lexog	raphy	4-2
	$\begin{array}{c} 4 & 2 & . \\ 4 & 2 & . \\ 4 & 2 & . \\ 4 & 2 & . \\ 4 & 2 & . \\ 4 & 2 & . \\ 4 & 2 & . \\ 4 & . \\ 4 & . \\ 2 & . \\ 6 \\ 4 & . \\ 7 \end{array}$	Case Source File Length Statement Terminator Literal Text Block Literal Text Block Restrictions Literal Text Block "Compilation" Reserved Words	4-2 4-2 4-2 4-2 4-2 4-2 4-2 4-3
4.3	Organ	ization of Source File	4-3
	4.3.1 4.3.2 4.3.3	Statement Types Commentary Pre-processor Directives	4-3 4-3 4-3
		4.3.3.1 Include ' <pathname>' 4.3.3.2 Skip <count></count></pathname>	4-3 4-3
	4.3.4	Local Definitions	4-4
		4.3.4.1 (identifier) EQU (predefined identifier) 4.3.4.2 (identifier) CONST (integer constant) 4.3.4.3 (label) EXTERN 4.3.4.4 (label) PUBLIC	4-4 4-4 4-4 4-4
	4.3.5	Block Definitions	4-4
		4.3.5.1 Block Definition 4.3.5.2 End 4.3.5.3 Preserves 4.3.5.4 Saves	4-5 4-5 4-5 4-5
	4.3.6	Procedure	4-5
	•	 4.3.6.1 Operation Clause 4.3.6.2 Assignment Operation Clause 4.3.6.3 Control Operation Clause 4.3.6.4 Next Address Specifier Operation Clause 4.3.6.5 Default Next Address 4.3.6.6 Procedure Labels 	4-5 4-6 4-6 4-6 4-6
4.4	Expres	ssions	4-7
	$\begin{array}{r} 4 . 4 . 1 \\ 4 . 4 . 2 \\ 4 . 4 . 3 \\ 4 . 4 . 4 \end{array}$	Identifier Integer Constant Evaluation Range Operators	4-7 4-7 4-8
		<pre>4.4.4.1 Parenthesis 4.4.4.2 Unary Minus 4.4.4.3 Unary Tilde 4.4.4.4 Unary ++ and 4.4.4.5 Unary Bracket Set 4.4.4.6 Unary ADDR() 4.4.4.7 Unary Select 4.4.4.8 Binary Operators + and - 4.4.4.8 Binary Operators 4.4.4.9 Rotate Binary Operators 4.4.4.10 Underscore Binary Operator 4.4.4.11 Boolean Binary Operator 4.4.4.12 Equal Binary Operator 4.4.4.13 Comma Binary Operator</pre>	$\begin{array}{c} 4-8\\ 4-8\\ 4-8\\ 4-9\\ 4-9\\ 4-9\\ 4-9\\ 4-10\\ 4-10\\ 4-11\\ 4-11\\ \end{array}$

TABLE OF CONTENTS

4.5	Control Clauses	4-11
	4.5.1 Stalls 4.5.2 Reads 4.5.3 Writes 4.5.4 Ldsynd 4.5.5 Procedure Fetch 4.5.6 Nofault	$\begin{array}{r} 4-11 \\ 4-11 \\ 4-11 \\ 4-11 \\ 4-12 \\ 4-12 \\ 4-12 \end{array}$
4.6	Next-Address-Specifier Clauses	4-12
	4.6.1 Goto 4.6.2 Splatter 4.6.3 Call 4.6.4 Return 4.6.5 Conditional	4-12 4-12 4-12 4-13 4-13
SECTION	5 THE FIRMWARE DEVELOPMENT FACILITY	
5.1	FDF Interface	5-2
5.2	The Help Screen	5-3
5.3	The Command Set	5-4
	5.3.1 Silo Commands 5.3.2 Run Controls 5.3.3 Register Displays 5.3.4 Epilogue Controls 5.3.5 Firmware Array Commands	5-4 5-5 5-6 5-7 5-8
5.4	Missing-Stall Catcher	5-9

PAGE i-3

TABLE OF CONTENTS

INTRODUCTION

The "sixteen-bit" custom processor is a nine megahertz, twentyfour-bit wide, microprogrammable MEGABUS connected firmware engine driven by a ninety-six-bit wide control store word and having a blank identity.

1.1 PURPOSE

This specification imparts information which is necessary for any who wish to microprogram the custom processor. Those who attempt personalization of the custom processor need be capable of writing and testing microcode. For testing microcode, Custom and Special Products offers a Firmware Development Facility which greatly simplifies the task (see section 5).

1.2 SCOPE

This document is intended for the prospective microprogrammer. It describes the operation of the sixteen-bit custom processor at the level of an experienced coder. Others, such as test technicians, might also find the information useful but should refer to the "TECHNICAL DESCRIPTION OF THE 16-BIT CUSTOM PROCESSOR" for a detailed description of hardware and firmware operations.

In addition to this section, this document contains four other sections.

Section 2 contains the firmware dictionary which constitutes the formal specification.

Section 3 contains flowcharting conventions.

Section 4 contains a specification for the Transfer Language Compiler. The Transfer Language allows firmware to be coded at the register-transfer level rather than the "micro-operation" level.

Section 5 contains a description of the Firmware Development Facility which is available to minimize firmware checkout time.

PAGE 1-1

INTRODUCTION

1.3 DISCLAIMER

The firmware dictionary of Section 2 serves as the specification for the custom processor. The firmware dictionary shall govern in any disagreement between it and other descriptive documents.

1.4 REFERENCES

In order to code firmware to execute on the CUP16, the following additional documents may prove useful:

CUP16 logic block diagrams for the mother board60156205
for the daughter boardfor the daughter board
Other related documents are:
16-Bit Custom Processor Technical Description60165905
CUP16 Test procedures

RTL6 assembly language manualLDA-021

ACRONYMS

See also Table 2-2

ACRONYM	DEFINITION
C&SP	Custom and Special Products
CUP	CUstom Processor
LBD	Logic Block Diagram (Schematic)
FDF	Firmware Development Facility
PROM	Programmable Read-Only Memory
RAM	Random Access Memory
SCRAM	Stop Code RAM

PAGE 1-2

INTRODUCTION

HONEYWELL BULL CONFIDENTIAL & PROPRIETARY

CUSTOM PROCESSOR DICTIONARY

MODEL CUP-DICT-1984-05-17; PARAMETERS;



2.1 NAMING CONVENTIONS

Field, Micro, & Step names consist of alphanumeric characters, hyphens, colons, & apostrophes. They must start with an alphabetic character. Generally, the HYPHEN separates words, the APOSTROPHE separates clauses, & the COLON means "equals" or "receives". ("CLAUSE" here refers to descriptions of simultaneous &/or independent actions.)

A double colon is sometimes used to distinguish "partitioned" transfers. A terminal apostrophe signifies logical inversion ("NOT").

PAGE 2-1

TABLE 2-1 PROM CHIP ALLOCATION

ELSE	BANK	Part no.	RLS2.0	RLS2.1	IF	BANK	Part no.	RLS2.0	RLS2.1
bits	00-07 08-15	-set01rv -set02rv	L12D D11D		bits	00-07 08-15	-setl3rv -setl4rv	L10D D09D	
	16-23 24-31	-set03rv -set04rv	F11D J12D			16-23 24-31	-set15rv -set16rv	F09D J07D	
	32-39 40-47	-set05rv -set06rv	L07D J09D			32-39 40-47	-set17rv -set18rv	L09D J10D	
	48-55 56-63	-set07rv -set08rv	L04D J04D			48-55 56-63	-set19rv -set20rv	L06D J06D	
	64-71 72-79	-set09rv -set10rv	M12M K12M			64-71 72-79	-set21rv -set22rv	M10M K10M	
	80-87 88-95	-setllrv -setl2rv	M07M N07M			80-87 88-95	-set23rv -set24rv	M05M N05M	
L									

is a one letter and three digit PROM set number distinguishing for instance, a disk cache from a 1750A "-set" processor, and

"rv"

`13

is the firmware revision number of the PROM set.

2.2 ADDRESSING AND SEQUENCING

Firmware steps in the CUP are identified by a "Control Store Address" (CSA) & optionally a mnemonic label. In this discussion, wherever reference is made to a CSA, it should be understood that the associated label may be substituted, but any restrictions on CSA value still apply. CSA's are 14-bit guantities. Values from 2000# through 3FFF# are called the "If bank", 0000# through 1FFF# are called the "Else bank".

Two CSA's are called "TWINS" if they differ by exactly 2000#.

A "SPLATTER BLOCK" is a group of 16 If-bank CSA's which differ only in their LSD (e.g., 2340,2341,2342,...,234F). An Else-bank CSA is said to "correspond" to an If-bank CSA if its twin is a member of the same splatter block. Thus 0342 corresponds to 2349 or 2340 or 2342, etc.

A "SPLATTER VECTOR" is a 4-bit value used, in whole or in part, to select a CSA within a splatter block. This selection is performed by substituting the vector, through a specified mask, into the LSD of the splatter block address.

Firmware sequencing in the CUP is never implicit nor arithmetically defined --- every step specifies its successor or choice of successors.

(1) The succession may be unconditional. For example:

GO-TO(CSA) where CSA = any address in either bank

The succession may involve a choice between an If-bank CSA (CSAI) & a corresponding Else-bank CSA (CSAE), depending on the value of one of 64 "Test Conditions" or their complements --- for example: (2)

IF-ACK(CSAI,CSAE)

branches to CSAI if "ACK" is true, else to CSAE.

PAGE 2-2

(3) The succession may involve a choice among 2, 4, 8, or 16 members of a splatter block, depending on the number of one-bits in the mask. The choice within the (sub)block is determined by the value of a specified splatter vector. For example:

BR-PO(F,CSAI)

performs 16-way splatter to a member of the block containing CSAI.

OR

BR-RAMAD(RAC, 7, CSAI)

performs 8-way splatter $(0,1,2,\ldots,7)$, controlled by the 3 LSB of RAC.

OR

BR-RAMAD(RAC, E, CSAI)

performs 8-way splatter $(0,2,4,\ldots,E)$, controlled by the 3 MSB of RAC.

(4) Cases 2 & 3 may be combined. For example:

IF-FLAGT5 BR-FLAGS(F,CSAE)

branches to CSAE if FLAGT5 is false, otherwise uses flags T0,T1,T2,T3 to select an entry in the splatter block corresponding to CSAE.

(5) The succession may involve an unconditional subroutine exit. for example:

RETURN

exits to the CSA currently on "top" of the two-level return stack. (At any time, any If-bank CSA may be "PUSH"ed onto the stack.)

(6) The succession may involve the election (by the subroutine) of alternate exits. For example: RETURN'(D)

exits to the CSA formed by the top stack entry <AND> FFFD#

(7) The succession may involve a choice, based on a test condition, between a subroutine exit (either normal or alternate) and a continuation. For example:

IF-FLAGT6 RETURN(CSAE)

exits to the CSA at the top of the return stack only if FLAGT6 is true, else it continues to CSAE.

2.3 GLOSSARY

Symbols & abbreviations used in descriptive comments are given in Table 2-2.

PAGE 2-3

TERM BIT #'S MEANING & AND Bit position(s) or expression grouping e.g. (3-6,9-11) denotes 3,4,5,6,9,10, & 11 Data concatenation or separator of items in a sequence of items) ((COMMA) /.../ <= Missing items in implied sequence Receivés Receives, shifted left one bit position Receives, shifted right one bit position Logical product (of multi-bit operands) Greater than or Equal to Inclusive OR (of multi-bit operands) <=SL= <=SR= (AND) <GE> <IOR> Less Than Not Equal <LT> Not Equal to Complement (of multi-bit operand) EXclusive OR (of multi-bit operands) Address register A, loaded from Z-bus; used to supply address for most non-procedural <ne> <NOT> <XOR> 08 - 31ADRA data references Address register B, loaded from Z-bus; used to supply address for some non-procedural reads & most writes ADRB 08 - 31reads & most writes Address register P (actually a group of several registers), loaded from the Z-bus and used to supply address for procedural reads. If APLONG is false, ADRP assumes a 512-byte frame size and can be loaded in sections (see APLONG): ADRPH (bits 08-22) is the frame number which is changed infrequently. ADRPL (bits 23-31), the byte position in the current frame, which is loaded by every successful branch. Two versions of ADRP are maintained: One, "PCTR", available to F/W via the D-bus, represents the current offset of code being executed. ADRP 08 - 31code being executed. The other supplies ADRS, and thus the address from which procedure is being address from which procedure is being prefetched. Selects Address register ADRA, ADRB, ADRP, or ADRX for delivery to the MEGABUS, the local memory and/or the D-bus. Selection is latched when the request is initiated and held until request is ACK'd or NAK'd. Register retaining the value of the MEGABUS address bus during the most recently accepted unsolicited MEGABUS cycle. Arithmetic/Logic Unit 08 - 31ADRS ADRX 08 - 31Arithmetic/Logic Unit ALU Function-generator, capable of: Add, Subtract, Inclusive-OR, AND, NAND, Exclusive-OR, Exclusive-NOR ALU operand R, chosen from: SP(A), D-BUS, or ZERO ALU 08-31 08-31 ALUF 08-31 ALUR or ZERO ALU operand S, chosen from: SP(A), SP(B), Q, or ZERO ALU output Y (available as Z-bus source) equals either ALUF or SP(A) If false, ADRP is load and carry is partitioned 15/9 bits and procedure related page faults are not allowed Selects 512 or 8192 page size ALUS 08-31 ALUY 08-31 1 APLONG APWRAP

TABLE 2-2 DICTIONARY SYMBOLS AND ABBREVIATIONS (PART 1)

PAGE 2-4

CUSTOM PROCESSOR DICTIONARY

بطليبة فملاعد بناحليفة

TERM	BIT #'S	MEANING
ARAM	08-31	Address-register RAM, containing physical
BUFFER-BOUND CACHE		see "FRAME-BOUND" A memory which remembers data associated
CARRY		with recent references. The cache is connected to the Custom Processor via a "private" interface. This private inter- face may instead connect a Local Memory. Carry from MSB of ALU, as captured by
		$ \begin{array}{c} \text{IND(1)} \\ \text{ALUR ALUS ALUF} & \text{C A R R Y} \\ \text{SIGN SIGN SIGN ADD R-S S-R} \\ + & + & + & 0 & 1 & 1 \\ + & + & - & 0 & 0 & 0 \end{array} $
		$\begin{vmatrix} + & - & + & 1 & 0 & 1 \\ + & - & - & 0 & 0 & 1 \\ - & + & + & 1 & 1 & 0 \\ - & + & - & 0 & 1 & 0 \\ - & - & + & 1 & 1 & 0 \\ - & - & + & 1 & 1 & 0 \end{vmatrix}$
CMDPAR		In addition to address and data parity, a parity bit on the command leads accompanies all MEGABUS transfers.
CNFG		An eight-bit register which controls CUP behavior. All eight bits can be tested: CMDPAR controls Command Parity on MEGABUS CSTEAL controls CUP priority on MEGABUS APLONG controls ADRP partitioning * APWRAP controls assumed page size FCODE1 allows CUP to reinitiate QLTs CNFGA, B, C determine three bits of
CS CSA CSAE	00-95 00-13 00-13	"Who are you" reply Control Store (F/W) output Control Store Address Control Store Address in Else-bank
CSAI	00-13	(0000-1FFF) Control Store Address in If-bank
CSTEAL		A mechanism which allows the CUP to behave as a low priority MEGABUS requestor even when pulled into a high priority slot.
CYCLE	0-3	Auxiliary counter for selecting block withing Custom Decoder PROM (May not be
D-BUS	08-31	Changed & used in same FW step) Data bus input to ALU &/or OUTR. Numerous sources, including concatenation of
DOUBLE-ZERO		differently sourced bytes =1 iff ALUF(08-31)=0 & IND(3)=1, as
FCODE1		A mechanism which responds to special MEGABUS cycle (function code 01) which (re)initiates the QLT regardless of the
FIRMWARE	00-95	current Custom Processor state. See CNFG. The CUP executes 96-bit instructions. These instructions can be stored in either a non-writable medium (PROMs) or a writable medium (RAMs). 4K, 8K or 16K of PROMs may be installed. When RAMs are employed, the array is always 16K words.

TABLE 2-2 DICTIONARY SYMBOLS AND ABBREVIATIONS (PART 2)

PAGE 2-5

CUSTOM PROCESSOR DICTIONARY

HONEYWELL BULL CONFIDENTIAL & PROPRIETARY

PAGE 2-5

-

an a construction dans andraidhe •

'u

PAGE 2-6

1	DICTIONARY	TABLE 2-2 SYMBOLS AND ABBREVIATIONS (PART 3)
TERM	BIT #'S	MEANING
FLAGP	0-7	Eight F/W controlled, F/W testable flags, not cleared between instructions. Current assignments include: 0=Passed CUP & MCA OLTS 1=Passed CUP QLT (if FLAGP0 = 0) 2=Force bus errors (if FLAGP0 = 0) 3= 4=
FLAGT	0-7	5=DSASTR inhibit 6=On-line mode 7=Trace mode Eight F/W controlled, F/W testable flags, cleared (micro "INT") at each \$RNI. In addition to general utility, uses are: 0=Local splatter 1= " & shift end-effects 2= " " & shift end-effects 3= " " 4= 5= 6=SCRAM input, invert SCRAM output
FRAME-BOUND		7= =1 iff Z-bus(08-22) <ne> D-bus(08-22) as</ne>
FWPROM	00-95	captured by IND(6) A non-writable firmware array (and also a micro calling for firmware execution to emanate from PROMS)
FWA FWR FWRAM	00-13 00-95 00-95	Firmware Write Address register Firmware Write (data) Register A writable firmware array (and also a micro calling for firmware execution to
HEX-DECODER	16-31	emanate from RAMs) Bit mask formed by setting to 1 the bit whose position number is 16 + the numeric value of RAMAD, & setting to 0 all other bits
IFF IND	0-7	If and only if Indicator register. Samples, on command, values of 8 variables for subsequent testing and/or other use. 0=Overflow indicator 1=Carry indicator 2=Sign indicator 3=Zero indicator 4=Double-zero indicator 5=Odd indicator
INRA	16-31	7=Stop-code indicator Buffer for receiving non-procedural data requested using ADRA, & for first half of
INRB	16-31	doubleword dată Buffer for receiving non-procedural data requested using ADRB, & for second half of
INRX	16-31	Buffer for receiving inquiry identification word during unsolicited MEGABUS cycles
LSB LSD		Least Significant Bit(s) Least Significant Digit(s)

PAGE 2-6

TERM BIT #'S MEANING A dual-ported memory array which may be connected to the Custom Processor via a "private" interface. This same "private interface may instead connect a cache. Micro-Code Analyzer (or serial number): when "IF-MCA" test says serial-number unit is connected, then N-th byte of serial number is obtained by emitting N to Z-bus(24-31) in one step & executing "Z:OPT" in the next step. When "OPT:Z" strobe is issued, Z-bus bits which equal "one" invoke corresponding actions on the serial-number unit (if present): Z-BUS(16) = Traffic-light on Z-BUS(17) = Traffic-light off Z-BUS(18-31) = RFU Most Significant Bit(s) Most Significant Digit(s) 2-hex-digit (8 bit) literal constant 4-hex-digit (16 bit) literal constant Z-bus odd (bit 31=1), as captured by IND(5) OP-code register loaded by micro LD-OP from P-bus(0-7), to address custom decoder PROM Output register, loaded from D-bus(16-31), drives data to MEGABUS and to Local interface in all write transactions Arithmetic condition, captured by IND(0); where like-signed operands give opposite-signed_sum, or unequal-signed operands MEANING LOCAL MEMORY MCA MSB MSD NN NNNN ODD 0 - 7**OPREG** 16 - 31OUTR OVERFLOW where like-signed operands give opposite-signed sum, or unequal-signed operands give difference with sign opposite to minuend's ALUR ALUR ALUS ALUF SIGN SIGN SIGN OVERFLOW ADD R-S S-R + 0 0 0 + 1 0 + 0 0 0 1 + + + Õ ō 1 + 0 1 0 Õ ō ī + ō 0 1 0 0 0 An indicator signifying that a MEGABUS cycle has occurred since FLAGP6 was last set (intended for testing) P6SYNC Bus supplying next byte of procedure from prefetch buffer to RAA, RAB, RAC, splatter logic, Opreg, and/or D-bus. Counter which tracks byte offset of 0 - 7P-BUS PCTR 23 - 31procedure within current frame (see "ADRP") non-alterable medium in which (for instance) a firmware array is stored. "Quotient" register in RALU PROM 08 - 31Q

TABLE 2-2 DICTIONARY SYMBOLS AND ABBREVIATIONS (PART 4)

PAGE 2-7

CUSTOM PROCESSOR DICTIONARY

HONEYWELL BULL CONFIDENTIAL & PROPRIETARY

.

BIT #'S MEANING TERM Register loaded from P-bus(4-7) for use by RAMAD. Typically retains 2nd nibble of each instruction. Register loaded from P-bus(0-3) for use by RAMAD. Typically retains 3rd nibble of each instruction. Register loaded from P-bus(4-7) for use by RAMAD. Typically retains 4th nibble of each instruction. Counter loaded from shifter(28-31) for use by RAMAD, & also as iteration control. Incremented by "INC-RAD" & by "IF...-RAD:F" Register-file (see "SP") & ALU, constructed of 6 AMD#2901 chips ARAM address MUX (= RAA, RAB, RAC, or RAD) also available to hex-decoder and/or to splatter logic An indicator signifying that a MEGABUS cycle 0 - 3RAA RAB 0 - 30 - 3RAC RAD 0 - 308 - 31RALU 0 - 3RAMAD also available to hex-decoder and/or to splatter logic An indicator signifying that a MEGABUS cycle has occurred since an interrupt from the MEGABUS was received (intended for testing) Stop-Code RAM, 256 x 1, capable of recognizing stop-codes in byte string operations. Addressed by D-bus(16-23), output available to be captured by IND(7) Shift Distance (rotate left/right any multiple of four bit positions) An indicator which detects if a write-unlock has occurred since my most recent read-unlk Z-bus rotated by SD to feed D-bus, &/or SHRG, &/or RAD SHifter ReGister. On command, captures "shifter" output for later use. ALUF(08), as captured by IND(2) Scratchpad (RALU register file) containing 16 work locations, 0-15 (or 0-F). First addressed SP entry, available as input to ALUF &/or directly to ALUF Any of up to 7 byte values defined to control termination of a byte string instruction Snapshot of status at latest DSASTR (or use of micro "LD-SYND"). Bits represent: 08=Master Clear 22=Data parity, left 09=Powering up 23=Data parity, right 10-13=CUP channel # 24=Proc UAR 14=0 25=Proc RED 15=Addr. parity bit 26=Proc parity 16=Timout 27-28=0 17-20=0 29=FW parity, left 21=Data red 30=FW parity, midi RPSYNC SCRAM SD SEMA4 SHIFTER 08 - 3108-31 SHRG SIGN ŠĒ 08-31 08-31 SP(A) 08 - 31SP(B) STOP-CODE 08-31 SYNDROME 15=Addr. parity bit 16=Timout 17-20=0 16=Timout 17-20=0 17-20=0 29=FW parity,left 21=Data red 30=FW parity,midl 31=FW parity,rght A loadable and readable counter which counts firmware steps Unavailable Resource, sensed by either MEGABUS timeout (address unrecognized), or procedure crossing frame boundary An indicator which detects if an unlock has occurred since my most recent NAK'd cycle Bus supplied by ALUY &/or INRA or INRB, feeds shifter, address registers, ARAM =1 iff ALUF(08-31)=0, as captured by IND(3) TIMER 08 - 31UAR UNLOCK 08-31 Z-BUS ZERO

PAGE 2-8

CUSTOM PROCESSOR DICTIONARY

HONEYWELL BULL CONFIDENTIAL & PROPRIETARY

TABLE 2-2 DICTIONARY SYMBOLS AND ABBREVIATIONS (PART 5)

- PAGE 2-8

2.4 EXTERNAL REFERENCE CONTROL AND SYNCHRONIZATION

The initiation, monitoring, and consummation of external references either via the MEGABUS or via the Local interface (to the cache or Local Memory) requires reasonable care in the use of resources which may still be committed to a previous activity. The CUP has been designed to provide this care automatically whenever practical. However, there remain two kinds of situation in which the microcoder must assume responsibility for defining the required interlock:

- 1- the degree of interference to be protected against is a function of the sequence of firmware steps executed. (Automated protection for the worst-case sequence would have had to sacrifice performance.)
- 2- the activity involved is infrequent, and was not deemed to warrant the extra expense of making the interlock automatic.

When an interlock is needed, it is provided by an action referred to as a "STALL": the CUP internal clock pauses near the end of a specified step until a specified condition is satisfied. (If the condition was already satisfied, the clock does not pause, and the stall has no effect.) The CUP hardware provides four kinds of stall conditions to be satisfied:

- 1- STALL: EMPTY (automated only) -- the clock stalls when the step about to be entered will consume, examine, test, or otherwise depend on the next byte in the procedure stream, and the procedure prefetch buffer is empty. The stall is released as soon as the automatic prefetch mechanism supplies the needed byte of procedure.
- 2- STALL:ACK -- the clock stalls until/unless the most recently initiated request has been either accepted or rejected. Such a stall is appropriate when the coder wishes to test for possible rejection, to reload an address or data register committed to the previous transaction, or to examine one of the other address registers.
- 3- STALL: INRA -- the clock stalls until/unless input data register INRA has received whatever data it is due to get as a result of the most recent request. (Note that no stall occurs unless the most recent request was a read-request with at least part of the data destined for INRA.) Such a stall is appropriate when a double-word read has been initiated and the coder wishes to consume the first of the two words and/or test for the possibility that, because of an unavoidable boundary crossing in the memory, the double-word request cannot be satisfied as such, so that the second word must be read separately.
- 4- STALL:BUSY -- the clock stalls until/unless the CUP's external (Local or MEGABUS) interfaces are quiescent (i.e., the most recent activity has been concluded). Such a stall is appropriate before using the last (or only) word returned in response to a read request, or before initiating a request ("PREFETCH" or "WR-NON-MEM(TEST-P)") which does not automatically provide the required stall action.

PAGE 2-9

CUSTOM PROCESSOR DICTIONARY

Stalls, when required, must occur subsequent to the last previous request initiation and prior to the step which threatens to use the committed resource. Exception: when the threat involves only register reloading (which occurs at the end of the firmware step), the stall can be concurrent with the threatened action.

Table 2-3 summarizes the circumstances requiring inclusion of "STALL" micro's, as a function of the current (most recently initiated) external activity, and the "threatened" action.

CURRENT REQUEST IN PROGRESS	WR		RD-MEM- WORD		RD-MEM- DBLW		proc. fetch	un- known
ACTION ADR-	A	В	A	В	A	В	ahead P	
WRITE-NON-MEM(TEST-P) PREFETCH	B B	B B	В	В	В	В	В	В
Z:INRB Z:Y-INRB Z:INRA Z:Y-INRA	- - - -	- - -	- - AB AB	B B -	B B AB AB	B B AB AB	- - -	B B AB AB
D:ADRS ADRS:A D:ADRS ADRS:B D:ADRS ADRS:P D:ADRS ADRS:ADRX	KB KB KB	KB - KB KB	- KA KA KA	KB - KB KB	- KA KA KA	KA KA KA	KB KB KB	KB KB KB KB
IF-ACK IF-NOT-ACK	KB KB	KB KB	KA KA	KB KB	KA KA	KA KA	??	?.?
IF-DBLPL IF-NOT-DBLPL	?.?	??	· ?. ?	۰. ۲	A A	A A	??	?.?
ADRA:Z ADRB:Z	CB	- CB	CA	- CB	CA	- CA		CB CB
OUTR:D	СВ	СВ	-	-	-	-	-	СВ

TABLE 2-3 DICTIONARY SYMBOLS AND ABBREVIATIONS

KEY:

KEY: - no explicit stall needed A prior STALL-INRA B prior STALL:BUSY or ADRPL:Z AB prior STALL:INRA, STALL:BUSY, or ADRPL:Z KA prior STALL:ACK, STALL:INRA, STALL:BUSY, or ADRPL:Z KB prior STALL:ACK, STALL:BUSY, or ADRPL:Z CA prior or concurrent STALL:ACK, STALL:INRA, STALL:BUSY, or ADRPL:Z CB prior or concurrent STALL:ACK, STALL:BUSY, or ADRPL:Z ? situation should not arise

PAGE 2-10

CUSTOM PROCESSOR DICTIONARY

2.5 DECLARATIONS

PARITY ODD, 24,00/24,25/7,127/1 PARITY ODD, 56,32/3,28/1,48/8,57/3 PARITY ODD, 56,32/3,28/1,48/8,57/3 PARITY EVEN, 72,64/3,68/1,71/1,73/19 PARITY EVEN, 72,64/3,68/1,71/1,73/19 PARITY EVEN, 72,64/3,68/1,71/1,73/19 PARITY OD 3rd 3rd of F/W word ,96/8,116/11,127/1,168/4; ARGDEF AA (00/4) PARITY EVEN, 72,64/3,68/1,71/1,73/19 PARITY OD 3rd 3rd of F/W word \ Parity on 1st 3rd of F/W word\; \ Parity on 2nd 3rd of F/W word\ (00/4)IIIIIII (11,12//1,168/4;
RALU A-select)A/A# B/B# C/C# D/D# E/E# F/F#;
(04/4)RALU B-select)A/A# B/B# C/C# D/D# E/E# F/F#;
(16/3,114/1)RALU dispositic
RALU function(11/5)RALU function(08/3,114/1)RALU source(S)(82/1)Branch conditio
BRanch splatter(80/2)Clock speed(148/2)Clock speed, ma
HL/2VF/0HF/1(172/1)Restrict cycle ARGDEF AB RALU B-SelectE# F/F#;RALU dispositionA/A# C/C# E/E#;RALU functionZ/0;RALU source(S)A/A# C/C# E/E#;Branch condition InvertZ/0;Pearch splatter typeZ/0; ARCDEF AF (11/5)---/-, RALU disposition \A/A# C/C# E/E#; ARCDEF AS (08/3)114/1) RALU source(S) \A/A# C/C# E/E#; ARCDEF BI (82/1) Branch condition Invert (2/0; ARCDEF CK (80/2) Clock speed, manual) ARCDEF CK (148/2) FF/1 HL/2 vL/3; ARCDEF CK (148/2) Clock speed, manual) ARCDEF CY (172/1) Restrict cycle usage (2/0; ARCDEF D1 (31/1,31/1,31/1,31/1,31/1,31/1,31/2,31/3) (2/0; ARCDEF D2 (138/8) (2/0; ARCDEF D3 (132/1; 31/1,31/1,31/1,31/4,133/3) (2/0; ARCDEF D4 (22/6) (3/13) D-bus source (2/0; ARCDEF D5 (132/1) (2/0; ARCDEF D7 (2/0; (2 ARGDEF AD ARGDEF AF ARGDEF AS

PAGE 2-11

CUSTOM PROCESSOR DICTIONARY

HONEYWELL BULL CONFIDENTIAL & PROPRIETARY

PAGE 2-11

week provident date

PARITY EVEN, 67, 116/11; 116 117 118 119 120 121 122 123 124 125 126-Load ADRA X XX XX-Load ADRBX XX-Load ADRPX XXX-Load ADRPX XXX-Sel ADRAX XXX-Sel ADRBX X <x< td="">XX-Sel ADRBX X<x< td="">XX-Sel ADRPXXX-Sel ADRPXXX-Sel ADRPXXX-Sel ADRPXXX-RequestXXX</x<></x<>	
<pre>PARITY ODD,69,168/2 PARITY EVEN,70,170/2 PARITY EVEN,73,146/2 BRCHFLD NAB,ABS,113/1,83/9,96/4 BRCHFLD NAE,ABS,113/1,83/9,100/4 BRCHFLD NAE,ABS,113/1,83/9,100/4 BRCHFLD NAE,ABS,113/1,83/9,100/4 BRCHFLD NAG,ABS,82/1,83/9,96/4 BRCHFLD NAG,ABS,82/1,83/9,96/4 BRCHFLD NAI,ABS,112/1,83/9,104/4 PARITY EVEN,60,100/1,104/1,108/1 Build real splatter mask; PARITY EVEN,61,101/1,105/1,109/1; PARITY EVEN,62,102/1,106/1,110/1; PARITY EVEN,63,103/1,107/1,111/1; PARITY EVEN,63,103/1,107/1,111/1; PARITY EVEN,93,97/1,101/1; PARITY EVEN,94,98/1,102/1; PARITY EVEN,94,98/1,102/1;</pre>	=0, ; =1 ; rface; r-branch);
PARILILven, 93, 93, 1, 103, 1;ARGDEFOPT (114/1)ARGDEFOPT (114/1)ARGDEFOPT (114/1)ARGDEFPT (114/1)ARGDEF PE(127/1)ARGDEF PS(28/1)BRCHFLDPSA, ABS, 28/1, 133, 13ARGDEFPSM (128/4)ARGDEFPSM (128/4)ARGDEF RM(26/2)RAGDEF RM(26/2)RAGDEF RM(26/2)RAGDEF RW(25/1)ARGDEF SD(21/3, 114/2)ARGDEF SD(21/3, 114/2)ARGDEF ST(112/2, 74/6)ARGDEF TC(112/2, 74/6)ARGDEF TC(112/2, 74/6)ARGDEF ZB(48/2)Imaginary bits(beyond 95):96-99NA LSD control100-103NA LSD & mask control100-103NA LSD & mask control100-103NA LSD & mask control114-1150116-126external request control/checking127Force firmware parity errors128-131Ignore push mask info132Restrict Dbus source for SCRAM load	Z/0; Z/0; Z/0; Z/0; Z/0; Z/0; Z/0; Z/0;
2.6 MICRO-OPERATIONS	
MICRO ADRA:Z MICRO ADRB:Z MICRO ADRPH:Z MICRO ADRPH:Z MICRO ADRPH:Z MICRO ADRPL:Z MICRO ADRPL:Z MICRO ADRPL:Z MICRO ADRPL:Z	bus\ bus\ me time);

PAGE 2-12

CUSTOM PROCESSOR DICTIONARY

e na se constante de la constan El constante de la constante de

and a second condition

`••

PAGE 2-13

MICRO	ADRS:A	(MCS /2 MCS1 /1)	MCA/ELL	\land ADRS <= ADRA \land
MICRO	ADRS:B	(MGS/2,MGS1/1,F)	MGR/F);	\land ADRS <= ADRB \land
MICRO	ADRS:P	(MGS/3,MSB/F);	\ .	\land ADRS <= ADRP \land
MICRO	ADRS: ADR	(MGS/1,MSP/3F#) X (MGS/0,MGS1/1),); ;	\land ADRS <= ADRX \land
MICRO	BR-PO(MK	NAB) SP	platter	on $P-bus(0-3)$
MICRO	BR-RAMAD	(RM, MK, NAB) \ Sp	platter	on RAA, RAB, RAC, or RAD \setminus
MICRO	BR-FLAGS	$(MK, NAB) \setminus SI$	platter	on FLAGT(0-3)
MICRO	BR-OPERA	ND(MK,NAB) \ Sp	platter	on $Z-bus(31), RAD(1-3) \setminus$
MICRO	BR-ARITH	(MK, NAB) \ Sr	platter	On
MICRO	BR-DECOD	(BR/6,CY/1)	platter	on custom decode of Pbus(0-7), & Cycle counter;
MICRO MICRO MICRO MICRO MICRO MICRO MICRO MICRO	C(CKM) C0(CK/0) C1(CK/1) C2(CK/2) C3(CK/2) C4(CK/3) C5(CK/3) C6(CK/3) C7(CK/3)	∖ Ma ; ; ; ; ; ;	anual cl	ock gear shift override;
MICRO	D:ADRS	(DX/70004 # DS/1)	-bus <= .	ADRA, $-B$, or $-P \setminus$
MICRO	D:RAA-D	(DX/63000#);	-bus <=	00, RAA, RAB, RAC, & RAD \setminus
MICRO	D:HEX(RM	(DX/62001 #)	-bus <=	00, Hex-decoder\
MICRO	D:INRX	(DX/62200#); D-	-bus <=	00, Inquiry identification\
MICRO	D:LIT(DL	$D = (D \times (0 \times$	-bus <=	17-bit literal \
MICRO	D:PCTR ($(DX/62010 \pm)$	-bus <=	000,9-bit program counter\
MICRO	D:PROC	(DX/20020# MPP,	-bus <= (0000, Next procedure byte \setminus
MICRO	D:REG(RM	(DX / 60008 # DS / 1)	bus <= 1	Selected ARAM loc\
MICRO	D:REG0	$(DX/70008 \pm DS/1)$	-bus <= 1	ARAM loc zero\
MICRO	D:SHRG	$(DX/78880 \pm)$	-bus <= :	Saved shifter output \setminus
MICRO	D:SYND	$(DX/70002#)) D^{-}$	-bus <= :	Syndrome from latest DSASTR\
MICRO	D:TIMER	(DX / 60000 # FU/C	-bus <= 1	Timer (08-31) \
MICRO	D:ZSH(SD	(DX/74440 # DS/1)	-bus <= :	$Z-bus(rotated by SD) \setminus$
MICRO	D::00SP		-bus <= 0	$00, SHRG(16-23), P-bus(0-7) \setminus$
MICRO	D::00SS	(DX/62880 #)	-bus <= (00,SHRG(16-31)\
MICRO	D::00SZ((DX/62840 + DC/1)	-bus <= (00, SHRG(16-23), \backslash
MICRO	D::00ZS(SD) (DX/62480#,DS/1	-bus <= (00, Z-bus[rotated by SD](16-23), \ SHRG(24-31);

PAGE 2-13

CUSTOM PROCESSOR DICTIONARY

,

ator a second an analytic device the second s

MICRO	D::00ZZ(SD) \setminus D-bus <= 00,Z-bus[rotated by SD](16-31) \setminus (DX/62440#,DS/1):
MICRO	D::FFSP $(DX/72820 \# MPP/X)$ = FF,SHRG(16-23),P-bus(0-7)
MICRO	D::FFSS $(DX/72880\#)$ $D - bus <= FF, SHRG(16-31)$
MICRO	D::FFSZ(SD) D -bus <= FF,SHRG(16-23), D-bus (rotated by SD)(24-31); D-bus (rotated by SD)(24-31);
MICRO	D::FFZS(SD) \Box
MICRO	D::FFZZ(SD) D D D S FF, Z D S D D S D D D S D D D S D D D D S D D D D D S D
MICRO	D::KKP(D1) $D^{-bus} \langle = NNNN, P^{-bus}(0^{-7}) \rangle$
MICRO	D::KKS(D1) $(DB/1, D2/80\#)$; $(D-bus <= NNNN, SHRG(24-31))$
MICRO	D::KKZ(D1,SD) D -bus $\langle = NNNN, Z$ -bus[rotated by SD](24-31) $(DB/1, D2/40\#, DS/1)$;
MICRO	D::SSK(D2) $D-bus' <= SHRG(08-23), NN (DB/2, D1/88#);$
MICRO	D::SSP $(DX/68820\#, MPP/X);$ $(DX/68820\#, MPP/X);$
MICRO	D::SSZ(SD) D bus <= SHRG(08-23), (DX/68840#,DS/1) Z -bus rotated by SD](24-31);
MICRO	D::SZZ(SD) D -bus \leq SHRG(08-15), D -bus \leq SHRG(08-15), D -bus d SD](16-31);
MICRO	D::ZSS(SD) D-bus <= Z-bus[rotated by SD](08-15), (DX/64880#,DS/1) SHRG(16-31);
MICRO	D:: $ZZK(SD,D2)$ D-bus $\langle = Z$ -bus[rotated by SD](08-23),NN (DB/2,D1/44#,DS/1);
MICRO	D::ZZP(SD) D-bus <= Z-bus[rotated by SD](08-23), (DX/64420#,DS/1,MPP/X); P-bus(0-7);
MICRO	D::ZZS(SD) D-bus <= Z-bus[rotated by SD](08-23), (DX/64480#,DS/1) SHRG(24-31);
MICRO	ENPROM (FL/06#) \ With a delay of one firmware step, \ execute firmware out of the PROM \
MICRO	ENBRAM (FL/07#) \ With a delay of one firmware step, \
_	\ execute firmware out of the RAM \ array;
MICRO	FLAGPO:0 $\langle \text{Perm flag } \# 0 \rangle \langle \# 0 \rangle$
MICRO	FLAGPO:1 $\langle \text{Perm flag } \# 0 \rangle \langle \# 1 \rangle$
MICRO	FLAGPI:0 $\langle \text{Perm flag } \#1 \rangle \langle \#1 \rangle$
MICRO	FLAGPI: $ $ Perm flag #1 <= 1 (FL/39#);
MICRO	FLAGP2:0 $(FL/32\#);$ Perm flag #2 <= 0
MICRO	FLAGP2:1 $\langle \text{Perm flag } \# 2 \langle \# 1 \rangle$
MICRO	FLAGP3:0 $\langle \text{FL}/33\# \rangle$; Perm flag #3 <= 0
MICRO	FLAGP3:1 $\langle \text{Perm flag #3} \langle = 1 \rangle$
MICRO	$FLAGP4:0 \qquad \qquad$
MICRO	FLAGP4:1 $\langle \text{Perm flag } \#4 \langle = 1 \rangle$
MICRO	FLAGP5:0 $\langle \text{Perm flag #5} \rangle \langle = 0 \rangle$
MICRO	$\frac{\text{FLAGP5:1}}{(\text{FL}/3D\#);}$
MICRO	FLAGPO: $(FL/36\#);$ Perm flag #6 <= 0
MICRO	FLAGP6:1 \setminus Perm flag #6 <= 1 (FL/3E#); \setminus Decomposition (FL/3E#);
MICRO	$\frac{FLAGP}{(FL/37\#)};$ Perm flag #7 <= 0
MICRO	$\frac{\text{FLAGP}(1)}{(\text{FL}/3\text{F}\#)};$

PAGE 2-14

...

ist " far i sarafs izerts sinner nær i set i se som se dom of gors

•

					_		
MICRO	FLAGTO:0	\backslash	Temp	flag	# 0	< =	0\
MICRO	FLAGT0:1	\mathbf{n}	Temp	flag	# 0	< =	1\
MICRO	FLAGT1:0	\mathbf{n}	Тетр	flag	#1	< =	0\
MICRO	FLAGT1:1	\mathbf{n}	Тетр	flag	#1	< =	1\
MICRO	(FL/29#); FLAGT2:0	\backslash	Тетр	flag	#2	< =	0\
MICRO	(FL/22#); FLAGT2:1	\mathbf{n}	Temp	flag	#2	< =	1\
MICRO	(FL/2A#); FLAGT3:0	\backslash	Тетр	flag	#3	< =	0\
MICRO	(FL/23#); FLAGT3:1	\backslash	Temp	flag	#3	< =	1\
MICRO	(FL/2B#); FLAGT4:0	\mathbf{n}	Тетр	flag	#4	< =	0\
MICRO	(FL/24#); FLAGT4:1	\mathbf{n}	Тетр	flag	#4	< =	1\
MICRO	FLAGT5:0	\backslash	Тетр	flag	#5	< =	0\
MICRO	FLAGT5:1	\mathbf{n}	Тетр	flag	#5	< =	1\
MICRO	FLAGT6:0	\mathbf{n}	Тетр	flag	#6	< =	0\
MICRO	(FL/20#); FLAGT6:1	\backslash	Тетр	flag	#6	< =	1\
MICRO	FLAGT7:0	\mathbf{n}	Тетр	flag	#7	< =	0\

111 0110	1 200 2		``	10	~ ~		
MICRO	FLAGT7:1	(FL/2F#);	\	Temp	f]	lag #7	7 <= 1\
MICRO	F:ADD1		\backslash	ALUF	=	ALUR	+ ALUS + 1\
MICRO	F:ADDC	(AF/0);	\setminus	ALUF	=	ALUR	+ ALUS + Carry\
MICRO	F:ADDC'	(AF/1);	\setminus	ALUF	=	ALUR	+ ALUS + (1-Carry) \setminus
MICRO	F: ADD	(AF/2);	\setminus	ALUF	-	ALUR	+ ALUS\
MICRO	F:S-R	$\left(\frac{AF}{3} \right)$	\setminus	ALUF	=	ALUS	- ALUR\
MICRO	F:S-R-C'	(AF/4);	\setminus	ALUF	=	ALUS	- ALUR - (1-Carry) \setminus
MICRO	F:S-R-C	(AF/5);	\setminus	ALUF	=	ALUS	- ALUR - Carry\
MICRO	F:S-R-1	(AF/0);	\setminus	ALUF	=	ALUS	- ALUR - 1\
MICRO	F:R-S	(AF/9);	\setminus	ALUF	-	ALUR	- ALUS\
MICRO	F:R-S-C'	(AF/0);	\setminus	ALUF	=	ALUR	- ALUS - (1-Carry)\
MICRO	F:R-S-C	(AF/9);	\setminus	ALUF	=	ALUR	- ALUS - Carry\
MICRO	F:R-S-1	(AF/A#);	\setminus	ALUF	=	ALUR	- ALUS - 1\
MICRO	F:OR	(AF/D#);	\setminus	ALUF	=	ALUR	<ior> ALUS\</ior>
MICRO	F:SR	(Ar/r#);	\setminus	ALUF	-	ALUR	<and> alus\</and>
MICRO	F:SR'	(AF/10#);	\backslash	ALUF	=	ALUS	<pre><and> <not> ALUR\</not></and></pre>
MICRO	F:XOR	(Ar/1/#);	\mathbf{n}	ALUF	=	ALUR	<xor> ALUS\</xor>
MICRO	F:XNOR	(AF/1F#);	\mathbf{X}	ALUF	=	ALUR	<pre>XOR> <not> ALUS\</not></pre>

PAGE 2-15

PAGE 2-16

MICRO F'B:0(AB) SP(B), ALUF, ALUY $\langle = 0 \setminus$ AS/4,AF/10#,AD/6) MICRO F'B:DEC(AB) SP(B), ALUF, ALUY $\langle = SP(B) - 1 \rangle$ AS/6, AF/7, ADZ6 MICRO F'B: INC(AB SP(B), ALUF, ALUY $\langle = SP(B) + 1 \setminus$ (AS/6,AF/0,AD/6); MICRO F'Q:0 $ALUF, ALUY <= 0 \setminus$ (AS/4,AF/10#, AD/0) MICRO F'O:DEC ALUF, ALUY $\langle = Q - 1 \setminus$ (AS/4,AF/7,AD70) MICRO F'Q: INC (AS/4, AF/0, AD/0); ALUF, ALUY $\langle = Q + 1 \setminus$ performs actions associated with loading \ the firmware RAM as a function of \ CYCLE(4,2,1): CYCLE = 1,1,1 loads FWR(80-95) CYCLE = 1,1,0 loads FWR(64-79) MICRO FRAMIT (FL/01) ī,ī,i 1,1,0 ī, loads ī,ō,ĭ 1,0,1 FWR(48-63 = loads FWR 32-47 FWR 16-31 loads LE0,0 loads = YCLE = loads FWR(00-15 0,0,1 CIE= loads FWA 0,0,0 writes (FWR) at FWA; CYCLE-MICRO GO-TO(NAG) \ Unconditional NA\ (BR/0); MICRO IF-ACK(NAI,NAE) (TC/A4#,BI/0) MICRO IF-NOT-ACK(NAI,NAE) (TC/A4#,BI/1) Branch iff MEGABUS cycle was acknowledged Requires prior "STALL:ACK"; in new designs, use IF-NAK Requires prior "STALL: ACK"; (TC/A4#,BI/1) MICRO IF-APLONG(NAI,NAE) Branch (TC/9D#,BI/0,MGS/1) Requires prior "STALL Branch iff ADRP is configured \ non-partitioned MICRO IF-NOT-APLONG(NAI, NAE) (TC/9D#, BI/1, MGS/1); MICRO IF-AP:512(NAI, NAE) \ Branch iff page size is configured \ (TC/9D#, BI/0, MGS/2) \ equal to 512 bytes \; MICRO IF-NOT-AP:512(NAI, NAE) (TC/9D#, BI/1, MGS/2); MICRO IF-PPFAK(NAI, NAE) - (TC/9D#,BI/1,MGS/2); MICRO IF-BREAK(NAI,NAE) Branch (TC/A7#,BI/0) MICRO IF-NOT-BREAK(NAI,NAE) (TC/A7#,BI/1); MICRO IF-CACHE(NAI,NAE) Branch (TC/A2#,BI/0) MICRO IF-NOT-CACHE(NAI,NAE) (TC/A2#,BI/1); MICRO IF-CNFG-C(NAI,NAE) Branch (TC/9D#,BI/0,MGS/0); MICRO IF-NOT-CNFG-C(NAI,NAE) (TC/9D#,BI/0,MGS/0); Branch iff Interrupt, \) \ Tick, or Trace-mode; Branch iff Cache or Local Memory present \ \setminus and on-line; Branch iff Configuration bit C \setminus MICRO IF-NOT-CNFG-C(NAI, NAE) MICRO IF-CNFG-B(NAI, NAE) MICRO IF-CNFG-B(NAI, NAE) \ Branch iff Configuration bit B \ (TC/9E#, BI/0, MGS/0); MICRO IF-NOT-CNFG-B(NAI, NAE) (TC/9E#, BI/1, MGS/0); MICRO IF-CNFG-A(NAI, NAE) \ Branch iff Configuration bit A \ (TC/9F#, BI/0, MGS/0); MICRO IF-NOT-CNFG-A(NAI, NAE) (TC/9F#, BI/1, MGS/0); MICRO IF-CMDPAR(NAI, NAE) \ Branch iff Command Parity enabled MICRO IF -CMDPAR(NAI, NAE) Branch iff Command Parity (TC/9E#, BI/0, MGS/2); MICRO IF-NOT-CMDPAR(NAI, NAE) (TC/9E#, BI/1, MGS/2); MICRO IF-CYCLE8(NAI, NAE) Branch iff CYCLE(0) = 1 \ (TC/90#, BI/1, CY/1); MICRO IF-NOT-CYCLE8(NAI, NAE) (TC/90#, BI/1, CY/1); MICRO IF-CYCLE4(NAI, NAE) Branch iff CYCLE(1) = 1 \ (TC/91#, BI/0, CY/1); MICRO IF-NOT-CYCLE4(NAI, NAE) (TC/91#, BI/1, CY/1); Branch iff Command Parity enabled \

PAGE 2-16

PAGE 2-17

MICRO IF-CYCLE2(NAI, NAE) \setminus Branch iff CYCLE(2) = 1 \setminus (TC/92#, BI/0, CY/1); MICRO IF-NOT-C CLE2(NAI, NAE) 92#,BI/1,CY/1);AI,NAE) \ Branch iff CYCLE(3) = 1 \ (93#,BI/0,CY/1);MICRO IF-CYCLÈI NAI CLE1(NAI,NAE) C(93#,BI/1,CY/1); F(NAI,NAE) Branch iff CYCLE(0-3) = $F \setminus TC/94$, BI/0,CY/1); MICRO IF-NOT-CY MICRO IF-CYCLE:F MICRO IF-NOT-CYCLE:F (NAI,NAE) ,BI/1,CY/ /1); MICRO IF-CSTEAL (NAI, NAE) Branch iff cycle steal mode \ MICRO IF -NOT-CSTEAL(NAI,NAE) (TC/9E#,BI/1,MGS/1); (TC/9E#,BI/1,MGS/1); -- DI DI (NAI,NAE) Sranch iff Double-pull succeeded \ NAE) \ Branch iff cycle steal m .BI/0.MGS/1) \ is configured \; I, NAE) /80#,BI MICRO IF-FALSÈ(NAI Branch never \ ΖÒ MICRO IF-NOT-FALSE(NAÍ , NAE /80#<u>,BI</u>/l); TC NAI, NAE) Branch iff Func code 01 is allowed to \ /9F#,BI/0,MGS/1) \ start the QLT \; MICRO IF-FCODE1(NAI MICRO IF-NOT-FCODEI (NAI, NAE) (TC/9F#, BI/1, MGS/1); MICRO IF-FLAGTO(NAI, NAE) Sranch iff Temp flag 0 \ (TC/B8#,B1/0); MICRO IF-NOT-FLAGTO(NAI,NAE) /B8# ,BI/l); ጥር MICRO IF-FLAGT1 Branch iff Temp flag 1 \ (NAI , NAE') /R MICRO IF-NOT-FLAGTI(NA /B9 , NAE') MICRO IF-FLAGT2(NAI Branch iff Temp flag 2 \ (TC/BÁ# MICRO IF-NOT-FLAGT2(N (NAI,NAÉ) C/BA# MICRO IF-FLAGT3(NAI AI,ŃĀĒ /BB#,B Branch iff Temp flag 3 \ ,BI MICRO IF-NOT-FLAGT3 (NAI,NAĖ) /BB# TС ,BI/l); MICRO IF-FLAGT4 (NAI Branch iff Temp flag 4 \ , NAE :/BC#,BI MICRO IF-NOT-FLAGT4(NAI,NAE) (TC/BC#,BI/1); MICRO IF-FLAGT5(NAI,NAE) (TC/BD#,BI/0); MICRO IF-NOT-FLAGT5(NAI,NAE) Branch iff Temp flag 5 ∖ MICRO IF-NOT-FI JAG 'NAI , NAÉ Ì /BD# BI/1); TC MICRO IF-FLAGT6(NAI Branch iff Temp flag 6 \ , NAE (TC/BÉ#,B1 MICRO IF-NOT-FLAGT6(NAI, , NAE) TC/BE#,BI/1); MICRO IF-FLAGT7(NAT, NAE)''' B (TC/BF#,BI/0); MICRO IF-NOT-FLAGT7(NAI,NAE) (TC/BF#,BI/1); Branch iff Temp flag 7 🔪

PAGE 2-17

MICRO IF-FLAGPO(NAI,NAE) (TC/A8#,BI/0 Branch iff Perm flag 0 \ MICRO IF-NOT-FLAGPO(NAI, NAE) / 2 8 : Branch iff Perm flag 1 \ MICRO IF-FLAGP1 NAE MICRO IF-NOT-FL . NAÉ I MICRO IF-FLAGP2 Branch iff Perm flag 2 \ MICRO IF-NOT-FLAGP Branch iff Perm flag 3 \ MICRO IF-FLAGP MICRO IF-NOT-FI NAEY MICRO IF-FLAGPA (NAI Branch iff Perm flag 4 \ MICRO IF-NOT-F AE) MICRO IF-FLAGP5 Branch iff Perm flag 5 🔪 MICRO IF-NOT-FÍ Branch iff Perm flag 6 \ MICRO IF-FLAGP6 MICRO IF-NOT-FLAGP6 NAE Branch iff Perm flag 7 \ MICRO IF-FLAGP7 MICRO IF-NOT-F same as "IF-I-FB" 🔪 MICRO IF-I-BUÈ MICRO IF-NOT-I MICRO IF-I-CRY Branch iff Carry indicator \ MICRO IF-NOT-I Branch iff Frame-bound indicator \ MICRO IF-I-FB(N MICRO IF-NOT-I MICRO IF-I-LE N Branch iff Sign or Double-zero indicator \ MICRO IF-NOT-MICRO IF-I-LE1 Branch iff Sign or Zero indicator ∖ MICRO IF-NOT-1 MICRO IF-I-ODD Branch iff Odd indicator \ MICRO IF-NOT-I MICRO IF-I-OVF(Branch iff Overflow indicator ∖ MICRO IF-NOT-MICRO IF-RINT(NA Branch iff Resume Interrupt occurred \ after CUP's most recent MEGABUS cycle; MICRO IF-NOT-RÎNT NAE ΊΝΑΤ Branch iff Stop-code indicator \ MICRO IF-I-SCR NAT /8F# ČŔ(NAI MICRO IF-NOT-I , NAE \ (TC /8F#,BI/1)

PAGE 2-18

MICRO IF-I-SGN(NAI, NAE) E (TC/8A#, BI/0); Branch iff Sign indicator \ SGN(NAI,NAE) C/8A#,BI/1); MICRO IF-NOT-I MICRO IF-I-ZRO(NAI, NAE) Branch iff Zero indicator \ TC/8B#, BI/O ZRO(NAI, NAE TC MICRO IF-NOT-I MICRO IF-I-Z'Z(NAI, NAE) B (TC/8C#, BI/0); MICRO IF-NOT-I-Z'Z(NAI, NAE) (TC/8C#, BI/1); (TC/8C#, BI/1); B /8B#,BI/1); TC Branch iff Double-zero indicator \ Branch iff MEGABUS cycle was refused Requires prior "STALL:ACK"; Better to use IF-ACK Requires prior "STALL:ACK"; Branch iff event signalled by Option board; ,NAE) C/B6#,BI/0) MICRO IF-NAK(NAI MICRO IF-NOT-NAK(NAI, NAE) TC/B6#, B1/1) NAI, NAE) (TC/A0#, BI/1 MICRO IF-OPT(NAI /AO#,BI/1) MICRO IF-NOT-OPT(NAI, NAE) (TC/A0#, BI/0) Branch iff either FLAGP2 OR PAGE-X \
) \ indicators are set; MICRO IF-P2PGX(NAI, NAE) MICRO IF-P2PGA(NAI, NAE) (TC/B4#, BI/O) MICRO IF-NOT-P2PGX(NAI, NAE) (TC/B4#, BI/1); MICRO IF-P6SYNC(NAI, NAE) MICRO IF-POSINC(NAI, NAE) branch iff FLAGFO lesynchronizer frop (TC/B2#, BI/O) is set (for test use only); MICRO IF-PAGE'X(NAI, NAE) (TC/B2#, BI/I); MICRO IF-PAGE'X(NAI, NAE) branch iff ADRP incremented through ((TC/B3#, BI/O) a page boundary); MICRO IF-NOT-PAGE'X(NAI, NAE) MICRO IF NOT FAGE X(NAL) (TC/B3#,BI/1); MICRO IF-PWRVLD(NAI,NAE) \ Branch iff AC input power source OK \ (TC/B7#,BI/0) \ For will-writing); MICRO IF-NOT-PWRVLD(NAI,NAE) $\underline{MICRO IF-NOT-PWRVLD(NRT,BI/1);}$ $\underline{MICRO IF-RAD:F(NAI,NAE) \land Branch iff RAD = F, then RAD <= RAD + 1 \land$ $\underline{TC/81\#,BI/0};$ MICRO IF-NOT-RAD: F(NAI, NAE) MICRO IF-RPSYNC(NAI, NAE) MICRO IF-RPSYNC(NAI, NAE) MICRO IF-NOT-RPSYNC(NAI, NAE) (TC/98#, BI/0) MICRO IF-RUPT CLR(NAI, NAE) (TC/A5#, BI/0) Branch iff RUPT resynchronizer flop \ is set (for test use only); Branch iff Interrupt, MICRO IF-NOT-RUPT'CLR(NAI, NAE) (TC/A5#, BI/0) (TC/A5#, BI/1); MICRO IF-RUPT(NAI, NAE) (TC/A5#, BI/1); Brai \ then clear Interrupt; Branch iff Interrupt /0); MICRO IF-NOT-RUPT(NAI, NAE) TC/A6#,BI/1); (NAI,NAE) (TC/99#,BI/0) MICRO IF-SEMA4 Branch iff a write-unlock bus cycle has occurred since my last read-unlock MICRO IF-NOT-SEMĂ4(ŇĂÍ, ŇÁĚ) (TC/99#, BÍ/1); MICRO IF-TIMER(NAI, NAE) (TC/95#, BI/0) Branch iff TIMER expired the clear \setminus \ indicator; MICRO IF-NOT-TIMER(NAI, NAE) (TC/95#, BI/1); MICRO IF-UNLOCK(NAI, NAE) ((TC/99#, BI/O) MICRO IF-NOT-UNLOCK(NAI, NAE) (TC/99#, BI/1); Branch iff unlock bus cycle has occurred $\$ since my last cycle that was NAK'd;

PAGE 2-19

PAGE 2-20

MICRO IF-YELO(NAI, NAE) (TC/A1#, BI/0) MICRO IF-NOT-YELO(NAI, NAE) (TC/A1#, BI/1); Branch iff Memory Yellow, then clear \ Yellow. Requires prior "STALL: BUSY"; Ĭ,NĂĔ) TC/87#,BI/O); MICRO IF-Z08(NAI Branch iff Z-bus(08) MICRO IF-NOT-ZOB (NAI, NAE) (TC/87#, BI/1); MICRO IF-Z16(NAI, NAE) (TC/82#, BI/0) Branch iff Z-bus(16) \ ,BI/0); MICRO IF-NOT-Z16(NAI,NAE) (TC/82#,BI/1); MICRO IF-Z24(NAI,NAE) (TC/83#,BI/0); MICRO IF-NOT-Z24(NAI,NAE) (TC/83#,BI/1); Branch iff Z-bus(24) \ Increment Cycle counter in mid-step \ MICRO INC-CYCLE FL/03#,CY/O) MICRO INC-RAD ´ŔAD <= RAD+1 ∖ (FL/13#); Arithmetic indicators saved: \ INDO <= ALU overflow IND1 <= ALU carry out MICRO IND-AR (FL/15#)ALU carry out ALU sign bit (ALUF08) ALU zero-ness (all 24 bits) ALU zero-ness & previous I3 value Z-bus bit 31; "IND-FB'SC"; < = IND2 < = IND3 (= IND4 IND5 <= MICRO IND-BB'SC(FL/16#) MICRO IND-FB'SC same as Frame-bound & Stop-code indicators saved: IND6 <= D-bus(08-22) <NE> Z-bus(08-22) IND7 <= SCRAM output <XOR> FLAGT6; RAA <= P-bus(4-7) in mid-step, \ C) \ clear Temp flags & RAD; (FL/16#) MICRO INT (FL/10#,MPP/X) Load Configuration Register \ CMDPAR <= BUSZ(28) \ FCODE1 <= BUSZ(30) \; MICRO LD-CNFG (MGF/13, MGS/0)ACTREN BUSZ(31) <= MICRO LD-CYCLE (AA) (FL/02#,CY/0) CYCLE <= A-address field of SP \ ÓPREG <= P-bus(0-7) in mid-step ∖ MICRO LD-OP MICRO LD-RAB'C (OP/1); RAB,RAC $\langle = P-bus(0-7) \text{ in mid-step } \setminus$ FL/11#,MPP/ 'X) RAB,RAC <= P-bus(0-7) in mid-step & X)\ save arithmetic indicators; RAD <= Z-bus(rotated by SD) \ MICRO LD-RAB'C IND MICRO LD-RAD(SD) (fL/12#); SCRAM(D-bus(16-23)) <= FLAGT6 3,DS/0) / ILLEGAL when D-bus <= Z-bus; MICRO LD-SCRAM (FL/14#,CKM/ SYNDROME <= Status sample \ MICRO LD-SYND (TCX/31#); MICRO MCA:Z Strobe MCA functions selected \ by Z-bus bits; (TCX/05#)Suppress errors from \ Z:INRA, Z:INRB, D:PROC; MICRO NO-FAULT (TCX/35#)MICRO OUTR:D \setminus Load OUTR <= D-bus \setminus (LDO/8);MICRO PARITY-ERROR \setminus Force errors in all thirds of F/W word \setminus (PE/1);

PAGE 2-20

MICRO PREFETCH(MCA, MCA)

MICRO PUSH(PSA,PSM) \ Push "RETURN CSA" onto stack \ (PS/1,DB/0); MICRO RD-MEM-DBLW(FLM,MCA) (MRQ/9F#,MGF/19#) Wait for quiet interface \ Read 2 memory words to INRA&B \ Needs_"ADRS:A" or "ADRS:B"; for MICRO RD-MEM-WORD(FLM, MCA) Wait quiet interface Walt for quiet interface Read 1 memory word to INRA/B Argument "LOCK" or "UNLOCK" option needs "ADRS:A" or "ADRS:B"; Wait for quiet interface Read 1 non-memory word to INRA/B Needs "ADRS:A" or "ADRS:B" to specify channel, function-code; (MRQ/8F#, MGF/18#) optional \ MICRO RD-NON-MEM (MRQ/8F#,FLM/D8#) MICRO REG: Z(RM) $\ ARAM(RM) \leq Z-bus$ (RW/1); MICRO RETURN(NAB) \ Pop subroutine stack\ (BR/7, MK/F)(MK, NAB) MICRO RETURN' Pop subroutine stack (Alternate return) (BR/7); MICRO R-I-P (MRP/0)\ Request In Progress warning Don't try to change ADRS selection nor ADR- nor OUTR (if in use) till STALL; MICRO R:A'S:Q(AA) \land ALUR <= SP(A), ALUS $\langle = Q \setminus$ AŚ/0); MICRO R:A'S:B(ÀA, AB)' (AS/2); \land ALUR <= SP(A), ALUS $\langle = SP(B) \setminus$ MICRO R:0'S:Q \setminus ALUR <= 000000, ALUS <= Q \setminus AS/4); MICRO R:0'S:B(ÅB) \setminus ALUR <= 000000, ALUS <= SP(B) \setminus A\$/6); MICRO R:0'S:A(ÀA) \setminus ALUR <= 000000, ALUS <= SP(A) \setminus ĀŚ/8); \land ALUR <= D-bus, MICRO R:D'S:A(AA) ALUS $\langle = SP(A) \setminus$ (AS/A); MICRO R:D'S:Q \land ALUR <= D-bus, ALUS $\langle = Q \setminus$ (AS/C); MICRO R:D'S:0 ALUS <= 000000 \ \land ALUR <= D-bus, (AS/E);MICRO SHRG: Z(SD) $\$ SHRG <= Z-bus(rotated by SD) $\$ (ŚR/1); MICRO STALL: ACK ∖ Stall until/unless Ack'd or Nak'd \ MGF/1);MICRO STALL: BUSY \ Stall until/unless Interface quiet \ (MGF/3); MICRO STALL: INRA ∖ Stall until/unless INRA full \ (MGF/2);MICRO SYSCLR \ Generate a system-wide clear \ (MGF/13,MGS/1); MICRO TIMER:Z (FL/05#) \setminus Timer <= Z-bus(08-31);

PAGE 2-21

Wait for quiet interface \ Via the local interface, \ write OUTR into Local Memory Conf Reg \ Needs "ADRS:A" or "ADRS:B" Wait for quiet interface \ Write half of OUTR to memory \ Needs "ADRS:A" or "ADRS:B"; Wait for guiet interface \ MICRO WR-LM-CNFG (MRQ/CF#, FLM/9C)MICRO WR-MEM-BYTE MICRO WR-MEM-BIIE (MRO/AF# ,MLO/0) MICRO WR-MEM-WORD(FLM) (MRO/BF# ,MLO/0) Wait for guiet interface \ Write OUTR to memory \ Argument "LOCK" or "UNLOCK" optional \ needs "ADRS: A" or "ADRS: B"; Wait for quiet interface \ Send OUTR to channel addressed by ADRS \ Argument = RUPT or MICRO WR-NON-MEM(MOP) (MNM/56F# ,MLO/0) Argument REPLY or TEST-A or TEST-B or or TEST-P Needs "ADRS:A" or "ADRS:B" \ (or "ADRS:P" with TEST- argument); MICRO Y:F'Q:F \setminus ALUY <= ALUF, Q <= ALUF \setminus (AD/0);MICRO Y:F \ALUY <= ALUF \ AD/2); MICRO Y:A'B:F(AA, AB) \land ALUY <= SP(A), SP(B) <= ALUF \land (AD/4); MICRO Y:F'B:F(ÅB) \land ALUY <= ALUF, SP(B) <= ALUF \land AD/6) MICRO Y:F'BQ:FOSR(AB) (AD/8); \land ALUY <= ALUF, SP(B),Q <=SR= FLAGT1,ALUF,Q \land MICRO Y:F'B:FSR(AB) (AD/A) \setminus ALUY <= ALUF, SP(B) <=SR= FLAGT1,ALUF \setminus MICRO Y:F'BO:FOSL(AB) ∖ ALUY <= ALUF, SP(B),Q <=SL= ALUF,Q,FLAGT1 ∖ AD/C); MICRO Y:F'B:FSL(AB) \land ALUY <= ALUF, SP(B) <=SL= ALUF,Q(08) \land (AD/É); MICRO Z: INRA $\$ Z-bus <= Unspec'd(08-15), INRA(16-31) $\$ (ZB/2); ∖ Z-bus <= Unspec'd(08-15),INRB(16-31) ∖ MICRO Z:INRB (ZB/3);MICRO Z:MCA Z-bus <= Microcode Analyzer or \ serial number; (ZB/1)MICRO Z:OPT Z-bus <= Option board or FDF or \setminus serial number; Z-bus <= ALUY(08-31) \</pre> (ZB/1)MICRO Z:Y (ZB/0); MICRO Z:Y-INRA \ Z-bus <= ALUY(08-15), INRA(16-31) \</pre> (ZB/2); MICRO Z:Y-INRB \ Z-bus <= ALUY(08-15), INRB(16-31) \</pre>

PAGE 2-22

(ZB/3);

owner name

Dick Lemay memoblnk.prn

at (0 0 cc) window (0 0 0) imagesize (0 0) imagespace (0 0 0 0) jobheader on copies 1 pagecollation on paper letter jamresistance on language impress

System Version 3.3 Rev B IP/II, Serial #87:9:79 Page images processed: 1 Pages printed: 1

Paper size (width, height): 2560, 3328 Document length: 584 bytes

Special Processor Engineering

`18

PAGE 3-1

FLOW CHARTING CONVENTIONS

Firmware flowcharts are meant to record a design and to instruct others who may require the knowledge so that they may either advance the art or to maintain the product. The conventions listed below are mainly aimed at consistency so as to provide a means of communicating technical matters with a minimum of ambiguity.

3.1 THE SYMBOLOGY

A rectangle represents a firmware step. A firmware step is sometimes called a firmware "box". The micros (to be) coded into the firmware box are written in the rectangle. Sometimes the actual micros are not recorded but a higher level syntax is used instead. Section 4 is a specification of the higher level language for the 16-bit Custom Processor.

An example of a firmware step in flowchart form is shown in Figure 3-1.

WR-1B(A)F1 <- F1 + Q

FIGURE 3-1 A FIRST EXAMPLE

3.2 ADDRESSES

The addresses of the firmware steps being documented are annotated in a convenient place but always outside of the rectangle. Because firmware is best debugged by flowchart, it is wise to record the absolute address of each firmware step. It is usually handy to show the symbolic addresses as well, particularly if symbolic addresses are not used indiscriminately (denote the beginning of routines and other major branch destinations only). An example is shown in Figure 3-2.



FIGURE 3-2 SIMPLE ADDRESS ANNOTATION

PAGE 3-1

FLOWCHARTING CONVENTIONS

3.3 FLOW

Firmware steps perform tests in order to control microprogram flow. The simplest test mechanism which the hardware provides allows a two-way choice and the most complex allows a 257-way choice.

3.3.1 TWO-WAY CHOICE

The test condition is written inside the bottom of the rectangle and the two choices are drawn as rectangles below, one at the left and one at the right. The test condition is distinguished from other micro because it is written with a question mark suffix. The right rectangle contains those micros to be executed if the test condition is TRUE and the left rectangle contains those micros to be executed if the test condition is false. In the example shown in Figure 3-3, the zero indicator is tested; if the zero indicator is ON, F4 will receive F1 plus seven whereas if the zero indicator is OFF, a stall is performed and OUTR receives the content of the H register.



FIGURE 3-3 SIMPLE SEQUENCE CONTROL

Permitted alternatives to the representation shown in Figure 3-3 are shown in Figures 3-4 and 3-5. Although there is no functional difference, such alternatives are useful where complex flow is being documented; e.g., when multiple columns of firmware are drawn on one page.



FIGURE 3-4 SIMPLE SEQUENCE CONTROL - ALTERNATIVES

FLOWCHARTING CONVENTIONS

PAGE 3-2



FIGURE 3-5 SIMPLE SEQUENCE CONTROL- OTHER ALTERNATIVES

3.3.2 SPLATTERS

A splatter is a mechanism for determining the value of multiple elements. For instance, a splatter on a four-bit counter has sixteen destinations. The splatter is usually allowed to be conditional and the multiple elements being examined can usually be masked. Figure 3-6 shows a conditional splatter on two FLAGS if the ZERO indicator is false. The test condition (if any) is written inside the bottom of the rectangle. A splatter is visually signified by a hash mark crossing the flowpath line, by the splatter name and parenthesized mask value written adjacent to the hash mark, and by connecting the top line of the rectangles representing the multiple destinations. The leftmost splatter destination is annotated with the base address of the splatter and the other destinations need only be annotated with the varying portion of the destination address. If, as frequently happens, the splatter destinations can not all be drawn nearby, it is helpful to repeat the splatter name and mask value.



FIGURE 3-6 A CONDITIONAL FOUR-WAY SPLATTER

PAGE 3-3

FLOWCHARTING CONVENTIONS

THE TRANSFER LANGUAGE AND THE TRANSFER LANGUAGE COMPILER

This section describes the Transfer Language which allows microcode to be written at a "higher level" than that permitted by the dictionary of section 2. This section also specifies the compiler which "converts" the high level source statements into the micros of section 2; i.e., the compiler does not directly generate object code.

4.1. SOURCE FILE FORMAT

4.1.1 LINE LENGTH

The source file shall be free-form text consisting of lines of ASCII characters no longer than 82 characters (including line delimiter). The compiler may, but need not, enforce the line-length limit.

4.1.2 WHITE SPACE

The line delimiter, space, horizontal tab character and formfeed character shall be considered "white-space" and are syntactically equivalent. White-space is only necessary where the juxtaposition of two tokens (keywords, identifiers, operators, etc.) would cause the compiler to misinterpret thetwo tokens as a single token of some other type. Example:

GOTOX cannot be interpreted as GOTO X because without the whitespace between GOTO and X, the compiler must consider GOTOX as a single token.

4.1.3 VALID/INVALID CHARACTERS

The following characters (expressed in 'C' notation) are never valid ANYWHERE in a source file: '\0' through '\010'

'\013' '\016' through '\037' '\177' through '\377'

The following character is valid only inside a literal block:

'\\'

The following characters are valid only inside of a comment or other type of delimited text (such as the INCLUDE statement's <pathname>):

י.' יא' יניי}י י?י

PAGE 4-1

TRANSFER LANGUAGE AND COMPILER

4.1.4 COMMENTS

A comment consists of any text not including semicolon or any of the characters mentioned in sections 1.3 and 1.4a beginning with the delimiter /* and ending with the delimiter */. A comment, therefore may span multiple lines.

Comments may not be nested.

A comment is treated syntactically as white-space.

4.2 LEXOGRAPHY

4.2.1 CASE

Upper-case and lower-case letters in reserved words, identifiers and constants are equivalent and will be converted to upper-case in any output file.

4.2.2 SOURCE FILE LENGTH

A source file consists of zero or more comments and/or statements.

4.2.3 STATEMENT TERMINATOR

A statement is terminated by the semicolon character, ';', which may not be used for any other purpose. Especially, the semicolon character may not be used inside a comment, due to problems with the RTL assembler.

4.2.4 LITERAL TEXT BLOCK

Any text beginning with the double-quote character, '"', up to the next double-quote character is considered literal text and must conform exactly to the rules describing the syntax of RTL assembly language. This rule does not apply inside of a comment.

4.2.5 LITERAL TEXT BLOCK RESTRICTIONS

Literal text may be imbedded in a statement, or form a block which could be outside of any other block.

4.2.6 LITERAL TEXT BLOCK "COMPILATION"

Literal text is copied as-is (except that the delimiting quotes are removed) to the compiler's RTL assembly language output file. Therefore, a literal block is opaque to the compiler. This means that any labels defined within the literal block are unknown to the compiler and that the compiler will be unable to detect duplicate usage of any firmware address assigned within the literal block. The compiler will also be unable to detect a conflict between any micro-ops used within the literal block and any micro-ops which the compiler generates in the process mf applying a production rule.

4.2.7 RESERVED WORDS

The list of reserved words is shown in Table 4-1. These reserved words are a part of the language and may not be used for identifiers or block names.

PAGE 4-2

TRANSFER LANGUAGE AND COMPILER

ACK ADDR	BEGIN BUSY	CALL CASE CLK CMND CONST	-	END EQU ELSE ENDSW	FALSE
GOTO	HEX HOF	IF INCLUDE			LDSYND
	NOFAULT	PREFETCH PREFETCHN PRESERVES PTAKE PTAKEN PUSH		RD2B RD2BN RD4B RD4BN RDIO RDLK RDULK REPLY RETURN RUPT	SAVES SELECT SKIP STALL SWITCH
TEST TRUE			WT2B WT2BN WTB WTLK WTULK		

TABLE 4-1 RESERVED WORDS

4.3. SOURCE FILE ORGANIZATION

4.3.1 STATEMENT TYPES

..

The source file consists of four types of statements, any of which may be optionally omitted:

- o Pre-processor directives
- o Definitions
- o Block-defining statements
- o Procedure
- 4.3.2 COMMENTARY

Commentary and literal text may appear anywhere within the source file, subject only to the lexographic restrictions indicated in section two.

4.3.3 PRE-PROCESSOR DIRECTIVES

Pre-processor directives must each be contained on a single line in the source file and must begin in column 1 of the line. The pre-processor understands two directive; INCLUDE and SKIP.

4.3.3.1 INCLUDE '<pathname>';

Open the file specified by <pathname> and insert the text of that file in place of the pre-processor directive as if it were part of the source file. Note: INCLUDEd files may not contain the INCLUDE directive.

4.3.3.2 SKIP <count>;

Where <count> is defined to be an integer or the keyword HOF. This statement is copied directly to the output file, causing <count> lines (or head-of-form) to be skipped when assembled under RTL.

PAGE 4-3

TRANSFER LANGUAGE AND COMPILER

4.3.4 LOCAL DEFINITIONS

14

Four definition statements are provided; EQU, CONST, EXTERN and PUBLIC.

If a definition statement is within a block (see 4.3.5), it is a "local" definition. Local definitions take effect at the place within the block where the definition appears and persist until the end of the block. A definition which is not contained within a block is a "global" definition. Global definitions take effect at the place in the source file where the definition appears and persist until the end of the source file is encountered. (Actually, the situation is more complex -- "end of the source file" means the end of the top-level source file, not the end of some included file which happened to contain a global definition.)

An <identifier> which is defined in a global definition statement may not be re-defined elsewhere. A local definition can, however, override a global definition within the scope of the block in which it appears.

4.3.4.1 <identifier> EQU <predefined identifier>;

This definition causes the compiler to treat (identifier) as a synonym for the specified pre-defined identifier (e.g.: ADRA) or a reserved word (e.g.: BEGIN).

4.3.4.2 (identifier) CONST (integer constant);

This definition causes the compiler to treat (identifier) as a synonym for some integer constant, allowing symbolic names for "magic numbers".

4.3.4.3 <label> EXTERN;

This definition specifies that the <label> is defined in some other source module. It compiles to the RTL statement "XLOC".

4.3.4.4 <label> PUBLIC;

This definition serves two purposes. First, it compiles to the RTL "XDEF" statement (which allows the label to be referenced by "EXTERN" statements in other source files. Additionally, the (label) is made globally known within a structured file. (Normally, labels within blocks in a structured source file -- see section 3.5 -- are only known within the scope of the block in which they appear. The PUBLIC definition statement overrides the scope limitation normally imposed.) The (label) must be some label defined within the block. There may be any number of PUBLIC statements within a block.

4.3.5 BLOCK DEFINITIONS

Block-defining statements impose scope rules on definitions and labels and indicate whether or not the contents of hardware registers are destroyed by the code contained within or called from the block. There are four block-defining statements: BEGIN, END, PRESERVES and SAVES. The BEGIN statement defines the start of a block; the END statement marks its end. The PRESERVES statement asks the compiler to verify that the specified register(s) are never the target of an assignment or increment operation and to issue a warning message if they are. The SAVES statement asserts (the compiler need not verify the assertion) that the code within this block restores the original contents of specified register(s). This statement allows the compiler to verify register preservation for subroutines which save and restore registers which the subroutine uses as working variables and therefore cannot declare as preserved.

PAGE 4-4

TRANSFER LANGUAGE AND COMPILER

If any block-defining statement appears within a source file, the file is said to be "structured". If no block-defining statements are specified, the file is said to be "unstructured". No procedure statements may appear outside the scope of a block in a structured file. Blocks are not "nested"; they correspond more closely to 'C' functions than to Pascal procedures. If a block does not contain a PRESERVES or a SAVES statement, it will be assumed that no registers are preserved.

4.3.5.1 BEGIN

11

The BEGIN statement has the form:

[<block name>] BEGIN;

where <block name> is an identifier which the programmer has chosen to name the block. It is optional. If it is used, it must be unique in the source file.

4.3.5.2 END

The END statement has the form:

[<block name>] END;

where the <block name> must, if specified, match the <block name> of the most recently-defined unmatched BEGIN. The compiler shall verify that all BEGINs have corresponding ENDs.

4.3.5.3 PRESERVES

The PRESERVES statement has the form:

PRESERVES <register name> [, <register name>]...;

where <register name> may be any of the hardware register names or any user-defined synonym thereof.

4.3.5.4 SAVES

The SAVES statement has the form:

SAVES <register name> [, <register name>]...;

where <register name> may be any of the hardware register names or any user-defined synonym thereof.

4.3.6 PROCEDURE

All statements other than pre-processor directives, block-defining statements and definitions are considered procedure.

4.3.6.1 OPERATION CLAUSE

Procedure statements consist of one or more operation clauses. Operation clauses are separated by commas, since the comma operator is defined (see section 4.4.6.14) as the simultaneity operator.

Operation clauses may appear within a statement in any order.

An operation clause may be any of the following:

(assignment)
(control)
(next address specifier)

PAGE 4-5

TRANSFER LANGUAGE AND COMPILER

4.3.6.2 ASSIGNMENT OPERATION CLAUSE

`11

An <assignment> clause's syntax is:

{ (identifier | ((identifier list) } = (expression)

An <identifier list> is defined as:

<identifier> [, <identifier>]...

4.3.6.3 CONTROL OPERATION CLAUSE

A <control> clause includes such things as loading syndrome, supressing error detection and bus operations. See paragraph 4.5 for details.

4.3.6.4 NEXT ADDRESS SPECIFIER OPERATION CLAUSE

A <next address specifier> clause may be:

<goto>
<splatter>
<conditional>
<call>
<return>

See paragraph 4.6 for details.

The syntax of the next address specifier is:

(<integer constant>) or

(.A)

For those address specifiers which are integer constants, the compiler shall report multiple use of the same firmware address as an error.

A procedure statement must be prefixed by an address specifier. If a procedure statement is labeled, the address specifier must immediately follow the label.

4.3.6.5 DEFAULT NEXT ADDRESS

If a procedure statement does not contain a <next address specifier> clause, the compiler shall assume a <goto> clause which specifies as its target the address of the next statement in the source file. It is an error for the last statement of a block (or the file, if it is unstructured) not to contain a <next address specifier> clause.

4.3.6.6 PROCEDURE LABELS

A procedure statement may be optionally prefixed by a label. A label is any valid (identifier) prefixed by a dollar-sign, '\$'. See paragraph 4.4.2 for the definition of an (identifier). Some labels may be formed automatically by the compiler. The compiler need not detect that the program contains a label that duplicates an automatically-generated one. It will be up to the user to ensure that such duplication does not occur, provided that the compiler's method for generating labels is documented.

A label may be specified as the target of a <next addressspecifier> operation, the operand of an EXTERN or a PUBLIC statement or as the operand of a PUSH or ADDR operator.

PAGE 4-6

TRANSFER LANGUAGE AND COMPILER

Any identifier which is used in a procedure statement clause must have already been defined or else be a reserved word or pre-defined identifier. Labels, however, need not be defined before they are referenced.

4.4. EXPRESSIONS

٠.

An expression consists of identifiers, reserved words, constants and operators.

4.4.1 IDENTIFIER

An identifier may consist of from one to sixteen characters.

An identifier must begin with a letter.

An identifier may contain (after its initial letter) any combination of characters from the set

'A'	through	'Z'
'a'	through	'z'
'0'	through	'9'
]	hyphen	

The identifiers shown in Table 4-2 have been pre-defined and may not be used as either block names or user-defined identifiers.

TABLE 4-2 IDENTIFIERS

4.4.2 INTEGER CONSTANT

An (integer constant) may be either:

- A decimal constant, consisting of one or more decimal digits.
- A hexadecimal constant, consisting of one or more characters
 from the set of:

0 1 2 3 4 5 6 7 8 9 A B C D E F a b c d e f

followed by the sharp-sign, '#', which indicates the radix.

4.4.3 EVALUATION RANGE

Expressions must evaluate within the range from 00000000# through 0000FFFF# or the range 00FF0000# through 00FFFFFF#. The compiler shall detect out-of-range expressions as an error.

PAGE 4-7

TRANSFER LANGUAGE AND COMPILER

4.4.4 OPERATORS

`••

The following operators have been defined, in order of precedence:

(unary) - ~ ++ [_]	right-to-left evaluation right-to-left evaluation right-to-left evaluation
(binop) + _ (d)	right-to-left evaluation left-to-right evaluation left-to-right evaluation left-to-right evaluation
 = /	left-to-right evaluation right-to-left evaluation right-to-left evaluation right-to-left evaluation

4.4.4.1 PARENTHESIS

Parenthesis may be used to override operator precedence, subject to the restrictions imposed by the hardware target. Parenthesis also surround the argument list of the ADDR, PUSH and SELECT functions. Expressions [if any are allowed] which are arguments of these functions are evaluated in right-to-left order before the function itself.

4.4.4.2 UNARY MINUS

The unary minus operation performs arithmetic negation. Example:

-1234

4.4.4.3 UNARY TILDE

The unary tilde, '~', operator performs bit-wise negation; i.e.: the operand is exclusive-ORed with all ones. Example:

mask14

The unary tilde operator also performs logical negation; i.e.: TRUE becomes FALSE and vice-versa. Example:

~I-ZRO

4.4.4.4 UNARY ++ and --

The unary operators "++" and "--" represent increment and decrement, respectively. These operators prefix the sub-expression which is being incremented or decremented. Examples:

++RDR /* Increment RDR */ --Fl /* The same as Fl = Fl - l */

4.4.4.5 UNARY BRACKET SET

The bracket set ([]) is used to represent "as addressed by". Example:

F2 = R[RAR]; /* Set F2 to the ARAM value at the location specified by the RAR register. */

PAGE 4-8

TRANSFER LANGUAGE AND COMPILER

4.4.4.6 UNARY ADDR()

The ADDR function evaluates to the firmware address of its operand (which must be a label. Example:

F3 = ADDR(\$STEP12) /* Put the firmware address of \$STEP12 into register F3. */

4.4.4.7 UNARY SELECT

The SELECT function evaluates to the 24-bit value which is formed by the concatenation of bits 0 through 7 (the high-order byte) of its first operand with bits 8 through 15 of its second operand and bits 16 through 23 of its third operand. Valid operands for this function are a byte-sized literal, H, ZSH and PB. Example:

> SELECT(H, ZSH, ZSH) /* Combine the high-order byte of the H register with the middle- and loworder bytes of the shifted Z bus */

The variable ZSH specifies the Z-bus shifter output. ZSH is set by an assignment of the form:

ZSH = Z < @ nn,

or

ZSH = Z (a > nn)

where "nn" specifies the rotate distance (always a multiple of four). See section 4.???? for a description of the rotate operator. The use of ZSH is restricted in that (1) there must be a ZSH assignment clause within any statement that includes a reference to ZSH and (2) the ZSH assignment clause must preceed any use of ZSH.

4.4.4.8 BINARY OPERATORS + and -

The binary operators '+' and '-' stand for addition and subtraction, respectively. Note: because hyphen may appear in an identifier, the binary minus operator must always be surrounded by spaces. Examples:

F2 + F1/* Add F2 to F1 */F3 - F1 - 1/* Subtract F1 from F3 and
subtract 1 from the result */

4.4.4.9 ROTATE BINARY OPERATORS

The left- and right-rotate binary operators (<@ and @>, respectively) perform bit-wise rotates by a specified number of bits. Note: the rotate operators must specify a rotation distance which is a multiple of four. Example:

F3 = F3 <@ 16; /* Rotate F3 left 16 bits and put in F3 */

The left- and right-shift operators (<< and >>, respectively) perform bit-wise shifts of a distance ofone bit. The second operand of the shift operator specifies the "fill" bit. The shift operations are ALU-based operations whose first operand may be F (the ALU output), an arithmetic / logical expression FQ (F concatenated with the Q register) or an arithmetic / logical expression concatenated with Q. The fill bit actually comes from flag TO, so specifying a fill bit also causes TO to be set or cleared (except for the second example, below, where the fill bit specification MUST be Q). If altering TO is not desired, TO may be specified as the fill bit, in which case TO is unchanged.

PAGE 4-9

TRANSFER LANGUAGE AND COMPILER

Examples:

F3	×	(F3	+	F4)	>>	0;	/*	Add zerc bit	F3 to F4, shift right 1 bit, filling the left-most and put result into F3 */
F3	-	(F2	&	F3)	< <	Q;	/*	For vali	left shifts of F, the only d fill bit specifier is Q. */
F3_	_Q	= (F1	^	F3)_C) < <	т0;	/*	For this shift, the fill bit can be specified, but in this case, we did not want to disturb T0. */
Fl_	_Q	= (F1		F2)_0	<u>></u> >>	1;	/*	Right-shift long with 1-bit fill */

4.4.4.10 UNDERSCORE BINARY OPERATOR

The underscore () is the concatenation operator. It is used in the case where a quantity must be constructed by concatenating two other quantites in ALU operations. A more powerful concatenation operator is the SELECT function; see section ????. Example:

> F5_Q = FQ <<1; /* Shift F concatenated with Q left one bit (1-filled) and put result in F5 and Q. The F value must have been specified by some other clause within the statement. */

The concatenation operator may also be used for such constructs as:

 $\underset{RAR}{RBR} \underset{RCR}{RCR} ,$ (although ABCD is preferred), Y $\underset{INRA}{INRA}$

and

Y INRB

4.4.4.11 BOOLEAN BINARY OPERATORS

Bit-wise (Boolean) AND, Exclusive-OR, and OR operations are defined by means of the operators '&', ' and '|', respectively. Other operations, such as AND-NOT and Exclusive NOR may be created by using the AND or XOR operators along with the unary negation () operator applied to the second operand. Examples:

Z = F3 F2; /* exclusive OR F3 and F2 and put result on Z bus */

F2 = F2 & F1; /* AND F2 and NOT F1 and put result in F2 */

4.4.4.12 EQUAL BINARY OPERATOR

The assignment operator is the equal-sign. It is included in the list of operators so that its precedence can be represented.

PAGE 4-10

TRANSFER LANGUAGE AND COMPILER

4.4.4.13 COMMA BINARY OPERATOR

The comma operator specifies simultaneous operations performed within a single step. Examples:

Z = F5, F1 = F5 + F1; /* Z gets F5 while F1 gets F5 + F1 */ (Z, F1) = F2 + 003F#; /* both Z and F1 get F2 + 003F# */ (I, Z) = ++F2; /* The arithmetic indicators, the Z bus and F2 all get F2 + 1 */

Note: comma also appears within the argument list of some keywords. When it is encountered in an argument list it is not treated as an operator.

4.5. CONTROL CLAUSES

4.5.1 STALLS

`••

The STALL operation is specified by the syntax:

STALL(<event>)

where (event) can be any one of ACK, BUSY or INRA.

4.5.2 READS

There are seven READ operations, all of which are formed:

<read-op>(<addr reg>)

where (addr reg> may be either ADRA or ADRB and (read-op> may be: RD2B -- read two bytes of memory RD2BN -- read two bytes of memory, no-cache RD4B -- read four bytes of memory RD4BN -- read four bytes of memory no-cache RDIO -- read I/O RDLK -- read and lock RDULK -- read and unlock

4.5.3 WRITES

There are nine WRITE operations:

<write-op>((addr reg>)

where <addr reg> is as defined in the read operations, while <write-op> may be:

CMND -- command REPLY -- reply (SHBC) RUPT -- cause interrupt TEST -- wrapped write WT2B -- write two bytes to memory WT2BN -- write two bytes to memory, no-cache WTB -- write one byte to memory WTLK -- write and lock WTULK -- write and unlock

4.5.4 LDSYND

The LDSYND clause causes the syndrome register to be loaded from the current status information.

PAGE 4-11

TRANSFER LANGUAGE AND COMPILER

4.5.5 PROCEDURE FETCH

There are four procedural fetch control operations:

PTAKE -- take one byte of procedure PTAKEN -- take one byte; no cache PREFETCH -- load procedure buffer PREFETCHN -- load procedure buffer; no cache

4.5.6 NOFAULT

The NOFAULT clause causes hardware error condition signals (e.g.: data parity) to be ignored during the current step.

4.6. NEXT ADDRESS SPECIFIER CLAUSES

Eleven next address specifier clauses take as their target operand either some label whose scope includes the statement containing the address specifier clause or an integer constant which is a valid firmware address. The compiler shall report as an error any label which is not resolvable or any integer constant not in the range 0 through [TBD]. The practice of using integer constants as the target of next address specifier clauses is strongly discouraged.

4.6.1 GOTO

The GOTO operation specifies an un-conditional jump to another firmware step. Its syntax is:

GOTO <target>

where <target> was defined in section 6.1.

4.6.2 SPLATTER

The splatter operation specifies a "computed goto" or multi-way jump to one firmware address of a group of addresses. Its syntax is:

SWITCH (<selector>), CASE <int>: <target>, CASE <int>: <target>, [CASE <int>: <target>,] ...

ENDSW

where <selector> can be P0, RAMAD, FLAGS, OP, I, or DECODE and <int> may be 0 through 15 (in any convenient integer notation) which specifies the low-order digit of the target address. It is an error to have any <int> more than once in a single <splatter operation>.

4.6.3 CALL

The CALL operation specifies a subroutine call. It is a "macro" statement, a combination of a PUSH operation and a GOTO operation. Its syntax is:

CALL <target>

The CALL statment expands to a PUSH of the address of the next successive source statement and a GOTO to the <target> that is the CALL's operand.

PAGE 4-12

TRANSFER LANGUAGE AND COMPILER

4.6.4 RETURN

The RETURN operation is the converse of a CALL. It specifies that the top of the subroutine stack is to be popped and used as the destination firmware address. Its syntax is:

RETURN [(<mask>)]

where <mask> can be 0 through 15.

4.6.5 CONDITIONAL

The conditional operation specifies a two-way (if/else) jump. Its syntax is highly complex, as other next address specifier clauses may be parts of the conditional operation. The following forms are permitted:

- 1. IF (<test condition>) <target> [ELSE <target>]
- 2. IF (<test condition>) <return operation> [ELSE <target>]
- 3. IF (<test condition>) <splatter operation> [ELSE <target>]
- 4. IF (<test condition>) ELSE <target>
- 5. IF (<test condition>) ELSE <return operation>

6. IF (<test condition>) ELSE <splatter operation>

Note that in forms 1 and 4, the <target> in the ELSE clause does not necessarilly have to be in the ELSE-bank of firmware addresses; so long as the IF target and the ELSE target are in opposite banks, the compiler can invert the test condition to achieve alignment with hardware requirements.

In forms 1, 2 and 3, if the ELSE portion of the conditional operation is omitted, the address of the next source statement is the destination when the tested condition is FALSE. In forms 4, 5 and 6, the address of the next source statement is the destination when the tested condition is TRUE. Forms 4, 5 and 6 should be avoided unless inversion of the test condition makes the condition expression unreadable.

TRANSFER LANGUAGE AND COMPILER

THE FIRMWARE DEVELOPMENT FACILITY

This section contains a description of the Firmware Development Facility available for use with the 16-Bit Custom Processor. The section is divided into three parts:

- o A general overview
- o The menu

..

o A description of each menu item

o A description of the optional Missing-Stall Catcher The Firmware Development Facility (FDF) is an equipment which allows checkout of firmware, coded and assembled under RTL. The FDF consists of:

o A separate five-card cage with an independent power supply

- o A processor board with a Z80 processor
- o A SILO board with a 4096 location SILO
- o A 16384-by-96 location control-store-PROM substitute
- o A terminal/keyboard unit (e.g., 7300)
- o Appropriate interconnecting cables

Utilizing the FDF in a development environment, the firmware is tested and finalized. It is then "burnt" into PROMS. A set of PROMS are installed in each Custom Processor. The FDF equipment listed above is not required in an end-user site. The resulting CUP product connects directly to the Megabus system bus and requires no cables of any kind.

5.1 FDF Interfaces

Figure 5-1 is a diagram of the interconnections among the elements which comprise a firmware checkout "test bed".

PAGE 5-1

THE FIRMWARE DEVELOPMENT FACILITY

FDF INTERCONNECT DIAGRAM



PAGE 5-2

THE FIRMWARE DEVELOPMENT FACILITY

5.2 THE HELP SCREEN

٠.

A question mark and carriage return causes a help screen to be displayed as shown in Figure 5-2. The help screen provides a summary of FDF features.

FWPROMselect PROMseast, westnext, prev sileentryFWRAMselect RAMnorth, southnext, prev sileblockCaRAM word (d anorth, southnext, prev sileblock.pack hexadecimalnSCAascan from -n for addrea.label fieldsAADRA, ADRB, ADRP, ADRXJajump to CSA = aAAAARABdisplay all brkptsABADRABano brkpts (d CSA = aAPADRABa:Ddisable sile (d CSA = aAXADRXBa:Eenable sile (d CSA = aFF0 through FFStore epilogIINRA, INRB, INRX, SYND*modify epilogMnnot supported*insert, deletePBnext procedure bytemGOnrpt n command m timesPCprogram counter (PCTR)n*invoke epilog nRREG0 through REGFEexecute current epilogRREG0	COMMAND	FUNCTION	- -n	silo (latest offset)
:Z,Z, define epilog1INRA, INRB, INRX, SIND*modify epilogMnnot supported/ \alphascan right, leftOPRAA, B, C, & Dinsert, deletePBnext procedure bytemGOnrpt n command m timesPCprogram counter (PCTR)n*invoke epilog nQO registern*Sstore epilog nRREG0 through REGFEexecute current epilogRnREGn	COMMAND FWPROM FWRAM Ca Ja Ba Ba Ba Ba Ba Ba Ba Ba Ba Sa H Ba Sa Sa Sa Sa Ja Sa Sa Sa Sa Sa Sa Sa Sa Sa Sa Sa Sa Sa	FUNCTION select PROMs select RAM RAM word (2 a pack hexadecimal label fields jump to CSA = a display all brkpts no brkpts (2 CSA = a halt (2 CSA = a disable silo (2 CSA = a enable silo (2 CSA = a external stop enable	- east,west north,south nSCAa nSCDd A AA AB AP AX F Fn H	<pre>silo (latest offset) silo offset = n next,prev silo entry next,prev silo block scan from -n for addr=a scan from -n for data=d ADRA, ADRB, ADRP, ADRX ADRA ADRB ADRP ADRX F0 through FF one of above alterable H register alterable</pre>
I = 0	x, z, z, x → mGOn n* n*S E	<pre>define epilog modify epilog scan right, left insert, delete rpt n command m times invoke epilog n store epilog n execute current epilog n right current display</pre>	Mn OP PB PC O R R R R	INRA, INRB, INRX, SIND not supported RAA, B, C, & D next procedure byte program counter (PCTR) O register REG0 through REGF REGn

FIGURE 5-2 THE FDF HELP SCREEN

PAGE 5-3

THE FIRMWARE DEVELOPMENT FACILITY

5.3 THE COMMAND SET

٠.

The command set for the Firmware Development Facility can be divided into five groups as described in the following paragraphs. 5.3.1 SILO COMMANDS

When execution terminates, the silo provides a history of the last 4000 steps executed. Commands which apply to the SILO are shown in Table 5-1.

TAE	BLE	5-1	L
FDF CC)MM/	AND	SET
SILO	CON	IMA	NDS

COMMAND	CAUSES TO BE DISPLAYED
?	Summary of commands (help screen)
-n	Silo location: -n yyyy=zzzzz where n = silo offset from stop point, in decimal yyyy = firmware address zzzzz = content of zbus at that address
-	Current offset in silo
nSCAxxxx	Scan SILO for a firmware address = xxxx. Start scanning at an offset of -nnn (default = 4000). Display each match until either: an offset of zero is reached (THE END is displayed) or 23 matches have occurred (hitting the space bar will display the next set of matches; hitting any other key will execute that command.)
nSCDxxxxx	<pre>Scan SILO for a data = xxxxxx. Start scanning at an offset of -nnn (default = 4000). Display each match until either: an offset of zero is reached ("THE END" is displayed) or 23 matches have occurred (hitting the space bar will display the next set of matches; hitting any other key will execute that command.)</pre>
nNEXT	Next nnn locations in SILO nnn cannot exceed 4000; default = 1. If offset of 0 is reached, "THE END" is displayed.
NBLK	Next 23 locations in SILO If offset of 0 is reached, "THE END" is displayed.
PBLK	Previous 23 locations in SILO If offset of 4000 is reached, "THE END" is displayed.
nPREV	Previous nnn locations in SILO nnn cannot exceed 4000; default = 1. If offset of 4000 is reached, "THE END" is displayed.
RIGHT ARROW	same as NEXT
DOWN ARROW	same as NBLK
UP ARROW	same as PBLK
LEFT ARROW	same as PREV

PAGE 5-4

THE FIRMWARE DEVELOPMENT FACILITY

5.3.2 RUN CONTROLS

١.

Commands which determine what the history memory should capture and what should cause execution to terminate are shown in Table 5-2.

TABLE	5-2
FDF COMMA	ND SET
"RUN" CO	NTROLS

COMMAND	CAUSES ACTIONS
В	Display all active breakpoints
Вуууу	Delete Breakpoint at firmware address yyyy
Byyyy:z	Install Breakpoint at firmware address yyyy where: z = D: Disable capturing of history in SILO z = E: Enable capturing of history in SILO z = H: Address Halt
	NOTES: 1 - Address is specified by last 14 bits of yyyy. 2 - Breakpoints are armed only if command RUNB or RUNL is used.
FWRAM	CUP uses firmware in external RAM [Default] State appears on line 25
FWPROM	CUP uses firmware in PROMs (mounted on CUP boards) State appears on line 25
INIT	Clears the CUP to the initialized state; i.e., ready to enter location zero at the next clock which may be provided by depressing the RUNN, RUNB, or STEP keys.
JXXXX	Transfer firmware control to address xxxx
nRUNB	Place CUP in RUN mode, prepared to stop after the nnn-th occurrence of a breakpoint halt. Default nnn=1. (Note: one stop for each of two addresses counts as two stops.) The contents of the EPILOG-preselected action will then be executed.
RUNN	Place the CUP in RUN mode, and continue in that mode until "STOP" or "INIT" is depressed.
nSTEP	Cause the CUP to execute nnn firmware steps (default = 1).
STOP	Put the CUP in STOP mode. NOTE: The only FDF functions allowed when not in STOP mode are "STOP" and "INIT".
XS+	Enable the CUP to stop when the external signal fed into the FDF goes from the low state to the high state.
XS-	Enable the CUP to stop when the external signal fed into the FDF goes from the high state to the low state.
XSD	Disable external stop.

PAGE 5-5

THE FIRMWARE DEVELOPMENT FACILITY

5.3.3 REGISTER DISPLAYS

Table 5-3 shows which Custom Processor registers can be displayed and which can be altered.

TABLI	E 5-3	
FDF COM	1AND SET	
REGISTER	DISPLAYS	

COMMAND	CAUSES TO BE DISPLAYED
A	ADRA=xxxxxx ADRB=xxxxxx ADRP=xxxxxx ADRX=xxxxxx
AA	ADRA=xxxxxx
AB	ADRB=xxxxxx
АР	ADRP=xxxxxx
AX	ADRX=xxxxxx
F	F0 through FF on two lines: F0=xxxxxx l=xxxxxx 2=xxxxxx F8=xxxxxx 9=xxxxxx 10=xxxxxx
Fn	F register #nn where n = 0 through F Fn=xxxxxx
G	RAA=x RAB=x RAC=x RAD=x
PB	Procedure byte (right justified): PB=0000xx
PC	PCTR (right justified): PC=000xxx
Q	O register: Q=xxxxxx
R	ARAMO through ARAMF on two lines: RO=xxxxxx l=xxxxxx 2=xxxxxx R8=xxxxxx 9=xxxxxx A=xxxxxx
Rn	ARAM specified by nn where nn may range from F: Rn=xxxxxx
RA	ARAM location addressed by RAA: RAA=n>xxxxxx (where n is the value of RAA)
RB	ARAM location addressed by RAB: RAB=n>xxxxxx (where n is the value of RAB)
RC	ARAM location addressed by RAC: RAC=n>xxxxxx (where n is the value of RAC)
RD	ARAM location addressed by RAD: RAD=n>xxxxxx (where n is the value of RAD)
S	SHRG register: S=xxxxxx
= xxxxxx	Alter most-recently-displayed "alterable" register to equal xxxxxx.

PAGE 5-6

THE FIRMWARE DEVELOPMENT FACILITY

...

5.3.4 EPILOGUE CONTROLS

The epilogue mechanism is invoked each time the FDF terminates execution of the Custom Processor. Table 5-4 defines the command set which applies to the epilogue mechanism.

TABLE	E 5-4
FDF COM	AND SET
EPILOGUE	CONTROLS

COMMAND	CAUSES ACTIONS
Ξ	Define "EPILOG", a list of preselected commands which will be executed when any STOP is encountered. Format: :COMMAND,COMMAND,COMMAND,etc. No blanks allowed between a comma and the next command. 80 characters_maximum. see also /, , and keys.
*	Display EPILOG and allow corrections. see also $\langle , / , \rangle$, and keys.
n*	Retrieve EPILOG #n (n = 2 through 6)
n*S	Save current as EPILOG $#n$ (n = 2 through 6)
1	Skip next character of EPILOG
	Skip previous character of EPILOG
~	Insert blank into EPILOG
~	Delete character of EPILOG
nGOTOm	Repeat previous m EPILOG commands n times (m,n = 1 througn 9)
CLER	Clear display screen (only)
Е	Execute (current) EPILOG
11	Transmit present FDF screen display to hard-copy printer, if attached.

PAGE 5-7

PAGE 5-7

THE FIRMWARE DEVELOPMENT FACILITY

`••

5.3.5 FIRMWARE ARRAY COMMANDS

The FDF's 16K by 96-bit firmware array contains the firmware to be debugged. Table 5-5 lists the commands which allow the firmware array to be displayed and altered.

TABLE 5-5 FDF COMMAND SET FIRMWARE ARRAY COMMANDS

COMMAND	CAUSES TO BE DISPLAYED
COMMAND	MEANING (TO DISPLAY AND CHANGE WRITABLE FIRMWARE ARRAY)
Cxxxx	Display location xxxx, by fields, with headings
Cxxxx	Display location xxxx, by fields
Cxxxx.	Display location xxxx, packed format, ready to modify
\mathbf{X}	Revert to field format, with headings
LEFT ARROW	Move cursor to previous field, ready to modify
RIGHT ARROW	Move cursor to next field, ready to modify
•	Revert to packed format, ready to modify
UP ARROW	Move to previous location
DOWN ARROW	Move to next location
LOAD	Prepare RAM for loading of firmware. After loading, actuate "INIT" to clear the CUP. Line 25 will display "LOAD" until "INIT" is depressed.

PAGE 5-8

THE FIRMWARE DEVELOPMENT FACILITY

5.4 MISSING STALL CATCHER

The Missing Stall Catcher is an additional debugging tool which detects the absence of a required stall micro. The Missing Stall Catcher is installed "in series with" the FDF. It intercepts and monitors the cache/megabus related activity and insures that each transaction contains the prescribe explicit or implicit stall invocation(s). The monitoring activity proceeds as the target firmware load is executing. Thus, all traversed firmware paths are scrutized for missing stalls.

PAGE 5-9

THE FIRMWARE DEVELOPMENT FACILITY

ENHANCEMENTS

The redesign of the 16-Bit Custom Processor provides the following additional features:

- 1. A readable 10-bit Channel Number.
- 2. A configurable cycle stealer so that the Custom Processor can behave as a low priority bus requestor even when "plugged into" a high priority MEGABUS slot.
- 3. Backward compatible Firmware visibility; i.e., an existing set of PROMs (of any incarnation) will work.
- 4. A bidirectional "local" interface so that both reads and writes may use the "backdoor"; i.e., not require MEGABUS cycles.
- 5. A semi-alterable Configuration Register which determines certain operational characteristics of the 16-Bit Custom Processor as shown in Table A-1.
- 6. A "timeslicing" mechanism which can be programmed to interrupt after 2, 4, 8, or 16 milliseconds have elapsed.
- 7. Recognition of a MEGABUS cycle "Function Code 01" directed at the CUP channel number, which is interpreted as a local CLEAR and intiates the QLT sequence.
- 8. A mechanism which interrupts processing when a power failure is detected.
- 9. An optional 16k bank of writeable firmware space.
- 10. A multiprocessor feature which only retries NAKed lock requests after detecting that an unlock cycle has occurred.

PAGE A-1

ENHANCEMENTS

4.

CONFIGURATION BITS (read only)	Three bits (C,B and A) which determine the value of the three-least significant bits of the reply to the "who-are-you" (function code 26) inquiry.
CSTEAL (read only)	Determines how the Custom Processor will behave when requesting the MEGABUS. When Cycle STEAL is false, the CUP is awarded MEGABUS cycles as a function of its position in the bus. When Cycle STEAL is true, the CUP is awarded MEGABUS cycles only when no other are requesting.
CMDPAR (read/write)	Determines whether or not the CUP will generate and check parity on the MEGABUS command lines.
APLONG (read only)	Determines whether ADRP operates as a full 24-bit register or as a 9-bit/15-bit partitioned register. When APLONG is false, ADRP does not increment beyond bit 23, ADRP(23-31) may be loaded without disturbing ADRP(08-22) and the APWRAP feature is enabled.
AP'512 (read only)	Determines whether the procedure-page-cross detector assumes a page size of 512 or 8192 bytes.
FCODE1 (read/write)	Enables the restart feature. When FCODE1 is true, a MEGABUS command directed at the CUP channel number, having a function code of 01, and having data bit 0 = 1 causes the CUP to cancel all real or imagined stalls or waits and causes it to initiate its QLT sequence.

TABLE A-1 CONFIGURATION REGISTER

PAGE A-2

۴.

ENHANCEMENTS

HONEYWELL BULL CONFIDENTIAL & PROPRIETARY

PAGE A-2