## noneyvedu

## LSI-6 User's Mamual



## LSI-6 USER'S MANUAL

This document and the information contained herein are confidential to and the property of Honeywell Information Systems Inc. and are made available only to Honeywell employees for the sole purpose of maintaining Honeywell's products. This document, any copy thereof and the information contained herein shall be maintained in strictest confidence; shall not be copied in whole or in part except as authorized by the employee's manager: and shall not be disclosed or distributed (a) to per sons who are not Honeywell employees, or (b) to Honeywell employees for whom such information is not necessary in connection with their assigned responsibilities. Upon request, or when the employee in possession of this document no longer has need for the document for the authorized Honeywell purpose, this document and any copies thereof shall be returned to the employee's manager. There shall be no exceptions to the terms and conditions set forth herein except as authorized in writing by the responsible Honeywell Vice President.

## CONTENTS

## SECTION 1 INTRODUCTION

1.1 System Features. ..... 1-2
1.2 Hardware Features ..... 1-3
1.3 Firmware Features. ..... 1-4
1.4 Physical Characteristics ..... 1-4
1.5 Electrical Characteristics ..... 1-4
SECTION 2 INTERFACE AND SIGNAL DESCRIPTIONS
2.1 LSI-6 Clock ..... 2-1
2.2 Signal Groups ..... 2-2
2.2.1 Group 1 Signals ..... 2-2
2.2.2 Group 2 Signals ..... 2-6
2.2.3 Group 3 Signals ..... 2-7
2.2.4 Group 4 Signals ..... 2-11
2.3 Level 6 Signal Cross-Reference ..... 2-12
SECTION 3 HARDWARE DESCRIPTION
3.1 Processor Bus ..... 3-2
3.1.1 Bus Address Lines DABS ..... 3-2
3.1.2 Bus Data Lines DABS ..... 3-2
3.1.3 Memory Address Violation ..... 3-3
3.1.4 General Purpose Lines. ..... 3-3
3.2 Internal Bus ..... 3-4
3.3 Data Manipulation Area. ..... 3-4
3.3.1 P -Register ..... 3-4
3.3.2 G-Register ..... 3-8
3.3.3 Q-Register ..... 3-8
3.3.4 Register File ..... 3-8
3.3.4.1 Data Registers ..... 3-11
3.3.4.2 Address Registers ..... 3-11
3.3.4.3 Work Registers ..... 3-11
3.3.4.4 T-Register ..... 3-11
3.3.4.5 S-Register ..... 3-11
3.3.4.6 H-Register ..... 3-12
3.3.4.7 Remote Descriptor Base Register ..... 3-12
3.3.4.8 I/O Data Register ..... 3-12
3.3.5 Arithmetic Logic Unit ..... 3-12
3.3.6 Shifting Mechanism ..... 3-13
3.3.7 Indicator Register ..... 3-14
Page
3.3.8 Mode Register File ..... 3-15
3.4 Control Area ..... 3-18
3.4.1 Input Latches for Control ..... 3-18
3.4.2 Testable Registers ..... 3-20
3.4.3 Next Address Generation ..... 3-21
3.5 Memory Management Unit ..... 3-22
3.5.1 MMU Theory of Operation ..... 3-24
3.5.2 MMU Hardware. ..... 3-24
SECTION 4 FIRMWARE FORMAT AND DESCRIPTION
4.l ROS Address Field ..... 4-3
4.1.1 Jump ..... 4-5
4.1.2 Test Branch ..... 4-5
4.1.3 Major Branch ..... 4-12
4.1.4 Increment With Constant to BI ..... 4-14
4.1.5 Increment ..... 4-15
4.1.6 Return ..... 4-16
4.2 Register File Address Generation ..... 4-17
4.3 ALU Control Field. ..... 4-20
4.4 Bus Control Field. ..... 4-21
4.5 Register Modification Field. ..... 4-21
4.5.1 Register File Load Field ..... 4-21
4.5.2 Q-Register Load Field ..... 4-21
4.5.3 Destination Field ..... 4-22
4.6 MMU Control Field ..... 4-22
4.7 Hardware Interrupt Inhibit Field ..... 4-22
4.8 Special Control Field. ..... 4-23
4.8.1 General Use ..... 4-25
4.8.2 MMU Control ..... 4-27
4.8.3 Indicator Register Control ..... 4-28
4.8.4 Shift Control. ..... 4-29
4.8.5 Constant to BI ..... 4-32
4.8.6 User Codes ..... 4-33
SECTION 5 MICRO-OPS
APPENDIX A MAJOR BRANCH CODING
A. 1 Major Branch Test Groups 0 Through 7 ..... A-1
A. 2 Major Branch Test Groups 8 Through 15 ..... A-3
A.2.1 Format Group ..... A-3
A.2.2 Op-Code Group ..... A-5
A.2.3 Index Group ..... A-7
A.2.4 Generic Group ..... A-9
A.2.5 Address Syllable Group ..... A-10
A.2.6 CIP Data Descriptor Address Syllable Group. ..... A-11
A.2.7 PBRANCH Group ..... A-12

# CONTENTS 

Page

APPENDIX B TIMING

$\begin{array}{ll}\text { APPENDIX } C & \text { PIN IDENTIFICATION AND PLACEMENT } \\ \text { APPENDIX D } & \text { LEVEL } 6 \text { INSTRUCTION SET }\end{array}$

$\begin{array}{ll}\text { APPENDIX } C & \text { PIN IDENTIFICATION AND PLACEMENT } \\ \text { APPENDIX D } & \text { LEVEL } 6 \text { INSTRUCTION SET }\end{array}$
$\begin{array}{ll}\text { APPENDIX C } & \text { PIN IDENTIFICATION AND } \\ \text { APPENDIX D } & \text { LEVEL } 6 \text { INSTRUCTION SET }\end{array}$
$\begin{array}{ll}\text { APPENDIX C } & \text { PIN IDENTIFICATION AND } \\ \text { APPENDIX D } & \text { LEVEL } 6 \text { INSTRUCTION SET }\end{array}$ $\begin{array}{ll}\text { APPENDIX C PIN IDENTIFICATION AND } \\ \text { APPENDIX D } & \text { LEVEL } 6 \text { INSTRUCTION SET }\end{array}$ $\begin{array}{ll}\text { APPENDIX C PIN IDENTIFICATION AND } \\ \text { APPENDIX D } & \text { LEVEL } 6 \text { INSTRUCTION SET }\end{array}$
ILLUSTRATIONS
Figure Page
2-1 LSI-6 Clock Phase Relationship. ..... 2-1
2-2 Interface Signals and Phase A Polarity ..... 2-3
2-3 Basic LSI-6 With Interface Buffer ..... 2-4
3-1 LSI-6 Major Block Diagram ..... 3-1
3-2 Data Manipulation Block Diagram ..... 3-7
3-3 Register File Topology. ..... 3-10
3-4 Control Major Block Diagram. ..... 3-19
3-5 Memory Management Unit Block Diagram. ..... 3-23
4-1 ROS Firmware Word Fields ..... 4-1
4-2 Firmware Instruction Branch Boundaries ..... 4-4
B-1 External System Timing Requirements ..... B-2
B-2 Internal Timing Requirements ..... B-3
B-3 Time Slot Events with Phase A and Phase B. ..... B-4
B-4 Optimum Microcycle Timing of Phase $A$ and Phase B. ..... B-6
C-1 Pin Identification and Placement ..... C-1
Table ..... Page
2-1 Unshared Pins Interface/Function Names ..... 2-5
2-2 Unshared Pins Signal Definitions ..... 2-5
2-3 Processor Bus Interface/Function Names ..... 2-6
2-4 Processor Bus Signal Definitions ..... 2-7
2-5 Monitor/Interrupt and ROS Data/Option Interface/ Function Names ..... 2-8
2-6 Monitor/Interrupt and ROS Data/Option Signal Description ..... 2-9
2-7 ROS Address and Data Bus Interface/Function Names ..... 2-11
2-8 ROS Address and Data Bus Signal Description. ..... 2-11
2-9 LSI-6/Level 6 Interface Equivalency ..... 2-12
3-1 BI Source Micro-Ops ..... 3-5
3-2 BI Load Micro-Ops ..... 3-6
3-3 Register File Special Control Field Write Operations ..... 3-9
4-1 ROS Data Field Description ..... 4-2
4-2 Test Branch Test Condition Codes ..... 4-11
4-3 LSI-6/Level 6 Nomenclature ..... 4-12
4-4 Major Branch Test Condition Codes ..... 4-14
4-5 Register File Address Selection. ..... 4-18
4-6 ALU Control ..... 4-20
4-7 Hardware Interrupt Prinet ..... 4-23
5-1 Branch Micro-Ops. ..... 5-1
5-2 Register File Address Micro-Ops ..... 5-4
5-3 ALU Micro-Ops ..... 5-5
5-4 Bus Control Micro-Ops ..... 5-6
5-5 Register Modification Micro-Ops ..... 5-6
5-6 MMU Micro-Ops ..... 5-6
5-7 Hardware Interrupt Micro-Op ..... 5-7
5-8 Special Control Micro-Ops ..... 5-7
5-9 Micro-Ops Listed Alphanumerically ..... 5-10
A-1 Major Branch Test Groups 0 Through 7 ..... A-2
A-2 Format Groups ..... A-3
A-3 Op-Code Group ..... A-5
A-4 Index Group ..... A-7
A-5 Generic Group ..... A-9
A-6 Address Syllable Group. ..... A-10
A-7 CIP Data Descriptor Address Syllable Group ..... A-11
A-8 PBRANCH Group ..... A-12
C-1 Interface Signal Name to Pin Number Correlation ..... C-2

## Section 1 INTRODUCTION

The LSI-6 microprocessor is an NMOS, l6-bit chip capable of arithmetic, logic, and control operations, driven by a 48-bit external control mechanism Read Only Storage (ROS). The LSI-6 is a sophisticated processor whose design permits the execution of the Level 6 instruction repertoire (full software compatibility with Model 6/43), and allows for new architectural identities (emulation of foreign instruction sets). The LSI-6 is designed to directly control $I / O$ and memory operations for ease in integrated system designs. The unique features available in the LSI-6 design that allow greater control and integration are:

A 48-bit external ROS that provides true horizontal microprogramming allowing up to 12 simultaneous micro-operations per 48-bit word

Eight external hardware interrupts that generate vectors to ROS microprogram routines (six of which can be user specified)

Five external software interrupts that are handled by firmware control (two can be specified by user)

Ten external monitor bits that are sensed and controlled by sophisticated test branch and major branch operations within the firmware.

- System Processor Bus

> 20 address/data lines
> 4 control lines

- External ROS

Includes 1.5 K words for Model 6/43 functionality (excludes I/O and control panel operation)

Allows user 2.5 K words for system integration

- Software Interrupt Capability

Real-time clock
Three levels of $I / O$ interrupt
Power failure interrupt

- Hardware Interrupts

Nonexistent resource trap
Memory access violation Memory Management Unit (MMU) (internal hardware interrupt)

Uncorrectable memory error
Memory refresh request
Five levels of data transfer requests

- Monitor Inputs

External events may be individually monitored and tested under firmware control

- Options

Memory management with Model 6/43 functional MMU hardware resident on chip

Level 6 Long Address Form (LAF) or Short Address Form (SAF) (20 bit/l6 bit) address

Level 6 CIP address syllable resolution
Two additional user-definable options

- 16- and 20-Bit Arithmetic Logic Unit (ALU) With A- and B-Port Inputs

A-port sourced by a 32-location register file with:
16 data registers by 16 bits wide
16 address registers by 20 bits wide
B-port sourced by two hardware registers with:
Q-register (7, 8, or 16 bit--right justified)
G-register (20 bits)

- Full 16- or 32-Bit Shifting Capability

16-bit register file
l6-bit Q-register
32-bit register file, Q-register

- Program Counter With a 20-bit Increment/Decrement Feature
- Byte Swap Mechanism With Byte Manipulation
- Hardware Mask Generation
- Constant Generation to Internal Bus With Two Independent Sources to the Bus
- Level 6 7-Bit Indicator Register
- Mode Registers Using an 8 by 8 Register File
- MMU Hardware (Model 6/43 Functionality)

31 by 32 register file (segment descriptors) l2-bit relocation adder 9-bit block size comparator Three 2-bit ring comparators Four memory violation flip-flops

- Next ROS Address Generation
l2-bit ROS address register
Major branch matrixes
Test branch matrixes
4 by 12 push/pop stack
Hardware interrupt priority network (Prinet) Software interrupt priority network (Prinet)
- 16-Bit Functional Register

Software instruction register

- Various Storage Elements
Monitor inputs
Software/hardware interrupt lines


### 1.3 FIRMWARE FEATURES

- Horizontal Microprogramming With:


## 48-bit firmware word allowing up to 12 simultaneous microcommands and internal/external simultaneous control operations

4K word addressability for ROS generated internally; delivered to external hardware

- Subroutine Capability
Push/pop micro-ops together with 4 by 12 stack allows up to four levels of subroutine
- Five ROS Address Generation Methods
Jump (to absolute address)
Test branch with:
64 test conditions
Two-way branch
Major Branch with:
15 test condition sets l6-way branch
Increment
Return (Pop)
- Vectored Hardware Interrupt


### 1.4 PHYSICAL CHARACTERISTICS

68 pin--leadless package

## 1. 5 ELECTRICAL CHARACTERISTICS

- Power

$$
\mathrm{VCC}=+5 \mathrm{~V} \pm 5 \%
$$

$\mathrm{VSS}=0 \mathrm{~V}$
$\mathrm{VBB}=-5 \mathrm{~V} \pm 10 \%$

- Temperature Range
$-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Clock (two phase)

Cycle Time: DC to 250 nanoseconds (refer to Appendix B for timing specifications).

- All Input/Output Signals are TTL Compatible


## Section 2 INTERFACE AND SIGNAL DESCRIPTIONS

This section defines the LSI-6 interface and provides a description of the interface signals. The interface signals are divided into four groups according to pin assignment and phase relationship of the clock.

### 2.1 LSI-6 CLOCK

The LSI-6 clock is the primary element of the interface and it is composed of Phase A and Phase B as shown in Figure 2-1.


Figure 2-1. LSI-6 Clock Phase Relationship


#### Abstract

The phase relationship between Phase A and Phase B determines the functions of the interface lines because there are 129 signals (excluding power, ground, and clock timing) shared among 57 input/output pins.


Phase A signal is used by the LSI-6 and the system to reverse the direction of the I/O bus drivers. When Phase A is true, the 48 ROS data lines and the five option lines are inputs to the LSI-6. When Phase A is false, all other shared signals are either inputs or outputs to the LSI-6.

Phase B signal is used to latch the signals that were gated with Phase A. When Phase B is going false, the ROS data and options are latched internal to the LSI-6. When Phase $B$ is going true, all other shared signals are latched internal to the LSI-6. . For detailed timing, refer to Appendix B.

### 2.2 SIGNAL GROUPS

There are four signal groups defined by the LSI-6 interface. Each group, except group l, consists of signals that have common pin assignments and clock phase relationship as shown in Figures 2-2 and 2-3.

Group 1 consists of nine interface lines that have unshared signals. They are: three voltage, two ground, and four timing signals.

Group 2 consists of 23 interface lines which control 69 signals, five of which are unused. During Phase A true, the 23 lines represent 21 ROS input data bits and two input option bits. During Phase A false, the 23 lines are bidirectional representing inputs of 16 data bus bits, 3 control signals, and 4 unused signals; or outputs of 20 address/data bus bits and 3 control signals.

Group 3 consists of 19 interface lines which control 38 input signals. During Phase A false, the 19 lines represent 4 software interrupt signals, 8 hardware interrupt signals, and 7 monitor bits. During Phase A true, the 19 lines represent 14 ROS input data bits, 3 input option bits, and 2 unused signals.

Group 4 consists of 13 interface lines which control 26 signals. During Phase A false, the 13 lines represent 12 ROS output address bits and an error signal (MEMKIL). During Phase A true, the 13 lines represent 13 ROS input data bits.

## 2.2 .1 Group 1 Signals

Group l (unshared pins) consists of nine unshared interface lines. Table 2-1 lists the interface lines and the associated signal name. Table 2-2 provides a definition of group 1 signals.


Figure 2-2. Interface Signals and Phase A Polarity


Figure 2-3. Basic LSI-6 With Interface Buffer

$$
2-4
$$

Table 2-1. Unshared Pins Interface/ Function Names

| Interface <br> Name | Function <br> (Signal Name) |
| :--- | :--- |
| VOLTAl | VCC (+5V) |
| VOLTA2 | VCC (+5V) |
| VOLTA3 | VBB (-5V) |
| GRND01 | VSS (GND) |
| GRND02 | VSS (GND) |
| TlCK0S+0A | TlCOS (Timer) |
| OA | Clock Phase A |
| OB | Clock Phase B |
| CLEARX-0A | Clear |

Table 2-2. Unshared Pins Signal Definitions

| Signal Name | Description |
| :---: | :---: |
| VCC ( +5 V ) | +5 Volt Power Supply |
| VBB ( -5 V ) | -5 Volt Power Supply |
| VSS | Ground |
| TlCOS (Timer) | TlCOS is a square wave input. The leading and trailing edges are detected on the chip and cause a software interrupt. It is during this interrupt that firmware updates the watchdog timer, the real-time clock, and the maintenance panel (assuming all are present). (This is a 60 hertz square wave--8. 33 milliseconds between leading and trailing edges.) |
| CLOCK (Phase A) <br> (Phase B) | Phase A and Phase B is the two-phase clocking system for sequencing the processor chip. Voltage amplitudes are non-TTL levels. |
| CLEAR | CLEAR is a signal active low for a minimum of 10 microseconds. It forces the ROS address lines to location 0 and resets the following flip-flops: watchdog timer, real-time clock, MMU flip-flops 1, 2, 3, and 4. It also places 001 in all four stack locations. |

### 2.2.2 Group 2 Signals

Group 2 (processor bus) consists of 23 shared interface lines. Table 2-3 lists the interface lines and the associated signals. Table 2-4 provides a definition of group 2 signals.

Table 2-3. Processor Bus Interface/Function Names

| Interface Name | Function (Signal Name) |  |  |
| :---: | :---: | :---: | :---: |
|  | $\bar{\phi}_{\text {A }}$ Input | $\overline{\text { A O Output }}$ | $\phi_{\text {A }}$ Input |
| DABSOD+18 | Unused | ADDR BUS OD | ROS DATA 18 |
| DABS0C+19 | Unused | ADDR BUS OC | ROS DATA 19 |
| DABS0 +20 | Unused | ADDR BUS OB | ROS DATA 20 |
| DABS0A+21 | Unused | ADDR BUS 0A | ROS DATA 21 |
| DABSO0+23 | DATA BUS 00 | ADDR/DATA BUS 00 | ROS DATA 23 |
| DABSO0+24 | DATA BUS 01 | ADDR/DATA BUS 01 | ROS DATA 24 |
| DABSO2+24 | DATA BUS 02 | ADDR/DATA BUS 02 | ROS DATA 25 |
| DABS $03+35$ | DATA BUS 03 | ADDR/DATA BUS 03 | ROS DATA 35 |
| DABS04+36 | DATA BUS 04 | ADDR/DATA BUS 04 | ROS DATA 36 |
| DABS05+37 | DATA BUS 05 | ADDR/DATA BUS 05 | ROS DATA 37 |
| DABS06+38 | DATA BUS 06 | ADDR/DATA BUS 06 | ROS DATA 38 |
| DABS $07+39$ | DATA BUS 07 | ADDR/DATA BUS 07 | ROS DATA 39 |
| DABS0 8+40 | DATA BUS 08 | ADDR/DATA BUS 08 | ROS DATA 40 |
| DABS09+41 | DATA BUS 09 | ADDR/DATA BUS 09 | ROS DATA 41 |
| DABSI0+42 | DATA BUS 10 | ADDR/DATA BUS 10 | ROS DATA 42 |
| DABSIl +43 | DATA BUS 11 | ADDR/DATA BUS 11 | ROS DATA 43 |
| DABSI2+44 | DATA BUS 12 | ADDR/DATA BUS 12 | ROS DATA 44 |
| DABS $13+45$ | DATA BUS 13 | ADDR/DATA BUS 13 | ROS DATA 45 |
| DABSI 4+46 | DATA BUS 14 | ADDR/DATA BUS 14 | ROS DATA 46 |
| DABS15+47 | DATA BUS 15 | ADDR/DATA BUS 15 | ROS DATA 47 |
| CFITA2-00 | MTESTA02 | CONTFP 01 | ROS DATA 00 |
| CF3TA0-P2 | MTESTA00 | CONTFP 03 | SIPE (OPT 2) |
| CF4TAl-Pl | MTESTA01 | CONTFP 04 | CIPE (OPT 1) |

Table 2-4. Processor Bus Signal Definitions

| Signal Name | Description |
| :---: | :---: |
| ADDR BUS $(0 D-0 A)$ | Four high-order address lines gated out during Phase A low under control of bus control field (all bus output cycles). |
| $\begin{aligned} & \text { ADDR/DATA OUT } \\ & (00-15) \end{aligned}$ | 16 lines (low order) used for address/data gated out during Phase A low under control of bus control field (all bus output cycles). |
| $\begin{aligned} & \text { ADDR/DATA IN } \\ & (00-15) \end{aligned}$ | 16 data lines gated in during Phase A low under control of bus control field (DIN microop only). |
| CONTFP 01 | Control flip-flops 1, 3, and 4 are gated out |
| CONTFP 03 | of chip during Phase A low-order control of |
| CONTFP 04 | bus control field (all output bus cycles). |
| MTESTA00 | Three lines gated into monitor flip-flops |
| MTESTA01 | during Phase A low when processor bus is not |
| MTESTA0 2 | in an output cycle (i.e., bus control field equals DIN or NOP). |
| ROS DATA (XX) | ROS data lines are gated into the chip during Phase A high time. They are latched internally with the trailing edges of Phase B. |
| CIPE | Option 1 or Commercial Instruction Processor Enable (CIPE) signal. This signal, active low (steady state), signifies the presence of the CIP option to the chip. It is gated in when Phase A is high. |
| SIPE | Option 2 or Scientific Instruction Processor Enable (SIPE) signal. This signal, active low (steady state), signifies the presence of the SIP option to the chip. It is gated in when Phase A is high. |

### 2.2.3 Group 3 Signals

Group 3 consists of 19 shared interface lines. Table 2-5 lists the interface lines and the associated signals. Table 2-6 provides a definition of group 3 signals.

Table 2-5. Monitor/Interrupt and ROS Data/Option Interface/Function Names

| Interface Name | Function |  |
| :---: | :---: | :---: |
|  | कA Input | $\phi A$ Input |
| DATRQ0-32 | DTR0 | ROS DATA 32 |
| DATRQ1-33 | DTR1 | ROS DATA 33 |
| DATRQ2-27 | DTR2 | ROS DATA 27 |
| DATRQ3-26 | DTR3 | ROS DATA 26 |
| DATRQ4-34 | DTR4 | ROS DATA 34 |
| INTRQ2-28 | INTR2 | ROS DATA 28 |
| INTRQ1-29 | INTR1 | ROS DATA 29 |
| INTRQ0-30 | INTR0 | ROS DATA 30 |
| MTSTB0+13 | MTESTB00 | ROS DATA 13 |
| MTSTBl+14 | MTESTB01 | ROS DATA 14 |
| MTSTB $2+15$ | MTESTB0 2 | ROS DATA 15 |
| MTSTB3+16 | MTESTB03 | ROS DATA 16 |
| POWRON+22 | POWON | ROS DATA 22 |
| STSTB0+17 | STESTB00 | ROS DATA 17 |
| MTSTA3-0A | MTESTA03 | Unused |
| MEMPAR-P0 | MEMPAR | MMUE (OPT-0) |
| MEMPRES-P3 | MEMPRES | LAFE (OPT-3) |
| STSTA0-0A | STESTA00 | Unused |
| MREFSH-P4 | MEMFSH | MEMVAL (OPT-4) |

Table 2-6. Monitor/Interrupt and ROS Data/Option Signal Description (Sheet 1 of 2)

| Signal Name | Description |
| :---: | :---: |
| Data Request DTRO through DTR4 | Data Request is active low and is gated in during Phase A low. Data Request 0 (DTRO) is the highest priority data request and Data Request 4 (DTR4) is the lowest priority data request. |
| Interrupt Request INTRO through INTR2 | Interrupt Request is active low and is gated in during Phase A low. Interrupt Request 0 (INTRO) is the highest priority interrupt and Interrupt Request 2 is the lowest priority interrupt request. All interrupt requests are honored between instructions. |
| MTESTB00 through MTESTB03 | These are four lines gated in during Phase A low and are used as a source for a major branch based on some external events. User can define these events (such as CIP execution, SIP execution, additional opcode cracking, undefined I/O operations, etc.). They are also a source for test branch. |
| STESTB0/STESTAO | These lines are gated in during Phase A low and can be used as a source for a test branch condition of external events. User can define these events. |
| MTESTA03 | This line can be used in conjunction with MTESTAOO, MTESTAO1, and MTESTAO2 discussed in group 2 lines. Together they form another source for the major branch test groups. |
|  | NOTE |
|  | When taken as a group, this group can only sample external conditions on nonoutput bus cycles. MTESTBOO through MTESTB03 can sample external conditions on any cycle. MTESTAO3 as an individual line can also test on any cycle. |
|  | This line is gated in during Phase $A$ low and is a source for major branch and test branch conditions. |
| MEM PARITY ERROR | Memory parity error gated in during Phase A Signal is active low. It causes a memory error hardware interrupt. |

Table 2-6. Monitor/Interrupt and ROS Data/Option Signal Description (Sheet 2 of 2)

| Signal Name | Description |
| :---: | :---: |
| MEM PRESENT | Memory present signal is gated in during Phase A low. An active low signifies the memory is not present. It causes a nonexistent resource hardware interrupt. |
| POWON | POWON is a signal that becomes active high approximately 10 milliseconds after VCC ( +5 V ) is in steady state, and becomes low approximately 2 milliseconds prior to VCC going off. This low going signal is used to cause a power failure interrupt. The state of this signal is sampled into the chip during Phase A low. |
| MEMRFRSH | Memory Refresh Request is an active low signal gated in during Phase A low. This signal will be generated at a rate equal to the need of the system's main memory refresh requirement. Receipt of this signal causes a hardware interrupt vector to a firmware routine. |
| ROS DATA (XX) | 14 ROS data lines are gated into the chip during Phase A high. They are latched internally with the trailing edge of Phase B. |
| Mmue | Option 0 or Memory Management Unit Enable (MMUE). This line, active low (steady state signal), signifies the presence of this option (including necessary firmware) to the chip; gated in during Phase A high. |
| LAFE | Option 3 or Long Address Format Enable (LAFE) signal. This signal, active low (steady state), signifies the presence of LAF mode to the chip. It is gated in when Phase A is high. |
| MEMVAL | Option 4 or Memory Valid Signal. This signal, active low (steady state), signifies the presence of a fully charged memory battery backup device. It is gated in when Phase A is high. |

## 2.2 .4 Group 4 Signals

Group 4 consists of 13 shared interface lines. Table 2-7 lists the interface lines, and the associated signals. Table 2-8 provides a definition of group 4 signals.

Table 2-7. ROS Address and Data Bus Interface/Function Names

| Interface | ¢A Output | $\phi A$ Input |
| :---: | :---: | :---: |
| RSADO0+01 | ROS Address 00 | ROS Data 01 |
| RSADO1+02 | ROS Address 01 | ROS Data 02 |
| RSAD02+03 | ROS Address 02 | ROS Data 03 |
| RSAD03+04 | ROS Address 03 | ROS Data 04 |
| RSAD0 $4+05$ | ROS Address 04 | ROS Data 05 |
| RSAD05+06 | ROS Address 05 | ROS Data 06 |
| RSAD06+07 | ROS Address 06 | ROS Data 07 |
| RSAD07+08 | ROS Address 07 | ROS Data 08 |
| RSAD08+09 | ROS Address 08 | ROS Data 09 |
| RSAD09+10 | ROS Address 09 | ROS Data 10 |
| RSAD10+11 | ROS Address 10 | ROS Data ll |
| RSADIl +12 | ROS Address 11 | ROS Data 12 |
| MEMKIL+31 | MEMKIL | ROS Data 31 |

Table 2-8. ROS Address and Data Bus Signal Description

| Signal Name | Description |
| :---: | :---: |
| ROS ADDRESS $(00-11)$ | ROS address lines are gated out during Phase A low. They can be latched externally at the leading edge of Phase B. |
| $\begin{aligned} & \text { ROS DATA } \\ & (01-12,31) \end{aligned}$ | ROS data lines are gated into the chip during Phase A high. They are latched internally with the trailing edge of Phase B. |
| MEMKIL | Signifies a memory error violation detected internal to the chip either as a result of MMU operation or a nonzero detected on BI (OD-OA) during SAF Mode (l6-Bit Address mode). This signal is gated out of the chip during Phase A, and may be used to prevent alteration of memory contents. |

Table 2-9 provides a LSI-6 to Level 6 interface equivalency.

Table 2-9. LSI-6/Level 6 Interface Equivalency

|  |  |
| :--- | :--- |
| LSI-6 Mnemonic | Level 6 Mnemonic |
|  |  |
| CFITA2-00 | BYTEXX-00 |
| CF3TA0-P2 | PROCED-P2 |
| CF4TA1-P1 | BUSYXX-pl |
| MTESTA02 | BYTEX (IN) |
| MTESTA00 | PROCED(IN) |
| MTESTA01 | BUSY(IN) |
| CONTFP01 | BYTEX(OUT) |
| CONTFP03 | PROCED(OUT) |
| CONTFP04 | BUSY (OUT) |
| MTSTB0+13 | MIBGP0+13 |
| MTSTB1+14 | MIBGP1+14 |
| MTSTB2+15 | MIBGP2+15 |
| MTSTB3+16 | MIBGP3+16 |
| MTESTB00 | MIBGP0 |
| MTESTB01 | MIBGP1 |
| MTESTB02 | MIBGP2 |
| MTESTB03 | MIBGP3 |
| STSTB0+17 | TSTBR1+17 |
| MTSTA3-0A | ONBDCN-0A |
| STESTB00 | TESTBR1 |
| MTESTA03 | OBC |
| STSTA0-0A | MPLOCK-0A |
| STESTA00 | MPLOCK |

## Section 3 HARDWARE DESCRIPTION

The LSI-6 microprocessor consists of five major internal hardware logic areas as shown in Figure 3-1. The five major logic areas, which will be discussed in the following subsections, are the Processor Bus (PB), the Internal Bus (BI), the data manipulation area (including $A L U$ ), the control area, and the Memory Management Unit (MMU).


Figure 3-1. LSI-6 Major Block Diagram

### 3.1 PROCESSOR BUS

The processor bus consists of 20 address/data lines, one memory address violation line, and three general purpose control lines.

The address/data and the general purpose control lines are bidirectional during Phase A low. The direction and source (internal) for output operations is defined by the Bus Control Field (RDDT23 and RDDT25) of the current firmware word. The Memory Address Violation line (MEMKIL+3l) is transferred out only during Phase A low.

### 3.1.1 Bus Address Lines DABS (OD-0A, 00-15)

When the 20 bus address/data lines are used as address lines (as defined by micro-ops: MMR, MWBl, MWBO and MMW of the bus control field), the most significant 12 bits (D through A, 0 through 7) can originate from either the MMU (MMU adder output) or the internal bus (BIOD through BIOA, BIOO through BIO7) depending on whether or not the MMU is enabled (MEMPAR-PO activated low during Phase A high time [Option 0]). The low-order eight bits of the address (bits 8 through l5) will always originate from the internal bus (BIO8 through BII5).

MMU
From
MMU ADDER (12 BITS) DABSOD-0A, DABSOO-07
Disabled BIOD-0A, BIO0-15

DABSOD-0A, DABSOO-15

### 3.1.2 Bus Data Lines DABS ( $0 \mathrm{D}-0 \mathrm{~A}, 00-15$ )

When the 20 bus address/data lines are used for data out (as designated by either the DOUT or DOUTM micro-ops), the output will be 20 bits wide. The origin of the data internal to the chip when using the DOUTM micro-op is as follows:

| MMU | From | TO |
| :---: | :--- | :--- |
|  | MMU ADDER (12 BITS) | DABSOD-0A, DABS00-07 |
| Enabled | BIO8-15 | DABSO 8-15. |
| Disabled | BIOD-0A, BIO0-15 | DABSOD-0A, DABSO0-15 |

The origin of the data internal to the chip when using the DOUT micro-op is modified by other micro-ops TWNOUT and SWPOUT as shown below (both micro-ops are from a special command field).

| Micro-ops |  | Origin to Data Out |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { Bus } \\ & \text { Control } \end{aligned}$ | Special <br> Control |  |
| DOUT | TWNOUT | Zeros $->$. DABS (OD-0A) $\operatorname{BI}(08-15) \rightarrow$ DABS (00-07) $\operatorname{BI}(08-15) \rightarrow$ DABS (08-15) |
| DOUT | SWPOUT | zeros -> DABS (OD-0A, 00-1l) <br> BI (OD-OA) $\rightarrow$ DABS(12-15) |
| DOUT | -- | BI ( $0 \mathrm{D}-0 \mathrm{~A}, 00-15$ ) $->$ DABS ( $0 \mathrm{D}-0 \mathrm{~A}, 00-15$ ) |

When DIN (bus control micro-op) is used, the data lines are directed into the chip. Data into the chip is 16 bits wide and the data path is as follows:

$$
\begin{aligned}
& \text { Zeros }-->\text { BI }(0 D-0 A) \\
& \text { DABS } \\
&(00-15)--> \\
& \text { BI }(00-15)
\end{aligned}
$$

### 3.1.3 Memory Address Violation

The memory address violation signal (MEMKIL+3l) is gated out when Phase A is low. It is used to prevent the destruction of main memory data when a memory address violation is detected internal to the chip. The source of this signal is either the detection of a nonzero value on BI(OD-OA) when l6-bit addressing mode is enabled or an MMU error is detected.

### 3.1.4 General Purpose Lines

There are three bidirectional general purpose lines that can be used as control/response lines during input/output operations.

When used with processor bus output cycles (data or address out), they provide the contents of control flip-flops 1,3 , and 4 to the processor bus during Phase A low.

When the processor bus is not being transferred out (i.e., bus control bits RDDT 23 through 25 designated DIN or NOP), these lines are used as inputs to the major branch and test branch matrixes via monitor storage flip-flops MTESTA2, MTESTA0, and MTESTAl, respectively. These signals must be gated into the chip during Phase A low.

### 3.2 INTERNAL BUS

The Internal Bus (BI) is the major data path for communication of information between the other four areas of the processor chip. The internal bus is 20 bits wide and is designated as BIOD through BIOA, and BIOO through BII5. BIOD is the high-order bit and BIl5 is the low-order bit as shown below.


There are 12 sources to the BI under control of 11 micro-ops. The ALU is a default source to BI if none of the other ll defined micro-ops are used. A bus priority network (Prinet) is built into the LSI-6 to prevent damage to the chip if the user accidentally uses conflicting micro-ops to source the BI; however, resulting data to the $B I$ is unspecified.

Tables 3-1 and 3-2 list the internal bus source micro-ops and load micro-ops.

### 3.3 DATA MANIPULATION AREA

The data manipulation area, as shown in Figure 3-2, performs arithmetic and logical operations on data and memory address generation. It is composed of the following eight elements.

```
P-Register
G-Register
2-Register
Register File (Scratch Pad Memory)
```

ALU
Shifting Mechanism
Indicator Register
M-Register File

### 3.3.1 P-Register

The P-register is a 20 -bit memory address register that contains either the program counter or a logical memory address. It is loaded from the internal bus, can be incremented or decremented, and the register output is transferred to the internal bus.

The following micro-ops are used with the P-register operation:

| Micro-Op |  |
| :---: | :--- |
| LDP |  |
| Remarks |  |
| PPI | $\mathrm{BI} \rightarrow \mathrm{P}$ |
| PMI | $\mathrm{P}-1 \rightarrow \mathrm{P}$ |
| BIFP | $\mathrm{P} \rightarrow \mathrm{PI}$ |

Table 3-1. BI Source Micro-Ops

| Source | Micro-Op | Remarks |
| :---: | :---: | :---: |
| Processor Bus | DIN | $\begin{aligned} & \text { Zeros }->\operatorname{BI}(0 D-0 A) ; \\ & \operatorname{DABS}(00-15) \rightarrow \operatorname{BI}(00-15) \end{aligned}$ |
| P-Register | BIFP | $\begin{aligned} & P(0 D-0 A, 00-15) \\ & B I(0 D-0 A, 00-15) \end{aligned}$ |
| I-Register | BIFI | $\begin{aligned} & \text { Zeros } \rightarrow B I(0 D-0 A, 00-07) \\ & \text { I-register }(00-07) \rightarrow B I(08-15) \end{aligned}$ |
| M-Register File | BIFM | ```Ones -> BI (OD-0A,00-07) M(x)REG(00-07) -> BI(08-15)``` |
| MMU Register File (Base Word) | BIFMMUH | $\begin{aligned} & \text { Zeros }->B I(0 D-0 A) \\ & \operatorname{MMURFx}(00-15)->B I(00-15) \end{aligned}$ |
| MmU Register File (Size Word) | BIFMMUL | $\begin{aligned} & \text { Zeros } \rightarrow>\operatorname{BI}(0 \mathrm{D}-0 \mathrm{~A}) \\ & \operatorname{MMURFx}(16-31) \rightarrow \mathrm{BI}(00-15) \end{aligned}$ |
| A-Port ALU <br> (Register File) | BIFSP | $\text { A-Port (OD-OA, OO-15) } \rightarrow$ <br> BI ( $0 \mathrm{D}-0 \mathrm{~A}, 00-15$ ) <br> If selected register is 16 bits, then bit 0 is sign propagated through the upper four bits (D through A) |
| $\begin{aligned} & \text { F-Register } \\ & \text { Mask } \end{aligned}$ | BIFMK | A One is sourced to bit position BI(00-15) dependent upon value of count in F-register (12-15). Zeros are sourced to all other positions. $B I(00) \rightarrow B I(O D-O A)$ |
| ROS Address <br> Field (CONST) | INCK | $\begin{aligned} & \operatorname{RDDT}(04) \rightarrow B I(0 D-0 A, 00-07) \\ & \operatorname{RDDT}(05-12) \rightarrow B I(08-15) \end{aligned}$ |
| ```Special Control Field (CONST)``` | RDL | $\begin{aligned} & \operatorname{RDDT}(39)->\operatorname{BI}(0 D-0 A ; 00-07) \\ & \operatorname{RDDT}(40-47) \rightarrow \operatorname{BI}(08-15) \end{aligned}$ |
| $\begin{aligned} & \text { Special Control } \\ & \text { Field (CONST) } \end{aligned}$ | RDH | $\begin{array}{ll} \operatorname{RDDT}(40) & \operatorname{BI}(0 \mathrm{D}-0 \mathrm{~A}) \\ \operatorname{RDDT}(40-47) & ->\operatorname{BI}(00-07) \\ \operatorname{RDDT}(39) \rightarrow>\operatorname{BI}(08-15) . \end{array}$ |
| ALU Output | DEFAULT (none of the above) | $\begin{aligned} & A L U(0 D-0 A, 00-15) \\ & \Rightarrow B I(0 D-0 A, 00-15) \end{aligned}$ |

Table 3-2. BI Load Micro-Ops

| Load | Micro-Ops | Remarks |
| :---: | :---: | :---: |
| PB | DOUT | $\begin{aligned} & \operatorname{BI}(0 \mathrm{D}-0 \mathrm{~A}, 00-15)-> \\ & \mathrm{DABS}(0 \mathrm{D}-0 \mathrm{~A}, 00-15) \end{aligned}$ |
|  | DOUTM <br> MMR <br> MWB1 <br> MWBO <br> MMW | Relocated memory address-DABS |
| P-Register | LDP | $\begin{aligned} & B I(0 D-0 A, 00-15) \rightarrow \\ & P(O D-O A, 00-15) \end{aligned}$ |
| I-Register | LDI | BI(08-15) $\rightarrow$ I-register (00-07) |
| M-Register | LDM | $B I(08-15) \rightarrow M x(00-07)$ |
| MMU Register File <br> (Base Word) | WMBS | BI (00-15) $\rightarrow$ MMURFx (00-15) |
| MMURF <br> (Size Word) | WMS 2 | $\mathrm{BI}(00-15) \rightarrow \mathrm{MmURFX}(16-31)$ |
| F-Register | LDFR | BI (00-11) $\rightarrow$ F-register (00-11) |
| FCNT | LDFT | BI(11-15) $\rightarrow$ FCNT |
| Register File <br> (RF) (ALU-SPM) | SPW | $\begin{aligned} & B I(0 D-0 A, 00-15) \\ & \operatorname{RFx}(0 D-0 A, 00-15) \end{aligned}$ <br> See reference for other modifications |
| G-Register | LDG | $\begin{aligned} & \mathrm{BI}(0 \mathrm{D}-0 \mathrm{~A}, 00-15) \quad-> \\ & \mathrm{G}(0 \mathrm{D}-0 \mathrm{~A}, 00-15) \end{aligned}$ |
| Q-Register | LDQ | $B I(00-15) \rightarrow Q(00-15)$ |



Figure 3-2. Data Manipulation Block Diagram

The G-register is 20 bits wide and is used to hold addresses for ALU operations. It is loaded from the internal bus with the LDG micro-op and the output is sent to the B-port of the ALU.

## 3.3 .3 -Register

The Q-register is a l6-bit register that provides operand shifts, and holds secondary operands for the ALU. It is loaded from the internal bus and the output is sent to the B-port of the ALU. Register output can be sign extended to 20 bits from Q0, Q8, or Q9 for ALU operations.

The Load Q-register micro-op (LDQ) is used for loading from BI when shifting micro-ops are not used.

### 3.3.4 Register File

The register file can be loaded from the ALU output or the BI. When loaded from BI, data comes direct, or with byte 0 (BIOO through BIO7) swapped with byte 1 (BIO8 through BII5), or BII2 through BIl5 to RFOD through RFOA. Two write lines exist: one loading bits 00 through l5, the other loading bits OD through $0 A$. The register file output feeds the A-port of the ALU. The register address is taken from either the firmware word register (RDDT) or the information in the F-register.

During Phase A high time, the address for the selected register file is generated under control of the register file address field. The selected register file is read out during Phase A high and its contents are latched in an output register during Phase A low. This output register is then available to two possible destinations, the A-port of the ALU (under control of the ALU control field, RDDT bits 18 through 22) and the internal bus (under control of special control field, RDDT bits 35 through 41).

The selected register file is written near the end of Phase A low time. The general command for writing the register file is supplied by RDDT bit 26 (register file load). This general command can be modified by certain special control field micro-ops or subcommands. Table 3-3 provides a list of possible write operations to the register file.

The register file description in subsections 3.3.4.1 through 3.3.4.9 are in conjunction with Level 6 Model 43 terminology. Figure 3-3 shows the register file topology and the hexadecimal locations of the registers.

Table 3-3. Register File Special Control Field Write Operations

| SPW | Special Control Field Micro-Ops | Resulting Operation |
| :---: | :---: | :---: |
| 0 |  | No change in register file |
| 1 | IWDTA ${ }^{\text {a }}$ | Write register file bits 00-16 |
| 1 | SPXDTA ${ }^{\text {b }}$ | Write register file (OD-OA) from BI (12-15) |
| 1 | BIFSP | Write register file (all bits) from ALU |
| 1 | SPFAU | Write register file (all bits) from ALU |
| 1 | SPFBIX ${ }^{\text {c }}$ | ```Write register file (0-7) from BI (8-15) Write register file (8-15) from BI (0-7)``` |
| 1 | All register file Shift ${ }^{\text {d }}$ Subcommands | Write register file (all bits) from shifted ALU result |
| 1 | None of the above special control field micro-ops | Write register file (all bits) from BI (all bits) |
| ${ }^{\text {a }}$ see special control field for complete definition of micro-ops. <br> ${ }^{\text {b }}$ Normally used with 20-bit registers. <br> ${ }^{c}$ Normally used with l6-bit registers. If a 20-bit register is selected BIl2-BII5 to Register File RFOD-RFOA. <br> ${ }^{\text {d Normally }}$ used with l6-bit registers. However, when used with a 20-bit register file, the effect is a 20-bit open left or 20-bit open right shift. Micro-op SFVOA supplies ALU (OA) to ALU (OD) for open right shifts. |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |



Figure 3-3. Register File Topology

### 3.3.4.1 DATA REGISTERS

There are seven l6-bit software addressable data registers, Rl through R7. They can be loaded from or stored into memory on either a word or byte basis. Each register can be used as operands in arithmetic, logical, and compare operations. (R0 is a l6-bit register that is used to hold a copy of the executing instruction.)

### 3.3.4.2 ADDRESS REGISTERS

There are seven software-addressable base registers, Bl through B7. They are 20 bits wide and can be used to hold main memory addresses. BO is a 20-bit working register used in Panel mode.

### 3.3.4.3 WORK REGISTERS

Six l6-bit (DWl through DW5) and five 20-bit (AWl through AW5) registers are available for temporary storage of information during firmware operations.

NOTE
AWl is normally used as the "effective address" storage element.
3.3.4.4 T-REGISTER

The $T$-register is the stack address register and is 20 bits wide.
3.3.4.5 S-REGISTER

System keys and processor security keys are contained in this l6-bit register. The bit fields are defined as follows:


ID No. - Each processor in the system has an identification number.

Level - The 6-bit level field defines the interrupt priority on which the processor is currently operating. zero is the highest and 63 the lowest priority.

The history (H) register is 20 bits wide. It contains the history of the program counter under firmware control.

### 3.3.4.7 REMOTE DESCRIPTOR BASE REGISTER

The Remote Descriptor Base Register (RDBR) is used by the Commercial Instruction Processor (CIP). It is 20 bits wide.

### 3.3.4.8 I/O DATA REGISTER

The I/O data register is a l6-bit data working register that can be used for temporary storage during $I / O$ data transfer operations.

### 3.3.5 Arithmetic Logic Unit

The LSI-6 has an ALU with full l6- or 20 -bit capabilities. Overflow and carry functions are generated out of both the l6th and 20th bit positions. The l6-bit version of the ALU is normally used when handling data, while the 20 -bit version is normally reserved for address modifications and transfers.

The ALU has two ports for operand inputs, the $A-$ and $B$-port. The A-port can accept either a 16 - or 20 -bit register file input. In the case where the register file selected is a l6-bit wide data register, the most significant bit is sign extended to 20 bits. The A-port can also select a value of zero as its input as specified by the ALU control field (RDDT bits 18 through 22). The B-port can select as its inputs: 20 bits from the G-register, 16,8 or 7 bits right justified from the Q-register. The most significant bit of the field selected from the Q-register is always sign extended to present a 20-bit operand to the B-port. The B-port can also select a value of Zero as its input.

The output of the ALU can be directed to either the BI or the register file. When directed to the register file, its path can be direct (EIFSP or SPFAU, special control field micro-ops) or shifted left or right one bit position (also under control of special control field--all register file shift micro-ops). The ALU output is directed to the BI whenever there is no micro-op called to source the BI (it is the default source for the BI).

The carry and overflow conditions for both l6- and 20-bit operations are stored in temporary flip-flops (see subsection 4.1.2) for testing during the following cycle.

The following is a list of micro-ops used for ALU control.

| Micro-Op Name |  |  |  |
| :--- | :--- | :--- | :--- |
| SPANDG | SPANDQ8 | ZERO | SPPQ8 |
| GNOT | Q8 | ZMG | SPMQ8 |
| G | SPXORQ8 | SPPG | SPPQ9 |
| SPORG | SPORQ8 | SPMG | SPMQ9 |
| SPANDQNOT | SPANDQ | MINUS1 | SPPQ |
| QNOT | Q | ZMQ | SPMQ |
| SPNOT | SPXORQ | SPMI | SPMQM1 |
| SP | SPORQ | SPPI | SPPQPI |

COMMENTS
SP indicates register file (x)
G indicates G-register
Q indicates Q-register
Q8 indicates sign propagation from 008
Q9 indicates sign propagation from Q09
$Z$ indicates input to $A$-port is Zero
ZERO indicates output equals zero
MINUSl indicates output equals all Ones AND, OR, NOT, XOR, $P$, and $M$ are all operations

### 3.3.6 Shifting Mechanism

The LSI-6 has the ability to perform various shift operations (i.e., open/closed, arithmetic/logical, left/right) on either 16- or 32-bit operands.

Sixteen-bit data shifting can be accomplished in one of two ways. The first takes place from output of the ALU into the register file and the second takes place in the Q-register. These two operations can be concatenated to perform the 32-bit data shift operations.

Three B-field shift micro-ops (SHOPRI, SHOPRF, and SHOP) are used to implement the Level 6 software shift instructions. The shift micro-ops are combined with the F-register decode (the F-register contains the Level 6 software instruction word for this operation) to determine the shift type, direction, and necessary filler bits. The following chart shows the decoded F-register bits and the corresponding shift type.

F-Register Bits
8 Through 11

Level 6
Instruction

| 0 | Single open left shift |
| :--- | :---: |
| 1 | Single closed left shift |
| 2 | Single arithmetic left shift |
| 3 | Double closed left shift |
| 4 | Single open right shift |
| 5 | Single closed right shift |
| 6 | Single arithmetic right shift |
| 7 | Double closed right shift |
|  |  |
|  |  |
|  |  |
|  |  |

F-Register Bits
8 Through 11

Shift Type
Double open left shift (sl5)
Double open left shift ( 216 )
Double arithmetic left shift ( $\leq 15$ )
Double arithmetic left shift ( 216 )
Double open right shift ( $\leq 15$ ) DOR
Double open right shift ( 216 ) DOR
Double arithmetic right shift DAR ( $\leq 15$ )
Double arithmetic right shift (216)

DOL
DOL
DAL
DAL

DAR

Level 6 Instruction

F-register bits 1 through 3 contain the $R$-register to be shifted, and F-register bits 12 through 15 or 11 through 15 contain the number of positions to be shifted. When F-register bit 8 equals a zero, the number of positions to be shifted is determined by F-register bits 12 through l5; and when F-register bit 8 equals a One, the number of positions to be shifted is contained in F-register bits 11 through l5. A special case exists when the count field contains a value of zero. In this case, the number of positions to be shifted is contained in register file location Rl (general purpose register).

When a double word is selected (i.e., F-register bits 8 through ll equals a hexadecimal $3,7,8,9, A, B, C, D, E$, or $F$ ), then F -register bits 1 through 3 must equal a 3 , 5, or 7 . This is necessary because it requires a combination of an implied even-numbered register and an explicitly addressed odd-numbered register to perform a double-word shift operation. When register R3 is explicitly addressed, register $R 2$ is the implied addressed register. The even-numbered register contains the most significant bits of the double word.

### 3.3.7 Indicator (I) Register

The I-register is eight bits wide, containing various single bit indicators in the following format:


OV - Overflow indicator: It is set when any of the data registers Rl through R7 overflow; e.g., when a l6-bit arithmetic result produced is larger than the capacity of the register (under op-code control, out of ALU).

0 - Always Zero.

C - Carry indicator: This is set when the logical capacity of a register is exceeded. The carry indicator is generated from the ALU.

B - Bit test indicator: This bit gives the state of the last bit tested (primarily for bit test operations).

I - Input/output indicator: It indicates whether the last I/O command was accepted by the I/O controller.

G - Greater than indicator.*
L - Less than indicator.*
U - Unlike sign indicator.*
The I-register can also be loaded from the internal bus (BI08 through BIl5 to IR0 through IR7), and its output goes to the internal bus (IR0 through IR7 to BIO8 through BII5, with Zeros to BIOD through BIO7).
3.3.8_Mode_(M)_Register_File

The LSI-6 has an M-register file that has eight registers, each eight bits wide ( 8 by 8). This file can be loaded from the BI using the LDM micro-op or sourced to BI using the BIFM micro-op. When using either of these micro-ops, the M-register address is supplied by the least significant three bits of the register file address register. When neither of these micro-ops are called, the M-register address defaults to location 1 (MI register).

M-register bits 1 through 7 of any M-register are testable, with the register file address field (refer to subsection 4.2) selecting the desired M-register, and the desired bit within the register being selected by a code of 1 through 7 in F-register bits ( 0 through 3). This causes the setting of a temporary flipflop (MREGBIT+00) when a One bit is detected (refer to subsection 3.4.2). Bit 0 of the selected M-register is sampled in each cycle by a temporary flip-flop (MDREGO+00). Testing of these temporary flip-flops is accomplished on the following cycle using micro-op TBMRGX and TBMRGO, respectively (refer to subsection 4.1.2).

For Level 6/43 functionality the M1, M3, M4, and M5 registers are specified as shown below. M2, M6, M7 are reserved for future Level 6 functionality.
*These three indicators are controlled by micro-ops during the compare instructions and contain the result of the last compare operation executed. Typically, the comparison involves a register and a word from memory. The indicators show whether the register contents are greater than or less than the memory word.

- The NATSAP pointer register (M0) is a l6-bit data working register used in trap routines to point to the Next Available Trap Save Area Pointer (NATSAP). This pointer will contain one of four values, determined by software. The pointer is initialized by firmware to a value of 0010.
- Ml Register is the trap enable mode control register. 0

7


J - Trace Trap Enable Bit
0 = disable
$1=$ enable
1-7 - Overflow Trap Control Bits

$$
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
$$

When the J-bit is enabled, all jumps and branches that are executed in a program cause a trap to the trace entry location. The seven overflow trap control bits are associated with the seven data registers Rl through R7. If overflow in any one of these occurs and the corresponding trap control bit is set, an overflow trap pending flip-flop is set causing a software trap to occur during a major branch on SWINT. The overflow trap pending flip-flop can also be tested with a test branch condition TBOVTP (RDDT 3:6 = 18 hexadecimal) and can be reset using the RESOVT (A-field $=0,1 ; B-f i e l d=7$ ) micro-op.

- M3 Register contains the control information for the Commercial Instruction Processor (CIP).

| 0 | 1 | 1 |
| :---: | :---: | :---: |
| OV | TR . | UNUSED |

OV - Overflow Trap Mark
$0=$ disable
$1=$ enable

TR - Truncated Trap Mask

$$
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
$$

- M4 and M5 Registers: The M4 and M5 registers contain control information for the Scientific Instruction Processor (SIP). The bit fields are defined as follows:

where:

```
R/T - Round/Truncate Mode
    0 = Truncate
    l = Round
SA 1 - Scientific Accumulator l
SA 2 - Scientific Accumulator 2
SA 3 - Scientific Accumulator 3
    ML - Memory Length - Length of main memory data field
        associated with this SA
    0 = Two Words
    l = Four Words
    AL - Accumulator Length - Length of the value in the
    scientific accumulator.
    0 = Two Words
l = Four Words
\(M 5=\)\begin{tabular}{|c|c|c|c|c|c|}
0 & 1 & 2 & 3 & 4 \\
\hline EUM & RFU & SEM & PEM & & RFU \\
\hline
\end{tabular}
EUM - Exponent Underflow Trap Mask
\(0=\) Trap Disable 1 = Trap Enable
SEM - Significance Error Trap Mask
\(0=\) Trap Disable
\(1=\) Trap Enable
PEM - Precision Error Trap Mask
\(0=\) Trap Disable
1 = Trap Enable
RFU - Reserved for Future Use - (Must be Zero)
```


### 3.4 CONTROL AREA

The control area (Figure 3-4) of the LSI-6 processor chip is logically divided into three areas:

1. Input latches for control
2. Testable registers
3. Next address generation

### 3.4.1 Input Latches for Control

There are three groups of latches that store information generated external to the chip, but used for internal control operations.

- ROS DATA REGISTER (RDDT 00-47): This is a 48-bit wide register which holds the firmware currently being executed. It is loaded from the external ROS during Phase A high.
- MONITOR REGISTER: This register holds 22 bits of system status. The system status bits listed below are dynamic in nature and are loaded during Phase A low. The bits marked with an asterisk will cause a hardware interrupt to occur, while the others are testable by firmware.

| MEMPRES* | INTR0 | STESTA |
| :--- | :--- | :--- |
| MEMPAR* | INTR1 | STESTB |
| MEMRFSH* | INTR2 | POWON |
| DTR0* | MTESTA00 | MTESTB00 |
| DTR1** | MTESTA01 | MTESTB01 |
| DTR2* | MTESTA02 | MTESTB02 |
| DTR3* | MTESTA03 | MTESTB03 |
| DTR4* |  |  |



Figure 3-4. Control Major Block Diagram

- OPTION REGISTER: This register holds five bits which sample the status of the system options. These options should be thought of as static in nature. Option 0 (MMUE) and Option 3 (LAFE) are directly tied to control of certain hardware data paths and therefore their use is predetermined. All five option bits listed below are testable by firmware.

Level 6
Option Function

## Remarks

0 MMUE Enables MMU

1 CIPE Refer to subsection 2.2.2
2 SIPE Refer to subsection 2.2.2
3 LAFE Enables 20-bit address mode when active low. (Refer to subsection 2.2.3.)

4 MEMVAL Refer to subsection 2.2.3

### 3.4.2 Testable Registers

The following registers are testable by firmware using test branch and major branch micro-ops.

- F-REGISTERS (F-Counter): The F-Register is a l6-bit instruction register, loaded from the internal bus. All bits are testable by firmware. The low-order four bits also constitute the low-order four bits of a 5-bit counter (FCNT). These five bits can be loaded from the internal bus (BIll through BII5 to FCNTll through FCNTl5), incremented and decremented. The four low-order bits are also decoded such that a l6-bit mask can be placed on the internal bus (BIOO through BII5) under firmware control. FCNTll is held at zero for shift-short instructions; i.e., F-register $=$ ONNN 0000 0xxx XxXX where NNN is not 000 and X is a "don't care."
- TICOS: This flip-flop is set whenever the leading or trailing edge of an external square wave, nominally 60 hertz, is detected. It is reset with firmware. The flip-flop is testable by firmware via the software interrupt Prinet.
- WDT: Whenever set, this flip-flop indicates that the Watchdog Timer (WDT) is ON. It is set and reset with the WDTN and WDTF instructions, respectively, and is testable by the firmware.
- RTC: Whenever set, this flip-flop indicates that the Real-Time Clock (RTC) is ON. It is set and reset with the RTCN and RTCF instructions, respectively, and is testable by the firmware.
- CONTROL FLIP-FLOPS 1-4: Four individual flip-flops are available to be set or reset or to have a bit transferred under firmware control. They are testable by the firmware.
- TEMPORARY FLIP-FLOPS: Ten temporary flip-flops exist (TFO through TF9) which are loaded during each firmware cycle with the following bits: BIOO, BIOO through BII5 = 0, Carry (16), Overflow (16), BIOD through BII5 $=0$, Carry (20), Overflow (20), BII5, BIOO through BIII $=0$, and BIOD through $B I O A=0$. In addition, there are two M-register temporary flip-flops (refer to subsection 3.3.8) and they are MREGBIT+00 and MDREG+00.
- OVERFLOW TRAP FLIP-FLOP: If an overflow occurs in any of the data registers Rl through R7 of the register file and the corresponding overflow trap bit in the Ml register (bits Ml through M7) is set, then the overflow trap pending flip-flop is set. This flip-flop can be tested by the test branch micro-op TBOVTP or by a software interrupt Prinet via the major branch micro-op MBSWIP. The overflow flip-flop is reset using the RESOVT micro-op.


### 3.4.3 Next Address Generation

The next address generation section is the essence of the control area as it contains the hardware necessary for sequencing the Read Only Storage (ROS). Below are listed the major hardware registers and/or networks included in the LSI-6 chip for next address generation.

- ROS ADDRESS REGISTER - RAR(00-11): This is a l2-bit register which contains the address for the external ROS. During Phase A high time, this contains the value of the current ROS data word. During Phase A low, it contains the address of the ROS for the next microcycle and will be driven out of the chip on the ROS address bus.
- ROS ADDRESS INCREMENTER: This is a l2-bit incrementer which will be used to source the Push/Pop stack during Push micro-op, and provide the next RAR value for INC and INCK micro-ops.
- PUSH/POP STACK: This is a 4 by 12 Last In First Out (LIFO) array used for subroutines and hardware interrupts. It is initialized to a hexadecimal value of 001 during clear time, and its bottom location is set to 001 for each POP (return micro-operation). A Push microoperation causes the top of the stack to be sourced by the ROS address incrementer, and a hardware interrupt causes the top of the stack to be sourced by the input network to the RAR.
- TEST BRANCH MATRIX: There are 64 test conditions resulting in a two-way branch address to the RAR.
- MAJOR BRANCH MATRIX: There are 15 major branch test matrixes. The majority of the inputs to these matrixes are from the F-register (in various combinations). Other inputs are from monitor and option bits.
- HARDWARE INTERRUPT PRINET: There are 10 possible conditions that can cause a hardware interrupt. The hardware interrupt Prinet allows the prioritization and vector address generation for these conditions.


### 3.5 MEMORY MANAGEMENT UNIT

The Memory Management Unit (MMU) section of the LSI-6 (Figure 3-5) is composed primarily of (1) a register file (3l by 32) for holding an array of memory segment descriptors, (2) a l2-bit address for base relocation, (3) a 9-bit comparator for checking the size of a memory segment, (4) several 2-bit ring comparators for evaluating access rights to a given segment, and (5) storage flip-flops for indicating potential memory violations. For a detailed description of the MMU, refer to the Memory Management Unit manual, Order No. FN34-02 and Honeywell EPS-1, 60130079.

The MMU of the LSI-6 has the equivalent functionality of the Model 43 in the Level 6 family. The MMU is an optional feature of the LSI-6 which is activated by MEMPAR-PO being held active low during Phase A high time (Option 0). Activation of the option (MMUE or Option 0 ) signifies the firmware exists in the ROS external to the chip to support this feature (Validate, Activate Segment Descriptor Instructions). Should this firmware not be installed, the MEMPAR-PO lines should be driven high during Phase A high time to ensure deactivation of this feature, otherwise unspecified results can occur.


NOTES

1. THE LIMITED ACCESS CHECK EQUALS THE RANGE CHECK FOR VALIDATE, CIP, AND SIP INSTRUCTIONS. 2. HIGH-ORDER MEMORY ADDRESS BIT 21 (MEMKIL) IS SAMPLED BY ALL MEMORIES AND WILL PREVENT MEMORY ACCESS WHEN TRUE.

Figure 3-5. Memory Management Unit Block Diagram

### 3.5.1 MMU Theory of Operation

During any main memory address cycle (assuming the address is generated on chip), the BI is continually sampled by the MMU hardware. The address on the BI can be thought of as a logical address (as opposed to a physical memory address) containing a segment number, a block number, and an offset value. The MMU extracts the segment number for use in addressing its register file (containing segment descriptors for all possible segments). The proper descriptor is read from that addressed location. Next, the block number is extracted from the BI and added to a base (l2 bits) value containing in the descriptor (effectively relocating the logical address). The block number is also checked against the size field of the segment descriptor. Depending upon the type of memory operation (read, write, or execute), the effective ring number is compared against one of three ring numbers contained in the segment descriptor. Precluding any violations, the output of the relocation adder is concatenated with the offset bits of the BI and delivered to the processor bus as a physical memory address.

### 3.5.2 MMU Hardware

MMU REGISTER FILE ADDRESSING: The MMU register file addressing can be accomplished by two methods. The first is during normal main memory address cycles. The contents of the internal bus bits BIOD through BIOA and BIOO through BIO3 are used to generate an address and load it in the MMU address latch during the trailing edge of Phase A. This latched address is then used to address the register file array.

The second is via the MMU address register. The MMU address register is loaded with the contents of the internal bus bits BIOD through BIOA and BIOO through BIO3 during the leading edge of Phase A using the LDMAD micro-op (refer to subsection 4.8.2). The contents of the MMU address register is then used to address the register file array. The second method can only be used to address the register file array during operations that read or write the register file array data (WMBS, WMSZ, BIFMMUH, and BIFMMUL) or during limited read/write access checks using LRA and LWA micro-ops.

The MMU address generation for either of the methods described above is accomplished in the following manner. If BIOD through BIOA equals zero, then the four least significant bits of either the MMU address latch or the MMU address register (determined by LDMAD) is loaded with the contents of BIOO through BIO3 and the high-order bit (5) of either the latch or register is set to a zero indicating a small segment. If BIOD through BIOA does not equal zero, then the four least significant bits of either the latch or register (determined by LDMAD) is loaded with
the contents of BIOD through BIOA and the high-order bit (5) of either the latch or register is set to a One indicating a large segment.

When addressing the MMU using the second method, the MMU address register is incremented when either a WMSZ or BIFMMUL micro-op is used in the firmware word. The increment occurs at the leading edge of Phase A.

- MMU DESCRIPTOR ARRAY: A 31 by 32 register file contains segment descriptors for memory management. Locations 0 to 15 are used to describe small memory segments 0 to 15 , each containing a maximum of 4 K words of memory. Locations 17 to 31 describe 15 large segments each containing up to 64 K maximum. Total address space is one megaword. The array is organized as follows:


V - Validity bit; if this bit is a Zero, the segment is undefined.

MBZ - Must be all Zeros
BASE - 12-bit base address.
RR - Read ring value.
RW - Write ring value.
RE - Execute ring value.
SIZE - This 9-bit field defines the size of the memory segment 256-word blocks.

The array is loaded from the internal bus as two l6-bit words (BIOO through BIl5 to MMURFOO through MMURFI5 and BIOO through BIl5 to MMURFl6 through MMURF3l). Likewise, the array can be read for test purposes (MMURFOO through MMURFI5 to BIOO through BII5 and MMURF16 through MMURF3l to BIOO through BII5.

[^0]- MMU LATCHES: Two latches are provided to hold the processor's current ring number, and two for the effective ring number. The former is loaded from the internal bus (BIOl and BIO2) while the latter is either a copy of the current ring, a copy of the write ring of the accessed segment descriptor, or set to Ones by the firmware.
- MMU FLIP-FLOPS 1-4: The MMU flip-flops, controlled by the MMU field (bits 31 through 33) of the ROS word, store MMU error conditions.
- MMU FLIP-FLOP 1 AND 3 indicate a nonexistent resource violation (i.e., the address accesses a memory location which is not within allowable bounds), or the segment descriptor is undefined. When set, this will cause an immediate hardware trap unless the next firmware word contains a Clear Memory Error (CME) micro-op. MMU flip-flop 3 indicates the same function, but is testable by the firmware. It will not cause a hardware interrupt.
- MMU FLIP-FLOP 2 AND 4 indicate an access violation; i.e., the processor does not have read, write or execute permission for the memory location addressed. This will cause an immediate hardware trap unless the next firmware word contains a Clear Memory Error (CME) micro-op. MMU flip-flop 4 indicates the same function, but is testable by the firmware. It will not cause a hardware interrupt.
- MMU ADDER: This is a l2-bit adder used to add the block number (from BI) to the base value contained in bits 4 through 15 of the MMURF . The output of this adder sources DABS (OD through $0 A, 00$ through 07) of the processor bus under control of the bus control field.
- MMU BLOCK COMPARATOR: This is a 9-bit comparator which is used to check the block number from BI against bits 23 through 31 of the MMURF for a size violation. This violation causes setting of MMU flip-flop 1 or 3 as noted above.


## Section 4 FIRMWARE FORMAT AND DESCRIPTION

The LSI-6 has a 48-bit firmware word (RDDT00 through RDDT47) which is used to define up to 12 simultaneous operations or subcommands within a given microcycle. Figure 4-l illustrates the coded fields within the ROS data word (firmware word) and Table 4-1 defines the coded fields.


Figure 4-1. ROS Firmware Word Fields

Table 4-1. ROS Data Field Description

| Coded Fields | Description |
| :---: | :---: |
| ROS Address (RDDT00 through RDDT12) | (13-bit field) defines or describes the method for generating the next ROS address to be used in a given sequence. |
| Register File | (5-bit field) defines or describes the method |
| Address | for generating the register file address to |
| (RDDTl3 through | be used during the present microcycle (firm- |
| RDDT17) | ware step). |
| ALU Control <br> (RDDT18 through | (5-bit field) defines the ALU operations as well as specifying the sources of the inputs |
| RDDT22) | to the ALU during the present microcycle. |
| Bus Control <br> (RDDT23 through | (3-bit field) defines the input/output operations of the memory (I/O) address/data bus |
| RDDT25) | during the present microcycle. |
| Register | Bit-26 controls the write operation of the |
| Modification Field | register file during the current microcycle. |
| (RDDT26 through | Bit 27 controls the loading of the Q-register |
| RDDT30) | during the current microcycle. Bits 28 through 30 define the operation to be performed on one of three registers (F-counter, P-counter, or G-register) during the current microcycle. |
| MMU (RDDT31 through RDDT33) | (3-bit field) defines the operation to be performed by the MMU during the present microcycle. |
| Hardware Interrupt (RDDT34) | (l-bit field) is used to prevent a memory refresh or data transfer request from interrupting the predetermined sequence between the present microcycle and the next microcycle (firmware step) as defined in ROS bits 0 through 12 (ROS address field) of the present firmware word. |
| $\begin{aligned} & \text { Special Control } \\ & \text { Field (RDDT35 } \\ & \text { through RDDT47) } \end{aligned}$ | (13-bit field) is divided into four subfields (A, B, C, and D). The special control field is used to modify as well as supplement certain of the fields mentioned above. It can provide as many as three simultaneous operations or subcommands during the present microcycle. |

The ROS address field contains 13 bits (RDDT00 through RDDT12) and is used to generate the address of the next firmware step in a given sequence. The method for generating this address is defined by the first five bits of this field as shown below.
$\begin{array}{rl}\text { RDDT Bits } \\ 0 & 3\end{array}$

## Operation

| 1 | $X$ | $X$ | $X$ | $X$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | $X$ | $X$ | $X$ | Tump |
| 0 | 0 | 1 | $X$ | $X$ |  |
| 0 | 0 | 0 | 1 | $X$ |  |
| 0 | 0 | Major Branch Branch |  |  |  |
| 0 | 0 | 0 | 0 | 1 |  |
| Increment With Constant |  |  |  |  |  |
|  | Increment Without Constant |  |  |  |  |
| Return (Pop Stack) |  |  |  |  |  |

A Push operation can be used in conjunction with any of the first five operations listed above. This has the effect of calling a subroutine, from which it is expected the microprogrammer will wish to return (Pop stack) to the present ROS address plus One ( $R A R+1$ ).

To facilitate this operation, the LSI-6 chip has built in hardware which allows the Push subcommand, when initiated, to push the contents of the present ROS address register incremented by One on top of the Push/Pop stack (see Figure 3-4). The Return (Pop stack) operation is then used in the last firmware step of the called subroutine to return to the caller's sequence.

One exception to the next address generation being defined by the above six operations is the hardware interrupt. When a hardware interrupt is initiated, the next ROS address will be provided as a hardware vector and the ROS address generated by the ROS address field of the present firmware word will be placed on top of the Push/Pop stack. If a Push subcommand (special control field) is used in conjunction with one of the first five operations shown above, then the microprogrammer must also initiate the hardware inter rupt inhibit field (RDDT bit 34) in order to prevent conflicting Push operations. Since the hardware interrupt can be initiated (normally an external event) at any time prior to completion of a given firmware sequence, special consideration must be given to allow its use.

The branching capabilities of the six operations are referred to as page branching and bank branching. A page is defined as 64 consecutive memory locations, and a bank is defined as 1024 memory locations or 16 pages. As shown in Figure 4-2 the branch boundaries for the Test Branch operation is restricted to any location within a page. The branch boundaries for the major branch is restricted to any location within a bank. The remaining four operations are capable of branching or incrementing from one bank to another.


Figure 4-2. Firmware Instruction Branch Boundaries

The Jump operation is the only next address generation method that allows a branch to any of the possible 4096 locations of the ROS. This is accomplished by providing, within the ROS address field, a 12-bit direct address of the next firmware step in sequence.


When RDDT bit 0 equals a One, RDDT bits 1 through 12 of the present ROS data word (firmware word) are delivered directly to the ROS address register (bits 0 through ll) as the next address in sequence, assuming of course, no intervening hardware interrupt. Should a hardware interrupt occur, this next address would be pushed on top of the Push/Pop stack and the generated hardware vector will replace it as the contents of the next RAR.

A Push operation (special control field) can be used along with the Jump operation. Hardware interrupt bit RDDT34 will be inhibited when the Push micro-op is used. The current RAR+l will be pushed on top of Push/Pop stack.

### 4.1.2 Test Branch

The Test Branch operation is a two-way branch using the result of one of 64 test conditions specified as part of the ROS address field $\left(t_{0}-t_{5}\right)$. All test branches are restricted to branching within the current page, that is, the next ROS address generated as a result of the test will always be one of two locations (depending on result of test; i.e., true or false) eight locations apart, but within the page (64 locations) currently being addressed by the ROS Address Register (RAR).


The next RAR shown above contains the next address generated as a result of the test branch as specified in bits 0 through 13 of the current firmware word assuming no intervening hardware interrupt. Should a hardware interrupt occur, this address is placed on the top of the Push/Pop stack and the generated hardware vector replaces it as the contents of the next RAR.

The Push operation (special control field) can be used along with Test Branch operations. Hardware interrupts should be inhibited (RDDT bit 34) in this case. The current RAR+l will be placed on top of the Push/Pop stack.

The Test Branch instruction is categorized into nine groups for the purpose of discussion only. Each group contains related branch conditions that can be tested with the Test Branch instruction.

The following groups define each test branch category and the test conditions associated with each group. Refer to Tables 4-2 and 4-3 for a combined list of Test Branch instruction sets.

- Group 1--Single Bit $F$-Register Test Branch

The single bit $F$-register test branch group pertains to branch operations that can be performed by testing any one of 16 F-register bits. The format for the single bit F-register test branch is shown below.


The F-register is a l6-bit instruction register that is loaded from the internal bus (BI). All bits are testable, and the low-order four bits (FRIl through FRI5) also constitute the low-order four bits of a 5-bit counter called the F-counter (FNCT). These five bits can be loaded, incremented, or decremented independently when specified by the destination field (RDDT28 through RDDT30) of the firmware word. The four low-order bits of the $F$-counter are also decoded such that a l6-bit mask can be placed onto the internal bus (BIOO through BII5) under firmware control.

- Group 2--Grouped F-Register Test Branch

The grouped F-register test branch group pertains to branch operations that can be performed by testing specified combinations of F-register bits. The format for the grouped F-register test branch is shown below.

F-Register Bit
FRI2 through FR15 $=0000$
FRO1 through FR03 $=000$
FROl through FRO3 = 111
FRll through FRI5 $=0$ ( F -Counter)

Test Condition Code RDDT03 Through RDDT08

- Group 3--Control Flip-Flop Test Branch

The control flip-flop test branch group consists of four individual control flip-flops that can be set, reset, or loaded under firmware control. The format of the control flip-flop test branch is shown below.

Test Condition Code
Control Flip-Flop
RDDT03 Through RDDT08

| Control Flip-Flop 1 | TBCFl | (0F) |
| :--- | :--- | :--- | :--- |
| Control Flip-Flop 2 | TBCF2 | (1F) |
| Control Flip-Flop 3 | TBCF3 | (2F) |
| Control Flip-Flop 4 | TBCF4 | (3F) |

- Group 4--MMU Flip-Flop Test Branch

The MMU flip-flop test branch group consists of two Memory Management Unit (MMU) error conditions that are testable by firmware. There are two other MMU flip-flops (MMU flip-flops 1 and 2) that are available but not testable by firmware.

MMU flip-flops 1 and 3 indicate a nonexistent resource violation occurred or that the segment descriptor is undefined. When set, these flip-flops cause an immediate hardware trap (TV15). MMU flip-flop 3 is testable with the Test Branch instruction.

MMU flip-flops 2 and 4 indicate an access violation and cause an immediate hardware trap (TVI4). MMU flip-flop 4 is testable with the Test Branch instruction.

The format for the MMU Flip-Flop Test Branch is shown below.

MMU Flip-Flop
MMU Flip-Flop 3101110
MMU Flip-Flop 4

Test Condition Code RDDT03 Through RDDT08
(3E)

- Group 5--M-, I-, $0-$, and $S-$ Register Test Branch

The M-, I-, Q-, and S-register test branch group consists of selectable hardware register bits that are testable by firmware.

There are two I-register tests that can be performed by the Test Branch instruction. The first test is with I-register bit 2 which is the carry indicator bit. This bit is set when the logical capacity of a register is exceeded. The second test is with I-register bit 3 which is the bit test indicator. This bit reflects the state of the last bit tested.

A Q-register test is performed by the test branch which tests Q-register bit 15. The Q-register, a l6-bit register, handles operand shifts and holds secondary operands for the ALU.

An S-register test is performed by the test branch which tests the most significant bit of the current ring number of the MMU to determine whether the system is in Privilege mode. The current ring number is a duplicate of S-register bits 1 and 2 loaded under control of the LDMURG micro-op.

The format for the above mentioned register test branches are shown below.

Register Bit $\quad$| Test Condition Code |
| :--- |
| RDDT03 Through RDDT08 |

| IR2 (C-Bit) | TBIRGC | (2D) |
| :--- | :--- | :--- |
| IR3 (B-Bit) | TBIRGB | (3D) |
| QR15 | TBQ15 | (27) |
| SR01 | TBSRG1 | (3C) |

- Group 6--Temporary Flip-Flop Test Branch

The temporary flip-flop test branch group can test 10 temporary flip-flops (TF00 through TFO9) and two M-register temporary flip-flops which are loaded during each firmware cycle. Since these conditions exist for just one firmware cycle, it is required that hardware interrupts be inhibited between the microcycle being tested and the microcycle performing the test branch. Each flip-flop represents a hardware condition described in the chart below.

There are two M-register tests that can be performed by the Test Branch instruction. The first test branches on the state of M-register bit 0 at the time of the test branch operation. The second test branches on M-register bit $X$, where $X$ equals the value of $F$-register bits 1 through 3 at the time of the test branch operation. If the value of X equals zero, the test branch is inhibited.

Temporary
Flip-Flop TFO TFl TF2 TF3 TF4 TF5 TF6 TF7 TF8 TF9 MRO MRX

| TFO | BIOO | TBBIO0 | (28) |
| :---: | :---: | :---: | :---: |
| TFl | BIOO-BII5 $=0$ | TBBII6Z | (09) |
| TF2 | $\operatorname{CARRY}(16)=1$ | TBCY16 | (19) |
| TF3 | OVERFLOW(16) | TBOV16 | (2B) |
| TF4 | $\mathrm{BIOD}=\mathrm{BII} 5=0$ | TBBI202 | ( 0 B ) |
| TF5 | $\operatorname{CARRY}(20)=1$ | TBCY20 | (1B) |
| TF6 | OVERFLOW (20) | TBOV20 | (3B) |
| TF7 | BIl5 | TBBII5 | (38) |
| TF8 | BIO0-BIII $=0$ | TBBII2Z | (08) |
| TF9 | $B I O D-B I O A=0$ | TBBIDTA2 | (0A) |
| MRO |  | TBMRG0 | (OD) |
| MRX |  | TBMRGX | (1D) |

Representation

Test Condition Code
RDDT03 Through RDDT08

- Group 7--External Conditions Test Branch

The external conditions test branch group consists of conditions testable by firmware. Eight of the ten conditions (MTESTA00 through MTESTA03 and MTESTBOO through MTESTBO3) can also be tested with the Major Branch instruction. The format for the external conditions test branch is shown below.

| External <br> Condition | Test Code Condition <br> RDDT03 Through RDDT08 |  |
| :--- | :---: | :---: |
| MTESTA00 | TBMTA0 | $(04)$ |
| MTESTA01 | TBMTA1 | $(14)$ |
| MTESTA02 | TBMTA2 | $(24)$ |
| MTESTA03 | TBMTA3 | $(34)$ |
| MTESTB00 | TBMTB0 | $(05)$ |
| MTESTB01 | TBMTB1 | $(15)$ |
| MTESTB02 | TBMTB2 | $(25)$ |
| MTESTB03 | TBMTB3 | $(35)$ |
| STESTA00 | TBSTAO | $(26)$ |
| STESTB00 | TBSTB0 | $(36)$ |

- Group 8--Software Conditions Test Branch

The software conditions test branch group tests external conditions that are set and reset via software and is testable by firmware. The format for the software conditions test branch is shown below.

Software Condition

| RTC | TBRTC | $(0 \mathrm{E})$ |
| :--- | :--- | :--- |
| WDT | TBWDT | $(1 E)$ |
| TICOS | TBMTCK | $(07)$ |
| INT PENDING | TBINTP | $(06)$ |
| PIOVFTP | TBOVTP | $(18)$ |

- Group 9--Options Test Branch

The options test branch group can test any one of five options that may be present with the system. The format for the options test branch is shown below.

Test Condition Code
Option RDDT03 Through RDDT08

| MMUE | TBMMU | $(2 A)$ |
| :--- | :--- | :--- |
| CIPE | TBCIP | $(17)$ |
| SIPE | TBSIP | $(16)$ |
| LAFE | TBLAF | (1A) |
| MEMVAL | TBOP4 | (3A) |

Table 4-2. Test Branch Test Condition Codes

| Code Number | Anemonic | Nomenclature | Code Number | Mnemonic | Nomenclature |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | TEFROO | F-register bit 00 | 20 | TBFR02 | F-register bit 02 |
| 01 | T'BFRC4 | F-register bit 04 | 21 | TBFR06 | F-register bit 06 |
| 02 | TPFR08 | F-register bit 08 | 22 | TBFRI 0 | F-register bit 10 |
| 03 | TBFR12a | F-register bit 12 | 23 | TBFR14 | F-register bit 14 |
| 04 | TEMTA0 ${ }^{\text {a }}$ | MTEST'AO $0^{\text {a }}$ | 24 | TBMTA2 | MTESTA02a ${ }^{\text {a }}$ |
| 05 | TBMTBO | MTESTB00 ${ }^{\text {a }}$ | 25 | TBMTB2 | MTESTEC $2^{\text {a }}$ |
| 06 | TEINTP | Interrupt pendir.g | 26 | TESTAO | STESTA00 ${ }^{\text {a }}$ |
| 07 | TBMTCK | Missed TICOS | 27 | TBQ15 | C-register bit 15 |
| 08 | TEBII22 | BIO0-EIII $=0$ (TF8) | 28 | TBBI00 | BIOO (TFO) |
| 09 | TBBI162 | EIOC-BII5 $=0$ (TF1) | 29 | - | BIOO-BIl5 = 0 (Test only) |
| 0 A | TEBIDTAZ | BIOD-BICA $=0$ (TF9) | 2A | TBMMU | Option 0-MMUE |
| OB | TBEI 202 | EIOD-EII5 $=0$ (TF4) | 2E | TBOV16 | Overflow 16 (TF3) |
| 0 C | TEFR32 | F-register bits 12-15 $=0$ | 2 C | TBFIT37 | F-register bits $1-3=7$ |
| 0 L | TBMPCO | M-register bit 0 | 2D | TBIRGC | I-register bit 2 ( C -bit) |
| 0 E | TERTC | Real-time clock on | 2E | TBMMU3 | MMU flip-flop 3 |
| OF | TECFI | Control flip-flop 1 | 2 F | TBCF3 | Control flip-flop 3 |
| 10 | TEFRO1 | F-register bit 01 | 30 | TBER03 | F-register bit 03 |
| 11 | TBFO5 | F-register bit 05 | 31 | TBFR07 | F-register bit 07 |
| 12 | TBER09 | F-register bit 09 | 32 | TBERII | F-register bit 11 |
| 13 | TBFR13 | F-register bit 13 | 33 | TBFR15 | F-register bit 15 |
| 14 | temtal | MTESTA01 ${ }^{\text {a }}$ | 34 | tBrta | MTESTA03 ${ }^{\text {a }}$ |
| 15 | TBMTB1 | MTESTB01 ${ }^{\text {d }}$ | 35 | TBMTB3 | MTESTB03 ${ }^{\text {a }}$ |
| 16 | TESIP | Option 2 - SIPE | 36 | TESTBC | STESTE00 ${ }^{\text {a }}$ |
| 17 | TECIP | Option 1 - CIPE | 37 | TBFTZ | F -counter $=0$ (FRIl-FRl5) |
| 18 | TEOVTP | ALU overflcw trap pending | 38 | TEBII 5 | EIl5 (TF7) |
| 19 | TBCY16 | Carry $16=1$ (TF2) | 39 | - | Carry $16=1$ (Test only) |
| 1 A | TBLAF | Opticn 3-LAFE | 3A | TBOP4 | Option 4 - Memory Valid |
| 1 E | TBCY20 | Carry $20=1$ (TF5) | 3 E | TBOV20 | Overflow 20 (TF6) |
| 1 C | TEFIT3Z | F-register bits l-3 $=0$ | 3 C | TBSRGl | S-register bit 1 (Privilege Mode) |
| 1 D | TEMRGX | M-register bit X | 3D | TBIRGB | I-register bit (B-bit) |
| 1 E | TBWDT | Watchdog timer on | 3 E | TBMMU4 | MMU flip-flop 4 |
| 1 F | TBCF2 | Control flip-flop 2 | 3F | TBCE4 | Control flip-flop 4 |

[^1]Table 4-3. LSI-6/Level 6 Nomenclature

| Code <br> Number | Mnemonic | LSI-6 <br> Nomenclature | Level 6 <br> Nomenclature |
| :---: | :---: | :--- | :--- |
|  |  |  |  |
| 04 | TBMTA0 | MTESTA00 | PROCEED-IN |
| 14 | TBMTA1 | MTESTA01 | BUSY-IN |
| 24 | TBMTA2 | MTESTA02 | BYTE-IN |
| 34 | TBMTA3 | MTESTA03 | OBC-IN |
| 05 | TBMTB0 | MTESTB00 | MIBGPO |
| 15 | TBMTB1 | MTESTB01 | MIBGP1 |
| 25 | TMBTB2 | MTESTB02 | MIBGP2 |
| 35 | TBMTB3 | MTESTB03 | MIBGP3 |
| 26 | TBSTA0 | STESTA00 | MPLOCK |
| 36 | TBSTB0 | STESTB00 | TESTBR1 |

### 4.1.3 Major Branch

The major branch is a l6-way branch using the result of 15 test groups specified as part of the ROS Address Field ( $t_{\phi}-t_{3}$ ). All major branches are restricted to branching within the current bank (1024 locations). That is, the next ROS address generated as a result of the major branch test will always be one of 16 locations (depending on output of Major Branch matrix) 16 locations apart, but within the bank (1024 locations) currently being addressed by the ROS Address Register (RAR).


The next RAR shown above receives the next address generated as a result of the major branch as specified in bits 0 through 12 of the current firmware word assuming no intervening hardware interrupt. Should a hardware interrupt occur, this newly generated address will be placed on top of the Push/Pop stack and the generated hardware interrupt vector replaces it as the contents of the next RAR.

The Push operation (special control field) can be used along with Major Branch operations. Hardware interrupts should be inhibited (RDDT bit 34) in this case. The current RAR+1 will be placed on top of the Push/Pop stack.

The major branch is divided into two test groupings. Major branch test groups 0 through 7 are for general use where major branch test groups 8 through E are specifically dedicated to the implementation of Honeywell Level 6 functionality. RDDT bits 5 through $8\left(t_{\phi}\right.$ through $\left.t_{3}\right)$ equal to a hexadecimal $F$ is not used.

Table 4-4 lists the 16 major branch test condition codes. For detailed information of the major branch test condition codes, refer to Appendix A.

Table 4-4. Major Branch Test Condition Codes

| Code Number | Mnemonic | Description |
| :---: | :---: | :---: |
| 00 | MBFR0 | FRO (F-register bits 0-3) |
| 01 | MBFRI | FRI (F-register bits 4-7) |
| 02 | MBFR2 | FR2 (F-register bits 8-11) |
| 03 | MBFR3 | FR3 (F-register bits 12-15) |
| 04 | MBTESTA | MTESTA00-MTESTA03 |
| 05 | MBTESTB | MTESTB00-MTESTB03 |
| 06 | MBSWIP | Software INT Prinet |
| 07 | MBMULT | 0, 0, Ql4, FT=0 |
| 08 | MBFMT | Instruction format |
| 09 | MBOP | DO/S0 instruction group |
| 0 A | MBINX | D0/S0 index group |
| OB | MBGEN | Generic instruction |
| 0C | MBADRS | Address syllable |
| OD | MBCIP | Data description address syllable |
| 0 E OF | MBBRCH | $0, \mathrm{P}$ Branch, F9TEZ, FRI5 |
| OF |  | Not used |

### 4.1.4 Increment With Constant to BI

The increment with constant to $B I$ operation as specified in the ROS address field (bits 0 through 3 of the 13 -bit field) of the current firmware word causes the current value of the ROS address register, incremented by One, to be placed into the ROS address register for the next microcycle. In addition to this next address generation, the remaining nine bits (RDDT bits 4 through l2) are used to generate an 8-bit constant plus a filler to the BI during the current microcycle (see format below).


The next RAR shown above receives the current RAR contents plus One as specified by the increment with constant to BI operation in RDDT bits 0 through 3 of the current firmware word assuming no intervening hardware interrupt. Should a hardware interrupt occur, this newly generated next address will be placed on the top of the Push/Pop stack and the generated hardware interrupt vector will replace it as the contents of the next RAR.

The Push operation (special control field) can be used along with Increment operations. Interrupts should be inhibited (RDDT bit 34) when using a Push operation. The current RAR+1 will be placed on top of the Push/Pop stack, in addition to becoming the next value of RAR.

### 4.1.5 Increment

The Increment operation as specified in the ROS address field initiates the same operation as that in subsection 4.1 .4 with the exception that no constant is generated to the BI.


The next RAR shown above receives the current RAR contents plus One assuming no intervening hardware interrupt. Should a hardware interrupt occur, the newly generated next address (RAR+l) will be placed on top of the Push/Pop stack and the generated hardware vector replaces it as the contents of the next RAR.

The Push operation (special control field) can be used with the Increment operation. Hardware interrupts should be inhibited (RDDT bit 34) when using the Push operation. When the Push operation is used in conjunction with the Increment operation, the next RAR and the top of the Push/Pop stack receives the same value for the next microcycle ROS address (e.g., the contents of the current RAR incremented by One [RAR+l]).

### 4.1.6 Return (Pop Stack)

The Return or Pop Stack operation causes the contents of the top of the Push/Pop stack to be used as the ROS address for the next microcycle (i.e., next RAR contents).


The next RAR shown above receives the current contents of the top of the Push/Pop stack and the stack is "popped" as specified by the Return (Pop stack) operation in RDDT bits 0 through 4 of the current firmware word, assuming no intervening hardware interrupt. Should a hardware interrupt occur, the Return or Pop operation will effectively be bypassed, or canceled. This is of no consequence, since any programmed interrupt sequence (such as Memory Refresh, Data Transfer, etc.) has a Return as its last steps in its microprogramming sequence.

The Push operation (special control field) must not be used with the Return operation, as the results are unspecified.

### 4.2 REGISTER FILE ADDRESS GENERATION

The LSI-6 has a 32-location register file (see Figure 3-3). Location 00 through 07 and 10 through 17 are l6-bit registers and are primarily used for storage of data, whereas locations 08 through $0 F$ and 18 through $1 F$ are $20-b i t$ registers and.are primarily used for storage of main memory addresses.

Fourteen of the first sixteen locations are designated as data and base address registers for use by Honeywell Level 6 software. They are Rl through R7 (locations 01 through 07) and Bl through B7 (locations 09 through 0F). These registers normally will be addressed implicitly using designated bit fields of the F-register (software instruction register) under control of the register file address field (RDDT bits 13 through l7). The facility explicitly addressing these locations exists, using a constant obtained from RDDT bits 9 through 12 of the current firmware word under control of the register file address field.

Note that since RDDT bits 9 through 12 are part of the ROS address field of the current firmware word, it is recommended that this type of explicit addressing be restricted to increment or return (Pop stack) type of next ROS address generation as designated by the ROS address field. It is during these two operations that RDDT bits 9 through 12 are normally not used. However, the hardware implementation does not restrict the microprogrammer from using RDDT bits 9 through 12 as an address constant during any of the next ROS address generations that may be specified in the ROS address field.

Other Level 6 software registers such as the $S, R D B R$ and $T$ (locations l0, lE, and lF, respectively), although implicitly designated in certain Level 6 instructions, are explicitly addressed by the register file address field.

All other registers in the register file can be considered as working registers, although some are dedicated to the operation of the Level 6 functionality. These registers are, in general, explicitly addressed by the register file address field of the current firmware word.

Table 4-5 depicts the register file address selection under control of the register file address field (RDDT bits 13 through 17).

Table 4-5. Register File Address Selection (Sheet 1 of 2)

| $\begin{aligned} & \text { RDDT } \\ & (13-17) \end{aligned}$ | $\begin{aligned} & \text { RFAR } \\ & 01234^{\text {a }} \end{aligned}$ | Location (s) | Selected Register(s) | Firmware Micro-Op ${ }^{b}$ |
| :---: | :---: | :---: | :---: | :---: |
| 00 | Oyyyy | 00-0F | R0-R7, B0-B7 | DK |
| 01 | 00000 | 00 | R0 | DO |
| 02 | $00 \mathrm{f}_{1} \mathrm{f}_{2} \mathrm{f}_{3}$ | 00-07 | R0-R7 | DX |
| 03 | $00 \mathrm{f}_{1} \mathrm{f}_{2} 0$ | 00,02,04,06 | R0, R2, R4, R6 | DXMI |
| 04 | $00 \mathrm{f}_{9} \mathrm{f}_{10} \mathrm{f}_{11}$ | 00-07 | R0-R7 | DM |
| 05 | $0000 \mathrm{f}_{10} \mathrm{f}_{11}$ | 00-03 | R0-R3 | DMM4 |
| 06 | $00 f_{13} f_{14} f_{15}$ | 00-07 | R0-R7 | DN |
| 07 | $000 \mathrm{f}_{14} \mathrm{f}_{15}$ | 00-03 | R0-R3 | DNM 4 |
| 08 | 0yyyy | OO-0F | R0-R7, B0-B7 | BK |
| 09 | 01000 | 08 | B0 | BO |

Table 4-5. Register File Address Selection (Sheet 2 of 2 )

| $\begin{aligned} & \text { RDDT } \\ & (13-17) \end{aligned}$ | $\begin{aligned} & \text { RFAR }{ }^{\text {a }} \\ & 01234 \end{aligned}$ | Location(s) | Selected Register(s) | Firmware Micro-Op ${ }^{b}$ |
| :---: | :---: | :---: | :---: | :---: |
| OA | $01 \mathrm{f}_{1} \mathrm{f}_{2} \mathrm{f}_{3}$ | 08-0F | B0-B7 | BX |
| OB | $01 f_{1} f_{2} 0$ | O8, $0 \mathrm{~A}, 0 \mathrm{C}, 0 \mathrm{E}$ | B0, B2, B4, B6 | BXM1 |
| 0 C | 01f $\mathrm{f}_{9} \mathrm{f}_{10} \mathrm{f}_{11}$ | 08-0F | B0-B7 | BM |
| OD | $010 \mathrm{f}_{10} \mathrm{f}_{11}$ | 08-0B | B0-B3 | BMM4 |
| OE | $01 f_{13} f_{14} \quad f_{15}$ | 08-0F | B0-B7 | BN |
| OF | $010 \mathrm{f}_{14} \mathrm{f}_{15}$ | 08-0B | B0-B3 | BNM4 |
| 10 | 10000 | 10 | S | S |
| 11 | 10001. | 11 | DW1 | DW1 |
| 12 | 10010 | 12 | DW2 | DW2 |
| 13 | 10011 | 13 | DW3 | DW3 |
| 14 | 10100 | 14 | DW4 | DW4 |
| 15 | 10101 | 15 | DW5 | DW5 |
| 16 | 10110 | 16 | DW6 | DW6 |
| 17 | 10111 | 17 | L6 IO | L6 IO |
| 18 | 11000 | 18 | H | H |
| 19 | 11001 | 19 | AWl | AW1 |
| 1 A | 11010 | $1 A$ | AW2 | AW2 |
| 1B | 11011 | 1 B | AW3 | AW3 |
| 1 C | 11100 | 1 C | AW4 | AW4 |
| 1D | 11101 | 1D | AW5 | AVS |
| 1 E | 11110 | 1 E | RBDR | RDBR |
| 1 F | 11111 | 1F | T | T |
| ```a}\mathrm{ RFAR = Register File Address Register l Y YYy = RDDT Bits 9 through l2 fx = F-Register Bit (x) b}\mathrm{ See Firmware Directory in Section 5``` |  |  |  |  |

The ALU control field (RDDT l8 through 22) not only controls the arithmetic and logical functions of the ALU, but also selects the inputs to its A- and B-ports. Table 4-6 represents the functions of the ALU control field.

Table 4-6. ALU Control (RDDT 18 Through 22)

| $\begin{aligned} & \text { RDDT } \\ & (18-22) \end{aligned}$ | Micro-Op/ Subcommand | $\begin{aligned} & \text { RDDT } \\ & (18-22) \end{aligned}$ | Micro-Op/ Subcommand |
| :---: | :---: | :---: | :---: |
| 00 | SPANDG | 10 | ZERO |
| 01 | GNOT | 11 | ZMG |
| 02 | G | 12 | SPPG |
| 03 | SPORG | 13 | SPMG |
| 04 | SPANDQNOT | 14 | MINUSI |
| 05 | QNOT | 15 | ZMQ |
| 06 | SPNOT | 16 | SPM1 |
| 07 | SP | 17 | SPP1 |
| 08 | SPANDQ8 | 18 | SPPQ8 |
| 09 | Q8 | 19 | SPMQ8 |
| 0 A | SPXORQ8 | 1 A | SPPQ9 |
| OB | SPORQ8 | 1B | SPMQ9 |
| OC | SPANDQ | 1 C | SPPQ |
| OD | Q | 1 D | SPMQ |
| 0 E | SPXORQ | 1 E | SPMQMI |
| OF | SPORQ | $1 F$ | SPPQPI |
| SP indicates register file (x) |  |  |  |
| G indicates G-register |  |  |  |
| Q indicates Q-register |  |  |  |
| Q8 indicates sign propagation from Q08 |  |  |  |
| Q9 indicates sign propagation from Q09 |  |  |  |
| $Z$ indicates input to A-port is Zero |  |  |  |
| ZERO indicates output equals Zero |  |  |  |
| MINUSl indicates output equals all Ones |  |  |  |
| AND, OR, NOT, XOR, P and M are all operations |  |  |  |

The LSI-6 processor bus control field (RDDT bits 23 through 25) is summarized below:

RDDT
(23-25) Micro-Op Remarks

| 0 | NOP | Drivers not enabled |
| :--- | :--- | :--- |
| 1 | DIN | Data into LSI-6 (to internal bus) |
| 2 | DOUT | Data out of LSI-6 (internal bus) |
| 3 | DOUTM | Data out of LSI-6 (MMU) |
| 4 | MMR | Memory address out (read word) |
| 5 | MWB1 | Memory address out (write byte l) |
| 6 | MWBO | Memory address out (write byte 0) |
| 7 | MMW | Memory address out (write word) |

### 4.5 REGISTER MODIFICATION FIELD

The register modification field (RDDT26 through RDDT30) is composed of three simultaneous operations.

1. RDDT bit 26 - Register file load or SPW
2. RDDT bit 27 - Q-register load or LDQ
3. RDDT (28-30) - Destination field used to alter contents of FCNT, P - and G -registers.

### 4.5.1 Register File Load Field

The register file load field (RDDT bit 26) is a l-bit field also known as Scratch Pad Write (SPW). When this bit is zero, the register file contents cannot be altered (written). When this field is a One, its operation can be modified by micro-ops from the special control field as mentioned in register file description.

### 4.5.2 0-Register Load Field

The Q-register load field (RDDT bit 27) is a l-bit field also known as Load $Q$ (LDQ). When this bit is zero, the contents of the Q-register cannot be altered. When this bit is a One, the modification of the $Q$-register may be dependent upon the special control field (RDDT bits 35 through 47) which contains all the shift modification micro-ops for the $Q$-register. If none of the shift micro-ops are activated for the current firmware word, the default will be to load $Q$ with the contents of the internal bus BI(00-15) $\rightarrow$ Q(00-15).

This 3-bit field (RDDT bits 28 through 30) is used to alter the contents of the FCNT, G- and P-registers as shown below.

RDDT
(28-30) Micro-Op

## Function

---- No Operation
LDFT $\quad$ BI (11-15) --> FCNT (11-15) FTPI FCNT + l --> FCNT FTMI FCNT - llor FCNT LDG $\quad B I(0 D-0 A, 00-15) \rightarrow-(0 D-0 A, 00-15)$ $\operatorname{LDP} \quad B I(0 D-0 A, 00-15) \rightarrow P(0 D-0 A, 00-15)$
PPI $\quad \mathrm{P}+1-->\mathrm{P}$ PMI $\quad P-1 \rightarrow P$

### 4.6 MMU CONTROL FIELD

This 3-bit field (RDDT bits 31 through 33) is used to determine access rights selection and checking desired within the MMU.

RDDT (31-33) Micro-0p Function

| 0 | ---- | No operation |
| :--- | :--- | :--- |
| 1 | ERS | Execute ring selection |
| 2 | RRS | Read ring selection |
| 3 | WRS | Write ring selection |
| 4 | IA | Indirect address |
| 5 | FM | Firmware mode (firmware-generated address) |
| 6 | LRA | Limited read access |
| 7 | LWA | Limited write access |

### 4.7 HARDWARE INTERRUPT INHIBIT FIELD

A hardware interrupt forces a branch to a fixed firmware address. This address is determined by a priority net (see Table 4-7) which has various error signals and interrupt requests (memory refresh and data transfer requests) as inputs. Hardware interrupt also causes the next firmware generated address to be pushed onto the Push/Pop stack. If the next address had been generated from the stack via a Return micro-op, "popping" of the stack would be inhibited. Hardware interrupts must be inhibited whenever a Push operation is performed.

When the hardware interrupt inhibit field (RDDT bit 34) is a One, memory refresh and data request hardware interrupts are inhibited (prevented from intervening between current and next firmware-generated address). Hardware error inputs to the Prinet are not under control of RDDT bit 34 and can intervene between any given microcycles. When bit 34 is a zero, all hardware interrupts are allowed.

Table 4-7. Hardware Interrupt Prinet

| Next RAR <br> Value | Function | Remarks |
| :---: | :--- | :--- |
| 000 | System clear |  |
| 002 | MEMPRES (actir e low) <br> MMU (nonexistent resource) | Unaffected by hardware <br> interrupt inhibit <br> field (PDDT bit 34) |
| 003 | MMU (access violation) |  |
| 004 | Memory parity error |  |
| 005 | Memory refresh request | Under control of hard- <br> ware interrupt inhibit <br> field (RDDT bit 34) |
| 006 | Data request DTR0 |  |
| 008 | Data request DTRI |  |
| 009 | Data request DTR2 request DTR3 |  |
| $00 A$ | Data request DTR4 |  |

### 4.8 SPECIAL CONTROL FIELD

The special control field (RDDT bits 35 through 47) is used to modify as well as supplement certain of the other fields in the current firmware word. It provides up to three simultaneous micro-operations during a given microcycle. The special control field is divided into four subfields as shown in the following format.


The A-field defines the use of the $B-, C-$, and $D-f i e l d s$ as follows:

When $A-F i e l d=0$ (general use)
B-Field controls loading of $\mathrm{F}-, \mathrm{P}-\mathrm{I}$ I-, and M-registers, modification to register file loading (SPWs), modifications to Process Bus Data-Out operations, and special sourcing to the $B I$.

C-field controls the set, reset, and load of control flip-flops 2 and 4 in addition to providing the Push micro-op.

D-field controls the set, reset, and load of control flip-flops 1 and 3 in addition to RTC/WDT control.

When $A-f i e l d=1$ (MMU control)
B-field controls loading of certain MMU registers plus sourcing of the $B I$ from MMU register file.

C-field (same as when A-field $=0$ )
D-field (same as when $A$-field $=0$ )
When $A$-field $=2$ (indicator register control)
B-field controls set, reset, and loading of individual indicator register bits.

C-field - internal results are inhibited.
D-field - internal results are inhibited.
When $A-F i e l d=3$ (shift control)
$B$-field designates register (S) to be shifted and provide carry (C) and overflow (OV) indicator controls for "Shift by Op-Code" micro-ops.

C-field designates the direction (left or right) and the type of shift (open, closed, or arithmetic) when B-field designates a firmware-controlled shift (not "Shift by Op-Code"). When "Shift by Op-code" micro-op is called in B-field, the C-field should contain a value of Zero (NOP) .

D-field designates the filler to be used when B-field designates a firmware-controlled shift (not "Shift by Op-Code").

When "Shift by Op-Code" micro-op is called in the B-field, the D-field should contain a value of Zero (NOP).

When $A-F i e l d=4$ (constant to BI)
RDDT bits 38 through 47 will be used to generate a constant to source the BI.

When A-Field $=5,6$, or 7
Bits 38 through 47 (10 bits) are available for use external to the chip.

### 4.8.1 General Use (A-Field $=0)$

B-Field Micro-Op
Function
0 - No operation
$1 \quad B I F P \quad P(0 D-15)-->B I(0 D-15)$
$2 \quad$ LDM $\quad$ BI (08-15) $-->M x(00-07)$; $x$ defined by RFAR bits (2-4)

3
BIFM
Mx (00-07) -->EI (08-15), Ones BI $-->$ (00-07); $x$ defined by RFAR bits (2-4)

IWDTA Inhibit write to register file bits ( OD-OA) when used with SPW.

5 SPFBIX Swap bytes of BI to register file. BI (00-07) $-->$ RF ( $08-15$ ); BI ( $08-15$ ) $-->R F$ (00-07).

LDFR $\quad B I \quad(00-11)-->F-r e g i s t e r(00-11)$
SPXDTA $B I(12-15)-->r e g i s t e r ~ f i l e ~(O D-O A) ~ w h e n ~$ used with SPW. Register file (00-15) remain unchanged.

8 RSTCK Reset timer (TICOS) interrupt flip-flop.
BIFMK FR3 (F-register bits 12-15) generates a 16-bit mask to BI (00-15), BI (00) $->$ ( $0 \mathrm{D}-0 \mathrm{~A}$ ).

A
LDI
BI(08-15) -->I-register (00-07)
B
BIFI I-Register (00-07) -->BI(08-15), Zeros--BI (0D-07)

C SPFAU ALU (OD-15) -->Register file (OD-15) used with SPW

## B-Field Micro-0p

## Function

| D | TWNOUT | BI (08-15) -->DABS (08-15) <br> BI (08-15) -->DABS (00-07), Zeros. $-->$ DABS (OD-OA) when used with DOUT |
| :---: | :---: | :---: |
| E | BIFSP | Register file -->A-port -->BI (To ensure the contents of the register file to $B I$, the ALU command must contain the scratchpad term in the ALU micro-op; i.e., <br> SP,SPPG,SPMG etc. Refer to subsection 4.3 for a complete list of ALU micro-ops). ALU (OD-15) $->$ Register file (OD-15) when used with SPW |
| F | SWPOUT | BI (OD-0A) -->DABS (12-15); Zeros-->DABS OD-ll when used with DOUT |

When the A-field equals Zero and the B-field is not $5,7, D$, or $F$, then the $C$ - and $D-f i e l d s$ are specified as shown below. When the $B$-field equals $5,7, D$, or $F$, the $C$ and $D$-fields are inhibited internally.

```
C-Field Micro-Op
```


## Function



[^2]| D-Field | Micro-Op | Function |
| :---: | :---: | :---: |
| 4 | RTC S | reset RTC/WDR dependent on software truction in F-register |
| 5 | RCF3 | et control flip-flop 3 |
| 6 | SCF 3 | control flip-flop 3 |
| 7 | RESOVT | t "Trap on Overflow" flip-flop |
| 4.8.2 MMU Control (A-Field $=1$ ) |  |  |
| B-Field | Micro-Op | Function |
| 0 | CME | Clear MMU error flip-flops |
| 1 | LDMAD | Load MMU register file address register from BI. If $B I(O D-O A)=0$, then $0 \rightarrow \operatorname{MMUAR}(0)$, and BI (00-03) $\rightarrow$ MMUAR (1-4). If $B I(O D-0 A) \neq 0$, then $1 \rightarrow$ MMUAR ( 0 ), and BI (OD-OA) $->$ MMUAR (1-4). |
| 2 | LDEF | Load effective ring from current ring |
| 3 | LDMURG | Load current and effective rings from BI (01,02). Any time S-register ring is updated this micro-op must be used. |
| 4 | WMBS | Write base word in register file BI (00-15) - MMURF (00-15) |
| 5 | BIFMMUH | MMURF (00-15) - BI (00-15) |
| 6 | WMSZ | Write Size Word in register file BI (00-15) - MMURF (16-31), [MMUAR]+1 [MMUAR] |
| 7 | BIFMMUL | MMURF (16-31) - BI (00-15) [MMUAR]+1 [MMUAR] |
| 8 through | $\mathrm{F}-$ | No operation |
| $\begin{aligned} & \text { The C- } \\ & \text { 4.8.1. } \end{aligned}$ | and D-fields | are identical to those of subsection |

4.8.3 Indicator Register Control (A-Field $=2$ )

B-Field Micro-Op
Function

| 0 | - | No operation |
| :---: | :---: | :---: |
| 1 | RIOV | Reset overflow indicator (IO) |
| 2 | SIOV | Set overflow indicator (IO) |
| 3 | IBFAL0 0 | BIOO - Bit indicator (I3) |
| 4 | LIOVCA | Load overflow (I0), and load carry (I2) for l6-bit operations only |
| 5 | RICA | Reset carry indicator (I2) |
| 6 | SICA | Set carry indicator (I2) |
| 7 | IBFAL2N | If $B I(00-15) \neq 0$, set bit indicator; otherwise reset bit indicator (I3) (i.e., a One bit on BI causes Indicator bit to be set) |
| 8 | IGLUl6 | Indicator bits G (I5), L (I6), and U (I7) are loaded for l6-bit ALU operations |
| 9 | RIG | ```Reset "greater than" (G) indicator (reset I5)``` |
| A | SIG | Set "greater than" indicator (set I5 or G-bit) |
| B | RII | Reset input/output bit - Reset I-bit (I4) |
| C | IGLU20 | Indicator bits G (I5), L (I6), and U (I7) are loaded as the result of a 20-bit ALU operation. |
| D | RIL | Reset "less than" indicator - reset (I6) |
| E | SIL | Set "less than" indicator - set (I6) |
| F | SII | Set input/output indicator - set (I4) |
| When $A$-field $=2$; $C-$ and $D-f i e l d$ internal results are bited. |  |  |


| B-Field | Micro-Op | Function |
| :---: | :---: | :---: |
| 0* | SHOPRI | Reset overflow indicator (IO) for SAL or DAL instructions. Reset carry indicator (I2) for SOL, SOR, SAR, DOL, DOR and DAR instructions. |
| 1* | (None) | Shift $\mathbf{Q}$-register under F-register control |
| 2* | SHOPRF | Shift register file only by op-code single word shift and set indicators by op-code: |
|  |  | Set IO (OV), if SAL and sign changes; set I2 (C), if SOL and last bit out of ALU00 is equal to One. <br> Set I2 (C), if SOR or SAR and last bit out of ALUl5 equals One. |
|  |  | NOTE |
|  |  | This command is used in conjunction with SPW micro-op active. |
| 3 * | SHOP | Shift register file and Q-register concantenated. Double-word shift and set indicators by op-code: |
|  |  | Set IO (OV), if DAL and sign changes, set I2 (C), if DOL and last bit shifted out of ALUOO equals One. |
|  |  | Set I2 (C), if DOR or DAR and last bit out of Q15 equals One. |

NOTE
This micro-op command is used with both SPW and LDQ micro-ops active.

4* (None) No operation

| 5 | $* *$ | Q-register shift under firmware control |
| :--- | :--- | :--- |
| 6 | ** | Register file shift under firmware control |
| 7 | $* *$ | F-register, Q-register shift under firm- <br> ware control |

[^3]$$
4-29
$$

 (00)

Summary Notes: (Shift Control or $A=3$ )

1. When using B-field micro-ops SHOPRI, SHOPRF and SHOP (B-field $=0,2$, and 3 , respectively), the $C$ - and D-fields should be allowed to default to zero (no C- or D-field micro-ops should be called).
2. For B-field values of 1 and 4 there are no micro-ops specified, and the $C$ - and D-fields are also unspecified (C- and D-field should be allowed to default to Zeros).
3. For B-field value of 5 (Q-register shifts under firmware control), LDQ must be activated (RDDT $27=1$ ) and the C-field micro-op specifies the type and direction of the shift. Filler micro-ops (D-field) should be called where necessary (see Note 6 below).
4. For B-field value of 6 (register file shifts under firmware control), SPW micro-op must be activated (RDDT $26=$ 1) and the $C$-field micro-op specifies the type and direction of the shift. Filler micro-ops (D-field) should be called where necessary (see Note 6 below).
5. For B-field value of 7 (register file concatenated with Q-register to provide a 32 -bit shift under firmware control), SPW and LDQ must be activated (RDDT $26,27=1,1$ ), and the $C$-field micro-op specifies the type and direction of the shift. Filler micro-ops (D-field) should be called where necessary (see Note 6 below).
6. The D-field micro-ops should be used to designate the filler for B-field values of 5, 6, and 7 when C-field values are 0,2 or, 4 .
7. For B-field values of 8 through $F$, the $C$ - and D-field operations are inhibited internally.
8. All register file shifts are accomplished by shifting the output of the ALU into the register file.

### 4.8.5 Constant to BI (A-Field $=4$ )

RDDT bit 38 determines if the byte constant will be sourced to BI (00 through 07) or BI (08 through 15).

RDDT bit 39 determines whether the filler byte will be Ones or zeros.

RDDT bits 40 through 47 contain the byte constant.
NOTE
Whichever bit is selected to source BI (00) will also source $B I$ ( $0 D-0 A$ ).

4.8.6 User Codes (A-Field $=5,6$ or 7)

When the A-field contains a value of 5,6 or 7 , RDDT bits 38 through 47 become available for control operations external to the chip.


## Section 5 MICRO-OPS

This section provides the user with a list of micro-ops that are used with the LSI-6 microprocessor. Tables 5-1 through 5-8 list the micro-ops according to the micro-op function performed, with a brief description of each micro-op. Table 5-9 lists the micro-ops in alphanumeric order, a reference to the micro-op group and subgroup if any.

Table 5-1. Branch Micro-Ops (Sheet 1 of 3 )

| Micro-Op Name |  | Description |
| :---: | :---: | :---: |
| Group | Subgroup |  |
| TB | TBFRO 0 | F-register bit 00 |
|  | TBFR0 4 | F-register bit 04 |
| Two-way branching | TBFR0 8 | F-register bit 08 |
| to test branching | TBFR12 ${ }^{\text {a }}$ | F-register bit 12 |
| address based on | TBPROC ${ }^{\text {a }}$ | Proceed - in |
| test results | TBMBG0 ${ }^{\text {a }}$ | Major branch in bit 0 |
|  | TBINTP | Interrupt pending |
|  | TBMTCK | Missed TICKOS |
|  | TBBII2Z | BIO0-11 $=0$ temporary flip-flop |
|  | TBBI162 | Bioo-15 = 0 temporary flip-flop |
|  | TBBIDTAZ | BIOD-0A $=0$ temporary flip-flop |

Table 5-1. Branch Micro-Ops (Sheet 2 of 3 )

| Micro-Op Name |  | Description |
| :---: | :---: | :---: |
| Group | Subgroup |  |
| $\begin{gathered} \mathrm{TB} \\ \text { (continued) } \end{gathered}$ | TBBIIOZ <br> TBFR3Z <br> TBMRG0 <br> TBRTC <br> TBCFI <br> TBFROI <br> TBFR05 <br> TBFRO 9 <br> TBFR13 <br> TBBUSY ${ }^{a}$ <br> TBMBGI ${ }^{\text {a }}$ <br> TBSIP <br> TBCIP <br> TBOVTP <br> TBCYI6 <br> TBLAF <br> TBCY 20 <br> TBFIT3Z <br> TBMRGX <br> TBWDT <br> TBCF2 <br> TBFRO2 <br> TBFRO 6 <br> TBFRI 0 <br> TBFRI 4 <br> TBBYTX ${ }^{\text {a }}$ <br> TBMBG2 ${ }^{\text {a }}$ <br> TBMPLK ${ }^{\text {a }}$ <br> TBQ15 <br> TBBIOO <br> TBBIZERO <br> TBMMU <br> TBOV16 <br> TBFIT37 <br> TBIRGC <br> TBMMU3 <br> TBCF3 <br> TBFR03 <br> TBFR07 <br> TBFR11 <br> TBFR15 <br> TBOBC ${ }^{\text {a }}$ | BIOD-0A, 00-15 = 0 temporary flipflop <br> F-register $(12-15)=0$ <br> M-register (Bit 00) <br> Real-time clock on <br> Control file flip-flop 1 <br> F-register bit 01 <br> F-register bit 05 <br> F-register bit 09 <br> F-register bit 13 <br> Busy - in <br> Major branch in bit 01 <br> Option 2 SIPE <br> Option 1 CIPE <br> ALU overflow trap pending <br> CARRY16 $=1$ temporary flip-flop <br> Option 3 LAFE <br> CARRY20 = 1 temporary flip-flop <br> F-register bits 01-03 $=0$ <br> M-register bit selected by $\mathrm{F}-$ <br> register bits 01-03 <br> Watchdog timer on <br> Control flip-flop 2 <br> F-register bit 02 <br> F-register bit 06 <br> F-register bit 10 <br> F-register bit 14 <br> BYTEX - in <br> Major branch in bit 02 <br> MPO lock <br> Q-register (bit 15) <br> Temporary flip-flop BIOO <br> BIO0-15 = 0 same cycle (chip test only) <br> Option 0 MMUE <br> Overflow 16 temporary flip-flop <br> F-register bits 01-03 $=7$. <br> I-register (C-bit) <br> MMU flip-flop 3 <br> Validity - size check error <br> Control flip-flop 3 <br> F-register bit 03 <br> F-register bit 07 <br> F-register bit 11 <br> F-register bit 15 <br> OBC - in |

Table 5-1. Branch Micro-Ops (Sheet 3 of 3)

|  | Micro-Op Name |  | Description |
| :---: | :---: | :---: | :---: |
|  | Group | Subgroup |  |
| $\stackrel{ }{*}$ | TB(continued) | TBMBG3 ${ }^{\text {a }}$ <br> TBSTB ${ }^{\text {a }}$ <br> TBFTZ <br> TBBII5 <br> TBCARRY | Major branch in bit 03 <br> TSTBRI (monitor test bit) <br> FCNT $=0$ <br> BIl5 temporary flip-flop <br> 16-bit ALU = Carry same cycle (chip test only) |
|  |  | TBOP4 | Option 4 memory valid |
|  |  | TBOV20 | OVERFLOW20 temporary flip-flop |
|  |  | - TBSRGI | S-register bit 0l (PRVLG mode) |
|  |  | TBIRGB | I-register (B-bit) |
|  |  | TBMMU4 | MMU flip-flop 4 ring check error |
|  |  | TBCF4 | Control flip-flop 4 . |
|  | MB | MBFR0 | FR0 (F-register bits 00-03) |
|  |  | MBFR1 | FRl (F-register bits 04-07) |
|  | Sixteen-way branching based on test results | MBFR2 | FR2 (F-register bits 08-11) |
|  |  | MBFR3 | FR3 (F-register bits 12-15) |
|  |  | MBPROC | Proceed, Busy, Bytex, OBC |
|  |  | MBMGT | MIBGPO - 3 |
|  |  | MBSWIP | Software interrupt Prinet |
| ( |  | MBMULT | $0,0, \mathrm{Ql4}, \mathrm{FT}=0$ |
|  |  | MBFMT | Instruction format |
|  |  | MBPO | DO/SO instruction group |
| - |  | MBINX | D0/S0 index group |
|  |  | MBGEN | Generic instruction |
|  |  | MBADRS | Address syllable |
|  |  | MBCIP | Data descriptor address syllable |
|  |  | MBBRCH |  |
|  | POP | DKCNST | RDDT bits 09 through 12 to register file address. |
| . | Go to address at the top of the Push/Pop stack |  |  |
| $*$. | INCK | BICNST | Constant to BI. |
| * | Go to next address and generate a constant |  |  |
|  | INC | DKCNST | RDDT bits 09 through 12 to register file address. |
|  | Go to current address plus One |  |  |
|  | ${ }^{\text {a Refer to Table }}$ | 3 for LSI | equivalent nomenclature. |

Table 5-2. Register File Address Micro-Ops

| $\begin{gathered} \text { Micro-Op } \\ \text { Name } \end{gathered}$ | Description |
| :---: | :---: |
| DK | Register File address $=0$; RDDT 9,10,11,12 |
| DO | Register File address $=0,0,0,0,0$ |
| DX | Register File address $=0,0$; FRl, 2,3 |
| DXMI | Register File address $=0,0 ; \mathrm{FRl}, 2,0$ |
| DM | Register File address $=0,0$; FR9,10,1l |
| DMM4 | Register File address $=0,0,0$; FRl0,1l |
| DN | Register File address $=0,0$; FRI3,14,15 |
| DNM4 | Register File address $=0,0,0$; FRl4,15 |
| BK | Register File address $=0$; RDDT 9,10,11,12 |
| BO | Register File address $=0,1,0,0,0$ |
| BX | Register File address $=0,1$; FRl, 2,3 |
| BXMI | Register File address $=0,1 ; ~ F R 1,2,0$ |
| BM | Register File address $=0,1 ;$ FR9,10,11 |
| BMM4 | Register File address $=0,1,0$; FRl0,11 |
| BN | Register File address $=0,1 ;$ FRl3,14,15 |
| BNM4 | Register File address $=0,1,0$; FRl4,15 |
| S | Status register |
| DW1 | Data working location l |
| DW2 | Data working location 2 |
| DW3 | Data working location 3 |
| DW4 | Data working location 4 |
| DW5 | Data working location 5 |
| DW6 | Data working location 6 |
| L6IO | Data working location 7 |
| H | Program control history register |
| AWl | Address working location 1 |
| AW2 | Address working location 2 |
| AW3 | Address working location 3 |
| AW4 | Address working location 4 |
| AW5 | Address working location 5 |
| RDBR | Remote descriptor base register |
| T | Stack address register |

Table 5-3. ALU Micro-Ops

| Micro-Op Name | Description |
| :---: | :---: |
| Logic Functions |  |
| SPANDG | SP AivDed with G-register |
| GNOT | Negation of G-register (Ones complement) |
| G | G-register |
| SPORG | SP ORed with G-register |
| SPANDQNOT | SP ANDed with Q-register negation |
| QNOT | Negation of Q-register |
| SPNOT | SP negation |
| SP |  |
| SPANDQ8 | Ripple QRO8 to all higher bits (SP ANDed with Q-register bits 08-15) |
| Q8 | Ripple QRO. 8 to all higher bits (Q-register 08-15) |
| SPXORQ8 | Ripple QRO8 to all higher bits (SP XORed with Q-register bits 08-15) |
| SPORQ8 | Ripple QRO8 to all higher bits (SP ORed with Q-register bits 08-15) |
| SPANDQ | SP ANDed with Q-register |
| Q | Q-register |
| SPXORQ | SP XORed with Q-register |
| SPROQ | SP ORed with Q-register |
| Arithmetic Functions |  |
| 2ERO | ALU output equals zero |
| ZMG | zero minus G-register |
| SPPG | SP plus G-register |
| SPMG | SP minus G-register |
| MINUSI | ALU output equals all Ones |
| ZMQ | zero minus Q-register |
| SPM1 | SP minus One |
| SPP1 | SP plus One |
| SPPQ8 | Ripple QRO8 to all higher bits (SP plus Q 08-15) |
| SPMQ8 | Ripple QRO8 to all higher bits (SP minus $Q$ 08-15) |
| SPPQ9 | Ripple $Q R 09$ to all higher bits (SP plus $Q$ 09-15) |
| SPMQ9 | Ripple QRO9 to all higher bits (SP minus Q (9-15) |
| SPPQ | SP plus Q-register |
| SPME | SP minus C -register |
| SPMQMI | SP minus Q-register minus One |
| SPPQPl | SP plus Q-register plus One |

Table 5-4. Bus Control Micro-Ops

| Micro-Op <br> Name | Description |
| :--- | :--- |
| DIN | Data into LSI-6 <br> DOUT |
| Data out LSI-6 internal bus |  |
| MOURM | Data out from MMU |
| MWBl | Memory address, read word |
| MWBO | Memory address, write byte I |
| MMW | Memory address, write byte 0 |
| Memory address, write word |  |

Table 5-5. Register Modification Micro-Ops

| Micro-Op <br> Name | Description |
| :--- | :--- |
| SPW | Control write into register file |
| LDQ | BI to Q-register if no other source |
| LDP | BI to program counter |
| PPI | P plus One to P-register |
| PMI | P minus One to P-register |
| LDG | BI to G-register |
| LDFT | BIIl-l5 to FCNTIl-l5 |
| FTPI | FCNT plus One to FCNT |
| FTMI | FCNT minus One to FCNT |

Table 5-6. MMU Micro-Ops

| Micro-Op <br> Name | Description |
| :--- | :--- |
| NOP | No operation |
| RRS | Read ring selection |
| WRS | Write ring selection |
| IA | Indirect address |
| FM | Firmware mode |
| LRA | Limited read access |
| LWA | Limited write access |
| ERS | Execute ring selection |

Table 5-7. Hardware Interrupt Micro-Op

| Micro-Op <br> Name | Description |
| :---: | :---: |
| DHI | Disable Hardware Interrupt |

Table 5-8. Special Control Micro-Ops (Sheet 1 of 3 )

| Micro-Op Name |  | Description |
| :---: | :---: | :---: |
| Group | Subgroup |  |
| General <br> RDDT 35-37 $=000$ | BIFP <br> LDM <br> BIFM <br> IWDTA <br> SPFBIX <br> LDFR <br> SPXDTA <br> RSTCK <br> BIFMK <br> LDI <br> BIFI <br> SPFAU <br> TWNOUT <br> BIFSP <br> SWPOUT <br> RCF4 <br> SCF4 <br> LCF4 <br> PUSH <br> RCF2 <br> SCF2 <br> LCF2 <br> RCF1 <br> SCFI <br> LCFI <br> RTC <br> RCF3 <br> SCF3 <br> RESOVT | P-register to BI <br> BIO8-15 to M-register addressed by SPAR <br> M-register to BIO8-15, one to others addressed by SPAR <br> INH SPW into bits OD-0A <br> SWAP, BI to register file <br> BI to FROO-FRII <br> BII2-15 to SPM OD-0A <br> Reset TICKOS <br> FR3 generates a mask to BI <br> BIO8-15 to I-register <br> I-register to BIO8-15, 0 to other <br> SPM input from ALU <br> BIO 8-15 to PB00-07,08-15 <br> SPM to BI, ALU to SPM <br> $0->P B(O D-0 A, 0-11) B I(0 D-O A)$ to $\mathrm{PB}(12-15)$ <br> Reset CF4 <br> Set CF4 <br> Load BIOO into CF4 <br> Push RAR plus One to stack <br> Reset CF2 <br> Set CF2 <br> Load QROO into CF2 <br> Reset CFl <br> Set CFI <br> Load BIl5 into CFl <br> Set, reset real-time clock and watch- <br> dog timer depending on OPCD <br> Reset CF3 <br> Set CF3 <br> Reset TRAP ON OVERFLOW |

Table 5-8. Special Control Micro-Ops (Sheet 2 of 3 )

| Micro-Op Name |  | Description |
| :---: | :---: | :---: |
| Group | Subgroup |  |
| MMU <br> RDDT 35-37 = 001 | CME <br> LDMAD <br> LDEF <br> LDMURG <br> WMBS <br> BIFMMUH <br> WMSZ <br> BIFMMUL <br> RCF4 <br> SCF 4 <br> LCF4 <br> PUSH <br> RCF2 <br> SCF 2 <br> LCF2 <br> RCFI <br> SCFI <br> LCF 1 <br> RTC <br> RCF3 <br> SCF 3 <br> RESOVT | Clear memory errors <br> Load MMU address from BI <br> MMU current ring to effective ring <br> Load MMU backup ring and effective <br> ring and SRGl flip-flop <br> Write MMU base <br> MMU00-15 BIOO-15 <br> Write MMU size 00 <br> MMU16-31 BIOO-15 <br> Reset CF4 <br> Set CF4 <br> Load BIOO into CF4 <br> Push RAR plus One to stack <br> Reset CF2 <br> Set CF2 <br> Load QROO into CF2 <br> Reset CFI <br> Set CFl <br> Load BIl5 into CFl <br> Set, reset real-time clock and watch- <br> dog timer depending on OPCD <br> Reset CF3 <br> Set CF3 <br> Reset TRAP ON OVERFLOW |
| Indicator <br> Register <br> RDDT 35-37 = 010 | RIOV <br> SIOV <br> IBFAL00 <br> LIOVCA <br> RICA <br> SICA <br> IBFALZN <br> IGLUl6 <br> RIG <br> SIG <br> RII <br> IGLU20 <br> RIL <br> SIL <br> SII | Reset OV bit <br> Set OV bit <br> Load B-bit from ALU bit $\overline{00}$ <br> Load OV, C-bits <br> Reset C-bit <br> Set C-bit <br> Load B-bit from ALU $=0$ <br> G-, L-, U-bits from l6-bit ALU <br> Reset G-bit <br> Set G-bit <br> Reset I-bit <br> G-, L-, U-bits from 20-bit ALU <br> Reset L-bit <br> Set L-bit <br> Set I-bit |

Table 5-8. Special Control Micro-Ops (Sheet 3 of 3)

| Micro-Op Name |  | Description |
| :---: | :---: | :---: |
| Group | Subgroup |  |
| Shift <br> RDDT 35-37 = 011 | SHOPRI | Reset IOV,ICA depending on OPCE |
|  | SHOPRF | Shift register file only |
|  | SHOP | Shift according to the op-code in $F-$ register, and Q-register will be changed, IOV |
|  | SQOL | Shift Q-register open left |
|  | SQCL | Shift Q-register close left |
|  | SQAL | Shift Q-register arithmetic left |
|  | SQOR | Shift Q-register open right |
|  | SQCR | Shift Q-register close right |
|  | SQAR | Shift Q-register arithmetic right |
|  | SRFOL | Shift register file open left |
|  | SRFAL | Shift register file arithmetic left |
|  | SRFOR | Shift register file open right |
|  | SRFCR | Shift register file close right |
|  | SRFAR | Shift register file arithmetic right |
|  | SRFQOL | Shift register file Q-register open left |
|  | SRFQCL | Shift register file Q-register closed left |
|  | SRFQAL | Shift register file Q-register arithmetic left |
|  | SRFQOR | Shift register file Q-register open right |
|  | SRFQCR | Shift register file Q-register closed right |
|  | SRFQAR | Shift register file Q-register arithmetic right |
| Constant Generation | SFO | Shift filler equals zero |
|  | SFCFI | Shift filler equals CFl |
|  | SFCF 4N | Shift filler equals CF4 negative |
| RDDT 35-37 $=100$ | SFCF4 | Shift filler equals CF4 |
|  | SFCl6 | Shift filler equals carry out of 16bit ALU |
|  | SFBIOA | Shift filler equals ALUOA |
|  | SFU00 | Shift filler equals ALUOO |
|  | SFQ00 | Shift filler equals QROO |
| External Use |  | RDDT40 to BIOD-0A |
|  |  | RDDT40-47 to BIO0-07 |
| RDDT 35-37 = 101 | RDH | RDDT39 to BI08-15 |
| RDDT 35-37 = 110 | RDL | RDDT39 to BIOD-0A, 00-07 |
| RDDT $35-37=111$ | RDVL | RDDT40-47 to BI0 8-15 |


| Micro-Op | Micro-Op Reference |
| :--- | :--- |
|  | AWl |
| AW2 | Register file address |
| AW3 | Register file address |
| AW4 | Register file address |
| AW5 | Register file address |
| BICNST | Branch/INCK, Pop |
| BIFI | Special control/general |
| BIFM | Special control/general |
| BIFMK | Special control/general |
| BIFMMUH | Special control/MMU |
| BIFMMUL | Special control/MMU |
| BIFP | Special control/general |
| BIFSP | Special control/general |
| BK | Register file address |
| BM | Register file address |
| BMM4 | Register file address |
| BN | Register file address |
| BNM4 | Register file address |
| BX | Register file address |
| BXMl | Register file address |
| BO | Register file address |
| CME | Special control/MMU |
| DHI | Hardware interrupt |
| DIN | Bus control |
| DK | Register file address |
| DKCNST | Branch/INC,INCK,Pop |
| DM | Register file address |
| DMM4 | Register file address |
| DN | Register file address |
| DNM4 | Register file address |
| DOUT | Bus control |
| DOUTM | Bus control |
| DWI | Register file address |
| DW2 | Register file address |
| DW3 | Register file address |
| DW4 | Register file address |
| DW5 | Register file address |
| DW6 | Register file address |
| DX | Register file address |
| DXMI | Register file address |
| D0 | Register file address |
| ERS | MMU |
| FM | MMU |
| FTMI | Register modification |
| FTPI | Register modification |
| GNOT | ALU |
| ALU |  |
| Register file address |  |


| Micro-Op | Micro-Op Reference |
| :---: | :---: |
| IA | MMU |
| IBFALZN | Special Control/I-register |
| IBFAL00 | Special Control/I-register |
| IGLU16 | Special Control/I-register |
| IGLU20 | Special Control/I-register |
| INC | Special branch/INC |
| INCK | Special branch/INCK |
| JMP | Special branch/Jump |
| LCF 1 | Special control/general,MMU |
| LCF 2 | Special control/general,MMU |
| LCF 4 | Special control/general, MMU |
| LDEF | Special control/MMU |
| LDFR | Special control/general |
| LDFT | Register modification |
| LDG | Register modification |
| LDI | Special control/general |
| LDM | Special control/general |
| LDMAD | Special control/MMU |
| LDMURG | Special control/MMU |
| LDP | Register modification |
| LDQ | Register modification |
| LIOVCA | Special control/I-register |
| LRA | MMU |
| LWA | MMU |
| L6IO | Register file address |
| MB | Branch/major branch |
| MBADRS | Branch/major branch |
| MBBRCH | Branch/major branch |
| MBCIP | Branch/major branch |
| MBFMT | Branch/major branch |
| MBFR0 | Branch/major branch |
| MBFRI | Branch/major branch |
| MBFR2 | Branch/major branch |
| MBFR3 | Branch/major branch |
| MBGEN | Branch/major branch |
| MBINX | Branch/major branch |
| MBMGT | Branch/major branch |
| MBMULT | Branch/major branch |
| MBOP | Branch/major branch |
| MBSWIP | Branch/major branch |
| MINUSI | ALU . |
| MMR | Bus control |
| MMW | Bus control |
| MWB0 | Bus control |
| MWB1 | Bus control |
| NOP | MMU |
| PMI | Register modification |
| POP | Branch/Pop |

Table 5-9. Micro-Ops Listed Alphanumerically (Sheet 3 of 6)

| Micro-Op | Micro-Op Reference |
| :---: | :---: |
| PPI | Register modification |
| PUSH | Special control/general,MMU |
| Q | ALU |
| GNOT | ALU |
| Q8 | ALU |
| RCFl | Special control/general,MMU |
| RCF 2 | Special control/general, MMU |
| RCF3 | Special control/general,MMU |
| RCF 4 | Special control/general, MMU |
| RDBF | Register file address |
| RDH | Special control/external use |
| RDL | Special control/external use |
| RDVL | Special control/external use |
| RESOVT | Special control/external,MMU |
| RICA | Special control/I-register |
| RIG | Special control/I-register |
| RII | Special control/I-register |
| RIL | Speical control/I-register |
| RIOV | Special control/I-register |
| RRS | MMU |
| RSTCK | Special control/general |
| RTC | Special control/general,MMU |
| S | Register file address |
| SCFI | Special control/general, MMU |
| SCF2 | Special control/general, MMU |
| SCF3 | Special control/general, MMU |
| SCF 4 | Special control/general, MMU |
| SFBI0A | Special control/constant general |
| SFCFI | Special control/constant general |
| SFCF4 | Special control/constant general |
| SFCF 4N | Special control/constant general |
| SFCl6 | Special control/constant general |
| SFQ00 | Special control/constant general |
| SFU00 | Special control/constant general |
| SFO | Special control/constant general |
| SHOP | Special control/shift |
| SHOPRF | Special control/shift |
| SHOPRI | Special control/shift |
| SICA | Special control/I-register |
| SIG | Special control/I-register |
| SII | Special control/I-register |
| SIL | Specail control/I-register |
| SIOV | Special control/I-register |
| SP | ALU |
| SPANDG | ALU |
| SPANDQ | ALU |
| SPANDQNOT | ALU |
| SPANDQ8 | ALU |

Table 5-9. Micro-Ops Listed Alphanumerically (Sheet 4 of 6

|  | Micro-Op Reference |
| :--- | :--- |
| Micro-Op |  |
|  |  |
| SPFAU | Special control/general |
| SPFBlX | Special control/general |
| SPIWDTA | Special control/general |
| SPMG | ALU |
| SPMQ | ALU |
| SPMQMl | ALU |
| SPMQ8 | ALU |
| SPMQ9 | ALU |
| SPMl | ALU |
| SPNOT | ALU |
| SPORG | ALU |
| SPORQ | ALU |
| SPORQ8 | ALU |
| SPPG | ALU |
| SPPQ | ALU |
| SPPQPl | ALU |
| SPPQ8 | ALU |
| SPPQ9 | ALU |
| SPPI | ALU |
| SPW | Register modification |
| SPXDTA | Special control/general |
| SPXORQ | ALU |
| SPXORQ8 | ALU |
| SQAL | Special control/shift |
| SQAR | Special control/shift |
| SQCL | Special control/shift |
| SQCR | Special control/shift |
| SQOL | Special control/shift |
| SQOR | Special control/shift |
| SRFAL | Special control/shift |
| SRFAR | Special control/shift |
| SRFCL | Special control/shift |
| SRFCR | Special control/shift |
| SRFOL | Special control/shift |
| SRFOR | Special control/shift |
| SRFQAL | Special control/shift |
| SRFQAR | Special control/shift |
| SRFQCL | Special control/shift |
| SRFQCR | Special control/shift |
| SRFQOL | Special control/shift |
| SRFQOR | Special control/shift |
| SWPOUT | Special control/general |
| T | Register file address |
| TB | Branch/test branch |
| TBBIDTAZ | Branch/test branch |
| TBBIZERO | Branch/test branch |
| Branch/test branch |  |
|  |  |

Table 5-9. Micro-Ops Listed Alphanumerically (Sheet 5 of 6)

| Micro-Op | Micro-Op Reference |
| :---: | :---: |
| TBBI15 | Branch/test branch |
| TBBI16Z | Branch/test branch |
| TBBI20Z | Branch/test branch |
| TBBUSY | Branch/test branch |
| TBBYTX | Branch/test branch |
| TBCARRY | Branch/test branch |
| TBCFI | Branch/test branch |
| TBCF2 | Branch/test branch |
| TBCF3 | Branch/test branch |
| TBCF4 | Branch/test branch |
| TBCIP | Branch/test branch |
| TBCYI6 | Branch/test branch |
| TBCY20 | Branch/test branch |
| TBFR00 | Branch/test branch |
| TEEROI | Branch/test branch |
| TBER02 | Branch/test branch |
| TBFR03 | Branch/test branch |
| TBFR04 | Branch/test branch |
| TBFR05 | Branch/test branch |
| TBFR06 | Branch/test branch |
| TBFR07 | Branch/test branch |
| TBFR08 | Branch/test branch |
| TBFR09 | Branch/test branch |
| TBFR10 | Branch/test branch |
| TBFRIl | Branch/test branch |
| TBFR12 | Branch/test branch |
| TBFR13 | Branch/test branch |
| TBFR14 | Branch/test branch |
| TBFR15 | Branch/test branch |
| TBFR3Z | Branch/test branch |
| TBFTZ | Branch/test branch |
| TBF1T3Z | Branch/test branch |
| TBF1T37 | Branch/test branch |
| TBINTP | Branch/test branch |
| TBIRGB | Branch/test branch |
| TBIRGC | Branch/test branch |
| TBLAF | Branch/test branch |
| TBMBG0 | Branch/test branch |
| TBMBGI | Branch/test branch |
| TBMBG2 | Branch/test branch |
| TBMBG3 | Branch/test branch |
| TBMMU | Branch/test branch |
| TBLHU3 | Eranch/test branch |
| TBMMU4 | Branch/test branch |
| TBMPLK | Branch/test branch |
| TBMRGX | Branch/test branch |
| TBMRG0 | Branch/test branch |
| TВMTB | Branch/test branch |

Table 5-9. Micro-Ops Listed Alphanumerically (Sheet 6 of 6)

|  | Micro-Op Reference |
| :--- | :--- |
| Micro-Op |  |
| TBMTCK | Branch/test branch |
| TBOBC | Branch/test branch |
| TBOP4 | Branch/test branch |
| TBOVTP | Branch/test branch |
| TBOV16 | Branch/test branch |
| TBOV20 | Branch/test branch |
| TBPROC | Branch/test branch |
| TBQ15 | Branch/test branch |
| TBRTC | Branch/test branch |
| TBSIP | Branch/test branch |
| TBSRG1 | Branch/test branch |
| TBWDT | Branch/test branch |
| TWNOUT | Special control/general |
| WMBS | Special control/MMU |
| WMSZ | Special control, MMU |
| WRS | MMU |
| ZERO | ALU |
| ZMG | ALU |
| ZMQ | ALU |

## Appendix A MAJOR BRANCH CODING

This appendix provides detailed information for the Major Branch instruction. The Major Branch instruction is a six-way branch which has 15 test groups, 0 through E. The first eight groups are for general use and the remaining seven groups are Honeywell Level 6 specific.

## A. 1 MAJOR BRANCH TEST GROUPS 0 THROUGH 7

Major branch test groups 0 through 7 are enabled with RDDT bits 05 through 08. The eight test groups are further defined in Table A-1.

Table A-1. Major Branch Test Groups 0 through 7

| Test Group (RDDT05-08) | Test Condition Output |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | M0 | MI | M2 | M3 |  |
| 0 | FROO | FRO1 | FR0 2 | FR03 |  |
| 1 | FR0 4 | FR05 | FR06 | FR07 |  |
| 2 | FR0 8 | FRO9 | FRl0 | FRII | Not applicable |
| 3 | FR12 | FRI3 | FRl4 | FR15 |  |
| 4 | MTESTA0 | MTESTAl | MTESTA2 | MTESTA3 |  |
| 5 | MTESTB0 | MTESTB1 | MTESTB2 | MTESTB3 |  |
|  | M0 through M3 $=0$ |  |  |  | Firmware trap (previous instruction had software violations) |
|  | M0 through M3 $=1$ |  |  |  | POWON (Trailing edge detected for power fail) |
| 6 | M0 through M3 $=2$ |  |  |  | External Interrupt INTR0 |
|  | MO through M3 $=3$ |  |  |  | External Interrupt INTRI |
| Software <br> Interrupt | MO through M3 $=4$ |  |  |  | External Interrupt INTR2 |
|  | M0 through M3 $=5$ |  |  |  | TICOS (leading and trailing edge detected) |
| Prinet | $\begin{aligned} & \text { M0 through M3 }=6 \\ & \text { M0 through M3 }=7 \end{aligned}$ |  |  |  | Not used |
|  |  |  |  |  | No interrupt pending (resume instruction sequence) |
| 7 | 0 | 0 | Q14 | $\mathrm{FCNT}=0$ | Not applicable |

## A. 2 MAJOR BRANCH TEST GROUPS 8 THROUGH 15

The major branch test groups 8 through 15 are defined in subsections A.2.1 through A.2.7.

## A.2.1 Format Group (8)

The format group is enabled when RDDT bits 05 through 08 equal a hexadecimal 8. The format groups are further defined in Table A-2.

Table A-2. Format Groups (Sheet 1 of 2)

| Input |  |  |  |  | Output M-Register (0-3) | Instruction Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (0) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (1-3) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (4-7) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (8) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (10-11) \end{gathered}$ |  |  |
| 0 | 0 | 0 | 0 | 0-3 | A | Generic |
| 0 | 0 | 0 | 1 | 0-3 | 0 | Illegal |
| 0 | 0 | 1 | X | - 0-3 | 0 | Illegal |
| 0 | 0 | 2-B | X | 0-3 | 1 | BI |
| 0 | 0 | C-E | X | 0-3 | 0 | Illegal |
| 0 | 0 | F | X | 0-3 | 1 | BI |
| 0 | 1-7 | 0 | 0 | 0-2 | 4 | SWS (Shift) |
| 0 | 1-7 | 0 | 0 | 3 | 6 | DWS (Shift) |
| 0 | 1-7 | 0 | 1 | 0-3 | 6 | DWS (Shift) |
| 0 | 1-7 | 1-2 | X | 0-3 | 0 | Illegal |
| 0 | 1-7 | 3 | X | 0-3 | B | CIP Eranch |
| 0 | 1-7* | 4-6 | X | 0-3 | 7 | SIP Branch |
| 0 | 1-7 | 7 | 0 | 0-3 | 2 | BDC |
| 0 | 1-7 | 7 | 1 | 0-3 | 3 | BINC |
| 0 | 1-7 | 8-B | X | 0-3 | 1 | BR |
| 0 | 1-7 | C-F | X | 0-3 | 5 | SI |
| 1 | 0 | 0 | 0 | 0-3 | 8 | IO |
| 1 | 0 | 0 | 1 | 0-3 | 0 | Illegal |
| 1 | 0 | 1 | X | 0-3 | 8 | IO |
| 1 | 0 | 2 | X | 0-3 | D | Read So |
| 1 | 0 | 3 | 0 | 0-3 | 0 | Illegal |
| 1 | 0 | 3 | 1 | 0-3 | C | Write So |
| 1 | 0 | 4 | X | 0-3 | E | SO |
| 1 | 0 | 5 | X | 0-3 | 0 | Illegal |
| 1 | 0 | 6 | 0 | 0-3 | D | Read So |
| 1 | 0 | 6 | 1 | 0-3 | 0 | Illegal |
| 1 | 0 | 7 | X | 0-3 | C | Write SO |
| 1 | 0 | 8-A | X | 0-3 | D | Read So |
| 1 | 0 | B | 0 | 0-3 | D | Read So |
| 1 | 0 | B | 1 | 0-3 | C | Write So |
| 1 | 0 | C | 0 | 0-3 | C | Write SO |
| 1 | 0 | C | 1 | 0-3 | E | So |
| 1 | 0 | D | 0 | 0-3 | E | SO |
| 1 | 0 | D | 1 | 0-3 | 9 | B-register group |
| 1 | 0 | E | X | 0-3 | D | Read SO |
| 1 | 0 | F | 0 | 0-3 | C | Write So |
| 1 | 0 | F | 1 | 0-3 | D | Read SO |
| 1 | 1-7 | 0 | X | 0-3 | D | Read DO |
| 1 | 1-7 | 1 | 0 | 0-3 | 0 | Illegal |
| 1 | 1-7 | 1 | 1 | 0-3 | D | Read DO |

Table A-2. Format Groups (Sheet 2 of 2)

| Input |  |  |  |  | Output M-Register (0-3) | Instruction Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (0) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (1-3) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (4-7) \end{gathered}$ | F-Register <br> (8) | $\begin{gathered} \text { F-Register } \\ (10-11) \end{gathered}$ |  |  |
| 1 | 1-7 | 2 | X | 0-3 | D | Read DO |
| 1 | 1-7 | 3 | 0 | 0-3 | D | Read DO |
| 1 | 1-7 | 3 | 1 | 0-3 | C | Write DO |
| 1 | 1-7 | 4-6 | X | 0-3 | D | Read DO |
| 1 | 1-7 | 7 | X | 0-3 | C | Write DO |
| 1 | 1-7 | 8 | 0 | 0-3 | D | Read DO |
| 1 | 1-7 | 8 | 1 | 0-3 | E | SIP other than branch |
| 1 | 1-7 | 9 | 0 | 0-3 | D | Read DO |
| 1 | 1-7 | 9 | 1 | 0-3 | E | SIP other than branch |
| 1 | 1-7 | A | X | 0-3 | D | Read DO |
| 1 | 1-7 | B | 0 | 0-3 | D | Read DO |
| 1 | 1-7 | B | 1 | 0-3 | C | Write DO |
| 1 | 1-7 | C | 0 | 0-3 | E | SIP other than branch |
| 1 | 1-7 | C | 1 | 0-3 | 9 | B-register group |
| 1 | 1-7 | D | 0 | 0-3 | E | SIP other than branch |
| 1 | 1-7 | D | 1 | 0-3 | 9 | B-register group |
| 1 | 1-7 | E | 0 | 0-3 | D | Read DO |
| 1 | 1-7 | E | 1 | 0-3 | 9 | B-register group |
| 1 | 1-7 | F | X | 0-3 | C | Write DO. |

The op-code group is enabled when RDDT bits 05 through 08 equal a hexadecimal 9. The op-code group is further defined in Table A-3.

Table A-3. Op-Code Group (Sheet 1 of 2)

| Input |  |  | Output$\begin{aligned} & \text { M-Register } \\ & (0-3) \end{aligned}$ | Instruction |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { F-Register } \\ & (1-3) \end{aligned}$ | $\begin{gathered} \text { F-Register } \\ (4-7) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (8) \end{gathered}$ |  |  |  |
|  |  |  |  | Type | Mnemonic |
| 0 | 0 | 0 | 5 | IO | IO |
| 0 | 0 | 1 | 0 | Illegal |  |
| 0 | 1 | 0 | 5 | IO | IOH |
| 0 | 1 | 1 | 5 | 10 | IOLD |
| 0 | 2 | 0 | E | SO | NEG |
| 0 | 2 | 1 | 6 | SO | LB |
| 0 | 3 | 0 | 0 | Illegal |  |
| 0 | 3 | 1 | D | SO | JMP |
| 0 | 4 | 0 | E | SO | AID |
| 0 | 4 | 1 | F | SO | SID |
| 0 | 5 | X | 0 | Illegal |  |
| 0 | 6 | 0 | E | So | CPL |
| 0 | 6 | 1 | 0 | Illegal |  |
| 0 | 7 | 0 | 7 | SO | CL |
| 0 | 7 | 1 | F | SO | CLH |
| 0 | 8 | 0 | 6 | SO | LBF |
| 0 | 8 | 1 | F | SO | DEC |
| 0 | 9 | 0 | 6 | SO | LBT |
| 0 | 9 | 1 | F | SO | CMZ |
| 0 | A | 0 | 6 | SO | LBS |
| 0 | A | 1 | F | So | INC |
| 0 | B | 0 | 6 | SO | LBC |
| 0 | B | 1 | F | So | ENT |
| 0 | C | 0 | E | SO | STS |
| 0 | C | 1 | F | SO | LDI |
| 0 | D | 0 | E | SO | SDI |
| 0 | D | 1 | 4 | SO | CMN |
| 0 | E | 0 | E | SO | LEV |
| 0 | E | 1 | F | SO | CAD |
| 0 | F | 0 | E | SO | SAVE |
| 0 | F | 1 | F | SO | RSTR |

Table A-3. Op-Code Group (Sheet 2 of 2 )

| Input |  |  | Output$\begin{gathered} \text { M-Register } \\ (0-3) \end{gathered}$ | Instruction |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (1-3) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (4-7) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (8) \end{gathered}$ |  |  |  |
|  |  |  |  | Type | Mnemonic |
| 1-7 | 0 | 0 | 2 | DO | MTM |
| 1-7 | 0 | 1 | 3 | DO | LDH |
| 1-7 | 1 | 0 | 0 | Illegal |  |
| 1-7 | 1 | 1 | 3 | DO | CMH |
| 1-7 | 2 | 0 | 2 | DO | SUB |
| 1-7 | 2 | 1 | 3 | DO | LLH |
| 1-7 | 3 | 0 | 2 | DO | DIV |
| 1-7 | 3 | 1 | F | DO | LNJ |
| 1-7 | 4 | 0 | 2 | DO | OR |
| 1-7 | 4 | 1 | 3 | DO | ORH |
| 1-7 | 5 | 0 | 2 | DO | AND |
| 1-7 | 5 | 1 | 3 | DO | ANH |
| 1-7 | 6 | 0 | 2 | DO | XOR |
| 1-7 | 6 | 1 | 3 | DO | XOH |
| 1-7 | 7 | 0 | 2 | DO | STM |
| 1-7 | 7 | 1 | F | DO | STH |
| 1-7 | 8 | 0 | 9 | DO | LDR |
| 1-7 | 8 | 1 | 1 | SIP | (May be redundant) |
| 1-7 | 9 | 0 | A | DO | CMR |
| 1-7 | 9 | 1 | 1 | SIP | (May be redundant) |
| 1-7 | A | 0 | C | DO | ADD |
| 1-7 | A | 1 | 3 | DO | SRM |
| 1-7 | B | 0 | 2 | DO | MUL |
| 1-7 | B | 1 | E | DO | LAB |
| 1-7 | C | 0 | 1 | SIP | (May be redundant) |
| 1-7 | C | 1 | 4 | DO | LDB |
| 1-7 | D | 0 | 1 | SIP | (May be redundant) |
| 1-7 | D | 1 | 4 | DO | CMB |
| 1-7 | E | 0 | 8 | DO | SWR |
| 1-7 | E | 1 | 4 | DO | SWB |
| 1-7 | F | 0 | B | DO | STR |
| 1-7 | F | 1 | 4 | DO | STB |

The index group is enabled when RDDT bits 05 through 08 equal a hexadecimal A. The op-code group is further defined in Table A-4.

Table A-4. Index Group (Sheet 1 of 2)

| Input |  |  |  | $\begin{aligned} & \text { Output } \\ & \text { M-Register } \\ & (0-3) \end{aligned}$ | Instruction Type/Mnemonic |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (1-3) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (4-7) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (8) \end{gathered}$ | $L A F F^{\text {a }}$ |  |  |
| 0 | 0 | 0 | x | 2 | Word |
| 0 | 0 | 1 | x | 0 | Illegal |
| 0 | 1 | X | X | 6 | Byte |
| 0 | 2 | 0 | X | 2 | Word |
| 0 | 2 | 1 | x | 4 | Bit |
| 0 | 3 | 0 | x | 0 | Illegal |
| 0 | 3 | 1 | x | 2 | Word |
| 0 | 4 | X | X | 3 | Double Word |
| 0 | 5 | X | X | 0 | Illegal |
| 0 | 6 | 0 | X | 2 | Word |
| 0 | 6 | 1 | X | 0 | Illegal |
| 0 | 7 | 0 | x | 2 | Word |
| - 0 | 7 | 1 | X | 6 | Byte |
| 0 | 8 | 0 | X | 4 | Bit |
| 0 | 8 | 1 | X | 2 | Word |
| 0 | 9 | 0 | x | 4 | Bit |
| 0 | 9 | 1 | X | 2 | Word |
| 0 | A | 0 | X | 4 | Bit |
| 0 | A | 1 | X | 2 | Word |
| 0 | B | 0 | X | 4 | Bit |
| 0 | B | 1 | X | 2 | Word |
| 0 | C | 0 | X | 2 | Word |
| 0 | C | 1 | X | 3 | Double Word |
| 0 | D | 0 | X | 3 | Double Word |
| 0 | D | 1 | 0 | 2 | Word |
| 0 | D | 1 | 1 | 3 | Double Word |
| 0 | E | X | X | 2 | Word |
| 0 | F | X | X | 2 | Word |
| 1-7 | 0 | 0 | X | 2 | Word |
| 1-7 | 0 | 1 | X | 6 | Byte |
| 1-7 | 1 | 0 | X | 0 | Illegal |
| $1-7$ $1-7$ | $\frac{1}{2}$ | 1 | X x x | 6 | Byte |
| $1-7$ $1-7$ | 2 | 1 1 | X <br> X | 6 | Word Byte |
| 1-7 | 3 | X | X | 2 | Word |
| 1-7 | 4 | 0 | X | 2 | Word |
| 1-7 | 4 | 1 | X | 6 | Byte |
| 1-7 | 5 | 0 | X | 2 | Word |
| 1-7 | 5 | 1 | X | 6 | Byte |
| 1-7 | 6 | 0 | X | 2 | Word |

Table A-4. Index Group (Sheet 2 of 2 )

| Input |  |  |  | $\begin{aligned} & \text { Output } \\ & \text { M-Register } \\ & (0-3) \end{aligned}$ | Instruction Type/Mnemonic |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (1-3) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (4-7) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (8) \end{gathered}$ | LAF ${ }^{\text {a }}$ |  |  |
| 1-7 | 6 | 1 | x | 6 | Byte |
| 1-7 | 7 | 0 | x | 2 | Word |
| 1-7 | 7 | 1 | x | 6 | Byte |
| 1-7 | 8 | 0 | x | 2 | Word |
| 1-3 | 8 | 1 | x | 1 | Scientific (2 or 4 words) |
| 4 | 8 | 1 | x | 3 | Double Word |
| 5-7 | 8 | 1 | X | 1 | Scientific (2 or 4 words) |
| 1-7 | 9 | 0 | x | 2 | Word |
| 1-3 | 9 | 1 | x | 1 | Scientific (2 or 4 words) |
| 4 | 9 | 1 | x | 3 | Double Word |
| 5-7 | 9 | 1 | X | 1 | Scientific (2 or 4 words) |
| 1-7 | A | x | x | 2 | Word |
| 1-7 | B | X | X | 2 | Word |
| 1-3 | C | 0 | x | 1 | Scientific (2 or 4 words) |
| 4 | C | 0 | X | 5 | Quad Word |
| 5-7 | C | 0 | x | 1 | Scientific (2 or 4 words) |
| 1-7 | C | 1 | 0 | 2 | Word |
| $1-7$ | C | 1 | 1 | 3 | Double Word |
| 1-3 | D | 0 | X | 1 | Scientific (2 or 4 words) |
| 4 | D | 0 | x | 5 | Quad Word |
| 5-7 | D | 0 | x | 1 | Scientific (2 or 4 words) |
| 1-7 | D | 1 | 0 | 2 | Word |
| $1-7$ | D | 1 | 1 | 3 | Double Word |
| $1-7$ $1-7$ | E | 0 | X | 2 | Word |
| 1-7 | E | 1 | 1 | 3 | Wouble Word |
| 1-7 | F | 0 | x | 2 | Word |
| 1-7 | F | 1 | 0 | 2 | Word |
| 1-7 | F | 1 | 1 |  | Double Word |

The generic group is enabled when RDDT bits 05 through 08 equal a hexadecimal B. The generic group is further defined in Table A-5.

Table A-5. Generic Group

| Input |  | $\begin{gathered} \text { Output } \\ \text { M-Register } \\ (0-3) \end{gathered}$ | Instruction Mmemonic/Class |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (9-11) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (12-15) \end{gathered}$ |  |  |
| 0 | 0 | 1 | Halt |
| 0 | 1 | 1 | MCL |
| 0 | 2 | 1 | BRK |
| 0 | 3 | 1 | RTT |
| 0 | 4 | 1 | RTCN |
| 0 | 5 | 1 | RTCF |
| 0 | 6 | 1 | WDTN |
| 0 | 7 | 1 | WDTF |
| 0 | 8 | 1 | MMM |
| 0 | 9 | 1 | Generic <br> (Unassigned) |
| 0 | A | 1 | ASD |
| 0 | B | 1 | VID |
| 0 | C | 1 | LRDB |
| 0 | D | 1 | SRDB |
| 0 | E | 1 | Generic <br> (Unassigned) |
| 0 | F | 1 | Generic <br> (Unassigned) |
| 1 | 0 | 2 | $\begin{aligned} & \text { STAX (LDT, STT, } \\ & \text { ACQ, RLQ) } \end{aligned}$ |
| 1 | 1 | 3 | RSC |
| 1 | 2-F | 0 | Illegal |
| 2 | 0-F | 4 | CIP |
| 3 | 0-F | 5 | CIP (Illegal) |
| 4 | 0-F | 0 | Illegal |
| 5 | O-F | 0 | Illegal |
| 6 | 0 | 6 | DQA |
| 6 | 1 | 7 | QOT |
| 6 | 2 | 8 | DQH |
| 6 | 3 | 9 | QOH |
| 6 | 4-F | 0 | Illegal |
| 7 | 0-F | 0 | Illegal |

## A. 2.5 Address Syllable Group (C)

The address syllable group is enabled when RDDT bits 05 through 08 equal a hexadecimal $C$. The address syllable group is further defined in Table A-6.

Table A-6. Address Syllable Group

| Input |  |  | $\begin{aligned} & \text { Output } \\ & \text { M-Register } \\ & (0-3) \end{aligned}$ | Comments Address Type |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (9-11) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ \text { (12) } \end{gathered}$ | $\begin{aligned} & \text { F-Register } \\ & (13-15)=10 \end{aligned}$ |  |  |
| 0 | 0 | 0 | 1 | IMA |
| 0 | 0 | 1-7 | 3 | BN |
| 0 | 1 | 0 | 2 | IMA |
| 0 | 1 | 1-7 | 4 | BN |
| 1 | 0 | 0 | 5 | IMA+RI |
| 1 | 0 | 1-7 | 6 | BN\&RI |
| 1 | 1 | 0 | 5 | IMA ${ }^{\text {a }}$ +RI |
| 1 | 1 | 1-7 | 7 | $\mathrm{BN}^{\text {a }}+\mathrm{Rl}$ |
| 2 | 0 | 0 | 5 | IMA + R2 |
| 2 | 0 | 1-7 | 6 | BN+R2 |
| 2 | 1 | 0 | 5 | IMA ${ }^{\text {a }}+\mathrm{P} .2$ |
| 2 | 1 | 1-7 | 7 | $\mathrm{BN}^{\mathrm{a}}+\mathrm{R} 2$ |
| 3 | 0 | 0 | 5 | IMA + R 3 |
| 3 | 0 | 1-7 | 6 | BN+R3 |
| 3 | 1 | 0 | 5 | IMA ${ }^{\text {a }}+\mathrm{R} 3$ |
| 3 | 1 | 1-7 | 7 | $\mathrm{BN}^{\text {a }}+\mathrm{R} 3$ |
| 4 | 0 | 0 | 8 | P+DSP |
| 4 | 0 | 1-7 | 8 | BN+DS P |
| 4 | 1 | 0 | 8 | ( P+DSP) |
| 4 | 1 | 1-7 | 8 | (BN+DSP) |
| 5 | 0 | 0 | 0 | Reserved |
| 5 | 0 | 1-7 | B | BN, RN(RAS) |
| 5 | 1 | 0 | 0 | Reserved |
| 5 | 1 | 1-3 | C | BN+R1 |
| 5 | 1 | 4 | 0 | Reserved |
| 5 | 1 | 5-7 | D | $\mathrm{B}(\mathrm{N}-4)+\mathrm{Rl}$ |
| 6 | 0 | 0 | 0 | Reserved |
| 6 | 0 | 1-7 | E | BN(Push) |
| 6 | 1 | 0 | 0 | Reserved |
| 6 | 1 | 1-3 | C | $\mathrm{BN}+\mathrm{R} 2$ |
| 6 | 1 | 4 | 0 | Reserved |
| 6 | 1 | 5-7 | D | $\mathrm{B}(\mathrm{N}-4)+\mathrm{R} 2$ |
| 7 | 0 | 0 | 9 | IMO |
| 7 | 0 | 1-7 | F | $B N^{\text {a }}$ ( Pop) |
| 7 | 1 | 0 | A | IV+DSP |
| 7 | 1 | 1-3 | C | $\mathrm{BN}+\mathrm{R} 3$ |
| 7 | 1 | 4 | 0 | Reserved |
| 7 | 1 | 5-7 | D | $\mathrm{B}(\mathrm{N}-4)+\mathrm{R} 3$ |

## A.2.6 CIP Data Descriptor Address Syllable Group (D)

The CIP data descriptor address syllable group is enabled when RDDT bits 05 through 08 equal a hexadecimal D. The CIP data descriptor address syllable group is further defined in Table A-7.

Table A-7. CIP Data Descriptor Address Syllable Group

| Input |  |  | $\begin{aligned} & \text { Output } \\ & \text { M-Register } \\ & (0-3) \end{aligned}$ | Comments |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (9-11) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (12) \end{gathered}$ | $\begin{aligned} & \text { F-Register } \\ & (13-15)=\mathrm{N} \end{aligned}$ |  |  |
| 0 | 0 | 0 | 1 | Remote |
| 0 | 0 | 1-7 | 6 | D+DSP |
| 0 | 1 | 0 | 2 | P+DSP |
| 0 | 1 | 1-7 | 7 | $(B+D S P)^{\text {a }}$ |
| 1 | 0 | 0 | 1 | Remote |
| 1 | 0 | 1-7 | 8 | BN+DISP+R1 |
| 1 | 1 | 0 | 4 | P+DISP+RI |
| 1 | 1 | 1-7 | 9 | $(\mathrm{BN}+\mathrm{DISP})^{\text {a }}+\mathrm{RI}$ |
| 2 | 0 | 0 | 1 | Remote |
| 2 | 0 | 1-7 | 8 | BN+DISP+R2 |
| 2 | 1 | 0 | 4 | P+DISP+R2 |
| 2 | 1 | 1-7 | 9 | $(\mathrm{BN}+\mathrm{DISP})^{\mathrm{a}}+\mathrm{R} 2$ |
| 3 | 0 | 0 | 1 | Remote |
| 3 | 0 | 1-7 | 8 | BN+DISP+R3 |
| 3 | 1 | 0 | 4 | P+DISP+R3 |
| 3 | 1 | 1-7 | 9 | $(\mathrm{BN}+\mathrm{DISP})^{\text {a }}+\mathrm{R} 3$ |
| 4 | 0 | 0 | 1 | Remote |
| 4 | 0 | 1-7 | 8 | BN+DISP+RS |
| 4 | 1 | 0 | 3 | $(\mathrm{P}+\mathrm{DSP})^{\text {a }}$ |
| 4 | 1 | 1-7 | 9 | $(\mathrm{BN}+\mathrm{DISP})^{\text {a }}+\mathrm{R} 4$ |
| 5 | 0 | 0 | 1 | Remote |
| 5 | 0 | 1-7 | 8 | BN+DISP+R5 |
| 5 | 1 | 0 | 0 | RFU (Illegal) |
| 5 | 1 | 1-7 | 9 | (BN+DISP) ${ }^{\text {a }}$ +R5 |
| 6 | 0 | 0 | 1 | Remote |
| 6 | 0 | 1-7 | 8 | BN+DISP+R6 |
| 6 | 1 | 0 | 0 | RFU (Illegal) |
| 6 | 1 | 1-7 | 9 | $(B N+D I S P)^{\text {a }}+\mathrm{R} 6$ |
| 7 | 0 | 0 | 1 | Remote |
| 7 | 0 | 1-7 | 8 | BN+DISP+R7 |
| 7 | 1 | 0 | 5 | IMO |
| 7 | 1 | 1-7 | 9 | $(B N+D I S P)^{a}+\mathrm{R7}$ |
| ${ }^{\text {a }}$ Indirect Address |  |  |  |  |

## A.2.7 PBRANCH Group (E)

The PBRANCH group is enabled when RDDT bits 05 through 08 equal a hexadecimal $E$. The result of the test conditions (MO through M3) is shown below:

| RDDT 05-08 | M O | M1 | M2 | M3 |
| :---: | :---: | :---: | :---: | :---: |
| E | 0 | PBRANCH | F9TEZ | FR15 |

The PBRANCH indicator equals One if FRO8 equals zero and the condition tested is true, or if FR08 equals one and the condition tested is false. The PBRANCH conditions are listed in Table A-8.

Table A-8. PBRANCH Group

| Selection Bits |  | Condition Tested | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { F-Register } \\ (1-3) \end{gathered}$ | $\begin{gathered} \text { F-Register } \\ (4-7) \end{gathered}$ |  |  |
| 0 | 0-1 | 0 | Not used in L6 |
| 0 | 2 | I (L) | Less than indicator |
| 0 | 3 | I (G) | Greater than indicator |
| 0 | 4 | I (OV) | Overflow indicator |
| 0 | 5 | I (B) | Bit test indicator |
| 0 | 6 | I (C) | Carry indicator |
| 0 | 7 | I (I) | Input/output indicator |
| 0 | 8 | $I(U)+I(L)$ | Arithmetic less than |
| 0 | 9 | $I(G)+I(L)$ | Equal |
| 0 | A | $I(U)+I(G)$ | Arithmetic greater than |
| 0 | B | I (U) | Unlike signs indicator |
| 0 | C-E | 0 | Not used in L6 |
| 0 | F | 0 | NOP/Unconditional Branch |
| 1-7 | 0-6 | SEL M-register bit | See Note 1 |
| 1-7 | 7 | TF2 ${ }^{\text {2 }}$ See | Carry 16=1 |
| 1-7 | 8 | TF0 ${ }^{\text {a }}$ Note | BIOO $=1$ |
| 1-7 | 9 | TE1 2 | BIOO-15 $=0$ |
| 1-7 | A | (TF $0+\mathrm{TFl}$ ) | BIO0-15 > 0 |
| 1-7 | B | TF7 | BI15 $=0$ |
| 1-7 | C-F | 0 | Not used in L6 |
| NOTES <br> 1. M-register selected by register file address bits. The bit in the M-register field is selected by F-register bits 01-03. |  |  |  |
|  |  |  |  |  |  |
| 2. Temporary flip-flops store information from the previous microcycle. |  |  |  |

This appendix provides a detailed timing description of the LSI-6 microprocessor chip. Figure B-l shows the timing requirements for interfacing with the external system. Figure B-2 indicates which clock signal transition controls the latching, setting, resetting, or loading of all internal registers, flipflops, and latches. Figure B-3 lists events that occur during the four time slots ( $T 1$ through $T 4$ ) that are generated internally from Phase A and Phase B clock signals.

NOTE
The stated chip time delays are preliminary, based upon computer simulation. Final timing numbers will be specified after the LSI-6 has been fabricated and characterized.

Figure $\mathrm{B}-3$ also includes the minimum slot times required by internal functional blocks. Some conflicts exist with these times but they are resolved when specific operations are considered. For example, a register file Read operation requires that Tl plus T 2 have a minimum time of 110 nanoseconds. However, if an MMU address is being developed, $T l$ plus $T 2$ will have a minimum time of 185 nanoseconds. This allows variable frequency clocking (depending upon the instruction being executed) to allow a user to maximize performance.

Figure $B-4$ illustrates three possible types of operation that can occur internally and the timing relationship associated with each operation. The times that are presented in the figure are typical times and can vary depending on the type of transfer.


Figure B-1. External System Timing Requirements

$$
B-2
$$

$:$


## NOTES



1．INTERNAL OR EXTERNAL SOURCES CAN DRIVE THE INTERNAL BUS（BI）DURING T3，BI IS LATCHED DURING T4．
2．REGISTER FILE（RF）：DURING PRECHARGE，ALL REGISTER FILE OUTPUT IS LOW；OUTPUT IS ENABLED DURING PHASE A，BUT VALID DATA DOES NOT APPEAR UNTIL AFTER T2 ENABLES THE FILE ADDRESS．OUTPUT IS LATCHED AT THE END OF T2．NO PRECHARGE OCCURS DURING WRITE OPERATIONS．
3．OPERATION OF THE MODE RF（M－RF）IS THE SAME AS THE RF
4．MMU－RF：DURING PRECHARGE，THE DESCRIPTOR ARRAY OUTPUT IS LOW，EXCEPT FOR BIT O WHICH IS HIGH THIS PREVENTS ANY MMU ERROR CONDITIONS FROM BEING DETECTED FALSELY DURING PRECHARGE． FILE ACCESS DOES NOT BEGIN UNTIL T3

5．STACK：DATA INTO THE STACK IS LOADED DURING PHASE A AND HELD DURING PHASE A，IN LATCHES；DATA IS TRANSFERRED TO／FROM STACK DURING T3．
6．CLEAR FUNCTIONALITY：
MMU FLIP－FLOPS，MEMPRES，AND MEMPAR ARE RESET ON FIRST PHASE A FALLING TRANSITION ROS ADDR IS FORCED TO ALL ZEROS ON FIRST $\bar{\zeta}$ A FALLING EDGE．
STACK IS＂POPPED＂FOUR TIMES TO FILL IT WITH DEFAULT CODE（0001）；FOUR T3 TIMES ARE REQUIRED．
7．TICOS IS AN ASYNCHRONOUS SIGNAL HAVING A TRANSITION EVERY 8.33 MILLISECONDS．IT IS STROBED INTO AN EDGE TRIGGERED FLIP．FLOP AT T3；THE FLIP－FLOP CAN BE EDGE TRIGGERED RESET AT T2 UNDER FIRM－ WARE CONTRUL．

Figure B－2．Internal Timing Requirements


```
CLOCK INPUTS
    PHASE A - CONTROLS DIRECTION OF THE DATA FLOW INTO AND OUT OF THE CHIP; THAT IS, TRISTATE
    PHASE B - USED AS A STROBE PULSE FOR LATCHING I/O DATA.
```

INTERNAL TIMESLOTS

T1 :A•:B.THE FIRMWARE WORD IS LOADED INTO THE CHIP; THE I/O BUFFERS ARE POINTED IN: THE RF, M-RF, AND MMU RF ARE BEING PRECHARGED: A MINIMUM OF 60 NANOSECONDS IS REQUIRED FOR FIRMWARE REGISTER SETUP TIME AND FILE PRECHARGE TIME

T2 $\operatorname{IA} \cdot \overline{\Sigma B}$. RF/ALUIOATA OPERATIONS OCCUR; THE NEXT FIRMWARE ADDRESS IS GENERATED: THE IO BUFFERS ARE POINTED IN. THE MMU IS BEING PRECHARGED. THE RF AND M-RF THE I/O BUFFERS ARE POINTED IN: THE MMU IS BE
ACCESS OCCURS A MINIMUM OF 60 NANOSECONDS.

T3 IA•温. MMU OPERATION OCCURS; THE //O DRIVERS ARE POINTED IN OR OUT; THE NEXT EA•-B. MMU OPERATION OCCURS; THE I/O DRIVERS ARE POINTED IN OR OUT; THE NEX
FIRMWARE ADDRESS IS SENT OUT; THE PUSHIPOP OF THE FIRMWARE STACK OCCURS.
T4 FA•:B. DATA ON THE INTERNAL BUS IS LATCHED; A MINIMUM OF 50 NANOSECONDS FOR RF SETUP.

T1 + T2 EQUALS A MINIMUM OF 195 NANOSECONOS FOR MMU PRECHARGE TIME IF DESCRIPTOR ARRAY ADDRESS IS INDEXED; 155 NANOSECONDS MINIMUM TIME IF ADDRESS IS NOT INDEXED.

Figure B-3. Time Slot Events with Phase A and Phase B

Figure B-4A illustrates the internal chip timing assuming the following conditions: ROS address stable, external ROS firmware based on 80 -nanosecond access PROMS, and RF+G --> MMU --> PB.

Figure $B-4 B$ illustrates acicess timing with MMU active assuming the following conditions: $R F+G-->B I$ and $B I-->M M U \quad-->P B$.

Figure $B-4 C$ illustrates data out timing or address out timing with MMU not active assuming the following conditions: ROS address stabilized and $\mathrm{RF}+\mathrm{G}-->\mathrm{PB}$.


ROS ADDR STABLE (100 NANOSECONDS).
EXTERNAL ROS FIRMWARE ( 150 NANOSECONDSI BASED ON 80 NANOSECONDS ACCESS PROMS.
RF+G-BI (135 NANOSECONDS).
A. INTERNAL CHIP TIMING

B. ADDRESS TIMING WITH MMU ACTIVE


ASSUMPTIONS
ROS ADDR STABLE (100 NANOSECONDS) $R F+G-P B$ ( 175 NANOSECONDS)
C. DATA OUT TIMING OR ADDRESS OUT TIMING WITHOUT MMU ACTIVE

Figure B-4. Optimum Microcycle Timing of Phase A and Phase B

$$
B-5
$$

## Appendix C <br> PIN IDENTIFICATION AND PLACEMENT

The LSI-6 microprocessor chip incorporates a 68-pin leadless chip. The chip is mounted on a 68-pin Dual Inline Package (DIP) socket which is then soldered on a Printed Wire Assembly (PWA). Figure $C-1$ illustrates the pin identification and placement as viewed from the component side of the PWA. Table C-1 provides the interface signal name associated with each pin.


Figure C-1. Pin Identification and Placement
C-1

Table C-1. Interface Signal Name to Pin Number Correlation

| Pin No. | Interface Signal Name | Pin No. | Interface Signal Name |
| :---: | :---: | :---: | :---: |
| 1 | VBB ( -5 V ) | 35 | DATRQ1-33 |
| 2 | No connection | 36 | MEMPAR-P0 |
| 3 | No connection | 37 | MREFSH-P4 |
| 4 | INTRQ2-28 | 38 | DATRQ0-32 |
| 5 | POWRON+22 | 39 | DATRQ2-27 |
| 6 | DABS15+47 | 40 | RSADII +12 |
| 7 | DABSI $4+46$ | 41 | RSADI $0+11$ |
| 8 | DABS13+45 | 42 | RSAD9 +10 |
| 9 | DABSI 2+44 | 43 | RSAD8+9 |
| 10 | DABSI1+43 | 44 | RSAD7+8 |
| 11 | DABS10+42 | 45 | RSAD6+7 |
| 12 | DABS09+41 | 46 | RSAD5+6 |
| 13 | DABS08+40 | 47 | RSAD4 +5 |
| 14 | VCC ( +5 V ) | 48 | RSAD3+4 |
| 15 | VSS (GND) | 49 | RSAD2+3 |
| 16 | PHASE B ( $\varphi$ B) | 50 | RSADI +2 |
| 17 | PHASE A ( $\varnothing$ A) | 51 | RSAD $0+1$ |
| 18 | DABS07+39 | 52 | VSS (GND) |
| 19 | DABS06+38 | 53 | VCC ( +5 V ) |
| 20 | DABS05 +37 | 54 | BYTEXX-00 ${ }^{\text {a }}$ |
| 21 | DABSO $4+36$ | 55 | BUSYXX-P1 ${ }^{\text {a }}$ |
| 22 | DABSO3+35 | 56 | ONBDCN-0 ${ }^{\text {a }}$ |
| 23 | DABS02+25 | 57 | MPLOCK ${ }^{\text {a }}$ |
| 24 | DABSO1+24 | 58 | PROCED-P $2^{\text {a }}$ |
| 25 | DABSO0+23 | 59 | MIBGP0 $+13^{\text {a }}$ |
| 26 | DABS0A+21 | 60 | MIBGPI $+14^{\text {a }}$ |
| 27 | DABSOB +20 | 61 | MIBGP2 $+15^{\text {a }}$ |
| 28 | DABS $0 \mathrm{C}+19$ | 62 | MIBGP3+16 ${ }^{\text {a }}$ |
| 29 | DABSOD+18 | 63 | TSTBRI $+17^{\text {a }}$ |
| 30 | MEMPRES-P3 | 64 | No connection |
| 31 | CLEARX-0A | 65 | TICKOS+0A |
| 32 | DATRQ4-34 | 66 | INTRQ0-30 |
| 33 | DATRQ3-26 | 67 | INTRQ1-29 |
| 34 | MEMKIL+31 | 68 | No connection |

$$
C-2
$$

## SECTION 1

## INSTRUCTION TYPES

## Type/Source Format

Generic (GE)
[label] op

Memory Format

$f$ - Function.

d - Displacement, caiculated by the assembler as follows:
If " $<$ branchloc" is coded, $d=0$ and the next word (s) contain a pointer to branchloc If "branchloc" is coded, $d=1$ and the next word contains the displacement (DSP) to branchloc. If " $>$ branchloc" is coded, $d=$ -64 through +63 , which is the displacement to branchloc; ">branchloc" must not tag this instruction or the next word.

$$
D-1
$$

Branch on Registers (BR)
[label] op r\#,branchloc

| 0 | 1 | 3.4 | 15 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 0 | $r \#$ |  | $0 p$ | $d$ |

> d-See "Branch on Indicators," above.

Shift Short (SHS) and Shift Long (SHL).

[label] op r\#,s
$t$ - Type and direction of shift. Requires bits 8-11 for SHS and bits 8-10 for SHL.
s-Shift distance. Requires bits 12-15 for SHS and bits $11-15$ for SHL. (If $s=0$, the shift distance is obtained from R1.)

|  | 0 |  |  | 7 | 8 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Short Value Immediate (SI) | 0 | r\# | op |  |  | $v$ |  |

$v-$ Value between -128 and +127.

Input/Output (I/O)
See Systems Handbook, CC71

Single Operand (SO
[label] op as [,maskword]

as -See "Address Syllable."
maskword - Used only in SAVE, RSTR, and (optionally) bit instructions. If maskword is all zeros, the mask is obtained from R1.

as - See "Address Syllable."
maskword - Used only in SRM instruction. If maskword is all zeros, the mask is obtained from R1.

DSP 16-bit displacement ( $-32,768$ through $+32,767$ )
op Operation code
r\# Register number
[] Optional

## SECTION 2

## BASIC INSTRUCTIONS

| Mnemonic | Type | Description |
| :---: | :---: | :---: |
| ADD | DO | Add to R Reg |
| ADV | SI | Add Value to R Reg |
| ACO | GE | Acquire Stack Space |
| AID | SO | Add Double Word Integer |
| AND | DO | AND With R Reg |
| ANH | DO | AND Halfword With R Reg |
| ASD | GE | Activate Segment Descriptor |
| B | BI | Branch |
| BAG | BI | Br Alg Greater Than |
| bAgE | BI | Br Alg Greater Than or Equal |
| BAL | BI | Br Alg Less Than |
| BALE | BI | Br Alg Less Than or Equal |
| BBF | BI | Br on Bit Test Indicator False |
| BBT | BI | Br on Bit Test Indicator True |
| BCF | BI | Br on Carry False |
| BCT | BI | Br on Carry True |
| BDEC | BR | Br After Decrementing R Reg |
| BE | BI | Br Equal |
| BEVN | BR | Br if R Reg Even |
| BEZ | BR | Br if R Reg Equal to Zero |
| BG | BI | Br Greater Than |
| BGE | BI | Br Greater Than or Equal |
| BGEZ | BR | Br if R Reg Greater Than or Equal to Zero |
| BGZ | BR | Br if R Reg Greater Than Zero |

## Operation

$R \# \leftarrow R \#+[E A]$ I(ov), I(c) affected
R\# R R + V I(ov), I(c) affected
See Note
$R 6, R 7, \leftarrow R 6, R 7+[E A]$
( (ov), I(c) affected
$R \# \leftarrow R \# \wedge[E A]$
$R \# \leftarrow R \# \wedge[E A]$ sign
extended
See Note
$P \leftarrow E A$
If $\|(g) \oplus\|(u)=1$,
then $P \leftarrow E A$
If $I(1) \oplus \|(u)=0$,
then $P \leftarrow E A$
If $|(1) \oplus|(u)=1$,
then $P$ - EA
If $|(g) \oplus|(u)=0$,
then $P \leftarrow E A$
If $\mid(b)=0$, then $P \leftarrow E A$

If $I(b)=1$, then $P \leftarrow E A$

If $\|(c)=0$, then $P \leftarrow E A$
If $\mid(c)=1$, then $P \leftarrow E A$
R\#ャR\#+FFFF;
if $R \# \neq F F F F$, then $P \leftarrow E A$
If $\mathrm{I}(\mathrm{I}) \vee \mathrm{I}(\mathrm{g})=0$,
then $P \leftarrow E A$
If $R \#(15)=0$, then $P \leftarrow E A$
If $R \#=0$, then $P \leftarrow E A$
If $\mathrm{I}(\mathrm{g})=1$, then $\mathrm{P} \leftarrow E A$
If $I(1)=0$, then $P \leftarrow E A$

If $R \#(0)=0$, then $P \leftarrow E A$

If $R \#(1: 15) \neq 0$
and $R \#(0)=0$, then $P \leftarrow E A$

| Mnemonic | Type | Description |
| :---: | :---: | :---: |
| BINC | BR | Br After Incrementing R Reg |
| BIOF | BI | Br on $\mathrm{I} / \mathrm{O}$ Indicator False |
| BIOT | BI | Br on $1 / \mathrm{O}$ Indicator True |
| BL | BI | Br Less Than |
| BLE | BI | Br Less Than or Equal |
| BLEZ | BR | Br if R Reg Less Than or Equal to Zero |
| BLZ | BR | $B R$ if $R$ Reg Less Than Zero |
| BNE | BI | Br Not Equal |
| BNEZ | BR | Br if R Reg Not Equal to Zero |
| BNOV | BI | Br on Not Overflow |
| BODD | BR | Br if R Reg Odd |
| BOV | BI | Br on Overflow |
| BRK | GE | Breakpoint |
| BSE | BI | Br Signs Equal |
| BSU | BI | Br Signs Unlike |
| CAD | SO | Carry Add |
| CL | SO | Clear Memory |
| CLH | SO | Clear Memory Halfword |
| CMB | DO | Compare B Reg |
| CMH | DO | Compare R Reg With Halfword |
| CMN | SO | Compare With Null |
| CMR | DO | Compare R Reg |
| CMV | SI | Compare R Reg With Value |
| CMZ | SO | Compare With Zero |
| CNFG | GE | Configure |
| CPL | SO | Complement |

## Operation

$R \# \leftarrow R \#+0001$;
If $R \# \neq 0$, then $P \leftarrow E A$
If $I(i)=0$, then $P \leftarrow E A$

If $I(i)=1$, then $P \leftarrow E A$

If $I(I)=1$, then $P \leftarrow E A$
If $\mathrm{I}(\mathrm{g})=0$, then $P \leftarrow E A$
If $R \#(0)=1$ or $P \#=0$,
then $P \leftarrow E A$
If $R \#(0)=1$, then $P \leftarrow E A$
If $\mid(1) \vee \|(g)=1$,
then $P \leftarrow E A$
If $R \# \neq 0$, then $P \leftarrow E A$

If $\|(o v)=0$, then $P \leftarrow E A$
If $R \#(15)=1$, then $P \leftarrow E A$
If $\mathrm{I}(\mathrm{ov})=1$, then $P \leftarrow E A$
Generate trap via Trap
Vector \#2.
If $I(u)=0$, then $P \leftarrow E A$
If $I(u)=1$, then $P \leftarrow E A$
$[E A] \leftarrow[E A]+I(c)$
I(ov), I(c) affected
[EA] $\leftarrow 0000$
$[E A] \leftarrow 00$
B\#:: [EA]
I(g), I(I) affected
I(u) affected but undefined
R\#:: [EA] sign extended
I(g), I(1), I(u) affected
[EA] :: Null Address
I(g), I(1) affected
I(u) affected but undefined
R\#:: [EA]
I(g), I(I), (u) affected
R \# :: V sign extended
I(g), I(I), I(u) affected
[EA] :: 0000
I(g), I(I), I(u) affected
See Note
$[E A] \leftarrow[E A] \oplus F F F F$

| Mnemonic | Type | Description | Operation |
| :---: | :---: | :---: | :---: |
| DAL | SHL | Dbl Shift Arith Left | See Note |
| DAR | SHL | Dbl Shift Arith Right | See Note |
| DCL | SHS | Dbl Shift Closed Left | See Note |
| DCR | SHS | Dbl Shift Closed Right | See Note |
| DEC | SO | Decrement | $\begin{aligned} & {[E A] \leftarrow[E A]+F F F F ;} \\ & I(b) \leftarrow[E A](0) \\ & I(o v), I(c), l(b) \text { affected } \end{aligned}$ |
| DIV | DO | Divide R Reg | $\begin{aligned} & R \# \leftarrow R \# /[E A] \\ & \text { except if } r \#=R 7 \text {, } \\ & \text { then } R 7 \leftarrow R 6, R 7 /[E A] \\ & \text { and } R 6 \leftarrow \text { remainder } \\ & \text { I (ov), I(c) affected } \end{aligned}$ |
| DOL | SHL | Dbl Shift Open Left | See "Shift Instructions" |
| DOR | SHL | Dbl Shift Open Right | See "Shift Instructions" |
| DOA | GE | Dequeue by Address | See Note |
| DQH | GE | Dequeue from Head | See Note |
| ENT | SO | Enter | $P \leftarrow E A ; S(p) \leftarrow 0$ |
| HLT | GE | Halt | See Note |
| INC | SO | Increment | $\begin{aligned} & l(b) \leftarrow[E A](0) ; \\ & {[E A] \leftarrow[E A]+0001} \\ & 1(o v), l(c), l(b) \text { affected } \end{aligned}$ |
| 10 | 1/0 | Input/Output (Word) | See Note |
| 1 OH | 1/0 | Input/Output Halfword | See Note |
| IOLD | 1/0 | Input/Output Load | See Note |
| JMP | SO | Jump | $P \leftarrow E A$ |
| LAB | DO | Load EA Into B Reg | $B \# \leftarrow E A$ |
| LB | SO | Load Bit | $l(b) \leftarrow[E A] i$ (if indexed) <br> $1(b) \leftarrow V[E A] m$ (if masked) <br> l(b) affected |
| LBC | SO | Load Bit and Complement | (b) $\leftarrow[E A]$; <br> $[E A] i \leftarrow[E A] i$ (if indexed) <br> $l(b) \leftarrow V[E A] m$; <br> $\left.[E A] m \leftarrow-\frac{[E A] m}{}\right\}$ (if masked) <br> l(b) affected |
| LBF | SO | Load Bit and Set False | $\left.\begin{array}{l}l(b) \leftarrow[E A] i \\ {[E A] i \leftarrow 0}\end{array}\right\}$ (if indexed) <br> $\left.\begin{array}{l}l(b) \leftarrow \vee[E A] m ; \\ {[E A] m \leftarrow 0}\end{array}\right\}$ (if masked) <br> l(b) affected |
| LBS | SO | Load Bit and Swap | $\mathrm{l}(\mathrm{b}) \longleftrightarrow[E A]$; (if indexed) <br> Temp $-1(b)$; <br> l(b) $\leftarrow \vee[E A] m ;\}$ (if masked) <br> [EA] $m \leftarrow$ Temp <br> $i(b)$ affected |


| Mnemonic | Type | Description |
| :---: | :---: | :---: |
| LBT | SO | Load Bit and Set True |
| LDB | DO | Load B Reg |
| LDH | DO | Load Halfword Into R Reg |
| LDI | So | Load Doubleword Integer |
| LDR | DO | Load R Reg |
| LDT | GE | Load T Register |
| LDV | SI | Load Value Into R Reg |
| LEV | SO | Level Change |
| LLH | DO | Load Logical Halfword |
| LNJ | DO | Load B Reg and Jump |
| LRDB | GE | Load Remote Descriptor Base Register |
| MCL | GE | Monitor Call Via Trap |
| MLV | SI | Multiply R Reg by Value |
| MMM | GE | Memory to Memory Move |
| MTM | DO | Modify Test M Reg |
| MUL | DO | Multiply R Reg |
| NEG | SO | Negate |
| NOP | BI | No Operation |
| OR | DO | OR With R Reg |
| ORH | DO | OR Halfword With R Reg |
| OOH | GE | Queue on Head |
| QOT | GE | Queue on Tail |
| RLQ | GE | Relinquish Stack Space |
| RSTR | SO | Restore Context |

## Operation

$\left.\begin{array}{l}l(b) \leftarrow[E A] i ; \\ {[E A] i \leftarrow 1}\end{array}\right\}$ (if indexed)
$l(b) \leftarrow V[E A] m$;
[EA] $m \leftarrow 1$ $\}$ (if masked)
I(b) affected
$B \# \leftarrow[E A]$
$R \# \leftarrow[E A]$ sign extended
$R 6, R 7 \leftarrow[E A]$
$R \# \leftarrow[E A]$
$T \leftarrow B \#$
$R \# \leftarrow V$ sign extended
See Note
$R \#(8: 15) \leftarrow[E A]$;
$R \#(0: 7) \leftarrow 00$
$B \# \leftarrow N S I A ; P \leftarrow E A$
$R D B R \leftarrow B 3$

Generate trap via Trap
Vector \#1
$R \# \leftarrow R \#$ * $V$
except if r\# = 7,
then R6, R7 $\leftarrow \mathrm{R}^{*}$ *V
I (ov) affected
See Note
See Note
$R \# \leftarrow R \#$ * $[E A]$
except if $r \neq=R 7$,
then R6, R7 - R7 * [EA]
I (ov) affected
$[E A] \leftarrow 0000$ [EA]
I(ov), I(c) affected
None
$R \# \leftarrow R \# V[E A]$
$R \# \leftarrow R \# V[E A]$ sign
extended
See Note
See Note
See Note
See Note

| Mnemonic | Type | Description | Operation |
| :---: | :---: | :---: | :---: |
| RTCF | GE | Real Time Clock Off | See Note |
| RTCN | GE | Real Time Clock On | See Note |
| RTT | GE | Return From Trap | See Note |
| SAL | SHS | Sgl Shift Arith Left | See "Shift Instructions" |
| SAR | SHS | Sgl Shift Arith Right | See "Shift Instructions" |
| SAVE | SO | Save Context | See Note |
| SCL | SHS | Sgl Shift Closed Left | See "Shift Instructions" |
| SCR | SHS | Sgl Shift Closed Right | See "Shift Instructions" |
| SDI | SO | Store Doubleword Integer | $[E A] \leftarrow R 6, R 7$ |
| SID | SO | Subtract Doubleword Integer | $\begin{aligned} & R 6, R 7 \leftarrow R 6, R 7+[E A] \\ & +1 ; 1(o v), I(c) \text { affected } \end{aligned}$ |
| SOL | SHS | Sgl Shift Open Left | See "Shift'Instructions" |
| SOR | SHS | Sgl Shift Open Right | See "Shift Instructions" |
| SRDB | GE | Store Remote Descriptor Base Register | $\mathrm{B} 3 \leftarrow \mathrm{RDBR}$ |
| SRM | DO | Store Reg Masked | $\begin{aligned} & {[E A] \leftarrow(R \# \wedge m) \vee} \\ & ([E A] \wedge \bar{m}) \end{aligned}$ |
| STB | DO | Store B Reg | $[E A] \leftarrow B \#$ |
| STH | DO | Store Halfword From R Reg | $[E A] \leftarrow R \#$ (8:15) |
| STM | DO | Store M Reg | [EA] $(8: 15) \leftarrow M 1$ <br> [EA] $(0: 7)-F F$ <br> If $\mathrm{r} \# \neq \mathrm{M} 1$, generate trap via Trap Vector \#5 (Model 33 only) |
| STR | DO | Store R Reg | [EA] $\leftarrow$ R\# |
| STS | SO | Store S Reg | $[E A] \leftarrow S$ |
| STT | GE | Store T Reg | $B \leftarrow T$ |
| SUB | DO | Subtract From R Reg | $R \# \leftarrow R \# \leftarrow[E A]$ <br> ! (ov), I(c) affected |
| SWB | DO | Swap B Reg | $B \#$ \# [EA] |
| SWR | DO | Swap R Reg | $R \# \longleftrightarrow[E A]$ |
| VLD | GE | Validate | See Note |
| WDTF | GE | Watchdog Timer Off | See Note |
| WDTN | GE | Watchdog Timer On | See Note |
| XOH | DO | Exclusive OR Halfword With R Reg | $R \# \leftarrow R \# \oplus[E A]$ sign extended |
| XOR | DO | Exclusive OR With R Reg | $R \#-R=\oplus$ [EA] |

D-8

| B \# | Value store specified B register |
| :---: | :---: |
| EA | Effective address |
| [EA] | Value of operand (bit, halfword, word, doubleword) pointed to by the effective address |
| [EA] (0) | Value of bit 0 of operand pointed to by the effective address |
| [EA] (0:7) | Value of bits 0 through 7 of operand pointed to by the effective address |
| [EA] (8:15) | Value of bits 8 through 15 of operand pointed to by the effective address |
| [EA] i | Value of single bit obtained through an indexed address |
| [EA] i | Complement value of single bit obtained through an indexed address |
| [EA] m | Value of each masked bit in the word pointed to be the effective address |
| [EA] m | Complement value of each masked bit in the word pointed to by the effective address |
| $V[E A] m$ | Single bit value obtained by an inclusive OR operation on the logical product of (1) the designated mask and (2) the word pointed to be the effective address |
| 1(b) | "Bit test" indicator bit of 1 register |
| I(c) | "Carry" indicator bit of I register |
| $1(\mathrm{~g})$ | "'Greater than" indicator bit of I register |
| I(i) | "Input/output" indicator bit of I register |
| I(I) | "Less than" indicator bit of I register |
| I (ov) | "Overflow" indicator bit of I register |
| I(u) | "Unlike signs" indicator bit of I register |
| m | Value of mask operand |
| $\bar{m}$ | Complement of mask operand value |
| M \# | Specified M register |
| NSIA | Next sequential instruction address |
| P | Program counter (Pregister) |
| r\# | Register number |
| R \# | Specified R register |
| R\#(0) | Bit 0 of specified R register |
| R\#(15) | Bit 15 of specified R register |
| $\mathrm{R} \#(0: 7)$ | Bits 0 through 7 of specified R register |
| R\#(1:15) | Bits 1 through 15 of specified R register |
| R\#(8:15) | Bits 8 through 15 of specified R register |
| S | S register |
| S(p) | "Privilege state" bits of S register |
| Temp | Temporary storage location for a single bit; the value stored in this temporary storage location |
| T | Stack address register |
| V | Value in bits 8 through 15 of this instruction |

"Carry" indicator bit of I register
"Greater than" indicator bit of I register
"Input/output" indicator bit of I register
"Less than" indicator bit of I register
Overflow indicator bit of I register

Value of mask operand
Complement of mask operand value Specified $M$ register

Next sequential instruction address
(Pregister)

Specified $R$ register
Bit 0 of specified $R$ register
Bit 15 of specified $R$ register

Bits 1 through 15 of specified R register

Bits 8 through 15 of specified $R$ register
S register
"Privilege state" bits of $S$ register
Temporary storage location for a single bit; the value stored in this temporary storage location

Value in bits 8 through 15 of this instruction

| $\oplus$ | Exclusive OR |
| :--- | :--- |
| $\vee$ | Inclusive OR |
| $\wedge$ | Logical AND |
|  | Division operator |
| $*$ | Multiplication operator |
| $;$ | Separator for nonsimultaneous operations |
| $::$ | Is compared with |
| $\leftarrow$ | Is replaced by |
| $\leftrightarrows$ | Is exchanged with |

NOTE: Refer to Systems Handbook, CC71

## SECTION 3

## SCIENTIFIC INSTRUCTIONS

 (ALPHABETICAL)\(\left.$$
\begin{array}{lll}\text { Mnemonic } & \text { Type } & \text { Description } \\
\text { SAD } & \text { DO } & \begin{array}{l}\text { Scientific Add } \\
\text { Branch if Equal }\end{array} \\
\text { SBE } & \text { BI } & \begin{array}{l}\text { Branch on Exponent } \\
\text { Underflow }\end{array} \\
\text { SBEZ } & \text { BR } & \begin{array}{l}\text { Branch on SA }=0\end{array} \\
\text { SBG } & \text { BI } & \begin{array}{l}\text { Branch on Greater } \\
\text { Than }\end{array} \\
\text { SBGE } & \text { BI } & \begin{array}{l}\text { Branch on Greater } \\
\text { Than or Equal to } \\
\text { Branch on SA } \geqslant 0\end{array} \\
\text { SBGEZ } & \text { BR } & \begin{array}{l}\text { Branch on SA }>0\end{array} \\
\text { SBGZ } & \text { BI } & \begin{array}{l}\text { Branch on Less Than }\end{array}
$$ <br>
SBL \& Branch on Less Than <br>

or Equal to\end{array}\right\}\)| Branch on SA $\leqslant 0$ |
| :--- |
| SBLE |

## Operation

$$
\begin{aligned}
& {[S A \#] \leftarrow[S A \#]+[E A]} \\
& \text { If }[S I(L) \vee S I(G)=0 \text {, } \\
& \text { then }[P] \leftarrow E A \\
& \text { If }[S I(E U F)]=1 \text {, then } \\
& {[P] \leftarrow E A} \\
& \text { If }[S A \#(f)]=0 \text {, then } \\
& {[P] \leftarrow E A} \\
& \text { If }[S I(G)]=1 \text {, then } \\
& {[P] \leftarrow E A} \\
& \text { If }(S I(L)]=0 \text {, then } \\
& {[P] \leftarrow E A} \\
& \text { If }[S A \#(s)]=0 \text {, or if } \\
& {[S A \#(f)=0 \text {, then }[P]} \\
& \leftarrow E A \\
& \text { If }[S A \#(f)] \neq 0 \text { and } \\
& {[S A \#(s)]=0 \text {, then }} \\
& {[P] \leftarrow E A} \\
& \text { If }[S I(L)]=1 \text {, then } \\
& {[P] \leftarrow E A} \\
& \text { If }[S I(G)]: 0 \text {, then } \\
& {[P] \leftarrow E A} \\
& \text { If }[S A \#(f)]=0 \text { or if } \\
& {[S A \#(s)]=1 \text {, then }} \\
& {[P] \leftarrow E A} \\
& \text { If }[S A \#(s)]=1 \text { and } \\
& {[S A \#(f)] \neq 0 \text { then }} \\
& {[P] \leftarrow E A} \\
& \text { If }[S I(L) V S I \text { (G)] = } 1 \text {, } \\
& \text { then }[P] \leftarrow E A \\
& \text { If }[S I(E U F)]=0 \text {, then } \\
& {[P] \leftarrow E A} \\
& \text { If }[S A \#(f)] \neq 0 \text {, then } \\
& {[P] \leftarrow E A} \\
& \text { If }[S I(P E)]=0 \text {, then } \\
& {[P] \leftarrow E A}
\end{aligned}
$$



NOTE:
These instructions are software simulated except on Models $43,47,53$, and 57 with the SIP option.

## SECTION 4

## COMMERCIAL INSTRUCTIONS (ALPHABETICAL)

| Mnemonic ${ }^{1}$ | Type | Description | Operation |
| :---: | :---: | :---: | :---: |
| ACM | A | Alphanumeric Compare | [DD1] : ${ }^{\text {[ }}$ (DD2] $\rightarrow \mathrm{CI}(\mathrm{G}, \mathrm{L})$ |
| ALR | A | Alphanumeric Move | [DD1] $\rightarrow$ [DD2] |
| AME | E | Alphanumeric Move and Edit | [DD1] edited $\rightarrow$ [DD2]; <br> [DD3] specifies Micro-ops |
| CBD | $N$ | Convert Binary to Decimal | [DD1] converted $\rightarrow$ [DD2] |
| Cbe | B | Branch if Equal | If $\mathrm{Cl}(\mathrm{G}$ and L$)=0$, then $[P] \leftarrow E A$ |
| CBG | B | Branch if Greater | If $\mathrm{CI}(\mathrm{G})=1$, then $[P]-E A$ |
| CBGE | B | Branch if Greater Than or Equal | If $\mathrm{CI}(\mathrm{L})=0$, then $[P]-E A$ |
| CBL | B | Branch if Less | If $\mathrm{Cl}(\mathrm{L})=1$, then $[\mathrm{P}] \leftarrow \mathrm{EA}$ |
| Cble | B | Branch if Less Than or Equal | If $\mathrm{CI}(\mathrm{G})=0$, then $[P] \leftarrow E A$ |
| CBNE | B | Branch if Not Equal | If $\mathrm{CI}(\mathrm{G}$ or L$)=1$, then $[\mathrm{P}] \leftarrow \mathrm{EA}$ |
| CBNOV | B | Branch if No Overflow | If $\mathrm{Cl}(\mathrm{OV})=0$, then $[P]-E A$ |
| CBNSF | B | Branch if No Sign Fault | If $\mathrm{Cl}(\mathrm{SF})=0$, then $[P] \leftarrow E A$ |
| CBNTR | B | Branch on No Truncation | If $\mathrm{Cl}(\mathrm{TR})=0$, then $[\mathrm{P}] \leftarrow E \mathrm{EA}$ |
| CBOV | B | Branch on Overflow | If $\mathrm{CI}(\mathrm{OV})=1$, then $[P] \leftarrow E A$ |
| CBSF | B | Branch on Sign Fault | If $\mathrm{Cl}(\mathrm{SF})=1$, then $[\mathrm{P}] \leftarrow \mathrm{EA}$ |
| CBTR | B | Branch on Truncation | If $\mathrm{Cl}(\mathrm{TR})=1$, then $[P] \leftarrow E A$ |
| CDB | N | Convert Decimal to Binary | [DD1] converted $\rightarrow$ [DD2] |
| CSNCB | B | Synchronize and Branch | Prevents CP from going to next instruction until previous commercial instruction is completed; then performs unconditional branch |
| CSYNC | B | Synchronize | Prevents CP from going to next instruction until previous commercial instruction is completed |
| DAD | N | Decimal Add | [DD2] + [DD1] $\rightarrow$ [DD2] |
| DCM | N | Decimal Compare | [DD1] :: [DD2] $\rightarrow$ IND |
| DDV | N | Decimal Divide | $\begin{aligned} & {[D D 2] /[D D 1] \rightarrow[D D 3] ;} \\ & R \rightarrow[D D 2] \end{aligned}$ |
| DLS | E | Decimal Left Shift | Shift [DD1] left " $d$ " positions ${ }^{2}$ |
| DMC | N | Decimal Move and Convert | [DD1] converted $\rightarrow$ [DD2] |
| DME | E | Decimal Move and Edit | [DD1] Edited $\rightarrow$ [DD2]; <br> [DD3] specifies Micro-ops |
| DML | N | Decimal Multiply | [DD2] * [DD1] $\rightarrow$ [DD2] |
| DRS | E | Decimal Right Shift | Shift [DD1] right " $\mathrm{d}^{\prime \prime}$ positions ${ }^{2}$ |


| Mnemonic ${ }^{1}$ | Type | Description | Operation . |
| :---: | :---: | :---: | :---: |
| DSB | $N$ | Decimal Subtract | [DD2] - [DD1] $\rightarrow$ [DD2] |
| DSH | $N$ | Decimal Shift | Shift [DD1] left " $d$ " positions <br> Shift [DD1] right "d" positions |
| MAT | A | Alphanumeric Move and Translate | [DD1] translate $\rightarrow$ [DD2]; [DD3] specifies 256-byte Translate Table |
| $\mathrm{SRCH}^{3}$ | A | Alphanumeric Search | [DD3] is searched using [DD1] and [DD2] for some purposes |
| VRFY ${ }^{3}$ | A | Alphanumeric Verify | [DD3] is verified using [DD1] and [DD2] for some purposes |
| where: |  |  |  |
| DD1, 2 and 3 = Data Description 1, 2, or 3 |  |  |  |
| $N=$ Numeric Type |  |  |  |
| A = Alphanumeric Type |  |  |  |
| E = Edit Type |  |  |  |
| $B=$ Branch Type |  |  |  |
| ${ }^{1}$ These instructions are software simulated except on Models 47 and 57. |  |  |  |
| ${ }^{2}$ DLS and DRS are software instructions that generate the DSH code and the appropriate value of the shift control word. Refer to footnote 1 on page 5-2, and to the Level 6 Assembler Manual, Order No. CB07, for a complete description. |  |  |  |
| ${ }^{3}$ Requires Model 47 or Model 57. |  |  |  |

## SECTION 5

## INSTRUCTIONS

(NUMERICAL)

| H | H2 | H3 | H4 | Mnemonic | H1 | H2 | H3 | H4 | Mnem |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Generic (GE) |  |  |  |  | Branch on Indicators (BI) |  |  |  |  |
| 0 | 0 | 0 | 0 | HLT | 0 | 2 | $0+x$ | - | BL |
| 0 | 0 | 0 | 1 | MCL | 0 | 2 | $8+x$ | - | BGE |
| 0 | 0 | 0 | 2 | BRK | 0 | 3 | 0+x | - | BG |
| 0 | 0 | 0 | 3 | RTT | 0 | 3 | $8+x$ | - | BLE |
| 0 | 0 | 0 | 4 | RTCN | 0 | 4 | $0+x$ | - | BOV |
| 0 | 0 | 0 | 5 | RTCF | 0 | 4 | $8+x$ | - | BNOV |
| 0 | 0 | 0 | 6 | WDTN | 0 | 5 | 0+x | - | BBT |
| 0 | 0 | 0 | 7 | WDTF | 0 | 5 | $8+x$ | - | BBF |
| 0 | 0 | 0 | 8 | MMM | 0 | 6 | $0+x$ | - | BCT |
| 0 | 0 | 0 | A | ASD | 0 | 6 | $8+x$ | - | BCF |
| 0 | 0 | 0 | B | VLD | 0 | 7 | 0+x | - | BIOT |
| 0 | 0 | 0 | C | LRDB | 0 | 7 | $8+x$ | - | BIOF |
| 0 | 0 | 0 | D | SRDB | 0 | 8 | 0+x | - | BAL |
| 0 | 0 | 1 | 0 | LDT* | 0 | 8 | $8+x$ | - | bAGE |
| 0 | 0 | 1 | 0 | STT* | 0 | 9 | $0+x$ | - | BE |
| 0 | 0 | 1 | 0 | ACQ* | 0 | 9 | $8+x$ | - | BNE |
| 0 | 0 | 1 | 0 | RLQ* | 0 | A | 0+x | - | BAG |
| 0 | 0 | 1 | 1 | CNFG | 0 | A | $8+x$ | - | bale |
| 0 | 0 | 6 | 0 | DOA | 0 | B | $0+x$ | - | BSU |
| 0 | 0 | 6 | 1 | QOT | 0 | B | $8+x$ | - | BSE |
| 0 | 0 |  | 2 | DOH | 0 | F | $0+x$ | - | NOP |
| 0 | 0 | 6 | 3 | OOH | 0 | F | $8+x$ | - | B |

*Function determined by second word of instruction. See Systems Handbook, CC71

| Commercial Branches |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 3 | $0+x$ | - | CBOV |
| 1 | 3 | $8+x$ | - | CBNOV |
| 2 | 3 | $0+x$ | - | CBTR |
| 2 | 3 | $8+x$ | - | CBNTR |
| 3 | 3 | $0+x$ | - | CBSF |
| 3 | 3 | $8+x$ | - | CBNSF |
| 4 | 3 | $0+x$ | - | CSYNC |
| 4 | 3 | $8+x$ | - | CSNCB |
| 5 | 3 | $0+x$ | - | CBNE |
| 5 | 3 | $8+x$ | - | CBE |
| 6 | 3 | $0+x$ | - | CBG |
| 6 | 3 | $8+x$ | - | CBLE |
| 7 | 3 | $0+x$ | - | CBL |
| 7 | 3 | $8+x$ | - | CBGE |

## Scientific Branches

| $0+r$ | 4 | $0+x$ | - | SBLZ |
| :--- | :--- | :--- | :--- | :--- |
| 4 | 4 | $0+x$ | - | SBL |
| 5 | 4 | $0+x$ | - | SBPE |
| 6 | 4 | $0+x$ | - | SBSE |
| 7 | 4 | $0+x$ | - | SBEU |
| $0+r$ | 4 | $8+x$ | - | SBGEZ |
| 4 | 4 | $8+x$ | - | SBGE |
| 5 | 4 | $8+x$ | - | SBNPE |
| 6 | 4 | $8+x$ | - | SBNSE |
| 7 | 4 | $8+x$ | - | SBNEU |
| $0+r$ | 5 | $0+x$ | - | SBEZ |
| 4 | 5 | $0+x$ | - | SBE |
| $0+r$ | 5 | $8+x$ | - | SBNEZ |
| 4 | 5 | $8+x$ | - | SBNE |
| $0+r$ | 6 | $0+x$ | - | SBGZ |
| 4 | 6 | $0+x$ | - | SBG |
| $0+r$ | 6 | $8+x$ | - | SBLEZ |
| 4 | 6 | $8+x$ | - | SBLE |


| H 1 | H 2 | H 3 | H 4 | Mnemonic |
| :--- | :--- | :--- | :--- | :--- |
| Branch on | Registers (BR) |  |  |  |
| $0+r$ | 7 | $0+x$ | - | BDEC |
| $0+r$ | 7 | $8+x$ | - | BINC |
| $0+r$ | 8 | $0+x$ | - | BLZ |
| $0+r$ | 8 | $8+x$ | - | BGEZ |
| $0+r$ | 9 | $0+x$ | - | BEZ |
| $0+r$ | 9 | $8+x$ | - | BNEZ |
| $0+r$ | A | $0+x$ | - | BGZ |
| $0+r$ | A | $8+x$ | - | BLEZ |
| $0+r$ | $B$ | $0+x$ | - | BEVN |
| $0+r$ | B | $8+x$ | - | BODD |


| Short Value Immediate (SI) |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $0+r$ | C | - | - | LDV |
| $0+r$ | $D$ | - | - | CMV |
| $0+r$ | E | - | - | ADV |
| $0+r$ | F | - | - | $M L V$ |

Input/Output (1/O)

| 8 | 0 | $0+x$ | - | 10 |
| :--- | :--- | :--- | :--- | :--- |
| 8 | 1 | $0+x$ | - | $1 O H$ |
| 8 | 1 | $8+x$ | - | $1 O L D$ |

## Single Operand (SO)

| 8 | 2 | $0+x$ | - | NEG |
| :--- | :--- | :--- | :--- | :--- |
| 8 | 2 | $8+x$ | - | LB |
| 8 | 3 | $8+x$ | - | JNIP |
| 8 | 4 | $0+x$ | - | AID |
| 8 | 4 | $8+x$ | - | SID |
| 8 | 6 | $0+x$ | - | CPL |
| 8 | 7 | $0+x$ | - | CL |
| 8 | 7 | $8+x$ | - | CLH |
| 8 | 8 | $0+x$ | - | LBF |
| 8 | 8 | $8+x$ | - | DEC |
| 8 | 9 | $0+x$ | - | LBT |
| 8 | 9 | $8+x$ | - | CMZ |
| 8 | A | $0+x$ | - | LBS |
| 8 | A | $8+x$ | - | INC |
| 8 | B | $0+x$ | - | LBC |
| 8 | B | $8+x$ | - | ENT |
| 8 | C | $0+x$ | - | STS |
| 8 | C | $8+x$ | - | LDI |
| 8 | D | $0+x$ | - | SDI |
| 8 | D | $8+x$ | - | CMN |
| 8 | E | $0+x$ | - | LEV |
| 8 | E | $8+x$ | - | CAD |
| 8 | $F$ | $0+x$ | - | SAVE |
| 8 | F | $8+x$ | - | RSTR |


| H 1 | H 2 | H 3 | H 4 | Mnemonic |
| :--- | :--- | :--- | :--- | :--- |
| Double Operand (DO) |  |  |  |  |


| $8+r$ | 0 | $0+x$ | - | MTM |
| :--- | :--- | :--- | :--- | :--- |
| $8+r$ | 0 | $8+x$ | - | LDH |
| $8+r$ | 1 | $8+x$ | - | CMH |
| $8+r$ | 2 | $0+x$ | - | SUB |
| $8+r$ | 2 | $8+x$ | - | LLH |
| $8+r$ | 3 | $0+x$ | - | DIV |
| $8+r$ | 3 | $8+x$ | - | LNJ |
| $8+r$ | 4 | $0+x$ | - | OR |
| $8+r$ | 4 | $8+x$ | - | ORH |
| $8+r$ | 5 | $0+x$ | - | AND |
| $8+r$ | 5 | $8+x$ | - | ANH |
| $8+r$ | 6 | $0+x$ | - | XOR |
| $8+r$ | 6 | $8+x$ | - | XOH |
| $8+r$ | 7 | $0+x$ | - | STM |
| $8+r$ | 7 | $8+x$ | - | STH |
| $8+r$ | 8 | $0+x$ | - | LDR |
| $8+r$ | 9 | $0+x$ | - | CMR |
| $8+r$ | A | $0+x$ | - | ADD |
| $8+r$ | A | $8+x$ | - | SRM |
| $8+r$ | B | $0+x$ | - | MUL |
| $8+r$ | B | $8+x$ | - | LAB |
| $8+r$ | C | $8+x$ | - | LDB |
| $8+r$ | D | $8+x$ | - | CMB |
| $8+r$ | E | $0+x$ | - | SWR |
| $8+r$ | E | $8+x$ | - | SWB |
| $8+r$ | F | $0+x$ | - | STR |
| $8+r$ | F | $8+x$ | - | STB |

## Scientific

| C | 8 | $8+x$ | - | SCZD |
| :---: | :---: | :---: | :---: | :---: |
| C+r | 8 | $8+x$ | - | SCM |
| 8+r | 8 | $8+x$ | - | SLD |
| C | 9 | $8+x$ | - | SNGD |
| $\mathrm{C}+\mathrm{r}$ | 9 | $8+x$ | - | SSB |
| 8+r | 9 | $8+x$ | - | SAD |
| C | C | $0+x$ | - | SCZQ |
| C+r | C | $0+x$ | - | SDV |
| $8+r$ | C | $0+x$ | - | SML |
| C | D | $0+x$ | - | SNGQ |
| C+r | D | $0+x$ | - | SSW |
| $8+r$ | D | $0+x$ | - | SST |


| H 1 | H 2 | H 3 | H 4 |  | Mnemonic |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Commercial |  |  |  |  |  |
| 0 | 0 | 2 | 0 | - | VRFY |
| 0 | 0 | 2 | 1 | - | ALR |
| 0 | 0 | 2 | 2 | - | ACM |
| 0 | 0 | 2 | 3 | - | MAT |
| 0 | 0 | 2 | 4 | - | AME |
| 0 | 0 | 2 | 5 | - | DMC |
| 0 | 0 | 2 | 6 | - | DME |
| 0 | 0 | 2 | 7 | - | CBD |
| 0 | 0 | 2 | 8 | - | SRCH |
| 0 | 0 | 2 | 9 | - | DML |
| 0 | 0 | 2 | $A$ | - | CDB |
| 0 | 0 | 2 | $B$ | - | DDV |
| 0 | 0 | 2 | $C$ | - | DAD |
| 0 | 0 | 2 | $D$ | - | DSB |
| 0 | 0 | 2 | $E$ | - | DSH |
| 0 | 0 | 2 | $F$ | - | DCM |

where:
$r=$ Register number contained in bits 1 through 3 or 2 through 3
$x=$ Value of bits 9 through 11
${ }^{1}$ For the DSH instruction, shift control direction is specified by the internal shift control word 2 (SCW2) bit 0 . If SCW2 bit $0=0$, shift is left; if $=1$, shift is right For the instruction format in which direction is specified, refer to the Level 6 Assembler Manual, Order No. CB07. Two additional software instructions are available: DLS (Decimal Left Shift) and DRS (Decimal Right Shift) and are also discussed in the same manual. When these instructions are used, the internal code of the DSH instruction (O02E) is generated along with the appropriate value in the SCW2.

## SHIFT INSTRUCTIONS





SOR
r04\#
 out of R\#(15).
 out of R\#(15).


SCL
r01 \#


DOL r08\#


Saves last bit shifted out of R\# (0).

DAL rOA \#



DAR rOE \#


DCL r03\#


DCR
r07\#


## SHIFT INSTRUCTIONS

I(c) c bit of 1 reg. contains most recent bit discarded I (ov) ov bit of 1 reg. set if sign changed, else cleared $r$ R1 thru R7, or, R3, R5 or R7 \# shift distance 1-15 or 1-31, 0 is special case

## Commercial Shift Instructions

(DSH)


DRS

Round least significant digit if rounding is specified.
1.

D-2l

## SECTION 7

## ADDRESS SYLLABLE

## Address Syllable Definitions

| Bk | B register number 1, 2, or 3 |
| :---: | :---: |
| Bn | $B$ register number $n$ |
| DSP | 16-bit displacement ( $-32,768$ through $+32,767$ ) that follows the word containing the address syllable - for P+DSP and *(P+DSP), DSP is added to the address of the word containing DSP |
| IMA | Immediate address |
| IMO | Immediate operand |
| IV | Interrupt vector |
| P | Location of word containing displacement |
| Rn | $R$ register number $n$ |
| * | Indirect operator |
| $\dagger$ | Increment symbol; incrementation occurs after the effective address is obtained but before execution of the instruction |
| $\downarrow$ | Decrement symbol; decrementation occurs before the effective address is obtained |

## Commercial Address Syllable

| 9 | 11 | 12 | 13 |
| :--- | :--- | :--- | :--- |
| $m$ |  | 0 | $n$ |

m - Address modifier
@ - Direct/indirect address indicator (when $m=0$ through 4); otherwise, secondary address modifier
$n$ - Register number (when 1 through 7)

|  | $\mathrm{n}=0$ |  | $n=1.7$ |  |
| :---: | :---: | :---: | :---: | :---: |
| m | @ = 0 | @ = 1 | @ = 0 | @ = 1 |
| 0 | - | P+DSP | $B n+D S P$ | * $\left.{ }^{(B n+D S P}\right]$ |
| 1 | - | $P+D S P+R 1$ | $B n+D S P+R 1$ | * $[8 n+D S P]+R 1$ |
| 2 | Use <br> Remote <br> Data <br> Descriptors | P+DSP+R2 | $B n+D S P+R 2$ | * $[B n+D S P]+R 2$ |
| 3 |  | $P+D S P+R 3$ | $B n+D S P+R 3$ | * $[B n+D S P]+R 3$ |
| 4 |  | * [P+DSP] | $B n+D S P+R 4$ | * $[8 n+D S P]+R 4$ |
| 5 |  | RFU | $B n+D S P+R 5$ | * $[\mathrm{Bn}+\mathrm{DSP}]+\mathrm{R} 5$ |
| 6 |  | RFU | $B n+D S P+R 6$ | * $[8 n+D S P]+R 6$ |
| 7 | - | IMO | $B n+D S P+R 7$ | * $[8 n+D S P]+R 7$ |

## Non-Commercial Instructions

$$
\begin{aligned}
& 9 \quad 11 \quad 12 \quad 13 \quad 15 \\
& \begin{array}{l|l|l|}
\mathrm{m} & \text { @ } & \mathrm{n} \\
\hline
\end{array} \\
& \text { m - Address modifier } \\
& \text { @ - Direct/indirect address indicator (when } m=0 \text { through 4) } \\
& \text { Otherwise, secondary address modifier } \\
& n \text { - Register number (when } 1 \text { through 7) }
\end{aligned}
$$

In the table below, the underlined items indicate the nature of the address obtained by the corresponding values of the address syllable. Indented below each item is the format of the related source language.

| m | $n=0$ |  | $n=1-7$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | @ = 0 | @ = 1 | @ $=0$ | @ = 1 |  |  |
| 0 | IMA <label | $\frac{* \text { IMA }}{*<\text { label }}$ | $\frac{B n}{\$ B n}$ | $\frac{* B n}{* \$ B n}$ |  |  |
| 1 | $\frac{\text { IMA }+ \text { R1 }}{\text { <label. } \$ R 1}$ | $\frac{* M A+R 1}{*<\text { labe\|.SR1 } 1}$ | $\frac{B n+R 1}{\$ 8 n . \$ R 1}$ | $\frac{* B n+R 1}{* \$ 8 n . \$ R 1}$ |  |  |
| 2 | $\frac{1 M A+R 2}{<\text { label.SR2 }}$ | $\frac{* \mathrm{MA}+\mathrm{R} 2}{*<\text { label.SR2 }}$ | $\frac{B n+R 2}{\$ 8 n . \$ R 2}$ | $\frac{* \mathrm{Bn}+\mathrm{R} 2}{* \mathrm{Bn} . \$ R 2}$ |  |  |
| 3 | $\frac{\text { IMA }+ \text { R3 }}{\text { <label.SR3 }}$ | $\frac{* \text { IMA }+ \text { R3 }}{*<\text { label.SR3 }}$ | $\frac{\mathrm{Bn}+\mathrm{R} 3}{\$ \mathrm{Bn} . \$ \mathrm{R} 3}$ | $\frac{* B n+R 3}{* \$ n . \$ R 3}$ |  |  |
| 4 | $\frac{P+D S P}{\text { label }}$ | $\frac{*(P+D S P)}{* \text { label }}$ | $\frac{B n+D S P}{\$ B n . v a l u e}$ | $\begin{gathered} *[B n+D S P] \\ \$ B n \text {.value } \end{gathered}$ |  |  |
|  |  |  |  | $\mathrm{n}=1,2,3$ | $\mathrm{n}=4$ | $\mathrm{n}=5,6,7$ |
| 5 | reserved | reserved | $=\$ 8 \mathrm{n}$ or $=$ \$Rn | $\frac{B n+\downarrow R 1}{\$ B k .-\$ R 1}$ | r | $\begin{array}{r} B(n-4]+R 1 i \\ \$ B k .+\$ R 1 \end{array}$ |
| 6 | reserved | reserved | $\frac{\downarrow B n " \text { "Push" }}{-\$ B n}$ | $\frac{B n+\downarrow R 2}{\$ B k .-\$ R 2}$ | e | $\begin{array}{r} B[n-4]+R 2 \dagger \\ \$ B k .+\$ R 2 \end{array}$ |
| 7 | IMO <br> =value <br> or <br> =label | IV+DSP |  | $\frac{B n+1 R 3}{\$ B k .-\$ R 3}$ | v | $\begin{gathered} B[n-4]+R 3! \\ \$ B k+\$ R 3 \end{gathered}$ |

## SECTION 8

## HARDWARE-DEDICATED MEMORY



Memory Location

0000

000A
000C
000E
0010

0014
0015
0016
0017
$001 F$
0020
0021
0022
0023

0052
Hardware
Nomenclature

| RHU/RSU |  |
| :---: | :---: |
|  | NATSAP3 |
|  | NATSAP2 |
|  | NATSAP1 |
|  | NATSAPO |
|  | RHU |
|  | RTCl |
|  | RTCC |
|  | RTCL |
|  | WDTC |
|  | RHU |
| MERC |  |
|  | 15 |
|  | IAF 31 |
|  | IAF 47 |
|  | 63 |
|  | RHU |
| TV $=46$ |  |
| - |  |
|  |  |

LAF
Memory
Location** Contents

0000 - Entry to Power Failure Restart Routine
Next available
TSA pointers

0010

0014 - RTC Initial Value
0015 - RTC Current Value
0016 - RTC Level
0017 - WDT Current Value
001F - Memory Error Count
0020
$\left.\begin{array}{l}0021 \\ 0022\end{array}\right\}$ - Interrupt Level Activity Flags 0023 )

Associated Event
0024 - RFU

*Maskable Trap Conditions

* All LAF addresses and vectors are contained in two memory words.


## SECTION 9

## TRAP VECTOR AND INTERRUPT VECTOR LINKAGE



* 1 Format

TRAP\# 1

$$
\begin{aligned}
& \text { Trap\# }=40_{16} \text {-TV\# } \\
& 1=\text { Copy of } 1 \text { Register }
\end{aligned}
$$

**Z Format

| 0 | 1 | 34 | 7 | 8 | 10 | 11 | 12 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| REG | 000 | BI | R | NTO | IS |  |  |  |

REG - 'A' word validity
$1=$ A word is invalid
$0=A$ word is valid
BI - bit/byte index field
For bit instruction, $\mathrm{BI}=4$ low-order bits of index register
For byte instruction, $\mathrm{BI}=\mathrm{X} 000$ where X is the low-order bit of the index register
R - Ring Number
IS - Instruction Size
***A Format - address associated with Trap, see Systems Handbook, CC71


Memory Protection Context

## SECTION 10

## REGISTERS

## Name




> ov - Overflow Trap Enable
> TR - Truncation Trap Enable

SIP Operating Mode Register (M4)

SIP Trap Enable Register M5

| 0 | 1 | 2 | 3 | 4 |
| :---: | :---: | :---: | :--- | :--- |
| $R_{/ T}$ | $R_{F_{U}}$ | $S A \# 1$ | $5 A \# 2$ | $S A \# 3$ |

R/T - Round/Truncate Mode
$0=$ Truncate; $1=$ Round

SA\#- Scientific accumulator number
Memory data Accumulator data length (words) length (words)

| 00 | 2 | 2 |
| :--- | :--- | :--- |
| 01 | 2 | 4 |
| 10 | 4 | 2 |
| 11 | 4 | 4 |


| 0 | 1 | 2 | 3 | 4 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EUM | $R_{F U}$ | SEM | PEM | RFU |  |

> EUM - Exponent Underflow Trap Enable
> SEM - Significance Error Trap Enable
> PEM - Precision Error Trap Enable

System Status/Security Register (S)


$$
\begin{aligned}
\text { R } \quad & \text { Ring Number (privilege state) } \\
& I X=\text { privilege rings; } O X=\text { user rings } \\
\text { id\# } \quad- & \text { Processor identity (channel number) } \\
\text { level }- & \begin{array}{l}
\text { Interrupt priority level }-0 \text { (high) } \\
\text { through } 63 \text { (Iow) }
\end{array}
\end{aligned}
$$

Q - QLT Fault

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ov | 0 | $c$ | $b$ | $i$ | $g$ | 1 | $u$ |

## ov - "Overflow" indicator

c - "Carry" indicator
b - "Bit test" indicator
i - "Input/output" indicator
g - "Greater than" indicator
1 - "Less than" indicator
$u$ - "Unlike signs"' indicator

Commercial Indicator

## Register

(CI)

| 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OV | TR | SF | RFU | G | L | RFU |

ov - Overflow occurred during decimal instruction
TR - Alphanumeric result is truncated
SF - Sign fault (negative operand is stored in unsigned field)

G - Greater than
L - Less than

SIP Indicator Register
(SI)

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $E U$ | $R F U$ | $S E$ | $P E$ | $R F U$ | $S G$ | $S L$ | $R F U$ |

EU- Exponent underflow
SE - Significance error
PE - Precision error
SG - Greater than
SL - Less than


[^0]:    *Address location 16 does not exist as a physical entry in the array.

[^1]:    ${ }^{\text {a fefer }}$ to Table 4-3 for Level 6 equivalent nomenclature.

[^2]:    *A Push micro-op is only used when the inhibit hardware interrupt bit (RDDT34) is a One.

[^3]:    *For B-field codes of 0 through 4, the $C$ - and D-fields must be Zero as unspecified results occur.
    **Refer to C- and D-field tables below for micro-ops when B-field has a value of 5,6 or 7 .

