# SERIES 60 (LEVEL 6) GCOS ASSEMBLY LANGUAGE REFERENCE ADDENDUM B

SUBJECT

Changes and Additions to the Manual

#### SPECIAL INSTRUCTIONS

Insert the attached pages into the manual (Revision 1, dated June 1978) according to the Collating Instructions on the back of this cover. Except for new Appendixes L and M, change bars in the margins indicate new or changed information and asterisks denote deletions.

Note:

Insert this cover behind the manual cover to indicate that the manual has been updated with this Addendum.

### SOFTWARE SUPPORTED

This update describes Release 0200 of the Assembler, which executes under the Series 60 (Level 6) GCOS 6 MOD 400 Releases 0110 and 0120 and MOD 600 (Release 0110) Executives. See the Manual Directory of the appropriate *System Concepts* manual for information as to later releases supported by this document.

ORDER NUMBER CB07-01B

**July 1979** 

24022 2779 Printed in U.S.A.

Honeywell

## **COLLATING INSTRUCTIONS**

To update this manual, remove old pages and insert new pages as follows:

Remove	Insert
iii, iv	iii, iv
ix through xii	ix through xii
1-9, 1-10	1-9, 1-10
2-7 through 2-12	2-7 through 2-12
	2-12.1, blank
3-1, 3-2	3-1, blank
	3-1.1, 3-2
4-17, 4-18	4-17, 4-18
4-23, 4-24	4-23, 4-24
5-17 through 5-20	5-17 through 5-20
5-27 through 5-30	5-27 through 5-30
5-87, 5-88	5-87, 5-88
5-103 through 5-106	5-103 through 5-106
5-123, 5-124	5-123, 5-124
5-133, 5-134	5-133, 5-134
5-143, 5-144	5-143, 5-144
6-25, 6-26	6-25, 6-26
6-53, 6-54	6-53, 6-54
6-57, 6-58	6-57, 6-58
6-61, 6-62	6-61, 6-62
8-1, 8-2	8-1, 8-2
8-5, 8-6	8-5, 8-6
	8-26.1, blank
A-9 through A-11, blank	A-9 through A-11, blank
C-1, C-2	C-1, C-2
	Appendix L
	Appendix M

© Honeywell Information Systems Inc., 1979

## MANUAL DIRECTORY

The following publications constitute the GCOS 6 manual set. See the Manual Directory of the appropriate *System Concepts* manual for the current revision number, and addenda (if any) of the relevant operating system specific publications.

Order	
No.	Manual Title
CB01	GCOS 6 Program Preparation
CB02	GCOS 6 Commands
CB03	GCOS 6 Communications Processing
CB04	GCOS 6 Sort/Merge
CB05	GCOS 6 Data File Organizations and Formats
CB06	GCOS 6 System Messages
CB07	GCOS 6 Assembly Language Reference
CB08	GCOS 6 System Service Macro Calls
CB09	GCOS 6 RPG Reference
CB10	GCOS 6 Intermediate COBOL Reference
CB12	GCOS 6 Entry-Level COBOL Reference
CB13	GCOS 6 FORTRAN Reference
CB14	GCOS 6 Advanced COBOL Reference
CB15	GCOS 6 Advanced COBOL Reference Guide
CB16	GCOS 6 I-D-S/II Reference Card
CB20	GCOS 6 MOD 400 System Concepts
CB21	GCOS 6 MOD 400 Program Execution and Checkout
CB22	GCOS 6 MOD 400 Programmer's Guide
CB23	GCOS 6 MOD 400 System Building
CB24	GCOS 6 MOD 400 Operator's Guide
CB27	GCOS 6 MOD 400 Programmer's Pocket Guide
CB28	GCOS 6 MOD 400 Master Index
CB30	Remote Batch Facility User's Guide
CB31	Data Entry Facility User's Guide
CB32	Data Entry Facility Operator's Quick Reference Guide
CB33	Level 6/Level 6 File Transmission Facility User's Guide
CB34	Level 6/Level 62 File Transmission Facility User's Guide
CB35	Level 6/Level 64 (Native) File Transmission Facility User's Guide
CB36	Level 6/Level 66 File Transmission Facility User's Guide
CB37	Level 6/Series 200/2000 File Transmission Facility User's Guide
CB38	Level 6/BSC 2780/3780 File Transmission Facility User's Guide
CB39	Level 6/Level 64 (Emulator) File Transmission Facility User's Guide
CB40	2780/3780 Workstation Facility User's Guide
CB41	HASP Workstation Facility User's Guide
CB42	Level 66 Host Resident Facility User's Guide
CB43	Terminal Concentration Facility User's Guide
CB44	Interactive Function User's Guide
CB50	GCOS 6 MOD 600 System Concepts
CB51	GCOS 6 MOD 600 Program Execution and Checkout
CB52	GCOS 6 MOD 600 Programmer's Guide
CB53	GCOS 6 MOD 600 System Building
CB54	GCOS 6 MOD 600 Administrator's Guide
CB55	GCOS 6 MOD 600 Transaction Driven System
<b>CB56</b>	I-D-S/II Data Base Administrator's Guide
CB57	I-D-S/II Data Base User's Guide
<b>CB58</b>	GCOS 6 MOD 600 Operator's Guide
<b>CB59</b>	GCOS 6 MOD 600 Master Index
CD46	Display Formatting and Control

CD47	GCOS 6 MOD 200 System Concepts
CD48	GCOS 6 MOD 200 Application Development Guide
CD49	GCOS 6 MOD 200 Operator's Guide
CD50	GCOS 6 MOD 200 HASP Workstation Facility User's Guide
CD51	GCOS 6 MOD 200 L6 to L6 File Transmission Facility User's Guide
CD52	GCOS 6 MOD 200 L6 to L66 File Transmission Facility User's
	Guide
CF11	RBF/64 User's Guide
CG65	GCOS 6 MOD 600 Operator's Pocket Guide
CG66	GCOS 6 MOD 600 Programmer's Pocket Guide
CG71	GCOS 6 MOD 600 System Building Memory Calculator
CG72	CCOS 6 MOD 600 Software and Documentation Directory
0012	GCOS o MOD 000 Software and Documentation Directory

In addition, the following publications provide supplementary information:

Order	
No.	Manual Title
AT97	Level 6 Communications Handbook
CC71	Level 6 Minicomputer Systems Handbook
FQ41	Writable Control Store User's Guide

.

Indirect P-Relative Addressing	6-8
Commercial Processor B-Relative	
Addrossing	6-9
Commercial Processor Direct R-Relative	00
Plus Displacement Addressing	6-9
Commonoial Processor Indirect B Bolativa	0-0
Dia Dianla coment Addressing	6-9
G G G G G G G G G G G G G G G G G G G	0-0
Commercial Processor Direct B-Relative	
Plus Displacement With Indexing	0 10
Addressing	0-10
Commercial Processor Indirect B-Relative	
Plus Displacement With Indexing	
Addressing	6-10
Immediate Operand (IMO) Addressing	6-11
Micro Edit Functions	6 - 12
Edit Insertion Table	6-13
Edit Flags	6-14
Change Edit Insertion Table (CHT)	
Micro Operation	6-14
End Floating Suppression (ENF) Micro	
Operation	6-15
Ignoro Source Character (ICN) Migro	0 10
Operation	6-16
	0-10
Miero Operation	6 16
	0-10
Insert Blank on Suppress (INSB) Micro	0.10
Operation	0-10
Insert Multiple Characters (INSM)	
Micro Operation	6-16
Insert Character on Negative (INSN)	
Micro Operation	6-16
Insert Character on Positive (INSP)	
Micro Operation	6-17
Move with Float Currency Symbol	
Insertion (MFLC) Micro	
Operation	6-17
Move with Float Sign Insertion (MFLS)	
Micro Operation	6-17
Move Source Character (MVC) Micro	
Operation	6-18
Move with Zero Suppression and	
Asterisk Replacement (MVZA)	
Micro Operation	6-18
Move with Zero Suppression and Blank	
Replacement (MVZB) Micro	
Operation	6-18
Set Edit Flags (SEF) Micro Operation	6-19
Commercial Processor Traps	6-20
Trap 23 Unavailable Resource (UR)	6-21
Trap 24 Bus or Memory Error (BE)	6-21
Trap 25 Divide by Zero (DZ)	6-21
Trap 26 Illegal Specification (IS)	6-22
Trap 27 Illegal Character (IC)	6-22
Trap 28 Truncation (TR)	6-22
Trap 29 Overflow (OV)	6-22
Trap 30 Quality Logic Test (QLT)	
Error (QE)	6-22
Execution Details for Commercial	
Instructions	6-22
Detailed Descriptions of Commercial	
Instructions	6-23
ACM	6-24
ALR	6-25
	0-40
AME	6-26

(

CBE	6-28
CBG	6-29
CBGE	6-30
CBL	6-31
CBLE	6-32
CBNE	6-33
CBNOV	6-34
CBNSF	6-35
CBNTR	6.36
CBOV	6.37
CBSF	6-38
CBTR	6-30
CDB	6-40
CSNCB	6.41
CSYNC	6.49
DAD	6-42
DCM	6-44
DDV	6-45
DIS	6 16
DMC	6 47
DME	6 19
DML	6 59
DRS	6 52
DSB	6 54
DSH	0-04
МАТ	6 57
SBCH	0-07
VDEV	0-00
V NF I	0-02

# Section 7. Scientific Instructions

Scientific Traps	7-1
Scientific Instruction Processor (SIP)	
Programming Considerations	7-2
Detailed Descriptions of Scientific	
Instructions	7-2
SAD	7-3
SBE	7-4
SBEU	7-5
SBEZ	7-6
SBG	7-7
SBGE	7-8
SBGEZ	7-9
SBGZ	7-10
SBL	7-11
SBLE	7-12
SBLEZ	7-13
SBLZ	7-14
SBNE	7-15
SBNEU	7-16
SBNEZ	7-17
SBNPE	7-18
SBNSE	7-19
SBPE	7-20
SBSE	7-21
SCM	7-22
SCZD	7-23
SCZQ	7-24
SDV	7-25
SLD	7-20
SML	7-27
SNGD	7-28
SNGQ	7 20
SSB	7-30
SST	1-31
55W	1-33
	11/78

### Section 8. Macro Facility

Order of Statements within a Source	
Program	8-1
Macro Routines	8-1
Creating a Macro Routine	8-2
MAC Macro Control Statement	
without Parameters	8-9
Contents of Magra Bouting	89
ENDM Moore Control Statement	0-2 0 1
Specializing a Massa Bouting bu	0-0
Denometer Substitution	0.4
Parameter Substitution	8-4
MAC Macro Control Statement,	<b>•</b> •
Including Parameters	8-4
Protection Operators	8-5
Situating Macro Routines	8-6
LIBM Macro Control Statement	8-7
INCLUDE Macro Control Statement .	8-9
Macro Calls	8-11
Nested Macro Call	8-12
Recursive Macro Calls	8-13
Controlling Expansions	8-13
Macro Variables	8-13
Macro Substitution	8-14
SETA Macro Control Statement	8.15
SETN Macro Control Statement	8 16
Conditional Macro Control Statements	0-10
EAU Magne Control Statements	0-17
FAIL Macro Control Statement	8-17
GOTO Macro Control Statement	8-18
IF Macro Control Statement	8-19
NULL Macro Control Statement	8-22
Macro Functions	8-23
Format of Macro Functions	8-23
Length Attribute Macro Function	8-23
Type Attribute Macro Function	8-24
Hexadecimal Conversion Macro	
Function	8-25
Index Macro Function	8-26
Requote Macro Function	8-26 1
Search Macro Function	8 97
Substring Macro Function	0-21
Translate Macro Function	0-20
Voter Orientation Magna Function	8-29
Vector Orientation Macro Function	8-30
Francis Illustration Manuel Equility	8-31
Example illustrating Macro Facility	8-31
	8-34
Initialized values of Macro variables	8-34
Designating Numeric Values	8-35
Designating Alphanumeric Values	8-35
Alphanumeric Value Conventions	8-36
Balanced Apostrophes	8-36
Balanced Parentheses	8-36
Commas and Semicolons	8-37
Spaces and Horizontal Tabs	8-37

## Appendix A. Programmer's Reference Information

Summary of Hardware Registers	. <b>A-</b> 1
Assembly Language Internal Formats by	
Туре	. A-4
Hexadecimal Representation of	
Instructions	. A-6
Valid Address Expressions	. A-10

#### Appendix B. Hexadecimal Numbering System

Decimal-to-Hexadecimal Conversion B	-2
Hexadecimal-to-Decimal ConversionB	-2
Hexadecimal-to-ASCII Conversion Be	-4
Hexadecimal Addition Be	-5
Hexadecimal SubtractionB	-5
Hexadecimal Multiplication B	-6
Hexadecimal DivisionB	-6

## Appendix C. Sample Assembly Language Program

#### Appendix D. Debugging Assembly Language Programs

Debug	. D-1
Dump Edit	. D-1
Reading and Interpreting Memory	
Dumps	. D-1

#### Appendix E. Notification Flags Issued by Assembler Source Code Error Flags

Source Code Error Flags .	•	•	•	• •	•	 ٠	•	٠	٠	٠	٠	٠	٠	٠	٠	L-1	L
Statement Reference Flags		•	•		•	 •	•	•	•	•	•	•	•	•	•	E-1	L

#### Appendix F. Source Code Error Notification by Macro Preprocessor

### Appendix G. Reserved Symbolic Names

## Appendix H. Programmer's Reference Information for Commercial Processor Operation

Internal Formats of Commercial	
Processor Instructions H-1	
Internal Format of Data Descriptors	
Decimal Data Descriptors	
Unpacked Decimals	
Packed Decimals	
Alphanumeric Data Descriptor	
Binary Data Descriptor	
Address Syllable	

#### Appendix J. Programmer's Reference Information for Queue Instructions

#### Appendix K. Programmer's Reference Information for Stack Instructions

Stack Frame	K-1
Stack Instruction Formats	K-2
Load Stack Address Register (LDT)	K-2
Store Stack Address Register (STT)	K-2
Acquire Stack Frame (ACQ)	K-2
Relinquish Stack Frame (RLQ)	K-2

# Appendix L. Assembly Language Program Independence

C

(

8 1
Assembly Language Program
Hardware Independence L-1
Self-modifying Procedures L-1
Writing Source Programs That Can Be
Executed in Both SAF and
LAF Configurations L-1
SAF/LAF Independence by Assembly L-3
SAF/LAF Independence by
Loading L-3
Differences between SAF and LAF L-3
General Rules for Writing
SLIC Programs L-4
Procedures for Writing Specific
Parts of a SLIC Program L-4
Addressing Mode L-4
Data Structures Containing
Pointers L-5
Data Management Structures L-5
Argument Lists and Pointer
Arrays L-5
Request Blocks L-6
Individual Pointers L-7
Hardware-Defined Structures L-7
Immediate Memory Address
Operands L-7
Absolute Addresses

# Appendix M. Reentrant Programs

# **Figures**

1-1	Assembler Functions 1-1
1-2	Level 6 Registers 1-6
5 - 1	Direct Immediate Memory
	Addressing 5-8
5-2	Indirect Immediate Memory
	Addressing 5-9
5 - 3	Indexed Direct Immediate Memory
	Addressing 5-10
5-4	Indexed Indirect Immediate
	Memory Addressing 5-11
5-5	Immediate Operand
	Addressing-Scientific
	Instruction 5-11
5-6	Immediate Operand Addressing 5-12
5-7	Direct P-Relative Addressing 5-12
5-8	Indirect P-Relative Addressing 5-13
5-9	Direct B-Relative Addressing 5-14
5 - 10	Indirect B-Relative Addressing 5-15
5 - 11	Indexed Direct B-Relative
	Addressing 5-16
5 - 12	Indexed Indirect B-Relative
	Addressing 5-17
5 - 13	Direct B-Relative Plus
	Displacement Addressing 5-17
5 - 14	Indirect B-Relative Plus
	Displacement Addressing 5-18
5 - 15	Direct B6-Relative Plus
	Local Common Block Plus
	Displacement Addressing 5-19
	1

5-16	Indirect B6-Relative Plus Local Common Block Plus Displacement Addressing 5-20
- 1-	Displacement Addressing 5-20
5-17	D-Relative Push Addressing
5-18	B-Relative Pop Addressing 5-21
5 - 19	Indexed B-Relative Push
5-20	Addressing
5 91	Short Displacement Addressing 5.92
5 99	Specialized Address Expressions 5.94
5 99	Interrupt Vector Addressing 5.05
5-23	VLD Instruction Operations 5-149
6.1	Commercial Processor Direct
0-1	P-relative Addressing 6-6
6-2	Commercial Processor Indexed
0-2	Direct P relative Addressing 67
63	Commorgial Processor Indirect
0-0	P-relative Addressing 6-8
C A	Commonial Processing
0-4	La direct D Deleting Direct and
	Dianla coment Addressing 6 10
0.5	Displacement Addressing 6-10
6-9	Displacement With Indexing
	Addressing 6 11
66	Commonoial Dragggan IMO
0-0	Addressing 6.19
6-7	Flow Diagram of SEF Micro
	Operation 6-19
6-8	Trap Context 6-21
6-9	Shift Instruction Formats 6-55
8-1	Sample Unexpanded Source Module and Assembler Listing of Resulting Expanded Source
	Module 8-32
A_1	Level 6 Hardware Registers A.1
Δ_2	Internal Formats of Assembly
	Language Instructions A-5
C 1	Listing of CUKNML December 201
C-1	Listing of Pubble Sont Program C-1
D 1	ASCII/Hovedogimal Momenty
D-1	Dump D.9
<b>Н</b> 1	Internal Formats of Commonaial
11-1	Processor Instructions H-1
ΠO	Pomoto Descripton Address
п-2	Remote Descriptor Address
из	Composition
11	Generation
ц	Generation
H-4	Generation
H-4 H-5	Generation
H-4 H-5	Generation
H-4 H-5 H-6	Generation
H-4 H-5 H-6	Generation
H-4 H-5 H-6 H-7	GenerationH-4Decimal Data Descriptor FormatH-4Alphanumeric Data DescriptorFormatH-6Binary Data Descriptor FormatH-6Commercial Processor AddressSyllable FormatH-7Commercial Processor HardwareTest ProgramH-8
H-4 H-5 H-6 H-7 J-1	GenerationH-4Decimal Data Descriptor FormatH-4Alphanumeric Data DescriptorFormatH-6Binary Data Descriptor FormatH-6Commercial Processor AddressSyllable FormatH-7Commercial Processor HardwareTest ProgramH-8Queue ManagementJ-2
H-4 H-5 H-6 H-7 J-1 K-1	GenerationH-4Decimal Data Descriptor FormatH-4Alphanumeric Data DescriptorFormatH-6Binary Data Descriptor FormatH-6Commercial Processor AddressSyllable FormatH-7Commercial Processor HardwareTest ProgramH-8Queue ManagementJ-2Stack StructureK-1
H-5 H-5 H-6 H-7 J-1 K-1 L-1	GenerationH-4Decimal Data Descriptor FormatH-4Alphanumeric Data DescriptorFormatH-6Binary Data Descriptor FormatH-6Commercial Processor AddressSyllable FormatH-7Commercial Processor HardwareTest ProgramH-8Queue ManagementJ-2Stack StructureK-1Methods of Achieving SAF/LAF
H-5 H-5 H-6 H-7 J-1 K-1 L-1	GenerationH-4Decimal Data Descriptor FormatH-4Alphanumeric Data DescriptorFormatH-6Binary Data Descriptor FormatH-6Commercial Processor AddressSyllable FormatH-7Commercial Processor HardwareTest ProgramH-8Queue ManagementJ-2Stack StructureK-1Methods of Achieving SAF/LAFIndependenceI-2
H-5 H-5 H-6 H-7 J-1 K-1 L-1 L-2	GenerationH-4Decimal Data Descriptor FormatH-4Alphanumeric Data DescriptorFormatH-6Binary Data Descriptor FormatH-6Commercial Processor AddressSyllable FormatH-7Commercial Processor HardwareTest ProgramH-8Queue ManagementJ-2Stack StructureK-1Methods of Achieving SAF/LAFIndependenceL-2Valid Combinations of Compilation
H-4 H-5 H-6 H-7 J-1 K-1 L-1 L-2	GenerationH-4Decimal Data Descriptor FormatH-4Alphanumeric Data DescriptorFormatH-6Binary Data Descriptor FormatH-6Commercial Processor AddressSyllable FormatH-7Commercial Processor HardwareTest ProgramH-8Queue ManagementJ-2Stack StructureK-1Methods of Achieving SAF/LAFIndependenceL-2Valid Combinations of CompilationUnits for LinkingL-2

# **Tables**

2-1	Defining Symbolic Names 2-3
2-2	Rules of Truncation/Padding
	String Constants 2-6
2-3	Internal Sign Convention and
	Range of
	Values for Unpacked Decimal
	Integers 2-8
2-4	Prefix Letter and Range of Values
	for Signed and Unsigned
	Packed
	Decimal Integers 2-8
5-1	Indexed Addressing Modes 5-25
6-1	Micro Operations for Edit
<u> </u>	Instructions
6-2	Loit Insertion 1 able at
69	Edit Flags for Migro Operations 6.14
0-0 C /	Code for Donlocing FUT Entrice C 15
0-4 6 5	Code for Replacing Eff Entries 0-15
0-0	Migra Operation 6 19
e e	
0-0	Commercial Processor Trap Vectors
	and Events 6-21
7-1	Scientific Traps 7-2
A-1	Internal Representation of
	Assembly Language
	Instructions A-6
A-2	Address Syllables for CPU &
	SIP Instructions A-9
A-3	Summary of Valid Forms of
	Address Expressions for CPU
	and SIP Instructions A-10
<b>B-1</b>	Comparison of Binary, Decimal,
	and Hexadecimal Symbols B-1
B-2	Storage and Printout of Value 32 B-2
B-3	Hexadecimal/Decimal
<b>D</b> 4	Conversion
B-4 D 5	Hexadecimal/ASCII Conversion B-4
D-O DC	Hexadecimal Addition Table
D-0	Tabla D C
H-1	Commercial Instruction
11-1	Summary H_9
H-2	Commercial Processor Address
11-4	Svilables H-7

7/79 CB07-01B ~

#### SIP TRAP MASK (M5) REGISTER

The SIP Trap Mask, or M5, register is an 8-bit control register residing in the SIP but with a copy in the CP. Both versions are set to 0 upon CP initialization and both may be modified with an MTM instruction (see Section 5). If only the SIP is initialized, the CP copy of the register is not cleared, and the contents of both versions must be reestablished with an MTM.

The format of the M5-register is as follows:



## SOFTWARE SIMULATION OF THE SCIENTIFIC INSTRUCTION PROCESSOR

For systems on which a Scientific Instruction Processor (SIP) is not available, GCOS provides the equivalent SIP functions through software simulation. Two simulators are available: the Single-Precision SIP Simulator (SSIP) and the Double-Precision SIP Simulator (DSIP). If a configuration is to support scientific instructions when a SIP is not present, SSIP or DSIP must be specified in the CLM directive SYS for MOD 400, or DSIP must be specified in SYSTEM macro routine for MOD 600. (See *System Building* manual.)

The DSIP simulates all functions of the SIP. The SSIP is partial simulator which is available in MOD 400 only. The simulators are entered via trap vector 3 (for scientific floating-point instructions) or trap vector 5 (for scientific branch instructions).

Note the following considerations with respect to the use of the SSIP. See also the Section "Scientific Instructions" later in this manual.

- SSIP uses registers R4, R5, and R7 to simulate a scientific register (assumed to be \$S1). A task that executes scientific instructions that might be simulated by SSIP should dedicate these three registers to the use of the simulator.
- SSIP uses the CPU-1 register to store the results of a scientific compare instead of simulating the scientific indicator register. Thus, if scientific compare instructions are to be simulated by SSIP (as opposed to being simulated by DSIP or executed by the SIP), then:
  - Either CPU branch instructions or simulated SIP branch instructions may be used to test these indicators. The simulated SIP branch instructions are recommended since they are upward compatible with the DSIP and the SIP hardware.
  - Execution of scientific instructions alters the CPU I-register instead of the SIP's SI register.
- The SSIP does not support the MTM or STM instruction on Models 20 and 30.
- SSIP rounds results when appropriate; DSIP truncates results unless otherwise instructed. Thus, results produced by the SSIP may not agree exactly with those produced by the DSIP.

#### **COMMERCIAL PROCESSOR REGISTERS**

The Commercial Processor, an optional hardware unit, contains two registers: the Commercial Processor mode register, and the Commercial Processor indicator register.

#### COMMERCIAL PROCESSOR MODE REGISTER

The 8-bit Commercial Processor mode register is a copy of the M3 register (in the CPU) which is provided for use with the Commercial Processor. Both are set to zero at initialization of the CPU. Both registers may be modified with an MTM instruction. If only the Commercial Processor is initialized, the M3 register is not cleared, and the contents of both registers must be established with an MTM instruction. The format of the Commercial Processor mode register and the M3 register is shown below. When set to binary 1, the bits have the following meanings:

1-9



Note that, although the contents of the Commercial Processor mode register is not saved, the equivalent information in the M3 register is saved or restored as a function of the mask bits in the interrupt save area. When a restore is done, the restored value is sent to the Commercial Processor by the CPU.

#### COMMERCIAL PROCESSOR INDICATOR REGISTER

The 8-bit Commercial Processor indicator register is cleared at initialization. During the execution of an instruction that affects the register, only the bits pertinent to the instruction are preset (set or reset). All other bits remain unchanged. During the execution of a branch instruction, all bits including the one being tested are left unchanged. When set to binary 1, the bits have the following meaning:



The contents of the Commercial Processor indicator register will be saved or restored as a function of the mask bits in the interrupt save area.

#### SOFTWARE SIMULATION OF THE COMMERCIAL PROCESSOR

For systems on which a Commercial Instruction Processor (CIP) is not available, GCOS provides a subset of the CIP instructions through software simulation. The CIP simulator is entered via trap vector 5.

Note the following considerations with respect to the use of the CIP simulator.

- The Alphanumeric Search (SRCH) and Alphanumeric Verify (VRFY) opcodes are not supported.
- On Model 30, the CIP simulator supports the MTM, STM, LRDB, and SRDB instructions.
- On Model 20, the CIP simulator supports the MTM and STM instructions.
- Bit 7 of the Commercial Processor Mode Register must be set to zero.

INTRODUCTION

11/78 CB07A

#### **ARITHMETIC CONSTANTS**

An arithmetic constant specifies the value of a real number. An arithmetic constant is either a binary integer constant, a decimal integer constant, a fixed-point constant, or a floating-point constant.

#### **BINARY INTEGER CONSTANTS**

Binary integer constants can be represented in decimal or hexadecimal notation. They may be preceded by a plus(+) or minus(-) sign, indicating a positive or negative value respectively, and must be within the range -32768 to +32767; if unsigned, a binary integer constant is assumed to be positive.

$$\begin{bmatrix} + \\ - \end{bmatrix} \left\{ \begin{array}{l} n[n...] \\ X'h[h...]' \\ \end{array} \right\}$$
$$\begin{bmatrix} + \\ - \end{bmatrix}$$

Specifies whether the value is positive (+, the default value) or negative (-).

n[n...]

Specify decimal digits.

h[h...]

Specify hexadecimal digits

#### Binary Integer Constants in Decimal Notation

A binary integer constant expressed in decimal notation is written as a character string composed of the decimal digits 0 through 9. The following examples illustrate valid binary integer constants in decimal notation.

- 1. 31764
- 2. +4652
- 3. -6781

#### Binary Integer Constants in Hexadecimal Notation

A binary integer constant expressed in hexadecimal notation is written as the letter X followed by a character string composed of the hexadecimal digits 0 through 9 and A through F (the lowercase letters a through f are considered equivalent to the corresponding uppercase letters) within apostrophes. The following examples illustrate binary integer constants in hexadecimal notation.

- 1. +X'2F'
- 2. X'7FFF'
- 3. -X'8000'

The decimal equivalent of these examples is +47, +32767 and -32768 respectively as can be determined by reference to Table B-3.

#### **DECIMAL INTEGER CONSTANTS**

Decimal integer constants are represented by a letter from the set L,T,O,N,P,U followed by a character string enclosed in apostrophes. In general, they may be preceded by a plus (+) or minus (-) sign indicating a positive or negative value. The letter indicates whether the value is internally represented as a packed or unpacked number and designates the internal sign convention. The character string is composed of the digits 0 through 9. Decimal integer constants begin at a word boundary and occupy an integral number of words, possibly including trailing digits which may be unused.

#### Unpacked Decimal Integers

The prefix letter designating the internal sign convention and the range of values allowed for each convention of unpacked decimal integers are shown in Table 2-3.

# TABLE 2-3. INTERNAL SIGN CONVENTION AND RANGE OF VALUES FOR UNPACKED DECIMAL INTEGERS

Sign Convention	Letter	Range of Values	
Leading separate Trailing separate Trailing overpunch Unsigned	L T O N	$\begin{array}{c} -10^{30} < n < +10^{30} \\ -10^{30} < n < +10^{30} \\ -10^{31} < n < +10^{31} \\ 0 \le n < +10^{31} \end{array}$	

The storage formats for separate signed unpacked decimal integers are as follows:

Trailing sign	d1 d2 dp S	Leading sign	S d1	d2	-// .;,.	dp	
	8 (p+1) bits→		<b> −−−</b> 8(	p+1)	bits	>	l

In these formats, dn is the ASCII representation of a decimal digit, S indicates the sign, and p indicates the precision, which must be greater than zero and less than 32. The plus sign is represented by the ASCII character +(hexadecimal 2B) the minus sign by the ASCII character - (hexadecimal 2D).

The format of an unpacked decimal integer with the sign indicated by a trailing overpunch is as follows:

dl	d2		S∕dp				
<8p bits>							

The rightmost character in storage depends on the least significant digit of the integer and on whether the integer is positive or negative as shown below.

		Least Significant Digit									
		0	1	2	3	4	5	6	7	8	9
Positive	ASCII graphic	{	A	B	C	D	E	F	G	H	I
	Hexadecimal code	7.B	41	42	43	44	45	46	47	48	49
Negative	ASCII graphic	}	J	K	L	M	N	0	Р	Q	R
	Hexadecimal code	7D	4A	4B	4C	4D	4E	4F	50	51	52

The format of an unsigned unpacked decimal integer is as follows:



Packed Decimal Integers

The prefix letter and the range of values for signed and unsigned packed decimal integers are shown in Table 2-4.

 TABLE 2-4.
 PREFIX LETTER AND RANGE OF VALUES FOR SIGNED AND UNSIGNED

 PACKED DECIMAL INTEGERS

Prefix Letter	Type Range
P	Signed -10 <sup>30</sup> <n<+10<sup>30</n<+10<sup>
U	Unsigned $0 \le n < +10^{31}$

The formats of packed decimal integers are as follows:

ELEMENTS OF ASSEMBLY LANGUAGE 7/79 CB07-01B

### Examples of Decimal Integers

The source language and the associated stored value for the various types of decimal integers are given in the following examples:

Source language P'125' –P'99436'	Stored Value (hexadecimal) 125B 9943 6D00
U`125'	1250
U`99436'	9943 6000
L'125'	2B31 3235
-L'99436'	2D39 3934 3336
T`125'	3132 352B
—T`99436'	3939 3433 362D
Oʻ125'	3132 4530
-Oʻ99436'	3939 3433 4F30
Oʻ20'	327B
-Oʻ20'	327D
N'125'	3132 3530

### **FIXED-POINT CONSTANTS**

A fixed-point constant is written as a decimal number with an associated scale factor and an optional precision field. When the resultant value is stored in memory, a fixed-point constant appears as a signed integer with negative values in two's complement form. The scale factor (s) gives the location of the implied binary point in the stored constant. A positive scale factor means that the binary point is situated s bits to the left of the rightmost bit stored in memory. A negative scale factor means that the binary point is situated s bits to the left of the right of the rightmost bit stored in memory. Thus, the true value of a fixed point binary number may be calculated by multiplying its integer representation by  $2^{-s}$ .

The two formats for writing fixed-point constants are, as follows:

Format 1

$\begin{bmatrix} + \\ - \end{bmatrix} \begin{Bmatrix} i[.[f]] \\ [i].f \end{Bmatrix} B \begin{bmatrix} + \\ - \end{bmatrix} s$	SINGLE PRECISION
Format 2	
$\begin{bmatrix} + \\ - \end{bmatrix} \begin{cases} i[.[f]] \\ [i].f \end{cases} B \left( r, \begin{bmatrix} + \\ - \end{bmatrix} \\ [\pm] \end{bmatrix}$	s) SINGLE OR DOUBLE PRECISION

Specifies the sign of the constant. The + sign may be omitted.

Specifies the integer part of the decimal number.

Specifies the fractional part of the decimal number.

r

f

i

Specifies the precision of the constant,  $0 < r \leq 31$ .

 $[\pm]s$ 

Specifies the value and sign of the scale factor.

Format 1 has an implied precision of 15 bits. The value of a fixed-point constant must fall within the range

 $2^{-s} \le |\mathbf{R}| < 2^{31-s}$ 

where R is the value of the decimal number.

Fixed-point constants are stored as aligned signed two's complement binary numbers; that is they occupy one word if they are single precision and two words if they are double precision. The assumed binary point is located s bits to the left of the rightmost bit if the scale factor is positive, and -s bits to the right of the rightmost bit when the scale factor is negative.

The following examples illustrate how to specify fixed-point constants and show the hexadecimal representations of the resultant values in memory.

Source Language	Stored Value	
2.5B4	0028	
2.5B8	0280	
65536B-15	0002	
65536B-7	0200	
-2.5B8	<b>FD80</b>	
-65536B-15	FFFE	
262144B(20,0)	0004	0000
262144B(20, -7)	0000	0800
262144B(15,-7)	0800	
-262144B(20,0)	FFFC	0000
-262144B(20,-7)	FFFF	F800

#### FLOATING-POINT CONSTANTS

The assembly language provides a convenient method with which you can write a decimal number and have the Assembler convert it into floating-point format. (See Section 1 for a description of floating-point data.)

There are three formats for floating-point constants:

Format 1

 $\begin{bmatrix} + \\ - \end{bmatrix} \left\{ \begin{array}{c} i.[f] \\ [i].f \end{array} \right\}$  SHORT PRECISION

Format 2

$$\begin{bmatrix} + \\ - \end{bmatrix} \begin{Bmatrix} i[.[f]] \\ [i].f \end{Bmatrix} E \begin{bmatrix} + \\ - \end{bmatrix} c \text{ SHORT PRECISION}$$
Format 3
$$\begin{bmatrix} + \\ - \end{bmatrix} \begin{Bmatrix} i[.[f]] \\ [i].f \end{Bmatrix} D \begin{bmatrix} + \\ - \end{bmatrix} c \text{ DOUBLE PRECISION}$$

[±]

Specifies the sign of the constant. The + sign may be omitted if desired.

ELEMENTS OF ASSEMBLY LANGUAGE

**CB07** 

Specifies the integer part of a decimal number.

Specifies the fractional part of a decimal number.

 $\mathbf{E}$ 

i

f

Indicates that a short-precision floating-point representation is desired.

D

Indicates that a double-precision floating-point representation is desired.

[±]c

Expresses the power of 10 by which the coded decimal number should be multiplied to produce the value wanted. The + sign may be omitted if desired.

Note:

If the decimal point is omitted, the number is assumed to be an integer.

The absolute value of a floating-point constant must be greater than or equal to  $2^{-260}$  (approximately 5.3976 X  $10^{-79}$ ) less than  $2^{252}$  (approximately 7.2370 X  $10^{75}$ ).

#### Normalization

Floating-point constants are stored as normalized hexadecimal floating-point numbers with a 7-bit excess 64 power-of-16 characteristic and a 25-bit or 57-bit signed magnitude mantissa. A normalized floating-point number has a nonzero high-order hexadecimal fraction digit. If one or more high-order fraction digits are zero, the number is said to be unnormalized. Normalization consists of shifting the fraction left until the high-order hexadecimal digit is nonzero and reducing the characteristic by the number of hexadecimal digits shifted.

#### Examples

The following examples illustrate how to specify floating-point constants and show the hexadecimal representations of the resultant values in memory. You can determine sign, characteristic, and mantissa of the resulting floating-point numbers by dividing the hexadecimal representations into parts according to the patterns described in Section 1.

Source Language	Storea	l Value		
5	8180	0000		
5.	8250	0000		
0.5E12	9474	6A52		
0.5D12	9474	6A52	8800	0000
-0.5D12	9574	6A52	8800	0000
6.665039063E - 2	8011	1000		
$-6.665039063 \mathrm{E}{-2}$	8111	1000		

Expressions are combinations of symbolic names and constants used as operands within Assembler control and assembly language (machine) instructions. Expressions can represent locations (internal, external, or common), values, and addresses. Components of an expression can be joined by various functions and arithmetic operators, as follows:

Arithmetic Operator	Meaning
+	Addition (or Unary +)
_	Subtraction (or Unary –)
*	Multiplication
/	Division
<b>Boolean Function</b>	Meaning
Boolean Function AND	Meaning Conjunction of argument1 and argument2
Boolean Function AND OR	Meaning Conjunction of argument1 and argument2 Inclusive disjunction of argument1 and argument2
Boolean Function AND OR XOR	Meaning Conjunction of argument1 and argument2 Inclusive disjunction of argument1 and argument2 Exclusive disjunction of argument1 and argument2

Shift Function	Meaning
ALS	Arithmetic left shift of argument1
	by argument2 bits
ARS	Arithmetic right shift of argument1
	by argument2 bits
LLS	Logical left shift of argument1
	by argument2 bits
LRS	Logical right shift of argument1
	by argument2 bits
Arithmetic Function	Meaning
MOD	Remainder after division when argument1
	is divided by argument2
MAX	The value of the algebraically
MIN	The value of the algebraically
	smallest argument

General Format of a Function:

function-name (argument 1, argument 2)

NOTE: The Boolean NOT function has only one argument.

When a value is operated upon by an arithmetic operator or function or by an arithmetic shift function the value is considered to be a 16-bit signed (two's complement) binary integer. When a value is operated upon by a Boolean or logical shift function the value is considered to be a 16-bit bit string. You must ensure that the results of a Boolean or shift operation will be meaningful when subsequently interpreted as an integer value by the Assembler. The results of each computation must be within the allowable range of integer dimensionless values. The range is from -32768 to +32767.

The shift functions must satisfy the conditions specified below or else the function will not be performed and the operation will be flagged as an error condition.

ALS	$0 \leq \operatorname{argument2} < 15$
ARS	$0 \leq \operatorname{argument} 2 < 15$
LLS and LRS	$0 \leq \operatorname{argument} 2 < 15$

Argument2 in the arithmetic function MOD must not equal 0. If this condition is not satisfied, an error condition is flagged and the function is performed as if argument2 is equal 1.

The arguments in all arithmetic operations and functions must be binary integers.

To use a function within an expression you write the function name followed by its operands, enclosed in parentheses and separated by a comma; e.g., AND (TAG1,TAG2).

Below are examples of functions:

VAL1	$\mathbf{E}\mathbf{Q}\mathbf{U}$	X'100'
VAL2	EQU	X'10F"
VAL3	EQU	3
LOC1	EQU \$	(at location 200 hexadecimal)

# AND

DC <LOC1+AND(VAL1,VAL2) resolves to address 300 hexadecimal

OR

DC <LOC1+OR(VAL1,VAL2) resolves to address 30F hexadecimal

XOR

 $\label{eq:local_$ 

NOT

VAL4 EQU NOT(VAL2) resolves to value FEF0 hexadecimal

## ALS

VAL5 EQU ALS(VAL1,VAL3) resolves to value 800 hexadecimal



# Section 3

# Programming Considerations

Before writing an assembly language source program, you should take into consideration both features and constraints inherent in the design of the Assembler and the system. This section describes the considerations that should be made, as well as the various rules that must be followed, when coding your source program. These include:

- Rules of formatting your source language statements
- Ordering of statements in an assembly language program
- Rules governing the calling of system services and external procedures
- Utility programs that supplement assembly language source programs

#### **ASSEMBLY LANGUAGE SOURCE STATEMENT FORMATS**

As mentioned in Section 2, the assembly language consists of Assembler controlling statements and assembly language (operational) instructions. Assembly language source code must be submitted to the Assembler in a recognizable format so that it can be interpreted accurately. Therefore, when coding assembly language source statements, you must conform to the following formatting conventions:

$$\begin{cases} \Delta \\ label\Delta \\ linenum\Delta \\ linenum-label\Delta \end{cases} opcode \begin{cases} \Delta operand \\ \Delta \\ (perand \\ (pera$$

The semicolon (;) indicates to the Assembler that the next operand is contained in the next sequential source line (i.e., the continuation statement), which has the following format:

In addition to comments being included on individual assembly language source statements, comment statements, which have the following format, can be included in the source language program.



The asterisk (\*) indicates that the comment line is to be included in the listing wherever it is included in the source language program. The slash (/) indicates that the Assembler is to cause the printer to skip to the top of the next page of the listing before printing the comment. The pound sign (#) and the at-sign (@) designate macro processor comment lines. Upon request the macro processor generates comment lines that begin with the at-sign (@). These lines are macro control statements without errors. The macro processor unconditionally generates comment lines that begin with the pound sign (#). These lines are statements that generate macro processing errors. Printing of lines can be overridden by the inclusion of an NLST Assembler control statement in the source code (see Section 4).

In the above formats, label is any user-specified tag, linenum is any user-specified line number, linenum-label indicates a line number followed by a label with no intervening spaces, opcode and operand indicate the required assembly language fields described in Sections 4 through 7, and blank  $(\Delta)$  indicates that one or more blanks or horizontal tab characters must be

coded. Any number of blanks and/or horizontal tab characters can follow a comma (,). A line number is an unsigned decimal integer of any length. Line numbers are ignored by the Assembler.

Except for the order in which information must be supplied, the source language format is a free-form. However, it is suggested that you establish a fixed format for coding source statements (e.g., always starting op codes in the eleventh position and operands in the twenty-first) so that you can read your listing more easily.

### **ORDER OF STATEMENTS IN SOURCE PROGRAM**

With the following exceptions, Assembler control statements can be entered in any order:

- 1. The TITLE statement must be the first statement in the source program.
- 2. The END statement must be the last statement in the source program.

#### **CALLING SYSTEM SERVICES**

System services (e.g., the Task Manager) can be requested through the use of monitor service calls and macro calls. For information concerning requests for system services see the *System Services Macro Calls* manual.

## **CALLING EXTERNAL PROCEDURES**

Procedures that are assembled separately from the invoking procedure are designated external procedures.

The individual elements of data passed to an external procedure are known as *arguments*. The external procedure interprets these arguments as *parameters*; to the external procedure, the order of the parameters is the same as the order of the arguments passed from the invoking procedure.

External procedures can be requested by coding request sequences such as the following:

LAB \$B7,arglist LNJ \$B5,<entry

In the above sequence, 'entry' is the external label of the appropriate entry point of the called (external) procedure, and 'arglist' is the argument list to be passed to the called (external) procedure.

Alternatively, you could use a request such as the following:

CALL entry, arg1, arg2, . . .

This request is similar to the preceding sequence except that the CALL Assembler control statement automatically generates the argument list, loads its address into B7, and sets the return address in B5. As a result, when the external procedure completes its work, control is returned to the next sequential instruction or statement in the calling program.

### ALTERNATE METHOD OF HANDLING INPUT/OUTPUT AND FILE MANIPULATION

Input/output and file manipulation can be accomplished by writing Assembler routines or by using monitor service requests. Details concerning monitor service requests are contained in the System Service Macro Calls manual.

#### ASSEMBLER

The Assembler processes source statements written in assembly language, translates the statements into object code, and produces a listing of the source program together with its associated assembly information.

The Assembler accepts arguments that allow you to control its operation in various ways. Detailed information about the Assembler and its arguments can be found in the *Commands* manual.

## IF

Instruction:

Conditional skip

Source Language Format:

 $[label]\Delta IF \begin{cases} OD \\ [N] \\ [N] \\ Z \\ EV \end{cases} \Delta int-val-expression, label$ 

### **Description**:

If the specified condition is met, the Assembler skips (reads but does not process) subsequent statements until the label is encountered; otherwise, the next sequential instruction is processed. (0 is neither positive nor negative.)

The opcode is interpreted as follows:

IFP

Skip to label if int-val-expression is positive (i.e. > 0).

IFNP

Skip to label if int-val-expression is not positive (i.e.  $\leq 0$ ).

IFN

Skip to label if int-val-expression is negative: (i.e. < 0).

IFNN

Skip to label if int-val-expression is not negative (i.e.  $\ge 0$ ).

IFZ

Skip to label if int-val-expression is zero.

IFNZ

Skip to label if int-val-expression is not zero.

IFOD

Skip to label if int-val-expression is odd.

IFEV

Skip to label if int-val-expression is even.

The operands have the following meanings:

int-val-expression

Internal value expression (see "Expressions" in Section 2); forward references are not permitted.

label

Label (see "Labels" in Section 2) identifying the next statement or instruction to be processed by the Assembler if the condition is met.

If a label is specified, it is *not* entered in the Assembler's symbol table; as a result, it can be referred to only by a preceding IF statement.

Example:

IFNZ AND(\$SW,Z'4000'),SKIPIT

External Switch 1 is checked. If it is set the Assembler skips the subsequent statements until the label SKIPIT is encountered. If External Switch 1 is not set, the Assembler goes to the next lie of assembly code. This is an example of varying an assembly procedure without altering the assembly language source program.

## LCOMM

#### LCOMM

Instruction:

Define local common block

Source Language Format:

 $label\Delta LCOMM\Delta int-val-exp$ 

Description:

Provides a way for a block of data local to a program to be allocated not by the Assembler, but by the Linker using standard linking procedures for allocating common blocks. The data allocated by use of the LCOMM statement is not shared.

The label field and operands have the following meanings

label

The name of the common area.

NOTE: LCOMM does not allow a temporary label to be specified.

int-val-exp

Specifies the size (in words) of the common area. The Linker (see the *Program Execution and Checkout* manual) assigns all common blocks with the same name to the same memory area regardless of the memory location in the source program at which they are defined (i.e., the LCOMM statement does not alter the Assembler's location counter). In the case of a local common block, the Linker removes the name of the local common block from its symbol table after it has linked the program which defined the local common block.

int-val-exp is an internal value expression (see Section 1), and must be defined prior to the occurrence of this LCOMM statement. It must not contain a forward reference. Elements in a common block can be referenced by the name of the common block plus the element's displacement within the block.

### PTRAY

Instruction:

Create pointer array

Source Language Format:

 $[label]\Delta PTRAY\Delta location-exp1[,location-exp2] ...$ 

Description:

Creates an array of pointers. The address of a memory word is referred to as a pointer. Pointers may occur at the level of machine language both as direct addresses and as indirect addresses.

The Assembler generates the object unit code as if the statement were transformed into the following DC statement.

 $[label]\Delta DC\Delta < location-exp1 [, < location-exp2] ....$ 

If the Assembler is invoked with the SLIC argument, it will also identify the object unit text resulting from the PTRAY statement as being a pointer array. This is necessary so that in loading a SLIC program, the Loader will compress addresses if executing in SAF mode.

## RESV

## RESV

Instruction:

Reserve main memory space

Source Language Format:

 $[label] \Delta RESV \Delta int-val-expa[, int-val-expb]$ 

#### Description:

Reserves space in main memory for use by the bound unit as work or storage space.

The label field and operands have the following meanings:

label

If specified, the first word of the reserved area is given that name.

#### int-val-expa

This is an internal value expression (see Section 2) that specifies the size (in words) of the reserved area, and must be  $\geq 0$ . It must not contain a forward reference.

int-val-expb

If specified, it is an internal value expression (see Section 2) specifying the initial value to which each word in the reserved area is initialized when the bound unit is loaded. If this operand is not specified, the contents of the reserved area are undefined.



Figure 5-12. Indexed Indirect B-Relative Addressing



Figure 5-13. Direct B-Relative Plus Displacement Addressing

## INDIRECT B-RELATIVE PLUS DISPLACEMENT ADDRESSING

This form of addressing effectively adds a displacement value to the contents of the specified base register. Then, the effective address is the contents of the location whose address is derived through this preceding operation.

In the following example of this form of addressing, EXP10 is an internal value expression equated to 0010, \$B4 contains the address 30FF, location 310F contains the address 10FE, location 10FE contains the value 400D, and \$R7 contains the value 1013.

#### Example:

### ADD \$R7,\*\$B4.EXP10

In this example, the displacement value 0010 is added to the contents of B4 (i.e., 0010 + 30FF), producing the address 310F. Then, applying the indirection operator, the contents of the location 310F (i.e., 10FE) are used as a memory address. The value found at location 10FE (i.e., 400D) is added to the contents of R7. The result (5020) is stored in R7.

Figure 5-14 illustrates how this form of addressing generates an effective address when stored in memory.



Figure 5-14. Indirect B-Relative Plus Displacement Addressing

#### DIRECT B6-RELATIVE PLUS LOCAL COMMON BLOCK PLUS DISPLACEMENT ADDRESSING

In this form of addressing, the effective address is computed by adding a specified value to the contents of base register \$B6. This addressing form assumes that \$B6 contains the address of the combined \$LCOMW local common blocks. For information on the loading of \$B6, see Appendix M. The value that is added to the contents of \$B6 is assumed to be an offset value (before adjustment by the Linker) into the local common block, \$LCOMW.

#### Example:

TEN	EQU	10
\$LCOMW	LCOMM	300
	ORG	\$LCOMW+10
	DC	100

5-18

In this example, suppose that the constant 100 which is contained in the eleventh word of the local common block, \$LCOMW, is to be loaded into data register \$R1. If at execution time, \$B6 contains the address of the combined \$LCOMW local common blocks, then either of the following instructions will accomplish the desired result.

#### LDR \$R1,\$B6.\$LCOMW+TEN

LDR \$R1,\$B6.\$LCOMW+10

Figure 5-15 illustrates how this form of addressing generates an effective address when stored in memory.



Figure 5-15. Direct B6-Relative Plus Local Common Block Plus Displacement Addressing

#### **INDIRECT B6 -**

RELATIVE PLUS LOCAL COMMON BLOCK PLUS DISPLACEMENT ADDRESSING

In this form of addressing, the effective address is specified by the contents of the location computed by effectively adding a value to the contents of base register \$B6. This addressing form assumes that \$B6 contains the address of the combined \$LCOMW local common blocks. The value that is added to the contents of \$B6 is assumed to be an offset value (before adjustment by the Linker) into the local common block, \$LCOMW.

#### Example:

\$LCOMW	LCOMM	300
	ORG	\$LCOMW
	DC	<const< td=""></const<>
	ORG	\$LCOMW+20
CONST	DC	100

In this example, assume that the constant 100 which is contained in the 21st word of the local common block, \$LCOMW, is to be loaded into data register \$R1, and that the address of the constant is known to be in word zero of the local common block. If at execution time, \$B6 contains the address of the local common block, then the following instruction will accomplish the desired result.

#### LDR \$R1,\*\$B6.\$LCOMW

Figure 5-16 illustrates how this form of addressing generates an effective address when stored in memory.

ж



Figure 5-16. Indirect B6-Relative Plus Local Common Block Plus Displacement Addressing

## **B-RELATIVE PUSH ADDRESSING**

This form of B-relative addressing causes the contents of the specified base register to be decremented before the effective address is formed. The new address in the register is the effective address of the location or data to be used in the operation. The B register is decremented by:

- One for all instructions accessing one-bit, one-byte, or one-word operands.
- Two for all instructions accessing double-word operands.
- Four for all instructions accessing quadruple-word operands.
- One for SAF configurations or two for LAF configurations for the LDB, STB, SWB, CMB, and CMN instructions.

NOTE:

LAB is an instruction accessing a one-word operand.

In the following example, \$R5 contains the value 30FF,\$B5 contains the address 4011, and memory location 4010 contains the value 0001.

Example:

ADD \$R5,-\$B5

In this example, the contents of location derived by subtracting one from the address contained in B5 are added to the contents of R5, and the result (3100) is stored in R5. The next time B5 is used, it will contain the address 4010.

Figure 5-17 illustrates how the sample instruction described above is stored in memory and how it derives the effective address of the data to be used in the operation.



Figure 5-17. B-Relative Push Addressing

ASSEMBLY LANGUAGE INSTRUCTIONS 5-20

11/78 CB07A

#### ASSEMBLY LANGUAGE INSTRUCTIONS

The remainder of this section lists (alphabetically) and describes the assembly language instructions for the Central Processing Unit (CPU). Assembly language instructions for the Commercial Processor and the Scientific Instruction Processor (SIP) are given in Sections 6 and 7 respectively. The description of each instruction includes the name, type, format, and explanation of operands.

When an operand specifies a symbolic name, constant, or expression (other than an address expression), refer to Section 2 for a detailed description of those elements. Address expressions are defined in this section under "Addressing Techniques." Before using the following instructions you should fully understand the assembly language elements described in Section 2 and in this section.

Although not shown in the source language formats, all assembly language instructions can be labeled.

## ACQ

Instruction:

Acquire stack space

Type:

GE

Source Language Format:

 $\Delta ACQ\Delta \begin{cases} \$Bn \\ X'n' \\ n \end{cases},\$Rn$ 

**Description:** 

This stack instruction acquires an additional frame, of the size specified by the contents of \$Rn, from the currently available stack space. \$Bn is set to point to this newly acquired frame (lower memory address, see Figure K-1).

If the size specified by Rn is such that the currently available stack space is exceeded, a trap to trap vector 10 occurs.

Stack instructions are double-word instructions with the following characteristics.

- A common first word.
- Bits 0 through 8 and bit 12 of the second word contain zeros.

If bits 0 through 8 and bit 12 of the second word are not zero, the result is a trap to trap vector 16. Bits 9 through 11 of the ACQ instruction specify the register \$Rn bits 13 through 15 specify register \$Bn.

This instruction is executable only on Models 40 and 50.

# ADD

## ADD

Instruction:

Add Contents to R-register

Type:

DO

Source Language Format:

$$\Delta ADD\Delta \left\{ \begin{matrix} \$Rn \\ X'n' \\ n \end{matrix} \right\}, address-expression$$

**Description**:

Adds the contents of the location or R-register identified in the address expression to the contents of the R-register specified in the first operand. The result is saved in the first operand R-register.

The address expression can take any of the forms described earlier in this section under "Addressing Techniques," except for the following:

=\$Bn) register addressing =\$Sn) Short displacement addressing Specialized addressing

The contents of the I-register are affected as follows:

- If the result is more than  $2^{15} 1$  (32767) or less than  $-2^{15}$  (-32768), the OV-bit is set to 1: otherwise, it is set to 0.
- If, during the summation, a carry occurs, the C-bit is set to 1; otherwise, it is set to 0.

#### ASSEMBLY LANGUAGE INSTRUCTIONS 5-28

# ADV

Instruction:

Add value to R-register

Type:

 $\mathbf{SI}$ 

Source Language Format:

 $\Delta ADV\Delta \begin{cases} \$Rn \\ X'n' \\ n \end{cases}, [=] \quad \left\{ \begin{array}{c} internal-value-expression \\ single-precision-fixed-point-constant \end{array} \right\}$ 

## **Description**:

Adds the 8-bit value (with sign extended) specified in the second operand to the contents of the R-register identified in this operand. The result is saved in R-register.

The contents of the I-register are affected as follows:

- If the result is more than  $2^{15}-1$  (32767), or less than  $-2^{15}$  (-32768), the OV-bit is set to 1; otherwise, it is set to 0.
- If, during the summation, a carry occurs, the C-bit is set to 1; otherwise, it is set to 0.

# AID

## AID

Instruction:

Add integer double

Type:

SO

Source Language Format:

 $\Delta AID\Delta address-expression$ 

Description:

Adds the value of the double-word integer specified by the address expression to the value in the register pair R6, R7. The result is saved in R6 and R7, with the most significant part in R6 and the least significant part in R7.

The address expression can take any of the forms described earlier in this section under "Addressing Techniques," *except* for the following:

=\$Bn =\$Sn } registers addressing Short displacement addressing Specialized addressing

If the address expression specifies memory addressing with indexing, the index register is aligned to count double-words relative to the word specified.

If Immediate Operand Addressing is specified, the immediate operand may only use a binary integer constant (which is sign extended to 32 bits by the Assembler), a double precision fixed-point constant, or a string constant of exactly two words (i.e., four bytes or 32 bits). In all cases, the immediate operand must be a constant that has not been assigned a symbolic name.

If = Rn is used, only = R3 (adds the contents of R2 and R3 into R6 and R7 respectively), = R5 (adds the contents of R4 and R5 into R6 and R7, respectively), or = R7 (doubles the value contained in R6 and R7) may be used.

If a carry occurs, the C-bit of the I-register is set to 1, else it is set to 0.

If overflow occurs, the OV-bit if the I-register is set to 1, else it is set to 0.

This instruction is executable only on Models 40 and 50.

## ENT

\*

# ENT

Instruction:

Enter

Type:

SO

Source Language Format:

 $\Delta ENT\Delta \begin{cases} \text{immediate-memory-address} \\ \text{B-relative-addressing} \\ \text{P-relative-addressing} \\ \text{interrupt-vector-addressing} \end{cases}$ 

Description:

Jumps to the memory location specified by the operand; also, sets the P-bit of the ring field in the S-register to 0 (i.e., sets the bit to indicate the unprivileged state).

If the J-bit in the M1-register contains a binary 1, the trace procedure is entered via trap vector 2. Upon completion, or if the J-bit contains a binary 0, execution commences at the specified location.

# HLT

## HLT

Instruction:

Halt

Type:

GE

Source Language Format:

 $\Delta HLT$ 

Description:

Stops program execution. HLT state is indicated on the control panel. All interrupts are honored.

The P-bit of the S-register must be set to 1, or the ring field of the S-register must be set to 1x, whichever is appropriate; i.e., the central processor must be in the privileged state for this instruction to be executed. If not, the unprivileged use of a privileged operation results in a trap to trap vector 13.

A halt instruction on a user level may prevent a lower priority user level from completing a Monitor service operation. The Monitor may be interrupted in a way that causes a system interlock. If user level halts are used during program development, the level specified should be the lowest priority in the system.
LDI

#### LDI

Instruction:

Load double-word integer

Type:

SO

Source Language Format:

 $\Delta LDI\Delta address-expression$ 

**Description**:

Loads the contents of the location specified by the address expression into register R6 and the contents of the next location into register R7.

The address expression can take any of the forms described earlier in this section under "Addressing Techniques," *except* for the following:

=\$Bn) register addressing =\$Sn) Short displacement addressing Specialized addressing

If the address expression specifies memory addressing with indexing, the index register is aligned to count double-words relative to the word specified.

If Immediate Operand Addressing is specified, the immediate operand may only use a binary integer constant (which is sign extended to 32 bits by the Assembler), a double precision fixed-point constant, or a string constant of exactly two words (i.e., four bytes or 32 bits). In all cases, the immediate operand must be a constant that has not been assigned a symbolic name.

If =Rn is used, only = R3 (loads the contents of R2 and R3 into R6 and R7, respectively) or =R5 (loads the contents of R4 and R5 into R6 and R7, respectively) and =R7 may be used.

# LDR

## LDR

Instruction:

Load R-register

Type:

DO

Source Language Format:

 $\Delta LDR\Delta \begin{cases} \$Rn \\ X`n' \\ n \end{cases}, address-expression$ 

**Description**:

Loads the contents of the location or R-register identified in the address expression into the R-register identified in the first operand.

The address expression can take any of the forms described earlier in this section under "Addressing Techniques," except for the following:

=\$Bn | register addressing =\$Sn | Short displacement addressing Specialized addressing

**CB07** 

# LDT

## LDT

Instruction:

Load stack address register

Type:

GE

Source Language Format:

$$\Delta LDT\Delta \begin{cases} \$Bn \\ X'n' \\ n \end{cases}$$

Description:

Loads the T register with the address contained in \$Bn (see Figure K-1).

Stack instructions are double-word instructions with the following characteristics:

- A common first word.
- Bits 0 through 8 and bit 12 of the second word contain zeros.

If bits 0 through 8 and bit 12 of the second word are not zero, the result is a trap to trap vector 16. Register \$Bn is specified in bits 13 through 15 of the second word of the LDT instruction.

Stack instructions can be executed only on Models 40 and 50.

# LDV

# LDV

Instruction:

Load value

Type:

 $\mathbf{SI}$ 

Source Language Format:

 $\Delta LDV\Delta \begin{cases} \$Rn \\ X'n' \\ n \end{cases}, [=]internal-value-expression$ 

## Description:

Loads the 8-bit value identified in the second operand into the right half-word of the R-register specified in the first operand. The contents of bit 8 are extended through the left half-word of the R-register.

Except for the string constant form of the second operand, all values are assumed to be numeric.

## ASSEMBLY LANGUAGE INSTRUCTIONS 5-106

**CB07** 

## RLQ

Instruction: Relinquish stack space Type: GE Source Language Format:

 $\Delta RLQ\Delta Bn$ 

#### **Description**:

This stack instruction releases the most recently acquired stack frame. If the stack is emptied by this instruction, the result is a trap to trap vector 9. If the stack is not emptied, the current length of the stack is adjusted and the base register specified, \$Bn (bits 13 through 15 of the second word of the instruction, see Figure K-1), is set to point to the new top frame. Stack instructions are double-word instructions with the following characteristics:

- A common first word.
- Bits 0 through 8 and bit 12 of the second word contain zeros.

If bits 0 through 8 and bit 12 of the second word are not zero, the result is a trap to trap vector 16. Stack instructions can be executed only on Models 40 and 50.

# RSTR

## RSTR

Instruction:

Restore context

Type:

 $\mathbf{SO}$ 

Source Language Format:

ARSTRA {	immediate-memory-address B-relative-address P-relative-address interrupt-vector-addressing	\ , .	external-value-label internal-value-expression single-precision-fixed-point-constant	
----------	---	----------	--	--

Description:

Restores the registers specified in the second operand mask starting from the location specified in the address expression.

The second operand is a mask that specifies which registers are to be restored. If the mask is all zeros, the contents of R1 are used as the mask.

Depending on which bits in the specified mask are set to 1, the registers that can be restored are as follows:

Bit:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	M1	Rl	R2	R3	R4	R5	R6	R 7	Ι	BJ	B2	B3	B4	B5	B6	B7

This mask should be the same as the one used to save the registers (see the SAVE instruction).



# SDI

Instruction:

Store Double word integer

Type:

 $\mathbf{SO}$ 

Source Language Format:

 $\Delta SDI\Delta address-expression$ 

Description:

Stores the contents of register R6 into the location specified by the address expression and the contents of register R7 into the next location.

The address expression can take any of the forms described earlier in this section under "Addressing Techniques," *except* for the following:

=\$Bn)

=\$Rn register addressing

=\$Sn)

If the address expression specifies memory addressing with indexing, the index register is aligned to count double-words relative to the word specified.

If Immediate Operand Addressing is specified, the immediate operand may only use a binary integer constant (which is sign extended to 32 bits by the Assembler), a double precision fixed-point constant, or a string constant of exactly two words (i.e., four bytes or 32 bits). In all cases, the immediate operand must be a constant that has not been assigned a symbolic name.

## Note:

= R3, = R5, and = R7 are permitted and refer to register pairs R2, R3; R4, R5, and R6, R7, respectively.

Short displacement addressing Specialized addressing

# SID

## SID

Instruction:

Subtract integer double

Type:

SO

Source Language Format:

 $\Delta SID\Delta address-expression$ 

**Description**:

Subtracts the value of the double-word integer specified by the address expression from the value in the register pair \$R6, \$R7. The result is saved in \$R6 and \$R7, with the most significant part in \$R6 and the least significant part in \$R7.

The address expression can take any of the forms described earlier in this section under "Addressing Techniques," except for the following:

=\$Bn) register addressing =\$Sn) Short displacement addressing Specialized addressing

If the address expression specifies memory addressing with indexing, the index register is aligned to count double-words relative to the word specified.

If Immediate Operand Addressing is specified, the immediate operand may only use a binary integer constant (which is sign extended to 32 bits by the Assembler), a double precision fixed-point constant, or a string constant of exactly two words (i.e., four bytes or 32 bits). In all cases, the immediate operand must be a constant that has not been assigned a symbolic name.

If =Rn is used, only =R3 (subtracts the contents of R2 and R3 from R6 and R7 respectively), or R5 (subtracts the contents of R4 and R5 from R6 and R7 respectively), or =R7 (clears R6 and R7) may be used.

If a borrow is required during the subtraction, the C-bit of the I-register is set to 0; otherwise it is set to 1.

If overflow occurs, the OV-bit of the I-register is set to 1, otherwise it is set to 0.

This instruction is executable only on Models 40 and 50.

STS

# STS

Instructions: Store S-register Type: SO

Source Language Format:

 $\Delta STS\Delta address-expression$ 

#### Description:

Stores the contents of the system status (s) register in the location or R-register identified in the address expression.

The address expression can take any of the forms described earlier in this section under "Addressing Techniques," except for the following:

=\$Bn) register addressing =\$Sn) Short displacement addressing Specialized addressing

# STT

# STT

Instruction: Store Stack Address Register Type: GE Source Language Format: ΔSTT

Description:

This stack instruction moves the address contained in the T register to register \$B7. Stack instructions are double-word instructions with the following characteristics:

• A common first word.

• Bits 0 through 8 and bit 12 of the second word contain zeros.

If bits 0 through 8 and bit 12 of the second word are not zero, the result is a trap to trap vector 16. Stack instructions can be executed only on Models 40 and 50.

## ASSEMBLY LANGUAGE INSTRUCTIONS 5-144

# ALR

## ALR

Instruction: Alphanumeric move

Type: Character string

Source Language Format:

DESCA(description)		DESCA(description)	l
int-val-expression	9	int-val-expression	

## Description:

The character string is moved from the address specified by the first operand (sending field) to the address specified by the second operand. If the length of the receiving field is zero, the TR-bit (truncation bit) of the Commercial Processor indicator register is set to 1, and the instruction is aborted. Trap 28, truncation, may then be generated as described previously under "Commercial Processor Traps."

If the length of the sending field is zero, the receiving field is filled or not as specified by the second data descriptor.

If the value of the byte length specified by the first data descriptor is zero, the length is contained in the right byte of register R4 and can be from 0 through 255 bytes. If the value of the byte length specified in the first data descriptor is not zero, that value, which can be from 1 through 31, is the length.

If the value of the byte length specified by the second data descriptor is zero, register R5 contains the fill character (in the left byte) and the length (in the right byte). When escape to register R5 occurs, the length can be from 1 through 255 characters. If the value of the byte length specified in the second data descriptor is not zero, that value is the length, and the fill character is an ASCII blank (20 hexadecimal). In this case, the length can be from 1 through 31 bytes.

**Applicable Traps:** 

Trap 23 Reference to unavailable resource

Trap 24 Bus or memory error

Trap 26 Illegal specification

**Trap 28 Truncation** 

The contents of the Commercial Processor indicator register are affected as follows:

• If the length of the first operand string is greater than the length of the second operand string, the TR-bit is set to 1; otherwise, it is set to 0.

7/79 CB07-01B

## AME

## AME

Instruction:

Alphanumeric move and edit

Type:

Edit

Source Language Format:

	DESCA(description)		DESCA(description)		DESCA(description)	l
ΔΑΜΕΔ	int-val-expression	(° 1	int-val-expression	) , <b>1</b>	int-val-expression	Ì

## **Description**:

The character string in the sending field specified by the first data descriptor (DD1) is edited in accordance with the micro operations in the field specified by, the third data descriptor (DD3), and moved to the receiving field specified by the second data descriptor (DD2).

The number of edited characters stored in the receiving field can be either more or less than those in the sending field. The receiving field may have more characters when micro operations specify one or more characters are to be inserted. The receiving field may have less characters when a micro operation specifies that one or more characters of the sending field are to be skipped.

The instruction terminates normally when the receiving field is filled. Normal termination occurs even though the sending field or the string of micro operations have not been exhausted.

An illegal specification trap (Trap 26) is generated if either the sending field or the string of micro operations are exhausted before the receiving field is filled.

Execution details are as follows:

- The effective address developed from a data descriptor points to the leftmost character of the operand.
- All operations take place from left to right.
- The valid length of the sending field, the receiving field, and the string of micro operations ranges from 1 through 255. Lengths from 32 through 255 are specified via escape to an R register. (See Appendix H.)
- During execution of the instruction, the sending field count indicates the current number of characters remaining to be processed. The count is decremented every time a character is moved out or skipped over.
- During execution of the instruction, the receiving field count indicates the current number of positions that remain to be filled. The count is decremented every time a character is moved into the receiving field.
- The Edit Insertion Table (EIT) is always initialized when the edit instruction is initiated.
- The edit flags are always initialized when the edit instruction is initiated.

## Applicable Traps:

Trap 23 Reference to unavailable resource

Trap 24 Bus or memory error

Trap 26 Illegal Specification

Conditions causing trap:

- The sending field or the string of micro operations is exhausted before the receiving field is filled.
- The length of the sending field, or the receiving field, or the string of micro operations is zero.

COMMERCIAL INSTRUCTIONS

**CB07** 

## DRS

Instruction:

Decimal right shift

Type:

 $\mathbf{Shift}$ 

Source Language Format:

$$\Delta DRS\Delta \left\{ \begin{array}{l} DESCP(description) \\ DESCU(description) \\ int-val-expression \end{array} \right\}$$

[[,int-val-expression] [,R[OUNDED]]]

#### Description:

The decimal value specified by the first operand is shifted right. The vacated digit positions are zero filled. The second operand, if present, specifies the distance (number of digits shifted) and must be an integer from 0 through 31.

When the second operand is present, the assembler:

- Sets shift control word 1 (SCW1) to 0178 (hexadecimal).
- Sets bit 0 of SCW2 to 1 (i.e., right shift).
- Loads the value specified by the second operand in bits 3 through 7 of SCW2.
- Sets bit 8 of SCW2 to 1, if the third operand is present (i.e., rounding).
- Clears bit 8 of SCW2 to 0, if the third operand is absent (i.e., no rounding).

When the second and third operands are omitted, the assembler generates the shift control words as it does for the DSH instruction when the second operand is omitted. The shift direction, the distance, and the rounding control must then be obtained from register R5. For an explanation of shift control words, see Decimal Shift instruction DSH.

## Applicable Traps:

The traps that may be generated during execution of this instruction are the same as those for the DSH instruction.

Note that only one shift instruction, decimal shift (DSH), is available in the hardware. The decimal left shift (DLS) and the decimal right shift (DRS) instruction are provided by the Assembler for the programmer's convenience.

# DSB

# DSB

Instruction:

Decimal subtract

Type:

Decimal arithmetic

Source Language Format:

	DESCP(description)		DESCP(description)	)
$\Delta DSB\Delta$	DESCU(description)	}, {	DESCU(description)	ł
	int-val-expression		int-val-expression	}

Description:

Subtracts the decimal value (the subtrahend) at the address specified by the first operand from the decimal value (the minuend) at the address specified by the second operand and stores the result (the difference) at the address specified by the second operand.

**Applicable Traps:** 

Trap 23 Reference to unavailable resource

Trap 24 Bus or memory error

Trap 26 Illegal specification

Trap 27 Illegal Character

Trap 29 Overflow

The contents of the Commercial Processor indicator register are affected as follows:

- If the number of significant digits in the difference is greater than the number of digit positions available in the receiving field, the OV-bit is set to 1; otherwise, it is set to 0.
- If the difference is ngative and the receiving field is described as unsigned, the SF-bit is set to 1; otherwise, it is set to 0.
- If the difference is less than zero, the L-bit is set to 1; otherwise, it is set to 0.
- If the difference is greater than zero, the G-bit is set to 1; otherwise, it is set to 0.

6-54

## MAT

Instruction:

Alphanumeric move and translate

Type:

Character string

Source Language Format:

	DESCA(description)	Ì	DESCA(description)	ŀ	DESCA(description)
ΔΜΑΤΔ	int-val-expression	<b>}</b> ,,	int-val-expression	, ·	int-val-expression

## **Description**:

The character string in the sending field (specified by the first data descriptor) is translated and moved to the receiving field (specified by the second data descriptor). The third data descriptor specifies a 256-byte translation table. Each character in the sending field is used as a displacement from the base of the table and the corresponding character from the table is stored in the receiving field.

If the byte length specified by the first data descriptor is zero, the length is contained in the right byte of register R4 and can be from 0 through 255 bytes. If the byte length specified in the first data descriptor is not zero, that value, which can be from 1 through 31, is the length. If the length of the sending field specified by register R4 is zero, the receiving field is filled or not filled as specified by the second data descriptor. Fill characters, if specified, are ASCII blanks and are not translated.

If the byte length specified in the second data descriptor is not zero, that value, which can be from 1 through 31, is the length. If the byte length specified by the second data descriptor is zero, the length is contained in register R5 and can be from 0 through 255 bytes. If the length of the receiving field specified by register R5 is zero, the instruction is aborted and the truncation bit (TR bit) of the Commercial Processor indicator register is set to 1. Trap 28 (truncation) may then be generated as previously described under "Commercial Processor Traps."

The length field of the third data descriptor is ignored by the hardware.

The contents of the Commercial Processor indicator register are affected as follows:

• If the number of characters in the sending field is greater than the number of character positions in the receiving field, the TR-bit is set to 1; otherwise, it is set to 0.

Example:

IN TR OUT	DC DC RESV	=Z'00020409' =`abcdefg\$.!"`' 4,```
	•	
	MAT	DESCA(IN,0,4,NO_FILL); DESCA(OUT.0.4.NO_FILL);
		DESCA(TR,0,11,NO_FILL)

After execution of the MAT instruction the receiving field OUT will contain the following string: ace!

## SRCH

SRCH

Instruction:

Alphanumeric search

Type:

Character string

Source Language Format:

ACDOTA	(DESCA(description))		DESCA(description)		DESCA(description)	١
ashuna	int-val-expression	,	int-val-expression	, ,	(int-val-expression	Ì

## Description:

The character string or array of character strings defined by the third data descriptor (DD3) is searched to see if it contains any of the search arguments (one or more) in the search list defined by the first data descriptor (DD1). If a match is found, the G and L bits of the Commercial Processor indicator register are cleared to zero, and the displacement and search argument number are loaded into the receiving field defined by the second data descriptor (DD2). (This simulator does not support the Alphanumeric Search (SRCH) and Alphanumeric Verify (VRFY) opcodes.) The receiving field must be four bytes long and word aligned; otherwise the results are unspecified. The displacement is the distance in bytes between the origin of the string (or array) to be searched and the position at which the first match occurs. The search argument number designates the one that caused the match. The first argument in the list is identified as 0, the second as 1, etc. The format of the receiving field is shown below.

0	15 0	15
search argum	nent number	displacement

If a match is not found, the G-bit of the Commercial Processor indicator register is cleared to zero, the L-bit is set to one, and the receiving field is not changed.

The search argument list can contain one or more search arguments each consisting of one or more characters. If multiple arguments are specified, each must be the same length.

If the length field of DD1 is not equal to zero, the search argument list contains only one search argument whose length (1 to 31 bytes) is specified by the length field.

If the length field of DD1 is equal to zero, the search argument list is specified by register R4. The format of register R4 is shown below.

0			7	8			15
sea	rch	argument	length	search	list	length	

If the search argument length is equal to the search list length, the search list consists of only one argument.

If the ratio of the search list length to the search argument length is an integer, that integer designates the number of search arguments.

If the ratio of the search list length to the search argument length is not an integer, the ratio is truncated to the integer value and that integer designates the number of search arguments.

The character string (or array) to be searched is specified by DD3. If the length field of DD3 is not equal to zero, the operand is a character string whose length (1 through 31) is specified by the length field. If the length field is equal to zero, the operand to be searched is specified by register R6. The format of register R6 is shown below.

0		7	8	15
operand	element	length	operand lengt	:h

COMMERCIAL INSTRUCTIONS

The results of a search instruction for this array and various search arguments are as follows.

	Commercia	l Processor					
	Indicator	Register	DD2 Field				
SA	L-Bit	G-Bit	SA Number	Displacement			
ca	0	0	0	08			
а	0	0	0	00			
mjo	0	0	0	10			
mjpo	1	0	unch	anged			
acbec	0	0	0	04			
eacba	1	0	unch	anged			
bac	1	0	unch	anged			
cade	0	0	0	08			

Example 4: Search Array — Multiple Search Arguments

The search list defined by DD1 contains multiple search arguments. Each search argument can consist of one or more characters but all search arguments must be the same length. The search argument length (SAL) and the search list length (SLL) is specified by register R4.

If a match is found, the search argument number and the displacement are stored in the receiving field specified by DD2. If a match is not found, DD2 is not changed.

Assume that DD3 defines the following array for which register R6 specifies the length of each element (OEL) as 4 and the operand length (OL) as 24.

Displacement	String
00	a b d f
04	acbe
08	cade
$\mathbf{0C}$	defg
10	mjop
14	eacb

The results of a search instruction for this array and various search arguments are as follows.

			Commercie	al Processor				
			Indicator	r Register	DD2	DD2 Field		
SAL	SLL	SA	L-Bit	G-Bit	SA Number	Displacement		
3	6	acb,acd	0	0	0	04		
1	3	c,a,d	0	0	1	00		
4	8	defg,abcd	0	0	0	0C		
<b>2</b>	6	ad,ea,mj	0	0	2	10		
3	9	aab,abb,eac	0	0	2	14		
5	10	abdfb,mjope	0	0	1	10		

6-61

## VRFY

## VRFY

Instruction

Alphanumeric verify

Type:

Character string

Source Language Format:

 $\Delta VRFY\Delta \left\{ \begin{matrix} DESCA(description) \\ int-val-expression \end{matrix} \right\} , \left\{ \begin{matrix} DESCA(description) \\ int-val-expression \end{matrix} \right\} , \left\{ \begin{matrix} DESCA(description) \\ int-val-expression \end{matrix} \right\} , \left\{ \begin{matrix} DESCA(description) \\ int-val-expression \end{matrix} \right\}$ 

Description:

The character string or array of character strings defined by the third data descriptor (DD3) is examined. If at least one character of the string (or element of the array) does not match any one of the verify arguments, the G-bit of the Commercial Processor indicator register is cleared to zero, the L-bit is set to one, and the receiving field specified by the second data descriptor (DD2) is loaded with the displacement. (This simulator does not support the Alphanumeric Search (SRCH) and Alphanumeric Verify (VRFY) opcodes.) The displacement is the distance in bytes between the origin of the string (or array) and the place where the first mismatch is found. The format of the receiving field is shown below.



If each of the characters of the string (or elements of the array) is equal to any one of the verify arguments, the G- and L-bits of the CIP indicator register are cleared to zero and the receiving field is not changed.

If the length field of DD1 is not equal to zero, the verify argument list contains only one search argument whose length (1 through 31 bytes) is specified by the length field.

If the length field of DD1 is equal to zero, the verify argument list is specified by register R4. The format of register R4 is shown below.



If the verify argument length is equal to the verify list length, the verify list consists of only one argument.

If the ratio of the verify list length to the verify argument length is an integer, that integer designates the number of verify arguments.

If the ratio of the verify list length to the verify argument length is not an integer, the ratio is truncated to the integer value and that integer designates the number of verify arguments.

The character string (or array) to be verified is specified by DD3. If the length field of DD3 is not equal to zero, the operand is a character string whose length (1 through 31) is specified by the length field. If the length field is equal to zero, the operand to be searched is specified by register R6. The format of register R6 is shown below.



# Section 8 Macro Facility

The Macro Preprocessor is a program development tool that provides a convenient method for including in a source module sequences of statements that are specified in a macro routine.

A macro routine is a block of source code that is written only once and can be included multiple times within a given source program. A single statement, known as a macro call, is specified in the source program each time the sequence of statements is to be included. A source program containing one or more macro calls is called an unexpanded source program. Macro routines can be at the beginning of a source program or in a macro library; those occurring with a source program are called inline macro routines.

The Macro Preprocessor produces an expanded source program which is used as input to the Assembler. The expanded source program may contain an error flag for each nonfatal error. Each statement that contains a nonfatal error flag appears in the expanded source module as a comment statement with the appropriate error. (Nonfatal error flags are described in Appendix F.) If a fatal error occurs, processing terminates, an error message is issued to the error-out stream, and control returns to the Command Processor. (Error messages issued by the Macro Preprocessor are described in the *Systems Messages* manual.) The pound sign (#) and the at sign (@) designate macro processor comment lines. Upon request the macro processor generates comment lines that begin with the at sign (@). These lines are macro control statements without errors. The macro processor unconditionally generates comment lines that begin with the pound sign (#). These lines are statements with macro processing errors contained in them.

#### NOTE:

Honeywell provides a library of macro routines that support MLCP programming. (See the *MLCP Programmer's Reference Manual.*)

#### **ORDER OF STATEMENTS WITHIN A SOURCE PROGRAM**

Statements within a source program must be in the order listed below:

- 1. TITLE Assembler control statement.
- 2. LIBM macro control statements and/or macro routines delimited by MAC and ENDM macro control statements.

(Optional) LIST or NLST Assembler control statement

(Optional) comment statements

Note:

LIBM statements, macro routines, comment statements, and a LIST or NLST statement can be intermixed.

- 3. Statements that constitute the body of the source module; includes macro calls.
- 4. END Assembler control statement. Identifies the end of the assembly language program. Statements subsequent to this statement will be ignored by the Assembler. If this statement is missing, both the Assembler and the Macro Preprocessor will generate an END statement.

Macro control statements and macro calls are described in this section. Assembler control statements are described in Section 4.

#### **MACRO ROUTINES**

A macro routine can be either generalized or specialized. A generalized macro routine causes a fixed expansion in the source module. A specialized macro routine permits specified values to be included in the expanded source module.

## MAC WITHOUT PARAMETERS

The following information is described below.

- Creating a macro routine
- Specializing a macro routine
- Including protection operators
- Situating a macro routine

## **CREATING A MACRO ROUTINE**

A macro routine must be preceded by a MAC macro control statement and followed by an ENDM macro control statement.

#### MAC MACRO CONTROL STATEMENT, WITHOUT PARAMETERS

The MAC statement assigns a name to a macro routine; it must immediately precede every macro routine. MAC must be the last entry on the source line, or it must be immediately followed by a comma and an optional comment.

Format:

```
macro-name\DeltaMAC ,[comment]
```

macro-name

Name of the macro routine; must be a valid symbolic name. To include the macro routine within a source module, specify the macro name in a macro call.

NOTE:

A macro routine can be specialized by including macro parameters in the MAC statement. (See "MAC Macro Control Statement, Including Parameters" later in this section.)

#### CONTENTS OF MACRO ROUTINE

A macro routine can include:

- Macro control statements, excluding MAC and ENDM
- Macro functions
- Assembler control statements, excluding END
- Assembly language statements

Macro control statements and macro functions are described in this section. Assembler control statements and assembly language statements are described in Sections 4 and 5 through 7, respectively.

## **MAC WITH PARAMETERS**

Expanded source module:

TITLE EXMPL	
•	
LDV \$R1,=5	Macro call replaced by contents of macro
LDR \$R2,='6,'	routine named SAMPLE
•	

## **PROTECTION OPERATORS**

Protection operators are brackets; they enclose one or more characters that are not to be interpreted by the Macro Preprocessor. Protection operators can be included in macro routines and/or in statements that constitute the body of a source program.

NOTE:

Brackets illustrated in each command's *Format* are not protection operators; they enclose optional characters.

#### Example:

This example illustrates an unexpanded source module, which includes protection operators, and the resulting expanded source module.

Unexpanded source module:

	TITLE EXMPL	
SAMPLE	MAC P7=3	Designates beginning of macro routine and assigns value to parameter P7
	NEWA [?]P7	Substitution operator will not be inter- preted by Macro Preprocessor, so no value will be substituted
	NEWB ?P7	Reference to P7 will be replaced with its value
	ENDM	Designates end of macro routine
	[SAMPLE]	Not interpreted as macro call because name of macro routine is enclosed within protec- tion operators
	SAMPLE :	Macro call; in the expanded source module will be replaced by contents of macro rou- tine named SAMPLE

Expanded source module:

TITLE EXMPL
SAMPLE
NEWA ?P7
NEWB 3
Contents of macro re

Contents of macro routine named SAMPLE

Protection operators cannot extend over operand or argument delimiters; to protect adjacent operands or arguments, enclose each one individually in brackets.

11/78 CB07A

## Example 1:

 $FOO\Delta[AB],[CD]$ 

The above macro call FOO designates that parameter P1 equals [AB] and parameter P2 equals [CD].

Example 2:

 $FOO\Delta[AB,CD]$ 

The above macro call FOO is *not* equivalent to the macro call illustrated in example 1. The macro call in example 2 specifies that parameter P1 equals the character string consisting of the following three characters: [AB, and parameter P2 equals the character string consisting of the following three characters: CD].

If any part of a label or operation code is protected, the entire label or operation code is protected.

Example:

LAB[EL] $\Delta$ LD[R] $\Delta$ \$R1,=100

The above statement is considered to have no label and no operation code.

Protection operators do not appear in expanded source modules unless the operators are embedded in other protection operators.

Example 1:

NEWA[?]P7

The above statement appears in the expanded source module as NEWA?P7.

Example 2:

DC 'A[BC[DEF]GH]I'

The above statement appears in the expanded source module as  $DC\Delta'ABC[DEF]GHI'$ . Only the outermost protection operators are removed, unless the expanded source module is then reprocessed by the Macro Preprocessor.

Protected comment statements appear in the expanded source module with the protection operators removed. If protected comment statements appear in a macro routine, they are substituted in the expanded source module as described previously. Unprotected comment statements which appear in a macro routine are considered to document the macro routine itself; thus they are not substituted into the expanded source module.

Example:

ABC MAC HLT \*COMNT1 [\*]COMNT2 ENDM

In the above example COMNT2 is considered a macro routine comment and will appear in the expanded source module as

\*COMNT2

COMNT1 is not considered a macro routine comment and will not appear in the expanded source module.

#### SITUATING MACRO ROUTINES

Macro routines can be in the source module in which they are requested by macro call(s) and/or in macro libraries on a mass storage volume. A macro library is a directory whose files are macro routines. Each file must be a single macro routine that is referenced in a macro call by its file name. Its file name must be identical to the label of its MAC statement.

All macro routines within a source module must be at the beginning of the module. (See "Order of Statements Within a Source Module" earlier in this section.)

MACRO FACILITY

7/79 CB07-01B

## **REQUOTE MACRO FUNCTION**

The requote macro function replaces each apostrophe in an alphanumeric character string with two adjacent apostrophes, and encloses the entire resultant string within single apostrophes. All characters in the original character string that are not apostrophes remain unchanged and appear in the resultant string.

Format:

?RQ(arg)

arg

An alphanumeric character string to be requoted. (See "Designating Alphanumeric Values" in this section.)

Example 1:

?RQ(ABC) yields 'ABC'

Example 2:

?RQ('WHO') yields ""WHO"



## TABLE A-1 (CONT). INTERNAL REPRESENTATION OF ASSEMBLY LANGUAGE INSTRUCTIONS

First Hexadecimal Digit	Second Hexadecimal Digit	Third Hexadecimal Digit	Fourth Hexadecimal Digit	Instruction	Туре
	3	0+ad	dsyl	DIV	
	3	8+ad	dsyl	LNJ	
	4	0+ad	dsyl	OR	
	4	8+ad	dsyl	ORH	
9 <b>-</b> F	5	0+ad	dsyl	AND	
	5	8+ad	dsyl	ANH	
	6	0+ad	dsyl	XOR	
	6	8+ad	dsyl	ХОН	
	7	0+ad	dsyl	STM	
	7	8+ad	dsyl	STH	
	8	0+ad	dsyl	LDR	
9 <b>-</b> B	8	8+ad	dsyl	SLD	
D-F	8	8+ad	dsyl	SCM	
9-F	9	0+ad	dsyl	CMR	
9-B	9	8+ad	dsyl	SAD	
D-F	9	8+ad	dsyl	SSB	
	Α	0+ad	dsyl	ADD	]
	Α	8+ad	dsyl	SRM	
9-F	В	0+ad	dsyl	MUL	ļ
	В	8+ad	dsyl	LAB	
9-B	С	0+addsyl		SML	]
D-F	C	0+addsyl		SDV	]
	С	8+ad	dsyl	LDB	]
	D	8+ad	dsyl	СМВ	
9 <b>-</b> F	E	0+ad	dsyl	SWR	
	E	8+ad	dsyl	SWB	1
	F	0+ad	dsyl	STR	
	F	8+ad	dsyl	STB	

#### TABLE A-2. ADDRESS SYLLABLES FOR CPU & SIP INSTRUCTIONS

mmm	rrr = (	rr	r = ddd		
	i = 0	i = 1	i = 0	i = 1	
000	< location	*< location	\$ <b>B</b> n	*\$ <b>B</b> n	
001	<location.\$r1< td=""><td>*&lt; location.\$R1</td><td>\$Bn.\$R1</td><td>*\$Bn.\$R1</td><td><u></u></td></location.\$r1<>	*< location.\$R1	\$Bn.\$R1	*\$Bn.\$R1	<u></u>
010	<location.\$r2< td=""><td>*<location.\$r2< td=""><td>\$Bn.\$R2</td><td>*\$Bn.\$R2</td><td></td></location.\$r2<></td></location.\$r2<>	* <location.\$r2< td=""><td>\$Bn.\$R2</td><td>*\$Bn.\$R2</td><td></td></location.\$r2<>	\$Bn.\$R2	*\$Bn.\$R2	
011	<location.\$r3< td=""><td>*&lt; location.\$R3</td><td>\$Bn.\$R3</td><td>*\$Bn.\$R3</td><td></td></location.\$r3<>	*< location.\$R3	\$Bn.\$R3	*\$Bn.\$R3	
100	location	*location	\$Bn.value	*\$Bn.value	
101	reserved	reserved	$ \begin{cases} =\$Rn \\ =\$Bn \\ =\$Sk \end{cases} $	\$Bk\$R1	\$Bq.+\$R1
110	reserved	reserved	-\$Bn	\$Bk\$R2	\$Bq.+\$R2
111	{=location =value	\$IV. value	+\$Bn	\$Bk\$R3	\$Bq.+\$R3

NOTE: An address syllable can be represented as mmmirrr, which are the last seven bits in the word; n can be any number between 1 and 7 and is equal to rrr for rrr≠0; k is a number within the range 1 through 3 and is equal to rrr for rrr = 1, 2, 3; and q is a number within the range 1 through 3 and is equal to rrr = 5, 6, 7. For more information about these address expressions, see "Addressing Techniques" in Section 5.

PROGRAMMER'S REFERENCE INFORMATION

## VALID ADDRESS EXPRESSIONS

Table A-3 lists all of the valid address expressions and shows graphically how each derives the effective address of the data to be used in the operation.

The various types of symbolic names, constants, and expressions (other than address expressions) are described in detail in Section 2.

Addressing Technique		Address Expression Form	Generation of Effective Address
Register Addressing		=\$Rn =\$Bn =\$Sn	$\underline{Rn} = \underline{EA}$ $\underline{Bn} = \underline{EA}$ $\underline{Sn} = \underline{EA}$
Immediate Memory Addressing	Direct	$< \left\{ \begin{array}{c} \text{locexpression} \\ + \\ - \end{array} \right\}$ templabel $\right\}$	location = EA
	Indirect	$* < \left\{ \begin{array}{c} \text{locexpression} \\ + \\ - \end{array} \right\} \text{ templabel} \right\}$	location = EA
	Indexed Direct	$< \left\{ \begin{array}{c} \text{locexpression} \\ \{+\} \\ - \end{array} \right\} \text{ templabel} \left\} .\$R \left\{ \begin{array}{c} 1 \\ 2 \\ 3 \end{array} \right\}$	location + R $\begin{cases} 1\\2\\3 \end{cases}$ = EA
	Indexed Indirect	$* < \begin{cases} \text{locexpression} \\ + \\ - \\ \text{templabel} \end{cases} .\$ R \begin{cases} 1 \\ 2 \\ 3 \end{cases}$	$\underline{\text{location}} + \mathbf{R} \begin{cases} 1\\ 2\\ 3 \end{cases} = \mathbf{E}\mathbf{A}$
Immediate Operand Addressing		=locexpression =stringconstant = {intvalexpression extvallabel }	Address of current address syllable + 1 = EA
P-Relative Addressing	Direct	{ intlocexpression } { +	/internal location = EA
	Indirect	* { intlocexpression } + } - > templabel }	
B-Relative	Direct	\$Bn	$\underline{Bn} = EA$
Addressing	Indirect	*\$Bn	$\underline{Bn} = \text{location}$ $\underline{\text{location}} = EA$
	Indexed Direct	$Bn.R \begin{cases} 1\\ 2\\ 3 \end{cases}$	$\underline{Bn} + R  \begin{cases} 1 \\ 2 \\ 3 \end{cases} = EA$
	Indexed Indirect	*\$Bn.\$R $\begin{cases} 1\\2\\3 \end{cases}$	<u>Bn</u> = location <u>location</u> + R $\begin{cases} 1\\ 2\\ 3 \end{cases}$ = EA
	Direct + Displacement	\$Bn. {intvalexpression} extvallabel	$\underline{Bn}$ + value = EA

## TABLE A-3. SUMMARY OF VALID FORMS OF ADDRESS EXPRESSIONS FOR CPU AND SIP INSTRUCTIONS

PROGRAMMER'S REFERENCE INFORMATION

7/79 CB07-01B

## TABLE A-3 (CONT). SUMMARY OF VALID FORMS OF ADDRESS EXPRESSIONS FOR CPU

Addressing Technique		Address Expression Form	Generation of Effective Address
B-Relative Addressing	Indirect + Displacement	{intvalexpression} *\$Bn. {extvallabel }	$\underline{Bn}$ + value = location location = EA
(Cont.)	B6 direct + Displacement	<b>\$B6.\$LCOMW</b> + intvalexpression	$\underline{B6}$ + value = EA
	B6 indirect + Displacement	*\$B6.\$LCOMW + intvalexpression	$\underline{B6}$ + value = location location = EA
	Push	–\$Bn	$\frac{Bn}{Bn} \leftarrow (Bn - 1)$ $\frac{Bn}{Bn} = EA$
	Рор	+\$Bn	$\underbrace{\underline{Bn}}_{\underline{Bn}} = \underline{EA}$ $\underbrace{\underline{Bn}}_{\underline{En}} \leftarrow \underbrace{(\underline{Bn}+1)}$
	Indexed Push	$B \begin{cases} 1\\2\\3 \end{cases}B \begin{cases} 1\\2\\3 \end{cases}$	$\mathbf{R} \begin{cases} 1\\ 2\\ 3 \end{cases} \leftarrow (\mathbf{R}  \begin{cases} 1\\ 2\\ 3 \end{cases}  -1)$
			$B\begin{cases} 1\\2\\3 \end{cases} + R \begin{cases} 1\\2\\3 \end{cases} = EA$
	Indexed Pop	$B  \begin{cases} 1\\2\\3 \end{cases} .+ R  \begin{cases} 1\\2\\3 \end{cases}$	$B\begin{cases} 1\\2\\3 \end{cases} + R \begin{cases} 1\\2\\3 \end{cases} = EA$
			$\mathbb{R} \begin{cases} 1\\2\\3 \end{cases} \leftarrow (\mathbb{R}  \begin{cases} 1\\2\\3 \end{cases}  +1)$
Short Displacement		$> \left\{ \left\{ \begin{array}{c} \text{intlocexpression} \\ + \\ - \end{array} \right\} \text{ templabel} \right\}$	location = EA
Special		> = {intvalexpression} extvallabel	Word following the word(s) containing op code + first operand address syllable = EA
Interrupt Vector		\$IV. {intvalexpression} extvallabel	IV + value = EA

NOTE: The symbols used in this table have the following meanings:

	Contents of
EA –	Effective Address
← _	Replaces the element pointed at
locexpr	ession – location expression (any type)
templal	bel – temporary label
stringe	constant - string constant
intvaley	pression – internal value expression
extvalla	abel – external value label
intloce	xpression – internal location expression

Indirect memory addressing Immediate memory addressing Short displacement addressing Specified Addressing Component separator

(indexing and displacement)

All other notations represent standard usage as defined in the preface of this manual or required Assembler-specific symbols.

\*

<

>

>=

PROGRAMMER'S REFERENCE INFORMATION

7/79 CB07-01B

A-11



# Appendix C

# Sample Assembly Language Program

The following sample programs illustrate many of the aspects of the assembly language described in this manual.

000001         TILL         TILL <thtill< th="">         TILL         TILL         <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th>S. WANNING</th><th></th></t<></thtill<>							S. WANNING	
000002         * FYUKAW LIMPARTS 1.51 KESULS UP LEST MEGULES ANDES ADDRESS           000003         * STUMEN IN SCUMPAR STLST KESULS UP LEST MEGULES ANDES ADDRESS           000004         XLQC         ZINSKA           000005         XLQC         ZINSKA           000006         VLOC         ZINSKA           000007         XLQC         ZINSKA           000008         VLOC         ZINSKA           000009         VLOC         ZINSKA           000011         00000         * GET FILENAME AND CHAIREL NO           000012         00002         MASS FFE         SIMI           000013         00005         SET 05 TO LIST FILE           000014         00005         SET 05 TO LIST FILE           000015         00065         FFEC         LAB           000016         00065         SET 05 TO LIST FILE           000017         00007         HNL         SET 05 TO LIST FILE           000016         0007         HNL         SET 05 TO LIST FILE           000017         00007         SET 05 TO LIST FILE         SET 05 TO LIST FILE           000016         0007         HNL         SET 05 TO LIST FILE           000017         00007         HNL         SET 05 TO LIST FILE <th>000001</th> <th></th> <th></th> <th></th> <th>1 000/11</th> <th>TITLE</th> <th>UHKNML</th> <th></th>	000001				1 000/11	TITLE	UHKNML	
000003         * SIGHED IN SLUME TO THE LAPELITO TEST RESULTS AS DESCRIPTED IN AND CONTROL ON AND ADDRESS AS DESCRIPTED IN AND CONTROL ADDRESS           000004         * KLGT         THILDO           000005         * KLGT         THILDO           000006         * KLGT         THILDO           000007         * KLGT         THILDO           000006         * KLGT         ZLINSKE           000007         * KLGT         ZLINSKE           000007         KLGT         ZLINSKE           000010         * GET FILENAME         AND CHAINGL NO           000011         0000         ARAS FFEF         SLIN         LIA           000012         0000         BAG UUTC         KNE         NG LIST FILENAME           000013         0000         SET STATUTION         SET BAS TO FILENAME         NG LIST FILENAME           000014         0000         SAG UUTC         KNE         NG LIST FILENAME         NG LENGTH           000015         0000         SAG UUTC         KNE         NG LIST FILENAME         NG LIST FILENAME           000021         0000         SAG UUTC         KNE         NG LIST FILENAME         NG LENGTH           000022         0011         TOLENAME         SHILST FILENAME         NG LENGTH </td <td>000002</td> <td></td> <td></td> <td></td> <td>* PPOGRA</td> <td>M COMPARES</td> <td>TO THE ANDERLIS OF TE</td> <td>ST MUDULES WHUSE ADDRESSES ARE</td>	000002				* PPOGRA	M COMPARES	TO THE ANDERLIS OF TE	ST MUDULES WHUSE ADDRESSES ARE
0000014         XVAL         15:474           000005         XUAL         15:474           000006         XUAL         15:474           000006         XUAL         15:474           000006         XUAL         15:474           000006         XUAL         10:374           000007         0100         CUMM           000011         0000         AA3 FFF           000012         00002         BGS FFEC         LAB           000013         0005         9473         LAB           000014         0005         9473         LAB           000015         0006         COT         941.0         CHUN           000016         0007         HIL         EHALST         NO LIST FILE ATTACHED           000015         0006         COT         941.0         CTV         ST.553.7           000016         0007         HIL         EHALST         NO LIST FILE ATTACHED           000017         0004         943.0         COT         HIL         FALST           000021         0007         HIL         EHALST         NO LIST FILE ATTACHED           000022         0111         ICIE         HILST         ST.5	000003				* STURED	IN GLUPPM	TO THE EXPECTED TES	I RESULTS AS DESCRIBED IN TABL
000005         xLUC         influt           000005         xLUC         200004           000007         xLUC         20004           000007         xLUC         20004           000010         * DET FILENAME         AND           000012         0002         BHA3           000012         0002         BHA3           000014         0005         BECS FFEC           000015         CHW         SR1, SR3, SR2           000016         0007         CHW         SR1, SR3, SR3           000016         0007         CHW         SR1, SR3, SR3           000016         0007         CHW         SR1, SR3, SR3           000017         0009         943         0007           000018         * OPEN LIST FILE         SR1, SR3, SR3           000018         * OPEN LIST FILE         SR1, SR3, SR3           000021         0000         X         LNJ         SR3, ZIOSH           000022         0000         X         HNJ         SR1, CHOPFI           000023         0011         LLB         SR1, CHOPFI         SR1 ENDFI           000024         0011         SR1         SR1, CHOPFI         SR1	000004					XVAL VLOC		
000006         XLUC         21000           000007         XLUC         21000           000007         XLUC         21000           000007         XLUC         21000           000007         CUMM         X1000           000011         0000         A#43 FFEF         SIMI         LIA           000015         0002         BHA3         LAH         NP2.55320         SET US TO LIST FILE AME           000015         0005         9473         LAH         NP1.23         SET US TO LIST FILE AME           000016         0007         0400         VP1.4413         SET US TO LIST FILE AME         NO LIST FILE AME           000015         0006         0007         0400         VP2.XIST         NO LIST FILE AME           000016         0007         0400         VP2.XIST         NO LIST FILE AME         NO LIST FILE AME           000016         00000         XX         LAH         SH1.25TOCH         NO LIST FILE AME           000021         00000         XX         LAH         SH1.25TOCH         NO LIST FILE AME           000022         00000         XX         LAH         SH1.25TOCH         NO LIST FILE AME           000022         00000         XX <td>000005</td> <td></td> <td></td> <td></td> <td></td> <td>XLUC</td> <td>710501</td> <td></td>	000005					XLUC	710501	
000007         XLUC         2 Hann           000008         XLUC         2 Hann           000008         XLUC         2 Hann           000010         XLUC         2 Hann           000011         XLUC         2 Hann           000012         0000         Arad FFEF         SLMI         KAN ANAS.MEZ           000012         00000         BHA3         LAR         KAN ANAS.MEZ           000013         00000 PMT3         LAN         KAN ANAS.MEZ         SET B3 TU FILEAMME           000014         00000 PMT3         LAN         KAN ANAS.NES20         SET B3 TU FILEAMME           000015         00000 PMT3         LAN         KAN ANAS.NES20         SET B3 TU FILEAMME           000016         00007         0000 PMT3         LUN         SR1.SNS.7         SET P1 TO CHANNEL NO.           000017         0000 PMT3         UDV         SR1.SNS.7         SET P1 TO CHANNEL NO.           000021         0000 TH UDOF         HAL         SR1.ENDFL         MCLAR           000022         0011         ICLE         UNJ         SR1.ENDFL         MSG LENGTH           000023         0011         ICLE         UNJ         SR1.ENDFL         MSG LENGTH           000024	000006						210300	
000000         0100         0100         0100         0100           000010         0000         APA3 FFF         SIM1         LPA         APA (FL) FLED         SET US TO LIST FILE A           000015         0002         BHC5 FFEC         LAU         ND3-DD3-DD3-SH2.5         SET US TO LIST FILE A           000015         0002         BHC5 FFEC         LAU         ND3-DD3-ZO         SET US TO LIST FILE A           000015         0000         ND00         SET US TO LIST FILE A         SET US TO LIST FILE A           000015         0000         ND00         SET US TO LIST FILE A         SET US TO LIST FILE A           000015         0000         ND00         SET US TO LIST FILE A         SET US TO LIST FILE A           000015         0000         SET US TO LIST FILE A         SET US TO LIST FILE A         SET US TO LIST FILE A           000015         0000         SET US TO LIST FILE A         SET US TO LIST FILE A         SET US TO LIST FILE A           000015         00000         SE US TO LIST FILE A         SET US TO LIST FILE A         SET US TO LIST FILE A           000021         00000         SE US TO LIST FILE A         SET US TO LIST FILE A         SET US TO LIST FILE A           000022         0011         SET US TO LIST FILE A         SET US TO LIS	000007					XLOC	2103%R /10900	
000000         0100         + GET FILENAME         AND         CHAINEL NO           000011         0000         #MAS         FFFF         STHT         LAR         STATUEL NO           000012         0002         #HAS         LAR         STATUEL NO         SET B3 TO LIST FILE A           000013         0005         #HAS         LAR         STATUEL NO         SET B3 TO LIST FILE A           000014         0005         #HAS         LAR         STATUEL NO         SET B3 TO LIST FILE A           000015         0006         1007         LAR         SHITT         NO LIST FILE ATTACHED           000016         0007         0041         007         HYE         EMMLST         NO LIST FILE ATTACHED           000018         0007         UPEN LIST FILE         SHITT         NG LIST FILE A         MALLSTOCH           000018         0006         X         LAG         SHITT         MSG LENGTH           000020         00011         ICIE         UPEN SHITT         MSG LENGTH           000022         0011         ICIE         UPEN SHITT         MSG LENGTH           000022         0011         ICIE         UPEN SHITT         MSG LENGTH           000022         0011 <td< td=""><td>000008</td><td></td><td>0100</td><td></td><td></td><td>COMM</td><td>x!100!</td><td></td></td<>	000008		0100			COMM	x!100!	
000013       0000       APA3 FFEF       SIMI LINK       SH2, SH3, FF7         000012       0002       HAAS       SIMI LINK       SH2, SH3, SH2         000012       0005       HHAS       LAG       NH3, SH3, SH2         000013       0005       HHAS       SET HS TO LIST FILE A         000013       0005       HHAS       SET HS TO LIST FILE A         000013       0005       HHAS       SET HS TO LIST FILE A         000013       0006       SET HS TO LIST FILE A       SET HS TO LIST FILE A         000013       0007       HHAS       SET HS TO LIST FILE A         000014       0008       GROUP       SET HS TO LIST FILE A       SET HS TO LIST FILE A         000015       0000       SET HS TO LIST FILE A       SET HS TO LIST FILE A       SET HS TO LIST FILE A         000014       0000       DSB 0000       X       HHAS       SET HS TO LIST FILE A         000022       0011       ICIE       SH1, SH3, TO LIST FILE ATIACHED       SET HS TO LIST FILE ATIACHED         000022       0010       DSB 0000       X       HHAS       SH1, FHOPH       SH1, FHOPH         000022       0011       ICIE       LAB       SH1, FHOPH       MSG ADDHESS       SH1 <td< td=""><td>000009</td><td></td><td>0100</td><td></td><td>* GET ET</td><td></td><td>ID CHANNEL NO</td><td></td></td<>	000009		0100		* GET ET		ID CHANNEL NO	
000012         0002         BHA3         LAR         Sm3.5H3.*20         SET US TO LIST FILE A           000015         0003         BOOS FFEC         LAN         SH3.*50         SET US TO LIST FILE A           000015         0005         SH3         SET US TO LIST FILE A         SET US TO LIST FILE A           000016         0007         0941         007C         HML         SH1.2E         NO LIST FILE A           000017         0009         9443         0007         UDE         SH1.ST         NO LIST FILE A           000017         0009         9443         0007         UDE         SH1.ST         NO LIST FILE A           000018         0009         4403         0007         UDE         SH1.ST         NO LIST FILE A           000020         000018         00000         X         LAR         SH1.STOCH         NOUTINE           000021         00011         IEE         UDE         SH1.4'TE'         MSG LENGTH           000022         0011         IEE         UDE         SH1.4'TE'         MSG LENGTH           000023         0011         IEE         UDE         SH1.4'TE'         MSG LENGTH           000024         0119         SH1.0000         X         UD	000011	0.000	4843 FFFF		STRI	LDR	5R2+583-=17	
000013         0005         9FLS         Lab         x13,s53,=20         SET 03 TO LIST FILE AM           000014         0005         9FA3         LDF         SET 03 TO LIST FILE AMME           000015         0006         1002         CNV         SET 03 TO LIST FILE ATTACHED           000017         0009         9843         0007         LDF         SH1,5483         SET 03 TO LIST FILE ATTACHED           000017         0009         9843         0007         LDF         SH1,5483         SET 03 TO LIST FILE ATTACHED           000018         0000         SH1,5483,7         SET 01 TO CHANNEL NO.         SET 03 TO LIST FILE ATTACHED           000021         0000         9843         0007         LAB         SH1,5457         SET 01 TO CHANNEL NO.           000021         0000         S0000         X         LAB         SH1,2406         NOLIST FILE         ATTACHED           000022         0001         SET 03 TO LIST FILE         AFTTE HOUTINE         SET 03 TO LIST FILE         ATTACHED           000023         0000         X         LAB         SH1,24741         SET 03 TO LIST FILE         ATTACHED           000023         0012         SET 0000         X         HAT         SH1,2100         SET 03 TO LIST FILE	000012	0002	BBA3		0	LAB	5H5-583-582	
000011         0005         0006         1002         CPA         SET 53 TU FILEMAME           000015         0006         1002         CPM         SH1,283         SET 53 TU FILEMAME           000016         0007         0049         0040         SET 53 TU FILEMAME         SET 53 TU FILEMAME           000017         0009         9843         0007         SET 53 TU FILEMAME         SET 53 TU FILEMAME           000018         0009         9843         0007         SET 53 TU FILEMAME         SET 53 TU FILEMAME           000019         0009         9843         0007         SET 53 TU FILEMAME         SET 53 TU FILEMAME           000010         0009         9843         0007         SET 53 TU FILEMAME         SET 53 TU FILEMAME           000011         0009         9843         0007         SET 53 TU FILEMAME         SET 53 TU FILEMAME           000011         0009         SET 53 TU FILEMAME         SET 53 TU FILEMAME         SET 53 TU FILEMAME           000011         0009         SET 53 TU FILEMAME         SET 53 TU FILEMAME         SET 53 TU FILEMAME           000020         0011         SET 53 TU FILEMAME         SET 53 TU FILEMAME         Set 53           000021         0001         SET 53 TU FILEMAME         Set 53	000013	0003	BBC3 FFFC			LAU	103.20320	SET 63 TO LIST FILE AT
000015         0002         Crw         SH1,2           000016         0007         040 007         UDP         SH1,5h3,7         SET R1 TO CHANNEL NO.           000016         CDPEN_LIST_FILE         SH2,5h3,7         SET R1 TO CHANNEL NO.           000016         CDPEN_LIST_FILE         SH3,5h3,7         SET R1 TO CHANNEL NO.           000017         0000         DDFN CONTACT         LNJ         SH5,210S0L         OPEN_ROUTINE           000020         00001         DDFN CONTACT         LNJ         SH3,210S0L         OPEN_ROUTINE           000021         00011         ICTE         LNV         SH1,410F1         MSG_LENGTH           000022         0011         ICTE         LNV         SH1,410F1         MSG_LENGTH           000023         0011         ICTE         LNV         SH1,410F1         MSG_LENGTH           000024         0012         2COO         LDV         SH2,410F1         MSG_ADDHESS           000025         0011         ICTE         LDV         SH3,7411         NOTTO DSO           000026         0116         TLOOP         ADV         SH3,7411         CHECKED ALL TEST RESU           000031         0010         X         LDV         SH3,7411         CHE	000014	0005	9873			LDR	5R1,+5H3	SET B3 TU FILENAME
000016         0007         044         007C         HYE         EHNLEST         NOLIST FILE ATTACHED           000018         0008         GHC0         0007         LDF         SH, SH3, T         SET RI TO CHANNEL NO.           000018         0008         GHC0         007         LAB         SH4, LSTOCH         OPEN LIST FILE         SET RI TO CHANNEL NO.           000021         0000         1891         00607         LAB         SH4, LSTOCH         OPEN ROUTINE           000023         0011         ICE         LNJ         SH3, SH0PFL         OPEN ROUTINE           000024         0012         2000         1885         CHOTA         SH1, K11E'         MSG LENGTH           000025         0011         ICE         LNV         SH1, K11E'         MSG ADDRESS           000026         0015         GEC0         0066         LDV         SH3, STIDSH         WRITE HOUTINE           000027         0011         3000         NO00         X         LNJ         SUS-CIDSH         WRITE HOUTINE           000026         0014         1941         0006         X         LN         SUS-CIDSH         WRITE HOUTINE           000037         0021         GEO         GEO         K1, ST	000015	0006	1002			CMV	\$R1,2	
000017         0000         9843         0007         LDF         SH1, SH3, T         SET R1 TO CHANNEL ND.           000019         0000         CHC0         0077         LAB         SH3, STDCH         OPEN ROUTINE           000020         0000         D360         0000         X         LAB         SH3, STDCH         OPEN ROUTINE           000021         00011         1000         X         LNJ         SH3, STDCH         OPEN ROUTINE           000022         00011         1C1E         LNV         SH1, SH3, T         MSG LENGTH           000023         0011         1C1E         LNV         SH1, SH3, TOT         MSG LENGTH           000024         0012         2000         LDV         SH2, STDCH         MSG LENGTH           000024         0011         1C1E         LDV         SH2, STDCH         MSG LENGTH           000025         00115         GEG 0066         LAH         SH3, STDCH         MSG LENGTH           000026         0015         GEG 0067         LAH         SH3, STDCH         MSG LENGTH           000026         0016         SCFF         LDV         SH3, STDCH         MSG LENGTH           000030         0021         GEG 00000         K	000016	0007	0981 007C			BNE	ERNLST	NO LIST FILE ATTACHED
000018         * OPEN_LIST_FILE           000014         0008         GEO 0079         LAB         SHA_LSTDCH           000021         0000         1981         0066         HALZ         SHA_LSTDCH           000023         0011         1CIE         LAB         SHA_LSTDCH         OPEN_ROUTINE           000024         0012         0016         SHA_LSTDCH         MSG_LENGTH           000025         0011         ICIE         LDV         SHA_LSTDCH         MSG_ADDMESS           000026         0015         GEC0         0066         LAH         SHA_LSTDCH         MSG_ADDMESS           000027         0017         D360         0000         X         LAH         SHA_LSTDCH         MSG_ADDMESS           000026         0018         GEF         LDV         SHA_LSTDCH         MSG_ADDMESS           000027         0017         D360         0000         X         LAH         SHA_LSTDCH         MSG_ADDMESS           000028         0018         GEF         LDV         SHA_LSTDCH         MRTF ROUTINE           000031         00101         SE01         TLOOP         AUDY SHA_STSTMA_X         CHECKED ALL TEST RESU           000033         0021         CEG0	000017	0009	9843 0007			LDR	SR1,5H3.7	SET R1 TO CHANNEL NO.
000019       0000       Convert Status       Convert Status       Convert Status         000021       0000       0000       X       LNJ       SHS.<	000018				* OPEN L	IST FILE		
000020         0000         D380         0000         x         LNJ         SB52[IOSOL         OPEN ROUTINE           000022         100F         1981         000F         1981         000F         1981         COUNTINE           000023         0011         ICE         LDV         SH1_EROPFN         MSG LENGTH           000025         0013         EAC0         0001         LDV         SH1_EROPFN           000026         0013         EAC0         0006         LDV         SH1_EROPFN           000027         0017         D380         0000         X         LDV         SH3_AUPOI         MSG ADDPESS           000026         0015         EAC0         006F         LAH         SH3_AUPOI         MSG ADDPESS           000027         0117         D380         0000         X         LDV         SH3_FHUDP         MSG ADDPESS           000028         0119         1941         0000         X         LDV         SH3_FKUDP         MSG ADDPESS           000034         0116         SG0         NSG         LAH         SH0_FKUDP         MSG ADDPESS           000035         01025         F630         0000         X         LDV         SH3_FTUDP	000019	000B	CBC0 0079			LAB	384,LSTDCH	
000021       000F       1981       006F       HNLZ       SHLERUPFN         000023       0011       1CIE       LDV       SHLERUPFN       MSG         000024       0012       2C00       LDV       SHLERUPFN       MSG       MSG         000025       0011       1CIE       LDV       SHLERUPFN       MSG       MSG       MSG         000026       0013       5C00       LAH       SHLERUPFN       MSG       ADDPESS         000026       0019       1681       0066       LAH       SHLERUPFN       MRIF       MUTINE         000027       0018       SEFF       LDV       SH3x11'       MSG       ALTEST RESU         000030       00112       3E01       TLUOP       ADV       SH3x11'       CHECKED ALLEST RESU         000031       0021       CEGO 0000       K       LDB       SH4sECMM.sH3       CHECKED ALLEST RESU         000035       0022       F830       0000       K       LDB       SH4sECMM.sH3       CHECKED ALLEST RESU         000035       0022       F830       0000       K       LDH       SH3sECMM.sH3       CHECKED ALLEST RESU         000035       0022       F830       0000 <td< td=""><td>000020</td><td>000D</td><td>D380 0000</td><td>x</td><td></td><td>LNJ</td><td>\$85,<ziosol< td=""><td>OPEN ROUTINE</td></ziosol<></td></td<>	000020	000D	D380 0000	x		LNJ	\$85, <ziosol< td=""><td>OPEN ROUTINE</td></ziosol<>	OPEN ROUTINE
000022       * #RITE FEADER MSG         000023       0011       LDV       \$P1,x'1E'       MSG LENGTH         000024       0012       2000       LDV       \$P2,x'0'       MSG ADDPESS         000025       0013       BEC0       006F       LAH       SH4,KDTCB       MSG ADDPESS         000026       0015       GEC0       006F       LAH       SH4,LSTDCB       WRITE FUUTINE         000027       0017       0380       0000       x       LDJ       SB5,ZIDSAK       WRITE FUUTINE         000028       0019       1941       066       HDE/       SH1,FHMDR       WRITE FUUTINE         000029       0118       3CFF       LDV       SH3,-STIMAX       CHECKED ALL TEST RESU         000031       0110       B970       0000       X       CMN       SH3,-STIMAX       CHECKED ALL TEST RESU         000032       0021       CC60       000       K       LDB       Sd4. <scomm.sh3< td="">       CHECKED VALUE         000034       0022       F640       0000       X       LDR       SH7, STALCC.SF3       GET EXPECTED VALUE         000034       0024       ESC0       007A       LAH       SH6,ASUF24       COVERT TEST ADDP TO         00</scomm.sh3<>	000021	000F	1981 006F			BNEZ	SR1, EROPEN	
000023         0011         1C1E         LDV         KP1, X'1E'         MSG LENGTH           000025         0013         BHC0         00081         LDV         KP2, X'0'           000026         0015         CHC0         0066         LAB         SH5, NUF01         MSG ADDHESS           000026         0017         D360         0000         X         LNJ         SH5, ZIOSK         WRITE HOUTINE           000026         0019         1981         0066         HNE/         SK1, FHOP         SK3, X'1'           000030         0010         SECF         LDV         SK3, X'1'         CHECKED ALL TEST RESU           000031         0010         BY0         0000         X         CMK         SK3, X'1'           000032         0016         GCG0         MOO         K         LDB         SK4, SCDM         CHECKED ALL TEST RESU           000034         0023         CGG0         MOO         K         LDB         SK4, SCDM         CHECKED ALL TEST RESU           000035         00227         F630         0000         K         LDB         SK4, SCDM         SK3           000036         00227         F630         0000         K         LDB         SK4, SCDM	000055				* wRITE	HEADER MSC	2	
000024         012         2C00         LDV         \$R2,1'0'           000025         0013         BLG         0001         LAH         \$R5,HUF01         MSG ADDRESS           000026         0015         CHC         0006         LAH         \$R5,HUF01         MSG ADDRESS           000027         0017         D340         0000         X         LNJ         \$B5,ZI0SKH         WRITE HOUTINE           000029         0018         3CFF         LDV         \$R5,X'1'         CHECKED ALL TEST RESU           000031         0010         BG         ENDIST         CHECKED ALL TEST RESU         CHECKED ALL TEST RESU           000032         0016         BG         ENDIST         CHECKED ALL TEST RESU         CHECKED ALL TEST RESU           000034         0023         CBC4         0010         K         LDH         SB4,SCOMM.\$K3           000035         0024         EGC0         MOO         K         LDH         SB4,SCOMM.\$K3           000036         0027         F944         0003         CHEKKED ALL TEST RESU         CHECKED ALL TEST RESU           000037         0024         EGC0         MAT         LAH         SH4,SH4,X'11'         CHEAKET ALL CLEKET ALL CLEKES           000038	000023	0011	1C1E			LOV	5R1,X'1E'	MSG LENGTH
000025         0013         BHC0         0004         LAB         SH3, MUF01         MSG ADDRESS           000026         0015         CBC0         006F         LAH         SH3, MUF01         MSG ADDRESS           000028         0011         D380         0000         X         LfuJ         SB5, <ziosak< td="">         WRITE ROUTINE           000028         0011         1981         0006         X         LfuJ         SB5, <ziosak< td="">         WRITE ROUTINE           000028         0011         1981         FHUDP         SH3, MUF01         MSG ADDRESS           000020         0011         SEG         HUL/         SH3, FHUP         SH3, FHUP         SH3, FHUP           000030         0011         SEG         HUV         SH3, FHUP         SH3, FHUP         SH3, FHUP           000031         0021         C560         0000         K         LDB         SH3, FSTMAX         CHECKED ALL TEST RESU           000035         0022         SG64         0010         LAH         SH4, XSCOM, SH3         CHECKED ALL TEST RESU           000037         0029         0973         BE         STLOP         TEST OK - CHECK NEXT           000034         0022         F300         0000         K</ziosak<></ziosak<>	000024	0012	2000			LDV	5R2, x '0'	
000026       0015       CRCC 006F       LAH       SH3,LSTOCB         000028       0019       1981       0066       HnLJ       SH5,ZIDSkH       WRITF ROUTINE         000028       0019       1981       0066       LDV       SR3,-ZI1'       OU0029         000031       0010       BGFF       LDV       SR3,-X'1'       CHECKED ALL TEST RESU         000031       0010       BG70       0000       X       CMN       SH3,-TSTMAX       CHECKED ALL TEST RESU         000032       0011       040       KS,-X'1'       CHECKED ALL TEST RESU       COMO33       OO21       CECM OU00       K       LDB       Sda, <scomm.sh3< td="">         000033       0021       CEGM 0010       K       LDB       Sda,<scomm.sh3< td="">       CHECKED ALL TEST RESU         000034       0023       CBC4       0010       K       LDB       Sda,<scomm.sh3< td="">         000035       0024       EG30       0000       X       LDR       SH7, CTAHLCC.Sh3       GET EXPECTED VALUE         000036       0027       LAH       SH5, NBUF24       CONVENT TEST OK - CHECK NEXT         000040       0026       F300       0000       K       LDR       SH7, DUMPKD       CONVENT TEST ADDP TO</scomm.sh3<></scomm.sh3<></scomm.sh3<>	000025	0013	BBC0 0081			LAB	383,WBUF01	MSG ADDRESS
C00027       0017       0380       0000       x       Lij       SB5, <ziosak< td="">       WRITE ROUTINE         000029       0018       3CFF       LDV       SR3, -x'1'       SR3, -x'1'         000030       0010       3E01       TLODP       ADV       SR3, -x'1'       CHECKED ALL TEST RESU         000031       0010       B970       0000       x       CMR       SH3, -X1'I'       CHECKED ALL TEST RESU         000032       0017       0301       004E       RG       ENDIST       CHECKED ALL TEST RESU         000033       0023       CGC0       0000       K       LDB       SR4, <slowm,sr3< td="">         000035       00225       F830       0000       K       LDR       SH7, <tablcc.sfa3< td="">       GET EXPECTED VALUE         000035       00227       F840       0003       CMFH       SH7, SH4,x'3'       COMPARE TO ACTUAL STA         000036       0022       F840       0007       LAB       SB7, SUMPRO       CONVERT TEST ADDP TO         000037       0029       0973       RE       &gt;TLOOP       TEST OK - CHECK NEXT         000038       0026       B50       0000       K       LDR       SB7, DUMPRO       CONVERT TEST ADDP TO         000040</tablcc.sfa3<></slowm,sr3<></ziosak<>	000026	0015	CBC0 006F			LAH	SH4, LSTDCB	
000028         0019         1981         0066         BhE/ LUV         SR1,FKHDR           000030         001C         3E01         TLUOP         ADV         SR3,FX11'           000031         001D         B970         0000         X         CMR         SR3,FX11'           000032         001F         GS01         04E         BG         ENUTST           000033         0021         CG0         0000         K         LDB         SB4,SC0MM,SR3           000034         0023         CG44         001C         LAR         SH4,SH4,X'1C'         CREATE STATUS BLUCK P           000035         0022         F830         0000         X         LDR         SH7,SH4,X'3'         COMPARE TO ACTUAL STA           000036         0027         F944         0003         CMP         SB7,SH4,X'3'         COMPARE TO ACTUAL STA           000036         0027         F944         0003         K         LDR         SH7,SH4,X'3'         COMPARE TO ACTUAL STA           000036         0027         F944         0003         K         LDR         SB7,SH4         SB7,SH4           000041         0030         EG0         0077         LAB         SB7,DMPAD         CONVERT TEST ADDP TO	000027	0017	D380 0000	x		LNJ	\$85, <zioswr< td=""><td>WRITE ROUTINE</td></zioswr<>	WRITE ROUTINE
000029         0018         3CFF         LDV         SR3,-X'1'           000031         0010         BFT         TLUOP         ADV         SR3,-X'1'           000032         0011         04E         BG         ENUTST         CHECKED ALL TEST RESU           000033         0021         CGB0         NO         K         LDB         Sd4,-SECOMM.SF3           000034         0023         CBC4         0010         K         LDB         Sd4,-SECOMM.SF3           000035         0025         F830         0000         K         LDB         Sd4,-SECOMM.SF3           000036         0027         F944         0003         CMH         SR7,-SH4,-Y'1'         CMEATE TO ACTUAL STA           000037         0029         0973         BE         STLOOP         TEST OK - CHECK NEXT           000038         0024         EBC0         0074         LAB         SB-,ABUF2A           000040         0025         F3C0         00077         LAB         SB7,DUMPRD         CONVENT TEST ADDP TO           000044         0035         F3C0         0022         LAB         SB6,ABUF2A         CONVENT TEST ADDP TO           000044         0035         F3C0         00027         LAB <td>000028</td> <td>0019</td> <td>1981 0066</td> <td></td> <td></td> <td>BNEZ</td> <td>JR1, FRHDR</td> <td></td>	000028	0019	1981 0066			BNEZ	JR1, FRHDR	
000050       0010       3E01       ILUUP       AUV       SH3, ST1*         000031       001F       0301       004E       BG       ENUTST         000032       001F       0301       004E       BG       ENUTST         000033       0021       C664       001C       LAH       SH4, SECOMM.SH3         000034       0023       EBC4       001C       LAH       SH4, SH4, X11C*       CKEATE STATUS BLOCK P         000036       0027       F944       0003       CMR       SH7, STAL, X15*       COMPARE TO ACTUAL STA         000037       0029       0973       HE       >TLOUP       TEST OK - CHECK NEXT         000038       0024       EBC0       0077       LAH       SB6, ABUF24       CONVERT TEST ADDP       TO VERT TEST ADDP         000040       0022       F3C0       0007       LAH       SB6, ABUF24       CONVERT TEST ADDP       TO VERT TEST ADDP         000041       0033       F3C0       00027       LAH       SB4, SB4, X11*       CONVERT SYML VALUE TU         000042       0032       D804       LDR       SR5, SB4       -       -         000044       0035       CBC4       001       LAH       SB4, SB4, SB4, X11*	000029	0018	3CFF			LDV	5R3,-X'1'	
000031       0010       8070       0000       x       CMR       SH3,=1STMAX       CHECKED ALL TEST RESU         000032       001F       0301       004E       BG       ENDIST         000033       0021       CC60       0000       K       LDB       S84,<\$COMM.\$F3	000030	0010	3E01		TLOOP	ADV	6K5,X'l'	
000032     001F     030     004E     85     ENDIST       000033     0021     CG0     000     K     LDB     Sd4, <scdmm,sf3< td="">       000034     0023     CBC4     001C     LAR     \$H4,SH4,X'1C'     CREATE STATUS BLOCK P       000035     0025     F830     0000     X     LDR     SH7,<tablcc.sf3< td="">     GET EXPECTED VALUE       000036     0027     F944     0003     CMH     SH7,SH4,X'3'     COMPARE TO ACTUAL STA       000037     0024     0973     BE     &gt;TLOOP     TEST OK - CHECK NEXT       000038     0024     EBC0     0074     LAB     SH5,SKCOMK.SP3       000040     0022     F3C0     0027     LNJ     SH7,DUMPKD     CONVERT TEST ADDP TO       000041     0030     EBC0     0077     LAB     SH5,SH4     -       000042     0032     CBC4     001     LAB     SH5,SH4     -       000043     0033     F3C0     0022     LNJ     SH7,DUMPKD     CONVERT TEST ADDP       000044     0035     CBC4     001     LAB     SH4,SH4,X'1'     -       000044     0035     CBC4     001     LAB     SH4,SH4,SH4,X'1'     -       000044     0035     CBC4     001<td>000031</td><td>001D</td><td>8970 0000</td><td>X</td><td></td><td>CMR D(</td><td>SHS, FISTMAX</td><td>CHECKED ALL TEST RESULTS ?</td></tablcc.sf3<></scdmm,sf3<>	000031	001D	8970 0000	X		CMR D(	SHS, FISTMAX	CHECKED ALL TEST RESULTS ?
U00035       0021       CLD       D00034       D023       CRATE       D00034       D00035       D00035       CRATE       STATUS       BLOCK       P         000036       0025       F830       0000       X       LDR       SH7, <tablcc.se3< td="">       GET       EXPECTED       VALUE         000036       0027       F944       0003       CMH       SR7, SH4, X'S'       COMPARE       TO ACTUAL STA         000037       0029       0973       HE       &gt;TLOOP       TEST OK - CHECK NEXT         000038       0024       EBC0       0074       LAH       SB6, ABUF2A       TEST OK - CHECK NEXT         000039       0022       D830       0000       K       LDH       SR5, <scomm.sp3< td="">       CONVERT TEST ADDF TO         000041       0030       EHC0       0077       LAB       SB6, NBUF2H       CONVERT TEST ADDF TO         000042       0032       D804       LDF       NR5, SB4       CONVERT SYML VALUE TO         000044       0035       CBC4       0001       LAB       SB4, X'1'       CONVERT TEST NUM TO A         000044       0035       CBC4       0001       LAB       SB4, X'1'       CONVERT TEST NUM TO A         000046       0037</scomm.sp3<></tablcc.se3<>	000032	0016	0301 004E			86 - DH	ENUISI	
000034       0023       0000       x       LDR       FB4,504.4 TC       CMEATE STATUS BLOCK P         000035       0027       F944       0003       CMH       SR7,SH4.X'S'       COMPARE TO ACTUAL STA         000036       0027       F944       0003       CMH       SR7,SH4.X'S'       COMPARE TO ACTUAL STA         000036       0029       0973       BE       >TLOOP       TEST OK - CHECK NEXT         000039       0020       EBC0       0074       LAB       SB5,NBUF2A       CONVERT TEST ADDH TO         000040       0022       F330       0000       K       LDR       SR7,SM4.X'S'       CONVERT TEST ADDH TO         000041       0030       EBC0       00077       LAB       SB6,NBUF2A       CONVERT TEST ADDH TO         000042       0032       D804       LDR       SR7,SM4.X'I'       CONVERT TEST ADDH TO         000043       0033       F3C0       6022       L6J       SB7,DUMPND       CONVERT SYML VALUE TO         000044       0035       EBC4       0001       LAB       SB4,SB4.X'I'       CONVERT TEST NUM TO A         000045       0037       EBC0       0014       LDR       SR5,SB4       CONVERT TEST NUM TO A         000046       039 <td>000035</td> <td>0021</td> <td></td> <td>n.</td> <td></td> <td></td> <td>304,K3CU™™.3K3 Kun sun vii(i</td> <td>CREATE STATUS BLOCK PTP</td>	000035	0021		n.			304,K3CU™™.3K3 Kun sun vii(i	CREATE STATUS BLOCK PTP
OUDD3         OUD3         COM         A         CM         SR/FIRECCIONS         CALCULATION           000036         0027         F944         0003         CMH         SR/FSH4.K13'         COMPRETO ACTUAL STA           000037         0029         0973         BE         STLOOP         TEST OK - CHECK NEXT           000038         0024         EBC0         0074         LAB         SB5,KSUF24           000040         0022         F3C0         0027         LNJ         SB7,DUMPKD         CONVENT TEST ADDF TO           000041         0032         EBC0         0077         LAB         SB5,KB4         -           000042         0032         D804         LDR         SR5,SB4         -         -           000043         0033         F3C0         0022         LNJ         SB7,DUMPKD         CONVERT SYML VALUE TU           000044         0035         EBC0         0073         LAB         SB4,SB4.X'1'         -           000045         0037         EBC0         0073         LAB         SB4,SB4.X'1'         -           000046         0035         D804         LDR         SR5,SB4         -         -           000047         0C3A         F3	000034	0025	5870 0000	×			104,004.8 IU 507,2786100 567	GET EXPECTED VALUE
000030       000, r r r r r r r r r r r r r r r r r r	000035	0023	F030 0000	^		CMR		COMPARE TO ACTUAL STATWO
000037       00074       LAH       365 ABUF2A         000039       002C       D830       0000       K       LDR       \$R5,ASUF2A         000040       002E       F3C0       0027       LNJ       \$B7,DUMPED       CONVERT TEST ADDP TO         000041       0030       EBC0       00077       LAB       \$B6,ABUF2A       CONVERT TEST ADDP TO         000041       0030       EBC0       00077       LAB       \$B6,ABUF2A       CONVERT TEST ADDP TO         000042       0032       EBC0       00077       LAB       \$B6,ABUF2H       CONVERT TEST ADDP TO         000042       0032       EBC0       0022       LAN       \$B7,DUMPED       CONVERT TEST ADDP TO         000044       0035       CBC4       001       LAB       \$B4,SB4,SB4,X'1'       CONVERT SYML VALUE TU         000045       0037       EBC0       001H       LAB       \$B4,SB4,X'1'       CONVERT TEST NUM TO A         000046       0039       D804       LDR       \$R5,SB4       CONVERT TEST NUM TO A         000047       0C3A       F3C0       001H       LAB       \$B4,SB4,X'1'       CONVERT SYMV VALUE TO         000051       0040       D804       LDR       \$R5,SB4       CONVERT SY	000030	0020	0073			BE	>TLOOP	TEST OK - CHECK NEXT TEST
000039       0022       D830       00004       DB43       D00037       LDR       \$B5, <\$BC0M, \$P3	000037	0027	FRC0 0074			ι Δ R	SBD, ABUE24	
000000       002E       F3C0       00027       LNJ       SB7, DUMPED       CONVERT TEST ADDP TO         000041       0030       EBC0       00077       LAB       SB6, MBUF2B       CONVERT TEST ADDP TO         000042       0032       D804       LDR       SR5, SB4       CONVERT SYML VALUE TU         000044       0035       CBC4       0001       LAB       SB7, DUMPRD       CONVERT SYML VALUE TU         000044       0035       CBC4       0001       LAB       SB7, DUMPRD       CONVERT SYML VALUE TU         000044       0035       CBC4       0001       LAB       SB4, SB4.X'1'       CONVERT TEST NUM TO A         000045       0037       LBC0       001H       LDR       SR5, SB4       CONVERT TEST NUM TO A         000046       0039       D804       LDR       SB7, DUMPRD       CONVERT TEST NUM TO A         000047       0034       F3C0       001H       LNJ       SB7, DUMPRD       CONVERT TEST NUM TO A         000048       003C       CBC4       0001       LAB       SB4, MBUF2D       CONVERT STATUS WORD T         000051       C041       F3C0       0014       LDR       SR5, SB4       CONVERT STATUS WORD T         000053       C043	000030	0020	D830 0000	ĸ		LDR	\$R5.<%COMM.\$P3	
000041       0012       012       012       012	000040	002F	F3C0 0027			LNJ	SB7. DUMPWD	CONVERT TEST ADDM TO ASCII
000042       0032       D804       LDR       \$R5,\$B4         000043       0035       CBC4       000       LDR       \$R5,\$B4         000044       0035       CBC4       001       LAB       \$B4,\$B4,\$B4,\$Y1'         000045       0037       EBC0       0073       LAB       \$B4,\$B4,\$B4,\$Y1'         000046       0039       D804       LDR       \$R5,\$B4         000046       0039       D804       LDR       \$R5,\$B4         000046       0039       D804       LDR       \$R5,\$B4         000046       0036       C3C4       001H       LNJ       SB7,DUMP&D       CONVERT TEST NUM TO A         000048       0035       C3C4       001H       LNJ       SB7,DUMP&D       CONVERT TEST NUM TO A         000049       0035       EBC0       006F       LAB       \$B4,\$B4,x'1'       SB7,DUMP&D       CONVERT SYMV VALUE TO         000051       0041       F3C0       0014       LDR       \$R5,\$B4       CONVERT SYMV VALUE TO         000052       0043       CBC4       0041       LDR       \$R5,\$B4       CONVERT SYMV VALUE TO         000053       0045       EBC0       006B       LAB       \$B5,\$B4       CONVERT SYMV VALU	000041	0030	FBC0 0077			LAD	\$B6, NBUF2B	
000043       0033       F3C0       0022       LNJ       SB7, DUMPNU       CONVERT SYML VALUE TU         000044       0035       CBC4       0001       LAB       \$84, \$84, \$1'         000045       0037       EBC0       0073       LAB       \$84, \$84, \$1'         000045       0037       EBC0       0073       LAB       \$84, \$84, \$1'         000046       0039       D804       LDR       \$875, \$84         000047       0034       F3C0       001H       LNJ       \$87, DUMPND       CONVERT TEST NUM TO A         000048       0035       EBC0       0066       LAB       \$84, \$84, \$1'       00004         000050       0040       D804       LDR       \$87, bUMPND       CONVERT TEST NUM TO A         000051       0040       D804       LDR       \$87, bUMPND       CONVERT SYMV VALUE TO         000052       0040       D804       LDR       \$87, bUMPND       CONVERT SYMV VALUE TO         000052       0040       EBC0       0041       LAB       \$84, \$84, \$1'       TO         000053       0043       EBC0       0044       LDR       \$87, bUMPND       CONVERT SYMV VALUE TO         000054       0047       D804	000042	0032	0804			LDR	3R5,5B4	
000044         0035         CBC4         0001         LAB         \$B4,\$B4,X'1'           000045         0037         EBC0         0073         LAB         \$B5,xB0F2C           000046         0039         D804         LDR         \$B7,xB0F2C           000047         0034         F3C0         001H         LDR         \$B7,xB4,x'1'           000048         003C         CBC4         0001         LAB         \$B4,xB4,x'1'           000049         003E         EBC0         000F         LAB         \$B4,xB4,x'1'           000049         003E         EBC0         006F         LAB         \$B4,xB4,x'1'           000050         0040         D804         LDR         \$R5,xB4           000051         0041         F3C0         0014         LDR         \$R5,xB4           000052         0043         CBC4         001         LAB         \$B7,DUMPAD         CONVERT         SYMV         VALUE         TO           000051         0043         CBC4         0001         LAB         \$B7,DUMPAD         CONVERT         SYMV         VALUE         TO           000053         0043         EBC0         006B         LAB         \$B7,DUMPAD         CONVERT	000043	0033	F3C0 0022			LNJ	SB7, DUMPWD	CONVERT SYML VALUE TU ASCII
000045       0037       EBC0       0073       LAB       SB5,WBUF2C         000046       0039       D804       LDR       SF5,SB4         000047       0034       F3C0       001H       LDR       SB7,DUMWD       CONVERT TEST NUM TO A         000048       0035       CBC4       0001       LAB       SB4,SB4,X'1'       CONVERT TEST NUM TO A         000049       0035       EBC0       006F       LAB       SB5,B4       CONVERT TEST NUM TO A         000050       0040       D804       LDR       SR5,SB4       CONVERT SYMV VALUE TO         000051       0041       F3C0       0014       LNJ       SB7,DUMPND       CONVERT SYMV VALUE TO         000052       0043       CBC4       0001       LAB       SB4,SB4,X'1'       CONVERT SYMV VALUE TO         000052       0043       CBC0       006B       LAB       SB4,SB4,X'1'       CONVERT SYMV VALUE TO         000053       0045       EBC0       006B       LAB       SB5,B4       CONVERT SYMV VALUE TO         000054       0047       D804       LDR       SR5,SB4       CONVERT STATUS WORD T         000056       + WRITE VALUES       -       CONVERT STATUS WORD T       D0V       SR1,X'1E' <t< td=""><td>000044</td><td>0035</td><td>CBC4 0001</td><td></td><td></td><td>LAB</td><td>\$84,584.X'1'</td><td></td></t<>	000044	0035	CBC4 0001			LAB	\$84,584.X'1'	
000046         0039         D804         LDR         SR5,584           000047         003A         F3C0         001H         LNJ         SB7,DUMP&D         CONVERT TEST NUM TO A           000048         003C         C8C4         0001         LAB         SB4,SB4,X'1'         CONVERT TEST NUM TO A           000049         003E         EBC0         006F         LAB         SB6,MBUF2D         CONVERT SYMV VALUE TO           000051         0041         F3C0         0014         LDR         SR5,SB4         CONVERT SYMV VALUE TO           000052         0043         CBC4         0001         LAB         SB4,MB4,X'1'         CONVERT SYMV VALUE TO           000053         0045         EBC0         006B         LAB         SB4,MB4,Z'1'         CONVERT SYMV VALUE TO           000053         0045         EBC0         006B         LAB         SB7,MBUF2E         CONVERT SYMV VALUE TO           000054         0047         DA04         LDR         SH5,SB4         CONVERT SYMV VALUE TO           000055         0048         F3C0         0000         LNJ         SB7,DUMPAD         CONVERT STATUS WORD T           000056         + WRITE VALUES         LDV         SR1,X'1E'         MSG LENGTH	000045	0037	EBC0 0073			LÁB	SBH,WBUF2C	
000047         003A         F3C0         001H         LNJ         SB7,DUMP&D         CONVERT TEST NUM TO A           000048         003C         CBC4         0001         LAB         SB4,SB4,X'1'           000049         003E         EBC0         006F         LAB         SB4,SB4,X'1'           000050         0040         D804         LDR         SB7,DUMP&D         CONVERT TEST NUM TO A           000051         0040         D804         LDR         SB7,DUMP&D         CONVERT SYMV VALUE TO           000052         0043         CG4         4001         LDR         SB7,DUMP&D         CONVERT SYMV VALUE TO           000052         0043         CG4         0014         LDR         SB7,DUMP&D         CONVERT SYMV VALUE TO           000053         0045         EBC0         006B         LAB         SB6,RBUF2E         CONVERT SYMV VALUE TO           000054         0047         DR04         LDR         SH5,SB4         CONVERT STATUS WORD T           000055         0048         F3C0         0000         LNJ         SB7,DUMP&D         CONVERT STATUS WORD T           000057         0044         IC1E         LDV         SR1,X'1E'         MSG LENGTH           0000057         0044	000046	0039	0804			LDR	3R5,384	
000048         003C         C8C4         0001         LAB         \$84,\$84,*1'           000049         003E         EBC0         006F         LAB         \$85,864           000050         0040         D804         LDR         \$85,864           000051         0041         F3C0         0014         LNJ         \$87,000PkD         C0NVERT SYMV VALUE TO           000052         0043         CBC4         0001         LAB         \$84,\$84,x'1'           000052         0043         CBC4         0001         LAB         \$84,\$84,x'1'           000053         0045         EBC0         006B         LAB         \$85,\$84           000054         0047         D804         LDR         \$85,\$84           000055         0048         F3C0         000D         LNJ         \$87,DUMPRD         CONVERT STATUS WORD T           000056         * WRITE VALUES         *         NG LENGTH         MSG LENGTH           000057         004A         1C1E         LDV         \$R1,x'1E'         MSG LENGTH	000047	0 C 3 A	F3C0 0018			LNJ	SB7,DUMPWD	CONVERT TEST NUM TO ASCII
000049         003E         EBC0         006F         LAB         \$B6, KBUF2D           000050         0040         D804         LDR         \$R7, b84           000051         0041         F3C0         0014         LNJ         \$B7, DUMPND         CONVERT SYMV VALUE TO           000052         0043         CBC4         0001         LAB         \$B4, \$B4, X'1'           000053         0045         EBC0         006B         LAB         \$B5, \$B4           000054         0047         D804         LDR         \$R5, \$B4           000055         0048         F3C0         000D         LNJ         \$B7, DUMPRD         CONVERT STATUS WORD T           000056         + WRITE VALUES         DV         \$R1, X'1E'         MSG LENGTH           000057         004A         1C1E         DV         \$R2, X'0'	000048	003C	C8C4 0001			LAB	\$84,\$84.X'1'	
000050         0040         D804         LDR         \$R5,564           000051         0041         F3C0         0014         LNJ         \$B7,50MPWD         C0NVERT SYMV VALUE TO           000052         0043         CBC4         0001         LAB         \$B4,\$B4,X'1'           000053         0045         EBC0         006B         LAB         \$B5,\$B4           000055         0047         D804         LDR         \$R5,\$B4           000055         0048         F3C0         000D         LNJ         \$B7,DUMPRD         CONVERT STATUS wORD T           000056         + WRITE VALUES         DDV         \$R1,x'1E'         MSG LENGTH           000057         0044         IC1E         LDV         \$R2,x'0'	000049	003E	EBC0 006F			LAB	\$86,WBUF2D	
000051         0041         F3C0         0014         LNJ         \$H7,DUMPND         CONVERT         SYMV         VALUE         TO           000052         0043         CBC4         0001         LAB         \$H4,X41''         '           000053         0045         EBC0         006B         LAB         \$H5,KBUF2E           '            000054         0047         DR04         LDR         \$H5,SB4	000050	0040	D804			LDR	\$85,864	
000052         0043         CBC4         0001         LAB         \$B4,\$B4.X'1'           000053         0045         EBC0         006B         LAB         \$H5,\$B4.X'1'           000054         0047         DR04         LDR         \$H5,\$584           000055         0048         F3C0         000D         LNJ         \$B7,DUMP+D         CONVERT STATUS WORD T           000056         + WRITE VALUES         DV         \$R1,x'1E'         MSG LENGTH           000057         0044         1C1E         DV         \$R2,x'0'	000051	0041	F3C0 0014			LNJ	587, DUMPWD	CONVERT SYMV VALUE TO ASCII
000053         0045         EBC0         006B         LB         \$H5,5B4           000054         0047         D804         LDR         \$R5,5B4           000055         0048         F3C0         000D         LNJ         \$B7,DUMP+D         CONVERT STATUS WORD T           000056         + WRITE VALUES          B00057         004A         1C1E         MSG         LENGTH           000057         004A         1C1E         LDV         \$R1,x'1E'         MSG         LENGTH	000052	0043	CBC4 0001			LAB	584,584.X'1'	
000054 0047 DR04 LDR %H5,884 000055 0048 F3C0 000D LNJ %B7,DUMP∺D CONVERT STATUS wORD T 000056 + WRITE VALUES 000057 004A 1C1E LDV %R1,x'1E' MSG LENGTH 000058 004H 2C00 LDV %R2,x'0'	000053	0045	EBC0 0068			LAB	SHO, NBUF2E	
000055 0048 F3C0 000D ENJ \$87,DUMPRD CONVERT STATUS WORD T 000056 * WRITE VALUES 000057 004A 1C1E LDV \$R1,X'1E' MSG LENGTH 000058 004B 2C00 LDV \$R2,X'0'	000054	0047	D804			LDR	3K5,384	CONVERT STATUS HODD TO 1001
000056 * WRITE VALUES 000057 004A 101E DV \$R1,x'1E' MSG_LENGTH 000058 004B 2000 LDV \$R2,x'0'	000055	0048	F3C0 000D			LNJ	SH/,DUMPHD	CUNVERT STATUS WORD TO ASCI
000057 004A LETE LOV 5RT7X1E' MSG LENGTH 000058 004B 2000 LDV 5R22X10'	000056				* WRITE	VALUES	601 VIII	MOCHENCTH
	000057	0044	101E			LDV	3K1,X'1E'	MOG LENGIM
	000058	0048	2000					NCC ADDRESS
000054 004L BBC0 0057 LAB \$5,080720 MSG ADDRESS	000059	0040	BBC0 0057				303,000F20 800 1.87079	MOG ADUKLOO



SAMPLE ASSEMBLY LANGUAGE PROGRAM

000061	0050	D380 0000	x		LNJ	\$85.<710SWR	
000062	0052	1981 002E			BNEZ	SR1, ERVAL	SOLID ROULINE
000063	0054	83C0 FFC7		+ DOUTINE	JMP ACCUDIC A	TLOUP	
000065				* IN THE	TWO NURDS F	POINTED IN REAND PUT	S ITS ASCII EQUIVALENT
000066	0056	4CFC		DUMPWD	LDV	SR4,-X'4'	SET COUNTER
000067	0057	CF40 0000	т		STR	\$R4,+*C	
000068	0059	4600		ħ۵		5R7,X'0'	
000070	0058	5084		9 A	DUL	384,X'0' 385.4	
000071	0050	4E30			ADV	\$R4, X'30'	
000072	0050	C940 0000	1		CMR	\$R4,+\$F	
000073	0056	0580	Т		BLE	>+\$E	
000075	0061	F454		<b>\$</b> E	08	587.=58/	
000076	0062	8ACO FFF5	т		INC	+\$L	
000077	0064	0600	т		BCT	>+5()	
000078	0065	0FF4	т		DOL	5R7,8	
000080	0067	EF46 0000		\$D	STR	386,886,X101	
000081	0069	FF46 0001			STR	5K7, 366, X'1'	
000082	0068	8387			JMP	\$B7	RETURN TO CALLER
000083	0060	0000		3-C 4-E	DC	Z'U'	
000085	0060	0034		37 * 99115 51	UL ND TEST	Z'0039'	
000086	006E	1004		ENDIST	LDV	\$R1, X'A'	MSG LENGTH
000087	006F	2000			LDV	\$K2, X'0'	
000088	0070	BBC0 0043			LAB	\$83, wBUF03	MSG ADDRESS
000089	0072	LBL0 0012	v			SUS CTICE	
000091	0074	1981 000B	*		BNEZ	SR1,EREND	WRITE ROUTINE
000092				* CLOSE L	IST FILE	en a z en en en en	
000093	0078	CBC0 000C			LAB	SB4, LSIDCB	
000094	0074	D380 0000	x		LNJ	\$85, <ziosco< td=""><td>CLUSE ROUTINE</td></ziosco<>	CLUSE ROUTINE
000095	007C	1981 0008			BNEZ	JR1, ERULS	
000097	007F	0000		EROPEN	HLT		
000098	0080	0000		ERHDR	HLT		
000099	0081	0000		ERVAL	HLI		
000100	0082	0000		EREND	HLI		
0.00102	0084	0000		ERNLST	HLT		
000103	0085	0000		LSTDCH	RESV	16,0	
000104	0095	4120		WBUF01	DC	'A tloc tsym thum	tval tswd'
	0096	746L					
	0098	2020					
	0099	7473					
	4400	7960					
	0098	2020					
	0090	7465					
	009E	2020					
	009F	7476					
	0040	616C					
	1A00	2020					
	0043	7764					
000105	0044	4120		WBUF20	DC	' A '	
000106	0045	2020		WBUF2A	DL	, ,	
<b>K A. M</b> I						0.001 0.007	
N IN POL						FAGE VUVS	
	00A6	5050					
	0047	2020					
000107	8A00	2020		WBUF2B	DC	1 1	
	0049	2020					
000108	OOAB	2020		WBUF2C	DC	ı 1	
	OOAC	2020			-		
	COAD	2020			50		
0.000		2020		WHUF 2D	υι		
000109	UDAE	2020					
000109	00AE 00AF 00B0	2020					
000109	00AE 00AF 00B0 00B1	2020 2020		WB0F2E	υL		
000109 000110	00AE 00B0 00B1 00B2	5050 5050 5050		WB0F2E	υ		
000109	00AE 00B0 00B1 00B2 00B3	2020 2020 2020 2020 2020		WBUF2E		14 and total	
000109 000110 000111	00AE 00B0 00B1 00B2 00B3 00B4 00B5	2020 2020 2020 2020 2020 2020 4120		WBUF2E	DC	'A end test'	
000109 000110 000111	00AE 00AF 00B0 00B1 00B2 00B3 00B4 00B5 00B6	2020 2020 2020 2020 2020 4120 656E 6420		WBUF2E WBUF03	DC	'A end test'	
000109 000110 000111	00 AE 00 AF 00 B0 00 B1 00 B2 00 B3 00 B4 00 B5 00 B6 00 B7	2020 2020 2020 2020 2020 4120 656E 6420 7465		WBUF2E	DC	'A end test'	
000109 000110 000111	004E 004F 0080 0081 0082 0083 0084 0085 0086 0086 0087	2020 2020 2020 2020 4120 456E 6420 7465 7374		WBUF2E WBUF03		'A end test'	



SAMPLE ASSEMBLY LANGUAGE PROGRAM

**CB07** 

# Appendix L Assembly Language Program Independence

#### ASSEMBLY LANGUAGE PROGRAM HARDWARE INDEPENDENCE

If an assembly language program written for a Series 6/20 or 6/30 is to be used on a Series 6/40 or 6/50, the program must be written to be program independent of the hardware model. The additional features in the larger Series 6/40 and 6/50 that must be considered are instruction prefetching that affects self-modifying procedures and long address form (LAF). The GCOS 6 MOD 400 Linker produces SAF, LAF, or SAF-LAF Independent Code (SLIC) bound units.

#### SELF-MODIFYING PROCEDURES

Use of a self-modifying procedure should be carefully considered for two reasons: (1) a self-modifying procedure cannot be made reentrant, and (2) the instruction, as modified, might not be executed because of the instruction prefetching feature of the Series 6/40 and 6/50. With instruction prefetching, an arbitrary number of words are prefetched in parallel with the execution of the current instruction. The prefetch buffer is emptied only when a transfer of control occurs. If an instruction is stored in a word that previously was prefetched, the prefetch buffer is *not* cleared and the prefetched instruction will be executed as it was prior to modification.

However, if a self-modifying procedure must be used, the program must contain code to remove the prefetched instruction from the prefetch buffer after modification is complete but before the modified code is executed. This can be done by executing an unconditional branch of the form:

B \$+2 FLUSH THE PREFETCH

# WRITING SOURCE PROGRAMS THAT CAN BE EXECUTED IN BOTH SAF AND LAF CONFIGURATIONS

There are two methods for writing a source program so that it can be executed in both SAF and LAF configurations: SAF/LAF independence by assembly, which produces a program that is assembled differently for each type of configuration, and SAF/LAF independence by loading, which produces a program that is assembled and linked in the same way but is loaded differently. For the second method, SAF/LAF Independent Code (SLIC) is used to create the source program.

A SLIC program consists entirely of Assembler control statements, assembly instructions, and macro calls, all of which are described in the *Assembly Language Reference* manual. These items must be selected and combined according to the rules and restrictions described in the following text. SLIC is the code that results from this procedure.

As shown by Figure L-1, a program can run on a SAF and LAF configuration, if all the compilation units are SLIC compilation units and linking is done by a GCOS 6 MOD 400 Linker. When requested, the Assembler produces SLIC compilation units. However, the Assembler does not check that the code conform to the SLIC rules and restrictions. If the code does not conform, the results of the program are unpredictable.

The valid ways in which SAF and SLIC compilation units and LAF and SLIC compilation units can be linked into bound units are shown in Figure L-2.

The following system service macro calls should not be used in a program written in SAF/LAF independent code (SLIC):

\$CRB	<b>\$PRBLK</b>	<b>\$TRB</b>	<b>\$MGCRB</b>	\$MGCRT
\$CRBD	\$RBD	<b>\$TRBD</b>	<b>\$MGIRB</b>	<b>\$MGIRT</b>
\$IORB	\$SRB	<b>\$WAITL</b>	<b>\$MGRRB</b>	<b>\$MGRRT</b>
\$IORBD	\$SRBD	<b>\$WLIST</b>		

ASSEMBLY LANGUAGE PROGRAM INDEPENDENCE



Figure L-1. Methods of Achieving SAF/LAF Independence



Figure L-2. Valid Combinations of Compilation Units for Linking

7/79 CB07-01B

#### SAF/LAF INDEPENDENCE BY ASSEMBLY

An assembly language program assembled to execute under a SAF system can be converted to execute under a LAF system by simply reassembling the program for execution on the LAF system. Reassembly is usually possible *provided that the following rules are observed when the program is written.* 

- 1. The program must be written so it will assemble without errors in either configuration; e.g., a short displacement branch must satisfy the conditons  $-64 \le d \le 1$  or  $2 \le d \le 63$  words on the LAF configuration as well as on the SAF configuration.
- 2. All memory locations should be referenced by their symbolic names. The assembly language label \$AF can also be used in expressions to correctly reference the desired memory location; however, the \$AF reference should be used with care since its use requires a good understanding of how the hardware operates.
- 3. Offsets to elements of a data structure containing pointers must be defined symbolically. When the data structure actually exists in another program, the assembly language label \$AF can be used in an equate statement to provide the proper template.
- 4. All constants used in index computation to reference arrays of structures containing pointers must be symbolically defined.For example: if the span of an array element is "a" words plus "b" addresses, then the

constant should be defined by the expression  $a + b^*$  SAF. This constant can then be used to compute an index register value which is in turn used in a LAB instruction to set a base register to the beginning of the desired occurrence of the array element.

- 5. All fields that are to contain pointers must be defined as address constants or a reserve of \$AF words. Such fields must be referenced by their symbolic names.
- 6. All external procedure calling sequences that modify their argument list must be designed to operate correctly, through the use of \$AF, whether assembled for a SAF or LAF configuration.
- 7. The size of a common block that contains pointers must be specified by an expression involving the label \$AF to give the correct size, whether the program is assembled for a SAF or LAF configuration.
- 8. All address manipulation must be performed using base registers (B1-B7). The LAB instruction with base plus displacement or base plus index addressing is useful for address manipulation.

#### SAF/LAF INDEPENDENCE BY LOADING

This section contains rules for writing assembly language programs that can be executed (without reassembly or relinking, but with suitable modifications by the loader) in either a SAF or LAF configuration. That is, the source language program can be assembled and linked into a bound unit. This bound unit can then be loaded and executed on either a SAF or LAF configuration.

#### DIFFERENCES BETWEEN SAF AND LAF

Memory is allocated and most memory addresses are determined by the Assembler or a compiler. SAF and LAF differ in their definition and use of memory addresses. This difference affects the following items:

- 1. Instructions or data whose size (space allocated) depends on the addressing mode; that is,
  - a. Instructions that use IMA operands (and base register instructions that use IMO operands).
  - b. Declarations of memory addresses as data; that is, address constants or address variables.
- 2. Data whose location in memory depends on the addressing mode; in particular, data structures whose address or format is determined by hardware specifications, such as interrupt and trap vector and save areas (IV, TV, ISA, TSA).

7/79 CB07-01B

L-3

- 3. References to such instructions or data. The significant instances of this are:
  - a. References to (sequences of) instructions using IMA operands.
  - b. References to data structures containing pointers.
  - c. References to data structures defined by hardware.

Such references are resolved by (1) the Assembler or compiler (for most internal or common references), (2) the Linker (for some internal references, some common references, and external references), or (3) the loader (for some external references and for relocation).

- 4. Memory addresses, whether in instructions or in data declarations, that contain values prior to the start of execution. The significant instances of this are:
  - a. IMA operands and IMO operands in base register instructions.
  - b. Declarations of pointers with initial values; that is, address constants (DC <location-expression).

These memory addresses must be examined because the value of the memory address must be resolved in a single word for SAF and in two words for LAF.

5. Addressing formats and instructions whose execution is different in the two addressing modes. Specifically, the addressing formats for indexing with or without pre-decrement or post-increment (the .\$R, .+\$R, .-\$R types) and for push and pop (+\$B and -\$B) operate differently when used with the five base register instructions:

LDB, STB, CMB, SWB, CMN

#### **GENERAL RULES FOR WRITING SLIC PROGRAMS**

- 1. Allocate two words for all memory addresses, whether they are instruction operands or data declarations. That is, generate or assemble essentially in LAF. This ensures that sufficient space is allocated to execute in LAF. (The Assembler will set \$AF equal to 2 when invoked with the -SLIC control argument.)
- 2. When loading a SLIC program for execution in SAF, the loader will:
  - a. Replace a sequence of (two word) pointers in an argument list or a pointer array by a sequence of one-word pointers followed by an equal number of one word NOPs. That is, the sequence is compressed into consecutive words. Adjustment of references to such argument lists and pointer arrays is *not* performed. In the case of an argument list, the control word is also adjusted appropriately.
  - b. Replace an individual (two word) memory address, whether an instruction operand or a data item, by a single-word memory address followed by a one-word NOP. That is, the value is moved into the first of the two words. References to the leftmost of the two words work for both SAF and LAF execution.

## PROCEDURES FOR WRITING SPECIFIC PARTS OF A SLIC PROGRAM

The following procedures for writing specific parts of a SLIC program are derived from the general rules described previously. Methods for handling data structures, pointers, argument lists, and other commonly used items are described.

#### ADDRESSING MODE

Invoke the language processor with the -SLIC argument. For the Assembler, this sets \$AF equal to 2. Assembly language programs should use the ARGLST and PTRAY Assembler control statements to define argument lists and pointer arrays, respectively. The CALL statement will also generate an appropriately identified argument list. Individual pointers should be defined as address constants or by a RESV statement with the reserved label \$AF.

#### DATA STRUCTURES CONTAINING POINTERS

The techniques used for declaring, allocating, and referencing data structures containing pointers differ somewhat, depending on the kind of data structure. The most commonly used data structures containing pointers are classified as follows:

- Data management structures (FIBs).
- Argument lists (in calls) and pointer arrays.
- Request blocks (RBs).
- Individual pointers.
- Hardware defined structures.

For FIBs, two words are allocated for each pointer whether execution is to be in SAF or LAF. For argument lists, pointer arrays, and request blocks, one word is allocated for each pointer when execution is to be in SAF or two words are allocated when execution is to be in LAF.

For argument lists and pointer arrays in a SLIC program, the loader compresses the sequence of two-word pointers into consecutive single-word pointers for execution in SAF. For request blocks, the loader does not compress the structure.

With this approach, software — including the operating system — has to deal with only one form for a given system data structure. For FIBs (and individual pointers), there is only one form, regardless of the addressing mode in which the program is executing. For argument lists, pointer arrays, request blocks, and hardware defined structures, a program executing in a given addressing mode receives only the form corresponding to that address mode.

An individual pointer must always be addressed by its first (or only) word. This is how the hardware works, and is why the loader moves the value into the first word when loading for execution in SAF. (Elements of an argument list or a pointer array, other than the first, cannot be referenced symbolically, as noted later.)

References to a pointer should be with instructions that explicitly operate on addresses; e.g., LDB. Other instructions, such as those that always operate upon two-word items, should be used carefully in a SLIC program. For example, arithmetic operations cannot be performed because when they are executed in SAF, the value of a pointer appears in the high-order position (first of the two words), not in the low-order position (second of the two words) appropriate for arithmetic.

#### DATA MANAGEMENT STRUCTURES (FIBS)

Data management structures (FIBs) must be allocated with two words for each pointer in them. A FIB is not compressed when loaded for execution in SAF; but the loader does move the value of the pointer from the second word into the first.

This kind of structure can be declared symbolically. Honeywell supplies the declaration as a macro for use in assembly language programs.

Data items, including pointers, can be referred to symbolically via the declaration. Refer to a data item by the label assigned to it or by an expression not using \$AF.

When referring to pointers with base register instructions, do *not* use the indexed, push, or pop addressing formats. These addressing formats will not work with this kind of structure, because they index, increment, or decrement by one-word units when executing SAF and two-word units when executing in LAF.

An initial value can be declared for any data item, including pointers.

## ARGUMENT LISTS AND POINTER ARRAYS

When argument lists and pointer arrays are used as system data structures (e.g., in inter-program communication), a standard form is required. Argument lists and pointer arrays use one-word (consecutive) pointers when they are executed in SAF. They must be allocated with two-word pointers in a SLIC program, so that it can be executed in LAF. However, they are compressed by the loader when they are loaded for execution in SAF. This permits them to be declared with initial values — in particular, it minimizes the need to assign values to arguments at execution time.

L-5

Thus, when a SLIC program executes in SAF, the pointers in an argument list or a pointer array occupy consecutive words, and the remainder of the structure is initialized to a sequence of one-word NOPs.

Although this kind of structure can be declared with initial values (because it will be altered appropriately by the loader for execution in SAF), it should be referenced only by base register instructions because the addresses of the pointers in it depend on the addressing mode used at execution time.

Assembly language programs should define argument lists via the CALL statement or through use of the ARGLST Assembler control statement. Pointer arrays should be defined by the PTRAY Assembler control statement.

The first pointer of an argument list or pointer array and the control word of an argument list can be referred to symbolically. When a SLIC program is loaded for execution in SAF, the pointers are compressed from a sequence of two-word values into a sequence of one-word (consecutive) values. As a result, references to other data items in this kind of structure must be computed at execution time.

Refer to a pointer in this kind of structure only with base register instructions with indexed, push, or pop addressing formats. These addressing formats will work because they index, increment, or decrement by one-word units when executing in SAF and two-word units when executing in LAF. For example, suppose there are n elements (arguments or elements of a pointer array), and the location named N contains the desired element number in the range 1 to n. Let register B7 point either to the argument list's control word or directly to the first word of the pointer array. Then, a convenient way of referring to the desired element is:

For argument lists		For arrays	
LAB	<b>\$B1, \$B7.1</b>	LAB	\$B1, \$B7
LDR	\$R1,N	LDR	\$R1, N
LDB	\$B2, \$B1\$R1	LDB	\$B2, \$B1\$R1

If the element number is known at assembly time, rather than being a variable as assumed in the code sequences above, then the references to N can be replaced by an immediate memory operand (=N) or the LDR may be replaced by an LDV if N $\leq$ 127. Do not use the base register plus displacement addressing format (as in LDB \$B2,\$B1.N-1), because that addressing format does not adjust for addressing mode.

#### **REQUEST BLOCKS (RBS)**

A request block must be allocated with two words for each pointer in it when it is executed in LAF, but only one word for each pointer when it is executed in SAF. In a SLIC program, the two-word allocation is *not* compressed by the loader for execution in SAF.

A request block *cannot* be declared symbolically in a SLIC program. Since it has one-word pointers when it is executed in SAF and two-word pointers when it is executed in LAF, the same declaration cannot be used for execution in both addressing modes. This kind of structure must be constructed (have values placed in it) at execution time.

Data items (including pointers) in request blocks *cannot*, in general, be referred to symbolically. Since pointers occupy a different number of words in the two addressing modes, addresses within the structure are not known at assembly time. References to data items in a request block must be computed at execution time.

A convenient technique for constructing a request block is to step through it item by item, using the automatic incrementation addressing formats. When pointers are referenced, base register instructions can be used with the indexed, push, or pop addressing formats. These instructions work on either addressing mode because they use one-word units when executed in SAF and two-word units when executed in LAF. Do *not* use the LAB instruction with indexing, incrementation, or decrementation, since the LAB uses one-word units in both addressing modes.

An initial value *cannot* be declared for a data item in a request block.

ASSEMBLY LANGUAGE PROGRAM INDEPENDENCE 7/79 CB07-01B
#### INDIVIDUAL POINTERS

An individual pointer ("DC <location-expression" in assembly language) can be declared symbolically. Each pointer must be declared as an individual data item.

An individual pointer should be referred to by its label. However, as is the case in SAF/LAF independence by assembly, an individual pointer can also be referred to by a location expression involving the use of \$AF.

When referring to an individual pointer (with a base register instruction), do not use the indexed, push, or pop addressing formats.

An initial value can be declared for an individual pointer. Thus, a SLIC program can contain individual address constants (as well as address constants in FIBs, argument lists, and pointer arrays).

### HARDWARE-DEFINED STRUCTURES

Certain data structures are defined by the hardware. These structures have one-word pointers when executing in SAF, and two-word pointers when executing in LAF. Structures of this kind are:

- Base register areas used with SAVE and RSTR instructions. The same mask should be used to restore registers as was used to save them, and the save area must have two words reserved for each base register to be saved.
- Trap and interrupt vectors and save areas:

User programs must reference trap save areas in the same way that request blocks are referenced; i.e., the addresses needed must be computed at execution time. Only the operating system is allowed to access the trap vectors, interrupt vectors, and interrupt save areas.

• Queue frames and stack headers:

Queue frames and stack headers are treated the same as request blocks for the purpose of creating a SLIC program.

#### IMMEDIATE MEMORY ADDRESS OPERANDS

An immediate memory address (IMA) operand ("< location-expression" in assembly language) cannot be followed by other fields of the instruction because the loader would not move those other fields when loading for execution in SAF. The loader places the value of the IMA operand only into the first word, and sets the second word to a NOP.

This constraint applies to the following instructions:

- Input/output instructions IO, IOH, and IOLD.
- Bit instructions LB, LBC, LBF, LBS, and LBT; these instructions cannot be masked, but can be indexed if they use the IMA operand field.
- SAVE, RSTR, SRM.

Other instructions either do not allow IMA operands or have only one possible address operand and do not have control fields following, so they can be used without restriction.

#### ABSOLUTE ADDRESSES

Only the operating system and certain system programs such as Debug need to reference absolute memory locations. If any programs that need absolute addressing are to be written as SLIC programs, all absolute addresses must be generated at execution time.



# Appendix M Reentrant Programs

A program is defined as reentrant if a single copy of its code can be simultaneously executed by several tasks; the tasks may be in the same task group or in different task groups.

There are two categories of reentrant assembly language programs:

- 1. "Code only" programs that use no statically (permanently) allocated data storage (except the hardware registers). Data storage required by such programs is dynamically allocated. Normally, only system programs and small service subroutines (e.g.; binary to decimal conversion) are written this way.
- 2. Programs in which the code and statically allocated data are separated by the use of common blocks, with the allocation of static data storage being managed by the system.

Programs belonging to the second category are discussed below. It is assumed that the reentrant programs must operate in both MOD 400 and MOD 600. The use of dynamically allocated data storage is not discussed in this appendix.

A reentrant program defines the following three address spaces and their initial content:

- Pure code section
- Local data section
- Nonlocal data section

Pure code consists of pure procedures and constants. A pure procedure is one that never modifies any part of itself during execution. One copy of the pure code is shared by all users of the reentrant program.

Local data is data that has a scope of identification no greater than the source unit in which it is declared. All other data is considered to be nonlocal.

In an assembly language program, these three sections are identified as follows:

- 1. Anything that does not have its origin defined as any kind of a common block is part of the pure code section.
- 2. Anything that has its origin defined in the local common block named \$LCOMW is part of the local data section.
- 3. Anything that has its origin defined in a local common block other than \$LCOMW or in a nonlocal common block is part of the nonlocal data section.

The distinction of local data from nonlocal data is strictly for addressing purposes; the Linker combines them into a single load element.

The use of pointer data is restricted as follows:

- 1. A pointer, including IMA operands and IMO operands of the five base register instructions, in a pure code section may refer only to objects in a pure code section.
- 2. A pointer in a data section may refer only to objects in a data section; it may not refer to a pure code section.

All references made by executable code to local data must use B6 relative addressing. The first word of local data is referenced by B6.LCOMW, the second by B6.LCOMW+1, etc.

The program has no direct access to nonlocal data. Instead, the program must use indirect addressing through the local data to reference nonlocal data. Normally, this is done as follows:

- 1. Allocate a pointer in the local data section initialized with the address of the common block (or some location within it) to be referenced,
- 2. Load that pointer into a base register, other than B6, using B6 relative addressing, and

3. Access the nonlocal data using base relative addressing with the base register loaded in step 2.

The second step given above may be omitted when a base register is known to contain a pointer to the desired common block.

When a set of programs, written as described above, is linked in a "Link Separate environment", the Linker maintains the separation of code from data by placing the code and data in different load elements. The Linker also adjusts all B6 relative displacements, referring to local data, found in the code to reflect the positioning of that local data in the data load element. At execution time, the loading of a data load element causes B6 to be set to provide addressability to that data.

### Example:

Assume there are two programs: ABLE and BAKER. Assume that ABLE declares and references common blocks A and B, and that BAKER declares and references common blocks B and C. The programmer will "see" ABLE and BAKER as shown below.



After ABLE and BAKER are linked as a bound unit, the executing code sees the following:



combined data section

In the above illustration, the Linker has adjusted the displacement in all of BAKER's B6 relative references to its local data by the size of ABLE's local data plus the size of common block

7/79 CB01-01B A plus the size of common block B. This assumes that the bound unit was linked for MOD 400 and the size of the combined data section is less than 32K words. If the bound unit was linked for MOD 600 or the size of the combined data section is greter than 32K words, B6 would point to a location 32K words, B6 would point to a location 32K words further to the right, and the displacement in all of ABLE's and BAKER's B6 relative references to their local data would have an additional adjustment of -32768 words.

The preceding example only considered programs linked into the root of a bound unit. When a reentrant program has overlays, some formal call/return mechanism, such as the Call/Cancel/Exit Controller, must be used to save the calling overlay's B6 and set the called overlay's B6 on the call and to restore the calling overlay's B6 on the return.

The use of B6 relative addressing to reference local data places some limitations on the scope of data in a reentrant bound unit having overlays when compared to non-reentrant bound units. Data that may be referenced from a particular overlay of a bound unit linked in a "Link Separate environment" consists of:

- 1. That overlay's local data. This data may be referenced directly using B6 relative addressing.
- 2. That overlay's nonlocal data. This data may be referenced indirectly via a pointer contained in the overlay's local data.
- 3. When an overlay is formally called by another overlay, it may access any data received as a formal parameter using standard methods for accessing parameters.

The following is a summary of the rules for writing reentrant programs with statically allocated data.

- 1. Data must be separated from code through the use of common blocks and local common blocks. All local data must be placed in the local common block named \$LCOMW (i.e., \$LCOMW must be declared by the Assembler control statement "\$LCOMW LCOMM int-val-expression").
- 2. In the executable code, all references to local data must be through B6 relative addressing; e.g., \$B6.\$LCOMW+int-val-expression.
- 3. In the executable code, all references to nonlocal data must be made via pointers (to the nonlocal data) contained in the local data.
- 4. The program must be linked in a "Link Separate environment". A "Link Separate environment" is specified by the -R control argument of the LINKER command in MOD 400 or through the use of LINKS Linker commands in MOD 600.



## HONEYWELL INFORMATION SYSTEMS Technical Publications Remarks Form

TITLE

CUT ALONG LINE

## SERIES 60 (LEVEL 6) GCOS ASSEMBLY LANGUAGE REFERENCE ADDENDUM B

ORDER NO. CB

DATED

CB07-01B

JULY 1979

## ERRORS IN PUBLICATION

SUGGESTIONS FOR IMPROVEMENT TO PUBLICATION

Your comments will be promptly investigated by appropriate technical personnel and action will be taken as required. If you require a written reply, check here and furnish complete mailing address below.

FROM: I	NAME	DATE
-	NTLE	
(	COMPANY	
	ADDRESS	

PLEASE FOLD AND TAPE – NOTE: U. S. Postal Service will not deliver stapled forms



· CUT ALONG LINE

FOLD ALONG LINE

FOLD ALONG LINE

\*

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

## BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 39531 WALTHAM, MA02154

POSTAGE WILL BE PAID BY ADDRESSEE

HONEYWELL INFORMATION SYSTEMS 200 SMITH STREET WALTHAM, MA 02154

ATTN: PUBLICATIONS, MS486

## Honeywell