| HONEYWELL BILLERICA | SPECIFICATION NUMBERDISTRIBUTIONSHEETSREV.60134093CODEC50C1/126G |
|---------------------------------------|--|
| SMALL COMPUTER PRODUCT ENGINEERING | TITLE: |
| PREP. BY DATE: R.Richard 7.15.77. | |
| APPR. BY DATE: 6.25.82./3.14.85. | LEVEL 6 GCR MAGNETIC TAPE SUBSYSTEM (GCR-MTS) |

| REVISION | AUTHORITY | DATE | SIGNATURE | SHEETS AFFECTED |
|----------|--------------|---------------|--------------|-------------------|
| F | BLCDC7564 | 06.24.82. | K.A.Kowal | l through lllF |
| This EPS | is recreated | from the abov | ve original. | |
| G | BLCDF7174 | 02.22.85. | K.A.Kowal | 0-1 through $9-4$ |

ź.

HONEYWELL CONFIDENTIAL & PROPRIETARY

-

| | | | , |
|----------------------------|--|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 0-3 | G |
| | 19 419 416 419 419 419 419 419 419 419 419 419 419 | | |

| Sectio | n | | | | | | | | Page |
|-------------------|--|-----------------------------------|--|---------------------|---------------|-------------|---------------|---|-------------------------|
| 1. INT | RODUCTION | 1 | | - | -, | - | - | - | 1-1 |
| 1.1 | . Documer | nt Definiti | lon | | | | | | |
| | 1.1.1 1.1.2 1.1.3 | Related D | cation and Purpose Occuments Documents | - | - | _ | - | - | 1-2 |
| 1.2 | 2 Standaı | rds | | | | | | | |
| | 1.2.1 1.2.2 1.2.3 1.2.4 | General D Product N | Standards Design, Honeywell Maintainability, H Iring Testability | loneywe | ll Star | ıdards - | _ | _ | 1-3 |
| 1.3 | • | tions | | | | | | | |
| 2. ARC | CHITECTURE | E | | - | - | <u> </u> | - | - | 2-1 |
| 2.1 | | ew Components | | | | | | | |
| | 2 • 2 • 1 2 • 2 • 2 2 • 2 • 3 2 • 2 • 4 | l/2-Inch GCR/PE Fo | erformance Device Group Coded Reco ormatter/Controllo Magnetic Tape Uni | rding Ad er (F/C | dapter) - | |) - - - | | 2 - 2 2 - 3 2 - 4 |
| 3 FUN | NCTIONAL I | REQUIREMENT | ſS | - | - | - | - | - | 3-1 |
| 3.1 | l Basic I | Functions | | | | | | | |
| | 3.1.1 3.1.2 | Configura Megabus (| ation and Simulta Control | neity - | _ | - | - | - | 3-2 |
| | | 3.1.2.1 3.1.2.2 3.1.2.3 | Command Transfe Data Transfer Interrupts | rs - | - | . – | | - | 3-3 |
| | 3.1.3 | Overview | of Tape Operatio | n – | - | - | - | - | 3 - 5 |
| 3.2 3.2 3.4 | 3 Main M | ibility emory Stor entation | age | - | - | - | - | - | 3- 6 |

HONEYWELL CONFIDENTIAL AND PROPRIETARY SPECIFICATION NUMBER 60134093

PAGE REVISION 0-4 G

Table of Contents

Section Page 4. INTERFACES 4 - 14.1 User Interfaces 4.2 External Interfaces 4.2.1 Megabus Interface 4.2.2 Controller/Adapter Interface (CAI) 4.2.3 Controller Level Interface for the GCR/PE Formatter-Controller (CLI-F/C) Input Lines (GCRA to F/C) -4.2.3.1 Address Lines (ADO, AD1) 4.2.3.1.1 4.2.3.1.2 Command Lines (CMD0, CMD1, CMD2, CMD3) 4- 5 Control Lines -4.2.3.1.3 4.2.3.2 Output Lines (F/C to GCRA) 4-4.2.3.2.1 Transport Status 4.2.3.2.2 Formatter Status 4-9 4 - 104.2.3.2.3 Error Status ----4.2.3.2.4 ----4 - 11Control Lines -----4.2.3.3 Data Signals (DAT P,-0 through 7) 4 - 124.2.3.4 Timing Considerations Write Type Opewration 4.2.3.4.1 4.2.3.4.2 Read Type Operation 4 - 13Spacing Type Operation ----4 - 144.2.3.4.3 Device Level Interface of the F/C (DLI-F/C) 4.2.4 5. MEDIA AND INSTRUCTION FORMATS 5 - 15.1 Media Formats 1600 CPI Phase Encoded (PE) Recording 5.1.1 6250 CPI, Group Coded Recording (GCR) 5.1.2 5-11 5.2 Instruction Formats 5.2.1 I/O Load (IOLD) 5.2.1.1 Output Address

| HONEYWELL CONFIDENTIAL AND . | SPECIFICATION NUMBER | PAGE | REVISION |
|------------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 0-5 | G |
| | | | |

| Section | | | | | | | | Page |
|-------------------------|----------------------|--------------------------------|------------|----------|--------|---|---|--------------|
| | 5.2.1.2 | Output Range | | | - | - | - | 5-13 |
| 5.2.2 | Output Co | nfiguration Word | 4 4 | | | | | |
| 5.2.3 | | tion Word B | 1 A . | | - | - | - | 5-15 |
| 5.2.4 | | terrupt Control | - | | - | - | _ | 5-16 |
| 5.2.5 | Output Ta | | - | | _ | - | - | 5-17 |
| J • – • J | output is | | | | | | | • • • |
| | 5.2.5.1 | Rewind (8000) | - | | | - | - | 5-18 |
| | 5.2.5.2 | Rewind and Unl | oad (CO(| 00) | | | | |
| | 5.2.5.3 | Forward Space | | |) | | | |
| | 5.2.5.4 | Back Space Blo | | | | | | |
| | 5.2.5.5 | Forward Space | | |)) - | - | - | 5-19 |
| | 5.2.5.6 | Back Space Tap | | (1400) | | | | |
| | 5.2.5.7 | Read Forward (| | | | | | 5 20 |
| | 5.2.5.8 | Read Backwards | (0500) | | | | - | 5-20 |
| | 5.2.5.9 | Erase (2800) | (2400) |) – | | | _ | 5-21 |
| | 5.2.5.10 5.2.5.11 | Write Tape Mar Write (2800) | K (JAUU |) – | - | - | - | 5-21 |
| | 5.2.5.12 | No Operation (| 0000) | | - | - | - | 5-23 |
| | 5.2.5.13 | Store Detail S | | ОО9N) | | | | 5 25 |
| | 5.2.5.15 | beore becars b | | | | | | |
| | | 5.2.5.13.1 F/ | C Status | s Word (|) – | | - | 5-25 |
| | | | C Status | | | - | - | 5-26 |
| | | | C Status | | | | | |
| | | | C Status | s Word 1 | 3 - | - | - | 5-29 |
| | | 5.2.5.13.5 F/ | C Status | s Word 4 | 4 - | - | - | 5-30 |
| | | | | | | | | |
| | 5.2.5.14 | Loop Write To | | | | | | |
| | 5.2.5.15 | Execute Diagno | | |)09B) | | | 5 0 1 |
| | 5.2.5.16 | Drive Sense St | atus (0) | 09C) - | - | - | - | 5-31 |
| | | 5.2.5.16.1 ST | C Drives | 0 0 1 1 | | | | |
| | | | C Drive | | Status | - | - | 5-32 |
| | | J.Z.J.IU.Z () | o Drive | Uetall | Juarua | , | | 5 52 |
| | 5.2.5.17 | Device Clear (| 009D) | | - | - | - | 5-38 |
| | 5.2.5.18 | Wraparound MPT | |) | | | | |
| | 5.2.5.19 | Wraparound GCR | | | | | | |
| | 5.2.5.20 | Unspecified Op | | | - | - | - | 5-39 |
| | * | | | | | | | |
| 5.2.6 | Output Co | ntrol Word | | | | | | |
| | 5 0 () | · · · · · | | | | | | |
| | 5.2.6.1 | Initialize | | | | | _ | 5-40 |
| | 5.2.6.2 | Stop I/O | | | - | - | - | 5-40 |
| 5.2.7 | Input Ran | JOA | | | | | | |
| 5.2.8 | • | nory Byte Addres | e | | _ | - | _ | 5-41 |
| 5.2.9 | - | ule Address/QLT | | ts - | - | - | - | 5-42 |
| J . 4 . 7 | ruput nou | ure unaressider | r KCSUI | | | | | |

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 0-6 | G |
| | | | |

Section Page 5-42 5.2.10 Input Configuration Word A 5-43 5.2.11 Input Configuration Word B 5-44 5.2.12 Input Interrupt Control ---5.2.13 Input Identification Code 5-45 5-46 5.2.14 Input Task Word Input Status Word 1 5-47 5.2.15 Device Ready (Bit 0) -5-48 5.2.15.1 5.2.15.2 Attention (Bit 1) 5-49 5.2.15.3 Retryable Media Error (Bit 2) 5.2.15.4 Subsystem Fault (Bit 3) Corrected Media Error (Bit 4) 5.2.15.5 5.2.15.6 Tape Mark (Bit 5) Beginning-of-Tape, BOT (Bit 6) 5.2.15.7 5-50 5.2.15.8 End-of-Tape, EOT (Bit 7) ----Unequal Length Check (Bit 8) 5.2.15.9 5.2.15.10 Nonretryable Error (Bit 9) 5.2.15.11 RFU-MBZ (Bit 10) 5-51 5.2.15.12 Operation Check (Bit 11) -5.2.15.13 Corrected Memory Error (Bit 12) 5.2.15.14 Nonexistent Resource Error (Bit 13) 5.2.15.15 Bus Parity Error (Bit 14) 5.2.15.16 Noncorrectable Memory Error (Bit 15) 5-52 5.2.16 Input Status Word 2 5-53 5.2.16.1 On Line (Bit O) 5.2.16.2 Rewinding (Bit 1) File in Protect (Bit 2) 5.2.16.3 5 - 545.2.16.4 Density Select (Bits 3) Data Service Rate Error (Bit 4) 5.2.16.5 Uncorrected Character Error (Bit 5) 5.2.16.6 Single Channel (PE)/CRC (GCR) Error (Bit 6) 5.2.16.7 Multiple Channel (GCR/PE) (Bit 7) 5.2.16.8 5-5: 5.2.16.9 ID Burst Area Error (Bit 8) 5.2.16.10 Retry Attempted (Bit 9) 5.2.16.11 Functionality Not Available (Bit 11) 5.2.16.12 Reject (F/C) (Bit 12) 5.2.16.13 ROM Parity Error (F/C) (Bit 13) 5-51 5.2.16.14 CLI Parity Error (Bit 14) -5.2.16.15 Data Check Error (Bit 15) 5.2.17 Input Firmware Revision 5-5 Read/Write MPTC Registers 5.2.18

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 0-7 | G |
| ^ | | | |

| Se | ction | | | | | | | | | | Pag | e |
|----|------------|----------|-------------------------------|---|----------------------|------------------|----------------|------------------|----------------|-----------|-----|-----|
| 6. | PHYSI | ICAL AND | LOGICAL ST | TRUCTURE | | - | - | - | - | - | 6 - | 1 |
| | 6.1 | Physical | . Structure | 2 | | | | | | | | |
| | | 6.1.1 | Physical S | Specification | s - MPTC | | | | | | | |
| | | | | Mechanical Environment Electrical | | | | | | | | |
| | | 6.1.2 | | Specification GCRA and ROS | | | | ordin - | g _ | - | 6- | 2 |
| | | | 6.1.2.1 6.1.2.2 6.1.2.3 | | | | | | | | | |
| | | 6.1.3 | | Specification evices only) | s; OVP F | ormati | ter/C | ontro | ller | | | |
| | | | 6.1.3.1 6.1.3.2 6.1.3.3 | Mechanical Environment Electrical | | _ | - | - | _ | _ | 6 - | 1.5 |
| | | 6.1.4 | | Specification e (Used with | | | | Inch | STC | | | |
| | | | 6.1.4.1 6.1.4.2 6.1.4.3 | Mechanical Environment Electrical | | | | | | | | |
| | | 6.1.5 | Physical : Tape Unit | Specification (STU); Buffe | s; GCR/P red Keys | E 1/2- tone N | -Inch 1odel | C D C 9 2 1 8 | Strea 5-04. | ming - | 6 - | 1 |
| | | • | 6.1.5.1 6.1.5.2 6.1.5.3 | Mechanical Environment Electrical | | | | | | | | |
| | | 6.1.6 | Physical and Reel | Specification | i; 1/2-In | ch Ma | gneti - | с Тар - | e | - | 6 - | |
| | | ·. | 6.1.6.1 6.1.6.2 | Mechanical Environment | | | | | | | | |
| | 6.2 6.3 | - | Structure lity/Produ | cibility | | - | - | - | - | - | 6 - | |
| | | | | | | | | | | | | |

C

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|--|----------------------|------|----------|
| PROPRIETARY | 60134093 | 0- 8 | |
| , | | | |

| Se | ction | | | | | | | | | Page | : |
|----|-------------------|----------------------------------|-------------------------------|--|------------------------------------|------------|---------|---|---|----------------|---|
| 7. | PERF | ORMANCE | | | - | - | - | - | - | 7-1 | |
| | 7.1 7.2 | Recordi Capabil | ng Format ities | | | | | | | | |
| | | 7.2.1 7.2.2 | Recording Reading | ſ | - | - | - | - | _ | 7 - 2 | • |
| | 7.3 7.4 | | | e and Capacity e Characteristics | - | | - | - | - | 7-3 7-4 | • |
| | | 7.4.1 7.4.2 7.4.3 | Access Ti | lock Size .me, GCR Mode with .me, PE Mode with b | | | | - | | 7- 5 | 5 |
| | | 7.4.4 7.4.5 7.4.6 7.4.7 | Interbloc Positioni | k Gap ng Time oning Time | _ | - | - | - | - | 7-6 |) |
| 8. | | AVAILAB | ILITY | | - | - | - | - | - | 8- 1 | |
| | 8.1 8.2 8.3 | Integri Securit Maintai | | | | | | | | | |
| | | 8.3.1 | Maintaina | ability Requirement | ts | | | | | | |
| | | | 8.3.1.1 8.3.1.2 8.3.1.3 | Mean Time to Repa Maximum Time to F Diagnostic Facili Effectiveness (DF | Rep <mark>air</mark> (ity Loca | XTTR) | | - | - | 8- 2 | 2 |
| | | | 8.3.1.4 | Mean Time Between Maintenance (MTBB | n Preven | tive - | - | - | - | 8- 3 | 3 |
| | | | 8.3.1.5 | Mean Time to Perf Maintenance (MTTH | form Pre | venti - | ve - | - | - | 8- 4 | 4 |
| | | 8.3.2 8.3.3 | | nce Strategy ability Features | | | | | | | |
| | 8.4 | Reliabi | lity | | - | - | - | | - | 8- 8 | 3 |
| | | 8.4.1 8.4.2 8.4.3 8.4.4 | | er ´On´ tor or Rate Requirement | | | _ | _ | _ | - <u>8</u> _ 0 | 0 |
| | | 8.4.5 | Mean Tim | e Between Failures | (WIRE) | - | - | - | | 0- | 7 |

ĺ

~

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION. |
|----------------------------|----------------------|------|-----------|
| PROPRIETARY | 60134093 | 0-9 | G |
| | | | |

| Se | ction | | | | | | | | | Page |
|----|-------|----------------|---|--------------|-------|---|---|---|---|------|
| | | 8.4.6 | Mean Time Betwee | en Calls (MT | BC) - | - | - | - | - | 8-9 |
| 9. | CONF | IGURABI | LITY | | - | - | - | - | - | 9-1 |
| | | • | l 1PDC Plus GCR Firm Coded Recording Ac | |) - | - | - | - | - | 9-2 |
| | | 9.3.1 9.3.2 | GCR/PE Formatter Magnetic Tape De | | (F/C) | | | | | |
| | - · | | | · | | | | | | |

9.4 Other Configuration Considerations

(

| • | | | | · ··· ··· ··· ··· ··· ··· ··· ··· ··· | |
|---|----------------------------|----------------------|------|---------------------------------------|--|
| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION | |
| | PROPRIETARY | 60134093 | 0-10 | G | |
| | , | | | ^ | |

Illustrations

| Figure | | | | | | | Page |
|----------------|--|-----------|------------|------------|---|---|--------------|
| 2 - 1 2 - 2 | STC/DPS6 GCR Magnetic Tape Subsystem CDC/DPS6 GCR Magnetic Tape Subsystem | - | _ | - | - | - | 2- 2 2- 3 |
| 3 - 1 3 - 2 | Channel Numbers Address and Data Bus Configuration for | - Read | - and | - Write | - | - | 3- 1 |
| | Data Transfers | - | - | - | - | - | 3-4 |
| 3-3 | Address and Data Bus Configuration for Sequence | Inte - | rrupt - | - | - | - | 3-5 |
| 4 - 1 | CLI-F/C Interface Cable A | - | | - | - | - | 4-2 |
| 4-2 | CLI-F/C Interface Cable A | - | | - | - | - | 4-3 |
| 4-3 | STC DLI-F/C Interface | - | | - | | - | 4-15 |
| 5-1 | Usable Recording Area (1600 CPI, PE) | - | - | - | - | - | 5-2 |
| 5-2 | Recording Format (1600 CPI) | - | - | - | - | - | 5-3 |
| 5-3 | Usable Recording Area (6250 CPI, GCR) | - | - | - | - | - | 5-8 |
| 5-4 | Recording Format (6250 CPI, GCR) | - | - | - | - | - | 5- |
| 5-5 | Detailed GCR Format | - | - | - | - | - | 5-1- |
| 5-6 | MPTC Device Specific Registers and Add | ressi | ng | - | - | - | 5-58 |
| 6 - 1 | GCRA Functional Block Diagram | - | - | - | - | - | 6-6 |

Tables

| Table | | | | | | | Page |
|-------|--|-------|-------|-------|-------|-----|-------|
| 4 - 1 | Command Codes | - | - | | - | - | 4-5 |
| 4-2 | Multiplex Control | - | - | | | - | 4 - 7 |
| 4-3 | STC DLI-F/C Interface | - | - | - | - | - | 4-15 |
| 5-1 | Data Group to Storage Group Example | - | - | - | - | - | 5-6 |
| 5-2 | Record Code Values | - | | - | - | - | 5-7 |
| 5-3 | Instruction Set | - | - | - | - | - | 5-12 |
| 5-4 | Configuration Word A Bit Significance | - | - | - | | - | 5-14 |
| 5-5 | Function Codes | - | - | - | - | - | 5-24 |
| 5-6 | Formatter/Controller Detail Status Wor | d | - | - | - | - | 5-25 |
| 5-7 | Formatter/Controller Reject Codes | - | - | - | - | - | 5-27 |
| 5-8 | Drive Sense Bytes | - | - | - | - | - | 5-34 |
| 7 - 1 | l/2-Inch Magnetic Tape Subsystem Perfo | rmand | ce Ch | aract | erist | ics | 7-2 |
| 7-2 | PE/GCR Capacity & Transfer Rate Compar | | | - | - | | 7 - |
| 7-3 | Instantaneous Maximum Data Rates | - | - | - | - | - | 7 |
| 8 - 1 | Firmware Fault Pointer Codes | - | - | - | - | - | 8-6 |

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|-------|----------|
| PROPRIETARY | 60134093 | 1 - 1 | G |
| | | | |

1. INTRODUCTION

1.1 Document Definition

1.1.1 Identification and Purpose

This document is an Engineering Product Specification - Part 1 (EPS-1) for the Level 6 GCR Magnetic Tape Subsystem. It describes the functionality, performance, and configurations of a device-specific adapter which, when attached to a Medium Performance Device Controller, provides the capability of interfacing with a GCR/PE Formatter/Controller.

1.1.2 Related Documents

| 60144409 | PFS, L6 GCR Tape Subsystem |
|----------|---|
| 60131966 | PFS, Level 6 Medium Performance Tape Subsystems |
| 60126448 | EPS-1, New Minicomputer Line System |
| 60126298 | EPS-1, Level 6 Bus (Megabus) |
| 03850045 | Purchase Specification, GCR/PE/NRZI Tape Drives (STC) |
| 03850047 | Purchase Specification, STC Formatter/Controller Unit |
| 60129896 | EPS-1, NML Maintainability |
| 49791100 | EPS, Streaming Tape Unit (STU), Buffered Keystone Model 92185-04 (STC Interface, CDC Document) |
| 49793200 | EPS, Streaming Tape Unit (STU), Model 92185-01 (CDC Document) |
| 03850133 | Purchase Specification, 1/2 Inch Start/Stop-Streamer Tape Transport (Buffered Keystone) |
| | |

| Ì | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|---|----------------------------|----------------------|------|----------|
| | PROPRIETARY | 60134093 | 1-2 | G |
| | | | | |

1.1.3 Reference documents.

| Q4.1, | PWA/PWB Testability Design Rules |
|-----------|--|
| MG1, | Component Availability |
| MTG2, | PWA Test Documentation Requirements |
| MTG4, | PWA Test Monitor/Test Box Design |
| MTG5, | PWA Quality Logic Test Creation |
| MTG6, | PWA Test and Verification Program Creation |
| MTG7, | PWA IC Socket Utilization |
| MTG8, | Design for Producibility, Installability, |
| | Maintainability and Replaceability |
| MPDG1, | PWA/PWB Producibility Guidelines |
| 58035052, | Worldwide Maintainance Requirements |

1.2 Standards.

1.2.1 National Standards.

ANSI Standard (X3.40-1973)

ANSI Standard (X3.22-1973)

ANSI Standard (X3.27-1974)

ANSI Standard (X3.39-1973)

ANSI Standard (X3.54-1976)

Recorded Magnetic Tape for Information Interchange (1600 CPI, PE). American National Standard for Recorded Magnetic Tape

(6250 CPI, Group Coded

Unrecorded Magnetic Tape for Informa- tion Interchange.

Recorded Magnetic Tape for Information Interchange (800

Magnetic Tape Labels and File Structure for Information

for Information Inter- change

CPI, NRZI).

Interchange.

Record- ing).

1.2.2 General Design, Honeywell Standards:

| B01.08, | Environment, Operating |
|---------|---|
| B01.09, | Equipment Safety |
| B01.10, | Environment, Transportation, Storage & Installation |
| BO3.07, | Reliability - Standard Failure Rate Data Base |
| BO3.08, | Reliability Failure Rate & MTBF Predictions |
| B04.06, | System Grounding |

1.2.3 Product Maintainability, Honeywell Standards:

| в07.11, | Logic Nomenclature |
|---------|---|
| B07.12, | Location Reference Designation |
| в07.13, | Identification Nomenclature for IC's, Printed Cards |
| | and Card Cages |

HONEYWELL CONFIDENTIAL AND
PROPRIETARYSPECIFICATION NUMBER
60134093PAGE
1-3REVISION
G

| в07.38, | Logic Symbology |
|---------|---|
| B07.39, | Logic Block Diagrams |
| G02.01, | FE Tools and Test Equipment Catalog |
| G02.05, | FE Product Tools & Test Equipment |
| G07.01, | Field Product Maintenance Documentation |
| G07.02, | Product Manual Content Guide |
| G07.03, | Product Style Guide for Manuals |
| G07.08, | Major and Intermediate Block Diagrams |
| G07.09, | Repair Documentation, Draft |

1.2.4 Manufacturing Testability Guidelines

| D.002.01, | PWA/PWB Testability Design Rules |
|-----------|---|
| MTG1, | PWA Test Equipment Connection Requirements |
| MTG3, | PWA Microdiagnostic Creation |
| 60129949, | Application Rules for Minicomputer & Terminal |
| | Products |

1.3 Scope

The GCR Magnetic Tape Subsystem requirements for Level 6 include a capability to read and write 6250 bpi Group Coded Recording (GCR) and 1600 bpi Phase Encoded (PE) formatted 9 track tape on 25 ips/75 ips CDC, and 125 ips STC tape devices.

The Group Coded Recording Adapter (GCRA), a component of the DPS6 GCR Magnetic Tape Subsystem, is specified herein. This adapter, when attached to the Medium Performance Device Controller (MPDC) satisfies the GCR requirements by providing an interface to an OVP Formatter/Controller (F/C). The combination of GCRA and MPTC (MPDC with an appropriate firmware) becomes the GCR Magnetic Tape Subsystem (GCR-MTS).

1.4 Definitions

- Block A group of contiguous recorded characters considered and transported as a unit containing one or more logical records. Blocks are separated by interblock gaps.
- BOB Beginning Of Block on tape
- BOT Beginning Of Tape
- bpi bits per inch
- CAI Controller Adapter Interfaces
- CDC Control Data Corporation
- CLI-F/C Interface between GCRA and F/C

HONEYWELL CONFIDENTIAL AND PROPRIETARY SPECIFICATION NUMBER 60134093 PAGE REVISION 1-4 G

- CPI Characters Per Inch
- CRC Cyclic Redundancy Check
- DAI Device Adapter Interface
- Density The recording density is a longitudinal measure of the nominal number of information characters which can be recorded in 9 trácks on one inch of magnetic tape. The density is stated in characters per inch (CPI).

|

- DLI-MTU Device Level Interface MTU
- EOB End Of Block on tape
- EOT End Of Tape
- FCI Flux Changes per Inch
- F/C STC Formatter/Controller
- File A collection of information consisting of one or more related blocks, the boundaries of which are identified on tape by means of tape marks
- GCRA Group Coded Recording Adapter
- GCR Group Coded Recording method
- GCR-MTS Group Coded Recording Magnetic Tape Subsystem
- Hub End The physical end of tape nearest the EOT marker
- Interblock A dc-erased section of tape separating blocks of in-Gap formation
- ips Inches per second
- Level 6 Level 6 Minicomputer Systems
- LOS Level Of Simultaneity
- MPDC Medium Performance Device Controller
- MPTC Medium Performance Tape Controller (MPDC plus GCR firmware)
- MBZ Must Be Zero
- MTU Magnetic Tape Unit
- NML New Minicomputer Line

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 1-5 | G |
| | | | |

OEM Original Equipment Manufacturer

- Off Line A state in which the referenced unit may remain powered up and physically attached, but is logically inaccessible and, in general, is incapable of responding to any commands. This state is usually entered for purposes of field service intervention.
- ORU Optimum Replaceable Unit

OVP Outside Vendor Product

OVP Tape Magnetic tape devices as specified in HIS Purchase Drives Specifications 03850133 and 03850045

PE Phase-Encoded recording method

QLT Quick Logic Test

RAW Read After Write

RFU Reserved for Future Use

Rim End The physical beginning of tape nearest the BOT marker

ROS Read Only Store

RWS Read/Write Storage

STC Storage Technology Corporation

Tape A column of bits across the width of the magnetic Character tape. Each bit is loaded in a different tape track.

Tape Mark A special control block recorded on magnetic tape to serve as a separator between files and file labels.

Tape Track Longitudinal rows along the length of the magnetic tape where bits of information are placed. The track number indicates the physical position on the tape.

TBD To Be Determined

VRC Vertical Redundancy Check

| HONEYWELL CONFIDENTIAL AND. | SPECIFICATION NUMBER | PAGE | REVISION |
|-----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 1-6 | G |
| ***** | | | |

· · · · ·

k

C

C

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 2-1 | G |
| | | | |

2. ARCHITECTURE

2.1 Overview

The GCR Magnetic Tape Subsystem (GCR-MTS) provides Level 6 with the facility to store and retrieve GCR/PE formatted data from 1/2-inch magnetic tape.

A GCR-MTS configuration consists of an MPTC, connected to the Megabus, with one Group Coded Recording Adapter (GCRA) controlling the Formatter/Controller (F/C) and up to four tape devices. This configuration can process simultaneously a single data transfer and one or more rewind and/or rewind and unload instructions.

Figures 2-1 and 2-2 illustrate structures of both STC and CDC subsystems and their relationship to the system as a whole. Detailed configurational information can be found in Section 9.

2.2 Major Components

Major components of the DPS6 GCR-MTS are a Medium Performance Tape Controller (MPTC), the Group Coded Recording Adapter (GCRA) and either the STC OVP Formatter/Controller (F/C) and radially connected GCR/PE tape transports or CDC daisy chain connected OVP GCR/PE tape transports.

2.2.1 Medium Performance Device Controller (MPDC)

The MPDC is a microprogrammed peripheral control unit which attaches to the DPS6 Megabus (see Megabus EPS) and which, via an adapter, is capable of supporting up to four devices. The microprocessor portion of the MPDC is generalized to facilitate its application as a control element for other controller/device types. Hardware unique to a given device/controller is localized in the device/controller adapter. The MPDC performs general purpose control functions such as:

- o Execution of Level 6 bus sequences
- o Command decoding
- o Data transfer multiplexing between adapters




Figure 2-1 STC/DPS6 GCR Magnetic Tape Subsystem

When firmware appropriate to the Group Coded Recording Adapter is plugged in, the board becomes a unique Medium Performance Tape Controller (MPTC).

2.2.2 1/2-Inch Group Coded Recording Adapter (GCRA)

The GCRA is implemented on a triple-size D-board which plugs onto the MPTC via two 25-pin connectors and is connected via cables to the GCR-F/C tape controller. It contains the following functionality:




Figure 2-2 CDC/DPS6 GCR Magnetic Tape Subsystem

2.2.3 GCR/PE Formatter/Controller (F/C)

The STC F/C is an OVP Tape Controller capable of generating and reading ANSI format compatible 9-track tapes at 1600 bpi PE or 6250 bpi GCR. It interfaces with up to four STC 1900 series (1960) tape transports in a radial bus configuration (Reference Figure 2-1). The data format capability of each transport is either 1600 bpi, PE or 6250 bpi, GCR.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 2-4 | G |
| | | | |

The CDC F/C is integral to all tape transports and the CLI daisy chain cable connects up to four tape transports together with a terminator in the last connector position in the chain (Reference Figure 2-2).

The F/C attaches to the GCRA adapter via the controller interface (CLI) and contains the following functionality:

- o Performs device interface dialog control
- o Provides device write/read data buffers
- o Performs data integrity checking
- o Provides controller/adapter interfaces (CLI-F/C)
- o Performs error detection/correction for GCR/PE formats
- o Provides the device interfaces (DLI).

2.2.4 1/2-Inch Magnetic Tape Unit (MTU)

The 1/2-inch magnetic tape transports are OVP tape drives which meet the governing purchase specification (refer to subsection 1.3.1). The drives read and write tapes to the following summary of functionality:

o Provides for 125 ips tape speed on STC F/C
o Provides for 25 ips and 75 ips tape speed on CDC tape drives
o Provides for Read After Write (RAW)
o Provides for up to a 10-1/2-inch tape reel
o Provides for 6250 CPI GCR density (9 channel)
o Provides for 1600 CPI PE density (9 channel)
o Provides 128 KByte cache data buffer on CDC drives

PAGE 3-1

3. FUNCTIONAL REQUIREMENTS

3.1 Basic Functions

n

3.1.1 Configuration and Simultaneity

Devices attached to the MPTC are software addressable via channel numbers. Each individual device (drive) has two channel numbers assigned, differing only in the low-order bit position (the direction bit). When an IOLD instruction is issued to a magnetic tape device, the direction bit of the channel number specifies whether this is an input or an output data transfer. For all other commands, the direction bit is ignored by the hardware. Figure 3-1 outlines the composition of the channel number. Bits 8 through 14 are assigned at system installation and must conform to constraints defined in the Megabus EPS-1. Software visibility of the devices attached to the MPTC is such that the devices are, in general, independent of each other. For example, operations on one tape are independent of any activity on another tape except that the MPTC initiation of a command sequence addressed to one device (channel number) may be stalled (a command sequence has been accepted but not initiated) while the MPTC is busy servicing another device. Further definition of how command sequences are handled by the subsystem can be found in the MPDC EPS-1.

The MPTC provides a single level of simultaneity (only one data transfer can be active in the subsystem) and supports the following:

- A nonbusy device must accept any command directed to it over the bus (i.e., IOLD, Configuration Words A, Range, Task Word, etc.) even though a data transfer may be active over another device. A command may be "waited" (see Megabus EPS-1) for a period not to exceed 12 microseconds (assuming no higher priority bus activity).
 - Following completion of a data transfer operation, any rewind orders received are initiated prior to initiation of any data transfer operations.

| HONEY | WELL CO PROPR | NFIDEN IETARY | | D | SPECI | | ION N 4093 | UMBER | PAGE 3-2 | REVISION G |
|-------|-------------------------------|------------------|----------|--------|-------------|--------|---------------|--------|--------------------------------|--|
| o | no one | | l or ch | | | | | | sis so t usage. | hat |
| | 8 | 9 1 | 0 11 | 12 | 13 | 14 | 15 | 16 | 17 < | -Bit number |
| | selectab Lon of c Addre | hannel | , | tion o | of cha | annel | # | | 0 = Re | irection bi ad (Input) ite (Output |
| | Chann | | | | 30 (L)0 | | ion) | | Most Sig Least Si | nificant gnificant |
| | | | Fig | ure 3- | l Ch | annel | Numbe | ers | | |
| | | le A i | ls doing | a da | ta tra | ansfer | but | does n | r comman ot start leted. | |
| | If a GC ponds to ices . | | | | | | | | ices, it talled | only |

3.1.2.1 Command Transfers

The MPTC recognizes a command transfer request on the Megabus when a valid channel number is decoded in bits 8 through 17 of the address bus (see Megabus EPS-1). If the referenced device is not busy, the contents of the data and address buses are stored in the MPTC interface hardware. If the MPTC is currently executing a data transfer operation on another channel, the command transfer request may be responded to by a WAIT signal for a period not exceeding 12 microseconds (assuming no higher priority bus activity). MPTC firmware is then invoked to process the information. For the not busy case, the MPTC completes the bus cycle by issuing an ACK to the CPU. If, however, the referenced device is busy executing a previously received command, the MPTC interface hardware completes the bus cycle by issuing a NAK (except for the Output Control Word command, see subsection 5.2.6). If the MPTC interface hardware is temporarily busy, because firmware has not had an opportunity to service a previously initiated bus cycle or because the MPTC is busy generating a read response cycle, then the MPTC

| , | | | | | |
|---|----------------------------|----------------------|------|----------|---|
| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION | |
| | PROPRIETARY | 60134093 | 3-3 | G | |
| 2 | | | | | • |

interface logic completes any new bus cycle with the WAIT response (see Megabus EPS-1). See subsection 5.2 for a description of the various commands applicable to the MPTC Tape Subsystem.

The address and data bus configurations for the various commands are detailed in subsection 5.2.

3.1.2.2 Data Transfer

All data transfers associated with the MPTC/GCRA subsystem are executed in Direct Memory Access (DMA) mode. Data transfers are normally in word mode but byte mode transfers can occur associated with the first and/or last memory cycle of a particular data transfer if the main memory buffer begins or ends on an odd byte boundary.

If a NAK response is received at the MPTC during a memory write or read request cycle on the Megabus, the data transfer continues to its normal termination with a nonexistent resource error posted in the status word (see subsection 5.2.14.14). a WAIT response is received for a memory write or read request, the MPTC interface hardware retries the bus cycle. Retries continue until either a NAK or ACK response is received. Note that while a bus cycle is pending in the MPTC interface hardware, no bus cycles from the CPU to the MPTC are accepted (including the Output Control Word). This also applies to the interval between a memory read request and the read response (second-half read) cycle. Once the interface hardware is conditioned to do a memory transfer (either read or write,), other bus cycles addressed to the MPTC are completed with either NAK or WAIT (depending on channel busy status) until the memory reference is complete. Read response (second-half read) cycles from memory to MPTC are always completed with ACK (NAK and WAIT are never used for these cycles).


Figure 3-2 illustrates the address and data bus configurations for read and write data transfers. During the instruction cycle of memory read sequences, bits 10 through 15 of the data bus may contain the address of a register in the MPTC into which the returned data (from memory) is delivered. In the response (second-half read) cycle, the memory places on the address bus (bits 8 through 23) the contents of the entire data bus (bits 0 through 15) as received during the instruction cycle.

3.1.2.3 Interrupts

Whenever a channel interrupt level (see subsection 5.2.4) is nonzero and an operation initiated by an Output Task Word (see subsection 5.2.5) or Output Control Word (see subsection 5.2.6) instruction is completed or the attention bit is set in the status word (subsection 5.2.14.2), an interrupt is attempted. If a NAK response is received during an interrupt cycle, the MPTC stores the interrupt until it detects a pulse on the BSRINT

| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION | |
|---|----------------------------|----------------------|------|------------|---|
| | PROPRIETARY | 60134093 | 3-4 | G | |
| 2 | | | • | ' <u>'</u> | • |

MPTC Memory Write Request.




MPTC Memory Read Request. Request Cycle.

| | 0 | 7 | 8 | | 23 |
|-------------|--------|--------|----|--------------|----|
| Address Bus | Module | Number | | Byte Address | |
| | 0 | 9 | 10 | 15 | |

Ref.3.1.2.2

Data Bus



Dev.Channel #

Figure 3-2 Address and Data Bus Configuration for Read and Write Memory Access.

(Resume Interrupts) line. The interrupt is then retried. Once an interrupt has been saved (as the result of a NAK response), the MPTC is capable of receiving commands and/or conducting data transfers on any of the other channels (subject to normal constraints). The channel with the pending interrupt, however, remains busy and the MPTC does not accept commands issued to that channel (except Output Control Word).

| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|---|----------------------------|----------------------|------|----------|
| | PROPRIETARY | 60134093 | 3-5 | G |
| - | | | | |

If the interrupt level of a channel is zero (either via an initialize process or loaded to zero), no interrupts are attempted for that channel. If a condition or event occurs which would normally cause an interrupt, the appropriate bits in the status word are set but no interrupt is attempted or saved.

If the interrupt level is set to zero when an interrupt is pending (via Output Control Word or Master Clear), the pending interrupt is discarded.

Figure 3-3 illustrates the address and data bus configuration for interrupt sequences. The channel number supplied on the data bus during an interrupt is the channel number used in the most recent Output Address instruction for the associated device. If no previous Output Address instruction has occurred at the time of an interrupt, the low-order bit of the channel number is Zero (see subsection 3.1.1).

| | 0 | 7 | 8 | 17 | 18 | | | | | 23 |
|-------------|---------------|---|-------------|----------|----|---|---|---|---|----|
| Address Bus | MBZ | | CPU.Channel | # | 0 | 0 | 0 | 0 | 0 | 0 |
| | 0 | 9 | 10 15 | <u>5</u> | | | | | | |
| Data Bus | Dev.Channel # | | Level | | | | | | | |

Figure 3-3 Address and Data Bus Configuration for Interrupt Sequences


3.1.3 Overview of Tape Operation

Associated with each device is a set of registers in the MPTC which are loaded by software and specify the parameters required for tape operation. In addition to range and address registers, a configuration register contains the mode of operation and a task register holds command codes. To perform a specific operation, the software first loads the configuration, address, and range registers. The task register is loaded last and specifies the operation to be performed. The MPTC begins command execution when it receives the task word.

Commands addressed to a nonbusy tape device are always accepted but execution may be delayed as described in subsection 3.1.1. All commands addressed to a busy tape device are rejected (NAK response on Megabus) except the Output Control Word (see subsection 5.2.6).

| | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 3-6 | G |
| | ' | | |

Data being written on or read from a tape is handled on a byte basis. For 9-track tapes, all 16 bits of a data word are transferred to or from the tape as follows (odd parity is written on tape and checked when read):



3.2 Compatibility

DPS6 1/2-inch magnetic tape subsystems provide read and write interchange with corresponding DPS6 and foreign tape subsystems with read and write tapes which meet ANSI standards (see subsection 1.2.3).

DPS6 software drivers read and write 9-track tapes in the PE/GCR recording method on the GCR-MTS.

Additional format and interchange information is given in subsection 5.1 and Section 8.

3.3 Main Memory Storage

Main memory requirements for the tape driver are defined in the Magnetic Tape Driver Software Specification (TBD).

3.4 Implementation

The MPDC serves as a firmware driven controller and provides the necessary bus and device/controller adapter interfaces and associated buffering and control facilities. Detailed information on MPDC implementation can be found in the Medium Performance Device Controller Product Manual (TBD).

| | - | | |
|---------------------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 4-1 | G |
| · · · · · · · · · · · · · · · · · · · | | | |

4. INTERFACES

4.1 User Interfaces

No specific user action is required to load or initialize the GCR-MTS other than that required during subsystem installation for identification of subsystem configuration. Specific user actions required for the operation of tape devices can be found in the appropriate operation manual for the device.

4.2 External Interfaces

4.2.1 Megabus Interface

The MPDC attaches to the Megabus as a typical I/O controller. The Megabus EPS-1 contains the specific details for this interface (see Figure 2-1).

4.2.2 Controller/Adapter Interface (CAI)

The GCRA attaches to the MPDC as a standard MPDC adapter. The MPDC EPS-1 contains specific details for this interface.

4.2.3 Controller Level Interface for the GCR/PE Formatter/Controller (CLI-F/C)

Refer to the appropriate controller specification(s) for more detailed information than presented in this subsection. The controller specification also represents the governing document in terms of controller functionality.

The CLI-F/C interface consists of 54 signal lines between the GCRA and the GCR/PE Formatter/Controller (F/C). Figures 4-1 and 4-2 group these signals as input, output, and bi-directional data signals as viewed from the F/C.

Two 60 pin socket connectors, P/N 95967370 or Ansley 609-6030 or equivalent, are required with two 60 pin flat ribbon cables to interface the F/C to the GCRA.

HONEYWELL CONFIDENTIAL AND PROPRIETARY SPECIFICATION NUMBER 60134093

PAGE REVIS REVISION

| | | | | | | | SIG | GND |
|-------------|---|------------|---------|-------|-----|--|----------------|------|
| | | Transport | Addre | ss | | AD0> | $\frac{-1}{1}$ | 2 |
| | | 11 | 11 | | | AD1> | 3 | 4 |
| | | | | | | | | |
| | | Command L: | ine | | | CMD0> | 5 | 6 |
| | | 11 | | | | CMD1> | 7 | 8 |
| | | ** | | | | CMD2> | 9 | 10 |
| 1 | | 11 | | | | CMD3> | 11 | 12 |
| | | | | | | | | |
| | | Initiate (| Comman | d | | START> | 15 | 16 |
| | | Density Se | elect | | | DS0> | 13 | 14 |
| | | " | | | | DS1> | 45 | 46 |
| | | Transfer A | Acknow | ledge | - | TRAK> | 19 | 20 |
| | | Terminate | Comman | nd | | STOP> | 17 | 18 |
| | | System Rea | set | | | RESET> | 39 | 40 |
| | | Select Mu | ltiple: | x | | SLX0> | 43 | 44 |
| | | ** | 11 | | | SLX1> | 41 | 42 |
| Group Coded | | ** | " | | | SLX2> | 47 | 48 |
| Recording | | | | | | | | |
| Adapter | < | Bi-direct: | ional | Data | | DATA0> | 23 | 24 |
| | < | 11 | | ** | | DATA1> | 25 | 26 |
| GCRA | < | 11 | | 11 | | DATA2> | 27 | 28 |
| | < | •• | | 11 | | DATA3> | 29 | 30 |
| | < | 11 | | ., | | DATA4> | 31 | 32 |
| | < | ** | | | | DATA5> | 33 | 34 |
| | < | 11 | | 11 | | DATA6> | 35 | 36 |
| | < | 11 | | 11 | | DATA7> | 37 | 38 |
| | | | | | LSE | B of Data | | |
| | < | 11 | | ** | | DATAP> | 21 | 22 |
| | | | | | Odd | l Parity | | |
| | | | | | | | | |
| | | | | | | EOTS | 53 | 54 |
| | | | | | | BOTS | 55 | 56 |
| | | File Prote | | | | | 57 | 58 |
| | < | Rewinding | | | | REWS | 59 | 60 |
| | | | | | | | | |
| | 1 | Reserved | | | | a ana ana ang ang ang ang ang ang ang ang | 51 | 52 |
| | < | Reserved · | | | | | 49 | 50 |
| | | | | | | | | |
| A | | | | | | | F/C | |
| CONNECTOR | ł | | | | | | CONNE | CTOR |

Figure 4-1 CLI-F/C Interface Cable A

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|---|----------------------|------|----------|
| PROPRIETARY | 60134093 | 4-3 | G |
| ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | | | / |

| | | SIG | GND |
|-------------|---|----------|-------|
| | < On line ONLS | 49 | 50 |
| | < Ready RDYS | 53 | 54 |
| | < GCR Density HDENS | 51 | 52 |
| | < Write Mode WRTS | 55 | 56 |
| | | | |
| | < ID Burst IDBRST | 25 | 26 |
| | < File Mark TMS | 31 | 32 |
| | < Command Reject REJECT | 33 | 34 |
| | < Data Overrun OVRNS | 35 | 36 |
| | < EPROM Error ROMPS | 39 | 40 |
| | < Busy BUSY | 19 | 20 |
| | | | |
| | < Data Check Error DATACHK | 37 | 38 |
| | < Corrected Error CRERR | 41 | 42 |
| | < Bus Parity Error BUPER | 47 | 48 |
| Group Coded | < Error Multiplex Bus ERRMXO | 3 | 4 |
| Recording | < " " ERRMX1 | 5 | 6 |
| Adapter | < " " " ERRMX2 | 7 | 8 |
| | < " " " ERRMX3 | 9 | 10 |
| GCRA | < " " ERRMX4 | 11 | 12 |
| | < " " ERRMX5 | 13 | 14 |
| | < " " " ERRMX6 | 15 | 16 |
| | ERRMX/ | 17 | 18 |
| | ERKMAP | 1 | 2 |
| | Odd Parity | | |
| | | 21 | 22 |
| | < Transfer Request TREQ | | |
| | <pre>< Receiving Data RECV Keep Risch on File Mark RLOCK</pre> | 23 43 | 24 |
| | <pre>< Block or File Mark BLOCK</pre> | | 44 |
| | < End of Data Pulse ENDATP | 29 | 30 |
| | < Reserved | 57 | 58 |
| | <pre>< Reserved</pre> | 59 | 60 |
| | | | |
| В | | F/C | 16 |
| CONNECTOR | | CONNE | |
| | | | 10101 |

Figure 4-2 CLI-F/C Interface Cable B

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|-------|----------|
| PROPRIETARY | 60134093 | 4 - 4 | G |
| | | | |

The electrical interface requires that all signals are low true and are driven by two types of 2-state devices, as illustrated below:

o Unidirectional lines -

SN7438 or equivalent driver with DN8837 or equivalent as a receiver with two resistors at the input to the receiver at the GCRA connector input lines or at the F/C termination for GCRA output lines, 180 ohm resistor to +5 v. and 390 ohm resistor to ground.

o Bidirectional lines -

DN8838 or equivalent receiver/driver connected together to a transmission line with 180 ohm resistor to 5 v. and 390 ohm resistor to ground at both the GCRA connector and F/C termination.

4.2.3.1 Input Lines (GCRA to F/C)

4.2.3.1.1 Address Lines (ADO, AD1)

These lines are decoded in the F/C to select one of four transports. The select code is as follows:

| ADO | ADl | TRANSPORT SELECTED |
|-----|-----|--------------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

If the F/C is not BUSY the address lines may change to select another transport. The delay between the selection of a new F/C and the stabilization of the selected F/C status lines is 150 ns maximum. For command operations the address lines must be stable for 90 ns prior to the START signal leading edge and must remain stable until assertion of BUSY.

4.2.3.1.2 Command Lines (CMDO, CMD1, CMD2, CMD3)

These lines are decoded in the F/C to select 1 of 16 commands. They are stable 90 ns before the rising edge of the START signal, and remain true until BUSY is asserted at which time START is reset. The commands are coded as shown in Table 4-1 and reference section 5.2.5 for command interpretation.

HONEYWELL CONFIDENTIAL AND PROPRIETARY SPECIFICATION NUMBER 60134093 PAGE REVISION 4-5 G

| CMDO | CMD 1 | CMD2 | CMD3 | COMMAND | DESCRIPTION |
|------|-------|------|------|---------|-----------------------|
| | | | | | |
| 0 | 0 | 0 | 0 | NOP | No Operation |
| 0 | 0 | 0 | 1 | CLR | Drive Clear |
| 0 | 0 | 1 | 0 | DMS | Diagnostic Mode Set |
| 0 | 0 | 1 | 1 | SNS | Sense Drive Status |
| 0 | 1 | 0 | 0 | RDF | Read Forward a Block |
| 0 | 1 | 0 | 1 | RDB | Read Backward a Block |
| 0 | 1 | 1 | 0 | WRT | Write a Data Block |
| 0 | 1 | 1 | 1 | LWR | Loop Write To Read |
| 1 | 0 | 0 | 0 | BSF | Backspace a File |
| 1 | 0 | 0 | 1 | BSB | Backspace a Block |
| 1 | 0 | 1 | 0 | FSF | Forward Space a File |
| 1 | 0 | 1 | 1 | FSB | Forward Space a Block |
| 1 | 1 | 0 | 0 | WTM | Write Tape Mark Block |
| 1 | 1 | 0 | 1 | ERG | Erase a Gap |
| 1 | 1 | 1 | 0 | REW | Rewind to BOT |
| 1 | 1 | 1 | 1 | RUN | Rewind and Unload |
| | | | | | |

Table 4-1 Command Codes

4.2.3.1.3 Control Lines

DENSITY SELECT (DSO, DS1):

These signals enable density selection by the controller. When the F/C is at the BOT and the local density mode is disabled (switch on the interface card), the F/C writes tapes in the density selected by DSO and DS1 (Reference section 5.2.2, bit 8). The table below shows the density select decode:

| DSO | D S 1 | DENSITY | | | |
|-----|-------|----------------|--|--|--|
| 0 | 0 | PE - 1600 bpi | | | |
| 1 | 0 | GCR - 6250 bpi | | | |
| 0 | 1 | RFU | | | |
| 1 | 1 | RFU | | | |

These lines are stable at the rising edge of the START signal and remain stable for the duration of START. The DSX lines are ignored on all commands which are not write type commands.

| | | | · ··· ··· ··· ··· ··· ··· ··· ··· ··· |
|----------------------------|----------------------|------|---------------------------------------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 4-6 | G |
| | | | |

START:

The transition of this line from a false to a true state loads the tape Command, Address and Density into the selected F/C registers and causes the command to be executed. This signal remains asserted until the leading edge of the BUSY line is detected.

STOP:

This line is used to terminate data transfer on a read or write type command. When true in response to TREQ on a write type command, STOP indicates that the last byte of data is present on the data bus. STOP, when true in response to TREQ on a read type command, signals the F/C that no more data is to be sent across the interface.

When STOP is received on a write type command, the formatted postamble is generated after the last byte is written.

When STOP is received on a read type command, data transfer across the interface is terminated. Any bytes remaining in the record are checked for correct parity but not transmitted, and the read head stops in the gap at the end of the record. STOP remains asserted until the trailing edge (transition from a true to a false state) of BUSY is detected.

If STOP is asserted at the completion of a space type operation (FSB, BSB, FSF, BSF), no further tape motion occurs until another command is initiated.

TRAK:

Transfer Acknowledge; this signal is used in response to TREQ (Transfer Request) to send data across the interface. TREQ when true on a write type command indicates that the F/C is requesting a byte of data, and the TRAK line being true indicates that the data bus contains the desired byte.

TREQ on a read type command indicates that the F/C has placed a byte on the data bus. TRAK in response to TREQ indicates that the byte has been accepted.

The signal protocol for TREQ and TRAK is the same for both a read and a write. When TREQ is set, it remains asserted until the leading edge of TRAK (or STOP) is detected. TRAK also remains asserted until the trailing edge (transition from a true to a false state) of TREQ is detected.

| *************************************** | | | |
|---|----------------------|-------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 4 - 7 | G |
| · · · · · · · · · · · · · · · · · · · | | | |

RESET:

When true, this line causes the F/C to terminate any operation in progress. All status indications are reset and BUSY remains asserted until the reset operation has been completed. This line allows the addressed F/C (transport) to be cleared to initial, functional, conditions by one signal.

SLXO, SLX1, SLX2:

These three lines are used to control the data placed on the error and status bus (ERRMXP, 0 through 7). The codes used to determine the data placed on the error and status bus are shown in Table 4-2. The definitions given by the table are valid only as a part of ending status, after the reset of BUSY, and the completion of the command operation. The selected multiplexer byte is stable 150 ns after the Select Multiplexer code.

| SLX2 | SLX1 | SLX0 | CONTENTS OF ERROR AND STATUS BUS |
|------|------|------|-----------------------------------|
| 0 | 0 | 0 | Dead Track Information Tracks P-7 |
| 0 | 0 | 1 | Read/Write Errors |
| 0 | 1 | 0 | Diagnostic Aid Bits |
| 1 | 1 | 1 | Drive Sense Byte |
| 1 | 0 | 0 | RFU |
| 1 | 0 | 1 | RFU |
| 1 | 1 | 0 | RFU |
| 1 | 1 | 1 | RFU |

Table 4-2 Multiplex Control

4.2.3.2 Output Lines (F/C to GCRA)

4.2.3.2.1 Transport Status

ONLS - On Line Status:

When true, this line indicates that the selected transport is on line. It may or may not be READY.

RDYS - Ready Status:

When true, this line indicates that the selected transport has tape loaded in the tape path and is ready to execute a command. This line returns to a false state during the execution of a rewind command and remains at that level until the rewind is completed and BOT is detected, at which time it returns to a true state.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|-------|----------|
| PROPRIETARY | 60134093 | 4 - 8 | G |
| | | | |

HDENS - High Density Status:

When true, this line indicates that the selected transport is in GCR status. It is in PE status when the line is false when the tape has just been loaded, unloaded or the transport is powered up. It is set to true when:

- o on write operation from BOT reflects the device local switch setting.
- o on read or space operations from BOT when the F/C automatically caused detection and interpretation of the density identification area (ID burst) and indicates the magnetic tape is written in GCR format.

EOTS - End of Tape Status:

When true, this line indicates that the selected tape transport is on or has passed over (in the forward direction) the EOT reflective tab. The EOTS signal remains asserted until a reverse direction command (such as Rewind or Backspace) is accepted by the formatter and the reflective marker passes over the sensor in the backward direction. Therefore, the program only needs to check for EOT after completion of writing each record.

BOTS - Beginning of Tape Status:

When true, this line indicates that the reflective tab at the beginning of the tape is being detected by the sensor.

FPTS - File Protected Status:

When true, this line indicates that the selected transport is inhibited from writing (i.e., the write enable ring is not inserted).

WRTS - Write Status:

When true, this line indicates that the selected transport is in write status. When false, this line indicates that the transport is in read status.

REWS - Rewinding Status:

When true, this line indicates that the selected transport is in the process of rewinding to the beginning of the tape. This line returns to a false state when the BOT reflective strip is detected. This line is also true when the F/C is on line but not READY.

(

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|-------|----------|
| PROPRIETARY | 60134093 | 4 - 9 | G |
| | | | |

4.2.3.2.2 Formatter Status

IDBRST - Identification Burst:

When true for either a PE or GCR tape, this line indicates that an ID burst has been detected off the BOT marker on read or write commands, in real time, when BUSY is true. This signal may be used in conjunction with DATACHK or REJECT to indicate that the transport was unable to write a PE or GCR ID burst correctly. The HDENS status line may be interrogated to determine if that tape was written in 1600 bpi or 6250 bpi.

If the ID procedure is performed correctly the F/C proceeds with the initiated command. If the ID procedure is incorrect the IDBRST remains asserted together with REJECT and reject code also asserted in the CDC transport in the buffered mode; in the STC transport and CDC transport in the unbuffered mode only the DATACHK is asserted.

TMS - Tape Mark Status:

When true, this line indicates that the record which the selected transport has just read is a tape mark. This line is asserted following a Write Tape Mark command or any read or space command when a Tape Mark Block is detected. The TMS is reset by the next command issued unless that command is a Sense Drive Status or No Operation.

REJECT:

When true, this line indicates that the command accompanying the START signal has been rejected by the formatter. Reference section 5.2.5.13.3 for all condition codes setting this line true.

OVRNS - Overrun Status:

When true, this signal indicates that the F/C required the transfer of data over the interface and found that a previous request for data transfer had not been acknowledged. This signal indicates the failure of the adapter to transfer a character before the next character transfer was required. It is applicable to both read and write operations; DATACHK line is also asserted following the read validity checking. The F/C terminates the data transfer on detection of an Overrun and completes formatting the data block.

ROMPS - ROM Parity Error Status:

When true, this line indicates that the control memory portion of the F/C detected a word having incorrect parity on the STC or that the I/O board microprogram had a check sum error on the CDC. This line is indicative of serious

| HONEYWELL | CONFIDENTIAL | . AND |
|-----------|--------------|-------|
| PRC | PRIETARY | |

SPECIFICATION NUMBER 60134093 PAGE REVISION 4-10 G

hardware malfunctions which should be repaired before attempting to use the F/C again.

BUSY - Formatter Busy:

This signal goes true at the leading edge of the START signal when a new command is accepted. It remains at that level until the operation has finished and the transport begins to slow down in order to stop in the interrecord gap. On a REW or RUN command, this signal is asserted until the REW or RUN command has been accepted by the drive. The F/C does not remain busy for the duration of the REW or RUN command. At that time it returns to a false state. For continuous on-the-fly operation, a new command should be issued as soon as BUSY is at a false state.

4.2.3.2.3 Error Status

DATACHK - Data Check Status:

Data Check is indicated when any of the following error conditions exist:

- Not Compatible When an attempt is made to read an NRZI tape on a PE/GCR transport. This also sets reject status.
- Multitrack Error More than one dead track during a PE or more than two dead tracks during a GCR operation. This sets Data Check in PE.
- O CRC Error A CRC error is detected during a GCR read or write operation.
- o End-of-Block is sensed before any data bytes are detected during a GCR or PE read operation.
- o No data if transferred on a read operation.
- o Data is detected on an erase operation.
- Write Tape Mark Check This is set when a tape mark is not written properly.
- o Partial Record This is set when an IBG (inter-block gap) is detected before the end of data is recognized.
- ID Burst Check This is set along with identification burst status (IDBRST) if the ID burst cannot be read on a read or write command.
- IBG Detected This is set if an IBG is detected while writing data.

| | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 4-11 | G |
| | | | |

CRERR - Corrected Error:

When true, this line indicates that a single track error has been corrected during a PE read or GCR write command operation, or that single or double track error correction has taken place during a GCR read command.

BUPER - Bus Parity Error:

When true, this line indicates that the F/C detected even parity on the data bus for a byte of data sent across the interface during a write type operation. It indicates that the data written on tape may be incorrect since data transmission is not immediately halted but is allowed to proceed to normal completion.

ERRMXO through 7, P - Multiplexed Error Bus:

These nine lines contain error, status, and diagnostic information about the previous operation. The meaning of the information on the bus is determined by the state of the SLXO, SLXI, and SLX2 lines. Up to eight bytes of additional error and status information can be sent across the interface under control of the SLXO, SLXI, and SLX2 lines. Reference section 5.2.5.13 for more details.

4.2.3.2.4 Control Lines

TREQ - Transfer Request:

When true, this line indicates that the formatter is ready to accept data on the data bus (write type operation), or has placed data on the bus (read type operation) for transmission across the interface. The transition from a true to a false state indicates the following:

- o Data on the bus has been accepted by the F/C for a write type operation.
- Acknowledgment of transmission of the data across the interface (i.e., TRAK has been received for a read type operation).

Further information on this signal can be found in the description of TRAK in subsection 4.2.3.1.3, Control Lines.

RECV - Receiving Data:

When true, this line indicates that the F/C is expecting to receive data on the bidirectional data bus. It is asserted only on write type commands, and may be used by the interface to gate data out onto the bus.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 4-12 | G |
| · | | | |

BLOCK - Data Block:

When true, this signal indicates that a data block or a tape mark block is passing under the read head. The positive edge of this signal may be used by the interface to count the number of blocks passed over during a forward or backward space command.

ENDATP - End of Data Pulse:

This signal is approximately 250 to 400 ns long and occurs after all data has been transferred on a read operation. It can be used by the interface to check that the number of bytes transferred agrees with the expected amount.

4.2.3.3 Data Signals (DAT P, 0 through 7

These bidirectional lines are used to transmit data to and from the F/C in conjunction with TREQ and TRAK. The lines always maintain odd parity on both read and write commands.

The parity is checked by the F/C on write operations and by the GCRA on read operations.

4.2.3.4 Timing Considerations

Typical examples of interface timings are given for write, read, and space type operations. Refer to the appropriate timing diagrams in the OVP specifications.

4.2.3.4.1 Write Type Operation

This operation is initiated by placing the transport address on the ADO and ADI lines, the command on the CMDO, 1, 2, and 3 lines, and the density on the DENS line (for write commands only) before issuing the START signal. These lines may be asserted simultaneously since the F/C has an internal deskew capability of about 90 ns.

The address, command, and density lines must remain stable until BUSY is received at the interface. This signal indicates that these lines have been stored in a register. Hence, they may change state once BUSY has been received.

Upon determination that a new command has been started, the F/C resets the status from the previous operation. The status lines should be considered invalid until BUSY is reset. Initiation of a write type (WRT or LWR) command causes the F/C to generate RECV, indicating to the interface that it expects data on the bidirectional data bus.

A request for data is generated by raising the TREQ line. The interface replies by placing a byte on the data bus and raising TRAK. Both the data and TRAK may be asserted

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISIONÍ |
|----------------------------|----------------------|------|--------------|
| PROPRIETARY | 60134093 | 4-13 | G |
| | | | <u>ل</u> ا ل |

simultaneously. If the F/C does not receive TRAK within approximately 10 milliseconds after requesting the first byte, TREQ is reset and DATACHK, REJECT, and REJPLS are generated. When TRAK is received, the F/C delays approximately 90 ns before strobing the data into its data buffer and resetting TREQ. The fall of TREQ signals to the interface that the data bus may change state and that TRAK must be reset. TREQ is not asserted again until TRAK is reset.

This handshaking sequence continues until the interface transfers its last byte of data. This event is signaled when the interface responds to TREQ by placing the data on the bus, then raising STOP rather than TRAK. Timing considerations for STOP are the same as for TRAK.

Upon receipt of STOP, the F/C resets TREQ and completes writing the record with the appropriate postamble format. Upon completion of the readback check, the F/C sets the appropriate status latches, signals to the transport to stop tape motion, and resets BUSY. For continuous on-the-fly operation, the DATACHK line should be checked for errors once BUSY is reset, and then a new command may be issued.

4.2.3.4.2 Read Type Operation

Initiation of a read forward command is begun by placing the address of the selected transport on ADO and ADI, the appropriate command on the CMDO, 1, 2, and 3 lines, and then asserting START. Because of an internal deskew of approximately 90 ns these lines may be asserted simultaneously.

Upon detection of the START signal, the F/C stores the transport address and the command into a register and asserts BUSY. Once BUSY is seen at the interface, the address and command lines are allowed to change state.

After asserting BUSY, the F/C resets the status from the previous operation and signals the transport to begin tape motion. Data from the tape is detected, corrected when appropriate, and presented to the interface. The F/C places a byte of data on the data bus (odd parity) and delays approximately 90 ns before raising TREQ.

The interface signals to the F/C that it has accepted the data byte by asserting TRAK. When this signal is received by the F/C, it resets TREQ and changes the data on the bus. Once TREQ has been reset, it is not asserted again until new data is available and TRAK has been reset. This handshaking sequence continues until all the data has been transmitted. When the end of data has been detected and all the data has been transmitted, the F/C signals to the interface that data transmission has finished by asserting the ENDATP line for approximately 250 to 400 ns. After the transport has been signaled to stop the appropriate status lines are asserted and BUSY is reset.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|---------------------------------------|------|----------|
| PROPRIETARY | 60134093 | 4-14 | G |
| | · · · · · · · · · · · · · · · · · · · | | |

For continuous on-the-fly operation, the DATACHK line should be checked for errors once BUSY has been reset. Then a new command should be issued.

4.2.3.4.3 Spacing Type Operation

Commands such as Back Space Tape Mark, Back Space Block, Forward Space Tape Mark and Forward Space Block are initiated by placing the transport address on the ADO and ADI lines, the command on the CMDO, 1, 2, and 3 lines, and asserting START. These lines may be asserted simultaneously since the F/C has an internal deskew capability of about 90 ns.

The address and command lines remain stable until BUSY is received at the interface. This signal indicates that these lines have been stored in a register; thus, they may change state once BUSY has been received.

Upon determination that a new command has been issued, the F/C resets the status from the previous operation. Therefore, the status lines should be considered invalid until BUSY is reset. The F/C then signals the selected transport to begin tape motion.

As a block of data passes under the read head, the signal BLOCK is sent to the interface; when the inter-block-gap is detected, this signal is reset. At this time the F/C checks to see if STOP (or TMS in the case of a Forward Space Tape Mark or Backspace Tape Mark command) is asserted. If none of these are set, the F/C allows tape motion to continue until another block of data is detected and these same lines are checked again.

The leading edge of the BLOCK signal may be used by the interface to count the number of blocks passed over. If it is determined that no more blocks are to be spaced, STOP must be asserted within 2 microseconds after detection of the leading edge of BLOCK. This action allows the STOP line to be checked when BLOCK is reset. If it is desired to space only one block, STOP may be asserted throughout the command execution. In either case it must not reset until busy is reset.

The transport begins to stop in the gap if the last record passed over was TMS for a Back Space Tape Mark or Forward Space Tape Mark command, or STOP is asserted when the inter-block gap is detected. The F/C then signals the transport to terminate motion, allowing it to stop within the proper distance.

4.2.4 Device Level Interface of the F/C (DLI-F/C)

Figure 4-5 illustrates the signal lines of the device level interface, DLI, of the F/C for STC transports only. Refer to the appropriate device product specification for a detailed description of each line.

| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|---|----------------------------|----------------------|------|----------|
| | PROPRIETARY | 60134093 | 4-15 | G |
| - |) | | | ^ |

| Write Bus (Nine lines) > Set Forward Motion > Set Forward Motion > Set Rewind Motion > | | | |
|--|-------------------------|--------------------------------|-----------------------------|
| F/C < Ready Status | Formatter | | GCR/PE TAPE |
| Reset On LineSet Erase Set Write Set Write Set Write Set WriteRead Bus (Nine lines)< Ready Status | | Set Rewind/Unload> | |
| STC GCR/PE Formatter ControllerRead Bus (Nine lines) GCR/PE TAPE TAPE TAPE | | Set High Density> | |
| STC GCR/PE Formatter ControllerRead Bus (Nine lines) (| | Reset On Line> | |
| STC GCR/PERead Bus (Nine lines)STC OVPFormatter< | | Set Erase> | |
| Formatter ControllerCGCR/PE TAPEF/CC On Line StatusTRANSPORTF/CC Ready StatusTRANSPORTC File Protect StatusC Seginning Of Tape StatusTRANSPORTC End Of Tape StatusC StatusC StatusC Write StatusC StatusC StatusC High Density StatusC StatusC StatusC Write InhibitC Write InhibitC Status | | Set Write> | |
| V Digital lach | Formatter Controller | <pre>< On Line Status</pre> | GCR/PE TAPE TRANSPORT |

Figure 4-3 STC DLI-F/C Interface

C

· · · ·

C

| *************************************** | | | |
|---|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-1 | G |
| | | | |

5. MEDIA AND INSTRUCTION FORMATS

5.1 Media Formats

A detailed description of the media formats for the GCR-MTS tapes is not presented here. Detailed information is available in the appropriate ANSI specification for 6250 CPI Group Coded Recording (GCR) and 1600 CPI Phase Encoded (PE), and the specification for unrecorded magnetic tape.

The following figures and tables illustrate the various formats and physical tape layouts which the GCR-MTS is capable of recording and reading.

5.1.1 1600 CPI Phase Encoded (PE) Recording

Figure 5-1 shows the orientation and layout of the usable recording area as defined by ANSI for 1600 CPI, PE tapes.

Figure 5-2 shows the orientation and layout of the recording format as defined by ANSI for 9-track and 1600 CPI, PE tapes.

All phase encoded data blocks contain a preamble, data, and postamble.


5.1.2 6250 CPI, Group Coded Recording (GCR)

Figure 5-3 shows the orientation and layout of the usable recording area as defined by ANSI for 9-track GCR tapes.

Figure 5-4 shows the orientation and layout of the recording format as defined by ANSI for 9-track GCR tapes.

Figure 5-5 is a more detailed breakdown of the GCR format as recorded on tape. Table 5-1 represents the data groups as received by the F/C from the GCR-MTS which are then encoded into the group coded recording format and stored on tape. Table 5-2 gives the actual 5-bit record values as encoded from each 4-bit data value.

| *************************************** | | | |
|---|----------------------------------|-------------|----------|
| HONEYWELL CONFIDENTIAL AND PROPRIETARY | SPECIFICATION NUMBER 60134093 | PAGE 5-2 | REVISION |
| | | | |




NOTES:

(1) Photoreflective markers shall not protrude beyond the edge of the tabe and shall be free of wrinkles and encessive idnesive. Marker dimensions: length, 1.1 inch \pm 0.2 inch; width, 0.19 inch \pm 0.02 inch, thickness, 0.0008 inch maximum.

(2) Tape shall not be attached to the hub.

Figure 5-1 Usable Recording Area (1600 CPI, PE)

| *************************************** | | | |
|---|----------------------------------|-------------|---------------|
| HONEYWELL CONFIDENTIAL AND PROPRIETARY | SPECIFICATION NUMBER 60134093 | PAGE 5-3 | REVISION G |
| | | | |



Legend

- BCT: Beyinning of tape
- Ch. Characters
- CPI: Characters paginuli
- Min: Minimum

NOTES:

- (1) Tape is shown with oxide side up. Read, write head on same side as oxide
- (2) Tape to be fully saturated in the crased direction in the interblock gap and the initial gap.

Write track

Minimum

ΪÌ

0.043

- (3) The identification burst extends pase (its training edge of the BOT marker,
- (4) All dimensions are given in inches
- (5) There is a track placement tolerance of 4 0.003 uch for each track.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-4 | G |
| | | • | • |

The definitions of GCR terminology are as follows:

- o Alternate Record Code: Five bits along any track representing encoded 4 bits of data, padding characters, check characters, residual characters, or a combination of these characters, on tape.
- o Automatic Read Amplification (ARA) Burst: A string of bits in all tracks for setting up the amplifiers.
- Automatic Read Amplification (ARA) Identification (ID)
 Character: A special control block used at the end of the
 ARA burst to identify the ARA burst when reading backward to
 the load point.
- o Auxiliary Cyclic Redundancy Check (CRC) Character: A CRC character usable for error-detection purposes.
- Beginning-of-Tape (BOT) Marker: A photoreflective marker placed on the tape to indicate the beginning of the permissible recording area.
- Block: A group of contiguous recorded characters considered and transported as a unit containing one or more logical records. Blocks are separated by an interblock gap.
- Control Subgroups: Those special subgroups of characters that (except for the subgroup containing the last character) have sets of identical control five-serial-bit values in the nine tracks.
- o End Mark: A subgroup used to demark the residual area group. When the media movement is in a forward direction, it denotes that the next group is the residual group.
- o Mark 1: A subgroup used to demark data groups from other control subgroups. When the media movement is in a forward direction, it denotes the onset of data groups.
- o Mark 2: A subgroup used to demark data groups from other control subgroups. When the media movement is in a forward direction, it denotes the onset of other control subgroups.
- o Second Control Subgroups: The second subgroup and next to last subgroup of a record.
- o Sync Control Subgroup: A subgroup used to indicate recorded frequency and phase to allow synchronization of the variable-frequency clock (VFC).
- o Terminator Control Subgroups: The first subgroup and last subgroup of a record.
- o Cyclic Redundancy Check (CRC) Characters: Characters usable for error detection.

| | TION NUMBER PAGE REVISION 34093 5-5 G | Ì |
|--|--|---|
|--|--|---|

- o Cyclic Redundancy Check (CRC) Data Group: A specially formatted data group containing one of the CRC characters, the residual character, and an error-correcting code (ECC) character.
- Data Group: Seven data characters plus an ECC character accumulated as a group prior to the record code value translation.
- Density: The nominal distribution per unit length of recorded information, usually expressed in characters per inch.
- End-of-Tape (EOT) Marker: A photoreflective marker placed on the tape to indicate the ending of the permissible recording area.
- o Error-Correcting Code (ECC) Character: A special character usable for error detection and correction.
- Flux Reversal Position: The point that exhibits the maximum free-space surface flux density normal to the tape surface.
- o Flux Spacing: The space between successive flux transitions.
- Group-Coded Recording (GCR): A recording technique that collects groups of characters and encodes them prior to putting them on tape.
- Interblock Gap: A dc-erased section of tape separating blocks of information.
- Last Character: The last character in each block, which restores magnetic remanence in all tracks to the dc erase polarity.
- Postamble: Groups of special signals recorded at the end of a block on tape for the purpose of electronic synchronization.
- Preamble: Groups of special signals recorded at the beginning of each block on tape for the purpose of electronic synchronization.
- o Record Code: The coded representation of data, padding characters, check characters, and residual characters on tape.
- o Residual Character: The character that occupies the seventh group position of the CRC data group and contains two data byte counts, one to modulo 7 and one to modulo 32.

| HONEYWELL CONFIDENTIAL AND PROPRIETARY | SPECIFICATION NUMBER 60134093 | PAGE | REVISION | |
|---|----------------------------------|---------|----------|--|
| INDIALDIANI | 00134093 |]] – 0 | | |
| | | | | |

- ο Residual Group (Group Positions): The group that contains the extra characters (the remainder of the number of characters divided by 7), an auxiliary CRC character, and an ECC character. Each such extra character is a residuum character.
- Resync Burst: A set of control subgroups identifying for-0 mat resynchronization points in a block. It is intended that read-back circuits be able to resynchronize operations when sensing such bursts.
- The deviation of bits within a tape character from 0 Skew: the intended or ideal placement, which is perpendicular to the reference edge.
- Storage Group: Ten characters created from the data group 0 via the record code value translation.

| | DATA | GROUP | STORAG | E GROUP |
|---|--|---|---|--|
| PHYSICAL TRACKS | DATA SUBGROUP "A" | DATA SUBGROUP "B" | STORAGE SUBGROUP "A" | STORAGE SUBGROUP "B" |
| 1 2 3 4 5 6 7 8 9 | D D D D D D D D D D D D P P P P D D D D D D D | D D D E D D D E D D D E P P P P D D D E D D D E | X X X X X X X X X X X X | X |
| GROUP POSITIONS | 1 2 3 4 | 5678 | 1 2 3 4 5 | 678910 |

0 Subgroup: One half of a data or storage group. See control subgroups.

Table 5-1 Data Group to Storage Group Example

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|-------|----------|
| PROPRIETARY | 60134093 | 5 - 7 | G |
| | | | |


NOTE:

Tape is recorded in 9-bit characters (across tape) by 10 bits long. This 90-bit group is called a "storage group." Prior to the record code values conversion there are eight linear bits, made up of seven data bits and one check bit, This group of 72 bits is called a "data group." The 4-bit and 5-bit combinations are called "subgroups."

| DATA VALUES | RECORD VALUES |
|--|--|
| (GROUP POSITIONS: | (GROUP POSITIONS: |
| <u>1 2 3 4/5 6 7 8</u>) | <u>1 2 3 4 5/6 7 8 9 10</u>) |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ |

Table 5-2 Record Code Values

| | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-8 | G |
| | | • | <u>ل</u> |



Legend

BOT: Beginning-of-tape marker

EOT: End-of-tabe marker

NOTES:


(1) Photoreflective markers shall not protrude beyond the edge of the tape and shall be free of wrinkles and excessive adhesive. Marker dimensions: length, 1.1 inch \pm 0.2 inch; width, 0.19 inch \pm 0.02 inch; thickness, 0.0003 inch maximum.

(2) Tape shall not be attached to the hub.

(3) Two values for placement of the BOT marker are given, both of which can be handled by most tape units. The indicated value of 16 feet ± 2 feet is the current specified dimension.

Figure 5-3 Usable Recording Area (6250 CPI, GCR)

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-9 | G |
| | 1 | | / |



110TES: (1) Tape is shown in 6250 mode, oxide side up.

(2) All dimensions are given in inches.

(3) Track placement tolerance is ± 0.003 for each track

(4) Tape to be fully saturated in the crase direction in the interblock gap and the ID area.


(5) ID burst

(6) Undefined gap

(7) ARA burst

(7) ARA burst (8) ARA ID characters

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|---|------|----------|
| PROPRIETARY | 60134093 | 5-10 | G |
| * | 40 wa ana ana ang mai mai mai mai ini mai ini ang min ang min mai mai mai mai mai mai mai min min min min min m | | · |



....

Legend:

D: Data cinaracters

H: Pad or data character

X: Residual character

E: ECC character

- C: CRC character
- N: Auxiliary CRC character

.

L: Last character

B: CRC or pad character

.

| *************************************** | | | |
|---|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-11 | G |
| | | | |


5.2 Instructions

Table 5-3 represents the instruction set which is supported by the MPTC. Allowable formats of the Task Word command are given in subsection 5.2.5.

5.2.1 I/O Load (IOLD)

The I/O Load (IOLD) instruction is transformed by the CPU into the Output Address and Output Range instructions on the Megabus. Each IOLD instruction results in an Output Address instruction followed by an Output Range instruction.

5.2.1.1 Output Address



This instruction loads a 24-bit address into the address register associated with the referenced channel (device). The address refers to the starting (byte) location in main memory where the MPTC commences input or output data transfers. Bits 0 through 7 of the address bus (module number) are the most significant bits of the address. The data bus contains the 16 least significant bits. Data transfers to or from memory are normally on a word basis but byte mode transfers can occur associated with the first and/or last memory cycle of a particular data transfer if the main memory buffer (identified by this instruction) begins or ends on an odd byte boundary.

Bit 17 of the address bus (direction bit of the channel number) determines the direction of any subsequent data transfer operation. A logical One specifies an output operation (writing on media) while a logical Zero specifies an input operation (reading from media). HONEYWELL CONFIDENTIAL ANDSPECIFICATION NUMBERPAGEREVISIONPROPRIETARY601340935-12G

| TYPE | FUNCTION CODE | INSTRUCTION | REFERENCE |
|----------|-----------------------|---|-----------------------------|
| Output | 09 | IOLD Address (09) Range (0D) | 5.2.1 5.2.1.1 5.2.1.2 |
| - | 11 | Configuration Word A | 5.2.2 |
| | 13 | Configuration Word B | 5.2.3 |
| | 03 07 | Interrupt Control Task Word | 5.2.4 5.2.5 |
| | 01 | Control Word | 5.2.6 |
| Input | 0 C | Range | 5.2.7 |
| | 08 | Memory Byte Address | 5.2.8 |
| | 0 A | Memory Module Ad- dress/QLTI | 5.2.9 |
| | 10 12 | Configuration Word A | 5.2.10 5.2.11 |
| | 02 | Configuration Word B Interrupt Control | 5.2.12 |
| | 26 | Identification Code | 5.2.13 |
| | 06 | Task Word | 5.2.14 |
| | 18 | Status Word 1 | 5.2.15 |
| | 1A 04 | Status Word 2 | 5.2.16 |
| | 20 | Firmware/Hardware Rev. Fault Pointer | 5.2.17 8.3.3 |
| Extended | Sense | Drive Status | |
| Status | 1C(& 1D) | DSB00 and DSB01 | 5.2.5.16.1 |
| | 1E(& 1F) 38 - 3F * | DSBO2 and MBZ DSBO0 thro'DSB40 | 5.2.5.16.2 |
| | Detail | L Status Words | |
| | 30 | Read Tracks-Word O | 5.2.5.13.1 |
| | 32 | Read/Write Errors Word 1 | 5.2.5.13.2 |
| | 34 | Diagnostic Aids Word 2 | 5.2.5.13.3 |
| | 36 38 | Drive Sense Word 3 CRC Status (NRZI) | 5.2.5.13.4 |
| | | Word 4 | |
| | Any Even Code | Read RWS | 5.2.18 |
| | Any Odd Code | Write RWS | 5.2.18 |


~ ~ ~ ~ ~ ~ ~ ~ ~ ~

* CDC drives only.

Table 5-3 Instruction Set

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-13 | G |
| · · | | 1 | |

5.2.1.2 Output Range



This instruction loads the range register associated with the referenced channel. The 16-bit quantity loaded (data bus) is the number of bytes to be transferred during the data transfer being set up. The number is a positive 16 bit binary quantity and is decremented by the MPTC after each memory transfer.

A range of zero results in a subsequently issued read or write order setting the operation check bit of Status Word 1 (subsection 5.2.14.12), no data transfer, no tape motion initiated, and a termination of the order. Any address and range register residue is applied to the next command unless reset by another Output Range instruction.

5.2.2 Output Configuration Word A

| | 0 | | | 7 | 8 | 17 | 18 | | | 23 |
|-------------|---|-----|-------|-----|--------------|----|-----|-----|-----|-----|
| Address Bus | | Not | Used | | Dev.Channel | # | 0 1 | 0 (| о с |) 1 |
| | 0 | 3 | 4 | 5 | 6 | | 15 | | | |
| Data Bus | | | Confi | gur | ation Word A | | | | | |

This instruction loads the Configuration Word A for the device/ controller corresponding to the referenced channel. The configuration word bit significance is illustrated in Table 5-4 and defined as follows:

- o Bit 0 Recording Mode Select: Must be Zero.
- o Bit 1 7/9 Track Select: Must Be Zero.

o Bit 2 - RFU: This bit is reserved for future use.

o Bit 3 - Parity Select: This bit selects either even or odd parity for the selected controller/device. The F/C interfaces only with 9-track tape drives; therefore, the normal setting of this bit is a Zero selecting odd parity.

| HONEYWELL CONFIDENTIAL AND SPECIFICATION NUMBER PAGE | |
|--|----------|
| I HONEIWELL CONFIDENTIAL AND SPECIFICATION NUMBER PAGE | REVISION |
| PROPRIETARY 60134093 5-14 | G |

| BIT(s) | MPTC - (F/C)GCR/PE | |
|--------|--|--|
| 0-1-2 | 0 (Must be Zero) | E47- 115 |
| 3 | Parity Select O = Odd Parity l = Even Parity | 4 <u>0</u> 330 |
| 4 | l = Inhibit ANSI | 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1 |
| 5 | RFU | 6 M2 |
| 6 | Mode Select O = Normal Mode l = Diagnostic Mode | E.A. |
| 7 | Buffer control (CDC only) 0 = Buffer Enabled 1 = Buffer Disabled | 63 - 13 1 |
| 8 | Density Select (Optional) 1 = 6250 GCR 0 = 1600 PE | F |
| 9 - 15 | RFU - Must be Zero | L 165× |

Table 5-4 Configuration Word A Bit Significance

.

| HON | | CONFIDENT PRIETARY | IAL AND | SPEC | 1FICATI 60134 | | BER | PAGE 5-15 | REVISIO |
|-------|----------|--|---|--|---|---|---|--|------------------------------------|
| ο | Bit 4 · | | t ANSI: e only. | This mo | de is u | ısed fo | r diag | gnostic | |
| 0 | Bit 5 · | - RFU: | This bit | is rese | rved fo | or futu | re use | e. | |
| o | Bit 6 | set to is sel contro this h issues prior follow state Config enters issued of the status Task b meanin | /Diagnost a Zero ected. T oller selected. T oller selected to the ex- s. This for the T guration w the diag where the configure ord in the ag to the ecessarily | Indication The One acted is to a Control tagnostic fask Wor Nord ins gnostic ne diago tation, av ne diago T&V sof | ng that state i in a c ne for c Mode the F/C d that truction state i ostic m ord is vailable tware. | t norma Indicat iagnos the F/ comman Task Task in th follow on. No for eac node se set to set to after state, Forma | l fund es that tic mo C, the d to t Word to te diag s the te that h Task lect h a One executors has sp | ctional at the ode. W MPTC the F/C that gnostic Output at the c Word oit (bi e. The ition o pecific | ity hen F/C t 6) f the |
| o | Bit 7 | transp powers this t this d disab | oit has no orts this ed up whice ouffer car command wi ed by set ced at BOD | s bit is ch enabl n also b ith bit tting bi | zero w les the le enable 7 = 0. | vhen in device Led at The b | itiali data BOT by ouffer | ized or buffer y issui can be | ; ng |
| o | Bit 8 | of two Diagno (see 1 | y Selects o recordin ostic Mode able 5-4) oy a manua | ng densi e only (). Norm | ties fo not imp nally, o | or the plement iensity | F/C og ed on seled | peratio Mod 40 ction i | ns in O) |
| 0 | Bits 9 | | 15 - RFU, e use and | | | bits ar | e rese | erved f | or |
| 5.2.3 | Confi | guration | Word B | | | | | | |
| А | ddress 1 | |) Not Use | 7 8 e d | Bev.Cha | | 7 18 | 1001 | <u>23</u> 1 |
| | | | 0 1 2 | 3 4 | 5 | 6 | 7 | 8 15 | |
| | Data | Bus . | MM1 MUX | K BAI | RFC | FCR | MM 2 | RFU | |

This instruction loads the Configuration Word B for the device/controller corresponding to the referenced channel. The bit significance is defined below. The command is to be used primarily for diagnostic purposes when exercising the


| HONE | YWELL CONFIDENTIAL AND SPECIFICATION NUMBER PAGE REV PROPRIETARY 60134093 5-16 | ISIO G |
|-------------------|---|---------------|
| pro | matter/Controller and device Test & Diagnostic (T&D) cedure. For further information, refer to the OVP-supplied procedure. | |
| o | Bit O - MMl (Maintenance Mode-One): This bit, in conjunction with Configuration Word A bit 6, is used by the controller firmware to set T&D maintenance mode of operation. | |
| o | Bits 1, 2, and 3 - Multiplexer control lines: These bits, which are part of the control logic (SLXO, SLXI, and SLX2, see subsection 4.2.3.1.3), enable the error and status bus lines. | |
| ο | Bit 4 - BAI, Bus Address Inhibit to the F/C. | |
| ο | Bit 5 - RFC, Reset F/C. | |
| 0 | Bit 6 - FCR, F/C Ready. | |
| 0 | Bit 7 - MM2 (Maintenance Mode-Two). This bit is used to set maintenance mode of operation without Configuration Word A bit 6 being set so that the F/C is not in diagnostic mode. In maintenance mode the MPTC executes a write task by transferring only even bytes with bit 7 of the odd bytes used as the parity bit. Since the F/C is not in diagnostic mode, the data is actually written on tape. | |
| 0 | Bits 8 through 15 - These bits are Reserved for Future Use. | |
| .2.4 | Output Interrupt Control | |
| Ado | 0 7 8 17 18 23 Idress Bus Not Used Dev.Channel # 0 0 0 0 1 1 | |
| | 09 1015Data BusCPU Channel #Interrupt Level | |
| sub 6-b Bit | This instruction loads, for the referenced device, the cerrupt level and the channel number of the CPU to which osequent interrupts should be sent. The level number is a bit quantity positioned on the data bus as illustrated above. cs 0 through 9 of the data bus contain the channel number of c CPU loading the interrupt level. If an interrupt level of | |

the CPU loading the interrupt level. If an interrupt level of zero is loaded, the subsystem does not generate or save interrupts for any events that occur while the interrupt level is zero. For example, if the attention bit in Status Word 1 is set to One with a stored interrupt level of zero, the subsystem does not generate an interrupt on the bus. The interrupt level is set to zero whenever the subsystem is initialized.

٠

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-17 | G |
| | | | |

5.2.5 Output Task Word



| 00 | Rewind |
|-----|--|
| 00 | Rewind and Unload |
| NN | Forward Space Block(s) |
| N N | Back Space Block(s) |
| 00 | Forward Space Tape Mark |
| 00 | Back Space Tape Mark |
| NN | Read Forward |
| 00 | Read Backward |
| 00 | Erase |
| 00 | Write Tape Mark |
| 00 | Write |
| 0 Ó | No Operation |
| 9 N | Store Detail Status |
| 9 A | Loop Write-to-Read |
| 9 B | Execute Diagnostic Command |
| 9C | Drive Sense Status |
| 9 D | Device Clear |
| A0 | Wraparound MPTC |
| A 1 | Adapter Wraparound |
| | 00 NN NN 00 00 00 00 00 00 00 00 90 90 90 90 80 90 80 |

Where N implies the nibble has specific meaning for the command (refer to command description).

This command outputs a Task Word to the referenced channel. Coding of bits 0 through 15, illustrated above, represents operations that are to be performed by the controller. When this command is accepted, the channel enters the busy state. All configurations, address, and range information must be loaded prior to execution of this command. The direction of data transfer indicated by the low-order bit of the most recent Output Address command (see subsection 5.2.1.1) must agree with the direction of transfer (read or write) specified by the command code of the Output Task Word. If it does not, operation check (Status Word 1, bit 11) is set and a normal termination of the command without data transfer and tape motion results. Commands addressed to a device not in the on-line state result in the setting of an operation check bit (see subsection 5.2.14.12) prior to a normal termination of the order.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|------------|
| PROPRIETARY | 60134093 | 5-18 | G |
| | | • | <u>ل</u> ا |

5.2.5.1 Rewind (8000)

This order rewinds the tape to the BOT marker. The drive remains in the busy state until the completion of the rewind operation. If the tape on the drive is at BOT when this order is issued, tape motion is not initiated and a normal termination of the order results. Note that the rewinding of a drive via the rewind button on the drive does not put the device in the busy state but activates rewinding (Status Word 2, bit 1) which affects the status of the device ready and attention bits of Status Word 1 (see subsection 5.2.14). When the manually initiated rewind is complete, the rewinding status condition is reset, device ready changes state, and the attention bit is set again.

5.2.5.2 Rewind and Unload (COOO)

The rewind and unload order causes the addressed tape unit to rewind to BOT, remove the tape from the tape path, and rewind it completely onto the file reel. If the tape on the drive is at BOT when this order is issued, only the unload sequence is initiated prior to termination of the order. The unload sequence puts the selected tape device into the off-line state and extinguishes the on-line indicator. Operator intervention is required to place the drive back in the on-line state.

5.2.5.3 Forward Space Block(s) (08NN)

This order causes the drive to space forward over the next n blocks. The order terminates when tape is positioned in the nth interblock gap. The number of blocks spaced over is a function of bits 8 through 15 of the Command Code (see subsection 5.2.5). These bits act as a counter with a range of 0 to 255_{10} . Note that a count of zero or one results in the spacing of one block.

5.2.5.4 Back Space Block(s) (04NN)

This order causes the drive to space back over the previous n blocks on tape. The order terminates when the tape is positioned in the nth previous interblock gap. The number of blocks spaced over is a function of bits 8 through 15 of the command code (see subsection 5.2.5). These bits act as a counter with a range of 0 to 255_{10} . Note that a count of zero or one results in the spacing of one block. If this order is issued when the tape is positioned at BOT, tape motion is not initiated and the order is terminated; however, the tape's position beneath the read/write head will not be the same as that following the termination of a rewind operation. In order to place the tape in the proper position beneath the heads following the termination of BOT of a reverse direction command (Back Space Block, Tape Mark), a Read Forward command followed by a Rewind command is necessary. This correction sequence needs to be implemented by software.

| *************************************** | | | • •• •• •• •• •• •• •• •• •• •• |
|---|--------------------------|------|---------------------------------|
| HONEYWELL CONFIDENTIAL | AND SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-19 | G |
| · | • | • | |

5.2.5.5 Forward Space Tape Mark (1800)

This order causes the drive to space forward over one or more blocks until a tape mark is detected. The order terminates when the tape is positioned in the interblock gap following the block containing a tape mark. If EOT is sensed while spacing, tape motion does not stop until a tape mark is detected. This can result in the drive spacing off the end of the reel if there is no tape mark after the EOT marker.

5.2.5.6 Back Space Tape Mark (1400)

This order causes the drive to space back over one or more blocks until a tape mark is detected. The order terminates when the tape is positioned in the interblock gap preceding the block containing the tape mark or when the tape is positioned at BOT. If this order is issued when the tape is positioned at BOT, tape motion is not initiated and a normal termination of the order follows; however, the tape's position beneath the read/write head will not be the same as that following the termination of a rewind operation. In order to place the tape in the proper position beneath the heads following the termination of BOT of a reverse direction command (Back Space Block, Back Space Tape Mark), a Read Forward command followed by a Rewind command is necessary. This correction sequence needs to be implemented by software.

5.2.5.7 Read Forward (09NN)

Unbuffered Mode.

This order causes the drive to read forward over the next block on tape (Configuration Word bit 7 set to one, CDC tape transport only; reference section 5.2.2). The order terminates when the tape is positioned in the next interblock gap. The format of the data transferred from tape to memory is a function of the stored configuration word (see subsection 3.1.3). In addition to reading data, integrity checks are made (see subsections 5.2.14 and 5.2.15).

The GCR-MTS also provides for the automatic retry of records when read errors occur. The retry capability is enabled when bits 8 through 15 of the command code (see subsection 5.2.5) are non-Zero. This field (bits 8 through 15) acts as a retry counter with a range of 0 to 255_{10} . Upon successful retry, Corrected Media Error (Status Word 1, bit 4) and Retry Attempted (Status Word 2, bit 9) are set in the terminating status. Retryable Media Error (Status Word 1, bit 2) is set if the retry mechanism was unsuccessful or a read error occurred and the retry counter was Zero.

Buffered Mode.

This command causes the F/C to initiate a read operation on the tape transport and the data is transferred to the device

| ***** | | | |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-20 | G |
| | | | |

data buffer. Data transfer to the GCRA is not started until the complete record is in the buffer without errors. If an error is detected, the F/C issues a back space command to the tape transport, rereads the data block and updates its read error counter. If there are no errors, or an error recovery procedure was successful, BUSY is asserted to the GCRA and a normal data transfer takes place (reference section 4.2.3.4.2). Read data recovery is performed by the F/C according to the following:

- If a data check is on the first block on the tape, rewind and reread that block up to ten times.
- If a data check is on a block other than first, space reverse and reread that block up to ten times.
- If the data check persists repeat step 3 at the high threshold.
- If the data check persists repeat step 3 at an alternate speed.

NOTE

Maximum number of retries is 40.

Anticipating that other Read Commands will be issued and to maintain streaming, the F/C initiates another Read Command to the tape transport and starts transferring data into the data buffer. This continues until the buffer is full or until a command other than read is issued by the GCRA. If a file mark is detected the status is stored and another Read Command is initiated; if two successive file marks are detected prereading is terminated. On receipt of other than "Read Command" command and there are more block records in the data buffer than were requested the F/C causes the tape to be backspaced to the end of the last record to be successfully transferred to the GCRA; the pending command is then executed.

5.2.5.8 Read Backwards (0500)

This order is not available in the GCR-MTS. The issuance of this order to the subsystem results in no data transfer, no tape motion initiated, the activation of Status Word 1, bit 11, Operation Check (see subsection 5.2.14.12) and Status Word 2, bit 11, Functionality Not Available (see subsection 5.2.15.11) followed by a normal termination.

5.2.5.9 Erase (2800)

This order causes the drive to erase tape in the forward direction producing a 3 inch gap on the tape. The device channel remains busy for the duration of the erase order and terminates normally.

| ***** | | | |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-21 | G |
| | | | |

This command can be used to "flush" the data buffer on a CDC transport to ascertain that all the data in the buffer is written on the tape before initiating another write command or terminating present transaction; the controller remains busy until the Erase command is executed after all the data from the buffer has been transferred. Using this command for this purpose reduces both the tape capacity and the average transfer rate; some applications can perform better in the unbuffered mode.

5.2.5.10 Write Tape Mark (3A00)

This order causes the addressed tape unit to move tape in the forward direction, execute an Erase, and write a tape mark identifier appropriate to the recording mode in effect at the time the command is issued. No data is transferred during the write portion of the command. The channel remains busy for the duration of the command. During the entire write operation, the read detection circuitry verifies that a complete erasure has occurred and that the tape mark written is correct. The order terminates when the tape is positioned in the gap beyond the tape mark block.

CDC drive only.

Buffered Mode.

The task is stacked and BUSY is deactivated allowing other tasks to be issued before the Tape Mark has been written on the tape medium. If two consecutive Tape Mark commands are issued the second one causes BUSY to stay activated until that second Tape Mark is written on the tape medium.

Unbuffered Mode.

BUSY stays activated until the Tape Mark is written on the tape medium.

5.2.5.11 Write (2B00)

Unbuffered Mode.

This order causes the drive to write, in the forward direction, a data block of the format specified by the configuration word (In particular, Configuration Word bit 7 set to one, CDC tape transport only; reference section 5.2.2) most recently issued to this addressed channel. Nondata characters used for synchronization and error checking are recorded on tape; the generation of all such characters is an F/C function. The block that is written on tape is checked for validity as it passes under the read head.

The order terminates when the tape is positioned in the gap beyond the data block written. An attempt to write a data block

| , | | | | |
|---|----------------------------|----------------------|------|----------|
| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| | PROPRIETARY | 60134093 | 5-22 | G |
| - | | | | |

to a drive in write-protect (see subsection 5.2.15.3) results in no data transfer, no tape motion initiated, and the activation of the Operation Check bit of Status Word 1 (see subsection 5.2.14.12).

Buffered Mode.

The first Write Command initiates a data transfer operation between the GCRA and the F/C data buffer. BUSY is activated and TREQ is generated at the selected rate (defined by the channel rate jumpers) as data is transferred to the buffer. On receipt of the Stop from the GCRA the F/C deactivates BUSY and is ready for another command. Dependent on the speed, density and ramp time, the F/C initiates the tape motion while data transfers to the buffer are still in progress for the next block. When the tape is up to speed the F/C starts transferring data from the buffer to the tape.

As long as the GCRA continues to send Write Commands and the transfer rate of data is higher than that to tape, streaming is maintained and the data buffer is eventually filled. Buffer is not considered full if there is enough space for a block of data of the size defined by the maximum-record-size jumpers. If the GCRA attempts to send a larger block than this, when there is only one block space available in the buffer, the F/C stops transferring data but continue sending TREQ to the GCRA until the Stop is received; Data Check Error (Status Word 2, bit 15) is set to indicate that the transfer was not successful. When approaching the end of tape the F/C senses this condition and degrades the data buffer operation so that when the EOT is detected there is only one block of data in the buffer. If a command other than a Write Command is issued, the F/C continues transfering from the data buffer and then executes the new command when the buffer is empty.

If a data error is detected while writing the F/C (error counter is incremented and is available to the GCRA as a sense byte) invokes the following error recovery procedure:

- If the data check is on the first block, rewind, erase and rewrite the block up to five times.
 - o If the data check is on erase, replace media.
 - If there is no data check on erase, rewrite.
 Continue to the next step if there is a date check on rewrite.
- If the data check is on a block of data other than first block, space reverse over the error block, erase and rewrite up to five times.
- If the data check persists, repeat the above step up to ten times or up to the maximum IBG permitted by ANSI standard.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-23 | G |
| | | | |

In the event that an error occurs that cannot be corrected Data Check Error is set (Status Word 2, bit 15) and the number of records still in the buffer is available in the sense status.

5.2.5.12 No Operation (0000)

This order results in no data transfer, no tape motion initiated, the normal reset of status word bits upon reception of an Output Task command, and a normal termination of the order. However, this order is NAK'ed if the channel is busy. It should be noted that any status information within the F/C is unaltered by this order.

5.2.5.13 Store Detail Status (009N)

This order provides the capability of transferring to software up to eight words of detail status. The status information is stored in the starting memory location specified by the IOLD (see subsection 5.2.1). Bits 13, 14, and 15 of the command code determine which of the eight status words are sent first; for example, if bits 13, 14, 15 are set to 010, the transfer begins with Status Word 2. If the Range (see subsection 5.2.1.2) specifies more than one word (two bytes), data transfer continues until the range is exhausted or eight status words are transferred from the F/C.

Eight detail status words are associated with the F/C. To retrieve the first status word from the controller, bits 13, 14, and 15 of the command code must be Zeros.

Normal tape operations do not require the reading of detail status since sufficient information is available in Status Words 1 and 2 (see subsections 5.2.14 and 5.2.15). Detail status information is provided primarily for diagnostic visibility.

The format for the detail status words, listed below, is presented in Table 5-6; a brief description of each detail status bit follows.

90 - F/C Status Word 0 - Dead Tracks
91 - F/C Status Word 1 - Read/Write Errors
92 - F/C Status Word 2 - Diagnostic Aids
93 - F/C Status Word 3 - Drive Sense Status
94 - F/C Status Word 4 - NRZI CRC Status
95 - F/C Status Word 5 - RFU
96 - F/C Status Word 6 - RFU
97 - F/C Status Word 7 - RFU


For further information, refer to subsection 4.2.3.1.3 and Table 4-2.

| | **** | | | |
|---|----------------------------|----------------------|------|----------|
| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| | PROPRIETARY | 60134093 | 5-24 | G |
| • | | | | |

CAUTION

Store Detail Status retrieves the state of a device after the last task. Any state changes during the status command are not indicated or retained. New status conditions are again available after initialize, another device state change or another functional task command when the Store Detail Status command is no longer active. Alternately, Detail Status can be read by input function codes listed on the next page.

Request Cycle



| FUNCTION CODE 1 1 X X X O | F/C STATUS WORD |
|--|---|
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | Dead Tracks - Word O Read/Write Errors - Word l Diagnostic Aids - Word 2 Drive Sense - Word 3 CRC Status (NRZI only)-Word 4 |

| *************************************** | | | |
|---|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-25 | G |
| ` | | | |

This instruction causes the current contents of the referenced channel's Detail Status to be transferred to the requesting channel.

During the response cycle (second-half read), the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the instruction cycle. After completion of a functional task, the contents of the Detail Status reflect the state of that device with respect to that particular task.

NOTE

If the Range is zero for the Store Detail Status task, the MPTC enters an undefined state and must be reinitialized.

| L6 BIT | WORD O | WORD 1 | WORD 2 | WORD 3 | WORD 4 |
|--|--|---|--|---|---|
| 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 | DT7 DT6 DT5 DT4 DT3 DT2 DT1 DT0 DTP RFU RFU RFU RFU RFU RFU RFU | WTM CHK UCE PART REC * MTE O END DATA CHK VEL ERR * DIAG MODE LTCH CRC ERR RFU RFU RFU RFU RFU RFU RFU | DA7 DA6 DA5 DA4 DA3 DA2 DA1 DA0 TACH * RFU RFU RFU RFU RFU RFU RFU RFU | EOT STAT BOT STAT WRT INHB FILE PROT BKWD STAT HI DEN RDY STAT ON LINE STAT WRT STAT RFU RFU RFU RFU RFU RFU RFU | CRC-F7 CRC-F6 CRC-F5 CRC-F3 CRC-F3 CRC-F2 CRC-F1 CRC-F0 CRC-FP RFU RFU RFU RFU RFU RFU RFU RFU RFU |
| 15 | RFU | RFU | RFU | RFU | RFU |

* STC drives only; MBZ for CDC drives.

Table 5-6 Formatter/Controller Detail Status Words

5.2.5.13.1 F/C Status Word 0 - Dead Tracks

Bits DTO through DTP are asserted on detection of a dead track during a read or write operation. If diagnostic mode is set (9B), this byte represents phase errors for each track on an immediately following read or write command.

| HONEYWELL CONFIDENTIAL AND PROPRIETARY | SPECIFICATION NUMBER 60134093 | PAGE 5-26 | REVISION G | | | |
|---|---|--------------|---------------|--|--|--|
| 5.2.5.13.2 F/C Status Word 1 - | Read/Write Errors | | | | | |
| WTM CHK - Write Tape Mark C | heck: | | | | | |
| The F/C was unable to w | vrite a correct tape mark. | | | | | |
| UCE - Uncorrectable Error: | | | | | | |
| DATACHK is also asserte | This error may occur during PE or GCR read/write commands. DATACHK is also asserted. UCE is also asserted during write operation to indicate excess slew. | | | | | |
| * PART REC - Partial Record | 1: | | | | | |
| An IBG (interblock gap) read. DATACHK is also | is detected before end- set. | of-data | is | | | |
| MTE - Multiple Track Error: | | | | | | |
| | ect an error. It may occu ands. DATACHK may also be | | g PE | | | |
| END DATACHK - End Data Chec | 2 k : | | | | | |
| detected or that the pr | end-of-data characters w reamble/postamble did not luring PE or GCR read/writ | meet fo | | | | |
| * VEL ERR - Velocity Error: | | | | | | |
| • | at the MTU speed was outsi modes during write comman | | ts. TACHK | | | |
| DIAG MODE LTCH - Diagnostic | : Mode Latch: | | | | | |
| Diagnostic mode is set | in the F/C. | | | | | |
| CRC ERR - Cyclic Redundancy | y Character Error: | | | | | |
| | g read or write commands f , it indicates the loss o also asserted. | | modes | | | |
| 5.2.5.13.3 F/C Status Word 2 - | Diagnostic Aids | | | | | |
| * TACH - Digital Tachometer | c : | | | | | |
| This bit pertains to be diagnostic procedures. | oth tape speed and distanc | e used | in | | | |
| | | | | | | |

* STC drives only; MBZ for CDC drives.

*

C

£

| 1 | . And an an and an | | | |
|---|--|----------------------|------|----------|
| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| | PROPRIETARY | 60134093 | 5-27 | G |
| | · | • | • | |

REJECT CODES:

These codes refer to specific conditions of a drive. DA7 is the MSB and DAO is the LSB of the code. An * indicates that the line OP INC is also true. These codes are defined in Table 5-7.

| REJECT CODE | DESCRIPTION |
|----------------|--|
| 01 | The addressed MTU is not in ready status. |
| 02*# | The F/C has detected one of its internal microprogram words having wrong parity. |
| 03*# | The TRAK responses to TREQs were not received within 75 ms on a write type command. |
| 04*# | The F/C has detected an unimplemented word in its internal microprogram. |
| 05 | The addressed MTU is in file protect status when a write type command is attempted. |
| 06* | The addressed MTU did not go to erase status only. |
| 07\$ | Command cannot be executed as given. |
| 08*# | The addressed MTU did not go to read status. |
| 08\$ | The MTU is not responding to the formatter. |
| 09* | The MTS does not have NRZI capability and was unable to read an NRZI tape. |
| | The MTS does not have NRZI capability and was unable to read a PE or GCR ID burst during either a read operation or during a read check after writing the ID burst. |
| 0A*# | The addressed MTU did not drop write inhibit status. |
| 0 A \$ | Urecoverable write error. |
| ОВ# | The addressed MTU is not in on-line status. |

* = OP INC is also set.

\$ = Available on CDC, Keystone, tape transports only
= Not available on CDC, Keystone, tape transports

Table 5-7 Formatter/Controller Reject Codes (Sheet 1 of 3) HONEYWELL CONFIDENTIAL AND PROPRIETARY SPECIFICATION NUMBER 60134093

PAGE | REVISION 5-28 | G

| REJECT CODE | DESCRIPTION |
|----------------|---|
| 0в\$ | Unrecoverable read error. |
| 0C*# | The addressed MTU did not go to write status after a write type command was initiated. |
| 0 C\$ | Unrecoverable tape mark error. |
| 0 D ≭# | During a backward motion after writing the ID burst, BOT was not reached in the distance expected. |
| 0E ≭ # | The addressed MTU did not go to backward status. |
| 0 F * | Noise (possibly data) was detected during an erase gap command or during a write command following a read type command. |
| 11* | The addressed MTU reset ready status. |
| 12*# | When the PE or GCR ID burst just written was rechecked on a read, the ID burst was on the wrong track |
| 13 | A backward type command (except a rewind or a rewind unload command) was given but tape was already positioned at BOT. |
| 14* | The ARA burst portion of the GCR ID burst just written did not have all nine tracks active. |
| 15* | An IBG longer than 25 feet in PE or longer than 15 feet in GCR mode was detected on a read or space type command. |
| 17*# | The addressed MTU failed to reset ready status during a rewind operation. |

* = OP INC is also set.
\$ = Available on CDC, Keystone, tape transports only
= Not available on CDC, Keystone, tape transports

-

Table 5-7 Formatter/Controller Reject Codes (Sheet 2 of 3) HONEYWELL CONFIDENTIAL AND PROPRIETARY SPECIFICATION NUMBER 60134093

PAGE | REVISION 5-29 | G

| REJECT CODE | DESCRIPTION |
|----------------|--|
| 18\$ | The MTU is not in the recording density selected. |
| 14* | The addressed MTU failed to initiate tape motion. |
| 1B*# | During the read-back check of a write operation, data was detected in the IBG area. |
| 1C*# | There was no IBG detected following the ARA ID burst. |
| 1 D * # | Drive attempted to backspace over a bad record just written but was unable to detect the record. |
| 1E* | The ARA ID burst was unreadable during a GCR read or write command. |
| 1F*# | During the read-back check of a write or write tape mark command, no data was detected. |
| 1F*\$ | During the read-back check of a write no data was detected. |

* = OP INC is also set.

\$ = Available on CDC, Keystone, tape transports only

= Not available on CDC, Keystone, tape transports

Table 5-7 Formatter/Controller Reject Codes (Sheet 3 of 3)

5.2.5.13.4 F/C Status Word 3 - Drive Sense Byte

EOT STAT - End-of-Tape Status:

This line is asserted by the F/C when the loaded tape is positioned on or past the EOT marker indicating that the tape is positioned in the end of the recording area.

BOT STAT - Beginning-of-Tape Status:

This line is asserted by the F/C when the loaded tape is positioned at BOT.

WRT INH - Write Inhibit:

This line is asserted when the IBG is being created during a write operation.

| HONEY | WELL CONFIDENTI PROPRIETARY | LAL AND | SPECIFICAT 6013 | ION NUMBER 4093 | PAGE 5-30 | REVISION G |
|-------------------------------------|--|---|--|---|---|------------------------|
| FILE | PROT - File Pu | rotect: | | | | |
| | This line is as does not contai | | • | | tape ro | eel |
| * BF | WD STAT - Backw | vard Stat | us: | | | |
| | This line is as | sserted w | hen the F/C i | s in backwar | d statu | 5. |
| ні г | DEN - High Densi | Lty: | | | | |
| | This line is as series MTUs on] | | hen the F/C i | s set to GCR | mode (1 | 1950 |
| RDY | STAT - Ready St | tatus: | | | : | |
| | This line, when and is not rewi | | d, signifies | the F/C has | tape lo | aded |
| ON I | INE STAT - On-I | Line Stat | us: | | | |
| | This line, when placed on-line the MTU control | by depre | | | | |
| WRT | STAT - Write St | tatus: | | | | |
| | This line is as and erase state status is asse | us is ass | erted concurr | ently. When | write | |
| 5.2.5.13 | 8.5 F/C Status V | Nord 4 - | CRC Status | | | |
| is : | This byte conta used in certain | | | | erator | And |
| 5.2.5.14 | Loop Write To | Read (00 | 9A) | | | |
| read norr info thro the | When issued to te-to-Read command i/write data pa nal Write command ormation presen ough most of the MTU is not inve ording mode sele | and which ths, insi nd is sim ted to th e read da olved. T | n provides a m de an F/C, fo nulated and th ne write bus b ta path. The The operation | eans of chec r proper ope e F/C loops ack to the r re is no tap is performed | king th ration. the ead bus e motio in the | e A and n and |
| 5.2.5.1 | 5 Execute Diagn | ostic Com | nmand (009B) | | | |
| | For a descript | ion of th | uis command re | fer to subse | ection 5 | . 2 . 2 . |

* STC drives only; MBZ for CDC drives.

(

C

| ******************************** | | | , |
|----------------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-31 | G |
| | | | |

5.2.5.16 Drive Sense Status (009C)

Upon power up or initialization of the MPTC, the Sense Drive Status bytes (DSB00, DSB01 and DSB02) are stored in registers IC/ID and IE/IF (see below); these registers can be read by performing I/O inputs IC and IE respectively. To obtain correct Drive Sense Status at this time requires that the tape drive must be in the READY status. The DSB00 byte is also stored in the Detail Status Word 3 during MPTC power up and as part of the automatic status retrieval after each functional task.

For an alternative method for obtaining Drive Sense Status, at any time, the following sequence must be used (The assumption is made that the tape device was Ready during initialization and is ready now.):

5.2.5.16.1 STC drives only:

- Read Detail Status Word 3 for DSB00
- Input Function code #36
- o Output Drive Sense Status Task (009C) to the device.
 - Read Detail Status Word 3 for DSB01
 - Input Function Code #36
 - Output the NOP Task (0000)
- o Output Drive Sense Status Task (009C) to the device
 - Read Detail Status Word 3 for DSB02
 - Input Function Code #36
 - Output the NOP Task (0000)
- o Follow this procedure to read the Drive Sense bytes and terminate the sequence by the:
- o Output the Device Clear Task (009D)

This returns the firmware pointer to DSB00 and clears the F/C busy. If the above sequence is not adhered to, the MPTC and F/C enter an undefined state which can be cleared by Master Clear only.

Reference Table 5-8 for details of all available Drive Sense Byte information on the state of the F/C and the tape transport. STC F/C provides only the first three bytes, i.e. DSB00 through DSB02. CDC F/C provides up to 40 bytes of Detailed Status, reference section 5.2.5.16.2.

Status Word 3A

| 0 | | 7 | 8 | 15 |
|----|------|-------|-----|-----------|
| FC | = 1C | DSB00 | 1 D | D S B O 1 |

Data Bus

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|--------------|
| PROPRIETARY | 60134093 | 5-32 | G |
| | · | | <u>ن</u> ا ل |

Status Word 3B

| | 0 | | 7 | 8 | 1 | 5 |
|---------|------|-----|-------|-----|-------|---|
| ata Bus | FC = | 1 E | DSB02 | 1 F | (MBZ) | |

| DSB01 | <u>D1</u> | <u>D0</u> | MTU Mode | <u>M2</u> | <u>M1</u> | <u>M0</u> | MTU S PE/GC | | i - | |
|-------|-----------|-----------|----------|-----------|-----------|-----------|----------------|-----|--------|--|
| | 0 | 0 | RFU | 0 | 0 | 0 | 50 | ips | | |
| | 0 | 1 | RFU | 0 | 1 | 0 | 7 5 | ips | | |
| | 1 | 0 | ΡE | 1 | 0 | 0 | 125 | ips | | |
| | 1 | 1 | GCR | A11 | oth | er | states | are | RFU. | |

| DSB02 | <u>S1</u> | <u>s0</u> | MTU Switch Position | |
|-------|-----------|-----------|------------------------|--------|
| | 0 | 0 | Software | Select |
| | 0 | 1 | RFU | |
| | 1 | 0 | ΡE | |
| | 1 | 1 | GCR | |

5.2.5.16.2 CDC Drive Detailed Status.

D

- o Output Drive Sense Status Task Command (009C) to the drive then:
 - o Read Detail Status Word 3 for DSB00 & DSB01
 - Input Function Code #36
 - o Read Detail Status Word 3 for DSB02 & DSB03
 - Input Function Code #38
 - o Read Detail Status Word 3 for DSB04 & DSB05
 - Input Function Code #3A
 - o Read Detail Status Word 3 for DSB06 & DSB07
 - Input Function Code #3C
 - o Read Detail Status Word 3 for DSB08 & DSB09

Input Function Code #3E

NOTE

Input Function Code #3X inputs two bytes of Detail Status, i.e. #3X and 3(X+1).

| HONEYWEL P | L CONFI ROPRIET | | AND | SPEC | CIFICAT 60134 | | | P AGE 5 - 3 3 | REVIS G | ION |
|---------------|----------------------|--------|------------------------|-------|------------------|------|--------------------------------------|------------------|------------|-----|
| | ** ** ** ** ** ** ** | | *** *** *** *** *** ** | | | | 1964 AND AND AND AND AND AND AND AND | | | |
| 0 | Output | second | Drive | Sense | Status | Task | Command | (009C) |) to | |

| the drive to | continue | reading | sequential | Sense | Status |
|--------------|----------|---------|------------|-------|--------|
| bytes, then: | | | | | |
| | | | | | |

o Read Detail Status Word 3 for DSB10 & DSB11

- Input Function Code #36

----- etc. -----

- o Read Detail Status Word 3 for DSB18 & DSB19
 - Input Function Code #3E
- Device Clear Task (009D) command terminates the sequential Sense Status read procedure and resets the pointer to DSB00.

For additional Drive Sense Status bytes, up to a maximum of 40, repeat the sequence above: e.g. after the third output Drive Sense Status Task command is issued, DSB20 and DSB21 bytes are present in the Scratch Pad Memory location #36 and so on in groups of ten butes. To terminate the sequence at any status byte, output the Device Clear Task (009D) command.

HONEYWELL CONFIDENTIAL AND

PROPRIETARY

| - | | | | - | - | - | _ | - | - | - | - | - | - | - | - |
|---|---|-----|---|---|---|---|---|---|---|---|---|---|---|---|---|
| I | P | AG | E | | I | | R | E | V | I | S | I | 0 | N | |
|] | 5 | - 3 | 4 | | | | | | | G | | | | | |

| | | Drive Sense bits | | | | | | | | | | | |
|-------------------------------|---|-----------------------------|------------|-------------|------------|-------------|------------|-----------|------|--|--|--|--|
| Drive Sense bytes | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | P | | | | |
| D S B O O [,] | EOTS | BOTS | WNHB | PROS | BWDS | H D N S | RDYS | ONLS | WRTS | | | | |
| DSB01 | 1 | 1 | D 1 | DO | 0 | M2 | Ml | MO | | | | | |
| D S B O 2 | 0 | 0 | S 1 | so | 0 | 0 | 0 | 0 | | | | | |
| DSB03 | | Inte | erface boa | rd micro co | de revisio | on level (1 | MSB) | I <u></u> | | | | | |
| DSB04 | Interface board micro code revision level (LSB) | | | | | | | | | | | | |
| DSB05 | Machine Fault code | | | | | | | | | | | | |
| DSB06 | | Machine Sub-Fault code | | | | | | | | | | | |
| DSB07 | 0 | 0 | 0 | Ö | 0 | 0 | 0 | 0 | | | | | |
| DSB08 | Buffer enabled | Auto ERP enabled | Maximum | record size | e selected | Data tra | nsfer rate | selected | | | | | |
| DSB09 | AVC enabled | Remote Density Select | ~ ~ ~ | | | Sta | art delay | time | | | | | |

Table 5-8 Drive Sense Bytes (Sheet 1 of 4)

| HONEYWELL CONFIDENTIAL AND SPE | CIFICATION NUMBER | PAGE REVI | LSION |
|--------------------------------|-------------------|-------------|-------|
| PROPRIETARY | 60134093 | 5-35 (| 3 |

| | | | | Drive Ser | ise bits | | | |
|----------------------|---------------------------------|-------------------------------|-------------------------|-------------------------------------|-----------------------------|----------------------------|--------------------------------|--------------------|
| Drive Sense bytes | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| DSB10 | FRDPER | IDWPER | MEMLPE | MEMUPE | RDOVER | WTLATE | DCHATO | DCHBTO |
| DSB11 | OVSIZE | | | | ~ ~ ~ | | | |
| DSB12 | - | · | | Write retry | counter | 1 | I | I <u></u> |
| DSB13 | - | | | Read retry | , counter | | | |
| DSB14 | - | N u | mber of r | ecords rema | aining in | the buffer | | |
| DSB15 | Command reject | Interven- tion required | Drive type | Equipment check | Data check | 0 | Unit check | Unit exception |
| DSB16 | Reverse | Write | Edit | Write File Mark | Erase | High speed selected | Threshold | Long gap |
| DSB17 | Ready | On-line | Rewind | File Protect | Early EOT | High speed | BOT | EOT |
| DSB18 | Interface command reject | Write parity error | Read parity error | Read FIFO overflow/ underflow | Remote Density Select | Interface unit check | Formatter response check | |
| DSB19 | Illegal interface command | Device command check | Density conflict | File | Reset key | | Device not ready | Device off-line |

Table 5-8 Drive Sense Bytes (Sheet 2 of 4)

| PROPRIETARY 60134093 5-36 G | HONEYWELL CONFIDENTIAL AND PROPRIETARY | | PAGE 5-36 | REVISION G |
|-----------------------------|---|--|--------------|---------------|
|-----------------------------|---|--|--------------|---------------|

| | | | | Drive Se | nse bits | | | | | |
|----------------------|------------------------------|--------------------------------|------------------------------|----------------------------|------------------------------|------------------------------------|------------------------------|---|--|--|
| Drive Sense bytes | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | |
| DSB20 | Interface parity error | Interface response check | Read hardware check | Write hardware check | Device response check | Device hardware check | Velocity check | Device interrupt | | |
| D S B 2 1 | AGC fault | | Read data check | ID fault | | Erro | r Recovery | Code | | |
| D S B 2 2 | | | Fo | ormatter Co | ommand Code | e | | | | |
| D S B 2 3 | GCR mode | High speed mode | Adaptive velocity mode | File Mark detected | Local dia gnostic mode | Start/ Stop mode | Variable long gap mode | Variable short gap mode | | |
| DSB24 | Diagnostic fault code | | | | | | | | | |
| D S B 2 5 | | | Diag | gnostic fa | ilt sub-co | de | | | | |
| DSB26 | | | Writ | e error s | ymptom code | e | | and the state of the second second second second second | | |
| DSB27 | Write transfer check | Residual byte cnt. check | Write CRC parity error | 45 parity error | | Write AUX CRC par- ity error | | | | |
| D S B 2 8 | Residual check | Read CRC check | Read AUX CRC check | Resync check | ECC 3 check | Uncorrec- table data | No track pointer | Excessive pointers | | |
| D S B 2 9 | Noise check | Postamble error | Skew error | Read timeout | Write tape mark check | ID check | ARA burst check | ARA ID check | | |

Table 5-8 Drive Sense Bytes (Sheet 3 of 4)

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-37 | |
| | | | |

| | | • | | | | | | |
|----------------------|---------------------------------|--------------------------------|----------------------------|------------------------------|-------------------|--------------------------|------------------------------|---------------------------|
| Drive Sense bytes | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| DSB30 [.] | EC hardware check | Read buffer in parity er | Read transfer check | Read data parity error | End mark check | Dual track correct | Single track correct | TIE 4 (P) |
| D S B 3 1 | TIE 7 | TIE 6 | TIE 5 | TIE 3 | TIE 9 | TIE 1 | TIE 8 | TIE 2 |
| DSB32 | | | R | ead error s | symptom cod | ie | | |
| DSB33 | Reverse | Write | DSE | GCR | LGAP | S/S mode | | |
| DSB34 | Remote diagnos- tic inhbt | Remote diagnos- tic | LWR interface | LWR PE | L W R G C R | | Local Density Selected | GCR Density Selecte |
| D S B 3 5 | Command reject | Device fault | Diagnos- tic request | Local density change | AGC check | Reset key | Reverse in BOT | Marginal conditio |
| D S B 3 6 | Drive con | nmand code | or, if AG | C check is | set in by | te 20, fai: | ling bits | during AG |
| DSB37 | | | Ma | rginal cond | lition code | 2 | | |
| DSB38 | | | Fau | lt/test com | apletion co | ode | | |
| DSB39 | | | Sub-fau | lt/sub-test | completio | on code | | |

DSB40 - DSB55 Reserved

Table 5-8 Drive Sense Bytes (Sheet 4 of 4)

| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION | ĺ |
|---|--|----------------------|------|----------|---|
| İ | PROPRIETARY | 60134093 | 5-38 | G | Í |
| - | · | | | | • |

5.2.5.17 Device Clear (009D)

This order is used by the F/C to reset a selected transport and associated error indicators to initial conditions. Tape motion (if any) is halted. The formatter remains busy until the reset is completed. This order results in no data transfer, no tape motion initiated, the normal reset of status word bits upon reception of an Output Task command, and a normal termination of the order.

5.2.5.18 Wraparound MPTC (00A0)

The wraparound level is at the MPTC level. Functionality is as described in the following paragraphs. The direction of data transfer (read or write) is determined by the low order bit of the channel number of the most recent Output Address command.

During a Wraparound Write command, the channel reads one to eight words from memory (at the address specified in the subsystem's memory address register) and transfer them to the MPTC FIFO buffer.

When a Wraparound Read command is received (immediately following a Wraparound Write), the bytes previously loaded into the specified FIFO buffer by the previous Wraparound Write command are returned to main memory at the address specified in the subsystem's memory address register. The bytes returned during this operation are the same as the bytes supplied by software in the preceding Wraparound Write command. The range specified for the Wraparound Write must be the same as the range for the Wraparound Read or the results are unpredictable.

A range of one to eight words must be specified for these commands. If a range of zero is selected, the command is immediately terminated (without being executed and with no status indications). If a range greater than eight words is selected, the results are unpredictable. In any case, the Wraparound Write and its associated Wraparound Read must start and end from the same memory boundary (byte or word).

A Task instruction issued to any other channel during a wraparound sequence is ignored.

5.2.5.19 Wraparound GCRA (00A1)

The wraparound level is at the GCRA level. Functionality is as described in the following paragraphs. The direction of data transfer (read or write) is determined by the low order bit of the channel number of the most recent Output Address command.

During a Wraparound Write command, the channel reads 16 words from memory (at the address specified in the subsystem's memory address register) and transfer them to the GCRA FIFO buffer.

| | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-39 | G |
| | | • | |

When a Wraparound Read command is received (immediately following a Wraparound Write), the bytes previously loaded into the specified FIFO buffer by the previous Wraparound Write command are returned to main memory at the address specified in the subsystem's memory address register. The bytes returned during this operation are the same as the bytes supplied by software in the preceding Wraparound Write command. The range specified for the Wraparound Write must be the same as the range for the Wraparound Read or the results are unpredictable.


A range of 16 words must be specified for these commands. If a range of zero is selected, the command is immediately terminated (without being executed and with no status indications). If a range other than 16 words is selected, the results are unpredictable. In any case, the Wraparound Write and its associated Wraparound Read must start and end from the same memory boundary (byte or word).

A Task instruction issued to any other channel during a wraparound sequence is ignored.

5.2.5.20 Unspecified Operations

All Output Task commands issued to the MPTC-GCRA, other than those specified above, will result in unspecified operations.

5.2.6 Output Control Word



This instruction loads a control word into the referenced channel. This command is unconditionally accepted by the channel regardless of its busy status except as noted in subsection 3.1.2.

5.2.6.1 Initialize

This command causes the MPTC to reset to the same state that it enters after power up. When an Initialize command is received by the MPTC, all of its channels are initialized (regardless of which channel the command was received over).

| | ** ** ** ** ** ** ** ** ** ** ** ** ** | | | |
|---|--|----------------------|------|----------|
| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| | PROPRIETARY | 60134093 | 5-40 | G |
| - | , | | | <u>`</u> |


Operations in progress in the MPTC at the time of the initialization are abruptly terminated and all software addressable registers are initialized with the exception of the code conversion tables. These tables require a power on initialize to be affected. No information about the terminated operations is retained and no interrupts for the operations are generated. The interrupt level for all channels is set to zero (interrupts blocked).


5.2.6.2 Stop I/0

This command causes any operation currently active on the specified channel to be abruptly terminated. If a data transfer operation is in progress, it is not completed nor is any error checking done. An interrupt is generated for the operation terminated by this command as if the operation had come to a normal ending point. Status, address, and range information, present in the MPTC when this command is received, are retained.

5.2.7 Input Range

Request Cycle





This instruction causes the current contents of the referenced channel's range register to be transferred to the requesting channel.

During the response cycle (second half read), the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the instruction cycle. After the completion of a read operation, the contents of the range register reflects the status of that transfer with respect to the physical block read.


| ĺ | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION | |
|---|----------------------------|----------------------|------|----------|---|
| | PROPRIETARY | 60134093 | 5-41 | G | |
| - | · | | | · | • |

- o If the contents is a positive value greater than zero and bit 8 of Status Word 1, Unequal Length Check (see subsection 5.2.14.9) is set to a logical One, the length of the physical block is less than the range.
- o If the contents is zero and bit 8 of Status Word 1 is equal to One, the length of the physical block is greater than the original range.
- o If the contents is zero and bit 8 of Status Word 1 is equal to Zero, the length of the physical block is equal to the original range.
- 5.2.8 Input Memory Byte Address

Request Cycle

| | 0 | 7 | 8 | 17 | 18 | | | | | 23 |
|-------------|-------------|---|-------------|----|----|---|---|---|---|----|
| Address Bus | Not Used | | Dev.Channel | # | 0 | 0 | 1 | 0 | 0 | 0 |
| | 0 | 9 | 10 | 15 | | | | | | |
| Data Bus | CPU Channel | # | | | | | | | | |
| | | | | | • | | | | | |

Response Cycle



This instruction causes the current contents of the referenced channel's memory byte address to be transferred to the requesting channel.

During the response cycle (second half read), the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the request cycle. The data bus contains the low order 16 bits of the memory byte address currently stored for the specified channel in the MPTC. Note that if a Write command ended at a byte boundary (high order 8 bits of word), the memory address reflects the next word (not the low order 8 bits of the previous word).

| | | | · · · · · · · · · · · · · · · · · · · |
|----------------------------|----------------------|------|---------------------------------------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-42 | G |
| | | • | |

5.2.9 Input Module Address/QLTI Results

Request Cycle

| | 0 | 7 | 8 | 17 | 18 | | | | | 23 |
|-------------|-------------|---|-------------|----|----|---|---|---|---|----|
| Address Bus | Not Used | | Dev.Channel | # | 0 | 0 | 1 | 0 | 1 | 0 |
| Data Bus | 0 | 9 | 10 | 15 | | | | | | |
| | CPU Channel | # | | | | | | | | |
| | | | | | • | | | | | |

Response Cycle

Address Bus

Data Bus


| 0 | 7 8 | 17 | 18 23 |
|-----------------|------------------------|---------|-------|
| Not Us | ed CPU Cha | .nnel # | |
| 0 | 7 8 | 15 | 1 |
| QLT Ref.Sec. | I Memory 8.3.3 Addr | | |

This instruction causes the current contents of the referenced channel's memory module address and QLTI register to be transferred to the requesting channel.

During the response cycle (second half read), the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the request cycle. The data bus contains the high order 8 bits of the memory word address currently stored for the specified channel in the MPTC. This command is used for diagnostic purposes only. For the QLTI explanation, refer to subsection 8.3.3, Maintainability Features.


5.2.10 Input Configuration Word A

Request Cycle



| , | | | |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-43 | G |
| | | | |

Response Cycle



This instruction causes the current contents of the referenced channel's configuration word A register to be transferred to the requesting channel.

During the response cycle (second half read), the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the instruction cycle.

5.2.11 Input Configuration Word B (Used by the STC drive T&V only)

78

Request Cycle

Address Bus

| Not | Used | | Dev.Channel | # | 0 | 1 | 0 | 0 | 1 | 0 | |
|-----|------|---|-------------|----|---|---|---|---|---|---|--|
| | | 9 | 10 | 15 | | | | | | | |

Data Bus

Response Cycle

0

Μ

CPU Channel #

MUX

| | 0 | 0 7 8 | | | | | 1 | <u>7 18</u> | 8 23 | | | | |
|-------------|---|-------|----|----|---|-----|-------|-------------|------|----|--------|---------|---|
| Address Bus | | Not | Us | ed | | CPU | J Cha | anne | 1 # | _ | | | |
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 15 | | | |
| | M | | | 1 | В | R | F | M | T | | Config | uration | n |

F

A T С

R

М

2

RFU

Data Bus

Configuration Word B

18

17

23

This instruction causes the current contents of the referenced channel's configuration word B register to be transferred to the requesting channel.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-44 | G |
| · | | | |


During the response cycle (second half read), the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the instruction cycle.

The bit significance is defined below. This command is intended for STC drive diagnostic and maintenance purposes.

- o Bits 0-3&7 R, Reserved for use in Output Configuration Word B (see subsection 5.2.3).
- o Bit 4, BAI Bus Address Inhibit; Used for processing data in diagnostic mode only.
- o Bit 5, RFC Reset Formatter/Controller; Diagnostic mode only.
- o Bit 6, FCR Formatter/Controller Ready; Indicates that it is ready for the next command.
- o Bits 8-15 RFU, Reserved for future use.

5.2.12 Input Interrupt Control

Request Cycle



CPU Channel #

| Address Bus | Not Used |
|-------------|----------|
| | |

| | 0 | | 9 | 10 | | 15 |
|----------|-----|---------|---|----|-------|----|
| Data Bus | CPU | Channel | # | | Level | |

This instruction causes the channel's interrupt level to be transferred to the requesting channel. The level value is placed on data bus bits 10 through 15 (see above) with bit 15 as the least significant bit. This quantity is the value previously received in an Output Interrupt Control instruction or a default value of 00. The default value is the interrupt

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-45 | G |
| | | • | |

level assumed by the channel when initialized. Note that the channel number returned in bits 0 through 9 of the data bus may be different than the channel number of the CPU executing this instruction if more than one CPU is attached to the Megabus.

During the response cycle (second half read), the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the request cycle.

5.2.13 Input Identification Code


Request Cycle

Address Bus

| | 7 | 8 | 17 | 18 | | | | | 23 |
|----------|---|-------------|----|----|---|---|---|---|----|
| Not Used | | Dev.Channel | # | 1 | 0 | 0 | 1 | 1 | 0 |

| | 0 | | 9 | 10 | 15 |
|----------|-----|---------|---|----|----|
| Data Bus | CPU | Channel | # | | |

Response Cycle



| | 0 | | | | | | | |] | . 5 | |
|----------|-----|----------|-----|----|----|-------|---|---|---|-----|--|
| Data Bus | Ide | entifica | tic | on | Co | o d e | 2 | | | | |
| | 2 | 0 | W | W | Х | Y | Y | Y | Z | Z | |

This instruction causes the referenced channel to transfer its identification code to the requesting channel. The codes for each type of tape controller attached to the MPTC are:

During the response cycle (second half read), the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the request cycle.

| o Bits | $0-7 = 20_{16}$ | 6 - | Identifies MPTC-GCRA tape subsystem |
|--------|-----------------|----------------------------|---|
| o Bits | 8-9 = | ww - | Identifies controller type attached to MPTC: |
| | | 00 - R 01 - F 10 - R | /C (GCR/PE drives) |

11 - RFU

| HONEYWELL COM PROPR | NFIDENTIAL LETARY | AND SPECIFICATION NUMBER PAGE REVISI 60134093 5-46 G |
|------------------------|----------------------|--|
| o Bit | 10 = | X - Number of transverse tracks |
| | | 0 - 9 tracks 1 - 7 tracks |
| o Bit: | s 11-13 = | YYY - Identifies tape densities which the channel can accommodate: |
| | | 100 - 6250 CPI (GCR) 010 - 1600 CPI (PE) 001 - 800 CPI (NRZI, not implemented) |
| o Bits | 3 14-15 = | ZZ - Tape Speeds: |
| | | 00 - 25 ips 01 - 50 ips 10 - 75 ips 11 - 125 ips |

| Code (Hex.) | Mode l |
|------------------------------|--|
| 2058 2059 205A 205B | 25 ips PE/GCR - RFU 50 ips " - RFU 75 ips " - CDC 125 ips " - STC |
| 205F | Unloaded device |

5.2.14 Input Task Word

Request Cycle

| | | 0 | 7 | 8 | 17 | 18 | | | | | 23 |
|-------------|-------------|----------|---|-------------|----|----|---|---|---|---|----|
| Address Bus | ; | Not Used | | Dev.Channel | # | 0 | 0 | 0 | 1 | 1 | 0 |
| | | 0 | 9 | 10 | 15 | | | | | | |
| Data Bus | CPU Channel | # | | | | | | | | | |
| | | | | | | • | | | | | |

7 8

17 18

CPU Channel #

23

Response Cycle

0

Not Used

Address Bus

HONEYWELL CONFIDENTIAL AND PROPRIETARY

0

SPECIFICATION NUMBER 60134093

15

PAGE | REVISION 5-47 | G

Data Bus

| Task | Word |
|------|------|
| | |

This instruction causes the task word of the referenced channel to be transferred to the requesting channel. The task word transferred contains the code for the last operation executed by the channel (unless an initialize has occurred).

During the response cycle (second half read) the MPTC returns in bits 8 through 23 of the address bus the same data that was received in bits 0 through 15 of the data bus during the request cycle.

5.2.15 Input Status Word 1


This instruction causes the referenced channel's Status Word 1 to be transferred to the requesting CPU channel.

During the response cycle (second half read), the MPTC returns, in bits 8 through 23 of the address bus, the same data that was received in bits 0 through 15 of the data bus during the request cycle.

Request Cycle

| | 0 | 7 | 8 | 17 | 18 | | | | | 23 |
|-------------|-------------|---|-------------|----|----|---|---|---|---|----|
| Address Bus | Not Used | | Dev.Channel | # | 0 | 1 | 1 | 0 | 0 | 0 |
| | 0 | 9 | 10 | 15 | | | | | - | |
| Data Bus | CPU Channel | # | | | | | | | | |

Response Cycle



| *********** | | | | | | | | |
|----------------------------|----------------------|------|----------|--|--|--|--|--|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION | | | | | |
| PROPRIETARY | 60134093 | 5-48 | G | | | | | |
| · | | | | | | | | |

| Data Bu | s b: | it . | ass | L g n i | ment | : : |
|---------|------|------|-----|---------|------|-----|
|---------|------|------|-----|---------|------|-----|

| <u>Data Bit</u> | | Description |
|-----------------|------|----------------------------|
| 0 | | Device Ready |
| 1 | | Attention |
| 2 | | Retryable Media Error |
| 3 | | Subsystem Fault |
| . 4 | | Corrected Media Error |
| 5 | | Tape Mark Detected |
| 6 | | Beginning Of Tape |
| 7 | | End Of Tape |
| 8 | | Unequal Length Check |
| 9 | | Nonretryable Error |
| 10 | **** | RFU-MBZ |
| 11 | | Operation Check |
| 12 | | Corrected Memory Error |
| 13 | | Nonexistent Resource Error |
| 14 | | Bus Parity Error |
| 15 | | Uncorrected Memory Error |
| | | |

5.2.15.1 Device Ready (Bit 0)

This bit indicates that the device is on line with the medium loaded, is not rewinding, and that no further manual intervention is required to place it under program control. This bit is zero if either Status Word 2, bit 0 is a zero or Status Word 2, bit 1 is a one. Note that a change of state of this bit causes the attention bit (bit 1) to be set resulting in an interrupt (if the interrupt level is not zero).

r

5.2.15.2 Attention (Bit 1)

This bit indicates that an event has occurred at the device which requires software action. This event, moreover, is not related to the current task but, rather, is unsolicited. This bit is set whenever the device changes its ready condition as a result of a nonsoftware initiated command; that is, entering or leaving the on line state, rewinding state, or media loaded state. Attention status may occur following a software initiated Stop I/O or Initialize command if the device is performing a Rewind or Rewind and Unload instruction.

Whenever the attention bit is set, an interrupt is attempted (if the interrupt level is not zero). If a previously initiated operation is in progress when a device state change is sensed, the resultant interrupt (with the attention bit set) serves as notification of both the end of the operation and the device state change.

This bit is reset by the Initialize (see subsection 5.2.6.1) or the Input Status Word 1 command.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-49 | G |
| · | | • | ' |

5.2.15.3 Retryable Media Error (Bit 2)

This bit indicates that a data error has occurred and is set whenever Status Word 2, bits 4, 5, 6 (conditional), or 7 are active.

This bit is reset by the Initialize or an Output Task Word command.

5.2.15.4 Subsystem Fault (Bit 3)

This bit indicates that the MPTC-GCRA has detected a controller type fault (F/C or MTU) which cannot be associated with a particular tape drive. Software treats this error as if the entire subsystem [that is, F/C and its attached tape drive(s)] is down and requires maintenance action. The cause of this fault is indicated in Status Word 2, bits 12, 13, and 14.

This bit is reset by the Initialize or an Output Task Word command.

5.2.15.5 Corrected Media Error (Bit 4)

This bit indicates that an error condition was detected on the media; however, the data read is not lost. For this subsystem, the detected condition indicates that a single track error has been corrected during a PE operation, or that single or double track error correction has taken place during a GCR operation. This bit is also set when a read retry by the MPTC-GCRA was successful.

This bit is reset by the Initialize or an Output Task Word command.

5.2.15.6 Tape Mark (Bit 5)

This bit indicates that a Tape Mark has been detected during the execution of a Write Tape Mark (In buffered CDC drive the Tape Mark command has been stacked; in unbuffered CDC and STC drives Tape Mark status has been sensed by the Read Head from the tape medium), Forward Space Tape Mark or a Back Space Tape Mark order. This status bit is also active if the block encountered during execution of a forward, a backspace or a read block instruction is a tape mark.

This bit is reset by the Initialize or an Output Task Word command.

5.2.15.7 Beginning-of-Tape, BOT (Bit 6)

This bit indicates that the BOT marker is positioned at the BOT sensor. A backspace or rewind order issued to a device with its tape at BOT results in no tape motion initiated and a normal termination of the order.

| 1 | | 00101030 | | , and the second s |
|---|----------------------------|----------------------|------|--|
| - | PROPRIETARY | 60134093 | 5-50 | G |
| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| , | | | | |

5.2.15.8 End-of-Tape, EOT (Bit 7)

This bit indicates that the EOT marker is positioned at or has passed beyond the EOT sensor. This status bit remains active until the EOT marker passes back over the sensor as the result of a tape backward motion command (for example, backspace or rewind). The state of this status bit has no effect on forward motion commands.

5.2.15.9 Unequal Length Check (Bit 8)

This bit indicates that for the previous read operation, the physical block was either greater or less than the value in the range register at the beginning of the read operation. If this bit is one and there is a residue in the range register, a short block was transferred. If this bit is a one and the range register content is zero, a long block was transferred.

This bit is reset by the Initialize or an Output Task Word command.

5.2.15.10 Nonretryable Error (Bit 9)

This bit indicates that the position of tape under the read/write and erase heads is unknown. This bit is set when:

- o A write order RAW failure occurs; that is, the detection of magnetic transitions on tape before the start or following the completion of a recorded data block, the failure to detect magnetic transitions in the area where a data block is being written, or the failure to detect a GCR or PE density identification area on tape when writing a GCR or a PE tape, respectively (Status Word 2, bit 8 is set).
- o An erase order RAW failure occurs; that is, the detection of magnetic transitions in the area on tape being erased.
- o During a read order, a split block is detected (a split block is a data block in which its beginning and end positions cannot be guaranteed because of a detected unrecorded area within the block).

This status bit also becomes active when Status Word 2, bit 15 (Data Check Error) is set.

This bit is reset by the Initialize or an Output Task Word command except by Sense Drive Status, NOP or Store Detail Status Tasks.

5.2.15.11 RFU-MBZ (Bit 10)

This bit is reserved for future use and must be zero.

| | | | , | | | | | |
|----------------------------|----------------------|------|----------|--|--|--|--|--|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION | | | | | |
| PROPRIETARY | 60134093 | 5-51 | G | | | | | |
| · / | | | | | | | | |

5.2.15.12 Operation Check (Bit 11)

This bit indicates that:

- o A write type order (write, write tape mark, erase) was issued to a tape drive in the write protect state (see Status Word 2, bit 2).
- o Upon acceptance of an output task word data transfer command, the direction of data transfer is not the same as that specified by the direction bit of the channel number issued by the previous Output Address command.
- o Upon acceptance of an output task word data transfer command, the content of the range register is Zero (write only or range is less than 18 on write if ANSI override is present).
- o A command was issued to a channel on which the device is in the off line or not ready state.

This bit is reset by the Initialize or an Output Task Word' command.

5.2.15.13 Corrected Memory Error (Bit 12)

This bit indicates that during execution of the previous operation, main memory detected and corrected a memory read error. The data delivered to the MPTC-GCRA was assumed to be correct.

This bit is reset by the Initialize or an Output Task Word command.

5.2.15.14 Nonexistent Resource Error (Bit 13)

This bit is set whenever the MPTC-GCRA attempts a write or a read request bus cycle and receives a NAK response. Occurrence of this condition does not cause a termination of the operation in progress; however, it may result in bad data being written on the medium.

This bit is reset by the Initialize, an Input Status Word 1, or an Output Task Word command.

5.2.15.15 Bus Parity Error (Bit 14)

This bit is set whenever the MPTC-GCRA detects a parity error on either byte of the data bus during any output bus cycle (that is, odd function code), during a second half memory read cycle, or when a parity error is detected in bits 0 through 7 of the address bus during an Output Address command. Occurrence of this condition does not cause a termination of the operation in process; however, it may result in bad data being written on the medium.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 5-52 | G |
| ^ | | | |

This bit also indicates that the bidirectional data bus has detected an even parity data byte during a TREQ/TRAK (reference subsection 4.2.3.2.4 and 4.2.3.1.2, respectively) data transfer. On write operations, assertion of this line indicates that the data written on tape is incorrect; on read operations, assertion of this line indicates either an uncorrectable read error or an internal malfunction of the tape read data processing subsystem.

This bit is reset by the Initialize or an, error free, Input Status Word 1 command.

5.2.15.16 Noncorrectable Memory Error (Bit 15)

This bit indicates that during execution of the previous operation, the main memory detected a memory read error which the EDAC algorithm could not correct. The data that was delivered to the MPTC-GCRA was incorrect. Occurrence of this condition does not cause a termination of the operation in progress; however, it may result in bad data being written on the medium.

This bit is reset by the Initialize or an Output Task Word command.

5.2.16 Input Status Word 2

This instruction causes the referenced channel's Status Word 2 to be transferred to the requesting channel.

During the response cycle (second half read), the MPTC returns in bits 8 through 23 of the address bus the same data received in bits 0 through 15 of the data bus during the instruction cycle. Bits 0 through 7 of the address bus and the parity bit associated with these bits are the same data as received during the instruction cycle.

Request Cycle

| | 0 | 7 | 8 | 17 | 18 | | | | | 23 |
|-------------|----------|---|-------------|----|----|---|---|---|---|----|
| Address Bus | Not Used | | Dev.Channel | # | 0 | 1 | 1 | 0 | 1 | 0 |
| | 0 | 0 | 10 | 15 | | | | | | |

| 0 | | 9 | 10 | 1 |
|-----|-----------|---|----|---|
| CPI | U Channel | # | | |

Response Cycle


Address Bus

Data Bus

| - | 7 | 8 | | 17 | 18 | 23 |
|----------|---|-----|---------|----|----|----|
| Not Used | | CPU | Channel | # | | |

| HONEYWELL | CONFIDENTIAL | AND | SF |
|-----------|--------------|-----|----|
| PRC | PRIETARY | | |

SPECIFICATION NUMBER 60134093 PAGE | REVISION 5-53 | G



Data Bus bit assignments:

Data Bit

Description

| 0 1 2 3 | On line Rewinding File In Protect Density Select - HDNS |
|------------------|--|
| 4 5 | Data Service Rate Error Uncorrectable Character Error |
| 6 | Single Channel Error (PE)/GCR, PE, CRC |
| 7 | Multiple Channel Error PE/GCR |
| 8 | ID Burst Area Error |
| 9 | Retry Attempted |
| 10 | RFU-MBZ |
| 11 | Functionality Not Available |
| 12 | Reject (F/C) |
| 13 | ROM Parity Error |
| 14 | CLI Parity Error |
| 15 | Data Check Error |

5.2.16.1 On Line (Bit 0)

This bit indicates that the device is on line to the subsystem. The device can be put into an on line or off line condition via the on line/off line switch on the transport. The transport can also be put into off line status via the Rewind and Unload instruction.

5.2.16.2 Rewinding (Bit 1)

This bit indicates that the device is processing a rewind operation, either via a command issued by the subsystem or by the rewind switch on the transport. This bit is not visible to software when rewinding has been initiated by a command because I/O commands issued to a busy channel are NAK ed.

5.2.16.3 File in Protect (Bit 2)

This bit indicates that the device is in write protect; that is, the write permit ring is not in position on the mounted file reel.

| ************************* | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-54 | G |
| ^ | | | |

5.2.16.4 Density Select (Bit 3)

HDNS 0 PE - 1600 bpi 1 GCR - 6250 bpi

5.2.16.5 Data Service Rate Error (Bit 4)

This bit indicates that during a read or write operation, data transfer between main memory and the F/C via the MPTC-F/Cdid not maintain the rate in demand. Either data was lost on input because of failure to keep up with the F/C demands, or data was unavailable on output when required by the F/C. The detection of this error condition does not affect the execution of the operation in progress.

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.6 Uncorrected Character Error (Bit 5)

This bit indicates that during a read or write operation, either a Vertical Redundancy Check (VRC) error and/or a dropped character error was detected. VRC Error (PE, GCR); one or more data characters were detected with incorrect vertical parity. Data character parity is odd unless bit 3 in the stored configuration word is set (see subsection 5.2.2). Retryable Media Error (Status Word 1, bit 2) is also set with this type of error.

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.7 Single Channel (PE)/CRC (GCR) Error (Bit 6)

This bit indicates that during a write operation for PE, a single channel error was detected. During read operations, single channel errors are corrected by the F/C and also set Status Word 1, bit 4. During write operations, single channel errors set bit 2 of Status Word 1 (Retryable Media Error). The detection of a single channel error does not prevent the detection of a multiple channel error in the block.

This bit indicates that during a read or write operation for GCR, the media CRC (Cyclic Redundancy Check) character failed to compare with the reconstructed value. It also causes the setting of Status Word 1, bit 2.

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.8 Multiple Channel (GCR/PE) Error (Bit 7)

This bit indicates that a multitrack error has occurred during a PE or GCR operation which was not correctable by the

| | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-55 | G |
| | | | |

F/C internally. Detection of these error conditions also sets Status Word 1, bit 2.

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.9 ID Burst Area Error (Bit 8)

This bit indicates that during a read or write (RAW) operation, an error was detected in the ID burst area; that is, the ID burst cannot be read or an incompatibility exists in the ID burst area (for example, PE burst when attempting to read in GCR mode). Nonretryable Error (Status Word 1, bit 9) is also set when this error occurs.

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.10 Retry Attempted (Bit 9)

This bit is set whenever the MPTC-GCRA attempts a read retry (see subsection 5.2.5.7), regardless of whether or not the retry was successful.

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.11 Functionality Not Available (Bit 11)

This bit indicates that for the Output Task Word, Read Backwards command, is not available, or that an attempt is made to utilize a feature which is not available. The order terminates without tape motion.

This bit is reset by the Initialize or an Output Task Word Command.

5.2.16.12 Reject (F/C) (Bit 12)

This bit indicates that the F/C has responded to a command sequence from the MPDC-GCRA with the Reject signal at the incorrect time. This indicates a serious error in the F/C and also causes the setting of Subsystem Fault (Status Word 1, bit 3).

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.13 ROM Parity Error (F/C) (Bit 13)

When set, this bit indicates that the control memory portion of the F/C detected a word having incorrect parity. This line points out a serious hardware malfunction which should be repaired before attempting to use the F/C again. Subsystem Fault (Status Word 1, bit 3) is also set when this error occurs.

| | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 5-56 | G |
| | | | |

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.14 CLI Parity Error (Bit 14)

This bit indicates that a parity error has been detected on the CLI interface (GCRA-F/C). Occurrence of this condition does not cause a termination of the operation in process; however, it may result in bad data being written on the medium. Subsystem Fault (Status Word 1, bit 3) is also set as a result of this error.

This bit is reset by the Initialize or an Output Task Word command.

5.2.16.15 Data Check Error (Bit 15)

This line is asserted by the F/C when any of the following error conditions occur. Subsection 5.2.5.13.4 (F/C Status Word 3) describes the following errors:

o CRC Error

o Write Tape Mark Check

o Uncorrectable Error

o * Partial Record

o Multiple Track Error (During a GCR read operation, three or more tracks must be in error to set data check.)


o End Data Check

o * Velocity Error

- BOT Reached (This error indicates that a backward command was initiated with tape positioned off BOT and BOT was reached before the end of the command. ID burst and BOT are also set.)
- Overrun (During read/write operations, the GCRA is not able to accept/select data fast enough.)

5.2.17 Input Firmware Revision

Request Cycle



STC drives only.

HONEYWELL CONFIDENTIAL AND PROPRIETARY

SPECIFICATION NUMBER 60134093

| PAGE | REVISION |
|------|----------|
| 5-57 | G |

| 7 G |
|-----|
|-----|

| | 0 | 9 | 10 | 15 |
|----------|-------------|---|----|----|
| Data Bus | CPU Channel | # | | |

Response Cycle

| | 0 | 7 | 8 | 17 | 18 | 23 |
|-------------|----------|---|-------------|----|----|----|
| Address Bus | Not Used | | CPU Channel | # | | |

| | 0 | 7 | 8 | 15 |
|----------|-------------------|------|-------------------|------|
| Data Bus | Firmware Level | Rev. | Hardware Level | Rev. |

The firmware revision level is represented by a hex number; for example, 23.

The hardware revision level is represented by a hex number; for example, 3.

5.2.18 Read/Write MPTC Registers

The MPTC maintains 32 registers (16 bits per register) for each device. The address of each of the various registers in the MPTC is a combination of 2 bits of the channel number and the high order 5 bits of the function code used to write into or read from a particular register (see Figure 5-6). For example, configuration word A for MPTC device 2 is MPTC register 48 (hex).

Function Codes:

Configuration Word A = 01000X (X = Read/Write bit) 0

Device Number = 010Z (Z = Direction bit) 0

Register Number = $0100 \ 1000 = 48$ (hex). 0

Complete software visibility to the MPTC registers is provided for diagnostic purposes. An output bus sequence addressed to one of the devices causes the information on the data bus (16 bits) to be loaded into the device specific register specified by the device port number and the high order 5 bits of the function code.

The Output Address command is a special case. When an Output Address command is executed (on part 0, for example) MPTC register 08 (hex) is loaded with the low order 16 bits of the address. The high order 8 bits of MPTC register OB are loaded with the high order 8 bits of the address.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|-------------------------|----------|
| PROPRIETARY | 60134093 | 5-58 | G |
| | | • • • • • • • • • • • • | / |

Any input bus sequence addressed to a device causes the register specified by the port number and the high order 5 bits of the function code to be returned to the register via the data bus (during the second half read cycle). A detailed register map for each device type is available in the MPTC/GCRA manuals.

| | <address bus="" during="" or="" read="" sequence="" write=""></address> | | | | | | | | | | | | |
|---|---|---------|-------|---|-------------------|----|------|-----|----------------------|-----|----|---------------|----|
| | <> Channel Number> | | | | | | | | | | | | |
| | Port Number <> | | | | | | | | | | | | |
| | 0 7 | 8 | | | 15 | 16 | 17 | 18 | | · | 1 | | 23 |
| | Not Used | | | | | | Z | | | | | | X |
| | Dogiator Add | | Pita) | | /// /// /// | | (77) | 111 | //// //// //// | | | | |
| 1 | Register Add | ress (/ | BICSJ | > | | 0. | > | 127 | / J | syt | es | | |

Figure 5-6 MPTC Device Specific Registers and Addressing

| | HONEYWELL CONFIDENTIAL AND PROPRIETARY | SPECIFICATION NUMBER 60134093 | PAGE 6-1 | REVISION |
|--|---|----------------------------------|-------------|----------|
|--|---|----------------------------------|-------------|----------|

6. PHYSICAL AND LOGICAL STRUCTURE

6.1 Physical Structure

The GCR Magnetic Tape Subsystem consists of the MPTC (MPDC plus GCR tape firmware) M-board, the Group Coded Recording Adapter (GCRA), a 3/4-size D-board, and a 1/4-size ROS memory D-board. Also included are the OVP formatter/controller (STC only) for GCR/PE formatted tapes and up to four tape devices (F/C is included with each CDC drive).

- 6.1.1 Physical Specifications; MPTC
- 6.1.1.1 Mechanical
 - o Dimensions: 15 in. wide by 16 in. long by .062 in. thick M-board
 - o Weight: Approximately 28 oz
 - o Cabling: None
 - o Cooling: Forced unfiltered air at 125°F maximum temperature ambient at 110 CFM

6.1.1.2 Environment

- Per HIS Standard BO1.08 Class 3 (contamination requirements are waived)
- o Meet all U.L. requirements.

6.1.1.3 Electrical

- o Primary Power BO1.08, Groups I, II, III
- Power module to share a common chassis with the printed circuit boards
- o NML Power Specification (60131103).

| HONE | YWELL CONFID PROPRIETA | 1 | SPECIFICATION NUMBER 60134093 | PAGE 6-2 | REVISION G |
|---------|----------------------------|-----------------------------|---|-------------|---------------|
| 5.1.2 | Physical Sp ROS Daughte | | Group Coded Recording | Adapter | (GCRA and |
| 5.1.2.1 | Mechanical | | | | |
| 0 | Dimensions: | | 33 cm) wide by l2 in. (ong by 0.062 in. (0.157 | | |
| 0 | Weight: | Approximatel | y 16 oz (0.454 kg) | | |
| 0 | Cabling: | and D-boards D-board and | connectors to connect b . Three signal cables the OVP formatter/contr stance of 30 feet. | between | the |
| ο | Cooling: | | ltered air at 125°F (51 erature at 110 CFM (51. | | |
| .1.2.2 | Environment | | | | |
| Sam | e as 6.1.1.2 | • | | | |
| 5.1.2.3 | Electrical | | | | |
| Sam | e as 6.1.1.3 | 3 | | | |
| 5.1.3 | Physical Sp devices onl | | OVP Formatter/Controll | er (for | STC |
| 5.1.3.1 | Mechanical | | | | |
| 0 | Dimensions: | | pth (without cover) pth (with cover) | | |
| о | Weight: | 75 lb | | | |
| ο | Cabling: | | ive is connected to the les having a maximum le | | |
| | Cooling: | | ooling to satisfy opera requirements. | tional | |
| 0 | | cemperature | requirements. | | |

| Operational Temperature: Storage Temperature: | 50°F to 100°F -31°F to 149°F |
|--|---|
| Operating Humidity: Storage Humidity: | 10% to 90% RH (noncondensing) 5% to 89% RH (noncondensing) |

C

| | WELL CONFIDE PROPRIETAR | | SPECI | FICATION N 60134093 | UMBER | PAGE 6-3 | REVISIO G |
|---------|--|-------------------------------------|-----------|-------------------------|---------|----------------------|--------------|
| 0 0 | Operating Te Storage Temp | | | | | | |
| ο | Meet all UL | requirement | :s. | | | | |
| 6.1.3.3 | Electrical | | | | | | |
| о | Adequate sto | rage unit p | protectio | on to be pr | ovided | | |
| 0 | Primary AC p | ower: 120 <u>+</u> 0.5 | |)%, -15%), | single | phase, | 60 Hz |
| | | 220 <u>+</u> 0. | |)%, -15%), | single | phase, | 50 Hz |
| | | 240 <u>+</u> 0.1 | | S, -15%), s | ingle p | phase, 5 | 0 Hz |
| 6.1.4 | Physical Spe (Used with t | | | CR/PE 1/2-1 | nch ST(| C Tape D | rive |
| 6.1.4.1 | Mechanical | | | | | | |
| 0 | Dimensions: | 19.00 in. 20.00 in. 24.50 in. | depth | | | | |
| о | Weight: | 170 lb (w | ithout ra | ack or cabl | .es) | | |
| 0 | Cabling: | Two signa F/C | l cables | connect th | ie tape | drive t | o the ST |
| 0 | Cooling: | Forced ai temperatu | - | g to satisi cements. | y oper | ational | |
| 6.1.4.2 | Environment | | | | | | |
| | The tape dev remes without .10). | | | | | | |
| 0 0 | Operational Storage Temp | | e: | 50°F to 1 -31°F to 1 | | | |
| 0 0 | Operating Hu Storage Humi | | | 10% to 90 5% to 89 | | nonconde nonconde | |
| 0 0 | Operating Te Storage Temp | | | : 19.8°F pe 77°F per | | | |
| | | | | | | | |

ſ

C

PAGE HONEYWELL CONFIDENTIAL AND REVISION SPECIFICATION NUMBER PROPRIETARY 60134093 6-4 G 120 Vac (+10%, -15%), single phase, 60 Hz Primary AC power: ο ±0.5. 220 Vac (+10%, -15%), single phase, 50 Hz ±0.5. 240 Vac (+6%, -15%), single phase, 50 Hz $\pm 0.5.$ There is isolation of dc ground and frame ground in the tape drive. The two grounds are brought out to the I/Oconnector separately for external connection at a system level tie point. Physical Specifications; GCR/PE 1/2-Inch CDC Streaming Tape Unit 6.1.5 (STU); Buffered Keystone Model 92185-04. 6.1.5.1 Mechanical Dimensions: 19.00 in. width 0 15.20 in. depth 24.00 in. height 110 lb (without rack or cables) ο Weight: Cabling: Two signal cables connect the tape drive to the GCRA 0 and/or to the next drive in a daisy chain connection for a maximum length not to exceed 30 feet. Forced air cooling to satisfy operational 0 Cooling: temperature requirements. 6.1.5.2 Environment The tape device shall withstand the following environmental extremes without adverse affects (reference HIS Standards BO1.08 and B01.10). Operational Temperature: 50°F to 100°F 0 -31°F to 149°F Storage Temperature: 0 10% to 90% RH (noncondensing) 0 Operating Humidity: Storage Humidity: 5% to 89% RH (noncondensing) 0 Operating Temperature Gradient: 19.8°F per hour ο 77°F per hour Storage Temperature Gradient: ο < 8200 Feet. Operating Altitude: 0 6.1.5.3 Electrical

o Adequate storage unit protection be provided

o Primary AC power: 100 Vac (+10%, -15%), single phase, 50/60 Hz ± 0.5 .

| | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 6-5 | G |
| | | | |

120 Vac (+10%, -15%), single phase, 60 Hz ± 0.5 .

Maximum Inrush Current:9.0 Amps peak for 150 ms.Maximum Operating Current:4.2 Amps RMSAverage Input Current:3.2 Amps RMS @ 75 ips streaming

220 Vac (+10%, -15%), single phase, 50 Hz ± 0.5 .

240 Vac (+6%, -15%), single phase, 50 Hz ± 0.5 .

Step (or slop) changes of $\pm 15\%$ of nominal must not exist for more than 0.1 second and occurring no more frequently than once every 10 seconds.

Partial or complete interruption of power for one cycle maximum, occurring no more frequently than once every 50 cycles and when the voltage is at the minimum of the operating range.

| Average continuous power: | 250 Watts RMS Low Speed Streaming |
|---------------------------|------------------------------------|
| | 300 Watts RMS High Speed Streaming |
| | equivalent to 1025 BTU's/hr. |
| | |

Maximum continuous power: 400 Watts RMS

6.1.6 Physical Specifications; 1/2-Inch Magnetic Tape and Reels

6.1.6.1 Mechanical

The magnetic tape device provides for the front loading of tape media and reels which meet ANSI X3.40 1973. The tape handler accepts up to 10-1/2-inch diameter supply and takeup reels with a tape media capacity of up to 2400 feet; automatic cartridge loading and tape threading are accomplished through a power window.

6.1.6.2 Environment

The tape media shall withstand the following environmental extremes without adverse affects:

- o BO1.08 Environment: Operating
- o BO1.10 Environment: Manufacturing, Transportation and Installation
- o BO1.14 Data System Standard Unrecorded 1/2-Inch Magnetic Tape.

6.2 Logical Structure


Figure 6-1 is a block diagram of the GCRA. Major functional units and interfaces are illustrated in the figure. For

| , | | | | , | |
|-----|----------------------------|----------------------|------|----------|---|
| ·] | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION | |
| | PROPRIETARY | 60134093 | 6-6 | G | |
| - | | | | | • |

additional detail of the logical structure of the GCRA, refer to the MPTC-GCRA Product Manual.

6.3 Testability/Producibility

The product should conform to the manufacturing Testability and Producibility Design Rules outlined in the reference documents in subsection 1.1.2.



| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|-------|----------|
| PROPRIETARY | 60134093 | 7 - 1 | C |
| | | · - | |

PERFORMANCE

7.

The performance of the GCR Magnetic Tape Subsystem is expressed in terms of its maximum throughput requirements and the performance characteristics of the devices that can be configured to the subsystem. Performance characteristics are given in Table 7-1 and nominal data throughput in Table 7-2 and maximum instantaneous data rates in Table 7-3.

The MPTC-GCR, is a single level of simultaneity (LOS) subsystem, accepts up to four device specific command sequences, one for each available device. Multiple tape rewind operations may be processed concurrently with a single data transfer operation if the power distribution system allows.

DPS6 1/2-Inch Magnetic Tape Adapter Subsystems handle related tape which satisfy ANSI Standard X3.40-1973, Unrecorded Magnetic Tape for Information Exchange. The tape, having a nominal width of 1/2 inch and a thickness 1-1/2 millimeters, is normally stored on reels in lengths of 2400, 1200, 600, and 300 feet. Reels are capable of accepting a write-enable ring which, when removed from the reel, prevents the recording system from writing on media contained on the reel.

The DPS6 1/2-Inch Magnetic Tape Subsystem is capable of recording/reading tape employing the <u>PE</u> (Phase Encoding) and the GCR (Group Coded Recording) techniques only.

7.1 Recording Format

Compatible with ANSI Standards X3.54-1976 and X3.39-1973 for Recorded Magnetic Tape for Information Interchange (see subsection 5.1).

7.2 Capabilities

7.2.1 Recording

Write PE tapes conform to ANSI standards. Resultant recorded PE tapes are to be readable on DPS6 PE tape subsystems and foreign PE tape subsystems that have the capability to read ANSI standard PE tape media.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 7-2 | G |
| | | | |

Write GCR tapes conform to ANSI standards. Resultant recorded GCR tapes are to be readable on DPS6 GCR tape subsystems and foreign GCR subsystems that have the capability to read ANSI standard GCR tape media.

| CHARACTERISTIC | GCR ST | PE | G C R | PE |
|---|--|----------|--------------|--------------|
| Number of Data Tracks | 9 | 9 | 9 | 9 |
| Density of Data | 6250 cpi | 1600 cpi | 6250 cpi | 1600 cpi |
| Interblock Gap Nominal: Extended: | 0.4" | 0.6" | 0.3" 0.6" | 0.6" 1.2" |
| Tape Motion Forward | 1 2 5 | 125 | 75/25 | 75/25 |
| Tape Motion Rewind | 500 ips | 500 ips | 192 ips | 192 ips |
| Tape Head Configuration | Dual Read and Write with Separate Erase | | | |

Table 7-1 1/2-Inch Magnetic Tape Subsystem Performance Characteristics

7.2.2 Reading

Read PE tapes in conformance with ANSI standards (tapes) which have been recorded on DPS6 PE tape subsystems, Series 700 PE tape subsystems, and/or Level 6 PE tape subsystems. PE tapes which are not in conformance with ANSI standards and are readable on HIS or foreign PE tape subsystems may or may not be able to be read by the DPS6 PE tape subsystem specified.

Read GCR tapes in conformance with ANSI standards (tapes) which have been recorded on DPS6 GCR tape subsystems, or other systems which conform to the ANSI standards. GCR tapes which are not in conformance with ANSI standards and are readable on other HIS or foreign PE tape subsystems may or may not be able to be read by the DPS6 GCR tape subsystem specified.

| ************************ | | | |
|----------------------------|----------------------|-------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 7 - 3 | G |
| | | | <u>_</u> |

7.3 Data Transfer Rates and Capacity

The nominal data storage capacities and transfer rates for a 2400 foot reel of tape at 75 ips (without a data buffer), are as follows:

| | | 2k B | lock | 4К В | lock | 8K B | lock |
|------|---|-----------|-----------|------------|-----------|--------------|------------|
| | IBG (Inches) | 0.6 | 1.2 | 0.6 | 1.2 | 0.6 | 1.2 |
| PE: | Capacity (Avg. in MB) Transfer Rate (KB/s) | 31 82 | 24 62 | 37 97 | 31 82 | 4 1 1 0 7 | 37 107 |
| | IBG (Inches) | 0.3 | 0.6 | 0.3 | 0.6 | 0.3 | 0.6 |
| GCR: | Capacity (Avg. in MB) Transfer Rate (KB/s) | 94 245 | 64 166 | 123 322 | 94 245 | 146 381 | 123 322 |

Table 7-2 PE/GCR Capacity & Transfer Rate Comparison

In buffered mode (128 KByte buffer in CDC Keystone drive, only) transfer rate is selectable by a switch setting with $\pm 2\%$ accuracy:

| 1. | 62.5 | KBytes/sec. |
|----|-------|-------------|
| 2. | 125.0 | KBytes/sec. |
| 3. | 250.0 | KBytes/sec. |
| 4. | 380.0 | KBytes/sec. |
| 5. | 500.0 | KBytes/sec. |
| 6. | 625.0 | KBytes/sec. |
| 7. | 770.0 | KBytes/sec. |

The Keystone streamer operating speeds are:

- 1. 25 ips start/stop mode
- 2. 25 ips streaming mode; data rate in this mode can vary, on average, up to the maximum of 75 ips dependent on how well the streaming rate approaches the optimum.

3. 75 ips streaming mode

| | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 7-4 | G |
| | | | |

The instantaneous maximum data transfer rates across the tape adapter GCRA to F/C interface are as follows:

| DENSITY (cpi) | TAPE DRIVE SPEED (ips) | TRANSFER RATE (Bytes/sec.) |
|---------------|---------------------------|-------------------------------|
| 6250 (GCR) | 125 75 25 | 780,000 468,750 156,250 |
| 1600 (PE) | 1 2 5 7 5 2 5 | 200,000 120,000 40,000 |

Table 7-3 Instantaneous Maximum Data Rates

7.4 CDC Keystone Drive Characteristics

7.4.1 Maximum Block Size

a. Buffer Enabled

The maximum, switch selectable in 8 KByte increments, block size is 64 KBytes. This option defines the longest expected data block to be accommodated by the data buffer. The selected value is used to allocate the minimum data buffer space available to prevent the buffer from overflowing.

b. Buffer disabled.

64 KBytes maximum

7.4.2 Access Time, GCR Mode with buffer disabled.

a. High Speed Streaming

 1. Write
 150 ms

 2. Read
 154 ms

b. Low Speed Streaming

| 1. | Write, after write | 37 | ms |
|----|--------------------|-----|----|
| 2. | Read, after read | 28 | ms |
| 3. | Write, after read | 133 | ms |

| HONE | YWELL CONFIDENTIAL AND PROPRIETARY | SPECIFICATION NUMBER 60134093 | PAGE RE 7-5 | VI G |
|-------|--|----------------------------------|------------------------------|------------|
| | | | | |
| | c. Low Speed Start/S | Stop | | |
| | 1 Under | | 22 | |
| | l. Write 2. Read, fixed | short gap | 22 ms 24 ms | |
| | 3. Read, fixed | | 34 ms | |
| .4.3 | Access Time, PE Mode wit | h buffer disabled. | | |
| | a. High Speed Stream | ming | | |
| | l. Write | | 154 ms | |
| | 2. Read | | 158 ms | |
| | b. Low Speed Stream | ing | | |
| | l. Write, after | write | 70 ms | |
| | 2. Read, after | | 66 ms | |
| | 3. Write, after | read | 190 ms | |
| | c. Low Speed Start/ | Stop | | • |
| | l. Write | | 22 m.s | |
| | 2. Read, fixed | | 24 ms | |
| | 3. Read, fixed | long gap | 48 ms | |
| 7.4.4 | Interblock Gap | | | |
| | GCR Mode, minimum read g | ap supported | 0.28" | |
| | Short Gap, fixed. | | 0 0 1 | |
| | - High Speed Strea | | 0.3" 0.3" to 0.45 | . 11 |
| | - Low Speed Stream | Ing | 0.5 10 0.45 | • |
| | Short Gap, variable | | 0.3" to 0.45 | , " |
| | Long Gap, fixed | | 0.6" | |
| | Long Gap, variable | | 0.3" to 0.6' | 1 |
| | Start/Stop | | 0.4" | |
| | Start/Stop, fixed lo | ng gap | 0.6" | |
| | Extended Gap | | 0.011 | , . |
| | - Low Speed | | 0.3" to 1.2' 0.3" to 3.3' | |
| | - High Speed | | | |
| | PE Mode, minimum read ga | p supported | 0.5" | |
| | Short Gap, fixed. | i | 0.6" to 0.7' | , |
| | - Low Speed Stream | | 0.7 | |
| | Low Speed Start/ High Speed | στομ | 0.6" | |
| | Short Gap, variable | | 0.6" to 0.9' | ı |
| | Long Gap, fixed | | 1.2" | |
| | Long Gap, variable | | 0.6" to 1.2' | 1 |

| HONE | | L CONFIDENTIAL AND SPECIFICATION NUMBER ROPRIETARY 60134093 | R PAGE REVISION 7-6 G |
|-------|-----|--|------------------------------|
| | | Extended Gap - Low Speed - High Speed | 0.6" to 1.2" 0.6" to 3.3" |
| 7.4.5 | Pos | itioning Time | |
| | a. | High Speed | 430 ms |
| | b . | Low Speed, write | 130 ms |
| | с. | Low Speed. read | 100 ms |
| 7.4.6 | Rep | ositioning Time | |
| | a. | Low Speed GCR, write | 176 ms |
| | b. | Low Speed GCR, read | 130 ms |
| | c. | Low Speed PE, write | 164 ms |
| | d. | Low Speed PE, read | 139 ms |
| | e. | High Speed PE/GCR, write | 570 ms |
| | f. | High Speed PE/GCR, read | 540 ms |

NOTE

Rewind time for a 2400 foot tape on a 10.5" reel is 2.5 minutes.

7.4.7 Start/Stop Times

| a. | High Speed Streaming | 120 ms |
|----|--------------------------|--------|
| ь. | Low Speed Streaming | 20 ms |
| c. | Low Speed Start/Stop, PE | 20 ms |
| d. | Low Speed Start, GCR | 20 ms |
| e. | Low Speed Stop, GCR | 60 ms |

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 8-1 | G |
| ^ | | | |

8. AVAILABILITY

8.1 Integrity

Integrity facilities in the GCR-MTS subsystem assure that data can be accurately written and retrieved from media. Data integrity is established via error detection facilities built into the data formats described in subsection 5.1. All data characters written on tape media have a parity bit appended such that when the data is subsequently read, the accuracy of the recovered data is guaranteed within the limits specified in subsection 8.4.1.4.

Error conditions detected at the device adapter subsystem (MPTC-GCRA) level are held in status registers of the MPTC (see subsections 5.2.14 and 5.2.15) for subsequent inquiry by a higher level processor. Hardware/firmware integrity is checked upon initialization of the MPTC-GCRA subsystem via test routines which determine if the subsystem can respond properly to basic input/output commands.

8.2 Security

Protection of data on media from being destroyed by unauthorized writing over or erasing is provided at the device level. Means for activation of this security, inhibiting any writing to a tape device, is by the removal of a write permit ring from a tape reel.

The detection of a write command issued to a protected device is reported in Status Word 1, bit 11 (see subsection 5.2.14.12).

8.3 Maintainability

8.3.1 Maintainability Requirements

The following design goals, measured in hours, are specified as a minimum to be achieved during the first year after the first customer ship.

| | | • •• •• •• •• •• •• | |
|---------------------------------------|----------------------|---------------------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 8-2 | G |
| · · · · · · · · · · · · · · · · · · · | | | |

8.3.1.1 Mean Time to Repair (MTTR)

MTTR represents the average repair time for a service engineer to diagnose, isolate, repair or replace, and verify the fix. MTTR does not include response time, travel time, or idle time at the site waiting for the system or needed spare parts. These MTTR times are given for each Optimum Replaceable Unit (ORU) that comprises the MPTS-GCR subsystem.

| STC Drive Subsystem ORU | After First Year |
|------------------------------------|---------------------|
| Medium Performance Tape Controller | 0.9 hr |
| Group Coded Recording Adapter | 0.9 hr |
| OVP Formatter/Controller | 1.5 hr |
| OVP Magnetic Tape Device | 1.0 hr |
| CDC Drive Subsystem ORU | After First Year |
| Medium Performance Tape Controller | 0.9 hr |
| Group Coded Recording Adapter | 0.9 hr |
| OVP Magnetic Tape Device | 0.75 hr |

8.3.1.2 Maximum Time to Repair (XTTR)

This represents the time in which 90% of all repairs are made. XTTR is given for each ORU that makes up the GCR-MTS subsystem.

| STC Drive Subsystem ORU | After First |
|------------------------------------|-------------|
| | Year |
| Medium Performance Tape Controller | 2.0 hr |
| Group Coded Recording Adapter | 2.0 hr |
| OVP Formatter/Controller | 2.4 hr |
| OVP Magnetic Tape Device | 1.0 hr |
| CDC Drive Subsystem ORU | After First |
| - | Year |
| Medium Performance Tape Controller | 2.0 hr |
| Group Coded Recording Adapter | 2.0 hr |
| OVP Magnetic Tape Device | 1.0 hr |

8.3.1.3 Diagnostic Facility Localization Effectiveness (DFLE)

This represents the probability that a hard failure will be localized to an ORU. The DFLE given takes into consideration the comprehensiveness, the resolution, and the accuracy of the diagnostic facility provided.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 8-3 | G |
| | | • | |

| STC Drive Subsystem | ORU | After Yea | First ar |
|---|---------|----------------|-------------|
| Medium Performance Tap Group Coded Recording OVP Formatter/Controll | Adapter | 90 90 90 | % |
| OVP Magnetic Tape Devi | ce | 80 | % |
| CDC Drive Subsystem | ORU | After Yea | First ar |

Medium Performance Tape Controller90 %Group Coded Recording Adapter90 %OVP Magnetic Tape Device80 %

The CDC Keystone tape transport diagnostics are invoked on power 'on', through the operators panel on the device or by a command, "Run Remote Diagnostics", from the GCRA. Detection effectiveness of the diagnostics package is 97% and isolation effectiveness is as follows:

a. 80% to a first replaceable assembly
b. 90% to a second replaceable assembly
c. 97% to a third replaceable assembly

8.3.1.4 Mean Time Between Preventive Maintenance (MTBPM)

This goal, the period between required or recommended preventive maintenance (PM), is given for each ORU.

STC Drive Subsystem

MTBPM

Medium Performance Tape ControllerNo PMGroup Coded Recording AdapterNo PMOVP Formatter/ControllerNo PMRun DiagnosticsMonthlyCheck Fans and DC VoltagesQuarterlyOVP Magnetic Tape DeviceEvery eight hours forthe principal tape path cleaning; weekly for the remainingtape path cleaning.

CDC Drive Subsystem

MTBPM

Medium Performance Tape ControllerNo PMGroup Coded Recording AdapterNo PMRun DiagnosticsMonthlyCheck Fans and DC VoltagesQuarterlyOVP Magnetic Tape DeviceEvery eight hours forthe principal tape path cleaning; 90 day cycle for theremaining tape path cleaning.

HONEYWELL CONFIDENTIAL AND PROPRIETARY

SPECIFICATION NUMBER 60134093 PAGE REVISION 8-4 G

8.3.1.5 Mean Time to Perform Preventive Maintenance (MTTPM)

This goal applies to the OVP tape drives and is not more than four hours per year per device.

8.3.2 Maintenance Strategy

The maintenance strategy for the GCR-MTS subsystem is in accord with the governing EPS on the DPS6 System. The subsystem is partitioned into ORU's which can be effectively diagnosed for a faulty condition via a combination of firmware controlled tests, software tests, and visual indicators. Available diagnostic aids to be provided can be executed by either the customer or a service engineer. Simple repairs, such as the replacement of a defective ORU with an operational one, can be carried out by trained customer personnel or a service engineer.

8.3.3 Maintainability Features

- o Optimum Replaceable Units, ORU's, for the STC drive based subsystem are:
 - Medium Performance Tape Controller, MPTC
 - Group Coded Recording Adapter, GCRA
 - OVP Formatter/Controller, F/C; subassemblies, and components as required
 - Magnetic Tape Unit, MTU
- o Optimum Replaceable Units, ORU's, for the CDC (Keystone) drive based subsystem are:
 - Medium Performance Tape Controller, MPTC
 - Group Coded Recording Adapter (GCRA)
 - Magnetic Tape Unit (MTU)

Isolation of a failure to an ORU is achieved via a two step procedure. The first step is a hardware verification routine called a Quick Logic Test (QLT). This test supplies a go, no go visual identification of an MPTC hardware failure. Its purpose is to verify basic data paths such that appropriate ORU test and verification routines can be loaded and run. The QLT is restricted to verifing the MPTC board and the associated adapter. Successful completion of the QLT does not imply that the MPTC is free of faults but indicates that the subsystem can be responsive to commands issued to it.

The QLT is invoked in the MPTC in response to a Master Clear on the Megabus or an Initialize command, Output Control Word.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|---|----------------------|-------|----------|
| PROPRIETARY | 60134093 | 8-5 | G |
| *************************************** | | , | |

Results of the QLT appear as a visual indication on the system console and on the front edge of the MPTC board. The indicator LED turns on during execution of the QLT and turns off only if the QLT completes successfully.

Some specific function codes useful in troubleshooting hardware and firmware failures are as follows:

0 Function code 04 (addressed to any active port) returns:

Data Bus

| 0 | 7 | 8 | 15 | | |
|-------------------|------|----|------------------|----------|-------|
| Firmware Level | Rev. | GO | Function Code | Example: | 23,XX |

Function code OA (addressed to any active port) returns: 0

| | 0 | 78 | 15 | | |
|----------|------|-------------------|----|----------|-------|
| Data Bus | QLTI | Memory M Addre | 1 | Example: | FF,XX |

Where QLTI = Quick Logic Test Indicators

During the initialization sequence, the QLTI location is used as follows:

Set to FF on initialize.

- Set to 00 if any basic MPTC subtest fails.
- Set to FF if all basic MPTC subtests pass.
- Bits 4 through 7 are reset as a block if the Megabus QLT, executed prior to completion of an (first) input function code, fails.
- Bits 0 through 3 are selectively reset by CAI-Adapter QLT sequences when tests fail. Bit numbers correspond to port numbers.

If at the end of both QLTs (MPTC and GCRA) the QLTI register is FF, the indicator light on the front edge of the MPTC board is turned off. Conversely, if the QLTI register is other than FF, the light remains on. Examples of some QLTI contents and their interpretations are:

- FF = All QLTs were successful
- 00 = Basic MPTC (ALU, SPM, etc.) QLT failed
- FO = Megabus QLT failed in one or more ports
- AF = Failure detected in ports 1 and 3

HONEYWELL CONFIDENTIAL AND PROPRIETARY _____

0

SPECIFICATION NUMBER 60134093

15

PAGE REVISION 8-6

G

Function code 20 (addressed to any active port) returns: 0

Data Bus

78 Fault Pointer MBZ

Example: 2A,00

| 02 STARTX+00 Low BRRMX7+00 CRERRX+00 Low OVRNSX+10 Low OVRNSX+10 Low OVRNSX+10 Low OVRNSX+10 Low OVRNSX+10 Low OVRNSX+10 Low OVRNSX+10 Low OVRNSX+10 Dosxx-00 Hi 03 SLX0XX-00 Hi 28 F1F005+10 Low ACKN0W+1A Low 24 DS0XX-00 Hi 04 F1F0MT+00 Low 28 F1F006+10 Low 05 ZGND from G11 2C BUPERA+00 Hi 06 CMPARE+00 Hi 20 CMD1XX-00 Hi 07 ADSTB0+10 Low 2E F1F007+10 Low 08 DATSTB+00 Low 2F CMD1XX-00 Hi 09 DSTU0T+00 Low 30 CMD2XX-00 Lo 08 DST0UT+00 Low SLX1XX-00 Lo 00 BUSYXX-00 Hi 31 SLX2XX-00 Lo 01 RERMX5+00 Low SLX2XX-00 Lo 02 FCSTO | Fault Pointer Code | Subrouti In Erro | 1 | Fault Pointer Code | Subrouti In Erro | |
|--|-----------------------|---------------------|------|-----------------------|---------------------|-----|
| 02 STARTX+00 Low CRERX+00 Lo ERMX7+00 Low 0 OVRNSX+10 Lo ERMX7+00 Low 27 AD0XX-00 H1 03 SLX0XX-00 H1 28 FIF005+10 Low 04 FIF0MT+00 Low 24 DS0XX-00 H1 05 ZGND from G11 28 FIF006+10 Low 06 CMPARE+00 H1 2D CMD1XX-00 H1 07 ADSTB0+10 Low 2E FIF007+10 Low 08 DATSTB+00 Low 2F CMD1XX-00 H1 09 DSTWOT+00 Low 30 CMD2XX-00 Low 08 DSTOUT+00 Low 31 SLX0XX-00 Low 08 DSTOUT+00 Low CMD2XX-00 Low 09 DSTWOT+00 Low SLX1XX-00 Low 010 RESRXX+00 H1 31 SLX2XX-00 Low < | 0.1 | | | | | |
| ERRMX7+00 Low OVRNSX+10 Low 03 SLX0XX-00 H1 28 FIF005H10 Low 04 FIF005H10 Low 29 ROMPSX+00 Low 04 FIF005H10 Low 29 ROMPSX+00 Low 050 ZGND From GII 20 BUSXXX-00 Hi 05 ZGND from GII 20 BUSXX-00 Hi 06 CMPARE+00 Hi 20 CMDIXX-00 Hi 07 ADSTB0+10 Low 2E FIF007+10 Low 08 DATSTB+00 Low 2F CMDIXX-00 Lo 08 DST0UT+00 Low 30 CMD2XX-00 Lo 08 DST0UT+00 Low CMD2XX-00 Lo SLX1XX-00 Lo 010 BUSYXX-00 Hi 31 SLX0XX-00 Lo 10 BUSYXX-00 Hi 32 DSOXX-00 Lo <td< td=""><td></td><td>1</td><td>1</td><td>26</td><td>1</td><td>Low</td></td<> | | 1 | 1 | 26 | 1 | Low |
| ERRMXP+00 Low 27 ADOXXX-00 Hi 03 SLX0XX-00 Hi 28 FIF005+10 Lov 04 FIF0MT+00 Low 29 ROMPSX+00 Lov 05 ZGND From GIL 2C BUPERA+00 Lov 06 CMPARE+00 Hi 2D CMDIXX-00 Hi 07 ADSTB0+10 Low 2E FIF007+10 Lov 08 DATSTB+00 Low 2E FID077+10 Lov 08 DATSTB+00 Low 30 CMDIXX-00 Lo 08 DATSTB+00 Low 30 CMDIXX-00 Lo 08 DSTOUT+00 Low 30 CMDIXX-00 Lo 00 BUSYXX-00 Hi 31 SLX0XX-00 Lo 010 RESETX-10 Hi 32 DSOXXX-00 Lo 11 ADIXX-00 Hi 35 HDTSR(+00 Lov 12 ERMX2+00 | 02 | 1 | | | | Low |
| 03 SLX0XX-00 Hi 28 FIF005+10 Lo 04 FIF0MT+00 Low 29 ROMPSX+00 Lo 04 FIF0MT+00 Low 2A DS0XX-00 Hi 05 ZGND from G11 2C BUPERA+00 Lo 05 ZGND from G11 2C BUPERA+00 Lo 06 CMPAREH00 Hi 2D CMDIX-00 Hi 07 ADSTB0+10 Low 2E FIF007+10 Lo 08 DATSTB+00 Low 2F CMD3XX-00 Lo 08 DST00T+00 Low 30 CMD0XX-00 Lo 08 DST00T+00 Low CMD3XX-00 Lo 00 BUSYXX-00 Hi 31 SLX0XX-00 Lo 010 RESETX-10 Hi 32 DS0XX-00 Lo 11 AD1XX-00 Hi 33 BUSYXX-00 Lo 12 ERMX1400 Low | | | | | | Low |
| 04 FIFOMT+00 Low 29 ROMPSX+00 Lo ACKNOW+1A Low 2A DSOXXX-00 Hi ERRMX6+00 Low 2B FIF006+10 Low 05 ZGND from Gl1 2C BUPERA+00 Low 06 CMPARE+00 Hi 2D CMDIXX-00 Hi 07 ADSTB0+10 Low 2E FIF007+10 Low 08 DATSTB+00 Low 30 CMD0XX-00 Lo 08 DSTUT+00 Low 30 CMD1XX-00 Lo 07 GSTOUT+00 Low 30 CMD2XX-00 Lo 08 DSTUT+00 Low 30 CMD2XX-00 Lo 08 DSTUT+00 Low SLX1XX-00 Lo CMD2XX-00 Lo 00 BUSYXX-00 Hi 31 SLX0XX-00 Lo SLX1XX-00 10 RESETX-10 Hi 32 DSOXXX-00 Lo 11 ADIXXX- | _ | 1 | 1 | 1 | } | Ηi |
| ACKNOW+1A Low 2A DSOXXX-00 Hi ERRMX6+00 Low 2B FIF006+10 Lo 05 ZGND from Gl 2C BUPERA+00 Low 06 CMPARE+00 Hi 2D CMDIXX-00 Hi 07 ADSTB0+10 Low 2E FIF007+10 Low 08 DATSTB+00 Low 2F CMDIXX-00 Hi 09 DSTWOT+00 Low 30 CMDIXX-00 Lo 0A ERRMX4+00 Low 30 CMDIXX-00 Lo 0B DSTUOT+00 Low GMDIXX-00 Lo CMDIXX-00 Lo 0C FCSTOP-00 Hi 31 SLX0X-00 Lo SLXIX-00 Lo 0D BUSYX-00 Hi 31 SLX0X-00 Lo SLX1XX-00 Lo 10 RESETX-10 Hi 32 DSOXXX-00 Lo Lo 12 ERMX2+00 Low < | | | | | 1 | Low |
| ERRMX6+00 Low 2B FIF006+10 Lo 05 ZGND from Gl1 2C BUPERA+00 Lo 06 CMPARE+00 Hi 2D CMDIX-00 Hi 07 ADSTB0+10 Low 2E FIF007+10 Lo 08 DATSTB+00 Low 2F CMDXX-00 Hi 09 DSTWOT+00 Low 30 CMDXX-00 Lo 0A ERRMX4+00 Low 31 SLX0X-00 Lo 0C FCSTOP-00 Hi 31 SLX0X-00 Lo 0C FCSTOP-00 Hi 31 SLX1XX-00 Lo 0F DAXFER-00 Hi 32 DSOXX-00 Lo 0F DAXFER-00 Hi 32 DSOXX-00 Lo 11 ADIXXX-00 Hi 32 DSOXX-00 Lo 12 ERMX2+00 Low 33 BUSYX-00 Lo 13 OUTKDY+10 | 04 | 1 | | 1 | | Low |
| 05 ZGND from Gl1 2C BUPERA+00 Low 06 CMPARE+00 Hi 2D CMD1XX-00 Hi 07 ADSTB0+10 Low 2E FIF007+10 Low 08 DATSTB+00 Low 2F CMD3XX-00 Hi 09 DSTW0T+00 Low 30 CMD0XX-00 Low 0A ERRMX4+00 Low CMD3XX-00 Low 0B DSTUT+00 Low CMD3XX-00 Low 0C FCSTOP-00 Hi 31 SLX0XX-00 Low 0D BUSYXX-00 Hi 31 SLX1XX-00 Low 0F DAXFER-00 Hi 32 DS0XX-00 Low 11 AD1XX-00 Hi 32 DS1XX-00 Low 12 ERRMX2+00 Low 33 BUSYX-00 Low 14 CMD0X-00 Hi 35 HDTSRQ+00 Low 15 SLX1XX-00 Hi 38 | | 1 | | | DSOXXX-00 | Ηi |
| 06 CMPARE+00 Hi 2D CMDIXX-00 Hi 07 ADSTB0+10 Low 2E FIF007+10 Lo 08 DATSTB+00 Low 2F CMDIXX+00 Hi 09 DSTW0T+00 Low 30 CMD0X-00 Lo 0A ERRMX4+00 Low 30 CMD0X-00 Lo 0B DST0UT+00 Low 30 CMD0X-00 Lo 0C FCSTOP-00 Hi 31 SLX0XX-00 Lo 0D BUSYXX-00 Hi 31 SLX0XX-00 Lo 0F DAXFER-00 Hi 31 SLX0XX-00 Lo 0F DAXFER-00 Hi 32 DS0XX-00 Lo 12 ERRMX2+00 Low 33 BUSYX-00 Lo 13 OUTRDY+10 Low 34 AD0XX-00 Lo 14 CMD0XX-00 Hi 35 HDTSRQ+00 Lo 15 SLX1XX-00 <td>•</td> <td>1</td> <td></td> <td></td> <td>F.IF006+10</td> <td>Low</td> | • | 1 | | | F.IF006+10 | Low |
| 07 ADSTB0+10 Low 2E FIF007+10 Lo 08 DATSTB+00 Low 2F CMD3XX-00 Hi 09 DSTW0T+00 Low 2F CMD3XX-00 Lo 0A ERRMX4+00 Low 2F CMD3XX-00 Lo 0A ERRMX4+00 Low CMD3XX-00 Lo 0B DST0UT+00 Low CMD3XX-00 Lo 0C FCST0P-00 Hi 31 SLX0XX-00 Lo 0D BUSYXX-00 Hi 31 SLX1XX-00 Lo 0E ERRMX3+00 Low SLX1XX-00 Lo 0F DAXFER-00 Hi 32 DS0XX-00 Lo 11 AD1XXX-00 Hi 33 BUSYXX-00 Lo 12 ERRMX2+00 Low 34 AD0XXX-00 Lo 13 OUTRDY+10 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 <t< td=""><td></td><td></td><td></td><td></td><td>BUPERA+00</td><td>Low</td></t<> | | | | | BUPERA+00 | Low |
| ERRMX5+00 Low EOTXXX+00 Lo 08 DATSTB+00 Low 2F CMD3XX-00 Hi 09 DSTWOT+00 Low 30 CMD0XX-00 Lo 0A ERRMX4+00 Low GMD0XX-00 Lo CMD3XX-00 Lo 0B DSTUUT+00 Low CMD3XX-00 Lo CMD3XX-00 Lo 0C FCSTOP-00 Hi 31 SLX0XX-00 Lo 0D BUSYX-00 Hi 31 SLX0XX-00 Lo 0F DAXFER-00 Hi 32 DS0XXX-00 Lo 11 ADIXX-00 Hi DS1XX-00 Lo Lo 12 ERRM2+00 Low 33 BUSYX-00 Lo 13 OUTRDY+10 Low 34 AD0XXX-00 Lo 15 SLXIXX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 37 FDTSRQ+00 Lo 18 < | | 1 | Hi | 1 | CMD1XX-00 | Нi |
| 08 DATSTB+00 Low 2F CMD3XX-00 Hi 09 DSTWOT+00 Low 30 CMD0XX-00 Lo 0A ERRMX4+00 Low 30 CMD0XX-00 Lo 0B DST00T+00 Low CMD2XX-00 Lo 0C FCSTOP-00 Hi 31 SLX0XX-00 Lo 0D BUSYXX-00 Hi 31 SLX0XX-00 Lo 0F DAXFER-00 Hi 31 SLX2XX-00 Lo 0F DAXFER-00 Hi 32 DS0XXX-00 Lo 11 AD1XXX-00 Hi 33 BUSYXX-00 Lo 12 ERMX2+00 Low 34 AD0XX-00 Lo 13 OUTRDY+10 Low 36 ADSTBQ+10 Lo 14 CMD0XX-00 Hi 38 DATSTB+00 Lo 15 SLX1XX-00 Hi 38 DATSTB+00 Lo 14 CMD0XX-00 Hi< | 07 | ADSTB0+10 | Low | 2 E | FIF007+10 | Low |
| 09 DSTWOT+00 Low 30 CMDOXX-00 Lo 0A ERRMX4+00 Low GMDOXX-00 Lo CMDOXX-00 Lo 0B DSTOUT+00 Low CMDOXX-00 Lo CMDOXX-00 Lo 0C FCSTOP-00 Hi 31 SLX0XX-00 Lo 0D BUSYXX-00 Hi 31 SLX0XX-00 Lo 0F DAXFER-00 Hi 32 DSOXXX-00 Lo 10 RESETX-10 Hi 32 DSOXXX-00 Lo 11 ADIXXX-00 Hi 33 BUSYXX-00 Lo 12 ERRMX2+00 Low 34 ADOXXX-00 Lo 13 OUTRDY+10 Low 35 HDTSRQ+00 Lo 15 SLX1X-00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo < | | ERRMX5+00 | Low | | EOTXXX+00 | Low |
| OA ERRMX4+00 Low CMDIXX-00 Lo OB DSTOUT+00 Low CMDIXX-00 Lo OC FCSTOP-00 Hi 31 SLX0XX-00 Lo OD BUSYXX-00 Hi 31 SLX0XX-00 Lo OE ERRMX3+00 Low SLX1XX-00 Lo OF DAXFER-00 Hi 32 DSOXXX-00 Lo 10 RESETX-10 Hi 32 DSOXXX-00 Lo 11 AD1XXX-00 Hi DSIXXX-00 Lo SLX2XX-00 Lo 12 ERRMX2+00 Low 33 BUSYXX-00 Lo 13 OUTRDY+10 Low 34 ADOXXX-00 Lo 14 CMD0XX-00 Hi 35 HDTSRQ+00 Lo 15 SLX1XX-00 Hi 36 ADSTB0+10 Lo 16 ERMX1+00 Low 37 FDTSRQ+00 Lo 18 SLX2XX-00 Hi | | DATSTB+00 | Low | 2 F | CMD3XX-00 | Hi |
| 0B DSTOUT+00 Low CMD2XX-00 Lo 0C FCSTOP-00 Hi 31 SLX0XX-00 Lo 0D BUSYXX-00 Hi 31 SLX0XX-00 Lo 0E ERRM3400 Low SLX1XX-00 Lo 0F DAXFER-00 Hi 32 DS0XXX-00 Lo 10 RESETX-10 Hi 32 DS0XXX-00 Lo 11 AD1XX-00 Hi 33 BUSYXX-00 Lo 12 ERRM2+00 Low 34 AD0XXX-00 Lo 14 CMD0XX-00 Hi 35 HDTSRQ+00 Lo 15 SLX1XX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 18 SLX2XX-00 Hi 38 <td></td> <td>DSTWOT+00</td> <td>Low</td> <td>30</td> <td>CMDOXX-00</td> <td>Low</td> | | DSTWOT+00 | Low | 30 | CMDOXX-00 | Low |
| OC FCSTOP-00 Hi CMD3XX-00 Low OD BUSYXX-00 Hi 31 SLX0XX-00 Low OE ERRMX3+00 Low SLX0XX-00 Low OF DAXFER-00 Hi 31 SLX0XX-00 Low OF DAXFER-00 Hi 32 DS0XXX-00 Low 10 RESETX-10 Hi 32 DS0XXX-00 Low 11 AD1XXX-00 Hi DS1XXX-00 Low 12 ERRMX2+00 Low 33 BUSYXX-00 Low 13 OUTRDY+10 Low 34 AD0XXX-00 Low 14 CMD0XX-00 Hi 35 HDTSRQ+00 Low 15 SLX1XX-00 Hi 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Low 18 CMD2XX-00 Hi 38 DATSTB+00 Low 19 DS1XXX-00 Low 3A | 0 A | ERRMX4+00 | Low | | CMD1XX-00 | Low |
| OD BUSYXX-00 Hi 31 SLX0XX-00 Lo OE ERRMX3+00 Low SLX1XX-00 Lo OF DAXFER-00 Hi SLX2XX-00 Lo 10 RESETX-10 Hi SLX2XX-00 Lo 11 ADIXXX-00 Hi SLX2XX-00 Lo 12 ERRMX2+00 Low 33 BUSYXX-00 Lo 13 OUTRDY+10 Low 34 ADOXXX-00 Lo 14 CMD0XX-00 Hi 35 HDTSRQ+00 Lo 15 SLX1XX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 37 FDTSRQ+00 Lo 17 IDBRST+00 Low 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 38 DATSTB+00 Lo 18 SLX2XX-00 Hi 38 FDTSRQ+00 Lo 10 FIF001+10 Low 3D HOTSRQ+00 | 0 B | DSTOUT+00 | Low | | CMD2XX-00 | Low |
| OE ERRMX3+00 Low SLX1XX-00 Low OF DAXFER-00 Hi SLX2XX-00 Low 10 RESETX-10 Hi 32 DS0XXX-00 Low 11 AD1XXX-00 Hi 33 BUSYXX-00 Low 12 ERRMX2+00 Low 33 BUSYXX-00 Low 13 OUTRDY+10 Low 34 AD0XXX-00 Low 14 CMD0XX-00 Hi AD1XXX-00 Low AD1XXX-00 Low 15 SLX1XX-00 Hi 35 HDTSRQ+00 Low 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Low 18 CMD2XX-00 Hi 38 DATSTB+00 Low 18 SLX2XX-00 Hi 38 FDTSRQ+00 Low 10 FIF001+10 Low 3D HOTSRQ+00 Low 10 FIF002+1 | 0 C | FCSTOP-00 | Hi | | CMD3XX-00 | Low |
| OE ERRMX3+00 Low SLX1XX-00 Low OF DAXFER-00 Hi SLX2XX-00 Low 10 RESETX-10 Hi 32 DS0XXX-00 Low 11 AD1XXX-00 Hi 32 DS0XXX-00 Low 12 ERRMX2+00 Low 33 BUSYXX-00 Low 13 OUTRDY+10 Low 34 AD0XXX-00 Low 14 CMD0XX-00 Hi AD1XXX-00 Low AD1XXX-00 Low 15 SLX1XX-00 Hi 35 HDTSRQ+00 Low 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Low 18 CMD2XX-00 Hi 38 DATSTB+00 Low 18 SLX2XX-00 Hi 38 FDTSRQ+00 Low 10 FIF001+10 Low 3D HOTSRQ+00 Low 10 FIF002+1 | 0 D | BUSYXX-00 | Hi | 31 | SLX0XX-00 | Low |
| OF DAXFER-00 Hi SLX2XX-00 Lo 10 RESETX-10 Hi 32 DS0XXX-00 Lo 11 AD1XXX-00 Hi 33 BUSYXX-00 Lo 12 ERRMX2+00 Low 33 BUSYXX-00 Lo 13 OUTRDY+10 Low 34 AD0XXX-00 Lo 14 CMD0XX-00 Hi 35 HDTSRQ+00 Lo 15 SLX1XX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 38 BUSYXX-00 Lo 18 SLX2XX-00 Hi 38 BUSYXX-00 Lo 10 FIF001+10 Low 30 HOTSRQ+00 Lo 10 FIF002+10 Lo | OE | ERRMX3+00 | Low | | SLX1XX-00 | Low |
| 11 AD1XXX-00 Hi DS1XXX-00 Low 12 ERRMX2+00 Low 33 BUSYXX-00 Lo 13 OUTRDY+10 Low 34 AD0XXX-00 Lo 14 CMD0XX-00 Hi 35 HDTSRQ+00 Lo 15 SLX1XX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 18 CMD2XX-00 Hi 38 BUSYXX-00 Lo 18 SLX2XX-00 Hi 38 FDTSRQ+00 Lo 10 FIF001+10 Low 3C ADSTB0+10 Lo 10 FIF001+10 Low 3D HOTSRQ+00 Lo 11 FIF001+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low | 0 F | DAXFER-00 | Hi | | SLX2XX-00 | Low |
| 12 ERRMX2+00 Low 33 BUSYXX-00 Lo 13 OUTRDY+10 Low 34 ADOXXX-00 Lo 14 CMDOXX-00 Hi ADIXXX-00 Lo 15 SLX1XX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 18 SLX2XX-00 Hi 38 FDTSRQ+00 Lo 10 FIF00+10 Low 3A BUSYXX-00 Lo 11 SLX2XX-00 Hi 3B FDTSRQ+00 Lo 12 FIF00+10 Low 3C ADSTB0+10 Lo 14 FIF00+10 Low 3F HOTSRQ+00 Lo 15 BUSYFC+2A Low 3F HOTSRQ+00 Lo 16 BUCKX+00 Low | 10 | RESETX-10 | Hi | 32 | DSOXXX-00 | Low |
| 12 ERRMX2+00 Low 33 BUSYXX-00 Lo 13 OUTRDY+10 Low 34 ADOXXX-00 Lo 14 CMDOXX-00 Hi ADIXXX-00 Lo 15 SLX1XX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 18 SLX2XX-00 Hi 38 FDTSRQ+00 Lo 10 FIF00+10 Low 3A BUSYXX-00 Lo 11 SLX2XX-00 Hi 38 FDTSRQ+00 Lo 12 FIF00+10 Low 3C ADSTB0+10 Lo 14 FIF00+10 Low 3F HOTSRQ+00 Lo 15 BUSYFC+2A Low 3F HOTSRQ+00 Lo 16 BUSYFC+2A Low | 11 | AD1XXX-00 | Hi | | DS1XXX-00 | Low |
| 14 CMD0XX-00 Hi AD1XXX-00 Lo 15 SLX1XX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 1A ERRMX0+00 Low 3A BUSYXX-00 Lo 1B SLX2XX-00 Hi 3B FDTSRQ+00 Lo 1D FIF00+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 40 CMPARE+00 Lo 20 FIF002+10 Low 41 DAXFER-00 Hi 21 BLOCKX+00 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low | 12 | ERRMX2+00 | Low | 33 | BUSYXX-00 | Low |
| 15 SLX1XX-00 Hi 35 HDTSRQ+00 Lo 16 ERRMX1+00 Low 36 ADSTB0+10 Hi 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 1A ERRMX0+00 Low 3A BUSYXX-00 Hi 1B SLX2XX-00 Hi 3B FDTSRQ+00 Hi 1C FIF001+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 <td></td> <td>OUTRDY+10</td> <td>Low</td> <td>34</td> <td>ADOXXX-00</td> <td>Low</td> | | OUTRDY+10 | Low | 34 | ADOXXX-00 | Low |
| 16 ERRMX1+00 Low 36 ADSTB0+10 H1 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 1A ERRMX0+00 Low 3A BUSYXX-00 Hi 1B SLX2XX-00 Hi 3B FDTSRQ+00 Hi 1C FIF000+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 14 | CMDOXX-00 | Hi | | AD1XXX-00 | Low |
| 17 IDBRST+00 Low 37 FDTSRQ+00 Lo 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 1A ERRMX0+00 Low 3A BUSYXX-00 Lo 1B SLX2XX-00 Hi 38 FDTSRQ+00 Hi 1C FIF001+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 40 CMPARE+00 Lo 20 FIF002+10 Low 41 DAXFER-00 Hi 21 BL0CKX+00 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 15 | SLX1XX-00 | Hi | 3 5 | HDTSRQ+00 | Low |
| 18 CMD2XX-00 Hi 38 DATSTB+00 Lo 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 1A ERRMX0+00 Low 3A BUSYXX-00 Lo 1B SLX2XX-00 Hi 3B FDTSRQ+00 Hi 1C FIF000+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 16 | ERRMX1+00 | Low | 36 | ADSTB0+10 | Нi |
| 19 DS1XXX-00 Hi 39 NOHTRQ+00 Lo 1A ERRMX0+00 Low 3A BUSYXX-00 Lo 1B SLX2XX-00 Hi 3B FDTSRQ+00 Hi 1C FIF000+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 17 | IDBRST+00 | Low | 37 | FDTSRQ+00 | Low |
| 1A ERRMX0+00 Low 3A BUSYXX-00 Lo 1B SLX2XX-00 Hi 3B FDTSRQ+00 Hi 1C FIF000+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 18 | CMD2XX-00 | Hi | 38 | DATSTB+00 | Low |
| 1B SLX2XX-00 Hi 3B FDTSRQ+00 Hi 1C FIF000+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 19 | DS1XXX-00 | Hi 🔤 | 39 | NOHTRQ+00 | Low |
| 1 B SLX2XX-00 Hi 3B FDTSRQ+00 Hi 1C FIF000+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 1 A | ERRMX0+00 | Low |) 3A | BUSYXX-00 | Low |
| 1C FIF000+10 Low 3C ADSTB0+10 Lo 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 1 B | SLX2XX-00 | Hi | (3B | FDTSRQ+00 | |
| 1D FIF001+10 Low 3D HOTSRQ+00 Lo 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | 1 C | FIF000+10 | | | 1 . | Low |
| 1E BUSYFC+2A Low 3E DAXFER-00 Hi 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | | FIF001+10 | 1 | , | HOTSRO+00 | Low |
| 1F EORTST+10 Low 3F HOTSRQ+00 Lo 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | | | 1 | | | |
| 20 FIF002+10 Low 40 CMPARE+00 Lo 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | | | | | | Low |
| 21 BLOCKX+00 Low 41 DAXFER-00 Hi 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | | | 1 | | | Low |
| 22 ADSTB7+10 Low 42 HDTSRQ+00 Lo 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | | | | , | 1 | |
| 23 FIF003+10 Low 43 NOHTRQ+00 Hi 24 REJECT+00 Low 44 OUTRDY+10 Hi | | | | | | Low |
| 24 REJECT+00 Low 44 OUTRDY+10 Hi | | | 1 | , | · · | |
| | | | | | - | |
| | 2 5 | HDNSXX+00 | Low | 45 | HDTSRQ+00 | Low |

| | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|---|----------------------------|----------------------|------|----------|
| | PROPRIETARY | 60134093 | 8-7 | G |
| - | | | | |

| Fault Pointer | Subroutine | |
|--|--|---|
| Code | In Error | |
| 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 | DSTOUT+00 ADSTB7+10 NOHTRQ+00 ADSTB7+10 HDTSRQ+00 EORTST+10 FIFOMT+00 CMPARE+00 DAXFER-00 FCSTOP-00 FIFOMT+00 CMPARE+00 EORTST+10 FCSTOP-00 CMPARE+00 PARITY+00 | Low Low Hi Low Hi Low Hi Low Hi |

| Fault Pointer Code | Subroutine In Error | |
|--|--|--|
| 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 | OUTRDY+10 FIF000+10 FIF001+10 PARITY+00 CMPARE+00 CMPARE+00 FIF0MT+00 FCST0P-00 EORTST+10 FCST0P-00 CMPARE+00 STARTX+00 FCBUSY+00 STARTX+00 | Low Hi Low Hi Hi Low Low |
| | | |

Table 8-1 Firmware Fault Pointer Codes

Software isolation test routines verify all the MPTC, GCRA operational aspects of the subsystem and isolate failures to the attached tape controller, the F/C, or the device. Operator interface with these routines is via the CPU control panel or a system console. These routines cannot share the system with other programs. Diagnostic functionality has been included in the subsystem to support software diagnostic routines (see subsection 5.2.2).

The designated GCRA and MPTC are easily removable and replaceable; only a screwdriver is required. System power must be off to remove an MPTC or GCRA. Removal and replacement philosophy for the attached tape controller (F/C) and the tape devices are defined by FED. T&V's can be used as an aid in identifying failed ORUs in the F/C or in the tape devices. Power for the F/C and the tape units is independent of system power, thus enabling powering down and replacement of failed devices without affecting system operation except where the specific devices in question are involved.

A test procedure for isolating faults to the MPTC, GCRA, or controller/device is supplied to support the QLT and the GCRA T&V routines. This test procedure is for execution by nontechnical, trained, customer personnel or field engineering personnel. Note that T&V programs have access to all device diagnostic features and data. The instructions available to do this are not necessarily available for normal programming use.

| , | | | , |
|----------------------------|----------------------|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 8-8 | G |
| | | | |

8.4 Reliability

8.4.1 Product Life

> Product life is defined as the period of time within which the equipment performs within established reliability goals.

| STC Drive Su | bsystem | ORU | Produc | t Life |
|--------------|------------|---------------|--------|--------|
| Medium Perfo | rmance Ta | pe Controller | 10 | years |
| Group Coded | | | 10 | years |
| OVP Formatte | r/Control | ler | 5 | years |
| OVP Magnetic | Tape Dev | ice | 5 | years |
| CDC Drive Su | bsystem | ORU | Produc | t Life |
| Medium Perfo | rmance Ta | pe Controller | 10 | years |
| Group Coded | Recording | Adapter | 10 | years |
| OVP Magnetic | . Tape Dev | ice | 5 | years |

8.4.2 Unit Power 'On'

For purposes of specifying reliability goals, the unit power 'on' is specified to be 500 hours per month. The unit power 'on' time of a component is also expressed in usage hours of the component (see subsection 8.4.1.6).

8.4.3 Duty Factor

The duty factor of the MPTC-GCRA subsystem electronics is 100% of the power 'on' time. The duty factor of the mechanical hardware (that is, moving parts) of the transport is 10% to 25% of the power 'on' time.

- 8.4.4 Data Error Rate Requirements
 - The error rate goals for the following three categories are: 0

| STC Drive Subsystem | Recording M | lode |
|--|---|---|
| Category of Error | GCR | P E |
| Detected write error Detected recoverable read error Detected unrecoverable read error | 1 x 109 5 x 10 ¹¹ 3 x 10 ¹² | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ |

A detected unrecoverable read error condition is an error which remains after ten attempts to read the record in which the error is located.

| | *************************************** | | |
|----------------------------|---|------|----------|
| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| PROPRIETARY | 60134093 | 8-9 | G |
| | | | |

o The first attempt error rate goals, without retries and corrections in the disabled data buffer, for the following three categories are:

| CDC Drive Subsystem | Recording | Mode |
|--|---|--|
| Category of Error | GCR | PE |
| Detected write error Detected recoverable read error Detected unrecoverable read error | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | 1×10^{7} 1×10^{9} 1×10^{10} |

8.4.5 Mean Time Between Failures (MTBF)

MTBF is expressed in power 'on' hours of the component or ORU and is concerned only with hardware failures. It is a minimum to be achieved.

| STC Drive Subsystem ORU | After First |
|------------------------------------|-------------|
| | Year |
| Medium Performance Tape Controller | 60,000 hr |
| Group Coded Recording Adapter | 120,000 hr |
| OVP Formatter/Controller | 4,000 hr |
| OVP Magnetic Tape Device | 2,500 hr |
| CDC Drive Subsystem ORU | After First |
| | Year |
| Medium Performance Tape Controller | 60,000 hr |
| Group Coded Recording Adapter | 120,000 hr |
| OVP Magnetic Tape Device | 5,000 hr |

8.4.1.6 Mean Time Between Calls (MTBC)

MTBC is expressed in usage hours of the component or ORU between unscheduled or scheduled demand or emergency calls caused by hardware, operator, or media malfunctions which cannot be corrected by the operator or required installation of FCOs (Field Change Orders). A "call" is a visit to the customer site by a field engineer. MTBC does not include calls for preventive maintenance.

| STC Drive Subsystem ORU | After First Year |
|-----------------------------------|---------------------|
| Medium Performance Tape Controlle | |
| Group Coded Recording Adapter | 90,000 hr |
| OVP Formatter/Controller | 2,500 hr |
| OVP Magnetic Tape Device | 1,500 hr |

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|----------------------------|----------------------|------|----------|
| PROPRIETARY | 60134093 | 8-10 | G |

· •

| Medium Per | formance Ta | pe Controller | 50,000 | hr |
|------------|-------------|---------------|--------|----|
| Group Code | d Recording | Adapter | 90,000 | hr |
| OVP Magnet | ic Tape Dev | ice | 1,500 | hr |

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
|---|----------------------|------|----------|
| PROPRIETARY | 60134093 | 9-1 | G |
| *************************************** | | | |

9. CONFIGURABILITY

9.1 General

Configurability requirements, restrictions, options, etc. for a GCR tape subsystem are described in this section. Figure 9-1 identifies the basic configurational units of the subsystem and their interfaces. The following paragraphs specify configurational characteristics of relevant units. Performance parameters, instructions, and interfaces are described in earlier sections.

9.2 MPTC (MPDC Plus GCR Firmware)

Specific configurational limitations of the MPDC can be found in the MPDC EPS. In general, the following points are pertinent to an GCR-MTS Subsystem:

- o The MPTC functions in any MegaBus position. However, because of the burst transfer mode of operation of the MPTC and its data buffering, the MPTC is normally placed at the lower priority end of the bus but with a higher priority than the CPU.
- Multiple MPTCs may be configured for a particular Megabus system, but may be limited by the system throughput.
- o No modifications to the basic MPDC are necessary for the support of an GCRA. However, a new firmware load makes the MPDC into an MPTC.
- o The MPTC can support only one adapter. Refer to the MPDC EPS for descriptions of attachable adapters.
- o The high-order seven bits of the subsystem channel numbers are assigned at system installation by the setting of switches on the MPTC (refer to subsection 3.1).

| , | | | | , |
|---|----------------------------|----------------------|------|----------|
| Í | HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISION |
| | PROPRIETARY | 60134093 | 9-2 | G |
| - | | | | |

The following configuration rules apply:

- Maximum of four tape transports is allowed in the subsystem
- o The STC Formatter/Controller (F/C) can handle up to four GCR/PE model # 1960 STC drives.
- o Each CDC Keystone tape transport, GCR/PE, has an F/C with 128 KByte data buffer built in.

9.3 Group Coded Recording Adapter (GCRA)

The following points are pertinent to the attachment of the Group Coded Recording Adapter:

- o The GCRA attaches to the MPTC via the Controller Adapter Interface. This interface is described in the MPDC EPS.
- The GCRA supports any of the configurations described with no hardware or firmware modifications.
- Device numbers (bits 7 and 8 of the channel number, see Figure 3-1) are assigned based on the position of the device on the DLI.
- 9.3.1 GCR/PE Formatter/Controller (F/C)
 - o The STC Formatter/Controller is used in peripheral subsustems with STC tape transports only.
 - o The F/C attaches to the GCRA via the CLI-F/C interface defined in Section IV
 - o Up to four GCR/PE tape drives may be attached to the F/C.
- 9.3.2 Magnetic Tape Devices
 - o STC MTUs connect radially to the STC F/C via the Device Level Interface as defined in Section 4.
 - o From one to four drives may be attached to the F/C (see Configuration Rules) in a radial fashion.
 - o CDC Keystone tape transports attach to the GCRA in a daisy chain fashion; up to four tape transports can be connected with a terminator in the last one.
- 9.4 Other Configuration Considerations

Availability parameters identified in Section 8 assume support by a DPS6 Operating System.

| HONEYWELL CONFIDENTIAL AND | SPECIFICATION NUMBER | PAGE | REVISI |
|----------------------------|----------------------|------|--------|
| PROPRIETARY | 60134093 | 9-3 | G |

Date: 02-26-85 man Reviewed by: Bekampis G. Peripheral Hardware Development. Diffector,

Date: $\frac{3/13}{3.5}$ Approved by: Match

Director, Systems Software Development.

Approved by:

· I AMA 1 Tra Date: D. W. Moore

Director, DPS-6 Hardware Development.